
*** Running vivado
    with args -log xillydemo.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source xillydemo.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xillydemo.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado-ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.cache/ip 
Command: link_design -top xillydemo -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.srcs/sources_1/ip/fifo_GS_Host_FPGA/fifo_GS_Host_FPGA.dcp' for cell 'fifo_GS_RX'
INFO: [Project 1-454] Reading design checkpoint 'e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.srcs/sources_1/ip/fifo_GS_FPGA_Host/fifo_GS_FPGA_Host.dcp' for cell 'fifo_GS_TX'
INFO: [Project 1-454] Reading design checkpoint 'e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vga_fifo/vga_fifo.dcp' for cell 'xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.361 . Memory (MB): peak = 1027.871 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 359 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst'
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:30]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:31]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:32]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:33]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:34]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:36]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:37]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:38]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:39]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:40]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:42]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:43]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:44]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:45]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:46]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:48]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:49]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:50]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:51]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:52]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:54]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:55]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:56]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:57]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:58]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:60]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:61]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:62]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:63]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:64]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:66]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:67]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:68]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:69]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:70]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:72]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:73]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:74]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:75]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:76]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:78]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:79]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:80]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:81]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:82]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:84]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:85]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:86]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:87]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:88]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:90]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:91]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:92]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:93]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:94]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:96]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:97]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:98]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:99]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:100]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:102]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:103]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:104]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:105]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:106]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:108]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:109]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:110]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:111]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:112]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:114]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:115]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:116]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:117]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:118]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:120]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:121]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:122]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:123]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:124]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:126]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:127]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:128]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:129]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:130]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:132]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:133]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:134]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:135]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:136]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:138]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:139]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:140]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:141]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:142]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:144]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:145]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:146]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:147]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:148]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Common 17-14] Message 'Netlist 29-160' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:148]
Finished Parsing XDC File [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst'
Parsing XDC File [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/vivado_system_rst_processing_system7_0_100M_0_board.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/vivado_system_rst_processing_system7_0_100M_0_board.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/vivado_system_rst_processing_system7_0_100M_0.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/vivado_system_rst_processing_system7_0_100M_0.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vga_fifo/vga_fifo.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0'
Finished Parsing XDC File [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vga_fifo/vga_fifo.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_8x2048'. The XDC file e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/fifo_8x2048/fifo_8x2048.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_32x512'. The XDC file e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/fifo_32x512/fifo_32x512.xdc will not be read for any cell of this module.
Parsing XDC File [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.srcs/sources_1/ip/fifo_GS_Host_FPGA/fifo_GS_Host_FPGA.xdc] for cell 'fifo_GS_RX/U0'
Finished Parsing XDC File [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.srcs/sources_1/ip/fifo_GS_Host_FPGA/fifo_GS_Host_FPGA.xdc] for cell 'fifo_GS_RX/U0'
Parsing XDC File [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.srcs/sources_1/ip/fifo_GS_FPGA_Host/fifo_GS_FPGA_Host.xdc] for cell 'fifo_GS_TX/U0'
Finished Parsing XDC File [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.srcs/sources_1/ip/fifo_GS_FPGA_Host/fifo_GS_FPGA_Host.xdc] for cell 'fifo_GS_TX/U0'
Parsing XDC File [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/xillydemo.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/xillydemo.xdc:5]
INFO: [Timing 38-2] Deriving generated clocks [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/xillydemo.xdc:5]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1421.473 ; gain = 393.602
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/xillydemo.xdc:12]
Finished Parsing XDC File [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/xillydemo.xdc]
Parsing XDC File [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vga_fifo/vga_fifo_clocks.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0'
Finished Parsing XDC File [e:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vga_fifo/vga_fifo_clocks.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0'
Sourcing Tcl File [E:/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [E:/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [E:/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [E:/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [E:/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [E:/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1423.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 95 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 56 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 16 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 16 instances

117 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1423.473 ; gain = 395.602
Command: opt_design -verbose
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1423.473 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/xillydemo.xdc:12]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e90dc8b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.622 . Memory (MB): peak = 1423.473 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I0, I1, and I2, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I0, I1, and I2, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[2]_i_2
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT2, due to redundant pins: I0, I2, and I4, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[0]_INST_0
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT2, due to redundant pins: I0, I2, and I4, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[1]_INST_0
INFO: [Opt 31-315] Cell of type LUT2 is reduced to LUT1, due to redundant pins: I0, cell: xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I0, cell: xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int0
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I2, cell: xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[11:0]_lut[0]
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I1, cell: xillybus_ins/xillybus_core_ins/unitr_3_ins/unitr_3_skip_glue_set
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I2, cell: xillybus_ins/xillybus_core_ins/unitr_3_ins/user_w_rn_diag_param_wren1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I1, cell: xillybus_ins/xillybus_core_ins/unitw_2_ins/_n0358_SW0
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I1, and I3, cell: xillybus_ins/xillybus_core_ins/unitw_2_ins/_n0403_inv1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: xillybus_ins/xillybus_core_ins/unitw_2_ins/_n0451_inv
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I3, cell: xillybus_ins/xillybus_core_ins/unitw_2_ins/_n0451_inv_SW0_SW0
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I3, and I4, cell: xillybus_ins/xillybus_core_ins/unitw_2_ins/pre_unitw_2_nodata_rstpot
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: xillybus_ins/xillybus_core_ins/unitw_2_ins/unitw_2_active_glue_set
INFO: [Opt 31-315] Cell of type LUT2 is reduced to LUT1, due to redundant pins: I1, cell: xillybus_ins/xillybus_core_ins/unitw_2_ins/unitw_2_eof_pending_glue_set
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I0, and I2, cell: xillybus_ins/xillybus_core_ins/unitw_2_ins/unitw_2_submit_buffer11
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I0, and I1, cell: xillybus_ins/xillybus_core_ins/unitw_2_ins/unitw_2_wr_request_condition_SW0
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I0, and I1, cell: xillybus_ins/xillybus_core_ins/unitw_2_ins/unitw_2_wr_request_condition_lut
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I0, and I2, cell: xillybus_ins/xillybus_core_ins/unitw_2_ins/user_r_gs_raw_signal_rden1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I0, and I1, cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/_n035831
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I1, and I3, cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/_n0403_inv1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I1, cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/_n0451_inv_SW0
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I3, and I4, cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/pre_unitw_4_nodata_rstpot
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT2, due to redundant pins: I1, I2, and I3, cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_active_glue_set_SW0
INFO: [Opt 31-315] Cell of type LUT2 is reduced to LUT1, due to redundant pins: I1, cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_eof_pending_glue_set
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I0, and I1, cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_flush_condition_unitw_4_wr_request_condition_AND_265_o1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I0, and I1, cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_flush_condition_unitw_4_wr_request_condition_AND_265_o3
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I0, and I1, cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_submit_buffer11
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I0, and I2, cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/user_r_rn_diag_result_rden1
INFO: [Opt 31-442] LUT Reduction optimized 30 LUTs
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[11:0]_lut[0]11_INV_0 driving pin xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[11:0]10/O of xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[11:0]10.
INFO: [Opt 31-227] Removed inverter xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0 and modified source of net xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1 so that it is now driven by GND, as opposed to VCC followed by an inverter.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell xillybus_ins/xillybus_core_ins/unitw_2_ins/unitw_2_submit_buffer11 driving pin xillybus_ins/xillybus_core_ins/unitw_2_ins/unitw_2_submit_buffer6/I4 of xillybus_ins/xillybus_core_ins/unitw_2_ins/unitw_2_submit_buffer6.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_submit_buffer11 driving pin xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_submit_buffer2/I1 of xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_submit_buffer2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_submit_buffer11 driving pin xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_submit_buffer5/I2 of xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_submit_buffer5.
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ead3bc94

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1592.289 ; gain = 0.500
INFO: [Opt 31-389] Phase Retarget created 27 cells and removed 190 cells
INFO: [Opt 31-1021] In phase Retarget, 12 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_data_9
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_data_8
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_data_7
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_data_6
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_data_5
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_data_4
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_data_31
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_data_30
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_data_3
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_data_29
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_data_28
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_data_27
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_data_26
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_data_25
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_data_24
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_data_23
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_data_22
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_data_21
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_data_20
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_data_2
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_data_19
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_data_18
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_data_17
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_data_16
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_data_15
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_data_14
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_data_13
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_data_12
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_data_11
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_data_10
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_data_1
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_data_0
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/xillybus_core_ins/unitr_3_ins/unitr_3_almostfull_d
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_RDATA_9
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_RDATA_8
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_RDATA_7
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_RDATA_6
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_RDATA_5
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_RDATA_4
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_RDATA_31
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_RDATA_30
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_RDATA_3
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_RDATA_29
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_RDATA_28
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_RDATA_27
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_RDATA_26
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_RDATA_25
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_RDATA_24
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_RDATA_23
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_RDATA_22
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_RDATA_21
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_RDATA_20
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_RDATA_2
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_RDATA_19
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_RDATA_18
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_RDATA_17
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_RDATA_16
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_RDATA_15
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_RDATA_14
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_RDATA_13
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_RDATA_12
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_RDATA_11
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_RDATA_10
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_RDATA_1
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_RDATA_0
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[14]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[31]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_3
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[5]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_2
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I0, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I0, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I0, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[16]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I1, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I1, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I0, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I1, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I1, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I0, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I0, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I1, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I1, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[3]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I0, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I0, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I0, cell: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I1, cell: xillybus_ins/xillybus_core_ins/unitr_3_ins/unitr_3_empty_user_w_rn_diag_param_wren_d_OR_215_o_inv1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I3, cell: xillybus_ins/xillybus_core_ins/unitr_3_ins/unitr_3_insession_glue_set
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I3, cell: xillybus_ins/xillybus_core_ins/unitr_3_ins/unitr_3_req_glue_set
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I3, cell: xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_45_OUT101
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I3, cell: xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_45_OUT111
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I2, cell: xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_45_OUT12
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I2, cell: xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_45_OUT122
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I3, cell: xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_45_OUT131
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I3, cell: xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_45_OUT141
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I3, cell: xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_45_OUT151
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I3, cell: xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_45_OUT161
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I3, cell: xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_45_OUT171
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I3, cell: xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_45_OUT181
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I3, cell: xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_45_OUT191
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I3, cell: xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_45_OUT201
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I5, cell: xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_45_OUT21
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I3, cell: xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_45_OUT211
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I3, cell: xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_45_OUT221
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I2, cell: xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_45_OUT232
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I3, cell: xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_45_OUT241
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I3, cell: xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_45_OUT251
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I2, cell: xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_45_OUT262
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I2, cell: xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_45_OUT272
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I2, cell: xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_45_OUT282
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I2, cell: xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_45_OUT292
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I2, cell: xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_45_OUT302
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I5, cell: xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_45_OUT31
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I5, cell: xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_45_OUT311
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I5, cell: xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_45_OUT321
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I5, cell: xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_45_OUT41
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I5, cell: xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_45_OUT51
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I5, cell: xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_45_OUT61
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I5, cell: xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_45_OUT71
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I3, cell: xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_45_OUT81
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I3, cell: xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_45_OUT91
INFO: [Opt 31-442] LUT Reduction optimized 67 LUTs
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1674aeab1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1592.289 ; gain = 0.500
INFO: [Opt 31-389] Phase Constant propagation created 67 cells and removed 132 cells
INFO: [Opt 31-1021] In phase Constant propagation, 10 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
INFO: [Opt 31-131] Removed net: fifo_GS_RX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32
INFO: [Opt 31-131] Removed net: fifo_GS_RX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33
INFO: [Opt 31-131] Removed net: fifo_GS_RX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34
INFO: [Opt 31-131] Removed net: fifo_GS_RX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35
INFO: [Opt 31-131] Removed net: fifo_GS_TX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet_0
INFO: [Opt 31-131] Removed net: fifo_GS_TX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet_1
INFO: [Opt 31-131] Removed net: fifo_GS_TX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet_2
INFO: [Opt 31-131] Removed net: fifo_GS_TX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/carrynet_0
INFO: [Opt 31-131] Removed net: fifo_GS_TX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/carrynet_1
INFO: [Opt 31-131] Removed net: fifo_GS_TX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/carrynet_2
INFO: [Opt 31-131] Removed net: fifo_GS_TX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/carrynet_0
INFO: [Opt 31-131] Removed net: fifo_GS_TX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/carrynet_1
INFO: [Opt 31-131] Removed net: fifo_GS_TX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/carrynet_2
INFO: [Opt 31-131] Removed net: fifo_GS_TX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/carrynet_0
INFO: [Opt 31-131] Removed net: fifo_GS_TX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/carrynet_1
INFO: [Opt 31-131] Removed net: fifo_GS_TX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/carrynet_2
INFO: [Opt 31-131] Removed net: fifo_GS_TX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_34
INFO: [Opt 31-131] Removed net: fifo_GS_TX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_35
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/ENET0_MDIO_T
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/ENET1_MDIO_T
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/I2C0_SCL_T
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/I2C0_SDA_T
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/I2C1_SCL_T
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/I2C1_SDA_T
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/SDIO0_CMD_T
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/SDIO1_CMD_T
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/SPI0_MISO_T
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/SPI0_MOSI_T
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/SPI0_SCLK_T
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/SPI0_SS_T
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/SPI1_MISO_T
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/SPI1_MOSI_T
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/SPI1_SCLK_T
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/SPI1_SS_T
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1__0_n_0
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2__0_n_0
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1__0_n_0
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1__0_n_0
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_i_4__0_n_1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_i_4__0_n_2
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_i_4__0_n_3
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_i_4__0_n_4
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_i_4__0_n_5
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_i_4__0_n_6
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_i_4__0_n_7
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]_i_3__0_n_1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]_i_3__0_n_2
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]_i_3__0_n_3
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]_i_3__0_n_0
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]_i_3__0_n_1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]_i_3__0_n_2
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]_i_3__0_n_3
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_i_3__0_n_1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_i_3__0_n_2
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_i_3__0_n_3
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]_i_2__0_n_1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]_i_2__0_n_2
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]_i_2__0_n_3
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]_i_2__0_n_0
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]_i_2__0_n_1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]_i_2__0_n_2
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]_i_2__0_n_3
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0_n_14
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0_n_15
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0_n_16
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0_n_17
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0_n_31
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0_n_32
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0_n_33
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0_n_34
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0_n_51
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0_n_52
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0_n_53
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0_n_54
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[11]_i_3__0_n_1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[11]_i_3__0_n_2
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[11]_i_3__0_n_3
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0_n_1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0_n_2
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0_n_3
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0_n_0
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0_n_1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0_n_2
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0_n_3
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[10]_i_1__0_n_0
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[11]_i_1__0_n_0
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[32]_i_1__0_n_0
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[33]_i_1__0_n_0
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[34]_i_1__0_n_0
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[9]_i_1__0_n_0
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[10]
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[11]
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[32]
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[33]
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[34]
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[8]
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[9]
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3_n_1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3_n_2
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3_n_3
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_2
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_3
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_2
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_3
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[10]
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[11]
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[32]
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[33]
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[34]
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[8]
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[9]
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_i_4_n_1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_i_4_n_2
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_i_4_n_3
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_i_4_n_4
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_i_4_n_5
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_i_4_n_6
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_i_4_n_7
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]_i_3_n_1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]_i_3_n_2
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]_i_3_n_3
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]_i_3_n_0
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]_i_3_n_1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]_i_3_n_2
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]_i_3_n_3
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[10]_i_1__0_n_0
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_1__0_n_0
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[8]_i_1__0_n_0
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[9]_i_1__0_n_0
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_i_3_n_1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_i_3_n_2
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_i_3_n_3
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]_i_2_n_1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]_i_2_n_2
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]_i_2_n_3
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]_i_2_n_0
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]_i_2_n_1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]_i_2_n_2
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]_i_2_n_3
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0_n_16
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0_n_17
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0_n_18
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0_n_19
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0_n_28
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0_n_29
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0_n_30
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0_n_31
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG_n_209
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG_n_210
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG_n_211
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG_n_212
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0_n_25
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0_n_26
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0_n_27
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0_n_28
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/SEQ/Bsr_out
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/SEQ/bsr_dec_reg_n_0_[0]
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/SEQ/bsr_dec_reg_n_0_[2]
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/SEQ/bsr_i_1_n_0
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/SEQ/bsr_reg_0
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/Bsr_out
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/SEQ_n_3
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/mb_reset
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/mb_reset
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/_n0126
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/_n0143
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/_n0150
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/_n01501_cepot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/_n0158_inv
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_0_dpot1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_10_dpot1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_11_dpot1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_12_dpot1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_13_dpot1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_14_dpot1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_15_dpot1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_16_dpot1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_17_dpot1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_18_dpot1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_19_dpot1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_1_dpot1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_20_dpot1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_21_dpot1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_22_dpot1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_23_dpot1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_24_dpot1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_25_dpot1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_26_dpot1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_27_dpot1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_28_dpot1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_29_dpot1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_2_dpot1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_30_dpot1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_31_dpot1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_3_dpot1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_4_dpot1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_5_dpot1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_6_dpot1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_7_dpot1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_8_dpot1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_9_dpot1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_wren
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_wren_1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_wren_glue_set
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_wstrb_0_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_wstrb_1_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_wstrb_2_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_wstrb_3_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_rden
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_rden_rstpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_0_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_10_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_11_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_12_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_13_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_14_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_15_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_16_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_17_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_18_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_19_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_1_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_20_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_21_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_22_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_23_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_24_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_25_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_26_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_27_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_28_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_29_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_2_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_30_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_31_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_3_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_4_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_5_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_6_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_7_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_8_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_9_dpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wren
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wren_rstpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wstrb_0_rstpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wstrb_1_rstpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wstrb_2_rstpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wstrb_3_rstpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/user_rden
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/user_wren
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/carrynet_0
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/carrynet_1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/carrynet_2
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/carrynet_0
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/carrynet_1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/carrynet_2
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0_n_1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0_n_2
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0_n_3
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_2
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_3
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_0
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_2
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_0
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_1
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_2
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d4
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_de
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_de_rstpot
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/vga_de
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/vga_de
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/user_rden
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/user_wren
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i/vga_de
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_115
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_116
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_117
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_118
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_119
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_120
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_121
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_122
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_123
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_124
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_125
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_126
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_127
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_128
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_129
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_130
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_131
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_132
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_133
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_134
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_135
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_136
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_137
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_138
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_139
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_140
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_141
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_142
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_143
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_144
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_145
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_146
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_147
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_148
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_149
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_150
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_151
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_152
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_153
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_154
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_155
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_156
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_157
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_158
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_159
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_160
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_161
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_162
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_163
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_164
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_165
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_166
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_167
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_168
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_169
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_170
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_171
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_172
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_173
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_174
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_175
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_176
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_177
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_178
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_179
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_180
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_181
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_182
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_183
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_184
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_185
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_190
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_191
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_192
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_193
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_195
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_200
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_201
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_202
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_203
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_209
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_210
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_211
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_212
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_395
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_396
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_397
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_398
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_399
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_400
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_401
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_402
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_403
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_404
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_405
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_406
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_407
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_408
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_409
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_410
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_411
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_412
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_413
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_414
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_416
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_417
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_418
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_419
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_420
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_421
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_422
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_423
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_424
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_425
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_426
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_427
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_428
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_429
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_430
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_431
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_432
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_433
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_434
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_435
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_436
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_437
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_438
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_439
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_440
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_441
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_442
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_443
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_444
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_445
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_446
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_447
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_448
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_449
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_450
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_451
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_452
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_453
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_454
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_455
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_456
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_457
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_458
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_459
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_460
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_461
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_462
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_463
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_464
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_465
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_466
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_467
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_468
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_469
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_470
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_471
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_472
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_473
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_474
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_475
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_476
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_477
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_478
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_479
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_480
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_481
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_482
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_483
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_484
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_485
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_486
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_487
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_488
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_489
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_490
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_491
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_492
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_493
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_494
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_495
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_496
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_497
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_498
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_499
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_500
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_501
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_502
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_503
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_504
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_505
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_506
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_507
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_508
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_509
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_510
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_511
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_512
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_513
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_514
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_515
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_516
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_517
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_518
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_519
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_520
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_521
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_522
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_523
INFO: [Opt 31-131] Removed net: xillybus_ins/system_i/vivado_system_i_n_524
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[11:0]_cy[0]1
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[11:0]_cy[0]10
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[11:0]_cy[0]2
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[11:0]_cy[0]4
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[11:0]_cy[0]5
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[11:0]_cy[0]6
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[11:0]_cy[0]8
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Msub_GND_9_o_GND_9_o_sub_54_OUT[11:0]_cy[0]9
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0260_inv
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins/unitr_3_ins/unitr_3_almostfull_d
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins/unitw_2_ins/Mcompar_n0037_cy[5]_l1
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins/user_r_rn_diag_result_rden_w
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins_n_220
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins_n_221
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins_n_223
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins_n_224
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins_n_259
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins_n_260
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins_n_261
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins_n_262
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins_n_263
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins_n_264
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins_n_265
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins_n_266
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins_n_267
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins_n_268
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins_n_269
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins_n_270
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins_n_271
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins_n_272
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins_n_273
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins_n_274
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins_n_275
INFO: [Opt 31-131] Removed net: xillybus_ins/xillybus_core_ins_n_276
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: fifo_GS_RX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: fifo_GS_RX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: fifo_GS_RX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: fifo_GS_RX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: fifo_GS_Host_FPGA_reset_blk_ramfifo fifo_GS_RX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: fifo_GS_TX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: fifo_GS_TX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: fifo_GS_TX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: fifo_GS_TX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: fifo_GS_FPGA_Host_reset_blk_ramfifo fifo_GS_TX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT1 xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/ENET0_MDIO_T_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT1 xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/ENET1_MDIO_T_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT1 xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/I2C0_SCL_T_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT1 xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/I2C0_SDA_T_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT1 xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/I2C1_SCL_T_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT1 xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/I2C1_SDA_T_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT1 xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/SDIO0_CMD_T_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT1 xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/SDIO0_DATA_T[0]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT1 xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/SDIO0_DATA_T[1]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT1 xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/SDIO0_DATA_T[2]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT1 xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/SDIO0_DATA_T[3]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT1 xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/SDIO1_CMD_T_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT1 xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/SDIO1_DATA_T[0]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT1 xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/SDIO1_DATA_T[1]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT1 xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/SDIO1_DATA_T[2]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT1 xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/SDIO1_DATA_T[3]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT1 xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/SPI0_MISO_T_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT1 xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/SPI0_MOSI_T_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT1 xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/SPI0_SCLK_T_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT1 xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/SPI0_SS_T_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT1 xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/SPI1_MISO_T_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT1 xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/SPI1_MOSI_T_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT1 xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/SPI1_SCLK_T_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT1 xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/SPI1_SS_T_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[10]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[11]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[8]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[9]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1__0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2__0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1__0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1__0.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: CARRY4 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_i_4__0.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: CARRY4 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_i_3__0.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: CARRY4 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[11]_i_3__0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[0]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[10]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[1]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[8]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[9]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[10]_i_1__0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[11]_i_1__0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[32]_i_1__0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[33]_i_1__0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[34]_i_1__0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[8]_i_1__0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[9]_i_1__0.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[32].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[33].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[34].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[32].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[33].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[34].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: CARRY4 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[0]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[10]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[1]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[8]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[9]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[10]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[11]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[32]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[33]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[34]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[8]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[9]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[32].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[33].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[34].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[32].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[33].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[34].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: CARRY4 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_i_4.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[10]_i_1__0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_1__0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[8]_i_1__0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[9]_i_1__0.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: CARRY4 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_i_3.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[10]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[11]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[12]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[1]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[2]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[46]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[47]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[48]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[9]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[46].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[47].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[48].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/BSR_OUT_DFF[0].FDRE_BSR.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/FDRE_inst.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT1 xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/SEQ/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/SEQ/bsr_dec[0]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/SEQ/bsr_dec[2]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/SEQ/bsr_dec_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/SEQ/bsr_dec_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/SEQ/bsr_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/SEQ/bsr_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT101.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT11.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT111.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT121.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT131.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT141.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT151.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT161.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT171.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT181.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT191.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT201.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT21.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT211.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT221.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT231.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT241.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT251.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT261.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT271.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT281.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT291.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT301.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT31.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT311.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT321.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT41.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT51.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT61.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT71.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT81.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/Mmux_rd_state[1]_pre_user_addr[31]_mux_14_OUT91.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_30.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_30_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_31.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_31_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_3_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_4.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_4_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_5.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_5_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_6.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_6_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_7.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_7_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_8.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_8_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_9.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_9_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wren.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wren_rstpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wstrb_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wstrb_0_rstpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wstrb_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wstrb_1_rstpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wstrb_2.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wstrb_2_rstpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wstrb_3.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wstrb_3_rstpot.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/_n01261.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/_n01431.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/_n01501.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT1 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/_n01501_cepot_INV_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/_n0158_inv1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_0_dpot1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_10.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_10_dpot1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_11.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_11_dpot1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_12.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_12_dpot1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_13.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_13_dpot1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_14.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_14_dpot1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_15.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_15_dpot1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_16.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_16_dpot1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_17.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_17_dpot1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_18.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_18_dpot1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_19.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_19_dpot1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_1_dpot1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_2.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_20.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_20_dpot1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_21.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_21_dpot1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_22.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_22_dpot1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_23.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_23_dpot1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_24.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_24_dpot1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_25.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_25_dpot1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_26.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_26_dpot1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_27.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_27_dpot1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_28.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_28_dpot1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_29.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_29_dpot1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_2_dpot1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_3.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_30.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_30_dpot1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_31.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_31_dpot1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_3_dpot1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_4.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_4_dpot1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_5.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_5_dpot1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_6.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_6_dpot1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_7.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_7_dpot1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_8.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_8_dpot1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_9.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_addr_9_dpot1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_wren.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_wren_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_wren_glue_set.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_wstrb_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_wstrb_0_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_wstrb_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_wstrb_1_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_wstrb_2.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_wstrb_2_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_wstrb_3.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/pre_user_wstrb_3_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_addr_0.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_addr_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_addr_10.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_addr_11.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_addr_12.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_addr_13.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_addr_14.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_addr_15.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_addr_16.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_addr_17.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_addr_18.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_addr_19.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_addr_2.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_addr_20.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_addr_21.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_addr_22.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_addr_23.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_addr_24.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_addr_25.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_addr_26.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_addr_27.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_addr_28.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_addr_29.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_addr_3.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_addr_30.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_addr_31.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_addr_4.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_addr_5.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_addr_6.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_addr_7.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_addr_8.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_addr_9.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_rden.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_rden_rstpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_0_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_10.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_10_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_11.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_11_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_12.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_12_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_13.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_13_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_14.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_14_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_15.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_15_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_16.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_16_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_17.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_17_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_18.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_18_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_19.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_19_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_1_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_2.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_20.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_20_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_21.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_21_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_22.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_22_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_23.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_23_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_24.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_24_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_25.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_25_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_26.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_26_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_27.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_27_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_28.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_28_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_29.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_29_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_2_dpot.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wr_data_3.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/Mmux_fifo_rd_data[15]_GND_5_o_mux_26_OUT11.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/Mmux_fifo_rd_data[15]_GND_5_o_mux_26_OUT21.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/Mmux_fifo_rd_data[15]_GND_5_o_mux_26_OUT31.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/Mmux_fifo_rd_data[15]_GND_5_o_mux_26_OUT41.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/Mmux_fifo_rd_data[23]_GND_5_o_mux_25_OUT11.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/Mmux_fifo_rd_data[23]_GND_5_o_mux_25_OUT21.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/Mmux_fifo_rd_data[23]_GND_5_o_mux_25_OUT31.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/Mmux_fifo_rd_data[23]_GND_5_o_mux_25_OUT41.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/Mmux_fifo_rd_data[7]_GND_5_o_mux_27_OUT11.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/Mmux_fifo_rd_data[7]_GND_5_o_mux_27_OUT21.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/Mmux_fifo_rd_data[7]_GND_5_o_mux_27_OUT31.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/Mmux_fifo_rd_data[7]_GND_5_o_mux_27_OUT41.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_0.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_2.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_3.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_de.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_de_rstpot1_INV_0.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_0.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_2.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_3.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_0.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_2.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_3.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d4_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0260_inv1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_3_data_0.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_3_data_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_3_data_10.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_3_data_11.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_3_data_12.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_3_data_13.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_3_data_14.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_3_data_15.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_3_data_2.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_3_data_3.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_3_data_4.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_3_data_5.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_3_data_6.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_3_data_7.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_3_data_8.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_3_data_9.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 xillybus_ins/xillybus_core_ins/unitw_4_ins/user_r_rn_diag_result_rden1.
Phase 3 Sweep | Checksum: 1bdbffaf7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1592.289 ; gain = 0.500
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 418 cells
INFO: [Opt 31-1021] In phase Sweep, 34 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1bdbffaf7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1592.289 ; gain = 0.500
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1bdbffaf7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1592.289 ; gain = 0.500
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1bdbffaf7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1592.289 ; gain = 0.500
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 13 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              27  |             190  |                                             12  |
|  Constant propagation         |              67  |             132  |                                             10  |
|  Sweep                        |               0  |             418  |                                             34  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             13  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1592.289 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 28184c17c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1592.289 ; gain = 0.500

Starting Power Optimization Task
Begin power optimizations | Checksum: 28184c17c
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-50] Optimizing power for module xillydemo ...
INFO: [Pwropt 34-207] Design is in partially-placed state. Running in partially-placed mode.
PSMgr Creation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1704.590 ; gain = 9.078
Found 627 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.479 . Memory (MB): peak = 1704.684 ; gain = 9.172
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1704.684 ; gain = 0.000
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/xillydemo.xdc:12]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-215] Skipped ODC enables for 29 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 8 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.554 . Memory (MB): peak = 1798.738 ; gain = 94.055
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1798.738 ; gain = 103.227
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation

INFO: [Pwropt 34-77] Creating clock enable groups ...
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 1798.738 ; gain = 0.000


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design xillydemo ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 7 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 3612
Number of SRLs augmented: 0  newly gated: 0 Total: 67
Number of BRAM Ports augmented: 1 newly gated: 5 Total Ports: 14
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/6 Clusters dropped: 0/6 Enables dropped: 0

Number of LUTs created for enable logic : 
    LUT1 : 0
    LUT2 : 0
    LUT3 : 1
    LUT4 : 2
    LUT5 : 0
    LUT6 : 0

Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 23b4181be

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1798.738 ; gain = 0.000
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 23b4181be
Power optimization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1798.738 ; gain = 206.449
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 0 bytes
Ending Power Optimization Task | Checksum: 23b4181be

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1798.738 ; gain = 206.449

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/xillydemo.xdc:12]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-51] Remap created LUT3 cell: xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem_ENARDEN_cooolgate_en_gate_1_LOPT_REMAP.
INFO: [Opt 31-50]   Mapped from LUT1 cell: xillybus_ins/xillybus_core_ins/msg_buf_ins/axi4_send_dma_ins/reset1_INV_0_duplicateAndRemap.
INFO: [Opt 31-50]   Mapped from LUT3 cell: xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem_ENARDEN_cooolgate_en_gate_1.
INFO: [Opt 31-442] LUT Reduction optimized 0 LUTs
Ending Logic Optimization Task | Checksum: 2317b3b81

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1798.738 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 2317b3b81

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1798.738 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1798.738 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2317b3b81

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1798.738 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
1287 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1798.738 ; gain = 375.266
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.167 . Memory (MB): peak = 1798.738 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.runs/impl_1/xillydemo_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file xillydemo_drc_opted.rpt -pb xillydemo_drc_opted.pb -rpx xillydemo_drc_opted.rpx
Command: report_drc -file xillydemo_drc_opted.rpt -pb xillydemo_drc_opted.pb -rpx xillydemo_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.runs/impl_1/xillydemo_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[5]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[6]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[7]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[13] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[8]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[1]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[2]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[3]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[4]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[5]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[11] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[6]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[12] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[7]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[13] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[8]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[0]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[1]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[2]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[3]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[4]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_2) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_2) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1798.738 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18f188b04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1798.738 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1798.738 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/xillydemo.xdc:12]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1abb2322b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1798.738 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1343eeb61

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1798.738 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1343eeb61

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1798.738 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1343eeb61

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1798.738 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19b3a7d80

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1798.738 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 459 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 194 nets or cells. Created 0 new cell, deleted 194 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1798.738 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            194  |                   194  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            194  |                   194  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 18f3c2c80

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1798.738 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 17cde2600

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1798.738 ; gain = 0.000
Phase 2 Global Placement | Checksum: 17cde2600

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1798.738 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: cab2676e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1798.738 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10029d70b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1798.738 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1710ac8fd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1798.738 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1af3c03ea

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1798.738 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1fe7d9267

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1798.738 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1caa8a419

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1798.738 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 177bebd85

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1798.738 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 177bebd85

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1798.738 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/xillydemo.xdc:12]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 4d70df16

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.384 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: cfd6277e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.445 . Memory (MB): peak = 1798.738 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: d8731eed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.470 . Memory (MB): peak = 1798.738 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 4d70df16

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1798.738 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.384. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: b1e61cf3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1798.738 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: b1e61cf3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1798.738 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: b1e61cf3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1798.738 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: b1e61cf3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1798.738 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1798.738 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 18ff78f63

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1798.738 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18ff78f63

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1798.738 ; gain = 0.000
Ending Placer Task | Checksum: 11421e0e0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1798.738 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
1323 Infos, 22 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1798.738 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1798.738 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.runs/impl_1/xillydemo_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file xillydemo_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 1798.738 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file xillydemo_utilization_placed.rpt -pb xillydemo_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file xillydemo_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1798.738 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
1332 Infos, 22 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1798.738 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.runs/impl_1/xillydemo_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1ffd6815 ConstDB: 0 ShapeSum: f42478cb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: bf323897

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 1799.031 ; gain = 0.293
Post Restoration Checksum: NetGraph: a7a3ceb NumContArr: b4b7fbac Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: bf323897

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 1799.031 ; gain = 0.293

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: bf323897

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 1805.363 ; gain = 6.625

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: bf323897

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 1805.363 ; gain = 6.625
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 109ca0b21

Time (s): cpu = 00:00:55 ; elapsed = 00:00:45 . Memory (MB): peak = 1830.723 ; gain = 31.984
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.275  | TNS=0.000  | WHS=-0.242 | THS=-93.109|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1447943c6

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 1830.723 ; gain = 31.984
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.275  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 10a06f598

Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 1840.344 ; gain = 41.605
Phase 2 Router Initialization | Checksum: e730f008

Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 1840.344 ; gain = 41.605

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6109
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6109
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13c53c45a

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 1840.344 ; gain = 41.605

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 474
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.574  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f2e43e5e

Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 1840.344 ; gain = 41.605

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.574  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2536919be

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 1840.344 ; gain = 41.605
Phase 4 Rip-up And Reroute | Checksum: 2536919be

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 1840.344 ; gain = 41.605

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 266ccbd84

Time (s): cpu = 00:01:05 ; elapsed = 00:00:53 . Memory (MB): peak = 1840.344 ; gain = 41.605
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.689  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1bcdf35a3

Time (s): cpu = 00:01:05 ; elapsed = 00:00:53 . Memory (MB): peak = 1840.344 ; gain = 41.605

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bcdf35a3

Time (s): cpu = 00:01:05 ; elapsed = 00:00:53 . Memory (MB): peak = 1840.344 ; gain = 41.605
Phase 5 Delay and Skew Optimization | Checksum: 1bcdf35a3

Time (s): cpu = 00:01:05 ; elapsed = 00:00:53 . Memory (MB): peak = 1840.344 ; gain = 41.605

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 256b1f91d

Time (s): cpu = 00:01:06 ; elapsed = 00:00:53 . Memory (MB): peak = 1840.344 ; gain = 41.605
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.689  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 26eec2d69

Time (s): cpu = 00:01:06 ; elapsed = 00:00:53 . Memory (MB): peak = 1840.344 ; gain = 41.605
Phase 6 Post Hold Fix | Checksum: 26eec2d69

Time (s): cpu = 00:01:06 ; elapsed = 00:00:53 . Memory (MB): peak = 1840.344 ; gain = 41.605

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.89997 %
  Global Horizontal Routing Utilization  = 1.89554 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 225646a65

Time (s): cpu = 00:01:06 ; elapsed = 00:00:53 . Memory (MB): peak = 1840.344 ; gain = 41.605

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 225646a65

Time (s): cpu = 00:01:06 ; elapsed = 00:00:53 . Memory (MB): peak = 1840.344 ; gain = 41.605

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 168ed2cd2

Time (s): cpu = 00:01:07 ; elapsed = 00:00:55 . Memory (MB): peak = 1840.344 ; gain = 41.605

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.689  | TNS=0.000  | WHS=0.025  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 168ed2cd2

Time (s): cpu = 00:01:07 ; elapsed = 00:00:55 . Memory (MB): peak = 1840.344 ; gain = 41.605
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:07 ; elapsed = 00:00:55 . Memory (MB): peak = 1840.344 ; gain = 41.605

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
1349 Infos, 22 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:10 ; elapsed = 00:00:57 . Memory (MB): peak = 1840.344 ; gain = 41.605
source E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/showstopper.tcl
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1840.859 ; gain = 0.516
INFO: [Common 17-1381] The checkpoint 'E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.runs/impl_1/xillydemo_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1840.859 ; gain = 0.516
INFO: [runtcl-4] Executing : report_drc -file xillydemo_drc_routed.rpt -pb xillydemo_drc_routed.pb -rpx xillydemo_drc_routed.rpx
Command: report_drc -file xillydemo_drc_routed.rpt -pb xillydemo_drc_routed.pb -rpx xillydemo_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.runs/impl_1/xillydemo_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file xillydemo_methodology_drc_routed.rpt -pb xillydemo_methodology_drc_routed.pb -rpx xillydemo_methodology_drc_routed.rpx
Command: report_methodology -file xillydemo_methodology_drc_routed.rpt -pb xillydemo_methodology_drc_routed.pb -rpx xillydemo_methodology_drc_routed.rpx
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/xillydemo.xdc:12]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.runs/impl_1/xillydemo_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file xillydemo_power_routed.rpt -pb xillydemo_power_summary_routed.pb -rpx xillydemo_power_routed.rpx
Command: report_power -file xillydemo_power_routed.rpt -pb xillydemo_power_summary_routed.pb -rpx xillydemo_power_routed.rpx
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/xillydemo.xdc:12]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
1365 Infos, 24 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file xillydemo_route_status.rpt -pb xillydemo_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file xillydemo_timing_summary_routed.rpt -pb xillydemo_timing_summary_routed.pb -rpx xillydemo_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file xillydemo_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file xillydemo_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file xillydemo_bus_skew_routed.rpt -pb xillydemo_bus_skew_routed.pb -rpx xillydemo_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Oct 18 01:26:15 2021...

*** Running vivado
    with args -log xillydemo.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source xillydemo.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xillydemo.tcl -notrace
Command: open_checkpoint xillydemo_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1024.836 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.328 . Memory (MB): peak = 1024.836 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 353 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1374.859 ; gain = 4.965
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1374.859 ; gain = 4.965
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1374.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 56 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 16 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 16 instances
  SRLC16E => SRL16E: 1 instance 

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.1 (64-bit) build 2902540
open_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1374.859 ; gain = 350.023
Command: write_bitstream -force xillydemo.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[5]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[6]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[7]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[13] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[8]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[1]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[2]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[3]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[4]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[5]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[11] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[6]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[12] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[7]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[13] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[8]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[0]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[1]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[2]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[3]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[4]) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_2) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_2) which is driven by a register (xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 13 net(s) have no routable loads. The problem bus(es) and/or net(s) are fifo_GS_RX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, fifo_GS_TX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, fifo_GS_RX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, fifo_GS_TX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, fifo_GS_TX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, fifo_GS_TX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i, xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], and xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[2:0].
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 22 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./xillydemo.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Oct 18 01:28:14 2021. For additional details about this file, please refer to the WebTalk help file at E:/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1878.152 ; gain = 503.293
INFO: [Common 17-206] Exiting Vivado at Mon Oct 18 01:28:15 2021...
