-- generated by newgenasym Wed Aug 06 12:05:25 2014

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity k5101hb015 is
    port (    
	BIASMODE:  INOUT  STD_LOGIC;    
	BIASSEL1:  INOUT  STD_LOGIC;    
	BIASSEL2:  INOUT  STD_LOGIC;    
	\calrun/splin\: INOUT  STD_LOGIC;    
	CLK:       INOUT  STD_LOGIC;    
	CLKO:      INOUT  STD_LOGIC;    
	CMIN:      INOUT  STD_LOGIC;    
	CSB:       INOUT  STD_LOGIC;    
	INN:       INOUT  STD_LOGIC;    
	INP:       INOUT  STD_LOGIC;    
	LVDSEN:    INOUT  STD_LOGIC;    
	NCLK:      INOUT  STD_LOGIC;    
	NCLKO:     INOUT  STD_LOGIC;    
	\oen/sclk\: INOUT  STD_LOGIC;    
	\ovfl/spi_out\: INOUT  STD_LOGIC;    
	PD:        INOUT  STD_LOGIC;    
	Q0:        INOUT  STD_LOGIC;    
	Q1:        INOUT  STD_LOGIC;    
	Q10:       INOUT  STD_LOGIC;    
	Q11:       INOUT  STD_LOGIC;    
	Q12:       INOUT  STD_LOGIC;    
	Q12SEL:    INOUT  STD_LOGIC;    
	Q13:       INOUT  STD_LOGIC;    
	Q2:        INOUT  STD_LOGIC;    
	Q3:        INOUT  STD_LOGIC;    
	Q4:        INOUT  STD_LOGIC;    
	Q5:        INOUT  STD_LOGIC;    
	Q6:        INOUT  STD_LOGIC;    
	Q7:        INOUT  STD_LOGIC;    
	Q8:        INOUT  STD_LOGIC;    
	Q9:        INOUT  STD_LOGIC;    
	REFEN:     INOUT  STD_LOGIC;    
	SCANEN:    INOUT  STD_LOGIC;    
	VREF1:     INOUT  STD_LOGIC;    
	VREF2:     INOUT  STD_LOGIC);
end k5101hb015;
