

================================================================
== Vitis HLS Report for 'edot_426_Pipeline_edot'
================================================================
* Date:           Fri Jan  9 14:30:25 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.154 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- edot    |        ?|        ?|         7|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|       46|       83|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     48|     1392|     1720|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      592|     -|
|Register             |        -|      -|     1580|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     48|     3018|     2395|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      1|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |dmul_64ns_64ns_64_5_med_dsp_1_U518  |dmul_64ns_64ns_64_5_med_dsp_1  |        0|   6|  174|  215|    0|
    |dmul_64ns_64ns_64_5_med_dsp_1_U519  |dmul_64ns_64ns_64_5_med_dsp_1  |        0|   6|  174|  215|    0|
    |dmul_64ns_64ns_64_5_med_dsp_1_U520  |dmul_64ns_64ns_64_5_med_dsp_1  |        0|   6|  174|  215|    0|
    |dmul_64ns_64ns_64_5_med_dsp_1_U521  |dmul_64ns_64ns_64_5_med_dsp_1  |        0|   6|  174|  215|    0|
    |dmul_64ns_64ns_64_5_med_dsp_1_U522  |dmul_64ns_64ns_64_5_med_dsp_1  |        0|   6|  174|  215|    0|
    |dmul_64ns_64ns_64_5_med_dsp_1_U523  |dmul_64ns_64ns_64_5_med_dsp_1  |        0|   6|  174|  215|    0|
    |dmul_64ns_64ns_64_5_med_dsp_1_U524  |dmul_64ns_64ns_64_5_med_dsp_1  |        0|   6|  174|  215|    0|
    |dmul_64ns_64ns_64_5_med_dsp_1_U525  |dmul_64ns_64ns_64_5_med_dsp_1  |        0|   6|  174|  215|    0|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                               |                               |        0|  48| 1392| 1720|    0|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------+----------+----+----+----+------------+------------+
    |                Variable Name                | Operation| DSP| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------+----------+----+----+----+------------+------------+
    |add_ln273_fu_159_p2                          |         +|   0|   0|  31|          31|           1|
    |ap_frp_data_req_hasUpper_fifo_i              |         -|   0|  23|  15|           3|           1|
    |ap_frp_data_req_primalInfeasBound_fifo_ub_i  |         -|   0|  23|  15|           3|           1|
    |ap_condition_frp_pvb_pf_start                |       and|   0|   0|   2|           1|           1|
    |pf_all_done                                  |       and|   0|   0|   2|           1|           0|
    |icmp_ln273_fu_153_p2                         |      icmp|   0|   0|  16|          32|          32|
    |ap_enable_pp0                                |       xor|   0|   0|   2|           1|           2|
    +---------------------------------------------+----------+----+----+----+------------+------------+
    |Total                                        |          |   0|  46|  83|          72|          38|
    +---------------------------------------------+----------+----+----+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_frp_data_req_hasUpper_fifo_i              |   8|          2|    3|          6|
    |ap_frp_data_req_primalInfeasBound_fifo_ub_i  |   8|          2|    3|          6|
    |ap_sig_allocacmp_i_load                      |  32|          2|   31|         62|
    |grp_fu_101_p2                                |  64|          2|   64|        128|
    |grp_fu_105_p2                                |  64|          2|   64|        128|
    |grp_fu_109_p2                                |  64|          2|   64|        128|
    |grp_fu_113_p2                                |  64|          2|   64|        128|
    |grp_fu_117_p2                                |  64|          2|   64|        128|
    |grp_fu_121_p2                                |  64|          2|   64|        128|
    |grp_fu_125_p2                                |  64|          2|   64|        128|
    |grp_fu_97_p2                                 |  64|          2|   64|        128|
    |i_fu_68                                      |  32|          2|   31|         62|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 592|         24|  580|       1160|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |   1|   0|    1|          0|
    |ap_frp_data_req_hasUpper_fifo_i              |   3|   0|    3|          0|
    |ap_frp_data_req_primalInfeasBound_fifo_ub_i  |   3|   0|    3|          0|
    |ap_loop_exit_ready_pp0_iter1_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg             |   1|   0|    1|          0|
    |grp_fu_101_ce                                |   0|   0|    1|          1|
    |grp_fu_101_p0                                |  64|   0|   64|          0|
    |grp_fu_101_p1                                |  64|   0|   64|          0|
    |grp_fu_105_ce                                |   0|   0|    1|          1|
    |grp_fu_105_p0                                |  64|   0|   64|          0|
    |grp_fu_105_p1                                |  64|   0|   64|          0|
    |grp_fu_109_ce                                |   0|   0|    1|          1|
    |grp_fu_109_p0                                |  64|   0|   64|          0|
    |grp_fu_109_p1                                |  64|   0|   64|          0|
    |grp_fu_113_ce                                |   0|   0|    1|          1|
    |grp_fu_113_p0                                |  64|   0|   64|          0|
    |grp_fu_113_p1                                |  64|   0|   64|          0|
    |grp_fu_117_ce                                |   0|   0|    1|          1|
    |grp_fu_117_p0                                |  64|   0|   64|          0|
    |grp_fu_117_p1                                |  64|   0|   64|          0|
    |grp_fu_121_ce                                |   0|   0|    1|          1|
    |grp_fu_121_p0                                |  64|   0|   64|          0|
    |grp_fu_121_p1                                |  64|   0|   64|          0|
    |grp_fu_125_ce                                |   0|   0|    1|          1|
    |grp_fu_125_p0                                |  64|   0|   64|          0|
    |grp_fu_125_p1                                |  64|   0|   64|          0|
    |grp_fu_97_ce                                 |   0|   0|    1|          1|
    |grp_fu_97_p0                                 |  64|   0|   64|          0|
    |grp_fu_97_p1                                 |  64|   0|   64|          0|
    |i_fu_68                                      |  31|   0|   31|          0|
    |pf_all_done                                  |   1|   0|    1|          0|
    |pre_grp_fu_101_p2_reg                        |  64|   0|   64|          0|
    |pre_grp_fu_105_p2_reg                        |  64|   0|   64|          0|
    |pre_grp_fu_109_p2_reg                        |  64|   0|   64|          0|
    |pre_grp_fu_113_p2_reg                        |  64|   0|   64|          0|
    |pre_grp_fu_117_p2_reg                        |  64|   0|   64|          0|
    |pre_grp_fu_121_p2_reg                        |  64|   0|   64|          0|
    |pre_grp_fu_125_p2_reg                        |  64|   0|   64|          0|
    |pre_grp_fu_97_p2_reg                         |  64|   0|   64|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |1580|   0| 1588|          8|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------+-----+-----+------------+---------------------------------+--------------+
|                    RTL Ports                   | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+------------------------------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                                          |   in|    1|  ap_ctrl_hs|           edot.426_Pipeline_edot|  return value|
|ap_rst                                          |   in|    1|  ap_ctrl_hs|           edot.426_Pipeline_edot|  return value|
|ap_start                                        |   in|    1|  ap_ctrl_hs|           edot.426_Pipeline_edot|  return value|
|ap_done                                         |  out|    1|  ap_ctrl_hs|           edot.426_Pipeline_edot|  return value|
|ap_idle                                         |  out|    1|  ap_ctrl_hs|           edot.426_Pipeline_edot|  return value|
|ap_ready                                        |  out|    1|  ap_ctrl_hs|           edot.426_Pipeline_edot|  return value|
|primalInfeasBound_fifo_ub_i_dout                |   in|  512|     ap_fifo|      primalInfeasBound_fifo_ub_i|       pointer|
|primalInfeasBound_fifo_ub_i_num_data_valid      |   in|    3|     ap_fifo|      primalInfeasBound_fifo_ub_i|       pointer|
|primalInfeasBound_fifo_ub_i_fifo_cap            |   in|    3|     ap_fifo|      primalInfeasBound_fifo_ub_i|       pointer|
|primalInfeasBound_fifo_ub_i_empty_n             |   in|    1|     ap_fifo|      primalInfeasBound_fifo_ub_i|       pointer|
|primalInfeasBound_fifo_ub_i_read                |  out|    1|     ap_fifo|      primalInfeasBound_fifo_ub_i|       pointer|
|hasUpper_fifo_i_dout                            |   in|  512|     ap_fifo|                  hasUpper_fifo_i|       pointer|
|hasUpper_fifo_i_num_data_valid                  |   in|    3|     ap_fifo|                  hasUpper_fifo_i|       pointer|
|hasUpper_fifo_i_fifo_cap                        |   in|    3|     ap_fifo|                  hasUpper_fifo_i|       pointer|
|hasUpper_fifo_i_empty_n                         |   in|    1|     ap_fifo|                  hasUpper_fifo_i|       pointer|
|hasUpper_fifo_i_read                            |  out|    1|     ap_fifo|                  hasUpper_fifo_i|       pointer|
|primalInfeasBound_edotfifo_ub_i_din             |  out|  512|     ap_fifo|  primalInfeasBound_edotfifo_ub_i|       pointer|
|primalInfeasBound_edotfifo_ub_i_num_data_valid  |   in|    3|     ap_fifo|  primalInfeasBound_edotfifo_ub_i|       pointer|
|primalInfeasBound_edotfifo_ub_i_fifo_cap        |   in|    3|     ap_fifo|  primalInfeasBound_edotfifo_ub_i|       pointer|
|primalInfeasBound_edotfifo_ub_i_full_n          |   in|    1|     ap_fifo|  primalInfeasBound_edotfifo_ub_i|       pointer|
|primalInfeasBound_edotfifo_ub_i_write           |  out|    1|     ap_fifo|  primalInfeasBound_edotfifo_ub_i|       pointer|
|n                                               |   in|   32|     ap_none|                                n|        scalar|
+------------------------------------------------+-----+-----+------------+---------------------------------+--------------+

