# End time: 17:21:14 on Feb 15,2026, Elapsed time: 0:00:25
# Errors: 0, Warnings: 2
# vsim -c TBCSAN -l ../Documentation/OutputFiles/CSAN_Testing_Transcript_2026-02-15_17-21-14.txt -do "
#     do waveCSAN.do  
#     run -all      
#     " 
# Start time: 17:21:14 on Feb 15,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_textio(body)
# Loading work.utils(body)
# Loading work.tbcsan(testcsan)
# Loading work.csan(logicfunccsan)
# Loading work.fa(logicfuncfa)
# Loading work.mux2cnb(logicfuncmux2cnb)
# ** Warning: Design size of 111137 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
#     do waveCSAN.do  
#     run -all      
#     
# ** Note: Measurement #1 Passed. Stimulus: [A: 0AAAAAAAAAAAAAAA B: 0555555555555555 Cin: 1] Expected Outputs: [S: 1000000000000000 Cout: 0 Ovfl: 0] Actual Outputs: [S: 1000000000000000 Cout: 0 Ovfl: 0]
# 
#    Time: 11 ns  Iteration: 0  Instance: /tbcsan
# ** Note: Measurement #2 Passed. Stimulus: [A: 0000000000000000 B: 0000000000000000 Cin: 0] Expected Outputs: [S: 0000000000000000 Cout: 0 Ovfl: 0] Actual Outputs: [S: 0000000000000000 Cout: 0 Ovfl: 0]
# 
#    Time: 22 ns  Iteration: 0  Instance: /tbcsan
# ** Note: Measurement #3 Passed. Stimulus: [A: FFFFFFFFFFFFFFFF B: 0000000000000000 Cin: 0] Expected Outputs: [S: FFFFFFFFFFFFFFFF Cout: 0 Ovfl: 0] Actual Outputs: [S: FFFFFFFFFFFFFFFF Cout: 0 Ovfl: 0]
# 
#    Time: 33 ns  Iteration: 0  Instance: /tbcsan
# ** Note: Measurement #4 Passed. Stimulus: [A: FFFFFFFFFFFFFFFF B: 0000000000000001 Cin: 0] Expected Outputs: [S: 0000000000000000 Cout: 1 Ovfl: 0] Actual Outputs: [S: 0000000000000000 Cout: 0 Ovfl: 0]
# 
#    Time: 44 ns  Iteration: 0  Instance: /tbcsan
# ** Note: Measurement #5 Passed. Stimulus: [A: 7FFFFFFFFFFFFFFF B: 0000000000000001 Cin: 0] Expected Outputs: [S: 8000000000000000 Cout: 0 Ovfl: 1] Actual Outputs: [S: 8000000000000000 Cout: 1 Ovfl: 1]
# 
#    Time: 55 ns  Iteration: 0  Instance: /tbcsan
# ** Note: Measurement #6 Passed. Stimulus: [A: 8000000000000000 B: 8000000000000000 Cin: 0] Expected Outputs: [S: 0000000000000000 Cout: 1 Ovfl: 1] Actual Outputs: [S: 0000000000000000 Cout: 1 Ovfl: 1]
# 
#    Time: 66 ns  Iteration: 0  Instance: /tbcsan
# ** Note: Measurement #7 Passed. Stimulus: [A: 1234567890ABCDEF B: 0FEDCBA987654321 Cin: 0] Expected Outputs: [S: 2222222218111110 Cout: 0 Ovfl: 0] Actual Outputs: [S: 2222222218111110 Cout: 0 Ovfl: 0]
# 
#    Time: 77 ns  Iteration: 0  Instance: /tbcsan
# ** Note: Measurement #8 Passed. Stimulus: [A: FFFFFFFFFFFFFFFE B: 0000000000000000 Cin: 1] Expected Outputs: [S: FFFFFFFFFFFFFFFF Cout: 0 Ovfl: 0] Actual Outputs: [S: FFFFFFFFFFFFFFFF Cout: 0 Ovfl: 0]
# 
#    Time: 88 ns  Iteration: 0  Instance: /tbcsan
# ** Note: Measurement #9 Passed. Stimulus: [A: AAAAAAAAAAAAAAAA B: 5555555555555555 Cin: 1] Expected Outputs: [S: 0000000000000000 Cout: 1 Ovfl: 0] Actual Outputs: [S: 0000000000000000 Cout: 0 Ovfl: 0]
# 
#    Time: 99 ns  Iteration: 0  Instance: /tbcsan
# ** Note: Measurement #10 Passed. Stimulus: [A: 7FFFFFFFFFFFFFFE B: 0000000000000001 Cin: 1] Expected Outputs: [S: 8000000000000000 Cout: 0 Ovfl: 1] Actual Outputs: [S: 8000000000000000 Cout: 1 Ovfl: 1]
# 
#    Time: 110 ns  Iteration: 0  Instance: /tbcsan
# ** Note: Measurement #11 Passed. Stimulus: [A: 0000000000000001 B: 0000000000000000 Cin: 0] Expected Outputs: [S: 0000000000000001 Cout: 0 Ovfl: 0] Actual Outputs: [S: 0000000000000001 Cout: 0 Ovfl: 0]
# 
#    Time: 121 ns  Iteration: 0  Instance: /tbcsan
# ** Note: Measurement #12 Passed. Stimulus: [A: 0000000000000001 B: 0000000000000001 Cin: 0] Expected Outputs: [S: 0000000000000002 Cout: 0 Ovfl: 0] Actual Outputs: [S: 0000000000000002 Cout: 0 Ovfl: 0]
# 
#    Time: 132 ns  Iteration: 0  Instance: /tbcsan
# ** Note: Measurement #13 Passed. Stimulus: [A: 0000000000000002 B: 0000000000000000 Cin: 0] Expected Outputs: [S: 0000000000000002 Cout: 0 Ovfl: 0] Actual Outputs: [S: 0000000000000002 Cout: 0 Ovfl: 0]
# 
#    Time: 143 ns  Iteration: 0  Instance: /tbcsan
# ** Note: Measurement #14 Passed. Stimulus: [A: 0000000000000002 B: 0000000000000002 Cin: 0] Expected Outputs: [S: 0000000000000004 Cout: 0 Ovfl: 0] Actual Outputs: [S: 0000000000000004 Cout: 0 Ovfl: 0]
# 
#    Time: 154 ns  Iteration: 0  Instance: /tbcsan
# ** Note: Measurement #15 Passed. Stimulus: [A: 0000000080000000 B: 0000000000000000 Cin: 0] Expected Outputs: [S: 0000000080000000 Cout: 0 Ovfl: 0] Actual Outputs: [S: 0000000080000000 Cout: 0 Ovfl: 0]
# 
#    Time: 165 ns  Iteration: 0  Instance: /tbcsan
# ** Note: Measurement #16 Passed. Stimulus: [A: 0000000080000000 B: 0000000080000000 Cin: 0] Expected Outputs: [S: 0000000100000000 Cout: 0 Ovfl: 0] Actual Outputs: [S: 0000000100000000 Cout: 0 Ovfl: 0]
# 
#    Time: 176 ns  Iteration: 0  Instance: /tbcsan
# ** Note: Measurement #17 Passed. Stimulus: [A: 4000000000000000 B: 0000000000000000 Cin: 0] Expected Outputs: [S: 4000000000000000 Cout: 0 Ovfl: 0] Actual Outputs: [S: 4000000000000000 Cout: 0 Ovfl: 0]
# 
#    Time: 187 ns  Iteration: 0  Instance: /tbcsan
# ** Note: Measurement #18 Passed. Stimulus: [A: 4000000000000000 B: 4000000000000000 Cin: 0] Expected Outputs: [S: 8000000000000000 Cout: 0 Ovfl: 1] Actual Outputs: [S: 8000000000000000 Cout: 1 Ovfl: 1]
# 
#    Time: 198 ns  Iteration: 0  Instance: /tbcsan
# ** Note: Measurement #19 Passed. Stimulus: [A: 8000000000000000 B: 0000000000000000 Cin: 0] Expected Outputs: [S: 8000000000000000 Cout: 0 Ovfl: 0] Actual Outputs: [S: 8000000000000000 Cout: 0 Ovfl: 0]
# 
#    Time: 209 ns  Iteration: 0  Instance: /tbcsan
# ** Note: Measurement #20 Passed. Stimulus: [A: 8000000000000000 B: 8000000000000000 Cin: 0] Expected Outputs: [S: 0000000000000000 Cout: 1 Ovfl: 1] Actual Outputs: [S: 0000000000000000 Cout: 1 Ovfl: 1]
# 
#    Time: 220 ns  Iteration: 0  Instance: /tbcsan
# ** Note: Measurement #21 Passed. Stimulus: [A: 7FFFFFFFFFFFFFFF B: 0000000000000000 Cin: 1] Expected Outputs: [S: 8000000000000000 Cout: 0 Ovfl: 1] Actual Outputs: [S: 8000000000000000 Cout: 1 Ovfl: 1]
# 
#    Time: 231 ns  Iteration: 0  Instance: /tbcsan
# ** Note: Measurement #22 Passed. Stimulus: [A: FFFFFFFFFFFFFFFF B: 0000000000000001 Cin: 0] Expected Outputs: [S: 0000000000000000 Cout: 1 Ovfl: 0] Actual Outputs: [S: 0000000000000000 Cout: 0 Ovfl: 0]
# 
#    Time: 242 ns  Iteration: 0  Instance: /tbcsan
# ** Note: Measurement #23 Passed. Stimulus: [A: 0000000000000000 B: FFFFFFFFFFFFFFFF Cin: 1] Expected Outputs: [S: 0000000000000000 Cout: 1 Ovfl: 0] Actual Outputs: [S: 0000000000000000 Cout: 0 Ovfl: 0]
# 
#    Time: 253 ns  Iteration: 0  Instance: /tbcsan
do RCANfv.do
# 
# Capturing output into transcript file: ../Documentation/OutputFiles/RCAN_Testing_Transcript_2026-02-15_17-21-52.txt
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:21:52 on Feb 15,2026
# vcom -reportprogress 300 -2008 -logfile ../Documentation/OutputFiles/RCAN_Testing_Transcript_2026-02-15_17-21-52.txt ../SourceCode/CSAN.vhd ../SourceCode/FA.vhd ../SourceCode/FullAddr.vhd ../SourceCode/Mux2c1b.vhd ../SourceCode/Mux2cNb.vhd ../SourceCode/RCAN.vhd ../SourceCode/Utils.vhd ./TBCSAN.vhd ./TBRCAN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CSAN
# -- Compiling architecture LogicFuncCSAN of CSAN
# -- Loading entity Mux2cNb
# -- Loading entity FA
# -- Compiling entity FA
# -- Compiling architecture LogicFuncFA of FA
# -- Loading package NUMERIC_STD
# -- Compiling entity FullAddr
# -- Compiling architecture behavioural of FullAddr
# -- Compiling entity Mux2c1b
# -- Compiling architecture LogicFunc of Mux2c1b
# -- Compiling entity Mux2cNb
# -- Compiling architecture LogicFuncMux2cNb of Mux2cNb
# -- Compiling entity RCAN
# -- Compiling architecture Baseline of RCAN
# -- Loading entity FullAddr
# -- Compiling package Utils
# -- Compiling package body Utils
# -- Loading package Utils
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Loading package Utils
# -- Compiling entity TBCSAN
# -- Compiling architecture TestCSAN of TBCSAN
# ** Warning: ./TBCSAN.vhd(21): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ./TBCSAN.vhd(22): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# -- Loading entity CSAN
# -- Compiling entity TBRCAN
# -- Compiling architecture TestRCAN of TBRCAN
# ** Warning: ./TBRCAN.vhd(21): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ./TBRCAN.vhd(22): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# -- Loading entity RCAN
# End time: 17:21:52 on Feb 15,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
