/* Generated by Yosys 0.16+31 (git sha1 81edda473, clang 6.0.0-1ubuntu2 -fPIC -Os) */

(* top =  1  *)
(* src = "arm_core.v:3836.1-4390.10" *)
module a25_register_bank(i_clk, i_core_stall, i_mem_stall, i_mode_idec, i_mode_exec, i_mode_rds_exec, i_firq_not_user_mode, i_rm_sel, i_rs_sel, i_rn_sel, i_pc_wen, i_reg_bank_wen, i_pc, i_reg, i_wb_read_data, i_wb_read_data_valid, i_wb_read_data_rd, i_wb_mode, i_status_bits_flags, i_status_bits_irq_mask, i_status_bits_firq_mask
, o_rm, o_rs, o_rd, o_rn, o_pc);
  (* src = "arm_core.v:4128.1-4146.8" *)
  wire [14:0] _000_;
  (* src = "arm_core.v:4348.1-4366.12" *)
  wire [31:0] _001_;
  (* src = "arm_core.v:4322.1-4340.12" *)
  wire [31:0] _002_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  wire [31:0] _003_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  wire [31:0] _004_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  wire [31:0] _005_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  wire [31:0] _006_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  wire [31:0] _007_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  wire [31:0] _008_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  wire [31:0] _009_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  wire [31:0] _010_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  wire [31:0] _011_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  wire [31:0] _012_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  wire [31:0] _013_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  wire [31:0] _014_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  wire [31:0] _015_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  wire [31:0] _016_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  wire [31:0] _017_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  wire [23:0] _018_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  wire [31:0] _019_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  wire [31:0] _020_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  wire [31:0] _021_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  wire [31:0] _022_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  wire [31:0] _023_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  wire [31:0] _024_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  wire [31:0] _025_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  wire [31:0] _026_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  wire [31:0] _027_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  wire [31:0] _028_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  wire [31:0] _029_;
  (* src = "arm_core.v:4128.1-4146.8" *)
  wire [14:0] _030_;
  (* src = "arm_core.v:4348.1-4366.12" *)
  wire [31:0] _031_;
  (* src = "arm_core.v:4322.1-4340.12" *)
  wire [31:0] _032_;
  (* src = "arm_core.v:4036.13-4036.31" *)
  wire [31:0] _033_;
  (* src = "arm_core.v:4046.13-4046.31" *)
  wire [31:0] _034_;
  (* src = "arm_core.v:4091.13-4091.36" *)
  wire [31:0] _035_;
  (* src = "arm_core.v:4047.13-4047.31" *)
  wire [31:0] _036_;
  (* src = "arm_core.v:4092.13-4092.36" *)
  wire [31:0] _037_;
  (* src = "arm_core.v:4048.13-4048.31" *)
  wire [31:0] _038_;
  (* src = "arm_core.v:4093.13-4093.36" *)
  wire [31:0] _039_;
  (* src = "arm_core.v:4049.13-4049.31" *)
  wire [31:0] _040_;
  (* src = "arm_core.v:4094.13-4094.36" *)
  wire [31:0] _041_;
  (* src = "arm_core.v:4085.13-4085.35" *)
  wire [31:0] _042_;
  (* src = "arm_core.v:4081.13-4081.35" *)
  wire [31:0] _043_;
  (* src = "arm_core.v:4050.13-4050.31" *)
  wire [31:0] _044_;
  (* src = "arm_core.v:4095.13-4095.36" *)
  wire [31:0] _045_;
  (* src = "arm_core.v:4086.13-4086.35" *)
  wire [31:0] _046_;
  (* src = "arm_core.v:4082.13-4082.35" *)
  wire [31:0] _047_;
  (* src = "arm_core.v:4051.13-4051.29" *)
  wire [23:0] _048_;
  (* src = "arm_core.v:4037.13-4037.31" *)
  wire [31:0] _049_;
  (* src = "arm_core.v:4038.13-4038.31" *)
  wire [31:0] _050_;
  (* src = "arm_core.v:4039.13-4039.31" *)
  wire [31:0] _051_;
  (* src = "arm_core.v:4040.13-4040.31" *)
  wire [31:0] _052_;
  (* src = "arm_core.v:4041.13-4041.31" *)
  wire [31:0] _053_;
  (* src = "arm_core.v:4042.13-4042.31" *)
  wire [31:0] _054_;
  (* src = "arm_core.v:4043.13-4043.31" *)
  wire [31:0] _055_;
  (* src = "arm_core.v:4044.13-4044.31" *)
  wire [31:0] _056_;
  (* src = "arm_core.v:4089.13-4089.36" *)
  wire [31:0] _057_;
  (* src = "arm_core.v:4045.13-4045.31" *)
  wire [31:0] _058_;
  (* src = "arm_core.v:4090.13-4090.36" *)
  wire [31:0] _059_;
  (* src = "arm_core.v:4168.28-4168.63" *)
  wire _060_;
  (* src = "arm_core.v:4168.24-4169.12" *)
  wire [14:0] _061_;
  (* src = "arm_core.v:4173.25-4173.61" *)
  wire [14:0] _062_;
  (* src = "arm_core.v:4174.25-4174.49" *)
  wire _063_;
  (* src = "arm_core.v:4175.25-4175.60" *)
  wire _064_;
  (* src = "arm_core.v:4175.25-4175.89" *)
  wire _065_;
  (* src = "arm_core.v:4115.20-4115.38" *)
  wire _066_;
  (* src = "arm_core.v:4116.20-4116.38" *)
  wire _067_;
  (* src = "arm_core.v:4117.20-4117.38" *)
  wire _068_;
  (* src = "arm_core.v:4123.20-4123.38" *)
  wire _069_;
  (* src = "arm_core.v:4124.20-4124.38" *)
  wire _070_;
  (* src = "arm_core.v:4125.20-4125.38" *)
  wire _071_;
  (* src = "arm_core.v:4126.20-4126.39" *)
  wire _072_;
  (* src = "arm_core.v:4175.63-4175.89" *)
  wire _073_;
  (* src = "arm_core.v:4203.81-4203.98" *)
  wire _074_;
  (* src = "arm_core.v:4204.81-4204.98" *)
  wire _075_;
  (* src = "arm_core.v:4205.81-4205.98" *)
  wire _076_;
  (* src = "arm_core.v:4206.81-4206.98" *)
  wire _077_;
  (* src = "arm_core.v:4207.81-4207.98" *)
  wire _078_;
  (* src = "arm_core.v:4210.81-4210.97" *)
  wire _079_;
  (* src = "arm_core.v:4211.81-4211.97" *)
  wire _080_;
  (* src = "arm_core.v:4214.81-4214.97" *)
  wire _081_;
  (* src = "arm_core.v:4215.81-4215.97" *)
  wire _082_;
  (* src = "arm_core.v:4218.81-4218.97" *)
  wire _083_;
  (* src = "arm_core.v:4219.81-4219.97" *)
  wire _084_;
  (* src = "arm_core.v:4222.81-4222.98" *)
  wire _085_;
  (* src = "arm_core.v:4223.81-4223.98" *)
  wire _086_;
  (* src = "arm_core.v:4301.15-4301.31" *)
  wire _087_;
  (* src = "arm_core.v:4302.15-4302.31" *)
  wire _088_;
  (* src = "arm_core.v:4303.15-4303.31" *)
  wire _089_;
  (* src = "arm_core.v:4304.15-4304.31" *)
  wire _090_;
  (* src = "arm_core.v:4305.15-4305.31" *)
  wire _091_;
  (* src = "arm_core.v:4306.15-4306.31" *)
  wire _092_;
  (* src = "arm_core.v:4307.15-4307.31" *)
  wire _093_;
  (* src = "arm_core.v:4308.15-4308.31" *)
  wire _094_;
  (* src = "arm_core.v:4309.15-4309.31" *)
  wire _095_;
  (* src = "arm_core.v:4310.15-4310.31" *)
  wire _096_;
  (* src = "arm_core.v:4311.15-4311.32" *)
  wire _097_;
  (* src = "arm_core.v:4312.15-4312.32" *)
  wire _098_;
  (* src = "arm_core.v:4313.15-4313.32" *)
  wire _099_;
  (* src = "arm_core.v:4314.15-4314.32" *)
  wire _100_;
  (* src = "arm_core.v:4315.15-4315.32" *)
  wire _101_;
  (* src = "arm_core.v:4372.15-4372.31" *)
  wire _102_;
  (* src = "arm_core.v:4373.15-4373.31" *)
  wire _103_;
  (* src = "arm_core.v:4374.15-4374.31" *)
  wire _104_;
  (* src = "arm_core.v:4375.15-4375.31" *)
  wire _105_;
  (* src = "arm_core.v:4376.15-4376.31" *)
  wire _106_;
  (* src = "arm_core.v:4377.15-4377.31" *)
  wire _107_;
  (* src = "arm_core.v:4378.15-4378.31" *)
  wire _108_;
  (* src = "arm_core.v:4379.15-4379.31" *)
  wire _109_;
  (* src = "arm_core.v:4380.15-4380.31" *)
  wire _110_;
  (* src = "arm_core.v:4381.15-4381.31" *)
  wire _111_;
  (* src = "arm_core.v:4382.15-4382.32" *)
  wire _112_;
  (* src = "arm_core.v:4383.15-4383.32" *)
  wire _113_;
  (* src = "arm_core.v:4384.15-4384.32" *)
  wire _114_;
  (* src = "arm_core.v:4385.15-4385.32" *)
  wire _115_;
  (* src = "arm_core.v:4386.15-4386.32" *)
  wire _116_;
  (* src = "arm_core.v:4196.17-4196.49" *)
  wire _117_;
  (* src = "arm_core.v:4196.60-4196.98" *)
  wire _118_;
  (* src = "arm_core.v:4197.17-4197.49" *)
  wire _119_;
  (* src = "arm_core.v:4197.60-4197.98" *)
  wire _120_;
  (* src = "arm_core.v:4198.17-4198.49" *)
  wire _121_;
  (* src = "arm_core.v:4198.60-4198.98" *)
  wire _122_;
  (* src = "arm_core.v:4199.17-4199.49" *)
  wire _123_;
  (* src = "arm_core.v:4199.60-4199.98" *)
  wire _124_;
  (* src = "arm_core.v:4200.17-4200.49" *)
  wire _125_;
  (* src = "arm_core.v:4200.60-4200.98" *)
  wire _126_;
  (* src = "arm_core.v:4203.17-4203.49" *)
  wire _127_;
  (* src = "arm_core.v:4203.60-4203.98" *)
  wire _128_;
  (* src = "arm_core.v:4204.17-4204.49" *)
  wire _129_;
  (* src = "arm_core.v:4204.60-4204.98" *)
  wire _130_;
  (* src = "arm_core.v:4205.17-4205.49" *)
  wire _131_;
  (* src = "arm_core.v:4205.60-4205.98" *)
  wire _132_;
  (* src = "arm_core.v:4206.17-4206.49" *)
  wire _133_;
  (* src = "arm_core.v:4206.60-4206.98" *)
  wire _134_;
  (* src = "arm_core.v:4207.17-4207.49" *)
  wire _135_;
  (* src = "arm_core.v:4207.60-4207.98" *)
  wire _136_;
  (* src = "arm_core.v:4210.17-4210.48" *)
  wire _137_;
  (* src = "arm_core.v:4210.60-4210.97" *)
  wire _138_;
  (* src = "arm_core.v:4211.17-4211.48" *)
  wire _139_;
  (* src = "arm_core.v:4211.60-4211.97" *)
  wire _140_;
  (* src = "arm_core.v:4214.17-4214.48" *)
  wire _141_;
  (* src = "arm_core.v:4214.60-4214.97" *)
  wire _142_;
  (* src = "arm_core.v:4215.17-4215.48" *)
  wire _143_;
  (* src = "arm_core.v:4215.60-4215.97" *)
  wire _144_;
  (* src = "arm_core.v:4218.17-4218.48" *)
  wire _145_;
  (* src = "arm_core.v:4218.60-4218.97" *)
  wire _146_;
  (* src = "arm_core.v:4219.18-4219.48" *)
  wire _147_;
  (* src = "arm_core.v:4219.60-4219.97" *)
  wire _148_;
  (* src = "arm_core.v:4222.17-4222.49" *)
  wire _149_;
  (* src = "arm_core.v:4222.60-4222.98" *)
  wire _150_;
  (* src = "arm_core.v:4223.17-4223.49" *)
  wire _151_;
  (* src = "arm_core.v:4223.60-4223.98" *)
  wire _152_;
  (* src = "arm_core.v:4196.39-4196.49" *)
  wire _153_;
  (* src = "arm_core.v:4197.39-4197.49" *)
  wire _154_;
  (* src = "arm_core.v:4198.39-4198.49" *)
  wire _155_;
  (* src = "arm_core.v:4199.39-4199.49" *)
  wire _156_;
  (* src = "arm_core.v:4200.39-4200.49" *)
  wire _157_;
  (* src = "arm_core.v:4196.81-4196.98" *)
  wire _158_;
  (* src = "arm_core.v:4197.81-4197.98" *)
  wire _159_;
  (* src = "arm_core.v:4198.81-4198.98" *)
  wire _160_;
  (* src = "arm_core.v:4199.81-4199.98" *)
  wire _161_;
  (* src = "arm_core.v:4200.81-4200.98" *)
  wire _162_;
  (* src = "arm_core.v:4168.51-4168.63" *)
  wire _163_;
  (* src = "arm_core.v:4173.29-4173.42" *)
  wire _164_;
  (* src = "arm_core.v:4174.25-4174.38" *)
  wire _165_;
  (* src = "arm_core.v:4175.48-4175.60" *)
  wire _166_;
  wire [31:0] _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire [31:0] _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire [14:0] _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  (* src = "arm_core.v:4186.60-4186.126" *)
  wire [31:0] _215_;
  (* src = "arm_core.v:4186.17-4186.126" *)
  wire [31:0] _216_;
  (* src = "arm_core.v:4187.60-4187.126" *)
  wire [31:0] _217_;
  (* src = "arm_core.v:4187.17-4187.126" *)
  wire [31:0] _218_;
  (* src = "arm_core.v:4188.60-4188.126" *)
  wire [31:0] _219_;
  (* src = "arm_core.v:4188.17-4188.126" *)
  wire [31:0] _220_;
  (* src = "arm_core.v:4189.60-4189.126" *)
  wire [31:0] _221_;
  (* src = "arm_core.v:4189.17-4189.126" *)
  wire [31:0] _222_;
  (* src = "arm_core.v:4190.60-4190.126" *)
  wire [31:0] _223_;
  (* src = "arm_core.v:4190.17-4190.126" *)
  wire [31:0] _224_;
  (* src = "arm_core.v:4191.60-4191.126" *)
  wire [31:0] _225_;
  (* src = "arm_core.v:4191.17-4191.126" *)
  wire [31:0] _226_;
  (* src = "arm_core.v:4192.60-4192.126" *)
  wire [31:0] _227_;
  (* src = "arm_core.v:4192.17-4192.126" *)
  wire [31:0] _228_;
  (* src = "arm_core.v:4193.60-4193.126" *)
  wire [31:0] _229_;
  (* src = "arm_core.v:4193.17-4193.126" *)
  wire [31:0] _230_;
  (* src = "arm_core.v:4196.60-4196.126" *)
  wire [31:0] _231_;
  (* src = "arm_core.v:4196.17-4196.126" *)
  wire [31:0] _232_;
  (* src = "arm_core.v:4197.60-4197.126" *)
  wire [31:0] _233_;
  (* src = "arm_core.v:4197.17-4197.126" *)
  wire [31:0] _234_;
  (* src = "arm_core.v:4198.60-4198.127" *)
  wire [31:0] _235_;
  (* src = "arm_core.v:4198.17-4198.127" *)
  wire [31:0] _236_;
  (* src = "arm_core.v:4199.60-4199.127" *)
  wire [31:0] _237_;
  (* src = "arm_core.v:4199.17-4199.127" *)
  wire [31:0] _238_;
  (* src = "arm_core.v:4200.60-4200.127" *)
  wire [31:0] _239_;
  (* src = "arm_core.v:4200.17-4200.127" *)
  wire [31:0] _240_;
  (* src = "arm_core.v:4203.60-4203.131" *)
  wire [31:0] _241_;
  (* src = "arm_core.v:4203.17-4203.131" *)
  wire [31:0] _242_;
  (* src = "arm_core.v:4204.60-4204.131" *)
  wire [31:0] _243_;
  (* src = "arm_core.v:4204.17-4204.131" *)
  wire [31:0] _244_;
  (* src = "arm_core.v:4205.60-4205.132" *)
  wire [31:0] _245_;
  (* src = "arm_core.v:4205.17-4205.132" *)
  wire [31:0] _246_;
  (* src = "arm_core.v:4206.60-4206.132" *)
  wire [31:0] _247_;
  (* src = "arm_core.v:4206.17-4206.132" *)
  wire [31:0] _248_;
  (* src = "arm_core.v:4207.60-4207.132" *)
  wire [31:0] _249_;
  (* src = "arm_core.v:4207.17-4207.132" *)
  wire [31:0] _250_;
  (* src = "arm_core.v:4210.60-4210.127" *)
  wire [31:0] _251_;
  (* src = "arm_core.v:4210.17-4210.127" *)
  wire [31:0] _252_;
  (* src = "arm_core.v:4211.60-4211.127" *)
  wire [31:0] _253_;
  (* src = "arm_core.v:4211.17-4211.127" *)
  wire [31:0] _254_;
  (* src = "arm_core.v:4214.60-4214.131" *)
  wire [31:0] _255_;
  (* src = "arm_core.v:4214.17-4214.131" *)
  wire [31:0] _256_;
  (* src = "arm_core.v:4215.60-4215.131" *)
  wire [31:0] _257_;
  (* src = "arm_core.v:4215.17-4215.131" *)
  wire [31:0] _258_;
  (* src = "arm_core.v:4218.60-4218.131" *)
  wire [31:0] _259_;
  (* src = "arm_core.v:4218.17-4218.131" *)
  wire [31:0] _260_;
  (* src = "arm_core.v:4219.60-4219.131" *)
  wire [31:0] _261_;
  (* src = "arm_core.v:4219.17-4219.131" *)
  wire [31:0] _262_;
  (* src = "arm_core.v:4222.60-4222.132" *)
  wire [31:0] _263_;
  (* src = "arm_core.v:4222.17-4222.132" *)
  wire [31:0] _264_;
  (* src = "arm_core.v:4223.60-4223.132" *)
  wire [31:0] _265_;
  (* src = "arm_core.v:4223.17-4223.132" *)
  wire [31:0] _266_;
  (* src = "arm_core.v:4226.60-4226.127" *)
  wire [23:0] _267_;
  (* src = "arm_core.v:4226.17-4226.127" *)
  wire [23:0] _268_;
  (* src = "arm_core.v:4243.18-4243.43" *)
  wire [31:0] _269_;
  (* src = "arm_core.v:4244.18-4244.43" *)
  wire [31:0] _270_;
  (* src = "arm_core.v:4245.18-4245.44" *)
  wire [31:0] _271_;
  (* src = "arm_core.v:4246.18-4246.44" *)
  wire [31:0] _272_;
  (* src = "arm_core.v:4247.18-4247.44" *)
  wire [31:0] _273_;
  (* src = "arm_core.v:4249.18-4252.35" *)
  wire [31:0] _274_;
  (* src = "arm_core.v:4250.18-4252.35" *)
  wire [31:0] _275_;
  (* src = "arm_core.v:4251.18-4252.35" *)
  wire [31:0] _276_;
  (* src = "arm_core.v:4254.18-4257.35" *)
  wire [31:0] _277_;
  (* src = "arm_core.v:4255.18-4257.35" *)
  wire [31:0] _278_;
  (* src = "arm_core.v:4256.18-4257.35" *)
  wire [31:0] _279_;
  (* src = "arm_core.v:4276.18-4276.58" *)
  wire [31:0] _280_;
  (* src = "arm_core.v:4277.18-4277.58" *)
  wire [31:0] _281_;
  (* src = "arm_core.v:4278.18-4278.59" *)
  wire [31:0] _282_;
  (* src = "arm_core.v:4279.18-4279.59" *)
  wire [31:0] _283_;
  (* src = "arm_core.v:4280.18-4280.59" *)
  wire [31:0] _284_;
  (* src = "arm_core.v:4282.18-4285.53" *)
  wire [31:0] _285_;
  (* src = "arm_core.v:4283.18-4285.53" *)
  wire [31:0] _286_;
  (* src = "arm_core.v:4284.18-4285.53" *)
  wire [31:0] _287_;
  (* src = "arm_core.v:4287.18-4290.53" *)
  wire [31:0] _288_;
  (* src = "arm_core.v:4288.18-4290.53" *)
  wire [31:0] _289_;
  (* src = "arm_core.v:4289.18-4290.53" *)
  wire [31:0] _290_;
  (* src = "arm_core.v:4301.15-4316.31" *)
  wire [31:0] _291_;
  (* src = "arm_core.v:4302.15-4316.31" *)
  wire [31:0] _292_;
  (* src = "arm_core.v:4303.15-4316.31" *)
  wire [31:0] _293_;
  (* src = "arm_core.v:4304.15-4316.31" *)
  wire [31:0] _294_;
  (* src = "arm_core.v:4305.15-4316.31" *)
  wire [31:0] _295_;
  (* src = "arm_core.v:4306.15-4316.31" *)
  wire [31:0] _296_;
  (* src = "arm_core.v:4307.15-4316.31" *)
  wire [31:0] _297_;
  (* src = "arm_core.v:4308.15-4316.31" *)
  wire [31:0] _298_;
  (* src = "arm_core.v:4309.15-4316.31" *)
  wire [31:0] _299_;
  (* src = "arm_core.v:4310.15-4316.31" *)
  wire [31:0] _300_;
  (* src = "arm_core.v:4311.15-4316.31" *)
  wire [31:0] _301_;
  (* src = "arm_core.v:4312.15-4316.31" *)
  wire [31:0] _302_;
  (* src = "arm_core.v:4313.15-4316.31" *)
  wire [31:0] _303_;
  (* src = "arm_core.v:4314.15-4316.31" *)
  wire [31:0] _304_;
  (* src = "arm_core.v:4315.15-4316.31" *)
  wire [31:0] _305_;
  (* src = "arm_core.v:4372.15-4387.30" *)
  wire [31:0] _306_;
  (* src = "arm_core.v:4373.15-4387.30" *)
  wire [31:0] _307_;
  (* src = "arm_core.v:4374.15-4387.30" *)
  wire [31:0] _308_;
  (* src = "arm_core.v:4375.15-4387.30" *)
  wire [31:0] _309_;
  (* src = "arm_core.v:4376.15-4387.30" *)
  wire [31:0] _310_;
  (* src = "arm_core.v:4377.15-4387.30" *)
  wire [31:0] _311_;
  (* src = "arm_core.v:4378.15-4387.30" *)
  wire [31:0] _312_;
  (* src = "arm_core.v:4379.15-4387.30" *)
  wire [31:0] _313_;
  (* src = "arm_core.v:4380.15-4387.30" *)
  wire [31:0] _314_;
  (* src = "arm_core.v:4381.15-4387.30" *)
  wire [31:0] _315_;
  (* src = "arm_core.v:4382.15-4387.30" *)
  wire [31:0] _316_;
  (* src = "arm_core.v:4383.15-4387.30" *)
  wire [31:0] _317_;
  (* src = "arm_core.v:4384.15-4387.30" *)
  wire [31:0] _318_;
  (* src = "arm_core.v:4385.15-4387.30" *)
  wire [31:0] _319_;
  (* src = "arm_core.v:4386.15-4387.30" *)
  wire [31:0] _320_;
  (* src = "arm_core.v:4111.12-4111.18" *)
  wire [14:0] decode;
  (* src = "arm_core.v:4100.13-4100.22" *)
  wire firq_exec;
  (* src = "arm_core.v:4105.13-4105.22" *)
  wire firq_idec;
  (* src = "arm_core.v:3996.29-3996.34" *)
  input i_clk;
  wire i_clk;
  (* src = "arm_core.v:3997.29-3997.41" *)
  input i_core_stall;
  wire i_core_stall;
  (* src = "arm_core.v:4006.29-4006.49" *)
  input i_firq_not_user_mode;
  wire i_firq_not_user_mode;
  (* src = "arm_core.v:3998.29-3998.40" *)
  input i_mem_stall;
  wire i_mem_stall;
  (* src = "arm_core.v:4002.29-4002.40" *)
  input [1:0] i_mode_exec;
  wire [1:0] i_mode_exec;
  (* src = "arm_core.v:4000.29-4000.40" *)
  input [1:0] i_mode_idec;
  wire [1:0] i_mode_idec;
  (* src = "arm_core.v:4004.29-4004.44" *)
  input [3:0] i_mode_rds_exec;
  wire [3:0] i_mode_rds_exec;
  (* src = "arm_core.v:4014.29-4014.33" *)
  input [23:0] i_pc;
  wire [23:0] i_pc;
  (* src = "arm_core.v:4011.29-4011.37" *)
  input i_pc_wen;
  wire i_pc_wen;
  (* src = "arm_core.v:4015.29-4015.34" *)
  input [31:0] i_reg;
  wire [31:0] i_reg;
  (* src = "arm_core.v:4012.29-4012.43" *)
  input [14:0] i_reg_bank_wen;
  wire [14:0] i_reg_bank_wen;
  (* src = "arm_core.v:4007.29-4007.37" *)
  input [3:0] i_rm_sel;
  wire [3:0] i_rm_sel;
  (* src = "arm_core.v:4009.29-4009.37" *)
  input [3:0] i_rn_sel;
  wire [3:0] i_rn_sel;
  (* src = "arm_core.v:4008.29-4008.37" *)
  input [3:0] i_rs_sel;
  wire [3:0] i_rs_sel;
  (* src = "arm_core.v:4024.29-4024.52" *)
  input i_status_bits_firq_mask;
  wire i_status_bits_firq_mask;
  (* src = "arm_core.v:4022.29-4022.48" *)
  input [3:0] i_status_bits_flags;
  wire [3:0] i_status_bits_flags;
  (* src = "arm_core.v:4023.29-4023.51" *)
  input i_status_bits_irq_mask;
  wire i_status_bits_irq_mask;
  (* src = "arm_core.v:4020.29-4020.38" *)
  input [1:0] i_wb_mode;
  wire [1:0] i_wb_mode;
  (* src = "arm_core.v:4017.29-4017.43" *)
  input [31:0] i_wb_read_data;
  wire [31:0] i_wb_read_data;
  (* src = "arm_core.v:4019.29-4019.46" *)
  input [3:0] i_wb_read_data_rd;
  wire [3:0] i_wb_read_data_rd;
  (* src = "arm_core.v:4018.29-4018.49" *)
  input i_wb_read_data_valid;
  wire i_wb_read_data_valid;
  (* src = "arm_core.v:4099.13-4099.21" *)
  wire irq_exec;
  (* src = "arm_core.v:4104.13-4104.21" *)
  wire irq_idec;
  (* src = "arm_core.v:4030.29-4030.33" *)
  output [31:0] o_pc;
  wire [31:0] o_pc;
  (* src = "arm_core.v:4028.29-4028.33" *)
  output [31:0] o_rd;
  wire [31:0] o_rd;
  (* src = "arm_core.v:4026.29-4026.33" *)
  output [31:0] o_rm;
  wire [31:0] o_rm;
  (* src = "arm_core.v:4029.29-4029.33" *)
  output [31:0] o_rn;
  wire [31:0] o_rn;
  (* src = "arm_core.v:4027.29-4027.33" *)
  output [31:0] o_rs;
  wire [31:0] o_rs;
  (* src = "arm_core.v:4109.13-4109.24" *)
  wire pc_dmem_wen;
  (* src = "arm_core.v:4108.13-4108.21" *)
  wire pc_wen_c;
  (* src = "arm_core.v:4036.13-4036.15" *)
  reg [31:0] r0 = 32'd3735928559;
  (* src = "arm_core.v:4053.14-4053.20" *)
  wire [31:0] r0_out;
  (* src = "arm_core.v:4037.13-4037.15" *)
  reg [31:0] r1 = 32'd3735928559;
  (* src = "arm_core.v:4046.13-4046.16" *)
  reg [31:0] r10 = 32'd3735928559;
  (* src = "arm_core.v:4091.13-4091.21" *)
  reg [31:0] r10_firq = 32'd3735928559;
  (* src = "arm_core.v:4063.14-4063.21" *)
  wire [31:0] r10_out;
  (* src = "arm_core.v:4074.14-4074.21" *)
  wire [31:0] r10_rds;
  (* src = "arm_core.v:4047.13-4047.16" *)
  reg [31:0] r11 = 32'd3735928559;
  (* src = "arm_core.v:4092.13-4092.21" *)
  reg [31:0] r11_firq = 32'd3735928559;
  (* src = "arm_core.v:4064.14-4064.21" *)
  wire [31:0] r11_out;
  (* src = "arm_core.v:4075.14-4075.21" *)
  wire [31:0] r11_rds;
  (* src = "arm_core.v:4048.13-4048.16" *)
  reg [31:0] r12 = 32'd3735928559;
  (* src = "arm_core.v:4093.13-4093.21" *)
  reg [31:0] r12_firq = 32'd3735928559;
  (* src = "arm_core.v:4065.14-4065.21" *)
  wire [31:0] r12_out;
  (* src = "arm_core.v:4076.14-4076.21" *)
  wire [31:0] r12_rds;
  (* src = "arm_core.v:4049.13-4049.16" *)
  reg [31:0] r13 = 32'd3735928559;
  (* src = "arm_core.v:4094.13-4094.21" *)
  reg [31:0] r13_firq = 32'd3735928559;
  (* src = "arm_core.v:4085.13-4085.20" *)
  reg [31:0] r13_irq = 32'd3735928559;
  (* src = "arm_core.v:4066.14-4066.21" *)
  wire [31:0] r13_out;
  (* src = "arm_core.v:4077.14-4077.21" *)
  wire [31:0] r13_rds;
  (* src = "arm_core.v:4081.13-4081.20" *)
  reg [31:0] r13_svc = 32'd3735928559;
  (* src = "arm_core.v:4050.13-4050.16" *)
  reg [31:0] r14 = 32'd3735928559;
  (* src = "arm_core.v:4095.13-4095.21" *)
  reg [31:0] r14_firq = 32'd3735928559;
  (* src = "arm_core.v:4086.13-4086.20" *)
  reg [31:0] r14_irq = 32'd3735928559;
  (* src = "arm_core.v:4067.14-4067.21" *)
  wire [31:0] r14_out;
  (* src = "arm_core.v:4078.14-4078.21" *)
  wire [31:0] r14_rds;
  (* src = "arm_core.v:4082.13-4082.20" *)
  reg [31:0] r14_svc = 32'd3735928559;
  (* src = "arm_core.v:4051.13-4051.16" *)
  reg [23:0] r15 = 24'hc0ffee;
  (* src = "arm_core.v:4068.14-4068.24" *)
  wire [31:0] r15_out_rm;
  (* src = "arm_core.v:4069.14-4069.28" *)
  wire [31:0] r15_out_rm_nxt;
  (* src = "arm_core.v:4070.14-4070.24" *)
  wire [31:0] r15_out_rn;
  (* src = "arm_core.v:4054.14-4054.20" *)
  wire [31:0] r1_out;
  (* src = "arm_core.v:4038.13-4038.15" *)
  reg [31:0] r2 = 32'd3735928559;
  (* src = "arm_core.v:4055.14-4055.20" *)
  wire [31:0] r2_out;
  (* src = "arm_core.v:4039.13-4039.15" *)
  reg [31:0] r3 = 32'd3735928559;
  (* src = "arm_core.v:4056.14-4056.20" *)
  wire [31:0] r3_out;
  (* src = "arm_core.v:4040.13-4040.15" *)
  reg [31:0] r4 = 32'd3735928559;
  (* src = "arm_core.v:4057.14-4057.20" *)
  wire [31:0] r4_out;
  (* src = "arm_core.v:4041.13-4041.15" *)
  reg [31:0] r5 = 32'd3735928559;
  (* src = "arm_core.v:4058.14-4058.20" *)
  wire [31:0] r5_out;
  (* src = "arm_core.v:4042.13-4042.15" *)
  reg [31:0] r6 = 32'd3735928559;
  (* src = "arm_core.v:4059.14-4059.20" *)
  wire [31:0] r6_out;
  (* src = "arm_core.v:4043.13-4043.15" *)
  reg [31:0] r7 = 32'd3735928559;
  (* src = "arm_core.v:4060.14-4060.20" *)
  wire [31:0] r7_out;
  (* src = "arm_core.v:4044.13-4044.15" *)
  reg [31:0] r8 = 32'd3735928559;
  (* src = "arm_core.v:4089.13-4089.20" *)
  reg [31:0] r8_firq = 32'd3735928559;
  (* src = "arm_core.v:4061.14-4061.20" *)
  wire [31:0] r8_out;
  (* src = "arm_core.v:4072.14-4072.20" *)
  wire [31:0] r8_rds;
  (* src = "arm_core.v:4045.13-4045.15" *)
  reg [31:0] r9 = 32'd3735928559;
  (* src = "arm_core.v:4090.13-4090.20" *)
  reg [31:0] r9_firq = 32'd3735928559;
  (* src = "arm_core.v:4062.14-4062.20" *)
  wire [31:0] r9_out;
  (* src = "arm_core.v:4073.14-4073.20" *)
  wire [31:0] r9_rds;
  (* src = "arm_core.v:4106.13-4106.26" *)
  wire [14:0] read_data_wen;
  (* src = "arm_core.v:4107.13-4107.27" *)
  wire [14:0] reg_bank_wen_c;
  (* src = "arm_core.v:4098.13-4098.21" *)
  wire svc_exec;
  (* src = "arm_core.v:4103.13-4103.21" *)
  wire svc_idec;
  (* src = "arm_core.v:4097.13-4097.21" *)
  wire usr_exec;
  (* src = "arm_core.v:4102.13-4102.21" *)
  wire usr_idec;
  assign _060_ = i_wb_read_data_valid & (* src = "arm_core.v:4168.28-4168.63" *) _163_;
  assign _061_ = { _060_, _060_, _060_, _060_, _060_, _060_, _060_, _060_, _060_, _060_, _060_, _060_, _060_, _060_, _060_ } & (* src = "arm_core.v:4168.24-4169.12" *) decode;
  assign _062_ = { _164_, _164_, _164_, _164_, _164_, _164_, _164_, _164_, _164_, _164_, _164_, _164_, _164_, _164_, _164_ } & (* src = "arm_core.v:4173.25-4173.61" *) i_reg_bank_wen;
  assign _063_ = _165_ & (* src = "arm_core.v:4174.25-4174.49" *) i_pc_wen;
  assign _064_ = i_wb_read_data_valid & (* src = "arm_core.v:4175.25-4175.60" *) _166_;
  assign _065_ = _064_ & (* src = "arm_core.v:4175.25-4175.89" *) _073_;
  assign _066_ = ! (* src = "arm_core.v:4115.20-4115.38" *) i_mode_idec;
  assign _067_ = i_mode_idec == (* src = "arm_core.v:4116.20-4116.38" *) 2'h3;
  assign _068_ = i_mode_idec == (* src = "arm_core.v:4117.20-4117.38" *) 2'h2;
  assign _069_ = ! (* src = "arm_core.v:4123.20-4123.38" *) i_mode_exec;
  assign _070_ = i_mode_exec == (* src = "arm_core.v:4124.20-4124.38" *) 2'h3;
  assign _071_ = i_mode_exec == (* src = "arm_core.v:4125.20-4125.38" *) 2'h2;
  assign _072_ = i_mode_exec == (* src = "arm_core.v:4126.20-4126.39" *) 2'h1;
  assign _073_ = i_wb_read_data_rd == (* src = "arm_core.v:4175.63-4175.89" *) 4'hf;
  assign _074_ = i_wb_mode == (* src = "arm_core.v:4203.81-4203.98" *) 2'h1;
  assign _075_ = i_wb_mode == (* src = "arm_core.v:4204.81-4204.98" *) 2'h1;
  assign _076_ = i_wb_mode == (* src = "arm_core.v:4205.81-4205.98" *) 2'h1;
  assign _077_ = i_wb_mode == (* src = "arm_core.v:4206.81-4206.98" *) 2'h1;
  assign _078_ = i_wb_mode == (* src = "arm_core.v:4207.81-4207.98" *) 2'h1;
  assign _079_ = ! (* src = "arm_core.v:4210.81-4210.97" *) i_wb_mode;
  assign _080_ = ! (* src = "arm_core.v:4211.81-4211.97" *) i_wb_mode;
  assign _081_ = i_wb_mode == (* src = "arm_core.v:4214.81-4214.97" *) 2'h3;
  assign _082_ = i_wb_mode == (* src = "arm_core.v:4215.81-4215.97" *) 2'h3;
  assign _083_ = i_wb_mode == (* src = "arm_core.v:4218.81-4218.97" *) 2'h2;
  assign _084_ = i_wb_mode == (* src = "arm_core.v:4219.81-4219.97" *) 2'h2;
  assign _085_ = i_wb_mode == (* src = "arm_core.v:4222.81-4222.98" *) 2'h1;
  assign _086_ = i_wb_mode == (* src = "arm_core.v:4223.81-4223.98" *) 2'h1;
  assign _087_ = ! (* src = "arm_core.v:4301.15-4301.31" *) i_rm_sel;
  assign _088_ = i_rm_sel == (* src = "arm_core.v:4302.15-4302.31" *) 4'h1;
  assign _089_ = i_rm_sel == (* src = "arm_core.v:4303.15-4303.31" *) 4'h2;
  assign _090_ = i_rm_sel == (* src = "arm_core.v:4304.15-4304.31" *) 4'h3;
  assign _091_ = i_rm_sel == (* src = "arm_core.v:4305.15-4305.31" *) 4'h4;
  assign _092_ = i_rm_sel == (* src = "arm_core.v:4306.15-4306.31" *) 4'h5;
  assign _093_ = i_rm_sel == (* src = "arm_core.v:4307.15-4307.31" *) 4'h6;
  assign _094_ = i_rm_sel == (* src = "arm_core.v:4308.15-4308.31" *) 4'h7;
  assign _095_ = i_rm_sel == (* src = "arm_core.v:4309.15-4309.31" *) 4'h8;
  assign _096_ = i_rm_sel == (* src = "arm_core.v:4310.15-4310.31" *) 4'h9;
  assign _097_ = i_rm_sel == (* src = "arm_core.v:4311.15-4311.32" *) 4'ha;
  assign _098_ = i_rm_sel == (* src = "arm_core.v:4312.15-4312.32" *) 4'hb;
  assign _099_ = i_rm_sel == (* src = "arm_core.v:4313.15-4313.32" *) 4'hc;
  assign _100_ = i_rm_sel == (* src = "arm_core.v:4314.15-4314.32" *) 4'hd;
  assign _101_ = i_rm_sel == (* src = "arm_core.v:4315.15-4315.32" *) 4'he;
  assign _102_ = ! (* src = "arm_core.v:4372.15-4372.31" *) i_rn_sel;
  assign _103_ = i_rn_sel == (* src = "arm_core.v:4373.15-4373.31" *) 4'h1;
  assign _104_ = i_rn_sel == (* src = "arm_core.v:4374.15-4374.31" *) 4'h2;
  assign _105_ = i_rn_sel == (* src = "arm_core.v:4375.15-4375.31" *) 4'h3;
  assign _106_ = i_rn_sel == (* src = "arm_core.v:4376.15-4376.31" *) 4'h4;
  assign _107_ = i_rn_sel == (* src = "arm_core.v:4377.15-4377.31" *) 4'h5;
  assign _108_ = i_rn_sel == (* src = "arm_core.v:4378.15-4378.31" *) 4'h6;
  assign _109_ = i_rn_sel == (* src = "arm_core.v:4379.15-4379.31" *) 4'h7;
  assign _110_ = i_rn_sel == (* src = "arm_core.v:4380.15-4380.31" *) 4'h8;
  assign _111_ = i_rn_sel == (* src = "arm_core.v:4381.15-4381.31" *) 4'h9;
  assign _112_ = i_rn_sel == (* src = "arm_core.v:4382.15-4382.32" *) 4'ha;
  assign _113_ = i_rn_sel == (* src = "arm_core.v:4383.15-4383.32" *) 4'hb;
  assign _114_ = i_rn_sel == (* src = "arm_core.v:4384.15-4384.32" *) 4'hc;
  assign _115_ = i_rn_sel == (* src = "arm_core.v:4385.15-4385.32" *) 4'hd;
  assign _116_ = i_rn_sel == (* src = "arm_core.v:4386.15-4386.32" *) 4'he;
  assign _117_ = reg_bank_wen_c[8] && (* src = "arm_core.v:4196.17-4196.49" *) _153_;
  assign _118_ = read_data_wen[8] && (* src = "arm_core.v:4196.60-4196.98" *) _158_;
  assign _119_ = reg_bank_wen_c[9] && (* src = "arm_core.v:4197.17-4197.49" *) _154_;
  assign _120_ = read_data_wen[9] && (* src = "arm_core.v:4197.60-4197.98" *) _159_;
  assign _121_ = reg_bank_wen_c[10] && (* src = "arm_core.v:4198.17-4198.49" *) _155_;
  assign _122_ = read_data_wen[10] && (* src = "arm_core.v:4198.60-4198.98" *) _160_;
  assign _123_ = reg_bank_wen_c[11] && (* src = "arm_core.v:4199.17-4199.49" *) _156_;
  assign _124_ = read_data_wen[11] && (* src = "arm_core.v:4199.60-4199.98" *) _161_;
  assign _125_ = reg_bank_wen_c[12] && (* src = "arm_core.v:4200.17-4200.49" *) _157_;
  assign _126_ = read_data_wen[12] && (* src = "arm_core.v:4200.60-4200.98" *) _162_;
  assign _127_ = reg_bank_wen_c[8] && (* src = "arm_core.v:4203.17-4203.49" *) firq_idec;
  assign _128_ = read_data_wen[8] && (* src = "arm_core.v:4203.60-4203.98" *) _074_;
  assign _129_ = reg_bank_wen_c[9] && (* src = "arm_core.v:4204.17-4204.49" *) firq_idec;
  assign _130_ = read_data_wen[9] && (* src = "arm_core.v:4204.60-4204.98" *) _075_;
  assign _131_ = reg_bank_wen_c[10] && (* src = "arm_core.v:4205.17-4205.49" *) firq_idec;
  assign _132_ = read_data_wen[10] && (* src = "arm_core.v:4205.60-4205.98" *) _076_;
  assign _133_ = reg_bank_wen_c[11] && (* src = "arm_core.v:4206.17-4206.49" *) firq_idec;
  assign _134_ = read_data_wen[11] && (* src = "arm_core.v:4206.60-4206.98" *) _077_;
  assign _135_ = reg_bank_wen_c[12] && (* src = "arm_core.v:4207.17-4207.49" *) firq_idec;
  assign _136_ = read_data_wen[12] && (* src = "arm_core.v:4207.60-4207.98" *) _078_;
  assign _137_ = reg_bank_wen_c[13] && (* src = "arm_core.v:4210.17-4210.48" *) usr_idec;
  assign _138_ = read_data_wen[13] && (* src = "arm_core.v:4210.60-4210.97" *) _079_;
  assign _139_ = reg_bank_wen_c[14] && (* src = "arm_core.v:4211.17-4211.48" *) usr_idec;
  assign _140_ = read_data_wen[14] && (* src = "arm_core.v:4211.60-4211.97" *) _080_;
  assign _141_ = reg_bank_wen_c[13] && (* src = "arm_core.v:4214.17-4214.48" *) svc_idec;
  assign _142_ = read_data_wen[13] && (* src = "arm_core.v:4214.60-4214.97" *) _081_;
  assign _143_ = reg_bank_wen_c[14] && (* src = "arm_core.v:4215.17-4215.48" *) svc_idec;
  assign _144_ = read_data_wen[14] && (* src = "arm_core.v:4215.60-4215.97" *) _082_;
  assign _145_ = reg_bank_wen_c[13] && (* src = "arm_core.v:4218.17-4218.48" *) irq_idec;
  assign _146_ = read_data_wen[13] && (* src = "arm_core.v:4218.60-4218.97" *) _083_;
  assign _147_ = reg_bank_wen_c[14] && (* src = "arm_core.v:4219.18-4219.48" *) irq_idec;
  assign _148_ = read_data_wen[14] && (* src = "arm_core.v:4219.60-4219.97" *) _084_;
  assign _149_ = reg_bank_wen_c[13] && (* src = "arm_core.v:4222.17-4222.49" *) firq_idec;
  assign _150_ = read_data_wen[13] && (* src = "arm_core.v:4222.60-4222.98" *) _085_;
  assign _151_ = reg_bank_wen_c[14] && (* src = "arm_core.v:4223.17-4223.49" *) firq_idec;
  assign _152_ = read_data_wen[14] && (* src = "arm_core.v:4223.60-4223.98" *) _086_;
  assign _153_ = ! (* src = "arm_core.v:4196.39-4196.49" *) firq_idec;
  assign _154_ = ! (* src = "arm_core.v:4197.39-4197.49" *) firq_idec;
  assign _155_ = ! (* src = "arm_core.v:4198.39-4198.49" *) firq_idec;
  assign _156_ = ! (* src = "arm_core.v:4199.39-4199.49" *) firq_idec;
  assign _157_ = ! (* src = "arm_core.v:4200.39-4200.49" *) firq_idec;
  assign _158_ = i_wb_mode != (* src = "arm_core.v:4196.81-4196.98" *) 2'h1;
  assign _159_ = i_wb_mode != (* src = "arm_core.v:4197.81-4197.98" *) 2'h1;
  assign _160_ = i_wb_mode != (* src = "arm_core.v:4198.81-4198.98" *) 2'h1;
  assign _161_ = i_wb_mode != (* src = "arm_core.v:4199.81-4199.98" *) 2'h1;
  assign _162_ = i_wb_mode != (* src = "arm_core.v:4200.81-4200.98" *) 2'h1;
  assign _163_ = ~ (* src = "arm_core.v:4168.51-4168.63" *) i_mem_stall;
  assign _164_ = ~ (* src = "arm_core.v:4173.29-4173.42" *) i_core_stall;
  assign _165_ = ~ (* src = "arm_core.v:4174.25-4174.38" *) i_core_stall;
  assign _166_ = ~ (* src = "arm_core.v:4175.48-4175.60" *) i_mem_stall;
  (* src = "arm_core.v:4183.1-4228.8" *)
  always @(posedge i_clk)
    r0 <= _216_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  always @(posedge i_clk)
    r1 <= _218_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  always @(posedge i_clk)
    r2 <= _220_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  always @(posedge i_clk)
    r3 <= _222_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  always @(posedge i_clk)
    r4 <= _224_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  always @(posedge i_clk)
    r5 <= _226_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  always @(posedge i_clk)
    r6 <= _228_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  always @(posedge i_clk)
    r7 <= _230_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  always @(posedge i_clk)
    r8 <= _232_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  always @(posedge i_clk)
    r9 <= _234_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  always @(posedge i_clk)
    r10 <= _236_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  always @(posedge i_clk)
    r11 <= _238_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  always @(posedge i_clk)
    r12 <= _240_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  always @(posedge i_clk)
    r13 <= _252_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  always @(posedge i_clk)
    r14 <= _254_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  always @(posedge i_clk)
    r15 <= _268_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  always @(posedge i_clk)
    r13_svc <= _256_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  always @(posedge i_clk)
    r14_svc <= _258_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  always @(posedge i_clk)
    r13_irq <= _260_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  always @(posedge i_clk)
    r14_irq <= _262_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  always @(posedge i_clk)
    r8_firq <= _242_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  always @(posedge i_clk)
    r9_firq <= _244_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  always @(posedge i_clk)
    r10_firq <= _246_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  always @(posedge i_clk)
    r11_firq <= _248_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  always @(posedge i_clk)
    r12_firq <= _250_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  always @(posedge i_clk)
    r13_firq <= _264_;
  (* src = "arm_core.v:4183.1-4228.8" *)
  always @(posedge i_clk)
    r14_firq <= _266_;
  function [31:0] _455_;
    input [31:0] a;
    input [479:0] b;
    input [14:0] s;
    (* full_case = 32'd1 *)
    (* src = "arm_core.v:0.0-0.0|arm_core.v:4349.5-4366.12" *)
    (* parallel_case *)
    casez (s)
      15'b??????????????1:
        _455_ = b[31:0];
      15'b?????????????1?:
        _455_ = b[63:32];
      15'b????????????1??:
        _455_ = b[95:64];
      15'b???????????1???:
        _455_ = b[127:96];
      15'b??????????1????:
        _455_ = b[159:128];
      15'b?????????1?????:
        _455_ = b[191:160];
      15'b????????1??????:
        _455_ = b[223:192];
      15'b???????1???????:
        _455_ = b[255:224];
      15'b??????1????????:
        _455_ = b[287:256];
      15'b?????1?????????:
        _455_ = b[319:288];
      15'b????1??????????:
        _455_ = b[351:320];
      15'b???1???????????:
        _455_ = b[383:352];
      15'b??1????????????:
        _455_ = b[415:384];
      15'b?1?????????????:
        _455_ = b[447:416];
      15'b1??????????????:
        _455_ = b[479:448];
      default:
        _455_ = a;
    endcase
  endfunction
  assign _167_ = _455_({ i_status_bits_flags, i_status_bits_irq_mask, i_status_bits_firq_mask, i_pc, i_mode_exec }, { r0, r1, r2, r3, r4, r5, r6, r7, _280_, _281_, _282_, _283_, _284_, _285_, _288_ }, { _182_, _181_, _180_, _179_, _178_, _177_, _176_, _175_, _174_, _173_, _172_, _171_, _170_, _169_, _168_ });
  assign _168_ = i_rs_sel == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4349.5-4366.12" *) 4'he;
  assign _169_ = i_rs_sel == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4349.5-4366.12" *) 4'hd;
  assign _170_ = i_rs_sel == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4349.5-4366.12" *) 4'hc;
  assign _171_ = i_rs_sel == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4349.5-4366.12" *) 4'hb;
  assign _172_ = i_rs_sel == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4349.5-4366.12" *) 4'ha;
  assign _173_ = i_rs_sel == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4349.5-4366.12" *) 4'h9;
  assign _174_ = i_rs_sel == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4349.5-4366.12" *) 4'h8;
  assign _175_ = i_rs_sel == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4349.5-4366.12" *) 4'h7;
  assign _176_ = i_rs_sel == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4349.5-4366.12" *) 4'h6;
  assign _177_ = i_rs_sel == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4349.5-4366.12" *) 4'h5;
  assign _178_ = i_rs_sel == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4349.5-4366.12" *) 4'h4;
  assign _179_ = i_rs_sel == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4349.5-4366.12" *) 4'h3;
  assign _180_ = i_rs_sel == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4349.5-4366.12" *) 4'h2;
  assign _181_ = i_rs_sel == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4349.5-4366.12" *) 4'h1;
  assign _182_ = ! (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4349.5-4366.12" *) i_rs_sel;
  function [31:0] _471_;
    input [31:0] a;
    input [479:0] b;
    input [14:0] s;
    (* full_case = 32'd1 *)
    (* src = "arm_core.v:0.0-0.0|arm_core.v:4323.5-4340.12" *)
    (* parallel_case *)
    casez (s)
      15'b??????????????1:
        _471_ = b[31:0];
      15'b?????????????1?:
        _471_ = b[63:32];
      15'b????????????1??:
        _471_ = b[95:64];
      15'b???????????1???:
        _471_ = b[127:96];
      15'b??????????1????:
        _471_ = b[159:128];
      15'b?????????1?????:
        _471_ = b[191:160];
      15'b????????1??????:
        _471_ = b[223:192];
      15'b???????1???????:
        _471_ = b[255:224];
      15'b??????1????????:
        _471_ = b[287:256];
      15'b?????1?????????:
        _471_ = b[319:288];
      15'b????1??????????:
        _471_ = b[351:320];
      15'b???1???????????:
        _471_ = b[383:352];
      15'b??1????????????:
        _471_ = b[415:384];
      15'b?1?????????????:
        _471_ = b[447:416];
      15'b1??????????????:
        _471_ = b[479:448];
      default:
        _471_ = a;
    endcase
  endfunction
  assign _183_ = _471_({ 6'h00, r15, 2'h0 }, { r0, r1, r2, r3, r4, r5, r6, r7, _280_, _281_, _282_, _283_, _284_, _285_, _288_ }, { _198_, _197_, _196_, _195_, _194_, _193_, _192_, _191_, _190_, _189_, _188_, _187_, _186_, _185_, _184_ });
  assign _184_ = i_rs_sel == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4323.5-4340.12" *) 4'he;
  assign _185_ = i_rs_sel == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4323.5-4340.12" *) 4'hd;
  assign _186_ = i_rs_sel == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4323.5-4340.12" *) 4'hc;
  assign _187_ = i_rs_sel == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4323.5-4340.12" *) 4'hb;
  assign _188_ = i_rs_sel == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4323.5-4340.12" *) 4'ha;
  assign _189_ = i_rs_sel == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4323.5-4340.12" *) 4'h9;
  assign _190_ = i_rs_sel == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4323.5-4340.12" *) 4'h8;
  assign _191_ = i_rs_sel == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4323.5-4340.12" *) 4'h7;
  assign _192_ = i_rs_sel == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4323.5-4340.12" *) 4'h6;
  assign _193_ = i_rs_sel == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4323.5-4340.12" *) 4'h5;
  assign _194_ = i_rs_sel == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4323.5-4340.12" *) 4'h4;
  assign _195_ = i_rs_sel == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4323.5-4340.12" *) 4'h3;
  assign _196_ = i_rs_sel == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4323.5-4340.12" *) 4'h2;
  assign _197_ = i_rs_sel == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4323.5-4340.12" *) 4'h1;
  assign _198_ = ! (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4323.5-4340.12" *) i_rs_sel;
  function [14:0] _487_;
    input [14:0] a;
    input [224:0] b;
    input [14:0] s;
    (* full_case = 32'd1 *)
    (* src = "arm_core.v:0.0-0.0|arm_core.v:4129.1-4146.8" *)
    (* parallel_case *)
    casez (s)
      15'b??????????????1:
        _487_ = b[14:0];
      15'b?????????????1?:
        _487_ = b[29:15];
      15'b????????????1??:
        _487_ = b[44:30];
      15'b???????????1???:
        _487_ = b[59:45];
      15'b??????????1????:
        _487_ = b[74:60];
      15'b?????????1?????:
        _487_ = b[89:75];
      15'b????????1??????:
        _487_ = b[104:90];
      15'b???????1???????:
        _487_ = b[119:105];
      15'b??????1????????:
        _487_ = b[134:120];
      15'b?????1?????????:
        _487_ = b[149:135];
      15'b????1??????????:
        _487_ = b[164:150];
      15'b???1???????????:
        _487_ = b[179:165];
      15'b??1????????????:
        _487_ = b[194:180];
      15'b?1?????????????:
        _487_ = b[209:195];
      15'b1??????????????:
        _487_ = b[224:210];
      default:
        _487_ = a;
    endcase
  endfunction
  assign _199_ = _487_(15'h0000, 225'h000040010004001000400100040010004001000400100040010004000, { _214_, _213_, _212_, _211_, _210_, _209_, _208_, _207_, _206_, _205_, _204_, _203_, _202_, _201_, _200_ });
  assign _200_ = i_wb_read_data_rd == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4129.1-4146.8" *) 4'he;
  assign _201_ = i_wb_read_data_rd == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4129.1-4146.8" *) 4'hd;
  assign _202_ = i_wb_read_data_rd == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4129.1-4146.8" *) 4'hc;
  assign _203_ = i_wb_read_data_rd == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4129.1-4146.8" *) 4'hb;
  assign _204_ = i_wb_read_data_rd == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4129.1-4146.8" *) 4'ha;
  assign _205_ = i_wb_read_data_rd == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4129.1-4146.8" *) 4'h9;
  assign _206_ = i_wb_read_data_rd == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4129.1-4146.8" *) 4'h8;
  assign _207_ = i_wb_read_data_rd == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4129.1-4146.8" *) 4'h7;
  assign _208_ = i_wb_read_data_rd == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4129.1-4146.8" *) 4'h6;
  assign _209_ = i_wb_read_data_rd == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4129.1-4146.8" *) 4'h5;
  assign _210_ = i_wb_read_data_rd == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4129.1-4146.8" *) 4'h4;
  assign _211_ = i_wb_read_data_rd == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4129.1-4146.8" *) 4'h3;
  assign _212_ = i_wb_read_data_rd == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4129.1-4146.8" *) 4'h2;
  assign _213_ = i_wb_read_data_rd == (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4129.1-4146.8" *) 4'h1;
  assign _214_ = ! (* full_case = 32'd1 *) (* src = "arm_core.v:0.0-0.0|arm_core.v:4129.1-4146.8" *) i_wb_read_data_rd;
  assign _215_ = read_data_wen[0] ? (* src = "arm_core.v:4186.60-4186.126" *) i_wb_read_data : r0;
  assign _216_ = reg_bank_wen_c[0] ? (* src = "arm_core.v:4186.17-4186.126" *) i_reg : _215_;
  assign _217_ = read_data_wen[1] ? (* src = "arm_core.v:4187.60-4187.126" *) i_wb_read_data : r1;
  assign _218_ = reg_bank_wen_c[1] ? (* src = "arm_core.v:4187.17-4187.126" *) i_reg : _217_;
  assign _219_ = read_data_wen[2] ? (* src = "arm_core.v:4188.60-4188.126" *) i_wb_read_data : r2;
  assign _220_ = reg_bank_wen_c[2] ? (* src = "arm_core.v:4188.17-4188.126" *) i_reg : _219_;
  assign _221_ = read_data_wen[3] ? (* src = "arm_core.v:4189.60-4189.126" *) i_wb_read_data : r3;
  assign _222_ = reg_bank_wen_c[3] ? (* src = "arm_core.v:4189.17-4189.126" *) i_reg : _221_;
  assign _223_ = read_data_wen[4] ? (* src = "arm_core.v:4190.60-4190.126" *) i_wb_read_data : r4;
  assign _224_ = reg_bank_wen_c[4] ? (* src = "arm_core.v:4190.17-4190.126" *) i_reg : _223_;
  assign _225_ = read_data_wen[5] ? (* src = "arm_core.v:4191.60-4191.126" *) i_wb_read_data : r5;
  assign _226_ = reg_bank_wen_c[5] ? (* src = "arm_core.v:4191.17-4191.126" *) i_reg : _225_;
  assign _227_ = read_data_wen[6] ? (* src = "arm_core.v:4192.60-4192.126" *) i_wb_read_data : r6;
  assign _228_ = reg_bank_wen_c[6] ? (* src = "arm_core.v:4192.17-4192.126" *) i_reg : _227_;
  assign _229_ = read_data_wen[7] ? (* src = "arm_core.v:4193.60-4193.126" *) i_wb_read_data : r7;
  assign _230_ = reg_bank_wen_c[7] ? (* src = "arm_core.v:4193.17-4193.126" *) i_reg : _229_;
  assign _231_ = _118_ ? (* src = "arm_core.v:4196.60-4196.126" *) i_wb_read_data : r8;
  assign _232_ = _117_ ? (* src = "arm_core.v:4196.17-4196.126" *) i_reg : _231_;
  assign _233_ = _120_ ? (* src = "arm_core.v:4197.60-4197.126" *) i_wb_read_data : r9;
  assign _234_ = _119_ ? (* src = "arm_core.v:4197.17-4197.126" *) i_reg : _233_;
  assign _235_ = _122_ ? (* src = "arm_core.v:4198.60-4198.127" *) i_wb_read_data : r10;
  assign _236_ = _121_ ? (* src = "arm_core.v:4198.17-4198.127" *) i_reg : _235_;
  assign _237_ = _124_ ? (* src = "arm_core.v:4199.60-4199.127" *) i_wb_read_data : r11;
  assign _238_ = _123_ ? (* src = "arm_core.v:4199.17-4199.127" *) i_reg : _237_;
  assign _239_ = _126_ ? (* src = "arm_core.v:4200.60-4200.127" *) i_wb_read_data : r12;
  assign _240_ = _125_ ? (* src = "arm_core.v:4200.17-4200.127" *) i_reg : _239_;
  assign _241_ = _128_ ? (* src = "arm_core.v:4203.60-4203.131" *) i_wb_read_data : r8_firq;
  assign _242_ = _127_ ? (* src = "arm_core.v:4203.17-4203.131" *) i_reg : _241_;
  assign _243_ = _130_ ? (* src = "arm_core.v:4204.60-4204.131" *) i_wb_read_data : r9_firq;
  assign _244_ = _129_ ? (* src = "arm_core.v:4204.17-4204.131" *) i_reg : _243_;
  assign _245_ = _132_ ? (* src = "arm_core.v:4205.60-4205.132" *) i_wb_read_data : r10_firq;
  assign _246_ = _131_ ? (* src = "arm_core.v:4205.17-4205.132" *) i_reg : _245_;
  assign _247_ = _134_ ? (* src = "arm_core.v:4206.60-4206.132" *) i_wb_read_data : r11_firq;
  assign _248_ = _133_ ? (* src = "arm_core.v:4206.17-4206.132" *) i_reg : _247_;
  assign _249_ = _136_ ? (* src = "arm_core.v:4207.60-4207.132" *) i_wb_read_data : r12_firq;
  assign _250_ = _135_ ? (* src = "arm_core.v:4207.17-4207.132" *) i_reg : _249_;
  assign _251_ = _138_ ? (* src = "arm_core.v:4210.60-4210.127" *) i_wb_read_data : r13;
  assign _252_ = _137_ ? (* src = "arm_core.v:4210.17-4210.127" *) i_reg : _251_;
  assign _253_ = _140_ ? (* src = "arm_core.v:4211.60-4211.127" *) i_wb_read_data : r14;
  assign _254_ = _139_ ? (* src = "arm_core.v:4211.17-4211.127" *) i_reg : _253_;
  assign _255_ = _142_ ? (* src = "arm_core.v:4214.60-4214.131" *) i_wb_read_data : r13_svc;
  assign _256_ = _141_ ? (* src = "arm_core.v:4214.17-4214.131" *) i_reg : _255_;
  assign _257_ = _144_ ? (* src = "arm_core.v:4215.60-4215.131" *) i_wb_read_data : r14_svc;
  assign _258_ = _143_ ? (* src = "arm_core.v:4215.17-4215.131" *) i_reg : _257_;
  assign _259_ = _146_ ? (* src = "arm_core.v:4218.60-4218.131" *) i_wb_read_data : r13_irq;
  assign _260_ = _145_ ? (* src = "arm_core.v:4218.17-4218.131" *) i_reg : _259_;
  assign _261_ = _148_ ? (* src = "arm_core.v:4219.60-4219.131" *) i_wb_read_data : r14_irq;
  assign _262_ = _147_ ? (* src = "arm_core.v:4219.17-4219.131" *) i_reg : _261_;
  assign _263_ = _150_ ? (* src = "arm_core.v:4222.60-4222.132" *) i_wb_read_data : r13_firq;
  assign _264_ = _149_ ? (* src = "arm_core.v:4222.17-4222.132" *) i_reg : _263_;
  assign _265_ = _152_ ? (* src = "arm_core.v:4223.60-4223.132" *) i_wb_read_data : r14_firq;
  assign _266_ = _151_ ? (* src = "arm_core.v:4223.17-4223.132" *) i_reg : _265_;
  assign _267_ = pc_dmem_wen ? (* src = "arm_core.v:4226.60-4226.127" *) i_wb_read_data[25:2] : r15;
  assign _268_ = pc_wen_c ? (* src = "arm_core.v:4226.17-4226.127" *) i_pc : _267_;
  assign _269_ = firq_exec ? (* src = "arm_core.v:4243.18-4243.43" *) r8_firq : r8;
  assign _270_ = firq_exec ? (* src = "arm_core.v:4244.18-4244.43" *) r9_firq : r9;
  assign _271_ = firq_exec ? (* src = "arm_core.v:4245.18-4245.44" *) r10_firq : r10;
  assign _272_ = firq_exec ? (* src = "arm_core.v:4246.18-4246.44" *) r11_firq : r11;
  assign _273_ = firq_exec ? (* src = "arm_core.v:4247.18-4247.44" *) r12_firq : r12;
  assign _274_ = usr_exec ? (* src = "arm_core.v:4249.18-4252.35" *) r13 : _275_;
  assign _275_ = svc_exec ? (* src = "arm_core.v:4250.18-4252.35" *) r13_svc : _276_;
  assign _276_ = irq_exec ? (* src = "arm_core.v:4251.18-4252.35" *) r13_irq : r13_firq;
  assign _277_ = usr_exec ? (* src = "arm_core.v:4254.18-4257.35" *) r14 : _278_;
  assign _278_ = svc_exec ? (* src = "arm_core.v:4255.18-4257.35" *) r14_svc : _279_;
  assign _279_ = irq_exec ? (* src = "arm_core.v:4256.18-4257.35" *) r14_irq : r14_firq;
  assign _280_ = i_mode_rds_exec[2] ? (* src = "arm_core.v:4276.18-4276.58" *) r8_firq : r8;
  assign _281_ = i_mode_rds_exec[2] ? (* src = "arm_core.v:4277.18-4277.58" *) r9_firq : r9;
  assign _282_ = i_mode_rds_exec[2] ? (* src = "arm_core.v:4278.18-4278.59" *) r10_firq : r10;
  assign _283_ = i_mode_rds_exec[2] ? (* src = "arm_core.v:4279.18-4279.59" *) r11_firq : r11;
  assign _284_ = i_mode_rds_exec[2] ? (* src = "arm_core.v:4280.18-4280.59" *) r12_firq : r12;
  assign _285_ = i_mode_rds_exec[0] ? (* src = "arm_core.v:4282.18-4285.53" *) r13 : _286_;
  assign _286_ = i_mode_rds_exec[3] ? (* src = "arm_core.v:4283.18-4285.53" *) r13_svc : _287_;
  assign _287_ = i_mode_rds_exec[1] ? (* src = "arm_core.v:4284.18-4285.53" *) r13_irq : r13_firq;
  assign _288_ = i_mode_rds_exec[0] ? (* src = "arm_core.v:4287.18-4290.53" *) r14 : _289_;
  assign _289_ = i_mode_rds_exec[3] ? (* src = "arm_core.v:4288.18-4290.53" *) r14_svc : _290_;
  assign _290_ = i_mode_rds_exec[1] ? (* src = "arm_core.v:4289.18-4290.53" *) r14_irq : r14_firq;
  assign _291_ = _087_ ? (* src = "arm_core.v:4301.15-4316.31" *) r0_out : _292_;
  assign _292_ = _088_ ? (* src = "arm_core.v:4302.15-4316.31" *) r1_out : _293_;
  assign _293_ = _089_ ? (* src = "arm_core.v:4303.15-4316.31" *) r2_out : _294_;
  assign _294_ = _090_ ? (* src = "arm_core.v:4304.15-4316.31" *) r3_out : _295_;
  assign _295_ = _091_ ? (* src = "arm_core.v:4305.15-4316.31" *) r4_out : _296_;
  assign _296_ = _092_ ? (* src = "arm_core.v:4306.15-4316.31" *) r5_out : _297_;
  assign _297_ = _093_ ? (* src = "arm_core.v:4307.15-4316.31" *) r6_out : _298_;
  assign _298_ = _094_ ? (* src = "arm_core.v:4308.15-4316.31" *) r7_out : _299_;
  assign _299_ = _095_ ? (* src = "arm_core.v:4309.15-4316.31" *) r8_out : _300_;
  assign _300_ = _096_ ? (* src = "arm_core.v:4310.15-4316.31" *) r9_out : _301_;
  assign _301_ = _097_ ? (* src = "arm_core.v:4311.15-4316.31" *) r10_out : _302_;
  assign _302_ = _098_ ? (* src = "arm_core.v:4312.15-4316.31" *) r11_out : _303_;
  assign _303_ = _099_ ? (* src = "arm_core.v:4313.15-4316.31" *) r12_out : _304_;
  assign _304_ = _100_ ? (* src = "arm_core.v:4314.15-4316.31" *) r13_out : _305_;
  assign _305_ = _101_ ? (* src = "arm_core.v:4315.15-4316.31" *) r14_out : r15_out_rm;
  assign _306_ = _102_ ? (* src = "arm_core.v:4372.15-4387.30" *) r0_out : _307_;
  assign _307_ = _103_ ? (* src = "arm_core.v:4373.15-4387.30" *) r1_out : _308_;
  assign _308_ = _104_ ? (* src = "arm_core.v:4374.15-4387.30" *) r2_out : _309_;
  assign _309_ = _105_ ? (* src = "arm_core.v:4375.15-4387.30" *) r3_out : _310_;
  assign _310_ = _106_ ? (* src = "arm_core.v:4376.15-4387.30" *) r4_out : _311_;
  assign _311_ = _107_ ? (* src = "arm_core.v:4377.15-4387.30" *) r5_out : _312_;
  assign _312_ = _108_ ? (* src = "arm_core.v:4378.15-4387.30" *) r6_out : _313_;
  assign _313_ = _109_ ? (* src = "arm_core.v:4379.15-4387.30" *) r7_out : _314_;
  assign _314_ = _110_ ? (* src = "arm_core.v:4380.15-4387.30" *) r8_out : _315_;
  assign _315_ = _111_ ? (* src = "arm_core.v:4381.15-4387.30" *) r9_out : _316_;
  assign _316_ = _112_ ? (* src = "arm_core.v:4382.15-4387.30" *) r10_out : _317_;
  assign _317_ = _113_ ? (* src = "arm_core.v:4383.15-4387.30" *) r11_out : _318_;
  assign _318_ = _114_ ? (* src = "arm_core.v:4384.15-4387.30" *) r12_out : _319_;
  assign _319_ = _115_ ? (* src = "arm_core.v:4385.15-4387.30" *) r13_out : _320_;
  assign _320_ = _116_ ? (* src = "arm_core.v:4386.15-4387.30" *) r14_out : r15_out_rn;
  assign usr_idec = _066_;
  assign svc_idec = _067_;
  assign irq_idec = _068_;
  assign firq_idec = i_firq_not_user_mode;
  assign usr_exec = _069_;
  assign svc_exec = _070_;
  assign irq_exec = _071_;
  assign firq_exec = _072_;
  assign read_data_wen = _061_;
  assign reg_bank_wen_c = _062_;
  assign pc_wen_c = _063_;
  assign pc_dmem_wen = _065_;
  assign r0_out = r0;
  assign r1_out = r1;
  assign r2_out = r2;
  assign r3_out = r3;
  assign r4_out = r4;
  assign r5_out = r5;
  assign r6_out = r6;
  assign r7_out = r7;
  assign r8_out = _269_;
  assign r9_out = _270_;
  assign r10_out = _271_;
  assign r11_out = _272_;
  assign r12_out = _273_;
  assign r13_out = _274_;
  assign r14_out = _277_;
  assign r15_out_rm = { i_status_bits_flags, i_status_bits_irq_mask, i_status_bits_firq_mask, r15, i_mode_exec };
  assign r15_out_rm_nxt = { i_status_bits_flags, i_status_bits_irq_mask, i_status_bits_firq_mask, i_pc, i_mode_exec };
  assign r15_out_rn = { 6'h00, r15, 2'h0 };
  assign r8_rds = _280_;
  assign r9_rds = _281_;
  assign r10_rds = _282_;
  assign r11_rds = _283_;
  assign r12_rds = _284_;
  assign r13_rds = _285_;
  assign r14_rds = _288_;
  assign o_pc = r15_out_rn;
  assign o_rm = _291_;
  assign o_rn = _306_;
  assign _045_ = 32'd3735928559;
  assign _041_ = 32'd3735928559;
  assign _039_ = 32'd3735928559;
  assign _037_ = 32'd3735928559;
  assign _035_ = 32'd3735928559;
  assign _059_ = 32'd3735928559;
  assign _057_ = 32'd3735928559;
  assign _046_ = 32'd3735928559;
  assign _042_ = 32'd3735928559;
  assign _047_ = 32'd3735928559;
  assign _043_ = 32'd3735928559;
  assign _048_ = 24'hc0ffee;
  assign _044_ = 32'd3735928559;
  assign _040_ = 32'd3735928559;
  assign _038_ = 32'd3735928559;
  assign _036_ = 32'd3735928559;
  assign _034_ = 32'd3735928559;
  assign _058_ = 32'd3735928559;
  assign _056_ = 32'd3735928559;
  assign _055_ = 32'd3735928559;
  assign _054_ = 32'd3735928559;
  assign _053_ = 32'd3735928559;
  assign _052_ = 32'd3735928559;
  assign _051_ = 32'd3735928559;
  assign _050_ = 32'd3735928559;
  assign _049_ = 32'd3735928559;
  assign _033_ = 32'd3735928559;
  assign _001_ = _031_;
  assign _002_ = _032_;
  assign _018_ = _268_;
  assign _015_ = _266_;
  assign _011_ = _264_;
  assign _016_ = _262_;
  assign _012_ = _260_;
  assign _017_ = _258_;
  assign _013_ = _256_;
  assign _014_ = _254_;
  assign _010_ = _252_;
  assign _009_ = _250_;
  assign _007_ = _248_;
  assign _005_ = _246_;
  assign _029_ = _244_;
  assign _027_ = _242_;
  assign _008_ = _240_;
  assign _006_ = _238_;
  assign _004_ = _236_;
  assign _028_ = _234_;
  assign _026_ = _232_;
  assign _025_ = _230_;
  assign _024_ = _228_;
  assign _023_ = _226_;
  assign _022_ = _224_;
  assign _021_ = _222_;
  assign _020_ = _220_;
  assign _019_ = _218_;
  assign _003_ = _216_;
  assign _000_ = _030_;
  assign _031_ = _167_;
  assign _032_ = _183_;
  assign _030_ = _199_;
  assign o_rd = _167_;
  assign o_rs = _183_;
  assign decode = _199_;
endmodule
