Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\ray94\Desktop\lab2_final\rsa_qsys.qsys --block-symbol-file --output-directory=C:\Users\ray94\Desktop\lab2_final\rsa_qsys --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading lab2_final/rsa_qsys.qsys
Progress: Reading input file
Progress: Adding Rsa_Wrapper_0 [Rsa_Wrapper 1.0]
Progress: Parameterizing module Rsa_Wrapper_0
Progress: Adding altpll_0 [altpll 15.0]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding uart_0 [altera_avalon_uart 15.0]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: rsa_qsys.Rsa_Wrapper_0.clock_sink: Signal clk appears 2 times (only once is allowed)
Error: rsa_qsys.Rsa_Wrapper_0.reset_sink: Signal reset appears 2 times (only once is allowed)
Warning: rsa_qsys.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: rsa_qsys.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: rsa_qsys.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: rsa_qsys.uart_0: Interrupt sender uart_0.irq is not connected to an interrupt receiver
Warning: rsa_qsys.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\ray94\Desktop\lab2_final\rsa_qsys.qsys --synthesis=VERILOG --output-directory=C:\Users\ray94\Desktop\lab2_final\rsa_qsys\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading lab2_final/rsa_qsys.qsys
Progress: Reading input file
Progress: Adding Rsa_Wrapper_0 [Rsa_Wrapper 1.0]
Progress: Parameterizing module Rsa_Wrapper_0
Progress: Adding altpll_0 [altpll 15.0]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding uart_0 [altera_avalon_uart 15.0]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: rsa_qsys.Rsa_Wrapper_0.clock_sink: Signal clk appears 2 times (only once is allowed)
Error: rsa_qsys.Rsa_Wrapper_0.reset_sink: Signal reset appears 2 times (only once is allowed)
Warning: rsa_qsys.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: rsa_qsys.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: rsa_qsys.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: rsa_qsys.uart_0: Interrupt sender uart_0.irq is not connected to an interrupt receiver
Warning: rsa_qsys.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: rsa_qsys: Generating rsa_qsys "rsa_qsys" for QUARTUS_SYNTH
Info: Interconnect is inserted between master Rsa_Wrapper_0.avalon_master_0 and slave uart_0.s1 because the master has address signal 5 bit wide, but the slave is 3 bit wide.
Info: Interconnect is inserted between master Rsa_Wrapper_0.avalon_master_0 and slave uart_0.s1 because the master has readdata signal 32 bit wide, but the slave is 16 bit wide.
Info: Interconnect is inserted between master Rsa_Wrapper_0.avalon_master_0 and slave uart_0.s1 because the master has writedata signal 32 bit wide, but the slave is 16 bit wide.
Info: Interconnect is inserted between master Rsa_Wrapper_0.avalon_master_0 and slave uart_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Error: rsa_qsys: More than one port in Rsa_Wrapper_0:clock_sink has role clk
Info: rsa_qsys: Done "rsa_qsys" with 1 modules, 0 files
Error: ip-generate failed with exit code 1: 2 Errors, 6 Warnings
Info: Finished: Create HDL design files for synthesis
