#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_000001aace4d93b0 .scope module, "tb_r2r" "tb_r2r" 2 3;
 .timescale -9 -12;
v000001aace596d50_0 .var/s "D", 31 0;
v000001aace595630_0 .net "OX1", 9 0, L_000001aace5f26b0;  1 drivers
v000001aace595130_0 .net "OY1", 8 0, L_000001aace5f2cf0;  1 drivers
v000001aace5956d0_0 .var "RGB", 2 0;
v000001aace595770_0 .net "Rfinish", 0 0, v000001aace5900a0_0;  1 drivers
v000001aace595bd0_0 .var "Rreset", 0 0;
v000001aace595c70_0 .var "Rstart", 0 0;
v000001aace5987c0_0 .var "_buff_add", 18 0;
v000001aace5976e0_0 .var "clk", 0 0;
v000001aace597280_0 .net "monitor_h_sync", 0 0, L_000001aace4240b0;  1 drivers
v000001aace597500_0 .var "monitor_rest", 0 0;
v000001aace598040_0 .net "monitor_v_sync", 0 0, L_000001aace423940;  1 drivers
v000001aace598360_0 .net "monitor_video_on", 0 0, L_000001aace4236a0;  1 drivers
v000001aace598ea0_0 .net "p_x", 9 0, L_000001aace424200;  1 drivers
v000001aace598860_0 .net "p_y", 9 0, L_000001aace4cceb0;  1 drivers
v000001aace597780_0 .var "ram_read_addr", 7 0;
v000001aace5980e0_0 .var "ram_read_addr_next", 7 0;
v000001aace598f40_0 .net "ram_read_data1", 31 0, L_000001aace4cc430;  1 drivers
v000001aace598cc0_0 .net "ram_read_data2", 31 0, L_000001aace4cc6d0;  1 drivers
v000001aace597460_0 .net "ram_read_data3", 31 0, L_000001aace4cccf0;  1 drivers
v000001aace598720_0 .net "ram_read_data4", 31 0, L_000001aace4cc5f0;  1 drivers
v000001aace597b40_0 .net "ram_read_data5", 31 0, L_000001aace4ccd60;  1 drivers
v000001aace597820_0 .net "ram_read_data6", 31 0, L_000001aace4cc900;  1 drivers
v000001aace597fa0_0 .net "ram_read_data7", 31 0, L_000001aace4cc7b0;  1 drivers
v000001aace598400_0 .net "ram_read_data8", 31 0, L_000001aace4cc890;  1 drivers
v000001aace598c20_0 .net "ram_read_data9", 31 0, L_000001aace4ccf90;  1 drivers
v000001aace598180_0 .net "stat", 0 0, L_000001aace5f1210;  1 drivers
v000001aace5985e0_0 .net "tfinish", 0 0, L_000001aace4cd0e0;  1 drivers
v000001aace597320_0 .var "tiny_state", 1 0;
v000001aace5970a0_0 .var "treset", 0 0;
v000001aace598d60_0 .var/s "tx1", 31 0;
v000001aace598a40_0 .var/s "tx2", 31 0;
v000001aace598680_0 .var/s "tx3", 31 0;
v000001aace598900_0 .var/s "ty1", 31 0;
v000001aace597a00_0 .var/s "ty2", 31 0;
v000001aace5978c0_0 .var/s "ty3", 31 0;
v000001aace598e00_0 .var "vid_buff_we", 0 0;
E_000001aace4be1c0 .event anyedge, v000001aace593120_0, v000001aace4d5110_0;
E_000001aace4bdac0/0 .event anyedge, v000001aace4d4990_0, v000001aace595270_0, v000001aace5963f0_0, v000001aace593b20_0;
E_000001aace4bdac0/1 .event anyedge, v000001aace593300_0;
E_000001aace4bdac0 .event/or E_000001aace4bdac0/0, E_000001aace4bdac0/1;
E_000001aace4bde80/0 .event anyedge, v000001aace58f100_0, v000001aace58f1a0_0, v000001aace590c80_0, v000001aace58f240_0;
E_000001aace4bde80/1 .event anyedge, v000001aace590320_0, v000001aace5903c0_0;
E_000001aace4bde80 .event/or E_000001aace4bde80/0, E_000001aace4bde80/1;
S_000001aace491110 .scope module, "c1" "video_buffer" 2 76, 3 1 0, S_000001aace4d93b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 19 "read_addr";
    .port_info 3 /INPUT 19 "wr_addr";
    .port_info 4 /INPUT 1 "wr_data";
    .port_info 5 /OUTPUT 1 "read_data1";
P_000001aace4874e0 .param/l "addr_width" 0 3 2, +C4<00000000000000000000000000010011>;
P_000001aace487518 .param/l "data_width" 0 3 2, +C4<00000000000000000000000000000001>;
L_000001aace5999b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001aace4ccdd0 .functor XNOR 1, L_000001aace5f2570, L_000001aace5999b0, C4<0>, C4<0>;
v000001aace4d3bd0_0 .net *"_ivl_0", 0 0, L_000001aace5f2570;  1 drivers
L_000001aace5999f8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001aace4d4fd0_0 .net/2s *"_ivl_10", 1 0, L_000001aace5999f8;  1 drivers
L_000001aace599a40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001aace4d5070_0 .net/2s *"_ivl_12", 1 0, L_000001aace599a40;  1 drivers
v000001aace4d4030_0 .net *"_ivl_14", 1 0, L_000001aace5f2930;  1 drivers
v000001aace4d4a30_0 .net *"_ivl_2", 20 0, L_000001aace5f1170;  1 drivers
L_000001aace599968 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001aace4d4670_0 .net *"_ivl_5", 1 0, L_000001aace599968;  1 drivers
v000001aace4d4210_0 .net/2u *"_ivl_6", 0 0, L_000001aace5999b0;  1 drivers
v000001aace4d3a90_0 .net *"_ivl_8", 0 0, L_000001aace4ccdd0;  1 drivers
v000001aace4d43f0 .array "buffer", 0 524287, 0 0;
v000001aace4d4490_0 .net "clk", 0 0, v000001aace5976e0_0;  1 drivers
v000001aace4d4df0_0 .net "read_addr", 18 0, v000001aace5987c0_0;  1 drivers
v000001aace4d5110_0 .net "read_data1", 0 0, L_000001aace5f1210;  alias, 1 drivers
v000001aace4d4990_0 .net "we", 0 0, v000001aace598e00_0;  1 drivers
v000001aace4d3c70_0 .net "wr_addr", 18 0, v000001aace5987c0_0;  alias, 1 drivers
v000001aace4d51b0_0 .net "wr_data", 0 0, v000001aace598e00_0;  alias, 1 drivers
E_000001aace4bd200 .event posedge, v000001aace4d4490_0;
L_000001aace5f2570 .array/port v000001aace4d43f0, L_000001aace5f1170;
L_000001aace5f1170 .concat [ 19 2 0 0], v000001aace5987c0_0, L_000001aace599968;
L_000001aace5f2930 .functor MUXZ 2, L_000001aace599a40, L_000001aace5999f8, L_000001aace4ccdd0, C4<>;
L_000001aace5f1210 .part L_000001aace5f2930, 0, 1;
S_000001aace4912a0 .scope module, "circ3" "ROM2RAM" 2 14, 4 1 0, S_000001aace4d93b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "finish";
    .port_info 4 /INPUT 8 "ram_read_addr";
    .port_info 5 /OUTPUT 32 "ram_read_data1";
    .port_info 6 /OUTPUT 32 "ram_read_data2";
    .port_info 7 /OUTPUT 32 "ram_read_data3";
    .port_info 8 /OUTPUT 32 "ram_read_data4";
    .port_info 9 /OUTPUT 32 "ram_read_data5";
    .port_info 10 /OUTPUT 32 "ram_read_data6";
    .port_info 11 /OUTPUT 32 "ram_read_data7";
    .port_info 12 /OUTPUT 32 "ram_read_data8";
    .port_info 13 /OUTPUT 32 "ram_read_data9";
P_000001aace491430 .param/l "addr_width" 0 4 2, +C4<00000000000000000000000000001000>;
P_000001aace491468 .param/l "data_width" 0 4 2, +C4<00000000000000000000000000100000>;
P_000001aace4914a0 .param/l "rom_theke_ram" 1 4 10, C4<01>;
P_000001aace4914d8 .param/l "sesh" 1 4 11, C4<10>;
P_000001aace491510 .param/l "suru" 1 4 9, C4<00>;
P_000001aace491548 .param/l "vul" 1 4 12, C4<11>;
L_000001aace599530 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001aace58fc40_0 .net/2u *"_ivl_0", 1 0, L_000001aace599530;  1 drivers
v000001aace590820_0 .net *"_ivl_10", 0 0, L_000001aace5f1710;  1 drivers
L_000001aace599608 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001aace58f380_0 .net/2u *"_ivl_12", 0 0, L_000001aace599608;  1 drivers
L_000001aace599650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001aace5901e0_0 .net/2u *"_ivl_14", 0 0, L_000001aace599650;  1 drivers
L_000001aace599698 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001aace590780_0 .net/2u *"_ivl_18", 1 0, L_000001aace599698;  1 drivers
v000001aace58fec0_0 .net *"_ivl_2", 0 0, L_000001aace5f2c50;  1 drivers
v000001aace58f4c0_0 .net *"_ivl_20", 0 0, L_000001aace5f2f70;  1 drivers
L_000001aace5996e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001aace590a00_0 .net/2u *"_ivl_22", 7 0, L_000001aace5996e0;  1 drivers
L_000001aace599728 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001aace58fe20_0 .net/2u *"_ivl_26", 1 0, L_000001aace599728;  1 drivers
v000001aace58f880_0 .net *"_ivl_28", 0 0, L_000001aace5f2430;  1 drivers
L_000001aace599770 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aace5908c0_0 .net/2u *"_ivl_30", 31 0, L_000001aace599770;  1 drivers
L_000001aace5997b8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001aace5906e0_0 .net/2u *"_ivl_34", 1 0, L_000001aace5997b8;  1 drivers
v000001aace590460_0 .net *"_ivl_36", 0 0, L_000001aace5f2bb0;  1 drivers
L_000001aace599800 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001aace58f560_0 .net/2u *"_ivl_38", 7 0, L_000001aace599800;  1 drivers
L_000001aace599578 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001aace58f740_0 .net/2u *"_ivl_4", 7 0, L_000001aace599578;  1 drivers
L_000001aace5995c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001aace58fd80_0 .net/2u *"_ivl_8", 1 0, L_000001aace5995c0;  1 drivers
v000001aace590aa0_0 .var "addr_counter_next", 7 0;
v000001aace590be0_0 .var "addr_counter_reg", 7 0;
v000001aace58f920_0 .net "clk", 0 0, v000001aace5976e0_0;  alias, 1 drivers
v000001aace5900a0_0 .var "finish", 0 0;
v000001aace590b40_0 .net "local_ram_read_addr", 7 0, L_000001aace5f27f0;  1 drivers
v000001aace58f9c0_0 .net "ram_read_addr", 7 0, v000001aace597780_0;  1 drivers
v000001aace591390_0 .net "ram_read_data1", 31 0, L_000001aace4cc430;  alias, 1 drivers
v000001aace592d30_0 .net "ram_read_data2", 31 0, L_000001aace4cc6d0;  alias, 1 drivers
v000001aace5911b0_0 .net "ram_read_data3", 31 0, L_000001aace4cccf0;  alias, 1 drivers
v000001aace5916b0_0 .net "ram_read_data4", 31 0, L_000001aace4cc5f0;  alias, 1 drivers
v000001aace591b10_0 .net "ram_read_data5", 31 0, L_000001aace4ccd60;  alias, 1 drivers
v000001aace591250_0 .net "ram_read_data6", 31 0, L_000001aace4cc900;  alias, 1 drivers
v000001aace5917f0_0 .net "ram_read_data7", 31 0, L_000001aace4cc7b0;  alias, 1 drivers
v000001aace592330_0 .net "ram_read_data8", 31 0, L_000001aace4cc890;  alias, 1 drivers
v000001aace592f10_0 .net "ram_read_data9", 31 0, L_000001aace4ccf90;  alias, 1 drivers
v000001aace592830_0 .net "ram_we", 0 0, L_000001aace5f2ed0;  1 drivers
v000001aace591750_0 .net "ram_wr_addr", 7 0, L_000001aace5f2b10;  1 drivers
v000001aace592010_0 .net "ram_write_data", 31 0, L_000001aace5f2070;  1 drivers
v000001aace592dd0_0 .net "reset", 0 0, v000001aace595bd0_0;  1 drivers
v000001aace591bb0_0 .net "rom_data", 31 0, v000001aace5905a0_0;  1 drivers
v000001aace5912f0_0 .net "rom_read_addr", 7 0, L_000001aace5f1fd0;  1 drivers
v000001aace591570_0 .net "start", 0 0, v000001aace595c70_0;  1 drivers
v000001aace5926f0_0 .var "state_next", 1 0;
v000001aace591c50_0 .var "state_reg", 1 0;
E_000001aace4bdb00 .event anyedge, v000001aace591c50_0, v000001aace590be0_0, v000001aace591570_0;
L_000001aace5f2c50 .cmp/eq 2, v000001aace591c50_0, L_000001aace599530;
L_000001aace5f27f0 .functor MUXZ 8, L_000001aace599578, v000001aace597780_0, L_000001aace5f2c50, C4<>;
L_000001aace5f1710 .cmp/eq 2, v000001aace591c50_0, L_000001aace5995c0;
L_000001aace5f2ed0 .functor MUXZ 1, L_000001aace599650, L_000001aace599608, L_000001aace5f1710, C4<>;
L_000001aace5f2f70 .cmp/eq 2, v000001aace591c50_0, L_000001aace599698;
L_000001aace5f2b10 .functor MUXZ 8, L_000001aace5996e0, v000001aace590be0_0, L_000001aace5f2f70, C4<>;
L_000001aace5f2430 .cmp/eq 2, v000001aace591c50_0, L_000001aace599728;
L_000001aace5f2070 .functor MUXZ 32, L_000001aace599770, v000001aace5905a0_0, L_000001aace5f2430, C4<>;
L_000001aace5f2bb0 .cmp/eq 2, v000001aace591c50_0, L_000001aace5997b8;
L_000001aace5f1fd0 .functor MUXZ 8, L_000001aace599800, v000001aace590be0_0, L_000001aace5f2bb0, C4<>;
S_000001aace4ded60 .scope module, "circ1" "RAM" 4 21, 5 1 0, S_000001aace4912a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 8 "read_addr";
    .port_info 3 /INPUT 8 "wr_addr";
    .port_info 4 /INPUT 32 "wr_data";
    .port_info 5 /OUTPUT 32 "read_data1";
    .port_info 6 /OUTPUT 32 "read_data2";
    .port_info 7 /OUTPUT 32 "read_data3";
    .port_info 8 /OUTPUT 32 "read_data4";
    .port_info 9 /OUTPUT 32 "read_data5";
    .port_info 10 /OUTPUT 32 "read_data6";
    .port_info 11 /OUTPUT 32 "read_data7";
    .port_info 12 /OUTPUT 32 "read_data8";
    .port_info 13 /OUTPUT 32 "read_data9";
P_000001aace487860 .param/l "addr_width" 0 5 2, +C4<00000000000000000000000000001000>;
P_000001aace487898 .param/l "data_width" 0 5 2, +C4<00000000000000000000000000100000>;
L_000001aace4cc430 .functor BUFZ 32, L_000001aace597f00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001aace4cc6d0 .functor BUFZ 32, L_000001aace597dc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001aace4cccf0 .functor BUFZ 32, L_000001aace598b80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001aace4cc5f0 .functor BUFZ 32, L_000001aace597960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001aace4ccd60 .functor BUFZ 32, L_000001aace597c80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001aace4cc900 .functor BUFZ 32, L_000001aace5973c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001aace4cc7b0 .functor BUFZ 32, L_000001aace5984a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001aace4cc890 .functor BUFZ 32, L_000001aace5f1530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001aace4ccf90 .functor BUFZ 32, L_000001aace5f15d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001aace4d45d0_0 .net *"_ivl_0", 31 0, L_000001aace597f00;  1 drivers
v000001aace4d3630_0 .net *"_ivl_10", 31 0, L_000001aace597140;  1 drivers
v000001aace4d4e90_0 .net *"_ivl_100", 31 0, L_000001aace5f1ad0;  1 drivers
L_000001aace5990b0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aace4d40d0_0 .net *"_ivl_13", 23 0, L_000001aace5990b0;  1 drivers
L_000001aace5990f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001aace4d3d10_0 .net/2u *"_ivl_14", 31 0, L_000001aace5990f8;  1 drivers
v000001aace4d47b0_0 .net *"_ivl_16", 31 0, L_000001aace598540;  1 drivers
v000001aace4d4f30_0 .net *"_ivl_2", 8 0, L_000001aace5989a0;  1 drivers
v000001aace4d4710_0 .net *"_ivl_20", 31 0, L_000001aace598b80;  1 drivers
v000001aace4d3950_0 .net *"_ivl_22", 31 0, L_000001aace5982c0;  1 drivers
L_000001aace599140 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aace4d4c10_0 .net *"_ivl_25", 23 0, L_000001aace599140;  1 drivers
L_000001aace599188 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001aace4d3310_0 .net/2u *"_ivl_26", 31 0, L_000001aace599188;  1 drivers
v000001aace4d48f0_0 .net *"_ivl_28", 31 0, L_000001aace597aa0;  1 drivers
v000001aace4d4170_0 .net *"_ivl_32", 31 0, L_000001aace597960;  1 drivers
v000001aace4d36d0_0 .net *"_ivl_34", 31 0, L_000001aace5971e0;  1 drivers
L_000001aace5991d0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aace4d38b0_0 .net *"_ivl_37", 23 0, L_000001aace5991d0;  1 drivers
L_000001aace599218 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001aace4d3db0_0 .net/2u *"_ivl_38", 31 0, L_000001aace599218;  1 drivers
v000001aace4d4b70_0 .net *"_ivl_40", 31 0, L_000001aace597be0;  1 drivers
v000001aace4d33b0_0 .net *"_ivl_44", 31 0, L_000001aace597c80;  1 drivers
v000001aace4d3770_0 .net *"_ivl_46", 31 0, L_000001aace5975a0;  1 drivers
L_000001aace599260 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aace4d4850_0 .net *"_ivl_49", 23 0, L_000001aace599260;  1 drivers
L_000001aace599068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001aace4d39f0_0 .net *"_ivl_5", 0 0, L_000001aace599068;  1 drivers
L_000001aace5992a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001aace4d34f0_0 .net/2u *"_ivl_50", 31 0, L_000001aace5992a8;  1 drivers
v000001aace4d3e50_0 .net *"_ivl_52", 31 0, L_000001aace598ae0;  1 drivers
v000001aace4d3450_0 .net *"_ivl_56", 31 0, L_000001aace5973c0;  1 drivers
v000001aace4d3590_0 .net *"_ivl_58", 31 0, L_000001aace597640;  1 drivers
L_000001aace5992f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aace4d3ef0_0 .net *"_ivl_61", 23 0, L_000001aace5992f0;  1 drivers
L_000001aace599338 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v000001aace4d42b0_0 .net/2u *"_ivl_62", 31 0, L_000001aace599338;  1 drivers
v000001aace4d4530_0 .net *"_ivl_64", 31 0, L_000001aace597e60;  1 drivers
v000001aace4abe70_0 .net *"_ivl_68", 31 0, L_000001aace5984a0;  1 drivers
v000001aace4ac050_0 .net *"_ivl_70", 31 0, L_000001aace598220;  1 drivers
L_000001aace599380 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aace4ab330_0 .net *"_ivl_73", 23 0, L_000001aace599380;  1 drivers
L_000001aace5993c8 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v000001aace4aaed0_0 .net/2u *"_ivl_74", 31 0, L_000001aace5993c8;  1 drivers
v000001aace4a0e30_0 .net *"_ivl_76", 31 0, L_000001aace5f24d0;  1 drivers
v000001aace590f00_0 .net *"_ivl_8", 31 0, L_000001aace597dc0;  1 drivers
v000001aace590500_0 .net *"_ivl_80", 31 0, L_000001aace5f1530;  1 drivers
v000001aace58fb00_0 .net *"_ivl_82", 31 0, L_000001aace5f1670;  1 drivers
L_000001aace599410 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aace590280_0 .net *"_ivl_85", 23 0, L_000001aace599410;  1 drivers
L_000001aace599458 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v000001aace58f060_0 .net/2u *"_ivl_86", 31 0, L_000001aace599458;  1 drivers
v000001aace58f6a0_0 .net *"_ivl_88", 31 0, L_000001aace5f2250;  1 drivers
v000001aace590dc0_0 .net *"_ivl_92", 31 0, L_000001aace5f15d0;  1 drivers
v000001aace590140_0 .net *"_ivl_94", 31 0, L_000001aace5f2d90;  1 drivers
L_000001aace5994a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aace590640_0 .net *"_ivl_97", 23 0, L_000001aace5994a0;  1 drivers
L_000001aace5994e8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v000001aace58fba0_0 .net/2u *"_ivl_98", 31 0, L_000001aace5994e8;  1 drivers
v000001aace590d20_0 .net "clk", 0 0, v000001aace5976e0_0;  alias, 1 drivers
v000001aace590e60 .array "ram", 0 128, 31 0;
v000001aace58fce0_0 .net "read_addr", 7 0, L_000001aace5f27f0;  alias, 1 drivers
v000001aace58f100_0 .net "read_data1", 31 0, L_000001aace4cc430;  alias, 1 drivers
v000001aace58f1a0_0 .net "read_data2", 31 0, L_000001aace4cc6d0;  alias, 1 drivers
v000001aace58f7e0_0 .net "read_data3", 31 0, L_000001aace4cccf0;  alias, 1 drivers
v000001aace590c80_0 .net "read_data4", 31 0, L_000001aace4cc5f0;  alias, 1 drivers
v000001aace58f240_0 .net "read_data5", 31 0, L_000001aace4ccd60;  alias, 1 drivers
v000001aace590960_0 .net "read_data6", 31 0, L_000001aace4cc900;  alias, 1 drivers
v000001aace590320_0 .net "read_data7", 31 0, L_000001aace4cc7b0;  alias, 1 drivers
v000001aace5903c0_0 .net "read_data8", 31 0, L_000001aace4cc890;  alias, 1 drivers
v000001aace58f420_0 .net "read_data9", 31 0, L_000001aace4ccf90;  alias, 1 drivers
v000001aace58fa60_0 .net "we", 0 0, L_000001aace5f2ed0;  alias, 1 drivers
v000001aace58ff60_0 .net "wr_addr", 7 0, L_000001aace5f2b10;  alias, 1 drivers
v000001aace590000_0 .net "wr_data", 31 0, L_000001aace5f2070;  alias, 1 drivers
L_000001aace597f00 .array/port v000001aace590e60, L_000001aace5989a0;
L_000001aace5989a0 .concat [ 8 1 0 0], L_000001aace5f27f0, L_000001aace599068;
L_000001aace597dc0 .array/port v000001aace590e60, L_000001aace598540;
L_000001aace597140 .concat [ 8 24 0 0], L_000001aace5f27f0, L_000001aace5990b0;
L_000001aace598540 .arith/sum 32, L_000001aace597140, L_000001aace5990f8;
L_000001aace598b80 .array/port v000001aace590e60, L_000001aace597aa0;
L_000001aace5982c0 .concat [ 8 24 0 0], L_000001aace5f27f0, L_000001aace599140;
L_000001aace597aa0 .arith/sum 32, L_000001aace5982c0, L_000001aace599188;
L_000001aace597960 .array/port v000001aace590e60, L_000001aace597be0;
L_000001aace5971e0 .concat [ 8 24 0 0], L_000001aace5f27f0, L_000001aace5991d0;
L_000001aace597be0 .arith/sum 32, L_000001aace5971e0, L_000001aace599218;
L_000001aace597c80 .array/port v000001aace590e60, L_000001aace598ae0;
L_000001aace5975a0 .concat [ 8 24 0 0], L_000001aace5f27f0, L_000001aace599260;
L_000001aace598ae0 .arith/sum 32, L_000001aace5975a0, L_000001aace5992a8;
L_000001aace5973c0 .array/port v000001aace590e60, L_000001aace597e60;
L_000001aace597640 .concat [ 8 24 0 0], L_000001aace5f27f0, L_000001aace5992f0;
L_000001aace597e60 .arith/sum 32, L_000001aace597640, L_000001aace599338;
L_000001aace5984a0 .array/port v000001aace590e60, L_000001aace5f24d0;
L_000001aace598220 .concat [ 8 24 0 0], L_000001aace5f27f0, L_000001aace599380;
L_000001aace5f24d0 .arith/sum 32, L_000001aace598220, L_000001aace5993c8;
L_000001aace5f1530 .array/port v000001aace590e60, L_000001aace5f2250;
L_000001aace5f1670 .concat [ 8 24 0 0], L_000001aace5f27f0, L_000001aace599410;
L_000001aace5f2250 .arith/sum 32, L_000001aace5f1670, L_000001aace599458;
L_000001aace5f15d0 .array/port v000001aace590e60, L_000001aace5f1ad0;
L_000001aace5f2d90 .concat [ 8 24 0 0], L_000001aace5f27f0, L_000001aace5994a0;
L_000001aace5f1ad0 .arith/sum 32, L_000001aace5f2d90, L_000001aace5994e8;
S_000001aace4710f0 .scope module, "circ2" "ROM" 4 40, 6 1 0, S_000001aace4912a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "read_addr";
    .port_info 1 /OUTPUT 32 "read_data";
P_000001aace4879e0 .param/l "addr_width" 0 6 2, +C4<00000000000000000000000000001000>;
P_000001aace487a18 .param/l "data_width" 0 6 2, +C4<00000000000000000000000000100000>;
v000001aace5905a0_0 .var "data", 31 0;
v000001aace58f600_0 .net "read_addr", 7 0, L_000001aace5f1fd0;  alias, 1 drivers
v000001aace58f2e0_0 .net "read_data", 31 0, v000001aace5905a0_0;  alias, 1 drivers
E_000001aace4bd600 .event anyedge, v000001aace58f600_0;
S_000001aace453f60 .scope module, "circ6" "Vga_Sync" 2 92, 7 1 0, S_000001aace4d93b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 10 "pixel_x";
    .port_info 3 /OUTPUT 10 "pixel_y";
    .port_info 4 /OUTPUT 1 "h_sync";
    .port_info 5 /OUTPUT 1 "v_sync";
    .port_info 6 /OUTPUT 1 "P_tick";
    .port_info 7 /OUTPUT 1 "video_on";
P_000001aace4540f0 .param/l "HB" 1 7 10, +C4<00000000000000000000000000010000>;
P_000001aace454128 .param/l "HD" 1 7 8, +C4<00000000000000000000001010000000>;
P_000001aace454160 .param/l "HF" 1 7 9, +C4<00000000000000000000000000110000>;
P_000001aace454198 .param/l "HR" 1 7 11, +C4<00000000000000000000000001100000>;
P_000001aace4541d0 .param/l "VB" 1 7 14, +C4<00000000000000000000000000100001>;
P_000001aace454208 .param/l "VD" 1 7 12, +C4<00000000000000000000000111100000>;
P_000001aace454240 .param/l "VF" 1 7 13, +C4<00000000000000000000000000001010>;
P_000001aace454278 .param/l "VR" 1 7 15, +C4<00000000000000000000000000000010>;
L_000001aace4cce40 .functor NOT 1, v000001aace591890_0, C4<0>, C4<0>, C4<0>;
L_000001aace4cd1c0 .functor BUFZ 1, v000001aace591890_0, C4<0>, C4<0>, C4<0>;
L_000001aace4cca50 .functor AND 1, L_000001aace5f17b0, L_000001aace5f1a30, C4<1>, C4<1>;
L_000001aace4cd000 .functor AND 1, L_000001aace5f18f0, L_000001aace5f2890, C4<1>, C4<1>;
L_000001aace4236a0 .functor AND 1, L_000001aace5f1850, L_000001aace5f13f0, C4<1>, C4<1>;
L_000001aace4240b0 .functor BUFZ 1, v000001aace593f80_0, C4<0>, C4<0>, C4<0>;
L_000001aace423940 .functor BUFZ 1, v000001aace594480_0, C4<0>, C4<0>, C4<0>;
L_000001aace424200 .functor BUFZ 10, v000001aace5943e0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001aace423550 .functor BUFZ 1, L_000001aace4cd1c0, C4<0>, C4<0>, C4<0>;
L_000001aace4cceb0 .functor BUFZ 10, v000001aace593bc0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v000001aace591cf0_0 .net "Mod2_next", 0 0, L_000001aace4cce40;  1 drivers
v000001aace591890_0 .var "Mod2_reg", 0 0;
o000001aace541978 .functor BUFZ 1, C4<z>; HiZ drive
v000001aace592510_0 .net "P_tick", 0 0, o000001aace541978;  0 drivers
v000001aace592ab0_0 .net *"_ivl_12", 31 0, L_000001aace5f1b70;  1 drivers
L_000001aace599b18 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aace591a70_0 .net *"_ivl_15", 21 0, L_000001aace599b18;  1 drivers
L_000001aace599b60 .functor BUFT 1, C4<00000000000000000000001000001100>, C4<0>, C4<0>, C4<0>;
v000001aace591430_0 .net/2u *"_ivl_16", 31 0, L_000001aace599b60;  1 drivers
v000001aace592650_0 .net *"_ivl_20", 31 0, L_000001aace5f2750;  1 drivers
L_000001aace599ba8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aace5914d0_0 .net *"_ivl_23", 21 0, L_000001aace599ba8;  1 drivers
L_000001aace599bf0 .functor BUFT 1, C4<00000000000000000000001010010000>, C4<0>, C4<0>, C4<0>;
v000001aace5928d0_0 .net/2u *"_ivl_24", 31 0, L_000001aace599bf0;  1 drivers
v000001aace591110_0 .net *"_ivl_26", 0 0, L_000001aace5f17b0;  1 drivers
v000001aace591070_0 .net *"_ivl_28", 31 0, L_000001aace5f12b0;  1 drivers
L_000001aace599c38 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aace592970_0 .net *"_ivl_31", 21 0, L_000001aace599c38;  1 drivers
L_000001aace599c80 .functor BUFT 1, C4<00000000000000000000001011101111>, C4<0>, C4<0>, C4<0>;
v000001aace591610_0 .net/2u *"_ivl_32", 31 0, L_000001aace599c80;  1 drivers
v000001aace591930_0 .net *"_ivl_34", 0 0, L_000001aace5f1a30;  1 drivers
v000001aace5919d0_0 .net *"_ivl_38", 31 0, L_000001aace5f1c10;  1 drivers
v000001aace591d90_0 .net *"_ivl_4", 31 0, L_000001aace5f2610;  1 drivers
L_000001aace599cc8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aace592470_0 .net *"_ivl_41", 21 0, L_000001aace599cc8;  1 drivers
L_000001aace599d10 .functor BUFT 1, C4<00000000000000000000001000000001>, C4<0>, C4<0>, C4<0>;
v000001aace591ed0_0 .net/2u *"_ivl_42", 31 0, L_000001aace599d10;  1 drivers
v000001aace592e70_0 .net *"_ivl_44", 0 0, L_000001aace5f18f0;  1 drivers
v000001aace592c90_0 .net *"_ivl_46", 31 0, L_000001aace5f1f30;  1 drivers
L_000001aace599d58 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aace592b50_0 .net *"_ivl_49", 21 0, L_000001aace599d58;  1 drivers
L_000001aace599da0 .functor BUFT 1, C4<00000000000000000000001000000010>, C4<0>, C4<0>, C4<0>;
v000001aace591e30_0 .net/2u *"_ivl_50", 31 0, L_000001aace599da0;  1 drivers
v000001aace591f70_0 .net *"_ivl_52", 0 0, L_000001aace5f2890;  1 drivers
v000001aace592150_0 .net *"_ivl_56", 31 0, L_000001aace5f29d0;  1 drivers
L_000001aace599de8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aace5920b0_0 .net *"_ivl_59", 21 0, L_000001aace599de8;  1 drivers
L_000001aace599e30 .functor BUFT 1, C4<00000000000000000000001010000000>, C4<0>, C4<0>, C4<0>;
v000001aace592bf0_0 .net/2u *"_ivl_60", 31 0, L_000001aace599e30;  1 drivers
v000001aace5921f0_0 .net *"_ivl_62", 0 0, L_000001aace5f1850;  1 drivers
v000001aace592290_0 .net *"_ivl_64", 31 0, L_000001aace5f1350;  1 drivers
L_000001aace599e78 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aace5925b0_0 .net *"_ivl_67", 21 0, L_000001aace599e78;  1 drivers
L_000001aace599ec0 .functor BUFT 1, C4<00000000000000000000000111100000>, C4<0>, C4<0>, C4<0>;
v000001aace5923d0_0 .net/2u *"_ivl_68", 31 0, L_000001aace599ec0;  1 drivers
L_000001aace599a88 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aace592790_0 .net *"_ivl_7", 21 0, L_000001aace599a88;  1 drivers
v000001aace592a10_0 .net *"_ivl_70", 0 0, L_000001aace5f13f0;  1 drivers
L_000001aace599ad0 .functor BUFT 1, C4<00000000000000000000001100011111>, C4<0>, C4<0>, C4<0>;
v000001aace593080_0 .net/2u *"_ivl_8", 31 0, L_000001aace599ad0;  1 drivers
v000001aace5942a0_0 .net "clk", 0 0, v000001aace5976e0_0;  alias, 1 drivers
v000001aace594f20_0 .var "h_count_next", 9 0;
v000001aace5943e0_0 .var "h_count_reg", 9 0;
v000001aace5947a0_0 .net "h_end", 0 0, L_000001aace5f1cb0;  1 drivers
v000001aace593580_0 .net "h_sync", 0 0, L_000001aace4240b0;  alias, 1 drivers
v000001aace5939e0_0 .net "h_sync_next", 0 0, L_000001aace4cca50;  1 drivers
v000001aace593f80_0 .var "h_sync_reg", 0 0;
v000001aace594980_0 .net "p_tick", 0 0, L_000001aace423550;  1 drivers
v000001aace594ac0_0 .net "pixel_tick", 0 0, L_000001aace4cd1c0;  1 drivers
v000001aace593b20_0 .net "pixel_x", 9 0, L_000001aace424200;  alias, 1 drivers
v000001aace593300_0 .net "pixel_y", 9 0, L_000001aace4cceb0;  alias, 1 drivers
v000001aace593e40_0 .net "reset", 0 0, v000001aace597500_0;  1 drivers
v000001aace593760_0 .var "v_count_next", 9 0;
v000001aace593bc0_0 .var "v_count_reg", 9 0;
v000001aace5933a0_0 .net "v_end", 0 0, L_000001aace5f2e30;  1 drivers
v000001aace593620_0 .net "v_sync", 0 0, L_000001aace423940;  alias, 1 drivers
v000001aace5940c0_0 .net "v_sync_next", 0 0, L_000001aace4cd000;  1 drivers
v000001aace594480_0 .var "v_sync_reg", 0 0;
v000001aace593120_0 .net "video_on", 0 0, L_000001aace4236a0;  alias, 1 drivers
E_000001aace4be000 .event anyedge, v000001aace594ac0_0, v000001aace5947a0_0, v000001aace5933a0_0, v000001aace593bc0_0;
E_000001aace4bd6c0 .event anyedge, v000001aace594ac0_0, v000001aace5947a0_0, v000001aace5943e0_0;
E_000001aace4be740 .event posedge, v000001aace593e40_0, v000001aace4d4490_0;
L_000001aace5f2610 .concat [ 10 22 0 0], v000001aace5943e0_0, L_000001aace599a88;
L_000001aace5f1cb0 .cmp/eq 32, L_000001aace5f2610, L_000001aace599ad0;
L_000001aace5f1b70 .concat [ 10 22 0 0], v000001aace593bc0_0, L_000001aace599b18;
L_000001aace5f2e30 .cmp/eq 32, L_000001aace5f1b70, L_000001aace599b60;
L_000001aace5f2750 .concat [ 10 22 0 0], v000001aace5943e0_0, L_000001aace599ba8;
L_000001aace5f17b0 .cmp/ge 32, L_000001aace5f2750, L_000001aace599bf0;
L_000001aace5f12b0 .concat [ 10 22 0 0], v000001aace5943e0_0, L_000001aace599c38;
L_000001aace5f1a30 .cmp/ge 32, L_000001aace599c80, L_000001aace5f12b0;
L_000001aace5f1c10 .concat [ 10 22 0 0], v000001aace593bc0_0, L_000001aace599cc8;
L_000001aace5f18f0 .cmp/ge 32, L_000001aace5f1c10, L_000001aace599d10;
L_000001aace5f1f30 .concat [ 10 22 0 0], v000001aace593bc0_0, L_000001aace599d58;
L_000001aace5f2890 .cmp/ge 32, L_000001aace599da0, L_000001aace5f1f30;
L_000001aace5f29d0 .concat [ 10 22 0 0], v000001aace5943e0_0, L_000001aace599de8;
L_000001aace5f1850 .cmp/ge 32, L_000001aace5f29d0, L_000001aace599e30;
L_000001aace5f1350 .concat [ 10 22 0 0], v000001aace593bc0_0, L_000001aace599e78;
L_000001aace5f13f0 .cmp/ge 32, L_000001aace5f1350, L_000001aace599ec0;
S_000001aace447e50 .scope module, "uut" "filled_tris" 2 36, 8 1 0, S_000001aace4d93b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "x1";
    .port_info 1 /INPUT 32 "y1";
    .port_info 2 /INPUT 32 "x2";
    .port_info 3 /INPUT 32 "y2";
    .port_info 4 /INPUT 32 "x3";
    .port_info 5 /INPUT 32 "y3";
    .port_info 6 /OUTPUT 10 "OX1";
    .port_info 7 /OUTPUT 9 "OY1";
    .port_info 8 /OUTPUT 1 "finish";
    .port_info 9 /INPUT 1 "reset";
    .port_info 10 /INPUT 1 "clk";
L_000001aace4cd0e0 .functor BUFZ 1, v000001aace5960d0_0, C4<0>, C4<0>, C4<0>;
v000001aace594700_0 .var "LR", 0 0;
v000001aace5948e0_0 .net "LX", 9 0, L_000001aace5f1990;  1 drivers
v000001aace594a20_0 .net "LY", 8 0, L_000001aace5f10d0;  1 drivers
v000001aace595270_0 .net "OX1", 9 0, L_000001aace5f26b0;  alias, 1 drivers
v000001aace5963f0_0 .net "OY1", 8 0, L_000001aace5f2cf0;  alias, 1 drivers
v000001aace596170_0 .var/s "X0", 31 0;
v000001aace596c10_0 .var/s "X1", 31 0;
v000001aace5967b0_0 .var/s "X2", 31 0;
v000001aace595d10 .array/s "X_01", 0 640, 31 0;
v000001aace595950 .array/s "X_02", 0 640, 31 0;
v000001aace596030 .array/s "X_12", 0 640, 31 0;
v000001aace595f90_0 .var/s "Y0", 31 0;
v000001aace595e50_0 .var/s "Y1", 31 0;
v000001aace595db0_0 .var/s "Y2", 31 0;
v000001aace595ef0_0 .var/s "Y_itr", 31 0;
v000001aace596e90_0 .var/s "Y_itr_next", 31 0;
L_000001aace599848 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v000001aace595810_0 .net/2u *"_ivl_0", 3 0, L_000001aace599848;  1 drivers
v000001aace595a90_0 .net *"_ivl_10", 0 0, L_000001aace5f2110;  1 drivers
L_000001aace599920 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v000001aace596df0_0 .net/2u *"_ivl_12", 8 0, L_000001aace599920;  1 drivers
v000001aace5958b0_0 .net *"_ivl_2", 0 0, L_000001aace5f2a70;  1 drivers
L_000001aace599890 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001aace596670_0 .net/2u *"_ivl_4", 9 0, L_000001aace599890;  1 drivers
L_000001aace5998d8 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v000001aace595310_0 .net/2u *"_ivl_8", 3 0, L_000001aace5998d8;  1 drivers
v000001aace596850_0 .net "clk", 0 0, v000001aace5976e0_0;  alias, 1 drivers
v000001aace5951d0_0 .net "finish", 0 0, L_000001aace4cd0e0;  alias, 1 drivers
v000001aace5960d0_0 .var "finish_reg", 0 0;
v000001aace596490_0 .net "line_finish", 0 0, L_000001aace4cc9e0;  1 drivers
v000001aace595090_0 .var "line_start", 0 0;
v000001aace596530_0 .var/s "lnX1", 31 0;
v000001aace596f30_0 .var/s "lnX2", 31 0;
v000001aace596a30_0 .var/s "lnY1", 31 0;
v000001aace596cb0_0 .var/s "lnY2", 31 0;
v000001aace596210_0 .var "lx1", 31 0;
v000001aace5959f0_0 .var "lx2", 31 0;
v000001aace5953b0_0 .var "ly1", 31 0;
v000001aace5962b0_0 .var "ly2", 31 0;
v000001aace595450_0 .net "reset", 0 0, v000001aace5970a0_0;  1 drivers
v000001aace596350_0 .var "size", 31 0;
v000001aace5965d0_0 .var "state_next", 3 0;
v000001aace596ad0_0 .var "state_reg", 3 0;
v000001aace596b70_0 .var/s "temp", 31 0;
v000001aace596710_0 .net/s "x1", 31 0, v000001aace598d60_0;  1 drivers
v000001aace5968f0_0 .net/s "x2", 31 0, v000001aace598a40_0;  1 drivers
v000001aace5954f0_0 .net/s "x3", 31 0, v000001aace598680_0;  1 drivers
v000001aace595590_0 .net/s "y1", 31 0, v000001aace598900_0;  1 drivers
v000001aace595b30_0 .net/s "y2", 31 0, v000001aace597a00_0;  1 drivers
v000001aace596990_0 .net/s "y3", 31 0, v000001aace5978c0_0;  1 drivers
E_000001aace4be240/0 .event anyedge, v000001aace596ad0_0, v000001aace596530_0, v000001aace596a30_0, v000001aace596f30_0;
E_000001aace4be240/1 .event anyedge, v000001aace596cb0_0;
E_000001aace4be240 .event/or E_000001aace4be240/0, E_000001aace4be240/1;
L_000001aace5f2a70 .cmp/eq 4, v000001aace596ad0_0, L_000001aace599848;
L_000001aace5f26b0 .functor MUXZ 10, L_000001aace599890, L_000001aace5f1990, L_000001aace5f2a70, C4<>;
L_000001aace5f2110 .cmp/eq 4, v000001aace596ad0_0, L_000001aace5998d8;
L_000001aace5f2cf0 .functor MUXZ 9, L_000001aace599920, L_000001aace5f10d0, L_000001aace5f2110, C4<>;
S_000001aace44df60 .scope module, "ln" "B_Line" 8 34, 9 1 0, S_000001aace447e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 32 "x1";
    .port_info 3 /INPUT 32 "y1";
    .port_info 4 /INPUT 32 "x2";
    .port_info 5 /INPUT 32 "y2";
    .port_info 6 /OUTPUT 10 "X";
    .port_info 7 /OUTPUT 9 "Y";
    .port_info 8 /OUTPUT 1 "finish";
L_000001aace4cc9e0 .functor BUFZ 1, v000001aace594c00_0, C4<0>, C4<0>, C4<0>;
v000001aace594c00_0 .var "L_finish_reg", 0 0;
v000001aace593d00_0 .net "X", 9 0, L_000001aace5f1990;  alias, 1 drivers
v000001aace594660_0 .var/s "X1", 31 0;
v000001aace594d40_0 .var/s "X2", 31 0;
v000001aace594160_0 .net "Y", 8 0, L_000001aace5f10d0;  alias, 1 drivers
v000001aace593440_0 .var/s "Y1", 31 0;
v000001aace5931c0_0 .var/s "Y2", 31 0;
v000001aace5934e0_0 .net "clk", 0 0, v000001aace5976e0_0;  alias, 1 drivers
v000001aace594b60_0 .var/s "d", 31 0;
v000001aace593a80_0 .var/s "d_next", 31 0;
v000001aace5938a0_0 .var/s "ds", 31 0;
v000001aace593ee0_0 .var/s "dt", 31 0;
v000001aace594200_0 .var/s "dx", 31 0;
v000001aace593800_0 .var/s "dy", 31 0;
v000001aace594de0_0 .net "finish", 0 0, L_000001aace4cc9e0;  alias, 1 drivers
v000001aace593260_0 .net "start", 0 0, v000001aace595090_0;  1 drivers
v000001aace594e80_0 .var "state_next", 2 0;
v000001aace594ca0_0 .var "state_reg", 2 0;
v000001aace593940_0 .var/s "x", 31 0;
v000001aace594840_0 .net "x1", 31 0, v000001aace596210_0;  1 drivers
v000001aace593c60_0 .net "x2", 31 0, v000001aace5959f0_0;  1 drivers
v000001aace593da0_0 .var/s "x_next", 31 0;
v000001aace5945c0_0 .var/s "y", 31 0;
v000001aace594020_0 .net "y1", 31 0, v000001aace5953b0_0;  1 drivers
v000001aace594340_0 .net "y2", 31 0, v000001aace5962b0_0;  1 drivers
v000001aace594520_0 .var/s "y_next", 31 0;
E_000001aace4be500/0 .event anyedge, v000001aace594ca0_0, v000001aace593940_0, v000001aace5945c0_0, v000001aace594b60_0;
E_000001aace4be500/1 .event anyedge, v000001aace594660_0, v000001aace593440_0, v000001aace594d40_0, v000001aace5931c0_0;
E_000001aace4be500/2 .event anyedge, v000001aace594200_0, v000001aace593800_0, v000001aace5938a0_0, v000001aace593ee0_0;
E_000001aace4be500 .event/or E_000001aace4be500/0, E_000001aace4be500/1, E_000001aace4be500/2;
E_000001aace4bea00 .event anyedge, v000001aace594840_0, v000001aace594020_0, v000001aace593c60_0, v000001aace594340_0;
L_000001aace5f1990 .part v000001aace593940_0, 0, 10;
L_000001aace5f10d0 .part v000001aace5945c0_0, 0, 9;
    .scope S_000001aace4ded60;
T_0 ;
    %wait E_000001aace4bd200;
    %load/vec4 v000001aace58fa60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001aace590000_0;
    %load/vec4 v000001aace58ff60_0;
    %pad/u 9;
    %ix/vec4 4;
    %store/vec4a v000001aace590e60, 4, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001aace4710f0;
T_1 ;
    %wait E_000001aace4bd600;
    %load/vec4 v000001aace58f600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001aace5905a0_0, 0, 32;
    %jmp T_1.19;
T_1.0 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001aace5905a0_0, 0, 32;
    %jmp T_1.19;
T_1.1 ;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v000001aace5905a0_0, 0, 32;
    %jmp T_1.19;
T_1.2 ;
    %pushi/vec4 800, 0, 32;
    %store/vec4 v000001aace5905a0_0, 0, 32;
    %jmp T_1.19;
T_1.3 ;
    %pushi/vec4 35, 0, 32;
    %store/vec4 v000001aace5905a0_0, 0, 32;
    %jmp T_1.19;
T_1.4 ;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v000001aace5905a0_0, 0, 32;
    %jmp T_1.19;
T_1.5 ;
    %pushi/vec4 660, 0, 32;
    %store/vec4 v000001aace5905a0_0, 0, 32;
    %jmp T_1.19;
T_1.6 ;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v000001aace5905a0_0, 0, 32;
    %jmp T_1.19;
T_1.7 ;
    %pushi/vec4 60, 0, 32;
    %store/vec4 v000001aace5905a0_0, 0, 32;
    %jmp T_1.19;
T_1.8 ;
    %pushi/vec4 700, 0, 32;
    %store/vec4 v000001aace5905a0_0, 0, 32;
    %jmp T_1.19;
T_1.9 ;
    %pushi/vec4 36, 0, 32;
    %store/vec4 v000001aace5905a0_0, 0, 32;
    %jmp T_1.19;
T_1.10 ;
    %pushi/vec4 41, 0, 32;
    %store/vec4 v000001aace5905a0_0, 0, 32;
    %jmp T_1.19;
T_1.11 ;
    %pushi/vec4 660, 0, 32;
    %store/vec4 v000001aace5905a0_0, 0, 32;
    %jmp T_1.19;
T_1.12 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000001aace5905a0_0, 0, 32;
    %jmp T_1.19;
T_1.13 ;
    %pushi/vec4 61, 0, 32;
    %store/vec4 v000001aace5905a0_0, 0, 32;
    %jmp T_1.19;
T_1.14 ;
    %pushi/vec4 700, 0, 32;
    %store/vec4 v000001aace5905a0_0, 0, 32;
    %jmp T_1.19;
T_1.15 ;
    %pushi/vec4 45, 0, 32;
    %store/vec4 v000001aace5905a0_0, 0, 32;
    %jmp T_1.19;
T_1.16 ;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v000001aace5905a0_0, 0, 32;
    %jmp T_1.19;
T_1.17 ;
    %pushi/vec4 750, 0, 32;
    %store/vec4 v000001aace5905a0_0, 0, 32;
    %jmp T_1.19;
T_1.19 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001aace4912a0;
T_2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001aace591c50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aace590be0_0, 0;
    %end;
    .thread T_2;
    .scope S_000001aace4912a0;
T_3 ;
    %wait E_000001aace4bd200;
    %load/vec4 v000001aace5926f0_0;
    %assign/vec4 v000001aace591c50_0, 0;
    %load/vec4 v000001aace590aa0_0;
    %assign/vec4 v000001aace590be0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001aace4912a0;
T_4 ;
    %wait E_000001aace4bdb00;
    %load/vec4 v000001aace591c50_0;
    %store/vec4 v000001aace5926f0_0, 0, 2;
    %load/vec4 v000001aace590be0_0;
    %store/vec4 v000001aace590aa0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aace5900a0_0, 0, 1;
    %load/vec4 v000001aace591c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v000001aace591570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001aace5926f0_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001aace590aa0_0, 0, 8;
T_4.5 ;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v000001aace590be0_0;
    %pad/u 32;
    %cmpi/u 18, 0, 32;
    %jmp/0xz  T_4.7, 5;
    %load/vec4 v000001aace590be0_0;
    %addi 1, 0, 8;
    %store/vec4 v000001aace590aa0_0, 0, 8;
    %jmp T_4.8;
T_4.7 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001aace5926f0_0, 0, 2;
T_4.8 ;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aace5900a0_0, 0, 1;
    %jmp T_4.4;
T_4.3 ;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001aace44df60;
T_5 ;
    %wait E_000001aace4bea00;
    %load/vec4 v000001aace594840_0;
    %assign/vec4 v000001aace594660_0, 0;
    %load/vec4 v000001aace594020_0;
    %assign/vec4 v000001aace593440_0, 0;
    %load/vec4 v000001aace593c60_0;
    %assign/vec4 v000001aace594d40_0, 0;
    %load/vec4 v000001aace594340_0;
    %assign/vec4 v000001aace5931c0_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001aace44df60;
T_6 ;
    %wait E_000001aace4bd200;
    %load/vec4 v000001aace593260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001aace594ca0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001aace594e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aace594c00_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001aace594e80_0;
    %store/vec4 v000001aace594ca0_0, 0, 3;
    %load/vec4 v000001aace593da0_0;
    %store/vec4 v000001aace593940_0, 0, 32;
    %load/vec4 v000001aace594520_0;
    %store/vec4 v000001aace5945c0_0, 0, 32;
    %load/vec4 v000001aace593a80_0;
    %store/vec4 v000001aace594b60_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001aace44df60;
T_7 ;
    %wait E_000001aace4be500;
    %load/vec4 v000001aace594ca0_0;
    %store/vec4 v000001aace594e80_0, 0, 3;
    %load/vec4 v000001aace593940_0;
    %store/vec4 v000001aace593da0_0, 0, 32;
    %load/vec4 v000001aace5945c0_0;
    %store/vec4 v000001aace594520_0, 0, 32;
    %load/vec4 v000001aace594b60_0;
    %store/vec4 v000001aace593a80_0, 0, 32;
    %load/vec4 v000001aace594ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v000001aace594660_0;
    %store/vec4 v000001aace593da0_0, 0, 32;
    %load/vec4 v000001aace593440_0;
    %store/vec4 v000001aace594520_0, 0, 32;
    %load/vec4 v000001aace594d40_0;
    %load/vec4 v000001aace594660_0;
    %sub;
    %store/vec4 v000001aace594200_0, 0, 32;
    %load/vec4 v000001aace5931c0_0;
    %load/vec4 v000001aace593440_0;
    %sub;
    %store/vec4 v000001aace593800_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001aace594e80_0, 0, 3;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v000001aace593800_0;
    %load/vec4 v000001aace594200_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_7.6, 5;
    %load/vec4 v000001aace593800_0;
    %load/vec4 v000001aace594200_0;
    %sub;
    %muli 2, 0, 32;
    %store/vec4 v000001aace593ee0_0, 0, 32;
    %load/vec4 v000001aace593800_0;
    %muli 2, 0, 32;
    %store/vec4 v000001aace5938a0_0, 0, 32;
    %load/vec4 v000001aace593800_0;
    %muli 2, 0, 32;
    %load/vec4 v000001aace594200_0;
    %sub;
    %store/vec4 v000001aace593a80_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001aace594e80_0, 0, 3;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v000001aace594200_0;
    %load/vec4 v000001aace593800_0;
    %sub;
    %muli 2, 0, 32;
    %store/vec4 v000001aace593ee0_0, 0, 32;
    %load/vec4 v000001aace594200_0;
    %muli 2, 0, 32;
    %store/vec4 v000001aace5938a0_0, 0, 32;
    %load/vec4 v000001aace594200_0;
    %muli 2, 0, 32;
    %load/vec4 v000001aace593800_0;
    %sub;
    %store/vec4 v000001aace593a80_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001aace594e80_0, 0, 3;
T_7.7 ;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v000001aace593940_0;
    %load/vec4 v000001aace594d40_0;
    %cmp/s;
    %jmp/0xz  T_7.8, 5;
    %load/vec4 v000001aace593940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001aace593da0_0, 0, 32;
    %load/vec4 v000001aace594b60_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_7.10, 5;
    %load/vec4 v000001aace594b60_0;
    %load/vec4 v000001aace5938a0_0;
    %add;
    %store/vec4 v000001aace593a80_0, 0, 32;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v000001aace5945c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001aace594520_0, 0, 32;
    %load/vec4 v000001aace594b60_0;
    %load/vec4 v000001aace593ee0_0;
    %add;
    %store/vec4 v000001aace593a80_0, 0, 32;
T_7.11 ;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001aace594e80_0, 0, 3;
T_7.9 ;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v000001aace5945c0_0;
    %load/vec4 v000001aace5931c0_0;
    %cmp/s;
    %jmp/0xz  T_7.12, 5;
    %load/vec4 v000001aace5945c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001aace594520_0, 0, 32;
    %load/vec4 v000001aace594b60_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_7.14, 5;
    %load/vec4 v000001aace594b60_0;
    %load/vec4 v000001aace5938a0_0;
    %add;
    %store/vec4 v000001aace593a80_0, 0, 32;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v000001aace593940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001aace593da0_0, 0, 32;
    %load/vec4 v000001aace594b60_0;
    %load/vec4 v000001aace593ee0_0;
    %add;
    %store/vec4 v000001aace593a80_0, 0, 32;
T_7.15 ;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001aace594e80_0, 0, 3;
T_7.13 ;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aace594c00_0, 0, 1;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001aace447e50;
T_8 ;
    %wait E_000001aace4bd200;
    %load/vec4 v000001aace595450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001aace596ad0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001aace5965d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aace5960d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001aace595ef0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001aace596e90_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001aace5965d0_0;
    %store/vec4 v000001aace596ad0_0, 0, 4;
    %load/vec4 v000001aace596e90_0;
    %store/vec4 v000001aace595ef0_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001aace447e50;
T_9 ;
    %wait E_000001aace4bd200;
    %load/vec4 v000001aace596ad0_0;
    %store/vec4 v000001aace5965d0_0, 0, 4;
    %load/vec4 v000001aace5960d0_0;
    %inv;
    %load/vec4 v000001aace595450_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001aace596ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %jmp T_9.12;
T_9.2 ;
    %load/vec4 v000001aace596710_0;
    %store/vec4 v000001aace596170_0, 0, 32;
    %load/vec4 v000001aace595590_0;
    %store/vec4 v000001aace595f90_0, 0, 32;
    %load/vec4 v000001aace5968f0_0;
    %store/vec4 v000001aace596c10_0, 0, 32;
    %load/vec4 v000001aace595b30_0;
    %store/vec4 v000001aace595e50_0, 0, 32;
    %load/vec4 v000001aace5954f0_0;
    %store/vec4 v000001aace5967b0_0, 0, 32;
    %load/vec4 v000001aace596990_0;
    %store/vec4 v000001aace595db0_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001aace5965d0_0, 0, 4;
    %jmp T_9.12;
T_9.3 ;
    %load/vec4 v000001aace595e50_0;
    %load/vec4 v000001aace595f90_0;
    %cmp/s;
    %jmp/0xz  T_9.13, 5;
    %load/vec4 v000001aace595f90_0;
    %store/vec4 v000001aace596b70_0, 0, 32;
    %load/vec4 v000001aace595e50_0;
    %store/vec4 v000001aace595f90_0, 0, 32;
    %load/vec4 v000001aace596b70_0;
    %store/vec4 v000001aace595e50_0, 0, 32;
    %load/vec4 v000001aace596170_0;
    %store/vec4 v000001aace596b70_0, 0, 32;
    %load/vec4 v000001aace596c10_0;
    %store/vec4 v000001aace596170_0, 0, 32;
    %load/vec4 v000001aace596b70_0;
    %store/vec4 v000001aace596c10_0, 0, 32;
T_9.13 ;
    %load/vec4 v000001aace595db0_0;
    %load/vec4 v000001aace595f90_0;
    %cmp/s;
    %jmp/0xz  T_9.15, 5;
    %load/vec4 v000001aace595f90_0;
    %store/vec4 v000001aace596b70_0, 0, 32;
    %load/vec4 v000001aace595db0_0;
    %store/vec4 v000001aace595f90_0, 0, 32;
    %load/vec4 v000001aace596b70_0;
    %store/vec4 v000001aace595db0_0, 0, 32;
    %load/vec4 v000001aace596170_0;
    %store/vec4 v000001aace596b70_0, 0, 32;
    %load/vec4 v000001aace5967b0_0;
    %store/vec4 v000001aace596170_0, 0, 32;
    %load/vec4 v000001aace596b70_0;
    %store/vec4 v000001aace5967b0_0, 0, 32;
T_9.15 ;
    %load/vec4 v000001aace595db0_0;
    %load/vec4 v000001aace595e50_0;
    %cmp/s;
    %jmp/0xz  T_9.17, 5;
    %load/vec4 v000001aace595e50_0;
    %store/vec4 v000001aace596b70_0, 0, 32;
    %load/vec4 v000001aace595db0_0;
    %store/vec4 v000001aace595e50_0, 0, 32;
    %load/vec4 v000001aace596b70_0;
    %store/vec4 v000001aace595db0_0, 0, 32;
    %load/vec4 v000001aace596c10_0;
    %store/vec4 v000001aace596b70_0, 0, 32;
    %load/vec4 v000001aace5967b0_0;
    %store/vec4 v000001aace596c10_0, 0, 32;
    %load/vec4 v000001aace596b70_0;
    %store/vec4 v000001aace5967b0_0, 0, 32;
T_9.17 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001aace5965d0_0, 0, 4;
    %jmp T_9.12;
T_9.4 ;
    %load/vec4 v000001aace595db0_0;
    %load/vec4 v000001aace595f90_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v000001aace596350_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001aace5965d0_0, 0, 4;
    %jmp T_9.12;
T_9.5 ;
    %load/vec4 v000001aace595f90_0;
    %store/vec4 v000001aace596e90_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001aace5965d0_0, 0, 4;
    %jmp T_9.12;
T_9.6 ;
    %load/vec4 v000001aace595ef0_0;
    %load/vec4 v000001aace595e50_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_9.19, 5;
    %load/vec4 v000001aace595ef0_0;
    %load/vec4 v000001aace595f90_0;
    %sub;
    %load/vec4 v000001aace596c10_0;
    %load/vec4 v000001aace596170_0;
    %sub;
    %mul;
    %store/vec4 v000001aace596b70_0, 0, 32;
    %load/vec4 v000001aace596170_0;
    %load/vec4 v000001aace596b70_0;
    %load/vec4 v000001aace595e50_0;
    %load/vec4 v000001aace595f90_0;
    %sub;
    %div/s;
    %add;
    %load/vec4 v000001aace595ef0_0;
    %load/vec4 v000001aace595f90_0;
    %sub;
    %ix/vec4/s 4;
    %store/vec4a v000001aace595d10, 4, 0;
    %load/vec4 v000001aace595ef0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001aace596e90_0, 0;
    %jmp T_9.20;
T_9.19 ;
    %load/vec4 v000001aace595f90_0;
    %store/vec4 v000001aace596e90_0, 0, 32;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001aace5965d0_0, 0, 4;
T_9.20 ;
    %jmp T_9.12;
T_9.7 ;
    %load/vec4 v000001aace595ef0_0;
    %load/vec4 v000001aace595db0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_9.21, 5;
    %load/vec4 v000001aace595ef0_0;
    %load/vec4 v000001aace595f90_0;
    %sub;
    %load/vec4 v000001aace5967b0_0;
    %load/vec4 v000001aace596170_0;
    %sub;
    %mul;
    %store/vec4 v000001aace596b70_0, 0, 32;
    %load/vec4 v000001aace596170_0;
    %load/vec4 v000001aace596b70_0;
    %load/vec4 v000001aace595db0_0;
    %load/vec4 v000001aace595f90_0;
    %sub;
    %div/s;
    %add;
    %load/vec4 v000001aace595ef0_0;
    %load/vec4 v000001aace595f90_0;
    %sub;
    %ix/vec4/s 4;
    %store/vec4a v000001aace595950, 4, 0;
    %load/vec4 v000001aace595ef0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001aace596e90_0, 0;
    %jmp T_9.22;
T_9.21 ;
    %load/vec4 v000001aace595e50_0;
    %store/vec4 v000001aace596e90_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001aace5965d0_0, 0, 4;
T_9.22 ;
    %jmp T_9.12;
T_9.8 ;
    %load/vec4 v000001aace595ef0_0;
    %load/vec4 v000001aace595db0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_9.23, 5;
    %load/vec4 v000001aace595ef0_0;
    %load/vec4 v000001aace595e50_0;
    %sub;
    %load/vec4 v000001aace5967b0_0;
    %load/vec4 v000001aace596c10_0;
    %sub;
    %mul;
    %store/vec4 v000001aace596b70_0, 0, 32;
    %load/vec4 v000001aace596c10_0;
    %load/vec4 v000001aace596b70_0;
    %load/vec4 v000001aace595db0_0;
    %load/vec4 v000001aace595e50_0;
    %sub;
    %div/s;
    %add;
    %load/vec4 v000001aace595ef0_0;
    %load/vec4 v000001aace595e50_0;
    %sub;
    %ix/vec4/s 4;
    %store/vec4a v000001aace596030, 4, 0;
    %load/vec4 v000001aace595ef0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001aace596e90_0, 0;
    %jmp T_9.24;
T_9.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001aace596e90_0, 0, 32;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001aace5965d0_0, 0, 4;
T_9.24 ;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v000001aace596350_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v000001aace595950, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001aace596030, 4;
    %cmp/s;
    %jmp/0xz  T_9.25, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aace594700_0, 0, 1;
    %jmp T_9.26;
T_9.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aace594700_0, 0, 1;
T_9.26 ;
    %load/vec4 v000001aace595f90_0;
    %store/vec4 v000001aace596e90_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001aace5965d0_0, 0, 4;
    %jmp T_9.12;
T_9.10 ;
    %load/vec4 v000001aace595f90_0;
    %load/vec4 v000001aace595ef0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001aace595ef0_0;
    %load/vec4 v000001aace595e50_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.27, 8;
    %load/vec4 v000001aace594700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.29, 8;
    %load/vec4 v000001aace595ef0_0;
    %load/vec4 v000001aace595f90_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v000001aace595950, 4;
    %store/vec4 v000001aace596530_0, 0, 32;
    %load/vec4 v000001aace595ef0_0;
    %load/vec4 v000001aace595f90_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v000001aace595d10, 4;
    %store/vec4 v000001aace596f30_0, 0, 32;
    %jmp T_9.30;
T_9.29 ;
    %load/vec4 v000001aace595ef0_0;
    %load/vec4 v000001aace595f90_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v000001aace595950, 4;
    %store/vec4 v000001aace596f30_0, 0, 32;
    %load/vec4 v000001aace595ef0_0;
    %load/vec4 v000001aace595f90_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v000001aace595d10, 4;
    %store/vec4 v000001aace596530_0, 0, 32;
T_9.30 ;
    %load/vec4 v000001aace595ef0_0;
    %store/vec4 v000001aace596a30_0, 0, 32;
    %load/vec4 v000001aace595ef0_0;
    %store/vec4 v000001aace596cb0_0, 0, 32;
    %load/vec4 v000001aace595ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001aace596e90_0, 0, 32;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001aace5965d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aace595090_0, 0, 1;
    %jmp T_9.28;
T_9.27 ;
    %load/vec4 v000001aace595e50_0;
    %load/vec4 v000001aace595ef0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %load/vec4 v000001aace595ef0_0;
    %load/vec4 v000001aace595db0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.31, 8;
    %load/vec4 v000001aace594700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.33, 8;
    %load/vec4 v000001aace595ef0_0;
    %load/vec4 v000001aace595f90_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v000001aace595950, 4;
    %store/vec4 v000001aace596530_0, 0, 32;
    %load/vec4 v000001aace595ef0_0;
    %load/vec4 v000001aace595e50_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v000001aace596030, 4;
    %store/vec4 v000001aace596f30_0, 0, 32;
    %jmp T_9.34;
T_9.33 ;
    %load/vec4 v000001aace595ef0_0;
    %load/vec4 v000001aace595f90_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v000001aace595950, 4;
    %store/vec4 v000001aace596f30_0, 0, 32;
    %load/vec4 v000001aace595ef0_0;
    %load/vec4 v000001aace595e50_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v000001aace596030, 4;
    %store/vec4 v000001aace596530_0, 0, 32;
T_9.34 ;
    %load/vec4 v000001aace595ef0_0;
    %store/vec4 v000001aace596a30_0, 0, 32;
    %load/vec4 v000001aace595ef0_0;
    %store/vec4 v000001aace596cb0_0, 0, 32;
    %load/vec4 v000001aace595ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001aace596e90_0, 0, 32;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001aace5965d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aace595090_0, 0, 1;
    %jmp T_9.32;
T_9.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aace5960d0_0, 0, 1;
T_9.32 ;
T_9.28 ;
    %jmp T_9.12;
T_9.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aace595090_0, 0, 1;
    %load/vec4 v000001aace596490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.35, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001aace5965d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aace595090_0, 0, 1;
T_9.35 ;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001aace447e50;
T_10 ;
    %wait E_000001aace4be240;
    %load/vec4 v000001aace596ad0_0;
    %cmpi/e 9, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_10.0, 8;
    %load/vec4 v000001aace596530_0;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %assign/vec4 v000001aace596210_0, 0;
    %load/vec4 v000001aace596ad0_0;
    %cmpi/e 9, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_10.2, 8;
    %load/vec4 v000001aace596a30_0;
    %jmp/1 T_10.3, 8;
T_10.2 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.3, 8;
 ; End of false expr.
    %blend;
T_10.3;
    %assign/vec4 v000001aace5953b0_0, 0;
    %load/vec4 v000001aace596ad0_0;
    %cmpi/e 9, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_10.4, 8;
    %load/vec4 v000001aace596f30_0;
    %jmp/1 T_10.5, 8;
T_10.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.5, 8;
 ; End of false expr.
    %blend;
T_10.5;
    %assign/vec4 v000001aace5959f0_0, 0;
    %load/vec4 v000001aace596ad0_0;
    %cmpi/e 9, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_10.6, 8;
    %load/vec4 v000001aace596cb0_0;
    %jmp/1 T_10.7, 8;
T_10.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.7, 8;
 ; End of false expr.
    %blend;
T_10.7;
    %assign/vec4 v000001aace5962b0_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001aace491110;
T_11 ;
    %wait E_000001aace4bd200;
    %load/vec4 v000001aace4d4990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001aace4d51b0_0;
    %load/vec4 v000001aace4d3c70_0;
    %pad/u 21;
    %ix/vec4 4;
    %store/vec4a v000001aace4d43f0, 4, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001aace453f60;
T_12 ;
    %wait E_000001aace4be740;
    %load/vec4 v000001aace593e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aace591890_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001aace5943e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001aace593bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aace594480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aace593f80_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001aace591cf0_0;
    %assign/vec4 v000001aace591890_0, 0;
    %load/vec4 v000001aace594f20_0;
    %assign/vec4 v000001aace5943e0_0, 0;
    %load/vec4 v000001aace593760_0;
    %assign/vec4 v000001aace593bc0_0, 0;
    %load/vec4 v000001aace5940c0_0;
    %assign/vec4 v000001aace594480_0, 0;
    %load/vec4 v000001aace5939e0_0;
    %assign/vec4 v000001aace593f80_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001aace453f60;
T_13 ;
    %wait E_000001aace4bd6c0;
    %load/vec4 v000001aace594ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000001aace5947a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000001aace594f20_0, 0, 10;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v000001aace5943e0_0;
    %addi 1, 0, 10;
    %store/vec4 v000001aace594f20_0, 0, 10;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001aace5943e0_0;
    %store/vec4 v000001aace594f20_0, 0, 10;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001aace453f60;
T_14 ;
    %wait E_000001aace4be000;
    %load/vec4 v000001aace594ac0_0;
    %load/vec4 v000001aace5947a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000001aace5933a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000001aace593760_0, 0, 10;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v000001aace593bc0_0;
    %addi 1, 0, 10;
    %store/vec4 v000001aace593760_0, 0, 10;
T_14.3 ;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001aace593bc0_0;
    %store/vec4 v000001aace593760_0, 0, 10;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001aace4d93b0;
T_15 ;
    %pushi/vec4 300, 0, 32;
    %store/vec4 v000001aace596d50_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_000001aace4d93b0;
T_16 ;
    %wait E_000001aace4bde80;
    %load/vec4 v000001aace598f40_0;
    %store/vec4 v000001aace598d60_0, 0, 32;
    %load/vec4 v000001aace598cc0_0;
    %store/vec4 v000001aace598900_0, 0, 32;
    %load/vec4 v000001aace598720_0;
    %store/vec4 v000001aace598a40_0, 0, 32;
    %load/vec4 v000001aace597b40_0;
    %store/vec4 v000001aace597a00_0, 0, 32;
    %load/vec4 v000001aace597fa0_0;
    %store/vec4 v000001aace598680_0, 0, 32;
    %load/vec4 v000001aace598400_0;
    %store/vec4 v000001aace5978c0_0, 0, 32;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001aace4d93b0;
T_17 ;
    %wait E_000001aace4bdac0;
    %load/vec4 v000001aace598e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v000001aace595630_0;
    %load/vec4 v000001aace595130_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001aace5987c0_0, 0, 19;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001aace598ea0_0;
    %load/vec4 v000001aace598860_0;
    %parti/s 9, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001aace5987c0_0, 0, 19;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001aace4d93b0;
T_18 ;
    %wait E_000001aace4be1c0;
    %load/vec4 v000001aace598360_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.0, 8;
    %load/vec4 v000001aace598180_0;
    %load/vec4 v000001aace598180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001aace598180_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %assign/vec4 v000001aace5956d0_0, 0;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001aace4d93b0;
T_19 ;
    %load/vec4 v000001aace5976e0_0;
    %inv;
    %store/vec4 v000001aace5976e0_0, 0, 1;
    %delay 1000, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_000001aace4d93b0;
T_20 ;
    %wait E_000001aace4bd200;
    %load/vec4 v000001aace5980e0_0;
    %assign/vec4 v000001aace597780_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_000001aace4d93b0;
T_21 ;
    %wait E_000001aace4bd200;
    %load/vec4 v000001aace5985e0_0;
    %load/vec4 v000001aace597780_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %vpi_call 2 127 "$display", "triangle done" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aace5970a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001aace597320_0, 0, 2;
T_21.0 ;
    %load/vec4 v000001aace597320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %jmp T_21.4;
T_21.2 ;
    %load/vec4 v000001aace597780_0;
    %addi 9, 0, 8;
    %store/vec4 v000001aace5980e0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001aace597320_0, 0, 2;
    %jmp T_21.4;
T_21.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aace5970a0_0, 0, 1;
    %jmp T_21.4;
T_21.4 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21;
    .scope S_000001aace4d93b0;
T_22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aace597500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aace5976e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aace595c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aace598e00_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aace595c70_0, 0, 1;
    %delay 36000, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001aace597780_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001aace5980e0_0, 0, 8;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aace598e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aace5970a0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aace5970a0_0, 0, 1;
    %delay 4000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aace598e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aace597500_0, 0, 1;
    %delay 2431504384, 46;
    %vpi_call 2 165 "$finish" {0 0 0};
    %end;
    .thread T_22;
    .scope S_000001aace4d93b0;
T_23 ;
    %vpi_call 2 169 "$monitor", "x=%d,y=%d", v000001aace595630_0, v000001aace595130_0 {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "master_circ.v";
    "video_buffer.v";
    "ROM_TO_RAM_LOADER.v";
    "RAM.v";
    "ROM.v";
    "Vga_Sync.v";
    "filled_tris.v";
    "LINE_MODULE.v";
