
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001584                       # Number of seconds simulated
sim_ticks                                  1583690500                       # Number of ticks simulated
final_tick                                 1583690500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  23757                       # Simulator instruction rate (inst/s)
host_op_rate                                    23757                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               37623727                       # Simulator tick rate (ticks/s)
host_mem_usage                                 676652                       # Number of bytes of host memory used
host_seconds                                    42.09                       # Real time elapsed on the host
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1000000                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         1597312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          328384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1925696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      1597312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1597312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       199616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          199616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            24958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             5131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               30089                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          3119                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3119                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst         1008601112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          207353646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1215954759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst    1008601112                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1008601112                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       126044830                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            126044830                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       126044830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst        1008601112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         207353646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1341999589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       30089                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3119                       # Number of write requests accepted
system.mem_ctrls.readBursts                     30089                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3119                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1909184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  194176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1925696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               199616                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    258                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    53                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              336                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1583640000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 30089                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3119                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   21576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7530                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    278.973705                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   186.246835                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   263.767118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2259     30.00%     30.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2096     27.84%     57.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1182     15.70%     73.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          655      8.70%     82.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          394      5.23%     87.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          273      3.63%     91.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          192      2.55%     93.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          128      1.70%     95.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          351      4.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7530                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     160.643243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    103.299934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    161.834699                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             54     29.19%     29.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           51     27.57%     56.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           22     11.89%     68.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           19     10.27%     78.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           13      7.03%     85.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           11      5.95%     91.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            7      3.78%     95.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            3      1.62%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            2      1.08%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.54%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.54%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           185                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.400000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.378024                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.879723                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              151     81.62%     81.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.08%     82.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               25     13.51%     96.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      3.24%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           185                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    304912750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               864244000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  149155000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10221.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28971.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1205.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       122.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1215.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    126.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    22988                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2334                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.13                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      47688.51                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE        5590750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF        52780000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT      1522536000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.throughput                   1341999589                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq               26746                       # Transaction distribution
system.membus.trans_dist::ReadResp              26746                       # Transaction distribution
system.membus.trans_dist::Writeback              3119                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3343                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3343                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        49916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        13381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  63297                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      1597312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       528000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total             2125312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                2125312                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy            65150000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          234238494                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy           48103744                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.0                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups                  240218                       # Number of BP lookups
system.cpu.branchPred.condPredicted            175934                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             85876                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               130483                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   63566                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             48.715925                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   14843                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       208083                       # DTB read hits
system.cpu.dtb.read_misses                         21                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                   208104                       # DTB read accesses
system.cpu.dtb.write_hits                      144100                       # DTB write hits
system.cpu.dtb.write_misses                        29                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                  144129                       # DTB write accesses
system.cpu.dtb.data_hits                       352183                       # DTB hits
system.cpu.dtb.data_misses                         50                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                   352233                       # DTB accesses
system.cpu.itb.fetch_hits                      168831                       # ITB hits
system.cpu.itb.fetch_misses                       711                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  169542                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   49                       # Number of system calls
system.cpu.numCycles                          3167382                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.branch_predictor.predictedTaken        96216                       # Number of Branches Predicted As Taken (True).
system.cpu.branch_predictor.predictedNotTaken       144002                       # Number of Branches Predicted As Not Taken (False).
system.cpu.regfile_manager.intRegFileReads       848743                       # Number of Reads from Int. Register File
system.cpu.regfile_manager.intRegFileWrites       660322                       # Number of Writes to Int. Register File
system.cpu.regfile_manager.intRegFileAccesses      1509065                       # Total Accesses (Read+Write) to the Int. Register File
system.cpu.regfile_manager.floatRegFileReads         2038                       # Number of Reads from FP Register File
system.cpu.regfile_manager.floatRegFileWrites         1273                       # Number of Writes to FP Register File
system.cpu.regfile_manager.floatRegFileAccesses         3311                       # Total Accesses (Read+Write) to the FP Register File
system.cpu.regfile_manager.regForwards         337163                       # Number of Registers Read Through Forwarding Logic
system.cpu.agen_unit.agens                     358567                       # Number of Address Generations
system.cpu.execution_unit.predictedTakenIncorrect        54669                       # Number of Branches Incorrectly Predicted As Taken.
system.cpu.execution_unit.predictedNotTakenIncorrect        30517                       # Number of Branches Incorrectly Predicted As Not Taken).
system.cpu.execution_unit.mispredicted          85186                       # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.predicted             85971                       # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.mispredictPct     49.770678                       # Percentage of Incorrect Branches Predicts
system.cpu.execution_unit.executions           622025                       # Number of Instructions Executed.
system.cpu.mult_div_unit.multiplies                33                       # Number of Multipy Operations Executed
system.cpu.mult_div_unit.divides                    0                       # Number of Divide Operations Executed
system.cpu.contextSwitches                          1                       # Number of context switches
system.cpu.threadCycles                       1306518                       # Total Number of Cycles A Thread Was Active in CPU (Per-Thread)
system.cpu.smtCycles                                0                       # Total number of cycles that the CPU was in SMT-mode
system.cpu.timesIdled                           30487                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         2174351                       # Number of cycles cpu's stages were not processed
system.cpu.runCycles                           993031                       # Number of cycles cpu stages are processed.
system.cpu.activity                         31.351791                       # Percentage of cycles cpu is active
system.cpu.comLoads                            208059                       # Number of Load instructions committed
system.cpu.comStores                           142763                       # Number of Store instructions committed
system.cpu.comBranches                         171152                       # Number of Branches instructions committed
system.cpu.comNops                              38481                       # Number of Nop instructions committed
system.cpu.comNonSpec                              49                       # Number of Non-Speculative instructions committed
system.cpu.comInts                             434732                       # Number of Integer instructions committed
system.cpu.comFloats                              663                       # Number of Floating Point instructions committed
system.cpu.committedInsts                     1000000                       # Number of Instructions committed (Per-Thread)
system.cpu.committedOps                       1000000                       # Number of Ops committed (Per-Thread)
system.cpu.smtCommittedInsts                        0                       # Number of SMT Instructions committed (Per-Thread)
system.cpu.committedInsts_total               1000000                       # Number of Instructions committed (Total)
system.cpu.cpi                               3.167382                       # CPI: Cycles Per Instruction (Per-Thread)
system.cpu.smt_cpi                                nan                       # CPI: Total SMT-CPI
system.cpu.cpi_total                         3.167382                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.315718                       # IPC: Instructions Per Cycle (Per-Thread)
system.cpu.smt_ipc                                nan                       # IPC: Total SMT-IPC
system.cpu.ipc_total                         0.315718                       # IPC: Total IPC of All Threads
system.cpu.stage0.idleCycles                  2458408                       # Number of cycles 0 instructions are processed.
system.cpu.stage0.runCycles                    708974                       # Number of cycles 1+ instructions are processed.
system.cpu.stage0.utilization               22.383596                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage1.idleCycles                  2618487                       # Number of cycles 0 instructions are processed.
system.cpu.stage1.runCycles                    548895                       # Number of cycles 1+ instructions are processed.
system.cpu.stage1.utilization               17.329612                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage2.idleCycles                  2596697                       # Number of cycles 0 instructions are processed.
system.cpu.stage2.runCycles                    570685                       # Number of cycles 1+ instructions are processed.
system.cpu.stage2.utilization               18.017562                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage3.idleCycles                  2929537                       # Number of cycles 0 instructions are processed.
system.cpu.stage3.runCycles                    237845                       # Number of cycles 1+ instructions are processed.
system.cpu.stage3.utilization                7.509198                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage4.idleCycles                  2557699                       # Number of cycles 0 instructions are processed.
system.cpu.stage4.runCycles                    609683                       # Number of cycles 1+ instructions are processed.
system.cpu.stage4.utilization               19.248799                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.icache.tags.replacements             24446                       # number of replacements
system.cpu.icache.tags.tagsinuse           501.107946                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              136621                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             24958                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.474036                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         449905250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   501.107946                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.978726                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.978726                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          200                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          163                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            362534                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           362534                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       136621                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          136621                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        136621                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           136621                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       136621                       # number of overall hits
system.cpu.icache.overall_hits::total          136621                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        32167                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         32167                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        32167                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          32167                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        32167                       # number of overall misses
system.cpu.icache.overall_misses::total         32167                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1658657238                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1658657238                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1658657238                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1658657238                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1658657238                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1658657238                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       168788                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       168788                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       168788                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       168788                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       168788                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       168788                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.190576                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.190576                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.190576                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.190576                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.190576                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.190576                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 51563.939379                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51563.939379                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 51563.939379                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51563.939379                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 51563.939379                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51563.939379                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         8677                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          142                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               118                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    73.533898                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    23.666667                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         7209                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7209                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         7209                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7209                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         7209                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7209                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        24958                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        24958                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        24958                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        24958                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        24958                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        24958                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1247479006                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1247479006                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1247479006                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1247479006                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1247479006                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1247479006                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.147866                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.147866                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.147866                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.147866                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.147866                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.147866                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 49983.131902                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49983.131902                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 49983.131902                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49983.131902                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 49983.131902                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49983.131902                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements              4107                       # number of replacements
system.cpu.dcache.tags.tagsinuse           999.361516                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              333113                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5131                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.921653                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         254038750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   999.361516                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.975939                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.975939                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          655                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          228                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            706775                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           706775                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       203095                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          203095                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       124447                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         124447                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         2783                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2783                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         2788                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2788                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        327542                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           327542                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       327542                       # number of overall hits
system.cpu.dcache.overall_hits::total          327542                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2176                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2176                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        15528                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15528                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        17704                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          17704                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        17704                       # number of overall misses
system.cpu.dcache.overall_misses::total         17704                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    120883744                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    120883744                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    854672000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    854672000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       168750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       168750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    975555744                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    975555744                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    975555744                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    975555744                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       205271                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       205271                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       139975                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       139975                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         2788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         2788                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2788                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       345246                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       345246                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       345246                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       345246                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.010601                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010601                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.110934                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.110934                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.001793                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001793                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.051279                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.051279                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.051279                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.051279                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55553.191176                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55553.191176                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55040.700670                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55040.700670                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        33750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        33750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 55103.690917                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55103.690917                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 55103.690917                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55103.690917                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        35569                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1368                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.000731                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         3119                       # number of writebacks
system.cpu.dcache.writebacks::total              3119                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          363                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          363                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        12215                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        12215                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        12578                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12578                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        12578                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12578                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1813                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1813                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3313                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3313                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         5126                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5126                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         5126                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5126                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    100371506                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    100371506                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    181692500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    181692500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       153250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       153250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    282064006                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    282064006                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    282064006                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    282064006                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008832                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008832                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.023669                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023669                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.001793                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.001793                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.014847                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014847                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.014847                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014847                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55362.110314                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55362.110314                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 54842.287957                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54842.287957                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        30650                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        30650                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 55026.142411                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55026.142411                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 55026.142411                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55026.142411                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
