% -*-bibtex-*- This is a BibTeX document.
% $Id: unread.bib,v 1.6 1998-10-06 07:25:02 cananian Exp $
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%% Various journal and conference string definitions:
@string{CACM = {Communications of the ACM}}
@string{ACM =  {ACM}}
@string{IEEE = {IEEE}}
@string{ICCAD  = "Proceedings of the {IEEE}/{ACM} International Conference on
                  Computer Aided Design ({ICCAD})"}
@string{PLDI93 = "Proceedings of the {ACM} {SIGPLAN} '93 Conference on
                  Programming Language Design and Implementation ({PLDI})"}
@string{PLDI94 = "Proceedings of the {ACM} {SIGPLAN} '94 Conference on
                  Programming Language Design and Implementation ({PLDI})"}
@string{PLDI95 = "Proceedings of the {ACM} {SIGPLAN} '95 Conference on
                  Programming Language Design and Implementation ({PLDI})"}
@string{PLDI96 = "Proceedings of the {ACM} {SIGPLAN} '96 Conference on
                  Programming Language Design and Implementation ({PLDI})"}
@string{PLDI97 = "Proceedings of the {ACM} {SIGPLAN} '97 Conference on
                  Programming Language Design and Implementation ({PLDI})"}
@string{POPL94 = "Proceedings of the 21st {ACM} Symposium on Principles
                  of Programming Languages ({POPL})"}
@string{POPL98 = "Proceedings of the 25th {ACM} Symposium on Principles
                  of Programming Languages ({POPL})"}
@string{TOPLAS = "{ACM} Transactions on Programming Languages and Systems"}
@string{ASIAN97 = "Advances in Computing Science --- ASIAN '97.  Third
                  Asian Computing Conference.  Proceedings"}
@string{TACAS97 = "Tools and Algorithms for the Construction and
                  Analysis of Systems.  Third International Workshop,
                  TACAS '97.  Proceedings"}
@string{CRYPTO97 = "Proc.\ CRYPTO 97"}
@string{EUROCRYPT97 = {Proc.\ EUROCRYPT 97}}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% papers to read.

@InProceedings{knobe98:arrayssa,
  author = 	 {Kathleen Knobe and Vivek Sarkar},
  title = 	 {Array {SSA} Form and its use in Parallelization},
  booktitle = 	 POPL98,
  year =	 1998,
  address =	 {San Diego, California},
  month =	 jan,
  pages =	 {107-120},
  url = 	 {http://www.acm.org/pubs/citations/proceedings/plan/268946/p107-knobe/},
  annote =	 {haven't read}
}

@InProceedings{cytron93:mayalias,
  author = 	 {Ron Cytron and Reid Gershbein},
  title = 	 {Efficient Accomodation of May-Alias Information in
                  {SSA} Form},
  booktitle = 	 PLDI93,
  year =	 1993,
  address =	 {Albuquerque, New Mexico},
  month =	 jun,
  pages =	 {36-45},
  url = 	 {http://www.acm.org/pubs/citations/proceedings/pldi/155090/p36-cytron/},
  annote =	 {haven't read}
}

@InProceedings{johnson93:depend,
  author = 	 {Richard Johnson and Keshav Pingali},
  title = 	 {Dependence-Based Program Analysis},
  booktitle = 	 PLDI93,
  year =	 1993,
  address =	 {Albuquerque, New Mexico},
  month =	 jun,
  pages =	 {78-89},
  url = 	 {http://www.acm.org/pubs/citations/proceedings/pldi/155090/p78-johnson/},
  annote =	 {haven't read}
}

@InProceedings{johnson94:pst,
  author = 	 {Richard Johnson and David Pearson and Keshav Pingali},
  title = 	 {The Program Structure Tree: Computing Control
                  Regions in Linear Time},
  booktitle = 	 PLDI94,
  year =	 1994,
  address =	 {Orlando, Florida},
  month =	 jun,
  pages =	 {171-185},
  url = 	 {http://www.acm.org/pubs/citations/proceedings/pldi/178243/p171-johnson/},
  annote =	 {haven't read}
}

@InProceedings{bilardi96:ctrldep,
  author = 	 {Gianfranco Bilardi and Keshav Pingali},
  title = 	 {A Framework for Generalized Control Dependence},
  booktitle = 	 PLDI96,
  year =	 1996,
  address =	 {Philadelphia, Pennsylvania},
  month =	 may,
  pages =	 {291-300},
  url =		 {http://www.acm.org/pubs/citations/proceedings/pldi/231379/p291-bilardi/},
  annote =	 {haven't read}
}

@Unpublished{briggs97:ssa,
  author = 	 {Preston Briggs and Keith D. Cooper and Timothy
                  J. Harvey and L. Taylor Simpson},
  title = 	 {Practical Improvements to the Construction and
                  Destruction of Static Single Assignment Form},
  note = 	 {Submitted for publication},
  year =	 1997,
  month =	 may,
  url =		 {http://www.cs.rice.edu/~harv/ssa.ps},
  annote =	 {haven't read yet}
}

% Haven't fetched hardcopy yet.

@InProceedings{chow96:hssa,
  author = 	 {F. Chow and S. Chan and S. Liu and R. Lo and M Streich},
  title = 	 {Effective Representation of Aliases and Indirect
                  Memory Operations in {SSA} form},
  booktitle = 	 {Proceedings of the Sixth International Conference on
                  Compiler Construction},
  year =	 1996,
  month =	 apr,
  pages =	 {253-267},
  annote =	 {Haven't fetched from library yet}
}

@InProceedings{scholl97:bddsim,
  author = 	 {Christoph Scholl and Rolf Dreschsler and Bernd Becker},
  title = 	 {Functional Simulation Using Binary Decision Diagrams},
  booktitle = 	 ICCAD,
  year =	 1997,
  address =	 {San Jose, California},
  month =	 nov,
  pages =	 {8-12},
  url =		 {http://www.acm.org/pubs/citations/proceedings/dac/266388/p8-scholl/},
  annote =	 {Haven't read yet. Looks promising}
}

@Article{yasue96:dataflow,
  author = 	 {T. Yasue and Y. Muraoka},
  title = 	 {A Compiling Technique for Dataflow machines: new
                  algorithm for optimum translation from control flow
                  graph into dataflow graph},
  journal = 	 {Systems and Computers in Japan},
  year = 	 1996,
  volume =	 27,
  number =	 4,
  month =	 apr,
  pages =	 {12-24},
  annote =	 {Looks promising.  Hopefully it will be intelligible}
}

@Article{yasue95:dataflow,
  author = 	 {T. Yasue and Y. Muraoka},
  title = 	 {A compiling technique for dataflow machines: new
                  algorithm for optimum translation from control flow
                  graph into dataflow graph},
  journal = 	 {Transactions of the Institute of Electronics,
                  Information, and Communication Engineers D-I},
  year = 	 1995,
  volume =	 {J78D-I},
  number =	 2,
  month =	 feb,
  pages =	 {189-199},
  annote =	 {Same as above}
}

@Article{malik93:retiming,
  author = 	 {Sharad Malik and K. J. Singh and Robert K. Brayton and
                  Alberto Sangiovanni-Vincentelli},
  title = 	 {Performance Optimization of Pipelined Logic Circuits
                  Using Peripheral Retiming and Resynthesis},
  journal = 	 {{IEEE} Transactions on Computer-Aided
                  Design of Integrated Circuits and Systems},
  year = 	 1993,
  volume =	 12,
  number =	 5,
  month =	 may,
  pages =	 {568-578},
  annote =	 {Haven't fetched from the library yet}
}

@InProceedings{fiduccia82:fm,
  author = 	 {C. M. Fiduccia and R. M. Mattheyses},
  title = 	 {A Linear-Time Heuristic for Improved Network Partitions},
  booktitle = 	 {Design Automation Conference},
  year =	 1982,
  pages =	 {241-247},
  annote =	 {Source for the FM partitioning algorithm, reference
                  in the 'Replication for logic bipartitioning'
                  paper. Haven't fetched}
}

@InProceedings{hauck95:strawman,
  author = 	 {S. Hauck and G. Borriello},
  title = 	 {An Evaluation of Bipartitioning Techniques},
  booktitle = 	 {Chapel Hill Conference on Advanced Research in VLSI},
  year =	 1995,
  month =	 mar,
  pages =	 {383-402},
  annote =	 {Source of the 'Strawman' partitioning algorithm,
                  which (apparently) has the best published results.
                  There is also a University of Washington PhD thesis
                  by Hauck titled 'Multi-FPGA Systems' (Dept of CSE)
                  that describes the algorithm. Haven't fetched}
}

@Article{padua86:loop,
  author = 	 {D. A. Padua and M. Wolfe},
  title = 	 {Advanced Compiler Optimizations for Supercomputers},
  journal = 	 {Communications of the {ACM}},
  year = 	 1986,
  volume =	 29,
  number =	 12,
  month =	 dec,
  pages =	 {118-1201},
  annote =	 {Haven't fetched.  Loop distribution and Loop
                  interchanging.  Referenced in the 'beyond induction
                  variables' paper}
}

%%%%%%%%%%% Interesting asynchronous design papers.

@Article{woods97:amulet1,
  author = 	 {J.V. Woods and P. Day and S.B. Furber and
                  J.D. Garside and N.C. Paver and S. Temple},
  title = 	 {{AMULET1}: an asynchronous {ARM} microprocessor},
  journal = 	 {IEEE Transactions on Computers},
  year = 	 1997,
  volume =	 46,
  number =	 4,
  pages =	 {385-398},
  month =	 apr,
  annote =	 {``An asynchronous implementation of the ARM
                  microprocessor has been developed using an 
                  approach based on Sutherland's Micropipelines'' }
}

@InProceedings{takamura97:titac2,
  author = 	 {A. Takamura and M. Kuwako and M. Imai and T. Fujii
                  and M. Ozawa and I. Fukasaku and Y. Ueno and T. Nanya},
  title = 	 {{TITAC-2}: an asynchronous 32-bit microprocessor
                  based on scalable-delay-insensitive model},
  booktitle = 	 {1997 IEEE International Conference on Computer
                  Design. VLSI in Computers and Processors.  ICCD
                  '97.  Proceedings},
  pages =	 {288-294},
  year =	 1997,
  address =	 {Austin, Texas},
  month =	 oct,
  annote =	 {``This paper proposes a new delay model, the
                  scalable-delay-insensitive (SDI) model, for 
                  dependable and high-performance asynchronous VLSI
                  system design. Then, based on the SDI
                  model, the paper presents the design, chip
                  implementation, and evaluation results of a 32-bit 
                  asynchronous microprocessor TITAC-2 whose
                  instruction set is based on the MIPS R2000''}
}

@InProceedings{tan98:async_vhdl,
  author = 	 {S.-Y. Tan and S.B. Furber and Wen-Fang Yen},
  title = 	 {The design of an asynchronous {VHDL} synthesizer},
  booktitle = 	 {Design, Automation and Test in Europe, 1998.  Proceedings},
  pages =	 {44-51},
  year =	 1998,
  address =	 {Paris, France},
  month =	 feb,
  annote =	 {``This paper presents a straightforward approach for
                  synthesizing a standard VHDL description of an
                  asynchronous circuit from a behavioural VHDL
                  description. The asynchronous circuit style is based
                  on 'micropipelines', a style currently used to
                  develop asynchronous microprocessors at Manchester
                  University''}
}

@Article{kantabutra94:async_cmos,
  author = 	 {V. Kantabutra and A.G. Andreou},
  title = 	 {A state assignment approach to asynchronous {CMOS}
                  circuit design},
  journal = 	 {IEEE Transactions on Computers},
  year = 	 1994,
  volume =	 43,
  number =	 4,
  pages =	 {460-469},
  month =	 apr,
  annote =	 {``Present a new algorithm for state assignment in
                  asynchronous circuits so that for each circuit state
                  transition, only one (secondary) state variable
                  switches''}
}

@Article{o'leary97:emulate,
  author = 	 {J. O'Leary and G. Brown},
  title = 	 {Synchronous emulation of asynchronous circuits},
  journal = 	 {IEEE Transactions on Computer-Aided Design of
                  Integrated Circuits and Systems},
  year = 	 1997,
  volume =	 16,
  number =	 2,
  pages =	 {205-209},
  month =	 feb,
  annote =	 {``We present a novel approach to prototyping
                  asynchronous circuits which uses clocked field
                  programmable gate arrays (FPGAs). Unlike other
                  proposed techniques for implementing 
                  asynchronous circuits on FPGAs, our method does not
                  attempt to preserve the pure asynchronous 
                  nature of the circuit. Rather, it preserves the
                  communication behavior of the circuits and uses 
                  synchronous duals for common asynchronous modules''}
}

@InProceedings{furber96:return,
  author = 	 {S.B. Furber},
  title = 	 {The return of asynchronous logic},
  booktitle = 	 {International Test Conference, 1996. Proceedings},
  pages =	 938,
  year =	 1996,
  address =	 {Washington, DC},
  month =	 oct,
  annote =	 {``There is now compelling evidence that asynchronous
                  design is, indeed, feasible on CMOS VLSI,
                  since several complex asynchronous chips have been
                  built and shown to work''}
}

@InProceedings{mariani97:cmos_ternary,
  author = 	 {R. Mariani and R. Roncella and R. Saletti and P. Terreni},
  title = 	 {On the realisation of delay-insensitive asynchronous
                  circuits with {CMOS} ternary logic},
  booktitle = 	 {Third International Symposium on Advanced Research
                  in Asynchronous Circuits and Systems, 1997.  Proceedings},
  pages =	 {54-62},
  year =	 1997,
  address =	 {Eindhoven, Netherlands},
  month =	 apr,
  annote =	 {``The realisation of Delay-Insensitive (DI)
                  asynchronous circuits with a CMOS ternary logic is
                  described. The main advantage of ternary logic is
                  the easy realisation of a handshake protocol that
                  significantly reduces the communication requirement,
                  one of the major drawback of asynchronous logic''}
}

@InProceedings{baake97:aync_method,
  author = 	 {U. Baake and M. Ernst and S.A. Huss},
  title = 	 {An integrated design methodology for asynchronous
                  circuit engineering},
  booktitle = 	 {Proceedings of 1997 IEEE International Symposium on
                  Circuits and Systems, ISCAS '97},
  pages =	 {1836-1839},
  year =	 1997,
  volume =	 3,
  address =	 {Hong Kong},
  month =	 jun,
  annote =	 {``[W]e propose a methodology, starting from a formal
                  Petri-net based specification model that allows
                  analysis and validation of these specifications and
                  resulting in VHDL based netlists''}
}

@InProceedings{christensen98:tr4101,
  author = 	 {K.T. Christensen and P. Jensen and P. Korger and J. Sparso},
  title = 	 {The design of an asynchronous TinyRISC TR4101
                  microprocessor core},
  booktitle = 	 {Fourth International Symposium on Advanced Research
                  in Asynchronous Circuits and Systems, 1998.  Proceedings},
  pages =	 {108-119},
  year =	 1998,
  address =	 {San Diego, California},
  month =	 mar # "--" # apr,
  annote =	 {``This paper presents the design of an asynchronous
                  version of the TR4101 embedded microprocessor core
                  developed by LSI Logic Inc. The asynchronous
                  processor, called ARISC, was designed using the same
                  CAD tools and the same standard cell library that
                  was used to implement the TR4101''}
}

@Article{david92:boolean,
  author = 	 {Ilana David and Ran Ginosar and Michael Yoeli},
  title = 	 {An efficient implementation of Boolean functions as
                  self-timed circuits},
  journal = 	 {{IEEE} Transactions on Computers},
  year = 	 1992,
  volume =	 41,
  pages =	 {2-11},
  month =	 jan,
  annote =	 {Same author as the Kin paper, but it may be rather old.}
}

