Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Wed May 18 16:32:02 2022
| Host         : ubuntu running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_methodology -file rocketchip_wrapper_methodology_drc_routed.rpt -rpx rocketchip_wrapper_methodology_drc_routed.rpx
| Design       : rocketchip_wrapper
| Device       : xczu9eg-ffvb1156-2-i
| Speed File   : -2
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 115
+-----------+----------+-----------------------------------------------------------+------------+
| Rule      | Severity | Description                                               | Violations |
+-----------+----------+-----------------------------------------------------------+------------+
| SYNTH-5   | Warning  | Mapped onto distributed RAM because of timing constraints | 2          |
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal                | 48         |
| SYNTH-10  | Warning  | Wide multiplier                                           | 12         |
| SYNTH-11  | Warning  | DSP output not registered                                 | 2          |
| SYNTH-13  | Warning  | combinational multiplier                                  | 2          |
| SYNTH-16  | Warning  | Address collision                                         | 48         |
| TIMING-17 | Warning  | Non-clocked sequential cell                               | 1          |
+-----------+----------+-----------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-5#1 Warning
Mapped onto distributed RAM because of timing constraints  
The instance top/target/tile/frontend/BTB/_T_1386_reg_0_255_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#2 Warning
Mapped onto distributed RAM because of timing constraints  
The instance top/target/tile/frontend/BTB/_T_1386_reg_256_511_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/data/data_arrays_0_0_reg_bram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/data/data_arrays_0_10_reg_bram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#3 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/data/data_arrays_0_11_reg_bram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#4 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/data/data_arrays_0_12_reg_bram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#5 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/data/data_arrays_0_13_reg_bram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#6 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/data/data_arrays_0_14_reg_bram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#7 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/data/data_arrays_0_15_reg_bram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#8 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/data/data_arrays_0_16_reg_bram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#9 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/data/data_arrays_0_17_reg_bram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#10 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/data/data_arrays_0_18_reg_bram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#11 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/data/data_arrays_0_19_reg_bram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#12 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/data/data_arrays_0_1_reg_bram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#13 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/data/data_arrays_0_20_reg_bram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#14 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/data/data_arrays_0_21_reg_bram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#15 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/data/data_arrays_0_22_reg_bram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#16 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/data/data_arrays_0_23_reg_bram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#17 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/data/data_arrays_0_24_reg_bram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#18 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/data/data_arrays_0_25_reg_bram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#19 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/data/data_arrays_0_26_reg_bram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#20 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/data/data_arrays_0_27_reg_bram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#21 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/data/data_arrays_0_28_reg_bram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#22 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/data/data_arrays_0_29_reg_bram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#23 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/data/data_arrays_0_2_reg_bram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#24 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/data/data_arrays_0_30_reg_bram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#25 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/data/data_arrays_0_31_reg_bram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#26 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/data/data_arrays_0_3_reg_bram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#27 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/data/data_arrays_0_4_reg_bram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#28 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/data/data_arrays_0_5_reg_bram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#29 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/data/data_arrays_0_6_reg_bram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#30 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/data/data_arrays_0_7_reg_bram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#31 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/data/data_arrays_0_8_reg_bram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#32 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/data/data_arrays_0_9_reg_bram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#33 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/tag_array_0_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#34 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/tag_array_1_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#35 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/tag_array_2_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#36 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/dcache/tag_array_3_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#37 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/frontend/icache/data_arrays_0_0_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#38 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/frontend/icache/data_arrays_0_1_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#39 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/frontend/icache/data_arrays_0_2_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#40 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/frontend/icache/data_arrays_0_3_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#41 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/frontend/icache/data_arrays_1_0_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#42 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/frontend/icache/data_arrays_1_1_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#43 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/frontend/icache/data_arrays_1_2_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#44 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/frontend/icache/data_arrays_1_3_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#45 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/frontend/icache/tag_array_0_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#46 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/frontend/icache/tag_array_1_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#47 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/frontend/icache/tag_array_2_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#48 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance top/target/tile/frontend/icache/tag_array_3_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at top/target/tile/core/div/_T_118 of size 9x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at top/target/tile/core/div/_T_118__0 of size 9x14, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at top/target/tile/core/div/_T_118__1 of size 9x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#4 Warning
Wide multiplier  
Detected multiplier at top/target/tile/core/div/_T_118__2 of size 9x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#5 Warning
Wide multiplier  
Detected multiplier at top/target/tile/fpuOpt/FPUFMAPipe/fma/_T_14 of size 18x20, it is decomposed from a wide multipler into 10 DSP blocks.
Related violations: <none>

SYNTH-10#6 Warning
Wide multiplier  
Detected multiplier at top/target/tile/fpuOpt/FPUFMAPipe/fma/_T_14__0 of size 20x18, it is decomposed from a wide multipler into 10 DSP blocks.
Related violations: <none>

SYNTH-10#7 Warning
Wide multiplier  
Detected multiplier at top/target/tile/fpuOpt/FPUFMAPipe/fma/_T_14__2 of size 18x20, it is decomposed from a wide multipler into 10 DSP blocks.
Related violations: <none>

SYNTH-10#8 Warning
Wide multiplier  
Detected multiplier at top/target/tile/fpuOpt/FPUFMAPipe/fma/_T_14__3 of size 18x18, it is decomposed from a wide multipler into 10 DSP blocks.
Related violations: <none>

SYNTH-10#9 Warning
Wide multiplier  
Detected multiplier at top/target/tile/fpuOpt/FPUFMAPipe/fma/_T_14__4 of size 20x18, it is decomposed from a wide multipler into 10 DSP blocks.
Related violations: <none>

SYNTH-10#10 Warning
Wide multiplier  
Detected multiplier at top/target/tile/fpuOpt/FPUFMAPipe/fma/_T_14__5 of size 18x18, it is decomposed from a wide multipler into 10 DSP blocks.
Related violations: <none>

SYNTH-10#11 Warning
Wide multiplier  
Detected multiplier at top/target/tile/fpuOpt/FPUFMAPipe/fma/_T_14__6 of size 18x18, it is decomposed from a wide multipler into 10 DSP blocks.
Related violations: <none>

SYNTH-10#12 Warning
Wide multiplier  
Detected multiplier at top/target/tile/fpuOpt/FPUFMAPipe/fma/_T_14__7 of size 18x18, it is decomposed from a wide multipler into 10 DSP blocks.
Related violations: <none>

SYNTH-11#1 Warning
DSP output not registered  
DSP instance top/target/tile/fpuOpt/FPUFMAPipe/fma/_T_14__1 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#2 Warning
DSP output not registered  
DSP instance top/target/tile/fpuOpt/sfma/fma/_T_14 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-13#1 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance top/target/tile/fpuOpt/sfma/fma/_T_14.
Related violations: <none>

SYNTH-13#2 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance top/target/tile/fpuOpt/sfma/fma/_T_14__0.
Related violations: <none>

SYNTH-16#1 Warning
Address collision  
Block RAM top/target/tile/dcache/data/data_arrays_0_0_reg_bram_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#2 Warning
Address collision  
Block RAM top/target/tile/dcache/data/data_arrays_0_10_reg_bram_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#3 Warning
Address collision  
Block RAM top/target/tile/dcache/data/data_arrays_0_11_reg_bram_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#4 Warning
Address collision  
Block RAM top/target/tile/dcache/data/data_arrays_0_12_reg_bram_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#5 Warning
Address collision  
Block RAM top/target/tile/dcache/data/data_arrays_0_13_reg_bram_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#6 Warning
Address collision  
Block RAM top/target/tile/dcache/data/data_arrays_0_14_reg_bram_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#7 Warning
Address collision  
Block RAM top/target/tile/dcache/data/data_arrays_0_15_reg_bram_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#8 Warning
Address collision  
Block RAM top/target/tile/dcache/data/data_arrays_0_16_reg_bram_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#9 Warning
Address collision  
Block RAM top/target/tile/dcache/data/data_arrays_0_17_reg_bram_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#10 Warning
Address collision  
Block RAM top/target/tile/dcache/data/data_arrays_0_18_reg_bram_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#11 Warning
Address collision  
Block RAM top/target/tile/dcache/data/data_arrays_0_19_reg_bram_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#12 Warning
Address collision  
Block RAM top/target/tile/dcache/data/data_arrays_0_1_reg_bram_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#13 Warning
Address collision  
Block RAM top/target/tile/dcache/data/data_arrays_0_20_reg_bram_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#14 Warning
Address collision  
Block RAM top/target/tile/dcache/data/data_arrays_0_21_reg_bram_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#15 Warning
Address collision  
Block RAM top/target/tile/dcache/data/data_arrays_0_22_reg_bram_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#16 Warning
Address collision  
Block RAM top/target/tile/dcache/data/data_arrays_0_23_reg_bram_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#17 Warning
Address collision  
Block RAM top/target/tile/dcache/data/data_arrays_0_24_reg_bram_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#18 Warning
Address collision  
Block RAM top/target/tile/dcache/data/data_arrays_0_25_reg_bram_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#19 Warning
Address collision  
Block RAM top/target/tile/dcache/data/data_arrays_0_26_reg_bram_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#20 Warning
Address collision  
Block RAM top/target/tile/dcache/data/data_arrays_0_27_reg_bram_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#21 Warning
Address collision  
Block RAM top/target/tile/dcache/data/data_arrays_0_28_reg_bram_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#22 Warning
Address collision  
Block RAM top/target/tile/dcache/data/data_arrays_0_29_reg_bram_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#23 Warning
Address collision  
Block RAM top/target/tile/dcache/data/data_arrays_0_2_reg_bram_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#24 Warning
Address collision  
Block RAM top/target/tile/dcache/data/data_arrays_0_30_reg_bram_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#25 Warning
Address collision  
Block RAM top/target/tile/dcache/data/data_arrays_0_31_reg_bram_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#26 Warning
Address collision  
Block RAM top/target/tile/dcache/data/data_arrays_0_3_reg_bram_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#27 Warning
Address collision  
Block RAM top/target/tile/dcache/data/data_arrays_0_4_reg_bram_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#28 Warning
Address collision  
Block RAM top/target/tile/dcache/data/data_arrays_0_5_reg_bram_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#29 Warning
Address collision  
Block RAM top/target/tile/dcache/data/data_arrays_0_6_reg_bram_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#30 Warning
Address collision  
Block RAM top/target/tile/dcache/data/data_arrays_0_7_reg_bram_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#31 Warning
Address collision  
Block RAM top/target/tile/dcache/data/data_arrays_0_8_reg_bram_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#32 Warning
Address collision  
Block RAM top/target/tile/dcache/data/data_arrays_0_9_reg_bram_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#33 Warning
Address collision  
Block RAM top/target/tile/dcache/tag_array_0_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#34 Warning
Address collision  
Block RAM top/target/tile/dcache/tag_array_1_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#35 Warning
Address collision  
Block RAM top/target/tile/dcache/tag_array_2_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#36 Warning
Address collision  
Block RAM top/target/tile/dcache/tag_array_3_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#37 Warning
Address collision  
Block RAM top/target/tile/frontend/icache/data_arrays_0_0_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#38 Warning
Address collision  
Block RAM top/target/tile/frontend/icache/data_arrays_0_1_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#39 Warning
Address collision  
Block RAM top/target/tile/frontend/icache/data_arrays_0_2_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#40 Warning
Address collision  
Block RAM top/target/tile/frontend/icache/data_arrays_0_3_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#41 Warning
Address collision  
Block RAM top/target/tile/frontend/icache/data_arrays_1_0_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#42 Warning
Address collision  
Block RAM top/target/tile/frontend/icache/data_arrays_1_1_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#43 Warning
Address collision  
Block RAM top/target/tile/frontend/icache/data_arrays_1_2_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#44 Warning
Address collision  
Block RAM top/target/tile/frontend/icache/data_arrays_1_3_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#45 Warning
Address collision  
Block RAM top/target/tile/frontend/icache/tag_array_0_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#46 Warning
Address collision  
Block RAM top/target/tile/frontend/icache/tag_array_1_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#47 Warning
Address collision  
Block RAM top/target/tile/frontend/icache/tag_array_2_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#48 Warning
Address collision  
Block RAM top/target/tile/frontend/icache/tag_array_3_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin top/adapter/core/sys_reset_reg_bufg_place/I is not reached by a timing clock
Related violations: <none>


