
Code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c20  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000200  08007cd8  08007cd8  00017cd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007ed8  08007ed8  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08007ed8  08007ed8  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007ed8  08007ed8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007ed8  08007ed8  00017ed8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007edc  08007edc  00017edc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08007ee0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000220  20000070  08007f50  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000290  08007f50  00020290  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015a22  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002697  00000000  00000000  00035aba  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001338  00000000  00000000  00038158  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001220  00000000  00000000  00039490  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000180b8  00000000  00000000  0003a6b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000fb23  00000000  00000000  00052768  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00097542  00000000  00000000  0006228b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f97cd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e78  00000000  00000000  000f9848  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000070 	.word	0x20000070
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08007cc0 	.word	0x08007cc0

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000074 	.word	0x20000074
 80000fc:	08007cc0 	.word	0x08007cc0

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	; 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f8f0 	bl	80003e8 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			; (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__divsi3>:
 8000214:	4603      	mov	r3, r0
 8000216:	430b      	orrs	r3, r1
 8000218:	d47f      	bmi.n	800031a <__divsi3+0x106>
 800021a:	2200      	movs	r2, #0
 800021c:	0843      	lsrs	r3, r0, #1
 800021e:	428b      	cmp	r3, r1
 8000220:	d374      	bcc.n	800030c <__divsi3+0xf8>
 8000222:	0903      	lsrs	r3, r0, #4
 8000224:	428b      	cmp	r3, r1
 8000226:	d35f      	bcc.n	80002e8 <__divsi3+0xd4>
 8000228:	0a03      	lsrs	r3, r0, #8
 800022a:	428b      	cmp	r3, r1
 800022c:	d344      	bcc.n	80002b8 <__divsi3+0xa4>
 800022e:	0b03      	lsrs	r3, r0, #12
 8000230:	428b      	cmp	r3, r1
 8000232:	d328      	bcc.n	8000286 <__divsi3+0x72>
 8000234:	0c03      	lsrs	r3, r0, #16
 8000236:	428b      	cmp	r3, r1
 8000238:	d30d      	bcc.n	8000256 <__divsi3+0x42>
 800023a:	22ff      	movs	r2, #255	; 0xff
 800023c:	0209      	lsls	r1, r1, #8
 800023e:	ba12      	rev	r2, r2
 8000240:	0c03      	lsrs	r3, r0, #16
 8000242:	428b      	cmp	r3, r1
 8000244:	d302      	bcc.n	800024c <__divsi3+0x38>
 8000246:	1212      	asrs	r2, r2, #8
 8000248:	0209      	lsls	r1, r1, #8
 800024a:	d065      	beq.n	8000318 <__divsi3+0x104>
 800024c:	0b03      	lsrs	r3, r0, #12
 800024e:	428b      	cmp	r3, r1
 8000250:	d319      	bcc.n	8000286 <__divsi3+0x72>
 8000252:	e000      	b.n	8000256 <__divsi3+0x42>
 8000254:	0a09      	lsrs	r1, r1, #8
 8000256:	0bc3      	lsrs	r3, r0, #15
 8000258:	428b      	cmp	r3, r1
 800025a:	d301      	bcc.n	8000260 <__divsi3+0x4c>
 800025c:	03cb      	lsls	r3, r1, #15
 800025e:	1ac0      	subs	r0, r0, r3
 8000260:	4152      	adcs	r2, r2
 8000262:	0b83      	lsrs	r3, r0, #14
 8000264:	428b      	cmp	r3, r1
 8000266:	d301      	bcc.n	800026c <__divsi3+0x58>
 8000268:	038b      	lsls	r3, r1, #14
 800026a:	1ac0      	subs	r0, r0, r3
 800026c:	4152      	adcs	r2, r2
 800026e:	0b43      	lsrs	r3, r0, #13
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x64>
 8000274:	034b      	lsls	r3, r1, #13
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b03      	lsrs	r3, r0, #12
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x70>
 8000280:	030b      	lsls	r3, r1, #12
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0ac3      	lsrs	r3, r0, #11
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x7c>
 800028c:	02cb      	lsls	r3, r1, #11
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0a83      	lsrs	r3, r0, #10
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x88>
 8000298:	028b      	lsls	r3, r1, #10
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0a43      	lsrs	r3, r0, #9
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x94>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a03      	lsrs	r3, r0, #8
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0xa0>
 80002b0:	020b      	lsls	r3, r1, #8
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	d2cd      	bcs.n	8000254 <__divsi3+0x40>
 80002b8:	09c3      	lsrs	r3, r0, #7
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d301      	bcc.n	80002c2 <__divsi3+0xae>
 80002be:	01cb      	lsls	r3, r1, #7
 80002c0:	1ac0      	subs	r0, r0, r3
 80002c2:	4152      	adcs	r2, r2
 80002c4:	0983      	lsrs	r3, r0, #6
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d301      	bcc.n	80002ce <__divsi3+0xba>
 80002ca:	018b      	lsls	r3, r1, #6
 80002cc:	1ac0      	subs	r0, r0, r3
 80002ce:	4152      	adcs	r2, r2
 80002d0:	0943      	lsrs	r3, r0, #5
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xc6>
 80002d6:	014b      	lsls	r3, r1, #5
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0903      	lsrs	r3, r0, #4
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xd2>
 80002e2:	010b      	lsls	r3, r1, #4
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	08c3      	lsrs	r3, r0, #3
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xde>
 80002ee:	00cb      	lsls	r3, r1, #3
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0883      	lsrs	r3, r0, #2
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xea>
 80002fa:	008b      	lsls	r3, r1, #2
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0843      	lsrs	r3, r0, #1
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xf6>
 8000306:	004b      	lsls	r3, r1, #1
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	1a41      	subs	r1, r0, r1
 800030e:	d200      	bcs.n	8000312 <__divsi3+0xfe>
 8000310:	4601      	mov	r1, r0
 8000312:	4152      	adcs	r2, r2
 8000314:	4610      	mov	r0, r2
 8000316:	4770      	bx	lr
 8000318:	e05d      	b.n	80003d6 <__divsi3+0x1c2>
 800031a:	0fca      	lsrs	r2, r1, #31
 800031c:	d000      	beq.n	8000320 <__divsi3+0x10c>
 800031e:	4249      	negs	r1, r1
 8000320:	1003      	asrs	r3, r0, #32
 8000322:	d300      	bcc.n	8000326 <__divsi3+0x112>
 8000324:	4240      	negs	r0, r0
 8000326:	4053      	eors	r3, r2
 8000328:	2200      	movs	r2, #0
 800032a:	469c      	mov	ip, r3
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d32d      	bcc.n	800038e <__divsi3+0x17a>
 8000332:	0a03      	lsrs	r3, r0, #8
 8000334:	428b      	cmp	r3, r1
 8000336:	d312      	bcc.n	800035e <__divsi3+0x14a>
 8000338:	22fc      	movs	r2, #252	; 0xfc
 800033a:	0189      	lsls	r1, r1, #6
 800033c:	ba12      	rev	r2, r2
 800033e:	0a03      	lsrs	r3, r0, #8
 8000340:	428b      	cmp	r3, r1
 8000342:	d30c      	bcc.n	800035e <__divsi3+0x14a>
 8000344:	0189      	lsls	r1, r1, #6
 8000346:	1192      	asrs	r2, r2, #6
 8000348:	428b      	cmp	r3, r1
 800034a:	d308      	bcc.n	800035e <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d304      	bcc.n	800035e <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	d03a      	beq.n	80003ce <__divsi3+0x1ba>
 8000358:	1192      	asrs	r2, r2, #6
 800035a:	e000      	b.n	800035e <__divsi3+0x14a>
 800035c:	0989      	lsrs	r1, r1, #6
 800035e:	09c3      	lsrs	r3, r0, #7
 8000360:	428b      	cmp	r3, r1
 8000362:	d301      	bcc.n	8000368 <__divsi3+0x154>
 8000364:	01cb      	lsls	r3, r1, #7
 8000366:	1ac0      	subs	r0, r0, r3
 8000368:	4152      	adcs	r2, r2
 800036a:	0983      	lsrs	r3, r0, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d301      	bcc.n	8000374 <__divsi3+0x160>
 8000370:	018b      	lsls	r3, r1, #6
 8000372:	1ac0      	subs	r0, r0, r3
 8000374:	4152      	adcs	r2, r2
 8000376:	0943      	lsrs	r3, r0, #5
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x16c>
 800037c:	014b      	lsls	r3, r1, #5
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0903      	lsrs	r3, r0, #4
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x178>
 8000388:	010b      	lsls	r3, r1, #4
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	08c3      	lsrs	r3, r0, #3
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x184>
 8000394:	00cb      	lsls	r3, r1, #3
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0883      	lsrs	r3, r0, #2
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x190>
 80003a0:	008b      	lsls	r3, r1, #2
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	d2d9      	bcs.n	800035c <__divsi3+0x148>
 80003a8:	0843      	lsrs	r3, r0, #1
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d301      	bcc.n	80003b2 <__divsi3+0x19e>
 80003ae:	004b      	lsls	r3, r1, #1
 80003b0:	1ac0      	subs	r0, r0, r3
 80003b2:	4152      	adcs	r2, r2
 80003b4:	1a41      	subs	r1, r0, r1
 80003b6:	d200      	bcs.n	80003ba <__divsi3+0x1a6>
 80003b8:	4601      	mov	r1, r0
 80003ba:	4663      	mov	r3, ip
 80003bc:	4152      	adcs	r2, r2
 80003be:	105b      	asrs	r3, r3, #1
 80003c0:	4610      	mov	r0, r2
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x1b4>
 80003c4:	4240      	negs	r0, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d500      	bpl.n	80003cc <__divsi3+0x1b8>
 80003ca:	4249      	negs	r1, r1
 80003cc:	4770      	bx	lr
 80003ce:	4663      	mov	r3, ip
 80003d0:	105b      	asrs	r3, r3, #1
 80003d2:	d300      	bcc.n	80003d6 <__divsi3+0x1c2>
 80003d4:	4240      	negs	r0, r0
 80003d6:	b501      	push	{r0, lr}
 80003d8:	2000      	movs	r0, #0
 80003da:	f000 f805 	bl	80003e8 <__aeabi_idiv0>
 80003de:	bd02      	pop	{r1, pc}

080003e0 <__aeabi_idivmod>:
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d0f8      	beq.n	80003d6 <__divsi3+0x1c2>
 80003e4:	e716      	b.n	8000214 <__divsi3>
 80003e6:	4770      	bx	lr

080003e8 <__aeabi_idiv0>:
 80003e8:	4770      	bx	lr
 80003ea:	46c0      	nop			; (mov r8, r8)

080003ec <__aeabi_cfrcmple>:
 80003ec:	4684      	mov	ip, r0
 80003ee:	1c08      	adds	r0, r1, #0
 80003f0:	4661      	mov	r1, ip
 80003f2:	e7ff      	b.n	80003f4 <__aeabi_cfcmpeq>

080003f4 <__aeabi_cfcmpeq>:
 80003f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80003f6:	f000 fa8b 	bl	8000910 <__lesf2>
 80003fa:	2800      	cmp	r0, #0
 80003fc:	d401      	bmi.n	8000402 <__aeabi_cfcmpeq+0xe>
 80003fe:	2100      	movs	r1, #0
 8000400:	42c8      	cmn	r0, r1
 8000402:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000404 <__aeabi_fcmpeq>:
 8000404:	b510      	push	{r4, lr}
 8000406:	f000 fa0d 	bl	8000824 <__eqsf2>
 800040a:	4240      	negs	r0, r0
 800040c:	3001      	adds	r0, #1
 800040e:	bd10      	pop	{r4, pc}

08000410 <__aeabi_fcmplt>:
 8000410:	b510      	push	{r4, lr}
 8000412:	f000 fa7d 	bl	8000910 <__lesf2>
 8000416:	2800      	cmp	r0, #0
 8000418:	db01      	blt.n	800041e <__aeabi_fcmplt+0xe>
 800041a:	2000      	movs	r0, #0
 800041c:	bd10      	pop	{r4, pc}
 800041e:	2001      	movs	r0, #1
 8000420:	bd10      	pop	{r4, pc}
 8000422:	46c0      	nop			; (mov r8, r8)

08000424 <__aeabi_fcmple>:
 8000424:	b510      	push	{r4, lr}
 8000426:	f000 fa73 	bl	8000910 <__lesf2>
 800042a:	2800      	cmp	r0, #0
 800042c:	dd01      	ble.n	8000432 <__aeabi_fcmple+0xe>
 800042e:	2000      	movs	r0, #0
 8000430:	bd10      	pop	{r4, pc}
 8000432:	2001      	movs	r0, #1
 8000434:	bd10      	pop	{r4, pc}
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_fcmpgt>:
 8000438:	b510      	push	{r4, lr}
 800043a:	f000 fa1b 	bl	8000874 <__gesf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	dc01      	bgt.n	8000446 <__aeabi_fcmpgt+0xe>
 8000442:	2000      	movs	r0, #0
 8000444:	bd10      	pop	{r4, pc}
 8000446:	2001      	movs	r0, #1
 8000448:	bd10      	pop	{r4, pc}
 800044a:	46c0      	nop			; (mov r8, r8)

0800044c <__aeabi_fcmpge>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 fa11 	bl	8000874 <__gesf2>
 8000452:	2800      	cmp	r0, #0
 8000454:	da01      	bge.n	800045a <__aeabi_fcmpge+0xe>
 8000456:	2000      	movs	r0, #0
 8000458:	bd10      	pop	{r4, pc}
 800045a:	2001      	movs	r0, #1
 800045c:	bd10      	pop	{r4, pc}
 800045e:	46c0      	nop			; (mov r8, r8)

08000460 <__clzsi2>:
 8000460:	211c      	movs	r1, #28
 8000462:	2301      	movs	r3, #1
 8000464:	041b      	lsls	r3, r3, #16
 8000466:	4298      	cmp	r0, r3
 8000468:	d301      	bcc.n	800046e <__clzsi2+0xe>
 800046a:	0c00      	lsrs	r0, r0, #16
 800046c:	3910      	subs	r1, #16
 800046e:	0a1b      	lsrs	r3, r3, #8
 8000470:	4298      	cmp	r0, r3
 8000472:	d301      	bcc.n	8000478 <__clzsi2+0x18>
 8000474:	0a00      	lsrs	r0, r0, #8
 8000476:	3908      	subs	r1, #8
 8000478:	091b      	lsrs	r3, r3, #4
 800047a:	4298      	cmp	r0, r3
 800047c:	d301      	bcc.n	8000482 <__clzsi2+0x22>
 800047e:	0900      	lsrs	r0, r0, #4
 8000480:	3904      	subs	r1, #4
 8000482:	a202      	add	r2, pc, #8	; (adr r2, 800048c <__clzsi2+0x2c>)
 8000484:	5c10      	ldrb	r0, [r2, r0]
 8000486:	1840      	adds	r0, r0, r1
 8000488:	4770      	bx	lr
 800048a:	46c0      	nop			; (mov r8, r8)
 800048c:	02020304 	.word	0x02020304
 8000490:	01010101 	.word	0x01010101
	...

0800049c <__aeabi_lmul>:
 800049c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800049e:	46ce      	mov	lr, r9
 80004a0:	4647      	mov	r7, r8
 80004a2:	0415      	lsls	r5, r2, #16
 80004a4:	0c2d      	lsrs	r5, r5, #16
 80004a6:	002e      	movs	r6, r5
 80004a8:	b580      	push	{r7, lr}
 80004aa:	0407      	lsls	r7, r0, #16
 80004ac:	0c14      	lsrs	r4, r2, #16
 80004ae:	0c3f      	lsrs	r7, r7, #16
 80004b0:	4699      	mov	r9, r3
 80004b2:	0c03      	lsrs	r3, r0, #16
 80004b4:	437e      	muls	r6, r7
 80004b6:	435d      	muls	r5, r3
 80004b8:	4367      	muls	r7, r4
 80004ba:	4363      	muls	r3, r4
 80004bc:	197f      	adds	r7, r7, r5
 80004be:	0c34      	lsrs	r4, r6, #16
 80004c0:	19e4      	adds	r4, r4, r7
 80004c2:	469c      	mov	ip, r3
 80004c4:	42a5      	cmp	r5, r4
 80004c6:	d903      	bls.n	80004d0 <__aeabi_lmul+0x34>
 80004c8:	2380      	movs	r3, #128	; 0x80
 80004ca:	025b      	lsls	r3, r3, #9
 80004cc:	4698      	mov	r8, r3
 80004ce:	44c4      	add	ip, r8
 80004d0:	464b      	mov	r3, r9
 80004d2:	4343      	muls	r3, r0
 80004d4:	4351      	muls	r1, r2
 80004d6:	0c25      	lsrs	r5, r4, #16
 80004d8:	0436      	lsls	r6, r6, #16
 80004da:	4465      	add	r5, ip
 80004dc:	0c36      	lsrs	r6, r6, #16
 80004de:	0424      	lsls	r4, r4, #16
 80004e0:	19a4      	adds	r4, r4, r6
 80004e2:	195b      	adds	r3, r3, r5
 80004e4:	1859      	adds	r1, r3, r1
 80004e6:	0020      	movs	r0, r4
 80004e8:	bc0c      	pop	{r2, r3}
 80004ea:	4690      	mov	r8, r2
 80004ec:	4699      	mov	r9, r3
 80004ee:	bdf0      	pop	{r4, r5, r6, r7, pc}

080004f0 <__aeabi_fadd>:
 80004f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004f2:	4647      	mov	r7, r8
 80004f4:	46ce      	mov	lr, r9
 80004f6:	0243      	lsls	r3, r0, #9
 80004f8:	0a5b      	lsrs	r3, r3, #9
 80004fa:	0044      	lsls	r4, r0, #1
 80004fc:	0fc2      	lsrs	r2, r0, #31
 80004fe:	469c      	mov	ip, r3
 8000500:	0048      	lsls	r0, r1, #1
 8000502:	00dd      	lsls	r5, r3, #3
 8000504:	024b      	lsls	r3, r1, #9
 8000506:	0e24      	lsrs	r4, r4, #24
 8000508:	0a5b      	lsrs	r3, r3, #9
 800050a:	0e00      	lsrs	r0, r0, #24
 800050c:	b580      	push	{r7, lr}
 800050e:	4698      	mov	r8, r3
 8000510:	0026      	movs	r6, r4
 8000512:	4691      	mov	r9, r2
 8000514:	0fc9      	lsrs	r1, r1, #31
 8000516:	00db      	lsls	r3, r3, #3
 8000518:	1a27      	subs	r7, r4, r0
 800051a:	428a      	cmp	r2, r1
 800051c:	d029      	beq.n	8000572 <__aeabi_fadd+0x82>
 800051e:	2f00      	cmp	r7, #0
 8000520:	dd15      	ble.n	800054e <__aeabi_fadd+0x5e>
 8000522:	2800      	cmp	r0, #0
 8000524:	d14a      	bne.n	80005bc <__aeabi_fadd+0xcc>
 8000526:	2b00      	cmp	r3, #0
 8000528:	d000      	beq.n	800052c <__aeabi_fadd+0x3c>
 800052a:	e095      	b.n	8000658 <__aeabi_fadd+0x168>
 800052c:	08ed      	lsrs	r5, r5, #3
 800052e:	2cff      	cmp	r4, #255	; 0xff
 8000530:	d100      	bne.n	8000534 <__aeabi_fadd+0x44>
 8000532:	e088      	b.n	8000646 <__aeabi_fadd+0x156>
 8000534:	026b      	lsls	r3, r5, #9
 8000536:	0a5b      	lsrs	r3, r3, #9
 8000538:	b2e6      	uxtb	r6, r4
 800053a:	025b      	lsls	r3, r3, #9
 800053c:	05f6      	lsls	r6, r6, #23
 800053e:	0a58      	lsrs	r0, r3, #9
 8000540:	4330      	orrs	r0, r6
 8000542:	07d2      	lsls	r2, r2, #31
 8000544:	4310      	orrs	r0, r2
 8000546:	bc0c      	pop	{r2, r3}
 8000548:	4690      	mov	r8, r2
 800054a:	4699      	mov	r9, r3
 800054c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800054e:	2f00      	cmp	r7, #0
 8000550:	d000      	beq.n	8000554 <__aeabi_fadd+0x64>
 8000552:	e087      	b.n	8000664 <__aeabi_fadd+0x174>
 8000554:	1c60      	adds	r0, r4, #1
 8000556:	b2c0      	uxtb	r0, r0
 8000558:	2801      	cmp	r0, #1
 800055a:	dc00      	bgt.n	800055e <__aeabi_fadd+0x6e>
 800055c:	e0b6      	b.n	80006cc <__aeabi_fadd+0x1dc>
 800055e:	1aee      	subs	r6, r5, r3
 8000560:	0172      	lsls	r2, r6, #5
 8000562:	d500      	bpl.n	8000566 <__aeabi_fadd+0x76>
 8000564:	e0c5      	b.n	80006f2 <__aeabi_fadd+0x202>
 8000566:	2e00      	cmp	r6, #0
 8000568:	d13d      	bne.n	80005e6 <__aeabi_fadd+0xf6>
 800056a:	2200      	movs	r2, #0
 800056c:	2600      	movs	r6, #0
 800056e:	2300      	movs	r3, #0
 8000570:	e7e3      	b.n	800053a <__aeabi_fadd+0x4a>
 8000572:	2f00      	cmp	r7, #0
 8000574:	dc00      	bgt.n	8000578 <__aeabi_fadd+0x88>
 8000576:	e096      	b.n	80006a6 <__aeabi_fadd+0x1b6>
 8000578:	2800      	cmp	r0, #0
 800057a:	d05d      	beq.n	8000638 <__aeabi_fadd+0x148>
 800057c:	2cff      	cmp	r4, #255	; 0xff
 800057e:	d060      	beq.n	8000642 <__aeabi_fadd+0x152>
 8000580:	2280      	movs	r2, #128	; 0x80
 8000582:	04d2      	lsls	r2, r2, #19
 8000584:	4313      	orrs	r3, r2
 8000586:	2f1b      	cmp	r7, #27
 8000588:	dd00      	ble.n	800058c <__aeabi_fadd+0x9c>
 800058a:	e0ec      	b.n	8000766 <__aeabi_fadd+0x276>
 800058c:	2220      	movs	r2, #32
 800058e:	1bd2      	subs	r2, r2, r7
 8000590:	0018      	movs	r0, r3
 8000592:	4093      	lsls	r3, r2
 8000594:	40f8      	lsrs	r0, r7
 8000596:	1e5a      	subs	r2, r3, #1
 8000598:	4193      	sbcs	r3, r2
 800059a:	4303      	orrs	r3, r0
 800059c:	18ed      	adds	r5, r5, r3
 800059e:	016b      	lsls	r3, r5, #5
 80005a0:	d57b      	bpl.n	800069a <__aeabi_fadd+0x1aa>
 80005a2:	3401      	adds	r4, #1
 80005a4:	2cff      	cmp	r4, #255	; 0xff
 80005a6:	d100      	bne.n	80005aa <__aeabi_fadd+0xba>
 80005a8:	e0b7      	b.n	800071a <__aeabi_fadd+0x22a>
 80005aa:	2201      	movs	r2, #1
 80005ac:	2607      	movs	r6, #7
 80005ae:	402a      	ands	r2, r5
 80005b0:	086b      	lsrs	r3, r5, #1
 80005b2:	4d9a      	ldr	r5, [pc, #616]	; (800081c <__aeabi_fadd+0x32c>)
 80005b4:	401d      	ands	r5, r3
 80005b6:	4315      	orrs	r5, r2
 80005b8:	402e      	ands	r6, r5
 80005ba:	e029      	b.n	8000610 <__aeabi_fadd+0x120>
 80005bc:	2cff      	cmp	r4, #255	; 0xff
 80005be:	d0b5      	beq.n	800052c <__aeabi_fadd+0x3c>
 80005c0:	2280      	movs	r2, #128	; 0x80
 80005c2:	04d2      	lsls	r2, r2, #19
 80005c4:	4313      	orrs	r3, r2
 80005c6:	2f1b      	cmp	r7, #27
 80005c8:	dd00      	ble.n	80005cc <__aeabi_fadd+0xdc>
 80005ca:	e0b2      	b.n	8000732 <__aeabi_fadd+0x242>
 80005cc:	2220      	movs	r2, #32
 80005ce:	1bd2      	subs	r2, r2, r7
 80005d0:	0019      	movs	r1, r3
 80005d2:	4093      	lsls	r3, r2
 80005d4:	40f9      	lsrs	r1, r7
 80005d6:	1e5a      	subs	r2, r3, #1
 80005d8:	4193      	sbcs	r3, r2
 80005da:	430b      	orrs	r3, r1
 80005dc:	1aed      	subs	r5, r5, r3
 80005de:	016b      	lsls	r3, r5, #5
 80005e0:	d55b      	bpl.n	800069a <__aeabi_fadd+0x1aa>
 80005e2:	01ad      	lsls	r5, r5, #6
 80005e4:	09ae      	lsrs	r6, r5, #6
 80005e6:	0030      	movs	r0, r6
 80005e8:	f7ff ff3a 	bl	8000460 <__clzsi2>
 80005ec:	3805      	subs	r0, #5
 80005ee:	4086      	lsls	r6, r0
 80005f0:	4284      	cmp	r4, r0
 80005f2:	dc65      	bgt.n	80006c0 <__aeabi_fadd+0x1d0>
 80005f4:	1b04      	subs	r4, r0, r4
 80005f6:	0033      	movs	r3, r6
 80005f8:	2020      	movs	r0, #32
 80005fa:	3401      	adds	r4, #1
 80005fc:	40e3      	lsrs	r3, r4
 80005fe:	1b04      	subs	r4, r0, r4
 8000600:	40a6      	lsls	r6, r4
 8000602:	1e75      	subs	r5, r6, #1
 8000604:	41ae      	sbcs	r6, r5
 8000606:	4333      	orrs	r3, r6
 8000608:	2607      	movs	r6, #7
 800060a:	001d      	movs	r5, r3
 800060c:	2400      	movs	r4, #0
 800060e:	401e      	ands	r6, r3
 8000610:	2201      	movs	r2, #1
 8000612:	464b      	mov	r3, r9
 8000614:	401a      	ands	r2, r3
 8000616:	2e00      	cmp	r6, #0
 8000618:	d004      	beq.n	8000624 <__aeabi_fadd+0x134>
 800061a:	230f      	movs	r3, #15
 800061c:	402b      	ands	r3, r5
 800061e:	2b04      	cmp	r3, #4
 8000620:	d000      	beq.n	8000624 <__aeabi_fadd+0x134>
 8000622:	3504      	adds	r5, #4
 8000624:	016b      	lsls	r3, r5, #5
 8000626:	d400      	bmi.n	800062a <__aeabi_fadd+0x13a>
 8000628:	e780      	b.n	800052c <__aeabi_fadd+0x3c>
 800062a:	3401      	adds	r4, #1
 800062c:	b2e6      	uxtb	r6, r4
 800062e:	2cff      	cmp	r4, #255	; 0xff
 8000630:	d12f      	bne.n	8000692 <__aeabi_fadd+0x1a2>
 8000632:	26ff      	movs	r6, #255	; 0xff
 8000634:	2300      	movs	r3, #0
 8000636:	e780      	b.n	800053a <__aeabi_fadd+0x4a>
 8000638:	2b00      	cmp	r3, #0
 800063a:	d152      	bne.n	80006e2 <__aeabi_fadd+0x1f2>
 800063c:	2cff      	cmp	r4, #255	; 0xff
 800063e:	d000      	beq.n	8000642 <__aeabi_fadd+0x152>
 8000640:	e774      	b.n	800052c <__aeabi_fadd+0x3c>
 8000642:	000a      	movs	r2, r1
 8000644:	08ed      	lsrs	r5, r5, #3
 8000646:	2d00      	cmp	r5, #0
 8000648:	d0f3      	beq.n	8000632 <__aeabi_fadd+0x142>
 800064a:	2380      	movs	r3, #128	; 0x80
 800064c:	03db      	lsls	r3, r3, #15
 800064e:	432b      	orrs	r3, r5
 8000650:	025b      	lsls	r3, r3, #9
 8000652:	0a5b      	lsrs	r3, r3, #9
 8000654:	26ff      	movs	r6, #255	; 0xff
 8000656:	e770      	b.n	800053a <__aeabi_fadd+0x4a>
 8000658:	3f01      	subs	r7, #1
 800065a:	2f00      	cmp	r7, #0
 800065c:	d0be      	beq.n	80005dc <__aeabi_fadd+0xec>
 800065e:	2cff      	cmp	r4, #255	; 0xff
 8000660:	d1b1      	bne.n	80005c6 <__aeabi_fadd+0xd6>
 8000662:	e763      	b.n	800052c <__aeabi_fadd+0x3c>
 8000664:	2c00      	cmp	r4, #0
 8000666:	d047      	beq.n	80006f8 <__aeabi_fadd+0x208>
 8000668:	28ff      	cmp	r0, #255	; 0xff
 800066a:	d069      	beq.n	8000740 <__aeabi_fadd+0x250>
 800066c:	2480      	movs	r4, #128	; 0x80
 800066e:	04e4      	lsls	r4, r4, #19
 8000670:	427a      	negs	r2, r7
 8000672:	4325      	orrs	r5, r4
 8000674:	2a1b      	cmp	r2, #27
 8000676:	dd00      	ble.n	800067a <__aeabi_fadd+0x18a>
 8000678:	e0c5      	b.n	8000806 <__aeabi_fadd+0x316>
 800067a:	002c      	movs	r4, r5
 800067c:	2620      	movs	r6, #32
 800067e:	40d4      	lsrs	r4, r2
 8000680:	1ab2      	subs	r2, r6, r2
 8000682:	4095      	lsls	r5, r2
 8000684:	1e6a      	subs	r2, r5, #1
 8000686:	4195      	sbcs	r5, r2
 8000688:	4325      	orrs	r5, r4
 800068a:	1b5d      	subs	r5, r3, r5
 800068c:	0004      	movs	r4, r0
 800068e:	4689      	mov	r9, r1
 8000690:	e7a5      	b.n	80005de <__aeabi_fadd+0xee>
 8000692:	01ab      	lsls	r3, r5, #6
 8000694:	0a5b      	lsrs	r3, r3, #9
 8000696:	e750      	b.n	800053a <__aeabi_fadd+0x4a>
 8000698:	2400      	movs	r4, #0
 800069a:	2201      	movs	r2, #1
 800069c:	464b      	mov	r3, r9
 800069e:	401a      	ands	r2, r3
 80006a0:	076b      	lsls	r3, r5, #29
 80006a2:	d1ba      	bne.n	800061a <__aeabi_fadd+0x12a>
 80006a4:	e742      	b.n	800052c <__aeabi_fadd+0x3c>
 80006a6:	2f00      	cmp	r7, #0
 80006a8:	d13b      	bne.n	8000722 <__aeabi_fadd+0x232>
 80006aa:	3401      	adds	r4, #1
 80006ac:	b2e0      	uxtb	r0, r4
 80006ae:	2801      	cmp	r0, #1
 80006b0:	dd4a      	ble.n	8000748 <__aeabi_fadd+0x258>
 80006b2:	2cff      	cmp	r4, #255	; 0xff
 80006b4:	d0bd      	beq.n	8000632 <__aeabi_fadd+0x142>
 80006b6:	2607      	movs	r6, #7
 80006b8:	18ed      	adds	r5, r5, r3
 80006ba:	086d      	lsrs	r5, r5, #1
 80006bc:	402e      	ands	r6, r5
 80006be:	e7a7      	b.n	8000610 <__aeabi_fadd+0x120>
 80006c0:	2307      	movs	r3, #7
 80006c2:	4d57      	ldr	r5, [pc, #348]	; (8000820 <__aeabi_fadd+0x330>)
 80006c4:	1a24      	subs	r4, r4, r0
 80006c6:	4035      	ands	r5, r6
 80006c8:	401e      	ands	r6, r3
 80006ca:	e7a1      	b.n	8000610 <__aeabi_fadd+0x120>
 80006cc:	2c00      	cmp	r4, #0
 80006ce:	d11b      	bne.n	8000708 <__aeabi_fadd+0x218>
 80006d0:	2d00      	cmp	r5, #0
 80006d2:	d16e      	bne.n	80007b2 <__aeabi_fadd+0x2c2>
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d100      	bne.n	80006da <__aeabi_fadd+0x1ea>
 80006d8:	e09a      	b.n	8000810 <__aeabi_fadd+0x320>
 80006da:	000a      	movs	r2, r1
 80006dc:	001d      	movs	r5, r3
 80006de:	003c      	movs	r4, r7
 80006e0:	e724      	b.n	800052c <__aeabi_fadd+0x3c>
 80006e2:	3f01      	subs	r7, #1
 80006e4:	2f00      	cmp	r7, #0
 80006e6:	d100      	bne.n	80006ea <__aeabi_fadd+0x1fa>
 80006e8:	e758      	b.n	800059c <__aeabi_fadd+0xac>
 80006ea:	2cff      	cmp	r4, #255	; 0xff
 80006ec:	d000      	beq.n	80006f0 <__aeabi_fadd+0x200>
 80006ee:	e74a      	b.n	8000586 <__aeabi_fadd+0x96>
 80006f0:	e7a7      	b.n	8000642 <__aeabi_fadd+0x152>
 80006f2:	1b5e      	subs	r6, r3, r5
 80006f4:	4689      	mov	r9, r1
 80006f6:	e776      	b.n	80005e6 <__aeabi_fadd+0xf6>
 80006f8:	2d00      	cmp	r5, #0
 80006fa:	d11c      	bne.n	8000736 <__aeabi_fadd+0x246>
 80006fc:	000a      	movs	r2, r1
 80006fe:	28ff      	cmp	r0, #255	; 0xff
 8000700:	d01f      	beq.n	8000742 <__aeabi_fadd+0x252>
 8000702:	0004      	movs	r4, r0
 8000704:	001d      	movs	r5, r3
 8000706:	e711      	b.n	800052c <__aeabi_fadd+0x3c>
 8000708:	2d00      	cmp	r5, #0
 800070a:	d15d      	bne.n	80007c8 <__aeabi_fadd+0x2d8>
 800070c:	2b00      	cmp	r3, #0
 800070e:	d117      	bne.n	8000740 <__aeabi_fadd+0x250>
 8000710:	2380      	movs	r3, #128	; 0x80
 8000712:	2200      	movs	r2, #0
 8000714:	03db      	lsls	r3, r3, #15
 8000716:	26ff      	movs	r6, #255	; 0xff
 8000718:	e70f      	b.n	800053a <__aeabi_fadd+0x4a>
 800071a:	000a      	movs	r2, r1
 800071c:	26ff      	movs	r6, #255	; 0xff
 800071e:	2300      	movs	r3, #0
 8000720:	e70b      	b.n	800053a <__aeabi_fadd+0x4a>
 8000722:	2c00      	cmp	r4, #0
 8000724:	d121      	bne.n	800076a <__aeabi_fadd+0x27a>
 8000726:	2d00      	cmp	r5, #0
 8000728:	d166      	bne.n	80007f8 <__aeabi_fadd+0x308>
 800072a:	28ff      	cmp	r0, #255	; 0xff
 800072c:	d1e9      	bne.n	8000702 <__aeabi_fadd+0x212>
 800072e:	001d      	movs	r5, r3
 8000730:	e787      	b.n	8000642 <__aeabi_fadd+0x152>
 8000732:	2301      	movs	r3, #1
 8000734:	e752      	b.n	80005dc <__aeabi_fadd+0xec>
 8000736:	1c7a      	adds	r2, r7, #1
 8000738:	d0a7      	beq.n	800068a <__aeabi_fadd+0x19a>
 800073a:	43fa      	mvns	r2, r7
 800073c:	28ff      	cmp	r0, #255	; 0xff
 800073e:	d199      	bne.n	8000674 <__aeabi_fadd+0x184>
 8000740:	000a      	movs	r2, r1
 8000742:	001d      	movs	r5, r3
 8000744:	24ff      	movs	r4, #255	; 0xff
 8000746:	e6f1      	b.n	800052c <__aeabi_fadd+0x3c>
 8000748:	2e00      	cmp	r6, #0
 800074a:	d121      	bne.n	8000790 <__aeabi_fadd+0x2a0>
 800074c:	2d00      	cmp	r5, #0
 800074e:	d04f      	beq.n	80007f0 <__aeabi_fadd+0x300>
 8000750:	2b00      	cmp	r3, #0
 8000752:	d04c      	beq.n	80007ee <__aeabi_fadd+0x2fe>
 8000754:	18ed      	adds	r5, r5, r3
 8000756:	016b      	lsls	r3, r5, #5
 8000758:	d59e      	bpl.n	8000698 <__aeabi_fadd+0x1a8>
 800075a:	4b31      	ldr	r3, [pc, #196]	; (8000820 <__aeabi_fadd+0x330>)
 800075c:	3607      	adds	r6, #7
 800075e:	402e      	ands	r6, r5
 8000760:	2401      	movs	r4, #1
 8000762:	401d      	ands	r5, r3
 8000764:	e754      	b.n	8000610 <__aeabi_fadd+0x120>
 8000766:	2301      	movs	r3, #1
 8000768:	e718      	b.n	800059c <__aeabi_fadd+0xac>
 800076a:	28ff      	cmp	r0, #255	; 0xff
 800076c:	d0df      	beq.n	800072e <__aeabi_fadd+0x23e>
 800076e:	2480      	movs	r4, #128	; 0x80
 8000770:	04e4      	lsls	r4, r4, #19
 8000772:	427f      	negs	r7, r7
 8000774:	4325      	orrs	r5, r4
 8000776:	2f1b      	cmp	r7, #27
 8000778:	dc4d      	bgt.n	8000816 <__aeabi_fadd+0x326>
 800077a:	2620      	movs	r6, #32
 800077c:	1bf6      	subs	r6, r6, r7
 800077e:	002c      	movs	r4, r5
 8000780:	40b5      	lsls	r5, r6
 8000782:	40fc      	lsrs	r4, r7
 8000784:	1e6a      	subs	r2, r5, #1
 8000786:	4195      	sbcs	r5, r2
 8000788:	4325      	orrs	r5, r4
 800078a:	18ed      	adds	r5, r5, r3
 800078c:	0004      	movs	r4, r0
 800078e:	e706      	b.n	800059e <__aeabi_fadd+0xae>
 8000790:	2d00      	cmp	r5, #0
 8000792:	d0cc      	beq.n	800072e <__aeabi_fadd+0x23e>
 8000794:	2b00      	cmp	r3, #0
 8000796:	d100      	bne.n	800079a <__aeabi_fadd+0x2aa>
 8000798:	e753      	b.n	8000642 <__aeabi_fadd+0x152>
 800079a:	2180      	movs	r1, #128	; 0x80
 800079c:	4660      	mov	r0, ip
 800079e:	03c9      	lsls	r1, r1, #15
 80007a0:	4208      	tst	r0, r1
 80007a2:	d003      	beq.n	80007ac <__aeabi_fadd+0x2bc>
 80007a4:	4640      	mov	r0, r8
 80007a6:	4208      	tst	r0, r1
 80007a8:	d100      	bne.n	80007ac <__aeabi_fadd+0x2bc>
 80007aa:	001d      	movs	r5, r3
 80007ac:	2101      	movs	r1, #1
 80007ae:	4011      	ands	r1, r2
 80007b0:	e747      	b.n	8000642 <__aeabi_fadd+0x152>
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d100      	bne.n	80007b8 <__aeabi_fadd+0x2c8>
 80007b6:	e6b9      	b.n	800052c <__aeabi_fadd+0x3c>
 80007b8:	1aea      	subs	r2, r5, r3
 80007ba:	0150      	lsls	r0, r2, #5
 80007bc:	d525      	bpl.n	800080a <__aeabi_fadd+0x31a>
 80007be:	2607      	movs	r6, #7
 80007c0:	1b5d      	subs	r5, r3, r5
 80007c2:	402e      	ands	r6, r5
 80007c4:	4689      	mov	r9, r1
 80007c6:	e723      	b.n	8000610 <__aeabi_fadd+0x120>
 80007c8:	24ff      	movs	r4, #255	; 0xff
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d100      	bne.n	80007d0 <__aeabi_fadd+0x2e0>
 80007ce:	e6ad      	b.n	800052c <__aeabi_fadd+0x3c>
 80007d0:	2280      	movs	r2, #128	; 0x80
 80007d2:	4660      	mov	r0, ip
 80007d4:	03d2      	lsls	r2, r2, #15
 80007d6:	4210      	tst	r0, r2
 80007d8:	d004      	beq.n	80007e4 <__aeabi_fadd+0x2f4>
 80007da:	4640      	mov	r0, r8
 80007dc:	4210      	tst	r0, r2
 80007de:	d101      	bne.n	80007e4 <__aeabi_fadd+0x2f4>
 80007e0:	001d      	movs	r5, r3
 80007e2:	4689      	mov	r9, r1
 80007e4:	2201      	movs	r2, #1
 80007e6:	464b      	mov	r3, r9
 80007e8:	24ff      	movs	r4, #255	; 0xff
 80007ea:	401a      	ands	r2, r3
 80007ec:	e69e      	b.n	800052c <__aeabi_fadd+0x3c>
 80007ee:	002b      	movs	r3, r5
 80007f0:	08dd      	lsrs	r5, r3, #3
 80007f2:	000a      	movs	r2, r1
 80007f4:	2400      	movs	r4, #0
 80007f6:	e69d      	b.n	8000534 <__aeabi_fadd+0x44>
 80007f8:	1c7a      	adds	r2, r7, #1
 80007fa:	d0c6      	beq.n	800078a <__aeabi_fadd+0x29a>
 80007fc:	43ff      	mvns	r7, r7
 80007fe:	28ff      	cmp	r0, #255	; 0xff
 8000800:	d1b9      	bne.n	8000776 <__aeabi_fadd+0x286>
 8000802:	001d      	movs	r5, r3
 8000804:	e71d      	b.n	8000642 <__aeabi_fadd+0x152>
 8000806:	2501      	movs	r5, #1
 8000808:	e73f      	b.n	800068a <__aeabi_fadd+0x19a>
 800080a:	1e15      	subs	r5, r2, #0
 800080c:	d000      	beq.n	8000810 <__aeabi_fadd+0x320>
 800080e:	e744      	b.n	800069a <__aeabi_fadd+0x1aa>
 8000810:	2200      	movs	r2, #0
 8000812:	2300      	movs	r3, #0
 8000814:	e691      	b.n	800053a <__aeabi_fadd+0x4a>
 8000816:	2501      	movs	r5, #1
 8000818:	e7b7      	b.n	800078a <__aeabi_fadd+0x29a>
 800081a:	46c0      	nop			; (mov r8, r8)
 800081c:	7dffffff 	.word	0x7dffffff
 8000820:	fbffffff 	.word	0xfbffffff

08000824 <__eqsf2>:
 8000824:	b570      	push	{r4, r5, r6, lr}
 8000826:	0042      	lsls	r2, r0, #1
 8000828:	024e      	lsls	r6, r1, #9
 800082a:	004c      	lsls	r4, r1, #1
 800082c:	0245      	lsls	r5, r0, #9
 800082e:	0a6d      	lsrs	r5, r5, #9
 8000830:	0e12      	lsrs	r2, r2, #24
 8000832:	0fc3      	lsrs	r3, r0, #31
 8000834:	0a76      	lsrs	r6, r6, #9
 8000836:	0e24      	lsrs	r4, r4, #24
 8000838:	0fc9      	lsrs	r1, r1, #31
 800083a:	2aff      	cmp	r2, #255	; 0xff
 800083c:	d00f      	beq.n	800085e <__eqsf2+0x3a>
 800083e:	2cff      	cmp	r4, #255	; 0xff
 8000840:	d011      	beq.n	8000866 <__eqsf2+0x42>
 8000842:	2001      	movs	r0, #1
 8000844:	42a2      	cmp	r2, r4
 8000846:	d000      	beq.n	800084a <__eqsf2+0x26>
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	42b5      	cmp	r5, r6
 800084c:	d1fc      	bne.n	8000848 <__eqsf2+0x24>
 800084e:	428b      	cmp	r3, r1
 8000850:	d00d      	beq.n	800086e <__eqsf2+0x4a>
 8000852:	2a00      	cmp	r2, #0
 8000854:	d1f8      	bne.n	8000848 <__eqsf2+0x24>
 8000856:	0028      	movs	r0, r5
 8000858:	1e45      	subs	r5, r0, #1
 800085a:	41a8      	sbcs	r0, r5
 800085c:	e7f4      	b.n	8000848 <__eqsf2+0x24>
 800085e:	2001      	movs	r0, #1
 8000860:	2d00      	cmp	r5, #0
 8000862:	d1f1      	bne.n	8000848 <__eqsf2+0x24>
 8000864:	e7eb      	b.n	800083e <__eqsf2+0x1a>
 8000866:	2001      	movs	r0, #1
 8000868:	2e00      	cmp	r6, #0
 800086a:	d1ed      	bne.n	8000848 <__eqsf2+0x24>
 800086c:	e7e9      	b.n	8000842 <__eqsf2+0x1e>
 800086e:	2000      	movs	r0, #0
 8000870:	e7ea      	b.n	8000848 <__eqsf2+0x24>
 8000872:	46c0      	nop			; (mov r8, r8)

08000874 <__gesf2>:
 8000874:	b570      	push	{r4, r5, r6, lr}
 8000876:	004a      	lsls	r2, r1, #1
 8000878:	024e      	lsls	r6, r1, #9
 800087a:	0245      	lsls	r5, r0, #9
 800087c:	0044      	lsls	r4, r0, #1
 800087e:	0a6d      	lsrs	r5, r5, #9
 8000880:	0e24      	lsrs	r4, r4, #24
 8000882:	0fc3      	lsrs	r3, r0, #31
 8000884:	0a76      	lsrs	r6, r6, #9
 8000886:	0e12      	lsrs	r2, r2, #24
 8000888:	0fc9      	lsrs	r1, r1, #31
 800088a:	2cff      	cmp	r4, #255	; 0xff
 800088c:	d015      	beq.n	80008ba <__gesf2+0x46>
 800088e:	2aff      	cmp	r2, #255	; 0xff
 8000890:	d00e      	beq.n	80008b0 <__gesf2+0x3c>
 8000892:	2c00      	cmp	r4, #0
 8000894:	d115      	bne.n	80008c2 <__gesf2+0x4e>
 8000896:	2a00      	cmp	r2, #0
 8000898:	d101      	bne.n	800089e <__gesf2+0x2a>
 800089a:	2e00      	cmp	r6, #0
 800089c:	d01c      	beq.n	80008d8 <__gesf2+0x64>
 800089e:	2d00      	cmp	r5, #0
 80008a0:	d014      	beq.n	80008cc <__gesf2+0x58>
 80008a2:	428b      	cmp	r3, r1
 80008a4:	d027      	beq.n	80008f6 <__gesf2+0x82>
 80008a6:	2002      	movs	r0, #2
 80008a8:	3b01      	subs	r3, #1
 80008aa:	4018      	ands	r0, r3
 80008ac:	3801      	subs	r0, #1
 80008ae:	bd70      	pop	{r4, r5, r6, pc}
 80008b0:	2e00      	cmp	r6, #0
 80008b2:	d0ee      	beq.n	8000892 <__gesf2+0x1e>
 80008b4:	2002      	movs	r0, #2
 80008b6:	4240      	negs	r0, r0
 80008b8:	e7f9      	b.n	80008ae <__gesf2+0x3a>
 80008ba:	2d00      	cmp	r5, #0
 80008bc:	d1fa      	bne.n	80008b4 <__gesf2+0x40>
 80008be:	2aff      	cmp	r2, #255	; 0xff
 80008c0:	d00e      	beq.n	80008e0 <__gesf2+0x6c>
 80008c2:	2a00      	cmp	r2, #0
 80008c4:	d10e      	bne.n	80008e4 <__gesf2+0x70>
 80008c6:	2e00      	cmp	r6, #0
 80008c8:	d0ed      	beq.n	80008a6 <__gesf2+0x32>
 80008ca:	e00b      	b.n	80008e4 <__gesf2+0x70>
 80008cc:	2301      	movs	r3, #1
 80008ce:	3901      	subs	r1, #1
 80008d0:	4399      	bics	r1, r3
 80008d2:	0008      	movs	r0, r1
 80008d4:	3001      	adds	r0, #1
 80008d6:	e7ea      	b.n	80008ae <__gesf2+0x3a>
 80008d8:	2000      	movs	r0, #0
 80008da:	2d00      	cmp	r5, #0
 80008dc:	d0e7      	beq.n	80008ae <__gesf2+0x3a>
 80008de:	e7e2      	b.n	80008a6 <__gesf2+0x32>
 80008e0:	2e00      	cmp	r6, #0
 80008e2:	d1e7      	bne.n	80008b4 <__gesf2+0x40>
 80008e4:	428b      	cmp	r3, r1
 80008e6:	d1de      	bne.n	80008a6 <__gesf2+0x32>
 80008e8:	4294      	cmp	r4, r2
 80008ea:	dd05      	ble.n	80008f8 <__gesf2+0x84>
 80008ec:	2102      	movs	r1, #2
 80008ee:	1e58      	subs	r0, r3, #1
 80008f0:	4008      	ands	r0, r1
 80008f2:	3801      	subs	r0, #1
 80008f4:	e7db      	b.n	80008ae <__gesf2+0x3a>
 80008f6:	2400      	movs	r4, #0
 80008f8:	42a2      	cmp	r2, r4
 80008fa:	dc04      	bgt.n	8000906 <__gesf2+0x92>
 80008fc:	42b5      	cmp	r5, r6
 80008fe:	d8d2      	bhi.n	80008a6 <__gesf2+0x32>
 8000900:	2000      	movs	r0, #0
 8000902:	42b5      	cmp	r5, r6
 8000904:	d2d3      	bcs.n	80008ae <__gesf2+0x3a>
 8000906:	1e58      	subs	r0, r3, #1
 8000908:	2301      	movs	r3, #1
 800090a:	4398      	bics	r0, r3
 800090c:	3001      	adds	r0, #1
 800090e:	e7ce      	b.n	80008ae <__gesf2+0x3a>

08000910 <__lesf2>:
 8000910:	b530      	push	{r4, r5, lr}
 8000912:	0042      	lsls	r2, r0, #1
 8000914:	0244      	lsls	r4, r0, #9
 8000916:	024d      	lsls	r5, r1, #9
 8000918:	0fc3      	lsrs	r3, r0, #31
 800091a:	0048      	lsls	r0, r1, #1
 800091c:	0a64      	lsrs	r4, r4, #9
 800091e:	0e12      	lsrs	r2, r2, #24
 8000920:	0a6d      	lsrs	r5, r5, #9
 8000922:	0e00      	lsrs	r0, r0, #24
 8000924:	0fc9      	lsrs	r1, r1, #31
 8000926:	2aff      	cmp	r2, #255	; 0xff
 8000928:	d012      	beq.n	8000950 <__lesf2+0x40>
 800092a:	28ff      	cmp	r0, #255	; 0xff
 800092c:	d00c      	beq.n	8000948 <__lesf2+0x38>
 800092e:	2a00      	cmp	r2, #0
 8000930:	d112      	bne.n	8000958 <__lesf2+0x48>
 8000932:	2800      	cmp	r0, #0
 8000934:	d119      	bne.n	800096a <__lesf2+0x5a>
 8000936:	2d00      	cmp	r5, #0
 8000938:	d117      	bne.n	800096a <__lesf2+0x5a>
 800093a:	2c00      	cmp	r4, #0
 800093c:	d02b      	beq.n	8000996 <__lesf2+0x86>
 800093e:	2002      	movs	r0, #2
 8000940:	3b01      	subs	r3, #1
 8000942:	4018      	ands	r0, r3
 8000944:	3801      	subs	r0, #1
 8000946:	e026      	b.n	8000996 <__lesf2+0x86>
 8000948:	2d00      	cmp	r5, #0
 800094a:	d0f0      	beq.n	800092e <__lesf2+0x1e>
 800094c:	2002      	movs	r0, #2
 800094e:	e022      	b.n	8000996 <__lesf2+0x86>
 8000950:	2c00      	cmp	r4, #0
 8000952:	d1fb      	bne.n	800094c <__lesf2+0x3c>
 8000954:	28ff      	cmp	r0, #255	; 0xff
 8000956:	d01f      	beq.n	8000998 <__lesf2+0x88>
 8000958:	2800      	cmp	r0, #0
 800095a:	d11f      	bne.n	800099c <__lesf2+0x8c>
 800095c:	2d00      	cmp	r5, #0
 800095e:	d11d      	bne.n	800099c <__lesf2+0x8c>
 8000960:	2002      	movs	r0, #2
 8000962:	3b01      	subs	r3, #1
 8000964:	4018      	ands	r0, r3
 8000966:	3801      	subs	r0, #1
 8000968:	e015      	b.n	8000996 <__lesf2+0x86>
 800096a:	2c00      	cmp	r4, #0
 800096c:	d00e      	beq.n	800098c <__lesf2+0x7c>
 800096e:	428b      	cmp	r3, r1
 8000970:	d1e5      	bne.n	800093e <__lesf2+0x2e>
 8000972:	2200      	movs	r2, #0
 8000974:	4290      	cmp	r0, r2
 8000976:	dc04      	bgt.n	8000982 <__lesf2+0x72>
 8000978:	42ac      	cmp	r4, r5
 800097a:	d8e0      	bhi.n	800093e <__lesf2+0x2e>
 800097c:	2000      	movs	r0, #0
 800097e:	42ac      	cmp	r4, r5
 8000980:	d209      	bcs.n	8000996 <__lesf2+0x86>
 8000982:	1e58      	subs	r0, r3, #1
 8000984:	2301      	movs	r3, #1
 8000986:	4398      	bics	r0, r3
 8000988:	3001      	adds	r0, #1
 800098a:	e004      	b.n	8000996 <__lesf2+0x86>
 800098c:	2301      	movs	r3, #1
 800098e:	3901      	subs	r1, #1
 8000990:	4399      	bics	r1, r3
 8000992:	0008      	movs	r0, r1
 8000994:	3001      	adds	r0, #1
 8000996:	bd30      	pop	{r4, r5, pc}
 8000998:	2d00      	cmp	r5, #0
 800099a:	d1d7      	bne.n	800094c <__lesf2+0x3c>
 800099c:	428b      	cmp	r3, r1
 800099e:	d1ce      	bne.n	800093e <__lesf2+0x2e>
 80009a0:	4282      	cmp	r2, r0
 80009a2:	dde7      	ble.n	8000974 <__lesf2+0x64>
 80009a4:	2102      	movs	r1, #2
 80009a6:	1e58      	subs	r0, r3, #1
 80009a8:	4008      	ands	r0, r1
 80009aa:	3801      	subs	r0, #1
 80009ac:	e7f3      	b.n	8000996 <__lesf2+0x86>
 80009ae:	46c0      	nop			; (mov r8, r8)

080009b0 <__aeabi_fmul>:
 80009b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009b2:	464e      	mov	r6, r9
 80009b4:	4657      	mov	r7, sl
 80009b6:	4645      	mov	r5, r8
 80009b8:	46de      	mov	lr, fp
 80009ba:	b5e0      	push	{r5, r6, r7, lr}
 80009bc:	0243      	lsls	r3, r0, #9
 80009be:	0a5b      	lsrs	r3, r3, #9
 80009c0:	0045      	lsls	r5, r0, #1
 80009c2:	b083      	sub	sp, #12
 80009c4:	1c0f      	adds	r7, r1, #0
 80009c6:	4699      	mov	r9, r3
 80009c8:	0e2d      	lsrs	r5, r5, #24
 80009ca:	0fc6      	lsrs	r6, r0, #31
 80009cc:	2d00      	cmp	r5, #0
 80009ce:	d057      	beq.n	8000a80 <__aeabi_fmul+0xd0>
 80009d0:	2dff      	cmp	r5, #255	; 0xff
 80009d2:	d024      	beq.n	8000a1e <__aeabi_fmul+0x6e>
 80009d4:	2080      	movs	r0, #128	; 0x80
 80009d6:	00db      	lsls	r3, r3, #3
 80009d8:	04c0      	lsls	r0, r0, #19
 80009da:	4318      	orrs	r0, r3
 80009dc:	2300      	movs	r3, #0
 80009de:	4681      	mov	r9, r0
 80009e0:	469a      	mov	sl, r3
 80009e2:	469b      	mov	fp, r3
 80009e4:	3d7f      	subs	r5, #127	; 0x7f
 80009e6:	027c      	lsls	r4, r7, #9
 80009e8:	007a      	lsls	r2, r7, #1
 80009ea:	0ffb      	lsrs	r3, r7, #31
 80009ec:	0a64      	lsrs	r4, r4, #9
 80009ee:	0e12      	lsrs	r2, r2, #24
 80009f0:	4698      	mov	r8, r3
 80009f2:	d023      	beq.n	8000a3c <__aeabi_fmul+0x8c>
 80009f4:	2aff      	cmp	r2, #255	; 0xff
 80009f6:	d04b      	beq.n	8000a90 <__aeabi_fmul+0xe0>
 80009f8:	00e3      	lsls	r3, r4, #3
 80009fa:	2480      	movs	r4, #128	; 0x80
 80009fc:	2000      	movs	r0, #0
 80009fe:	04e4      	lsls	r4, r4, #19
 8000a00:	3a7f      	subs	r2, #127	; 0x7f
 8000a02:	431c      	orrs	r4, r3
 8000a04:	18ad      	adds	r5, r5, r2
 8000a06:	1c6b      	adds	r3, r5, #1
 8000a08:	4647      	mov	r7, r8
 8000a0a:	9301      	str	r3, [sp, #4]
 8000a0c:	4653      	mov	r3, sl
 8000a0e:	4077      	eors	r7, r6
 8000a10:	003a      	movs	r2, r7
 8000a12:	2b0f      	cmp	r3, #15
 8000a14:	d848      	bhi.n	8000aa8 <__aeabi_fmul+0xf8>
 8000a16:	497d      	ldr	r1, [pc, #500]	; (8000c0c <__aeabi_fmul+0x25c>)
 8000a18:	009b      	lsls	r3, r3, #2
 8000a1a:	58cb      	ldr	r3, [r1, r3]
 8000a1c:	469f      	mov	pc, r3
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d000      	beq.n	8000a24 <__aeabi_fmul+0x74>
 8000a22:	e085      	b.n	8000b30 <__aeabi_fmul+0x180>
 8000a24:	3308      	adds	r3, #8
 8000a26:	469a      	mov	sl, r3
 8000a28:	3b06      	subs	r3, #6
 8000a2a:	469b      	mov	fp, r3
 8000a2c:	027c      	lsls	r4, r7, #9
 8000a2e:	007a      	lsls	r2, r7, #1
 8000a30:	0ffb      	lsrs	r3, r7, #31
 8000a32:	25ff      	movs	r5, #255	; 0xff
 8000a34:	0a64      	lsrs	r4, r4, #9
 8000a36:	0e12      	lsrs	r2, r2, #24
 8000a38:	4698      	mov	r8, r3
 8000a3a:	d1db      	bne.n	80009f4 <__aeabi_fmul+0x44>
 8000a3c:	2c00      	cmp	r4, #0
 8000a3e:	d000      	beq.n	8000a42 <__aeabi_fmul+0x92>
 8000a40:	e090      	b.n	8000b64 <__aeabi_fmul+0x1b4>
 8000a42:	4652      	mov	r2, sl
 8000a44:	2301      	movs	r3, #1
 8000a46:	431a      	orrs	r2, r3
 8000a48:	4692      	mov	sl, r2
 8000a4a:	2001      	movs	r0, #1
 8000a4c:	e7db      	b.n	8000a06 <__aeabi_fmul+0x56>
 8000a4e:	464c      	mov	r4, r9
 8000a50:	4658      	mov	r0, fp
 8000a52:	0017      	movs	r7, r2
 8000a54:	2802      	cmp	r0, #2
 8000a56:	d024      	beq.n	8000aa2 <__aeabi_fmul+0xf2>
 8000a58:	2803      	cmp	r0, #3
 8000a5a:	d100      	bne.n	8000a5e <__aeabi_fmul+0xae>
 8000a5c:	e0cf      	b.n	8000bfe <__aeabi_fmul+0x24e>
 8000a5e:	2200      	movs	r2, #0
 8000a60:	2300      	movs	r3, #0
 8000a62:	2801      	cmp	r0, #1
 8000a64:	d14d      	bne.n	8000b02 <__aeabi_fmul+0x152>
 8000a66:	0258      	lsls	r0, r3, #9
 8000a68:	05d2      	lsls	r2, r2, #23
 8000a6a:	0a40      	lsrs	r0, r0, #9
 8000a6c:	07ff      	lsls	r7, r7, #31
 8000a6e:	4310      	orrs	r0, r2
 8000a70:	4338      	orrs	r0, r7
 8000a72:	b003      	add	sp, #12
 8000a74:	bc3c      	pop	{r2, r3, r4, r5}
 8000a76:	4690      	mov	r8, r2
 8000a78:	4699      	mov	r9, r3
 8000a7a:	46a2      	mov	sl, r4
 8000a7c:	46ab      	mov	fp, r5
 8000a7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d15b      	bne.n	8000b3c <__aeabi_fmul+0x18c>
 8000a84:	2304      	movs	r3, #4
 8000a86:	469a      	mov	sl, r3
 8000a88:	3b03      	subs	r3, #3
 8000a8a:	2500      	movs	r5, #0
 8000a8c:	469b      	mov	fp, r3
 8000a8e:	e7aa      	b.n	80009e6 <__aeabi_fmul+0x36>
 8000a90:	35ff      	adds	r5, #255	; 0xff
 8000a92:	2c00      	cmp	r4, #0
 8000a94:	d160      	bne.n	8000b58 <__aeabi_fmul+0x1a8>
 8000a96:	4652      	mov	r2, sl
 8000a98:	2302      	movs	r3, #2
 8000a9a:	431a      	orrs	r2, r3
 8000a9c:	4692      	mov	sl, r2
 8000a9e:	2002      	movs	r0, #2
 8000aa0:	e7b1      	b.n	8000a06 <__aeabi_fmul+0x56>
 8000aa2:	22ff      	movs	r2, #255	; 0xff
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	e7de      	b.n	8000a66 <__aeabi_fmul+0xb6>
 8000aa8:	464b      	mov	r3, r9
 8000aaa:	0c1b      	lsrs	r3, r3, #16
 8000aac:	469c      	mov	ip, r3
 8000aae:	464b      	mov	r3, r9
 8000ab0:	0426      	lsls	r6, r4, #16
 8000ab2:	0c36      	lsrs	r6, r6, #16
 8000ab4:	0418      	lsls	r0, r3, #16
 8000ab6:	4661      	mov	r1, ip
 8000ab8:	0033      	movs	r3, r6
 8000aba:	0c22      	lsrs	r2, r4, #16
 8000abc:	4664      	mov	r4, ip
 8000abe:	0c00      	lsrs	r0, r0, #16
 8000ac0:	4343      	muls	r3, r0
 8000ac2:	434e      	muls	r6, r1
 8000ac4:	4350      	muls	r0, r2
 8000ac6:	4354      	muls	r4, r2
 8000ac8:	1980      	adds	r0, r0, r6
 8000aca:	0c1a      	lsrs	r2, r3, #16
 8000acc:	1812      	adds	r2, r2, r0
 8000ace:	4296      	cmp	r6, r2
 8000ad0:	d903      	bls.n	8000ada <__aeabi_fmul+0x12a>
 8000ad2:	2180      	movs	r1, #128	; 0x80
 8000ad4:	0249      	lsls	r1, r1, #9
 8000ad6:	468c      	mov	ip, r1
 8000ad8:	4464      	add	r4, ip
 8000ada:	041b      	lsls	r3, r3, #16
 8000adc:	0c1b      	lsrs	r3, r3, #16
 8000ade:	0410      	lsls	r0, r2, #16
 8000ae0:	18c0      	adds	r0, r0, r3
 8000ae2:	0183      	lsls	r3, r0, #6
 8000ae4:	1e5e      	subs	r6, r3, #1
 8000ae6:	41b3      	sbcs	r3, r6
 8000ae8:	0e80      	lsrs	r0, r0, #26
 8000aea:	4318      	orrs	r0, r3
 8000aec:	0c13      	lsrs	r3, r2, #16
 8000aee:	191b      	adds	r3, r3, r4
 8000af0:	019b      	lsls	r3, r3, #6
 8000af2:	4303      	orrs	r3, r0
 8000af4:	001c      	movs	r4, r3
 8000af6:	0123      	lsls	r3, r4, #4
 8000af8:	d579      	bpl.n	8000bee <__aeabi_fmul+0x23e>
 8000afa:	2301      	movs	r3, #1
 8000afc:	0862      	lsrs	r2, r4, #1
 8000afe:	401c      	ands	r4, r3
 8000b00:	4314      	orrs	r4, r2
 8000b02:	9a01      	ldr	r2, [sp, #4]
 8000b04:	327f      	adds	r2, #127	; 0x7f
 8000b06:	2a00      	cmp	r2, #0
 8000b08:	dd4d      	ble.n	8000ba6 <__aeabi_fmul+0x1f6>
 8000b0a:	0763      	lsls	r3, r4, #29
 8000b0c:	d004      	beq.n	8000b18 <__aeabi_fmul+0x168>
 8000b0e:	230f      	movs	r3, #15
 8000b10:	4023      	ands	r3, r4
 8000b12:	2b04      	cmp	r3, #4
 8000b14:	d000      	beq.n	8000b18 <__aeabi_fmul+0x168>
 8000b16:	3404      	adds	r4, #4
 8000b18:	0123      	lsls	r3, r4, #4
 8000b1a:	d503      	bpl.n	8000b24 <__aeabi_fmul+0x174>
 8000b1c:	4b3c      	ldr	r3, [pc, #240]	; (8000c10 <__aeabi_fmul+0x260>)
 8000b1e:	9a01      	ldr	r2, [sp, #4]
 8000b20:	401c      	ands	r4, r3
 8000b22:	3280      	adds	r2, #128	; 0x80
 8000b24:	2afe      	cmp	r2, #254	; 0xfe
 8000b26:	dcbc      	bgt.n	8000aa2 <__aeabi_fmul+0xf2>
 8000b28:	01a3      	lsls	r3, r4, #6
 8000b2a:	0a5b      	lsrs	r3, r3, #9
 8000b2c:	b2d2      	uxtb	r2, r2
 8000b2e:	e79a      	b.n	8000a66 <__aeabi_fmul+0xb6>
 8000b30:	230c      	movs	r3, #12
 8000b32:	469a      	mov	sl, r3
 8000b34:	3b09      	subs	r3, #9
 8000b36:	25ff      	movs	r5, #255	; 0xff
 8000b38:	469b      	mov	fp, r3
 8000b3a:	e754      	b.n	80009e6 <__aeabi_fmul+0x36>
 8000b3c:	0018      	movs	r0, r3
 8000b3e:	f7ff fc8f 	bl	8000460 <__clzsi2>
 8000b42:	464a      	mov	r2, r9
 8000b44:	1f43      	subs	r3, r0, #5
 8000b46:	2576      	movs	r5, #118	; 0x76
 8000b48:	409a      	lsls	r2, r3
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	426d      	negs	r5, r5
 8000b4e:	4691      	mov	r9, r2
 8000b50:	1a2d      	subs	r5, r5, r0
 8000b52:	469a      	mov	sl, r3
 8000b54:	469b      	mov	fp, r3
 8000b56:	e746      	b.n	80009e6 <__aeabi_fmul+0x36>
 8000b58:	4652      	mov	r2, sl
 8000b5a:	2303      	movs	r3, #3
 8000b5c:	431a      	orrs	r2, r3
 8000b5e:	4692      	mov	sl, r2
 8000b60:	2003      	movs	r0, #3
 8000b62:	e750      	b.n	8000a06 <__aeabi_fmul+0x56>
 8000b64:	0020      	movs	r0, r4
 8000b66:	f7ff fc7b 	bl	8000460 <__clzsi2>
 8000b6a:	1f43      	subs	r3, r0, #5
 8000b6c:	1a2d      	subs	r5, r5, r0
 8000b6e:	409c      	lsls	r4, r3
 8000b70:	3d76      	subs	r5, #118	; 0x76
 8000b72:	2000      	movs	r0, #0
 8000b74:	e747      	b.n	8000a06 <__aeabi_fmul+0x56>
 8000b76:	2380      	movs	r3, #128	; 0x80
 8000b78:	2700      	movs	r7, #0
 8000b7a:	03db      	lsls	r3, r3, #15
 8000b7c:	22ff      	movs	r2, #255	; 0xff
 8000b7e:	e772      	b.n	8000a66 <__aeabi_fmul+0xb6>
 8000b80:	4642      	mov	r2, r8
 8000b82:	e766      	b.n	8000a52 <__aeabi_fmul+0xa2>
 8000b84:	464c      	mov	r4, r9
 8000b86:	0032      	movs	r2, r6
 8000b88:	4658      	mov	r0, fp
 8000b8a:	e762      	b.n	8000a52 <__aeabi_fmul+0xa2>
 8000b8c:	2380      	movs	r3, #128	; 0x80
 8000b8e:	464a      	mov	r2, r9
 8000b90:	03db      	lsls	r3, r3, #15
 8000b92:	421a      	tst	r2, r3
 8000b94:	d022      	beq.n	8000bdc <__aeabi_fmul+0x22c>
 8000b96:	421c      	tst	r4, r3
 8000b98:	d120      	bne.n	8000bdc <__aeabi_fmul+0x22c>
 8000b9a:	4323      	orrs	r3, r4
 8000b9c:	025b      	lsls	r3, r3, #9
 8000b9e:	0a5b      	lsrs	r3, r3, #9
 8000ba0:	4647      	mov	r7, r8
 8000ba2:	22ff      	movs	r2, #255	; 0xff
 8000ba4:	e75f      	b.n	8000a66 <__aeabi_fmul+0xb6>
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	1a9a      	subs	r2, r3, r2
 8000baa:	2a1b      	cmp	r2, #27
 8000bac:	dc21      	bgt.n	8000bf2 <__aeabi_fmul+0x242>
 8000bae:	0023      	movs	r3, r4
 8000bb0:	9901      	ldr	r1, [sp, #4]
 8000bb2:	40d3      	lsrs	r3, r2
 8000bb4:	319e      	adds	r1, #158	; 0x9e
 8000bb6:	408c      	lsls	r4, r1
 8000bb8:	001a      	movs	r2, r3
 8000bba:	0023      	movs	r3, r4
 8000bbc:	1e5c      	subs	r4, r3, #1
 8000bbe:	41a3      	sbcs	r3, r4
 8000bc0:	4313      	orrs	r3, r2
 8000bc2:	075a      	lsls	r2, r3, #29
 8000bc4:	d004      	beq.n	8000bd0 <__aeabi_fmul+0x220>
 8000bc6:	220f      	movs	r2, #15
 8000bc8:	401a      	ands	r2, r3
 8000bca:	2a04      	cmp	r2, #4
 8000bcc:	d000      	beq.n	8000bd0 <__aeabi_fmul+0x220>
 8000bce:	3304      	adds	r3, #4
 8000bd0:	015a      	lsls	r2, r3, #5
 8000bd2:	d411      	bmi.n	8000bf8 <__aeabi_fmul+0x248>
 8000bd4:	019b      	lsls	r3, r3, #6
 8000bd6:	0a5b      	lsrs	r3, r3, #9
 8000bd8:	2200      	movs	r2, #0
 8000bda:	e744      	b.n	8000a66 <__aeabi_fmul+0xb6>
 8000bdc:	2380      	movs	r3, #128	; 0x80
 8000bde:	464a      	mov	r2, r9
 8000be0:	03db      	lsls	r3, r3, #15
 8000be2:	4313      	orrs	r3, r2
 8000be4:	025b      	lsls	r3, r3, #9
 8000be6:	0a5b      	lsrs	r3, r3, #9
 8000be8:	0037      	movs	r7, r6
 8000bea:	22ff      	movs	r2, #255	; 0xff
 8000bec:	e73b      	b.n	8000a66 <__aeabi_fmul+0xb6>
 8000bee:	9501      	str	r5, [sp, #4]
 8000bf0:	e787      	b.n	8000b02 <__aeabi_fmul+0x152>
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	e736      	b.n	8000a66 <__aeabi_fmul+0xb6>
 8000bf8:	2201      	movs	r2, #1
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	e733      	b.n	8000a66 <__aeabi_fmul+0xb6>
 8000bfe:	2380      	movs	r3, #128	; 0x80
 8000c00:	03db      	lsls	r3, r3, #15
 8000c02:	4323      	orrs	r3, r4
 8000c04:	025b      	lsls	r3, r3, #9
 8000c06:	0a5b      	lsrs	r3, r3, #9
 8000c08:	22ff      	movs	r2, #255	; 0xff
 8000c0a:	e72c      	b.n	8000a66 <__aeabi_fmul+0xb6>
 8000c0c:	08007d14 	.word	0x08007d14
 8000c10:	f7ffffff 	.word	0xf7ffffff

08000c14 <__aeabi_f2iz>:
 8000c14:	0241      	lsls	r1, r0, #9
 8000c16:	0042      	lsls	r2, r0, #1
 8000c18:	0fc3      	lsrs	r3, r0, #31
 8000c1a:	0a49      	lsrs	r1, r1, #9
 8000c1c:	0e12      	lsrs	r2, r2, #24
 8000c1e:	2000      	movs	r0, #0
 8000c20:	2a7e      	cmp	r2, #126	; 0x7e
 8000c22:	d90d      	bls.n	8000c40 <__aeabi_f2iz+0x2c>
 8000c24:	2a9d      	cmp	r2, #157	; 0x9d
 8000c26:	d80c      	bhi.n	8000c42 <__aeabi_f2iz+0x2e>
 8000c28:	2080      	movs	r0, #128	; 0x80
 8000c2a:	0400      	lsls	r0, r0, #16
 8000c2c:	4301      	orrs	r1, r0
 8000c2e:	2a95      	cmp	r2, #149	; 0x95
 8000c30:	dc0a      	bgt.n	8000c48 <__aeabi_f2iz+0x34>
 8000c32:	2096      	movs	r0, #150	; 0x96
 8000c34:	1a82      	subs	r2, r0, r2
 8000c36:	40d1      	lsrs	r1, r2
 8000c38:	4248      	negs	r0, r1
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d100      	bne.n	8000c40 <__aeabi_f2iz+0x2c>
 8000c3e:	0008      	movs	r0, r1
 8000c40:	4770      	bx	lr
 8000c42:	4a03      	ldr	r2, [pc, #12]	; (8000c50 <__aeabi_f2iz+0x3c>)
 8000c44:	1898      	adds	r0, r3, r2
 8000c46:	e7fb      	b.n	8000c40 <__aeabi_f2iz+0x2c>
 8000c48:	3a96      	subs	r2, #150	; 0x96
 8000c4a:	4091      	lsls	r1, r2
 8000c4c:	e7f4      	b.n	8000c38 <__aeabi_f2iz+0x24>
 8000c4e:	46c0      	nop			; (mov r8, r8)
 8000c50:	7fffffff 	.word	0x7fffffff

08000c54 <__aeabi_i2f>:
 8000c54:	b570      	push	{r4, r5, r6, lr}
 8000c56:	2800      	cmp	r0, #0
 8000c58:	d03d      	beq.n	8000cd6 <__aeabi_i2f+0x82>
 8000c5a:	17c3      	asrs	r3, r0, #31
 8000c5c:	18c5      	adds	r5, r0, r3
 8000c5e:	405d      	eors	r5, r3
 8000c60:	0fc4      	lsrs	r4, r0, #31
 8000c62:	0028      	movs	r0, r5
 8000c64:	f7ff fbfc 	bl	8000460 <__clzsi2>
 8000c68:	229e      	movs	r2, #158	; 0x9e
 8000c6a:	1a12      	subs	r2, r2, r0
 8000c6c:	2a96      	cmp	r2, #150	; 0x96
 8000c6e:	dc07      	bgt.n	8000c80 <__aeabi_i2f+0x2c>
 8000c70:	b2d2      	uxtb	r2, r2
 8000c72:	2808      	cmp	r0, #8
 8000c74:	dd33      	ble.n	8000cde <__aeabi_i2f+0x8a>
 8000c76:	3808      	subs	r0, #8
 8000c78:	4085      	lsls	r5, r0
 8000c7a:	0268      	lsls	r0, r5, #9
 8000c7c:	0a40      	lsrs	r0, r0, #9
 8000c7e:	e023      	b.n	8000cc8 <__aeabi_i2f+0x74>
 8000c80:	2a99      	cmp	r2, #153	; 0x99
 8000c82:	dd0b      	ble.n	8000c9c <__aeabi_i2f+0x48>
 8000c84:	2305      	movs	r3, #5
 8000c86:	0029      	movs	r1, r5
 8000c88:	1a1b      	subs	r3, r3, r0
 8000c8a:	40d9      	lsrs	r1, r3
 8000c8c:	0003      	movs	r3, r0
 8000c8e:	331b      	adds	r3, #27
 8000c90:	409d      	lsls	r5, r3
 8000c92:	002b      	movs	r3, r5
 8000c94:	1e5d      	subs	r5, r3, #1
 8000c96:	41ab      	sbcs	r3, r5
 8000c98:	4319      	orrs	r1, r3
 8000c9a:	000d      	movs	r5, r1
 8000c9c:	2805      	cmp	r0, #5
 8000c9e:	dd01      	ble.n	8000ca4 <__aeabi_i2f+0x50>
 8000ca0:	1f43      	subs	r3, r0, #5
 8000ca2:	409d      	lsls	r5, r3
 8000ca4:	002b      	movs	r3, r5
 8000ca6:	490f      	ldr	r1, [pc, #60]	; (8000ce4 <__aeabi_i2f+0x90>)
 8000ca8:	400b      	ands	r3, r1
 8000caa:	076e      	lsls	r6, r5, #29
 8000cac:	d009      	beq.n	8000cc2 <__aeabi_i2f+0x6e>
 8000cae:	260f      	movs	r6, #15
 8000cb0:	4035      	ands	r5, r6
 8000cb2:	2d04      	cmp	r5, #4
 8000cb4:	d005      	beq.n	8000cc2 <__aeabi_i2f+0x6e>
 8000cb6:	3304      	adds	r3, #4
 8000cb8:	015d      	lsls	r5, r3, #5
 8000cba:	d502      	bpl.n	8000cc2 <__aeabi_i2f+0x6e>
 8000cbc:	229f      	movs	r2, #159	; 0x9f
 8000cbe:	400b      	ands	r3, r1
 8000cc0:	1a12      	subs	r2, r2, r0
 8000cc2:	019b      	lsls	r3, r3, #6
 8000cc4:	0a58      	lsrs	r0, r3, #9
 8000cc6:	b2d2      	uxtb	r2, r2
 8000cc8:	0240      	lsls	r0, r0, #9
 8000cca:	05d2      	lsls	r2, r2, #23
 8000ccc:	0a40      	lsrs	r0, r0, #9
 8000cce:	07e4      	lsls	r4, r4, #31
 8000cd0:	4310      	orrs	r0, r2
 8000cd2:	4320      	orrs	r0, r4
 8000cd4:	bd70      	pop	{r4, r5, r6, pc}
 8000cd6:	2400      	movs	r4, #0
 8000cd8:	2200      	movs	r2, #0
 8000cda:	2000      	movs	r0, #0
 8000cdc:	e7f4      	b.n	8000cc8 <__aeabi_i2f+0x74>
 8000cde:	0268      	lsls	r0, r5, #9
 8000ce0:	0a40      	lsrs	r0, r0, #9
 8000ce2:	e7f1      	b.n	8000cc8 <__aeabi_i2f+0x74>
 8000ce4:	fbffffff 	.word	0xfbffffff

08000ce8 <fix_abs>:
 * value is too large or there were garbage characters.
 */
extern fix16_t fix16_from_str(const char *buf);

static inline uint32_t fix_abs(fix16_t in)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
    if(in == fix16_minimum)
 8000cf0:	2380      	movs	r3, #128	; 0x80
 8000cf2:	061b      	lsls	r3, r3, #24
 8000cf4:	687a      	ldr	r2, [r7, #4]
 8000cf6:	429a      	cmp	r2, r3
 8000cf8:	d102      	bne.n	8000d00 <fix_abs+0x18>
    {
        // minimum negative number has same representation as
        // its absolute value in unsigned
        return 0x80000000;
 8000cfa:	2380      	movs	r3, #128	; 0x80
 8000cfc:	061b      	lsls	r3, r3, #24
 8000cfe:	e003      	b.n	8000d08 <fix_abs+0x20>
    }
    else
    {
        return ((in >= 0)?(in):(-in));
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	17da      	asrs	r2, r3, #31
 8000d04:	189b      	adds	r3, r3, r2
 8000d06:	4053      	eors	r3, r2
    }
}
 8000d08:	0018      	movs	r0, r3
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	b002      	add	sp, #8
 8000d0e:	bd80      	pop	{r7, pc}

08000d10 <fix16_add>:
/* Subtraction and addition with overflow detection.
 * The versions without overflow detection are inlined in the header.
 */
#ifndef FIXMATH_NO_OVERFLOW
fix16_t fix16_add(fix16_t a, fix16_t b)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b086      	sub	sp, #24
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
 8000d18:	6039      	str	r1, [r7, #0]
	// Use unsigned integers because overflow with signed integers is
	// an undefined operation (http://www.airs.com/blog/archives/120).
    uint32_t _a = a;
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	617b      	str	r3, [r7, #20]
    uint32_t _b = b;
 8000d1e:	683b      	ldr	r3, [r7, #0]
 8000d20:	613b      	str	r3, [r7, #16]
	uint32_t sum = _a + _b;
 8000d22:	697a      	ldr	r2, [r7, #20]
 8000d24:	693b      	ldr	r3, [r7, #16]
 8000d26:	18d3      	adds	r3, r2, r3
 8000d28:	60fb      	str	r3, [r7, #12]

	// Overflow can only happen if sign of a == sign of b, and then
	// it causes sign of sum != sign of a.
	if (!((_a ^ _b) & 0x80000000) && ((_a ^ sum) & 0x80000000))
 8000d2a:	697a      	ldr	r2, [r7, #20]
 8000d2c:	693b      	ldr	r3, [r7, #16]
 8000d2e:	4053      	eors	r3, r2
 8000d30:	d406      	bmi.n	8000d40 <fix16_add+0x30>
 8000d32:	697a      	ldr	r2, [r7, #20]
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	4053      	eors	r3, r2
 8000d38:	d502      	bpl.n	8000d40 <fix16_add+0x30>
		return fix16_overflow;
 8000d3a:	2380      	movs	r3, #128	; 0x80
 8000d3c:	061b      	lsls	r3, r3, #24
 8000d3e:	e000      	b.n	8000d42 <fix16_add+0x32>
	
	return sum;
 8000d40:	68fb      	ldr	r3, [r7, #12]
}
 8000d42:	0018      	movs	r0, r3
 8000d44:	46bd      	mov	sp, r7
 8000d46:	b006      	add	sp, #24
 8000d48:	bd80      	pop	{r7, pc}

08000d4a <fix16_sub>:

fix16_t fix16_sub(fix16_t a, fix16_t b)
{
 8000d4a:	b580      	push	{r7, lr}
 8000d4c:	b086      	sub	sp, #24
 8000d4e:	af00      	add	r7, sp, #0
 8000d50:	6078      	str	r0, [r7, #4]
 8000d52:	6039      	str	r1, [r7, #0]
    uint32_t _a = a;
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	617b      	str	r3, [r7, #20]
    uint32_t _b = b;
 8000d58:	683b      	ldr	r3, [r7, #0]
 8000d5a:	613b      	str	r3, [r7, #16]
	uint32_t diff = _a - _b;
 8000d5c:	697a      	ldr	r2, [r7, #20]
 8000d5e:	693b      	ldr	r3, [r7, #16]
 8000d60:	1ad3      	subs	r3, r2, r3
 8000d62:	60fb      	str	r3, [r7, #12]

	// Overflow can only happen if sign of a != sign of b, and then
	// it causes sign of diff != sign of a.
	if (((_a ^ _b) & 0x80000000) && ((_a ^ diff) & 0x80000000))
 8000d64:	697a      	ldr	r2, [r7, #20]
 8000d66:	693b      	ldr	r3, [r7, #16]
 8000d68:	4053      	eors	r3, r2
 8000d6a:	d506      	bpl.n	8000d7a <fix16_sub+0x30>
 8000d6c:	697a      	ldr	r2, [r7, #20]
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	4053      	eors	r3, r2
 8000d72:	d502      	bpl.n	8000d7a <fix16_sub+0x30>
		return fix16_overflow;
 8000d74:	2380      	movs	r3, #128	; 0x80
 8000d76:	061b      	lsls	r3, r3, #24
 8000d78:	e000      	b.n	8000d7c <fix16_sub+0x32>
	
	return diff;
 8000d7a:	68fb      	ldr	r3, [r7, #12]
}
 8000d7c:	0018      	movs	r0, r3
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	b006      	add	sp, #24
 8000d82:	bd80      	pop	{r7, pc}

08000d84 <fix16_mul>:
 * detection.
 */
 
#if !defined(FIXMATH_NO_64BIT) && !defined(FIXMATH_OPTIMIZE_8BIT)
fix16_t fix16_mul(fix16_t inArg0, fix16_t inArg1)
{
 8000d84:	b5b0      	push	{r4, r5, r7, lr}
 8000d86:	b08e      	sub	sp, #56	; 0x38
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6278      	str	r0, [r7, #36]	; 0x24
 8000d8c:	6239      	str	r1, [r7, #32]
	int64_t product = (int64_t)inArg0 * inArg1;
 8000d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d90:	613b      	str	r3, [r7, #16]
 8000d92:	17db      	asrs	r3, r3, #31
 8000d94:	617b      	str	r3, [r7, #20]
 8000d96:	6a3b      	ldr	r3, [r7, #32]
 8000d98:	60bb      	str	r3, [r7, #8]
 8000d9a:	17db      	asrs	r3, r3, #31
 8000d9c:	60fb      	str	r3, [r7, #12]
 8000d9e:	68ba      	ldr	r2, [r7, #8]
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	6938      	ldr	r0, [r7, #16]
 8000da4:	6979      	ldr	r1, [r7, #20]
 8000da6:	f7ff fb79 	bl	800049c <__aeabi_lmul>
 8000daa:	0002      	movs	r2, r0
 8000dac:	000b      	movs	r3, r1
 8000dae:	633a      	str	r2, [r7, #48]	; 0x30
 8000db0:	637b      	str	r3, [r7, #52]	; 0x34
	
	#ifndef FIXMATH_NO_OVERFLOW
	// The upper 17 bits should all be the same (the sign).
	uint32_t upper = (product >> 47);
 8000db2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000db4:	13db      	asrs	r3, r3, #15
 8000db6:	603b      	str	r3, [r7, #0]
 8000db8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000dba:	17db      	asrs	r3, r3, #31
 8000dbc:	607b      	str	r3, [r7, #4]
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	62fb      	str	r3, [r7, #44]	; 0x2c
	#endif
	
	if (product < 0)
 8000dc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	da0f      	bge.n	8000de8 <fix16_mul+0x64>
	{
		#ifndef FIXMATH_NO_OVERFLOW
		if (~upper)
 8000dc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000dca:	3301      	adds	r3, #1
 8000dcc:	d002      	beq.n	8000dd4 <fix16_mul+0x50>
				return fix16_overflow;
 8000dce:	2380      	movs	r3, #128	; 0x80
 8000dd0:	061b      	lsls	r3, r3, #24
 8000dd2:	e02a      	b.n	8000e2a <fix16_mul+0xa6>
		#endif
		
		#ifndef FIXMATH_NO_ROUNDING
		// This adjustment is required in order to round -1/2 correctly
		product--;
 8000dd4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000dd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000dd8:	2001      	movs	r0, #1
 8000dda:	4240      	negs	r0, r0
 8000ddc:	17c1      	asrs	r1, r0, #31
 8000dde:	1812      	adds	r2, r2, r0
 8000de0:	414b      	adcs	r3, r1
 8000de2:	633a      	str	r2, [r7, #48]	; 0x30
 8000de4:	637b      	str	r3, [r7, #52]	; 0x34
 8000de6:	e005      	b.n	8000df4 <fix16_mul+0x70>
		#endif
	}
	else
	{
		#ifndef FIXMATH_NO_OVERFLOW
		if (upper)
 8000de8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d002      	beq.n	8000df4 <fix16_mul+0x70>
				return fix16_overflow;
 8000dee:	2380      	movs	r3, #128	; 0x80
 8000df0:	061b      	lsls	r3, r3, #24
 8000df2:	e01a      	b.n	8000e2a <fix16_mul+0xa6>
	}
	
	#ifdef FIXMATH_NO_ROUNDING
	return product >> 16;
	#else
	fix16_t result = product >> 16;
 8000df4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000df6:	041b      	lsls	r3, r3, #16
 8000df8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000dfa:	0c12      	lsrs	r2, r2, #16
 8000dfc:	61ba      	str	r2, [r7, #24]
 8000dfe:	69ba      	ldr	r2, [r7, #24]
 8000e00:	431a      	orrs	r2, r3
 8000e02:	61ba      	str	r2, [r7, #24]
 8000e04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e06:	141b      	asrs	r3, r3, #16
 8000e08:	61fb      	str	r3, [r7, #28]
 8000e0a:	69bb      	ldr	r3, [r7, #24]
 8000e0c:	62bb      	str	r3, [r7, #40]	; 0x28
	result += (product & 0x8000) >> 15;
 8000e0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e10:	045b      	lsls	r3, r3, #17
 8000e12:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000e14:	0bd4      	lsrs	r4, r2, #15
 8000e16:	431c      	orrs	r4, r3
 8000e18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e1a:	13dd      	asrs	r5, r3, #15
 8000e1c:	0022      	movs	r2, r4
 8000e1e:	2301      	movs	r3, #1
 8000e20:	401a      	ands	r2, r3
 8000e22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e24:	18d3      	adds	r3, r2, r3
 8000e26:	62bb      	str	r3, [r7, #40]	; 0x28
	
	return result;
 8000e28:	6abb      	ldr	r3, [r7, #40]	; 0x28
	#endif
}
 8000e2a:	0018      	movs	r0, r3
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	b00e      	add	sp, #56	; 0x38
 8000e30:	bdb0      	pop	{r4, r5, r7, pc}

08000e32 <fix16_div>:
	return result;
}
#endif

fix16_t fix16_div(fix16_t a, fix16_t b)
{
 8000e32:	b5b0      	push	{r4, r5, r7, lr}
 8000e34:	b094      	sub	sp, #80	; 0x50
 8000e36:	af00      	add	r7, sp, #0
 8000e38:	61f8      	str	r0, [r7, #28]
 8000e3a:	61b9      	str	r1, [r7, #24]
	// This uses a hardware 32/32 bit division multiple times, until we have
	// computed all the bits in (a<<17)/b. Usually this takes 1-3 iterations.
	
	if (b == 0)
 8000e3c:	69bb      	ldr	r3, [r7, #24]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d102      	bne.n	8000e48 <fix16_div+0x16>
			return fix16_minimum;
 8000e42:	2380      	movs	r3, #128	; 0x80
 8000e44:	061b      	lsls	r3, r3, #24
 8000e46:	e0c6      	b.n	8000fd6 <fix16_div+0x1a4>
	
    uint32_t remainder = fix_abs(a);
 8000e48:	69fb      	ldr	r3, [r7, #28]
 8000e4a:	0018      	movs	r0, r3
 8000e4c:	f7ff ff4c 	bl	8000ce8 <fix_abs>
 8000e50:	0003      	movs	r3, r0
 8000e52:	64fb      	str	r3, [r7, #76]	; 0x4c
    uint32_t divider = fix_abs(b);
 8000e54:	69bb      	ldr	r3, [r7, #24]
 8000e56:	0018      	movs	r0, r3
 8000e58:	f7ff ff46 	bl	8000ce8 <fix_abs>
 8000e5c:	0003      	movs	r3, r0
 8000e5e:	64bb      	str	r3, [r7, #72]	; 0x48
    uint64_t quotient = 0;
 8000e60:	2200      	movs	r2, #0
 8000e62:	2300      	movs	r3, #0
 8000e64:	643a      	str	r2, [r7, #64]	; 0x40
 8000e66:	647b      	str	r3, [r7, #68]	; 0x44
    int bit_pos = 17;
 8000e68:	2311      	movs	r3, #17
 8000e6a:	63fb      	str	r3, [r7, #60]	; 0x3c

	// Kick-start the division a bit.
	// This improves speed in the worst-case scenarios where N and D are large
	// It gets a lower estimate for the result by N/(D >> 17 + 1).
	if (divider & 0xFFF00000)
 8000e6c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000e6e:	0d1b      	lsrs	r3, r3, #20
 8000e70:	051b      	lsls	r3, r3, #20
 8000e72:	d028      	beq.n	8000ec6 <fix16_div+0x94>
	{
		uint32_t shifted_div = ((divider >> 17) + 1);
 8000e74:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000e76:	0c5b      	lsrs	r3, r3, #17
 8000e78:	3301      	adds	r3, #1
 8000e7a:	633b      	str	r3, [r7, #48]	; 0x30
        quotient = remainder / shifted_div;
 8000e7c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8000e7e:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8000e80:	f7ff f93e 	bl	8000100 <__udivsi3>
 8000e84:	0003      	movs	r3, r0
 8000e86:	643b      	str	r3, [r7, #64]	; 0x40
 8000e88:	2300      	movs	r3, #0
 8000e8a:	647b      	str	r3, [r7, #68]	; 0x44
        uint64_t tmp = ((uint64_t)quotient * (uint64_t)divider) >> 17;
 8000e8c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000e8e:	603b      	str	r3, [r7, #0]
 8000e90:	2300      	movs	r3, #0
 8000e92:	607b      	str	r3, [r7, #4]
 8000e94:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8000e96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000e98:	6838      	ldr	r0, [r7, #0]
 8000e9a:	6879      	ldr	r1, [r7, #4]
 8000e9c:	f7ff fafe 	bl	800049c <__aeabi_lmul>
 8000ea0:	0002      	movs	r2, r0
 8000ea2:	000b      	movs	r3, r1
 8000ea4:	03d9      	lsls	r1, r3, #15
 8000ea6:	0c50      	lsrs	r0, r2, #17
 8000ea8:	4301      	orrs	r1, r0
 8000eaa:	62b9      	str	r1, [r7, #40]	; 0x28
 8000eac:	0c5b      	lsrs	r3, r3, #17
 8000eae:	62fb      	str	r3, [r7, #44]	; 0x2c
        remainder -= (uint32_t)(tmp);
 8000eb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000eb2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000eb4:	1ad3      	subs	r3, r2, r3
 8000eb6:	64fb      	str	r3, [r7, #76]	; 0x4c
    }
	
	// If the divider is divisible by 2^n, take advantage of it.
	while (!(divider & 0xF) && bit_pos >= 4)
 8000eb8:	e005      	b.n	8000ec6 <fix16_div+0x94>
	{
		divider >>= 4;
 8000eba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000ebc:	091b      	lsrs	r3, r3, #4
 8000ebe:	64bb      	str	r3, [r7, #72]	; 0x48
		bit_pos -= 4;
 8000ec0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000ec2:	3b04      	subs	r3, #4
 8000ec4:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (!(divider & 0xF) && bit_pos >= 4)
 8000ec6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000ec8:	220f      	movs	r2, #15
 8000eca:	4013      	ands	r3, r2
 8000ecc:	d158      	bne.n	8000f80 <fix16_div+0x14e>
 8000ece:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000ed0:	2b03      	cmp	r3, #3
 8000ed2:	dcf2      	bgt.n	8000eba <fix16_div+0x88>
	}
	
	while (remainder && bit_pos >= 0)
 8000ed4:	e054      	b.n	8000f80 <fix16_div+0x14e>
	{
		// Shift remainder as much as we can without overflowing
		int shift = clz(remainder);
 8000ed6:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8000ed8:	f7ff fac2 	bl	8000460 <__clzsi2>
 8000edc:	0003      	movs	r3, r0
 8000ede:	63bb      	str	r3, [r7, #56]	; 0x38
		if (shift > bit_pos) shift = bit_pos;
 8000ee0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000ee2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000ee4:	429a      	cmp	r2, r3
 8000ee6:	dd01      	ble.n	8000eec <fix16_div+0xba>
 8000ee8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000eea:	63bb      	str	r3, [r7, #56]	; 0x38
		remainder <<= shift;
 8000eec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000eee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000ef0:	409a      	lsls	r2, r3
 8000ef2:	0013      	movs	r3, r2
 8000ef4:	64fb      	str	r3, [r7, #76]	; 0x4c
		bit_pos -= shift;
 8000ef6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000ef8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000efa:	1ad3      	subs	r3, r2, r3
 8000efc:	63fb      	str	r3, [r7, #60]	; 0x3c
		
		uint32_t div = remainder / divider;
 8000efe:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8000f00:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8000f02:	f7ff f8fd 	bl	8000100 <__udivsi3>
 8000f06:	0003      	movs	r3, r0
 8000f08:	627b      	str	r3, [r7, #36]	; 0x24
        remainder = remainder % divider;
 8000f0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000f0c:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8000f0e:	0018      	movs	r0, r3
 8000f10:	f7ff f97c 	bl	800020c <__aeabi_uidivmod>
 8000f14:	000b      	movs	r3, r1
 8000f16:	64fb      	str	r3, [r7, #76]	; 0x4c
        quotient += (uint64_t)div << bit_pos;
 8000f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f1a:	613b      	str	r3, [r7, #16]
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	617b      	str	r3, [r7, #20]
 8000f20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000f22:	3b20      	subs	r3, #32
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	db03      	blt.n	8000f30 <fix16_div+0xfe>
 8000f28:	693a      	ldr	r2, [r7, #16]
 8000f2a:	409a      	lsls	r2, r3
 8000f2c:	0015      	movs	r5, r2
 8000f2e:	e00b      	b.n	8000f48 <fix16_div+0x116>
 8000f30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000f32:	2220      	movs	r2, #32
 8000f34:	1ad3      	subs	r3, r2, r3
 8000f36:	6938      	ldr	r0, [r7, #16]
 8000f38:	6979      	ldr	r1, [r7, #20]
 8000f3a:	0002      	movs	r2, r0
 8000f3c:	40da      	lsrs	r2, r3
 8000f3e:	0013      	movs	r3, r2
 8000f40:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000f42:	4091      	lsls	r1, r2
 8000f44:	000d      	movs	r5, r1
 8000f46:	431d      	orrs	r5, r3
 8000f48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000f4a:	693a      	ldr	r2, [r7, #16]
 8000f4c:	409a      	lsls	r2, r3
 8000f4e:	0014      	movs	r4, r2
 8000f50:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8000f52:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000f54:	1912      	adds	r2, r2, r4
 8000f56:	416b      	adcs	r3, r5
 8000f58:	643a      	str	r2, [r7, #64]	; 0x40
 8000f5a:	647b      	str	r3, [r7, #68]	; 0x44

		#ifndef FIXMATH_NO_OVERFLOW
		if (div & ~(0xFFFFFFFF >> bit_pos))
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	425a      	negs	r2, r3
 8000f60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000f62:	40da      	lsrs	r2, r3
 8000f64:	0013      	movs	r3, r2
 8000f66:	43db      	mvns	r3, r3
 8000f68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f6a:	4013      	ands	r3, r2
 8000f6c:	d002      	beq.n	8000f74 <fix16_div+0x142>
				return fix16_overflow;
 8000f6e:	2380      	movs	r3, #128	; 0x80
 8000f70:	061b      	lsls	r3, r3, #24
 8000f72:	e030      	b.n	8000fd6 <fix16_div+0x1a4>
		#endif
		
		remainder <<= 1;
 8000f74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000f76:	005b      	lsls	r3, r3, #1
 8000f78:	64fb      	str	r3, [r7, #76]	; 0x4c
		bit_pos--;
 8000f7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000f7c:	3b01      	subs	r3, #1
 8000f7e:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (remainder && bit_pos >= 0)
 8000f80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d002      	beq.n	8000f8c <fix16_div+0x15a>
 8000f86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	daa4      	bge.n	8000ed6 <fix16_div+0xa4>
	}
	
	#ifndef FIXMATH_NO_ROUNDING
	// Quotient is always positive so rounding is easy
	quotient++;
 8000f8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000f8e:	6c7c      	ldr	r4, [r7, #68]	; 0x44
 8000f90:	2101      	movs	r1, #1
 8000f92:	2200      	movs	r2, #0
 8000f94:	185b      	adds	r3, r3, r1
 8000f96:	4154      	adcs	r4, r2
 8000f98:	643b      	str	r3, [r7, #64]	; 0x40
 8000f9a:	647c      	str	r4, [r7, #68]	; 0x44
	#endif
	
	fix16_t result = quotient >> 1;
 8000f9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000f9e:	07db      	lsls	r3, r3, #31
 8000fa0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8000fa2:	0852      	lsrs	r2, r2, #1
 8000fa4:	60ba      	str	r2, [r7, #8]
 8000fa6:	68ba      	ldr	r2, [r7, #8]
 8000fa8:	431a      	orrs	r2, r3
 8000faa:	60ba      	str	r2, [r7, #8]
 8000fac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000fae:	085b      	lsrs	r3, r3, #1
 8000fb0:	60fb      	str	r3, [r7, #12]
 8000fb2:	68bb      	ldr	r3, [r7, #8]
 8000fb4:	637b      	str	r3, [r7, #52]	; 0x34
	
	// Figure out the sign of the result
	if ((a ^ b) & 0x80000000)
 8000fb6:	69fa      	ldr	r2, [r7, #28]
 8000fb8:	69bb      	ldr	r3, [r7, #24]
 8000fba:	4053      	eors	r3, r2
 8000fbc:	d50a      	bpl.n	8000fd4 <fix16_div+0x1a2>
	{
		#ifndef FIXMATH_NO_OVERFLOW
		if (result == fix16_minimum)
 8000fbe:	2380      	movs	r3, #128	; 0x80
 8000fc0:	061b      	lsls	r3, r3, #24
 8000fc2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000fc4:	429a      	cmp	r2, r3
 8000fc6:	d102      	bne.n	8000fce <fix16_div+0x19c>
				return fix16_overflow;
 8000fc8:	2380      	movs	r3, #128	; 0x80
 8000fca:	061b      	lsls	r3, r3, #24
 8000fcc:	e003      	b.n	8000fd6 <fix16_div+0x1a4>
		#endif
		
		result = -result;
 8000fce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000fd0:	425b      	negs	r3, r3
 8000fd2:	637b      	str	r3, [r7, #52]	; 0x34
	}
	
	return result;
 8000fd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8000fd6:	0018      	movs	r0, r3
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	b014      	add	sp, #80	; 0x50
 8000fdc:	bdb0      	pop	{r4, r5, r7, pc}

08000fde <itoa_loop>:
    /* 5 decimals is enough for full fix16_t precision */
    1, 10, 100, 1000, 10000, 100000, 100000, 100000
};

static char *itoa_loop(char *buf, uint32_t scale, uint32_t value, bool skip)
{
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b086      	sub	sp, #24
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	60f8      	str	r0, [r7, #12]
 8000fe6:	60b9      	str	r1, [r7, #8]
 8000fe8:	607a      	str	r2, [r7, #4]
 8000fea:	001a      	movs	r2, r3
 8000fec:	1cfb      	adds	r3, r7, #3
 8000fee:	701a      	strb	r2, [r3, #0]
    while (scale)
 8000ff0:	e02b      	b.n	800104a <itoa_loop+0x6c>
    {
        unsigned digit = (value / scale);
 8000ff2:	68b9      	ldr	r1, [r7, #8]
 8000ff4:	6878      	ldr	r0, [r7, #4]
 8000ff6:	f7ff f883 	bl	8000100 <__udivsi3>
 8000ffa:	0003      	movs	r3, r0
 8000ffc:	617b      	str	r3, [r7, #20]
    
        if (!skip || digit || scale == 1)
 8000ffe:	1cfb      	adds	r3, r7, #3
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	2201      	movs	r2, #1
 8001004:	4053      	eors	r3, r2
 8001006:	b2db      	uxtb	r3, r3
 8001008:	2b00      	cmp	r3, #0
 800100a:	d105      	bne.n	8001018 <itoa_loop+0x3a>
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d102      	bne.n	8001018 <itoa_loop+0x3a>
 8001012:	68bb      	ldr	r3, [r7, #8]
 8001014:	2b01      	cmp	r3, #1
 8001016:	d111      	bne.n	800103c <itoa_loop+0x5e>
        {
            skip = false;
 8001018:	1cfb      	adds	r3, r7, #3
 800101a:	2200      	movs	r2, #0
 800101c:	701a      	strb	r2, [r3, #0]
            *buf++ = '0' + digit;
 800101e:	697b      	ldr	r3, [r7, #20]
 8001020:	b2da      	uxtb	r2, r3
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	1c59      	adds	r1, r3, #1
 8001026:	60f9      	str	r1, [r7, #12]
 8001028:	3230      	adds	r2, #48	; 0x30
 800102a:	b2d2      	uxtb	r2, r2
 800102c:	701a      	strb	r2, [r3, #0]
            value %= scale;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	68b9      	ldr	r1, [r7, #8]
 8001032:	0018      	movs	r0, r3
 8001034:	f7ff f8ea 	bl	800020c <__aeabi_uidivmod>
 8001038:	000b      	movs	r3, r1
 800103a:	607b      	str	r3, [r7, #4]
        }
        
        scale /= 10;
 800103c:	68bb      	ldr	r3, [r7, #8]
 800103e:	210a      	movs	r1, #10
 8001040:	0018      	movs	r0, r3
 8001042:	f7ff f85d 	bl	8000100 <__udivsi3>
 8001046:	0003      	movs	r3, r0
 8001048:	60bb      	str	r3, [r7, #8]
    while (scale)
 800104a:	68bb      	ldr	r3, [r7, #8]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d1d0      	bne.n	8000ff2 <itoa_loop+0x14>
    }
    return buf;
 8001050:	68fb      	ldr	r3, [r7, #12]
}
 8001052:	0018      	movs	r0, r3
 8001054:	46bd      	mov	sp, r7
 8001056:	b006      	add	sp, #24
 8001058:	bd80      	pop	{r7, pc}
	...

0800105c <fix16_to_str>:

void fix16_to_str(fix16_t value, char *buf, int decimals)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b088      	sub	sp, #32
 8001060:	af00      	add	r7, sp, #0
 8001062:	60f8      	str	r0, [r7, #12]
 8001064:	60b9      	str	r1, [r7, #8]
 8001066:	607a      	str	r2, [r7, #4]
    uint32_t uvalue = (value >= 0) ? value : -value;
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	17da      	asrs	r2, r3, #31
 800106c:	189b      	adds	r3, r3, r2
 800106e:	4053      	eors	r3, r2
 8001070:	617b      	str	r3, [r7, #20]
    if (value < 0)
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	2b00      	cmp	r3, #0
 8001076:	da04      	bge.n	8001082 <fix16_to_str+0x26>
        *buf++ = '-';
 8001078:	68bb      	ldr	r3, [r7, #8]
 800107a:	1c5a      	adds	r2, r3, #1
 800107c:	60ba      	str	r2, [r7, #8]
 800107e:	222d      	movs	r2, #45	; 0x2d
 8001080:	701a      	strb	r2, [r3, #0]

    /* Separate the integer and decimal parts of the value */
    unsigned intpart = uvalue >> 16;
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	0c1b      	lsrs	r3, r3, #16
 8001086:	61fb      	str	r3, [r7, #28]
    uint32_t fracpart = uvalue & 0xFFFF;
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	041b      	lsls	r3, r3, #16
 800108c:	0c1b      	lsrs	r3, r3, #16
 800108e:	61bb      	str	r3, [r7, #24]
    uint32_t scale = scales[decimals & 7];
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	2207      	movs	r2, #7
 8001094:	401a      	ands	r2, r3
 8001096:	4b1e      	ldr	r3, [pc, #120]	; (8001110 <fix16_to_str+0xb4>)
 8001098:	0092      	lsls	r2, r2, #2
 800109a:	58d3      	ldr	r3, [r2, r3]
 800109c:	613b      	str	r3, [r7, #16]
    fracpart = fix16_mul(fracpart, scale);
 800109e:	69bb      	ldr	r3, [r7, #24]
 80010a0:	693a      	ldr	r2, [r7, #16]
 80010a2:	0011      	movs	r1, r2
 80010a4:	0018      	movs	r0, r3
 80010a6:	f7ff fe6d 	bl	8000d84 <fix16_mul>
 80010aa:	0003      	movs	r3, r0
 80010ac:	61bb      	str	r3, [r7, #24]
    
    if (fracpart >= scale)
 80010ae:	69ba      	ldr	r2, [r7, #24]
 80010b0:	693b      	ldr	r3, [r7, #16]
 80010b2:	429a      	cmp	r2, r3
 80010b4:	d306      	bcc.n	80010c4 <fix16_to_str+0x68>
    {
        /* Handle carry from decimal part */
        intpart++;
 80010b6:	69fb      	ldr	r3, [r7, #28]
 80010b8:	3301      	adds	r3, #1
 80010ba:	61fb      	str	r3, [r7, #28]
        fracpart -= scale;    
 80010bc:	69ba      	ldr	r2, [r7, #24]
 80010be:	693b      	ldr	r3, [r7, #16]
 80010c0:	1ad3      	subs	r3, r2, r3
 80010c2:	61bb      	str	r3, [r7, #24]
    }
    
    /* Format integer part */
    buf = itoa_loop(buf, 10000, intpart, true);
 80010c4:	69fa      	ldr	r2, [r7, #28]
 80010c6:	4913      	ldr	r1, [pc, #76]	; (8001114 <fix16_to_str+0xb8>)
 80010c8:	68b8      	ldr	r0, [r7, #8]
 80010ca:	2301      	movs	r3, #1
 80010cc:	f7ff ff87 	bl	8000fde <itoa_loop>
 80010d0:	0003      	movs	r3, r0
 80010d2:	60bb      	str	r3, [r7, #8]
    
    /* Format decimal part (if any) */
    if (scale != 1)
 80010d4:	693b      	ldr	r3, [r7, #16]
 80010d6:	2b01      	cmp	r3, #1
 80010d8:	d012      	beq.n	8001100 <fix16_to_str+0xa4>
    {
        *buf++ = '.';
 80010da:	68bb      	ldr	r3, [r7, #8]
 80010dc:	1c5a      	adds	r2, r3, #1
 80010de:	60ba      	str	r2, [r7, #8]
 80010e0:	222e      	movs	r2, #46	; 0x2e
 80010e2:	701a      	strb	r2, [r3, #0]
        buf = itoa_loop(buf, scale / 10, fracpart, false);
 80010e4:	693b      	ldr	r3, [r7, #16]
 80010e6:	210a      	movs	r1, #10
 80010e8:	0018      	movs	r0, r3
 80010ea:	f7ff f809 	bl	8000100 <__udivsi3>
 80010ee:	0003      	movs	r3, r0
 80010f0:	0019      	movs	r1, r3
 80010f2:	69ba      	ldr	r2, [r7, #24]
 80010f4:	68b8      	ldr	r0, [r7, #8]
 80010f6:	2300      	movs	r3, #0
 80010f8:	f7ff ff71 	bl	8000fde <itoa_loop>
 80010fc:	0003      	movs	r3, r0
 80010fe:	60bb      	str	r3, [r7, #8]
    }
    
    *buf = '\0';
 8001100:	68bb      	ldr	r3, [r7, #8]
 8001102:	2200      	movs	r2, #0
 8001104:	701a      	strb	r2, [r3, #0]
}
 8001106:	46c0      	nop			; (mov r8, r8)
 8001108:	46bd      	mov	sp, r7
 800110a:	b008      	add	sp, #32
 800110c:	bd80      	pop	{r7, pc}
 800110e:	46c0      	nop			; (mov r8, r8)
 8001110:	08007d54 	.word	0x08007d54
 8001114:	00002710 	.word	0x00002710

08001118 <fix16_atan2>:
{
	return ((fix16_pi >> 1) - fix16_asin(x));
}

fix16_t fix16_atan2(fix16_t inY , fix16_t inX)
{
 8001118:	b590      	push	{r4, r7, lr}
 800111a:	b089      	sub	sp, #36	; 0x24
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
 8001120:	6039      	str	r1, [r7, #0]
	if((_fix16_atan_cache_index[0][hash] == inX) && (_fix16_atan_cache_index[1][hash] == inY))
		return _fix16_atan_cache_value[hash];
	#endif

	/* Absolute inY */
	mask = (inY >> (sizeof(fix16_t)*CHAR_BIT-1));
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	17db      	asrs	r3, r3, #31
 8001126:	61bb      	str	r3, [r7, #24]
	abs_inY = (inY + mask) ^ mask;
 8001128:	687a      	ldr	r2, [r7, #4]
 800112a:	69bb      	ldr	r3, [r7, #24]
 800112c:	18d3      	adds	r3, r2, r3
 800112e:	69ba      	ldr	r2, [r7, #24]
 8001130:	4053      	eors	r3, r2
 8001132:	617b      	str	r3, [r7, #20]

	if (inX >= 0)
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	2b00      	cmp	r3, #0
 8001138:	db2c      	blt.n	8001194 <fix16_atan2+0x7c>
	{
		r = fix16_div( (inX - abs_inY), (inX + abs_inY));
 800113a:	683a      	ldr	r2, [r7, #0]
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	1ad0      	subs	r0, r2, r3
 8001140:	683a      	ldr	r2, [r7, #0]
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	18d3      	adds	r3, r2, r3
 8001146:	0019      	movs	r1, r3
 8001148:	f7ff fe73 	bl	8000e32 <fix16_div>
 800114c:	0003      	movs	r3, r0
 800114e:	613b      	str	r3, [r7, #16]
		r_3 = fix16_mul(fix16_mul(r, r),r);
 8001150:	693a      	ldr	r2, [r7, #16]
 8001152:	693b      	ldr	r3, [r7, #16]
 8001154:	0011      	movs	r1, r2
 8001156:	0018      	movs	r0, r3
 8001158:	f7ff fe14 	bl	8000d84 <fix16_mul>
 800115c:	0002      	movs	r2, r0
 800115e:	693b      	ldr	r3, [r7, #16]
 8001160:	0019      	movs	r1, r3
 8001162:	0010      	movs	r0, r2
 8001164:	f7ff fe0e 	bl	8000d84 <fix16_mul>
 8001168:	0003      	movs	r3, r0
 800116a:	60fb      	str	r3, [r7, #12]
		angle = fix16_mul(0x00003240 , r_3) - fix16_mul(0x0000FB50,r) + PI_DIV_4;
 800116c:	68fa      	ldr	r2, [r7, #12]
 800116e:	23c9      	movs	r3, #201	; 0xc9
 8001170:	019b      	lsls	r3, r3, #6
 8001172:	0011      	movs	r1, r2
 8001174:	0018      	movs	r0, r3
 8001176:	f7ff fe05 	bl	8000d84 <fix16_mul>
 800117a:	0004      	movs	r4, r0
 800117c:	693b      	ldr	r3, [r7, #16]
 800117e:	4a21      	ldr	r2, [pc, #132]	; (8001204 <fix16_atan2+0xec>)
 8001180:	0019      	movs	r1, r3
 8001182:	0010      	movs	r0, r2
 8001184:	f7ff fdfe 	bl	8000d84 <fix16_mul>
 8001188:	0003      	movs	r3, r0
 800118a:	1ae3      	subs	r3, r4, r3
 800118c:	4a1e      	ldr	r2, [pc, #120]	; (8001208 <fix16_atan2+0xf0>)
 800118e:	189b      	adds	r3, r3, r2
 8001190:	61fb      	str	r3, [r7, #28]
 8001192:	e02b      	b.n	80011ec <fix16_atan2+0xd4>
	} else {
		r = fix16_div( (inX + abs_inY), (abs_inY - inX));
 8001194:	683a      	ldr	r2, [r7, #0]
 8001196:	697b      	ldr	r3, [r7, #20]
 8001198:	18d0      	adds	r0, r2, r3
 800119a:	697a      	ldr	r2, [r7, #20]
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	1ad3      	subs	r3, r2, r3
 80011a0:	0019      	movs	r1, r3
 80011a2:	f7ff fe46 	bl	8000e32 <fix16_div>
 80011a6:	0003      	movs	r3, r0
 80011a8:	613b      	str	r3, [r7, #16]
		r_3 = fix16_mul(fix16_mul(r, r),r);
 80011aa:	693a      	ldr	r2, [r7, #16]
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	0011      	movs	r1, r2
 80011b0:	0018      	movs	r0, r3
 80011b2:	f7ff fde7 	bl	8000d84 <fix16_mul>
 80011b6:	0002      	movs	r2, r0
 80011b8:	693b      	ldr	r3, [r7, #16]
 80011ba:	0019      	movs	r1, r3
 80011bc:	0010      	movs	r0, r2
 80011be:	f7ff fde1 	bl	8000d84 <fix16_mul>
 80011c2:	0003      	movs	r3, r0
 80011c4:	60fb      	str	r3, [r7, #12]
		angle = fix16_mul(0x00003240 , r_3)
 80011c6:	68fa      	ldr	r2, [r7, #12]
 80011c8:	23c9      	movs	r3, #201	; 0xc9
 80011ca:	019b      	lsls	r3, r3, #6
 80011cc:	0011      	movs	r1, r2
 80011ce:	0018      	movs	r0, r3
 80011d0:	f7ff fdd8 	bl	8000d84 <fix16_mul>
 80011d4:	0004      	movs	r4, r0
			- fix16_mul(0x0000FB50,r)
 80011d6:	693b      	ldr	r3, [r7, #16]
 80011d8:	4a0a      	ldr	r2, [pc, #40]	; (8001204 <fix16_atan2+0xec>)
 80011da:	0019      	movs	r1, r3
 80011dc:	0010      	movs	r0, r2
 80011de:	f7ff fdd1 	bl	8000d84 <fix16_mul>
 80011e2:	0003      	movs	r3, r0
 80011e4:	1ae3      	subs	r3, r4, r3
			+ THREE_PI_DIV_4;
 80011e6:	4a09      	ldr	r2, [pc, #36]	; (800120c <fix16_atan2+0xf4>)
		angle = fix16_mul(0x00003240 , r_3)
 80011e8:	189b      	adds	r3, r3, r2
 80011ea:	61fb      	str	r3, [r7, #28]
	}
	if (inY < 0)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	da02      	bge.n	80011f8 <fix16_atan2+0xe0>
	{
		angle = -angle;
 80011f2:	69fb      	ldr	r3, [r7, #28]
 80011f4:	425b      	negs	r3, r3
 80011f6:	61fb      	str	r3, [r7, #28]
	_fix16_atan_cache_index[0][hash] = inX;
	_fix16_atan_cache_index[1][hash] = inY;
	_fix16_atan_cache_value[hash] = angle;
	#endif

	return angle;
 80011f8:	69fb      	ldr	r3, [r7, #28]
}
 80011fa:	0018      	movs	r0, r3
 80011fc:	46bd      	mov	sp, r7
 80011fe:	b009      	add	sp, #36	; 0x24
 8001200:	bd90      	pop	{r4, r7, pc}
 8001202:	46c0      	nop			; (mov r8, r8)
 8001204:	0000fb50 	.word	0x0000fb50
 8001208:	0000c90f 	.word	0x0000c90f
 800120c:	00025b2f 	.word	0x00025b2f

08001210 <fix16_from_int>:
static inline fix16_t fix16_from_int(int a)     { return a * fix16_one; }
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
 8001218:	2380      	movs	r3, #128	; 0x80
 800121a:	025b      	lsls	r3, r3, #9
 800121c:	687a      	ldr	r2, [r7, #4]
 800121e:	4353      	muls	r3, r2
 8001220:	0018      	movs	r0, r3
 8001222:	46bd      	mov	sp, r7
 8001224:	b002      	add	sp, #8
 8001226:	bd80      	pop	{r7, pc}

08001228 <fix16_to_int>:
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
	if (a >= 0)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2b00      	cmp	r3, #0
 8001234:	db0c      	blt.n	8001250 <fix16_to_int+0x28>
		return (a + (fix16_one >> 1)) / fix16_one;
 8001236:	2380      	movs	r3, #128	; 0x80
 8001238:	025b      	lsls	r3, r3, #9
 800123a:	105a      	asrs	r2, r3, #1
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	18d2      	adds	r2, r2, r3
 8001240:	2380      	movs	r3, #128	; 0x80
 8001242:	025b      	lsls	r3, r3, #9
 8001244:	0019      	movs	r1, r3
 8001246:	0010      	movs	r0, r2
 8001248:	f7fe ffe4 	bl	8000214 <__divsi3>
 800124c:	0003      	movs	r3, r0
 800124e:	e00b      	b.n	8001268 <fix16_to_int+0x40>
	return (a - (fix16_one >> 1)) / fix16_one;
 8001250:	2380      	movs	r3, #128	; 0x80
 8001252:	025b      	lsls	r3, r3, #9
 8001254:	105b      	asrs	r3, r3, #1
 8001256:	687a      	ldr	r2, [r7, #4]
 8001258:	1ad2      	subs	r2, r2, r3
 800125a:	2380      	movs	r3, #128	; 0x80
 800125c:	025b      	lsls	r3, r3, #9
 800125e:	0019      	movs	r1, r3
 8001260:	0010      	movs	r0, r2
 8001262:	f7fe ffd7 	bl	8000214 <__divsi3>
 8001266:	0003      	movs	r3, r0
}
 8001268:	0018      	movs	r0, r3
 800126a:	46bd      	mov	sp, r7
 800126c:	b002      	add	sp, #8
 800126e:	bd80      	pop	{r7, pc}

08001270 <fix16_from_float>:
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b084      	sub	sp, #16
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
	float temp = a * fix16_one;
 8001278:	2380      	movs	r3, #128	; 0x80
 800127a:	025b      	lsls	r3, r3, #9
 800127c:	0018      	movs	r0, r3
 800127e:	f7ff fce9 	bl	8000c54 <__aeabi_i2f>
 8001282:	1c03      	adds	r3, r0, #0
 8001284:	1c19      	adds	r1, r3, #0
 8001286:	6878      	ldr	r0, [r7, #4]
 8001288:	f7ff fb92 	bl	80009b0 <__aeabi_fmul>
 800128c:	1c03      	adds	r3, r0, #0
 800128e:	60fb      	str	r3, [r7, #12]
	temp += (temp >= 0) ? 0.5f : -0.5f;
 8001290:	2100      	movs	r1, #0
 8001292:	68f8      	ldr	r0, [r7, #12]
 8001294:	f7ff f8da 	bl	800044c <__aeabi_fcmpge>
 8001298:	1e03      	subs	r3, r0, #0
 800129a:	d002      	beq.n	80012a2 <fix16_from_float+0x32>
 800129c:	23fc      	movs	r3, #252	; 0xfc
 800129e:	059b      	lsls	r3, r3, #22
 80012a0:	e001      	b.n	80012a6 <fix16_from_float+0x36>
 80012a2:	23bf      	movs	r3, #191	; 0xbf
 80012a4:	061b      	lsls	r3, r3, #24
 80012a6:	1c19      	adds	r1, r3, #0
 80012a8:	68f8      	ldr	r0, [r7, #12]
 80012aa:	f7ff f921 	bl	80004f0 <__aeabi_fadd>
 80012ae:	1c03      	adds	r3, r0, #0
 80012b0:	60fb      	str	r3, [r7, #12]
	return (fix16_t)temp;
 80012b2:	68f8      	ldr	r0, [r7, #12]
 80012b4:	f7ff fcae 	bl	8000c14 <__aeabi_f2iz>
 80012b8:	0003      	movs	r3, r0
}
 80012ba:	0018      	movs	r0, r3
 80012bc:	46bd      	mov	sp, r7
 80012be:	b004      	add	sp, #16
 80012c0:	bd80      	pop	{r7, pc}

080012c2 <fix16_abs>:
    { return (fix16_t)(x < 0 ? -(uint32_t)x : (uint32_t)x); }
 80012c2:	b580      	push	{r7, lr}
 80012c4:	b082      	sub	sp, #8
 80012c6:	af00      	add	r7, sp, #0
 80012c8:	6078      	str	r0, [r7, #4]
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	da02      	bge.n	80012d6 <fix16_abs+0x14>
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	425b      	negs	r3, r3
 80012d4:	e000      	b.n	80012d8 <fix16_abs+0x16>
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	0018      	movs	r0, r3
 80012da:	46bd      	mov	sp, r7
 80012dc:	b002      	add	sp, #8
 80012de:	bd80      	pop	{r7, pc}

080012e0 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b084      	sub	sp, #16
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	60f8      	str	r0, [r7, #12]
 80012e8:	60b9      	str	r1, [r7, #8]
 80012ea:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	b29a      	uxth	r2, r3
 80012f0:	2301      	movs	r3, #1
 80012f2:	425b      	negs	r3, r3
 80012f4:	68b9      	ldr	r1, [r7, #8]
 80012f6:	4804      	ldr	r0, [pc, #16]	; (8001308 <_write+0x28>)
 80012f8:	f005 f95a 	bl	80065b0 <HAL_UART_Transmit>
	return len;
 80012fc:	687b      	ldr	r3, [r7, #4]
}
 80012fe:	0018      	movs	r0, r3
 8001300:	46bd      	mov	sp, r7
 8001302:	b004      	add	sp, #16
 8001304:	bd80      	pop	{r7, pc}
 8001306:	46c0      	nop			; (mov r8, r8)
 8001308:	200001f8 	.word	0x200001f8

0800130c <resetICM>:

void resetICM()
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
	uint8_t tx[2] = {W | DEVICE_CONFIG, 0x01};
 8001312:	1d3b      	adds	r3, r7, #4
 8001314:	4a10      	ldr	r2, [pc, #64]	; (8001358 <resetICM+0x4c>)
 8001316:	8812      	ldrh	r2, [r2, #0]
 8001318:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin (CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 800131a:	2380      	movs	r3, #128	; 0x80
 800131c:	0159      	lsls	r1, r3, #5
 800131e:	23a0      	movs	r3, #160	; 0xa0
 8001320:	05db      	lsls	r3, r3, #23
 8001322:	2200      	movs	r2, #0
 8001324:	0018      	movs	r0, r3
 8001326:	f002 fc97 	bl	8003c58 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tx, 2, 1000);
 800132a:	23fa      	movs	r3, #250	; 0xfa
 800132c:	009b      	lsls	r3, r3, #2
 800132e:	1d39      	adds	r1, r7, #4
 8001330:	480a      	ldr	r0, [pc, #40]	; (800135c <resetICM+0x50>)
 8001332:	2202      	movs	r2, #2
 8001334:	f003 fb98 	bl	8004a68 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin (CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8001338:	2380      	movs	r3, #128	; 0x80
 800133a:	0159      	lsls	r1, r3, #5
 800133c:	23a0      	movs	r3, #160	; 0xa0
 800133e:	05db      	lsls	r3, r3, #23
 8001340:	2201      	movs	r2, #1
 8001342:	0018      	movs	r0, r3
 8001344:	f002 fc88 	bl	8003c58 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001348:	2001      	movs	r0, #1
 800134a:	f001 faef 	bl	800292c <HAL_Delay>
}
 800134e:	46c0      	nop			; (mov r8, r8)
 8001350:	46bd      	mov	sp, r7
 8001352:	b002      	add	sp, #8
 8001354:	bd80      	pop	{r7, pc}
 8001356:	46c0      	nop			; (mov r8, r8)
 8001358:	08007cd8 	.word	0x08007cd8
 800135c:	20000194 	.word	0x20000194

08001360 <spiSet>:

void spiSet(uint8_t addr, uint8_t val)
{
 8001360:	b590      	push	{r4, r7, lr}
 8001362:	b085      	sub	sp, #20
 8001364:	af00      	add	r7, sp, #0
 8001366:	0002      	movs	r2, r0
 8001368:	1dfb      	adds	r3, r7, #7
 800136a:	701a      	strb	r2, [r3, #0]
 800136c:	1dbb      	adds	r3, r7, #6
 800136e:	1c0a      	adds	r2, r1, #0
 8001370:	701a      	strb	r2, [r3, #0]
	uint8_t tx[2] = {0};
 8001372:	240c      	movs	r4, #12
 8001374:	193b      	adds	r3, r7, r4
 8001376:	2200      	movs	r2, #0
 8001378:	801a      	strh	r2, [r3, #0]
	tx[0] = W | addr;
 800137a:	193b      	adds	r3, r7, r4
 800137c:	1dfa      	adds	r2, r7, #7
 800137e:	7812      	ldrb	r2, [r2, #0]
 8001380:	701a      	strb	r2, [r3, #0]
	tx[1] = val;
 8001382:	193b      	adds	r3, r7, r4
 8001384:	1dba      	adds	r2, r7, #6
 8001386:	7812      	ldrb	r2, [r2, #0]
 8001388:	705a      	strb	r2, [r3, #1]
	HAL_GPIO_WritePin (CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 800138a:	2380      	movs	r3, #128	; 0x80
 800138c:	0159      	lsls	r1, r3, #5
 800138e:	23a0      	movs	r3, #160	; 0xa0
 8001390:	05db      	lsls	r3, r3, #23
 8001392:	2200      	movs	r2, #0
 8001394:	0018      	movs	r0, r3
 8001396:	f002 fc5f 	bl	8003c58 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tx, 2, SPI_WAIT);
 800139a:	1939      	adds	r1, r7, r4
 800139c:	4808      	ldr	r0, [pc, #32]	; (80013c0 <spiSet+0x60>)
 800139e:	2301      	movs	r3, #1
 80013a0:	2202      	movs	r2, #2
 80013a2:	f003 fb61 	bl	8004a68 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin (CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 80013a6:	2380      	movs	r3, #128	; 0x80
 80013a8:	0159      	lsls	r1, r3, #5
 80013aa:	23a0      	movs	r3, #160	; 0xa0
 80013ac:	05db      	lsls	r3, r3, #23
 80013ae:	2201      	movs	r2, #1
 80013b0:	0018      	movs	r0, r3
 80013b2:	f002 fc51 	bl	8003c58 <HAL_GPIO_WritePin>
}
 80013b6:	46c0      	nop			; (mov r8, r8)
 80013b8:	46bd      	mov	sp, r7
 80013ba:	b005      	add	sp, #20
 80013bc:	bd90      	pop	{r4, r7, pc}
 80013be:	46c0      	nop			; (mov r8, r8)
 80013c0:	20000194 	.word	0x20000194

080013c4 <spiGet>:

void spiGet(uint8_t addr, uint8_t* rx, uint8_t num)
{
 80013c4:	b590      	push	{r4, r7, lr}
 80013c6:	b085      	sub	sp, #20
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6039      	str	r1, [r7, #0]
 80013cc:	0011      	movs	r1, r2
 80013ce:	1dfb      	adds	r3, r7, #7
 80013d0:	1c02      	adds	r2, r0, #0
 80013d2:	701a      	strb	r2, [r3, #0]
 80013d4:	1dbb      	adds	r3, r7, #6
 80013d6:	1c0a      	adds	r2, r1, #0
 80013d8:	701a      	strb	r2, [r3, #0]
	uint8_t tx = R | addr;
 80013da:	1dfb      	adds	r3, r7, #7
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	2280      	movs	r2, #128	; 0x80
 80013e0:	4252      	negs	r2, r2
 80013e2:	4313      	orrs	r3, r2
 80013e4:	b2da      	uxtb	r2, r3
 80013e6:	240f      	movs	r4, #15
 80013e8:	193b      	adds	r3, r7, r4
 80013ea:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin (CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 80013ec:	2380      	movs	r3, #128	; 0x80
 80013ee:	0159      	lsls	r1, r3, #5
 80013f0:	23a0      	movs	r3, #160	; 0xa0
 80013f2:	05db      	lsls	r3, r3, #23
 80013f4:	2200      	movs	r2, #0
 80013f6:	0018      	movs	r0, r3
 80013f8:	f002 fc2e 	bl	8003c58 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &tx, 1, SPI_WAIT);
 80013fc:	1939      	adds	r1, r7, r4
 80013fe:	480c      	ldr	r0, [pc, #48]	; (8001430 <spiGet+0x6c>)
 8001400:	2301      	movs	r3, #1
 8001402:	2201      	movs	r2, #1
 8001404:	f003 fb30 	bl	8004a68 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, rx, num, SPI_WAIT);
 8001408:	1dbb      	adds	r3, r7, #6
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	b29a      	uxth	r2, r3
 800140e:	6839      	ldr	r1, [r7, #0]
 8001410:	4807      	ldr	r0, [pc, #28]	; (8001430 <spiGet+0x6c>)
 8001412:	2301      	movs	r3, #1
 8001414:	f003 fc80 	bl	8004d18 <HAL_SPI_Receive>
	HAL_GPIO_WritePin (CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8001418:	2380      	movs	r3, #128	; 0x80
 800141a:	0159      	lsls	r1, r3, #5
 800141c:	23a0      	movs	r3, #160	; 0xa0
 800141e:	05db      	lsls	r3, r3, #23
 8001420:	2201      	movs	r2, #1
 8001422:	0018      	movs	r0, r3
 8001424:	f002 fc18 	bl	8003c58 <HAL_GPIO_WritePin>
}
 8001428:	46c0      	nop			; (mov r8, r8)
 800142a:	46bd      	mov	sp, r7
 800142c:	b005      	add	sp, #20
 800142e:	bd90      	pop	{r4, r7, pc}
 8001430:	20000194 	.word	0x20000194

08001434 <printf16>:

void printf16(fix16_t num, int decimals){
 8001434:	b590      	push	{r4, r7, lr}
 8001436:	b087      	sub	sp, #28
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
 800143c:	6039      	str	r1, [r7, #0]
	decimals = decimals > 5 ? 5 : decimals;
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	2b05      	cmp	r3, #5
 8001442:	dd00      	ble.n	8001446 <printf16+0x12>
 8001444:	2305      	movs	r3, #5
 8001446:	603b      	str	r3, [r7, #0]
	char str[14] = {'0'};
 8001448:	2108      	movs	r1, #8
 800144a:	000c      	movs	r4, r1
 800144c:	187b      	adds	r3, r7, r1
 800144e:	0018      	movs	r0, r3
 8001450:	230e      	movs	r3, #14
 8001452:	001a      	movs	r2, r3
 8001454:	2100      	movs	r1, #0
 8001456:	f005 fca9 	bl	8006dac <memset>
 800145a:	0021      	movs	r1, r4
 800145c:	187b      	adds	r3, r7, r1
 800145e:	2230      	movs	r2, #48	; 0x30
 8001460:	701a      	strb	r2, [r3, #0]
	fix16_to_str(num, str, decimals);
 8001462:	683a      	ldr	r2, [r7, #0]
 8001464:	000c      	movs	r4, r1
 8001466:	1879      	adds	r1, r7, r1
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	0018      	movs	r0, r3
 800146c:	f7ff fdf6 	bl	800105c <fix16_to_str>
	printf("%s", str);
 8001470:	0021      	movs	r1, r4
 8001472:	187a      	adds	r2, r7, r1
 8001474:	4b04      	ldr	r3, [pc, #16]	; (8001488 <printf16+0x54>)
 8001476:	0011      	movs	r1, r2
 8001478:	0018      	movs	r0, r3
 800147a:	f005 fc9f 	bl	8006dbc <iprintf>
}
 800147e:	46c0      	nop			; (mov r8, r8)
 8001480:	46bd      	mov	sp, r7
 8001482:	b007      	add	sp, #28
 8001484:	bd90      	pop	{r4, r7, pc}
 8001486:	46c0      	nop			; (mov r8, r8)
 8001488:	08007cdc 	.word	0x08007cdc

0800148c <pn>:

void pn(){
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
	printf("\r\n");
 8001490:	4b03      	ldr	r3, [pc, #12]	; (80014a0 <pn+0x14>)
 8001492:	0018      	movs	r0, r3
 8001494:	f005 fd0c 	bl	8006eb0 <puts>
}
 8001498:	46c0      	nop			; (mov r8, r8)
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	46c0      	nop			; (mov r8, r8)
 80014a0:	08007ce0 	.word	0x08007ce0

080014a4 <pc>:

void ps(){
	printf(" ");
}

void pc(){
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
	printf(", ");
 80014a8:	4b03      	ldr	r3, [pc, #12]	; (80014b8 <pc+0x14>)
 80014aa:	0018      	movs	r0, r3
 80014ac:	f005 fc86 	bl	8006dbc <iprintf>
}
 80014b0:	46c0      	nop			; (mov r8, r8)
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	46c0      	nop			; (mov r8, r8)
 80014b8:	08007ce4 	.word	0x08007ce4

080014bc <brakeOn>:

void brakeOn() {
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BRAKE_GPIO_Port, BRAKE_Pin, GPIO_PIN_RESET);
 80014c0:	2380      	movs	r3, #128	; 0x80
 80014c2:	005b      	lsls	r3, r3, #1
 80014c4:	4803      	ldr	r0, [pc, #12]	; (80014d4 <brakeOn+0x18>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	0019      	movs	r1, r3
 80014ca:	f002 fbc5 	bl	8003c58 <HAL_GPIO_WritePin>
	return;
 80014ce:	46c0      	nop			; (mov r8, r8)
}
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	50000400 	.word	0x50000400

080014d8 <brakeOff>:

void brakeOff() {
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BRAKE_GPIO_Port, BRAKE_Pin, GPIO_PIN_SET);
 80014dc:	2380      	movs	r3, #128	; 0x80
 80014de:	005b      	lsls	r3, r3, #1
 80014e0:	4803      	ldr	r0, [pc, #12]	; (80014f0 <brakeOff+0x18>)
 80014e2:	2201      	movs	r2, #1
 80014e4:	0019      	movs	r1, r3
 80014e6:	f002 fbb7 	bl	8003c58 <HAL_GPIO_WritePin>
	return;
 80014ea:	46c0      	nop			; (mov r8, r8)
}
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	50000400 	.word	0x50000400

080014f4 <waitUntilStop>:

void waitUntilStop(){
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
	TIM3->CCR1 = 100;
 80014fa:	4b0e      	ldr	r3, [pc, #56]	; (8001534 <waitUntilStop+0x40>)
 80014fc:	2264      	movs	r2, #100	; 0x64
 80014fe:	635a      	str	r2, [r3, #52]	; 0x34
	brakeOn();
 8001500:	f7ff ffdc 	bl	80014bc <brakeOn>
	int val1 = 0;
 8001504:	2300      	movs	r3, #0
 8001506:	607b      	str	r3, [r7, #4]
	int val2 = 1;
 8001508:	2301      	movs	r3, #1
 800150a:	603b      	str	r3, [r7, #0]
	while (val1 != val2){
 800150c:	e008      	b.n	8001520 <waitUntilStop+0x2c>
		val1 = TIM1->CNT;
 800150e:	4b0a      	ldr	r3, [pc, #40]	; (8001538 <waitUntilStop+0x44>)
 8001510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001512:	607b      	str	r3, [r7, #4]
		HAL_Delay (10);
 8001514:	200a      	movs	r0, #10
 8001516:	f001 fa09 	bl	800292c <HAL_Delay>
		val2 = TIM1->CNT;
 800151a:	4b07      	ldr	r3, [pc, #28]	; (8001538 <waitUntilStop+0x44>)
 800151c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800151e:	603b      	str	r3, [r7, #0]
	while (val1 != val2){
 8001520:	687a      	ldr	r2, [r7, #4]
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	429a      	cmp	r2, r3
 8001526:	d1f2      	bne.n	800150e <waitUntilStop+0x1a>
	}
	brakeOff();
 8001528:	f7ff ffd6 	bl	80014d8 <brakeOff>
}
 800152c:	46c0      	nop			; (mov r8, r8)
 800152e:	46bd      	mov	sp, r7
 8001530:	b002      	add	sp, #8
 8001532:	bd80      	pop	{r7, pc}
 8001534:	40000400 	.word	0x40000400
 8001538:	40012c00 	.word	0x40012c00

0800153c <getBatteryVoltage>:

fix16_t getBatteryVoltage() {
 800153c:	b590      	push	{r4, r7, lr}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);
 8001542:	4b21      	ldr	r3, [pc, #132]	; (80015c8 <getBatteryVoltage+0x8c>)
 8001544:	0018      	movs	r0, r3
 8001546:	f001 fd47 	bl	8002fd8 <HAL_ADC_Start>
	uint32_t raw;
	fix16_t voltage;
	HAL_ADC_PollForConversion(&hadc1, 1000);
 800154a:	23fa      	movs	r3, #250	; 0xfa
 800154c:	009a      	lsls	r2, r3, #2
 800154e:	4b1e      	ldr	r3, [pc, #120]	; (80015c8 <getBatteryVoltage+0x8c>)
 8001550:	0011      	movs	r1, r2
 8001552:	0018      	movs	r0, r3
 8001554:	f001 fdca 	bl	80030ec <HAL_ADC_PollForConversion>
	raw = HAL_ADC_GetValue(&hadc1);
 8001558:	4b1b      	ldr	r3, [pc, #108]	; (80015c8 <getBatteryVoltage+0x8c>)
 800155a:	0018      	movs	r0, r3
 800155c:	f001 fe5a 	bl	8003214 <HAL_ADC_GetValue>
 8001560:	0003      	movs	r3, r0
 8001562:	607b      	str	r3, [r7, #4]
	voltage = fix16_mul(fix16_from_int(raw), fix16_from_float(3.3/4095*0.9647)); // Vdd / 2^16 * fudgeFactor
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	0018      	movs	r0, r3
 8001568:	f7ff fe52 	bl	8001210 <fix16_from_int>
 800156c:	0004      	movs	r4, r0
 800156e:	4b17      	ldr	r3, [pc, #92]	; (80015cc <getBatteryVoltage+0x90>)
 8001570:	1c18      	adds	r0, r3, #0
 8001572:	f7ff fe7d 	bl	8001270 <fix16_from_float>
 8001576:	0003      	movs	r3, r0
 8001578:	0019      	movs	r1, r3
 800157a:	0020      	movs	r0, r4
 800157c:	f7ff fc02 	bl	8000d84 <fix16_mul>
 8001580:	0003      	movs	r3, r0
 8001582:	603b      	str	r3, [r7, #0]
	voltage = fix16_mul(voltage, fix16_from_float(11.07)); // resistor ratio
 8001584:	4b12      	ldr	r3, [pc, #72]	; (80015d0 <getBatteryVoltage+0x94>)
 8001586:	1c18      	adds	r0, r3, #0
 8001588:	f7ff fe72 	bl	8001270 <fix16_from_float>
 800158c:	0002      	movs	r2, r0
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	0011      	movs	r1, r2
 8001592:	0018      	movs	r0, r3
 8001594:	f7ff fbf6 	bl	8000d84 <fix16_mul>
 8001598:	0003      	movs	r3, r0
 800159a:	603b      	str	r3, [r7, #0]
	voltage = fix16_sub(voltage, fix16_from_float(0.1)); // more fudge factor
 800159c:	4b0d      	ldr	r3, [pc, #52]	; (80015d4 <getBatteryVoltage+0x98>)
 800159e:	1c18      	adds	r0, r3, #0
 80015a0:	f7ff fe66 	bl	8001270 <fix16_from_float>
 80015a4:	0002      	movs	r2, r0
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	0011      	movs	r1, r2
 80015aa:	0018      	movs	r0, r3
 80015ac:	f7ff fbcd 	bl	8000d4a <fix16_sub>
 80015b0:	0003      	movs	r3, r0
 80015b2:	603b      	str	r3, [r7, #0]
	HAL_ADC_Stop(&hadc1);
 80015b4:	4b04      	ldr	r3, [pc, #16]	; (80015c8 <getBatteryVoltage+0x8c>)
 80015b6:	0018      	movs	r0, r3
 80015b8:	f001 fd5c 	bl	8003074 <HAL_ADC_Stop>
	return voltage;
 80015bc:	683b      	ldr	r3, [r7, #0]
}
 80015be:	0018      	movs	r0, r3
 80015c0:	46bd      	mov	sp, r7
 80015c2:	b003      	add	sp, #12
 80015c4:	bd90      	pop	{r4, r7, pc}
 80015c6:	46c0      	nop			; (mov r8, r8)
 80015c8:	200000e4 	.word	0x200000e4
 80015cc:	3a4bcb5d 	.word	0x3a4bcb5d
 80015d0:	41311eb8 	.word	0x41311eb8
 80015d4:	3dcccccd 	.word	0x3dcccccd

080015d8 <rad2deg>:

fix16_t rad2deg(fix16_t num){
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
	num = fix16_mul(num, fix16_from_int(180));
 80015e0:	20b4      	movs	r0, #180	; 0xb4
 80015e2:	f7ff fe15 	bl	8001210 <fix16_from_int>
 80015e6:	0002      	movs	r2, r0
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	0011      	movs	r1, r2
 80015ec:	0018      	movs	r0, r3
 80015ee:	f7ff fbc9 	bl	8000d84 <fix16_mul>
 80015f2:	0003      	movs	r3, r0
 80015f4:	607b      	str	r3, [r7, #4]
	num = fix16_div(num, fix16_pi);
 80015f6:	4a06      	ldr	r2, [pc, #24]	; (8001610 <rad2deg+0x38>)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	0011      	movs	r1, r2
 80015fc:	0018      	movs	r0, r3
 80015fe:	f7ff fc18 	bl	8000e32 <fix16_div>
 8001602:	0003      	movs	r3, r0
 8001604:	607b      	str	r3, [r7, #4]
	return num;
 8001606:	687b      	ldr	r3, [r7, #4]
}
 8001608:	0018      	movs	r0, r3
 800160a:	46bd      	mov	sp, r7
 800160c:	b002      	add	sp, #8
 800160e:	bd80      	pop	{r7, pc}
 8001610:	0003243f 	.word	0x0003243f

08001614 <sign>:

//returns 1 if the number is negative, 0 if positive or 0
int32_t sign(int32_t num){
 8001614:	b580      	push	{r7, lr}
 8001616:	b082      	sub	sp, #8
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
	return (num < 0);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	0fdb      	lsrs	r3, r3, #31
 8001620:	b2db      	uxtb	r3, r3
}
 8001622:	0018      	movs	r0, r3
 8001624:	46bd      	mov	sp, r7
 8001626:	b002      	add	sp, #8
 8001628:	bd80      	pop	{r7, pc}
	...

0800162c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800162c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800162e:	b0ab      	sub	sp, #172	; 0xac
 8001630:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001632:	f001 f8f5 	bl	8002820 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001636:	f000 fbe9 	bl	8001e0c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800163a:	f000 fdd5 	bl	80021e8 <MX_GPIO_Init>
  MX_TIM1_Init();
 800163e:	f000 fcd5 	bl	8001fec <MX_TIM1_Init>
  MX_TIM3_Init();
 8001642:	f000 fd3d 	bl	80020c0 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8001646:	f000 fd9b 	bl	8002180 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800164a:	f000 fc27 	bl	8001e9c <MX_ADC1_Init>
  MX_SPI1_Init();
 800164e:	f000 fc8f 	bl	8001f70 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  //Start timers and ADC
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001652:	4ba8      	ldr	r3, [pc, #672]	; (80018f4 <main+0x2c8>)
 8001654:	2100      	movs	r1, #0
 8001656:	0018      	movs	r0, r3
 8001658:	f004 f8aa 	bl	80057b0 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 800165c:	4ba6      	ldr	r3, [pc, #664]	; (80018f8 <main+0x2cc>)
 800165e:	213c      	movs	r1, #60	; 0x3c
 8001660:	0018      	movs	r0, r3
 8001662:	f004 fa25 	bl	8005ab0 <HAL_TIM_Encoder_Start>

  uint8_t rx[6] = { 0 };
 8001666:	232c      	movs	r3, #44	; 0x2c
 8001668:	18fb      	adds	r3, r7, r3
 800166a:	0018      	movs	r0, r3
 800166c:	2306      	movs	r3, #6
 800166e:	001a      	movs	r2, r3
 8001670:	2100      	movs	r1, #0
 8001672:	f005 fb9b 	bl	8006dac <memset>
  resetICM();
 8001676:	f7ff fe49 	bl	800130c <resetICM>
  spiSet(ACCEL_CONFIG0, 0x06);
 800167a:	2106      	movs	r1, #6
 800167c:	2050      	movs	r0, #80	; 0x50
 800167e:	f7ff fe6f 	bl	8001360 <spiSet>
  spiSet(GYRO_CONFIG0, 0b00100110);
 8001682:	2126      	movs	r1, #38	; 0x26
 8001684:	204f      	movs	r0, #79	; 0x4f
 8001686:	f7ff fe6b 	bl	8001360 <spiSet>
  spiSet(PWR_MGMT0, 0x0F);
 800168a:	210f      	movs	r1, #15
 800168c:	204e      	movs	r0, #78	; 0x4e
 800168e:	f7ff fe67 	bl	8001360 <spiSet>
  HAL_Delay(45);
 8001692:	202d      	movs	r0, #45	; 0x2d
 8001694:	f001 f94a 	bl	800292c <HAL_Delay>

  printf("start\r\n");
 8001698:	4b98      	ldr	r3, [pc, #608]	; (80018fc <main+0x2d0>)
 800169a:	0018      	movs	r0, r3
 800169c:	f005 fc08 	bl	8006eb0 <puts>
  pn();
 80016a0:	f7ff fef4 	bl	800148c <pn>


  //variable definitions
  int16_t pos1 = 0, pos2 = 0, diff = 0;
 80016a4:	2390      	movs	r3, #144	; 0x90
 80016a6:	18fb      	adds	r3, r7, r3
 80016a8:	2200      	movs	r2, #0
 80016aa:	801a      	strh	r2, [r3, #0]
 80016ac:	23a6      	movs	r3, #166	; 0xa6
 80016ae:	18fb      	adds	r3, r7, r3
 80016b0:	2200      	movs	r2, #0
 80016b2:	801a      	strh	r2, [r3, #0]
 80016b4:	23a4      	movs	r3, #164	; 0xa4
 80016b6:	18fb      	adds	r3, r7, r3
 80016b8:	2200      	movs	r2, #0
 80016ba:	801a      	strh	r2, [r3, #0]
  fix16_t angle = 0, prevAngle = 0, gyrAngle = 0, accAngle = 0;
 80016bc:	2300      	movs	r3, #0
 80016be:	22a0      	movs	r2, #160	; 0xa0
 80016c0:	18ba      	adds	r2, r7, r2
 80016c2:	6013      	str	r3, [r2, #0]
 80016c4:	2300      	movs	r3, #0
 80016c6:	228c      	movs	r2, #140	; 0x8c
 80016c8:	18ba      	adds	r2, r7, r2
 80016ca:	6013      	str	r3, [r2, #0]
 80016cc:	2300      	movs	r3, #0
 80016ce:	2288      	movs	r2, #136	; 0x88
 80016d0:	18ba      	adds	r2, r7, r2
 80016d2:	6013      	str	r3, [r2, #0]
 80016d4:	2300      	movs	r3, #0
 80016d6:	2284      	movs	r2, #132	; 0x84
 80016d8:	18ba      	adds	r2, r7, r2
 80016da:	6013      	str	r3, [r2, #0]
  uint32_t start = 0, end = 0;
 80016dc:	2300      	movs	r3, #0
 80016de:	2280      	movs	r2, #128	; 0x80
 80016e0:	18ba      	adds	r2, r7, r2
 80016e2:	6013      	str	r3, [r2, #0]
 80016e4:	2300      	movs	r3, #0
 80016e6:	229c      	movs	r2, #156	; 0x9c
 80016e8:	18ba      	adds	r2, r7, r2
 80016ea:	6013      	str	r3, [r2, #0]
  uint8_t dir = 1;
 80016ec:	237f      	movs	r3, #127	; 0x7f
 80016ee:	18fb      	adds	r3, r7, r3
 80016f0:	2201      	movs	r2, #1
 80016f2:	701a      	strb	r2, [r3, #0]
  uint32_t pulse = TIM3->CCR1;
 80016f4:	4b82      	ldr	r3, [pc, #520]	; (8001900 <main+0x2d4>)
 80016f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016f8:	2298      	movs	r2, #152	; 0x98
 80016fa:	18ba      	adds	r2, r7, r2
 80016fc:	6013      	str	r3, [r2, #0]
  int32_t control = 0, controlSignal = 0;
 80016fe:	2300      	movs	r3, #0
 8001700:	67bb      	str	r3, [r7, #120]	; 0x78
 8001702:	2300      	movs	r3, #0
 8001704:	677b      	str	r3, [r7, #116]	; 0x74
  int16_t a_i[3] = {0};
 8001706:	2324      	movs	r3, #36	; 0x24
 8001708:	18fb      	adds	r3, r7, r3
 800170a:	0018      	movs	r0, r3
 800170c:	2306      	movs	r3, #6
 800170e:	001a      	movs	r2, r3
 8001710:	2100      	movs	r1, #0
 8001712:	f005 fb4b 	bl	8006dac <memset>
  fix16_t a_f[3] = {0};
 8001716:	2318      	movs	r3, #24
 8001718:	18fb      	adds	r3, r7, r3
 800171a:	0018      	movs	r0, r3
 800171c:	230c      	movs	r3, #12
 800171e:	001a      	movs	r2, r3
 8001720:	2100      	movs	r1, #0
 8001722:	f005 fb43 	bl	8006dac <memset>
  int16_t g_i[3] = {0};
 8001726:	2310      	movs	r3, #16
 8001728:	18fb      	adds	r3, r7, r3
 800172a:	0018      	movs	r0, r3
 800172c:	2306      	movs	r3, #6
 800172e:	001a      	movs	r2, r3
 8001730:	2100      	movs	r1, #0
 8001732:	f005 fb3b 	bl	8006dac <memset>
  fix16_t g_f[3] = {0};
 8001736:	1d3b      	adds	r3, r7, #4
 8001738:	0018      	movs	r0, r3
 800173a:	230c      	movs	r3, #12
 800173c:	001a      	movs	r2, r3
 800173e:	2100      	movs	r1, #0
 8001740:	f005 fb34 	bl	8006dac <memset>
  fix16_t error = 0, errorInt = 0, errorDiff = 0;
 8001744:	2300      	movs	r3, #0
 8001746:	673b      	str	r3, [r7, #112]	; 0x70
 8001748:	2300      	movs	r3, #0
 800174a:	2294      	movs	r2, #148	; 0x94
 800174c:	18ba      	adds	r2, r7, r2
 800174e:	6013      	str	r3, [r2, #0]
 8001750:	2300      	movs	r3, #0
 8001752:	66fb      	str	r3, [r7, #108]	; 0x6c
  fix16_t velocity = 0;
 8001754:	2300      	movs	r3, #0
 8001756:	66bb      	str	r3, [r7, #104]	; 0x68
  fix16_t controlVelocity = 0;
 8001758:	2300      	movs	r3, #0
 800175a:	667b      	str	r3, [r7, #100]	; 0x64
//  fix16_t velocityError = 0, velocityErrorInt = 0, velocityErrorDiff = 0;
//  fix16_t prevVelocityError = 0;
  uint8_t firstRun = 1;
 800175c:	2393      	movs	r3, #147	; 0x93
 800175e:	18fb      	adds	r3, r7, r3
 8001760:	2201      	movs	r2, #1
 8001762:	701a      	strb	r2, [r3, #0]
  fix16_t angleControl, velocityControl = 0;
 8001764:	2300      	movs	r3, #0
 8001766:	663b      	str	r3, [r7, #96]	; 0x60
  fix16_t voltage = 0;
 8001768:	2300      	movs	r3, #0
 800176a:	65fb      	str	r3, [r7, #92]	; 0x5c


  const uint32_t dt = 10; //milliseconds
 800176c:	230a      	movs	r3, #10
 800176e:	65bb      	str	r3, [r7, #88]	; 0x58
  const fix16_t dt_f = fix16_div(fix16_from_int(dt), fix16_from_int(1000)); //seconds
 8001770:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001772:	0018      	movs	r0, r3
 8001774:	f7ff fd4c 	bl	8001210 <fix16_from_int>
 8001778:	0004      	movs	r4, r0
 800177a:	23fa      	movs	r3, #250	; 0xfa
 800177c:	009b      	lsls	r3, r3, #2
 800177e:	0018      	movs	r0, r3
 8001780:	f7ff fd46 	bl	8001210 <fix16_from_int>
 8001784:	0003      	movs	r3, r0
 8001786:	0019      	movs	r1, r3
 8001788:	0020      	movs	r0, r4
 800178a:	f7ff fb52 	bl	8000e32 <fix16_div>
 800178e:	0003      	movs	r3, r0
 8001790:	657b      	str	r3, [r7, #84]	; 0x54
  const fix16_t tau = fix16_from_int(1);
 8001792:	2001      	movs	r0, #1
 8001794:	f7ff fd3c 	bl	8001210 <fix16_from_int>
 8001798:	0003      	movs	r3, r0
 800179a:	653b      	str	r3, [r7, #80]	; 0x50
  const fix16_t alpha = fix16_div(tau, fix16_add(tau, dt_f));
 800179c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800179e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80017a0:	0011      	movs	r1, r2
 80017a2:	0018      	movs	r0, r3
 80017a4:	f7ff fab4 	bl	8000d10 <fix16_add>
 80017a8:	0002      	movs	r2, r0
 80017aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80017ac:	0011      	movs	r1, r2
 80017ae:	0018      	movs	r0, r3
 80017b0:	f7ff fb3f 	bl	8000e32 <fix16_div>
 80017b4:	0003      	movs	r3, r0
 80017b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  const fix16_t accFactor = fix16_div(fix16_from_int(16), fix16_from_int(32768));
 80017b8:	2010      	movs	r0, #16
 80017ba:	f7ff fd29 	bl	8001210 <fix16_from_int>
 80017be:	0004      	movs	r4, r0
 80017c0:	2380      	movs	r3, #128	; 0x80
 80017c2:	021b      	lsls	r3, r3, #8
 80017c4:	0018      	movs	r0, r3
 80017c6:	f7ff fd23 	bl	8001210 <fix16_from_int>
 80017ca:	0003      	movs	r3, r0
 80017cc:	0019      	movs	r1, r3
 80017ce:	0020      	movs	r0, r4
 80017d0:	f7ff fb2f 	bl	8000e32 <fix16_div>
 80017d4:	0003      	movs	r3, r0
 80017d6:	64bb      	str	r3, [r7, #72]	; 0x48
  const fix16_t gyrFactor = fix16_div(fix16_from_int(1000), fix16_from_int(32768));
 80017d8:	23fa      	movs	r3, #250	; 0xfa
 80017da:	009b      	lsls	r3, r3, #2
 80017dc:	0018      	movs	r0, r3
 80017de:	f7ff fd17 	bl	8001210 <fix16_from_int>
 80017e2:	0004      	movs	r4, r0
 80017e4:	2380      	movs	r3, #128	; 0x80
 80017e6:	021b      	lsls	r3, r3, #8
 80017e8:	0018      	movs	r0, r3
 80017ea:	f7ff fd11 	bl	8001210 <fix16_from_int>
 80017ee:	0003      	movs	r3, r0
 80017f0:	0019      	movs	r1, r3
 80017f2:	0020      	movs	r0, r4
 80017f4:	f7ff fb1d 	bl	8000e32 <fix16_div>
 80017f8:	0003      	movs	r3, r0
 80017fa:	647b      	str	r3, [r7, #68]	; 0x44
  const fix16_t Kp = fix16_from_float(35.00);
 80017fc:	4b41      	ldr	r3, [pc, #260]	; (8001904 <main+0x2d8>)
 80017fe:	1c18      	adds	r0, r3, #0
 8001800:	f7ff fd36 	bl	8001270 <fix16_from_float>
 8001804:	0003      	movs	r3, r0
 8001806:	643b      	str	r3, [r7, #64]	; 0x40
  const fix16_t Ki = fix16_from_float(1.00);
 8001808:	23fe      	movs	r3, #254	; 0xfe
 800180a:	059b      	lsls	r3, r3, #22
 800180c:	1c18      	adds	r0, r3, #0
 800180e:	f7ff fd2f 	bl	8001270 <fix16_from_float>
 8001812:	0003      	movs	r3, r0
 8001814:	63fb      	str	r3, [r7, #60]	; 0x3c
  const fix16_t Kd = fix16_from_float(350);
 8001816:	4b3c      	ldr	r3, [pc, #240]	; (8001908 <main+0x2dc>)
 8001818:	1c18      	adds	r0, r3, #0
 800181a:	f7ff fd29 	bl	8001270 <fix16_from_float>
 800181e:	0003      	movs	r3, r0
 8001820:	63bb      	str	r3, [r7, #56]	; 0x38
//  const fix16_t Kp_s = fix16_from_float(0.00);
//  const fix16_t Ki_s = fix16_from_float(0.00);
//  const fix16_t Kd_s = fix16_from_float(0.00);

  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001822:	23a0      	movs	r3, #160	; 0xa0
 8001824:	05db      	lsls	r3, r3, #23
 8001826:	2200      	movs	r2, #0
 8001828:	2110      	movs	r1, #16
 800182a:	0018      	movs	r0, r3
 800182c:	f002 fa14 	bl	8003c58 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, GPIO_PIN_SET);
 8001830:	2380      	movs	r3, #128	; 0x80
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	4835      	ldr	r0, [pc, #212]	; (800190c <main+0x2e0>)
 8001836:	2201      	movs	r2, #1
 8001838:	0019      	movs	r1, r3
 800183a:	f002 fa0d 	bl	8003c58 <HAL_GPIO_WritePin>
  waitUntilStop();
 800183e:	f7ff fe59 	bl	80014f4 <waitUntilStop>
  TIM3->CCR1 = 100;
 8001842:	4b2f      	ldr	r3, [pc, #188]	; (8001900 <main+0x2d4>)
 8001844:	2264      	movs	r2, #100	; 0x64
 8001846:	635a      	str	r2, [r3, #52]	; 0x34

  voltage = getBatteryVoltage();
 8001848:	f7ff fe78 	bl	800153c <getBatteryVoltage>
 800184c:	0003      	movs	r3, r0
 800184e:	65fb      	str	r3, [r7, #92]	; 0x5c
  printf("Voltage: ");
 8001850:	4b2f      	ldr	r3, [pc, #188]	; (8001910 <main+0x2e4>)
 8001852:	0018      	movs	r0, r3
 8001854:	f005 fab2 	bl	8006dbc <iprintf>
  printf16(voltage,2);
 8001858:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800185a:	2102      	movs	r1, #2
 800185c:	0018      	movs	r0, r3
 800185e:	f7ff fde9 	bl	8001434 <printf16>
  pn();
 8001862:	f7ff fe13 	bl	800148c <pn>

  if(voltage < fix16_from_float(8.5)) {
 8001866:	4b2b      	ldr	r3, [pc, #172]	; (8001914 <main+0x2e8>)
 8001868:	1c18      	adds	r0, r3, #0
 800186a:	f7ff fd01 	bl	8001270 <fix16_from_float>
 800186e:	0002      	movs	r2, r0
 8001870:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001872:	4293      	cmp	r3, r2
 8001874:	da06      	bge.n	8001884 <main+0x258>
	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001876:	23a0      	movs	r3, #160	; 0xa0
 8001878:	05db      	lsls	r3, r3, #23
 800187a:	2201      	movs	r2, #1
 800187c:	2110      	movs	r1, #16
 800187e:	0018      	movs	r0, r3
 8001880:	f002 f9ea 	bl	8003c58 <HAL_GPIO_WritePin>
  }

  spiGet(WHO_AM_I, rx, 1);
 8001884:	242c      	movs	r4, #44	; 0x2c
 8001886:	193b      	adds	r3, r7, r4
 8001888:	2201      	movs	r2, #1
 800188a:	0019      	movs	r1, r3
 800188c:	2075      	movs	r0, #117	; 0x75
 800188e:	f7ff fd99 	bl	80013c4 <spiGet>
  printf("WHO_AM_I: %d\r\n", rx[0]);
 8001892:	193b      	adds	r3, r7, r4
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	001a      	movs	r2, r3
 8001898:	4b1f      	ldr	r3, [pc, #124]	; (8001918 <main+0x2ec>)
 800189a:	0011      	movs	r1, r2
 800189c:	0018      	movs	r0, r3
 800189e:	f005 fa8d 	bl	8006dbc <iprintf>


  HAL_Delay(1000);
 80018a2:	23fa      	movs	r3, #250	; 0xfa
 80018a4:	009b      	lsls	r3, r3, #2
 80018a6:	0018      	movs	r0, r3
 80018a8:	f001 f840 	bl	800292c <HAL_Delay>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  start = HAL_GetTick();
 80018ac:	f001 f834 	bl	8002918 <HAL_GetTick>
 80018b0:	0003      	movs	r3, r0
 80018b2:	2280      	movs	r2, #128	; 0x80
 80018b4:	18ba      	adds	r2, r7, r2
 80018b6:	6013      	str	r3, [r2, #0]

	  pos1 = pos2;
 80018b8:	2090      	movs	r0, #144	; 0x90
 80018ba:	183b      	adds	r3, r7, r0
 80018bc:	21a6      	movs	r1, #166	; 0xa6
 80018be:	187a      	adds	r2, r7, r1
 80018c0:	8812      	ldrh	r2, [r2, #0]
 80018c2:	801a      	strh	r2, [r3, #0]
	  pos2 = TIM1 -> CNT;
 80018c4:	4b15      	ldr	r3, [pc, #84]	; (800191c <main+0x2f0>)
 80018c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80018c8:	187b      	adds	r3, r7, r1
 80018ca:	801a      	strh	r2, [r3, #0]
	  diff = pos2 - pos1;
 80018cc:	187b      	adds	r3, r7, r1
 80018ce:	881a      	ldrh	r2, [r3, #0]
 80018d0:	183b      	adds	r3, r7, r0
 80018d2:	881b      	ldrh	r3, [r3, #0]
 80018d4:	1ad3      	subs	r3, r2, r3
 80018d6:	b29a      	uxth	r2, r3
 80018d8:	21a4      	movs	r1, #164	; 0xa4
 80018da:	187b      	adds	r3, r7, r1
 80018dc:	801a      	strh	r2, [r3, #0]
	  if (diff < 0) diff += 65536;
 80018de:	187b      	adds	r3, r7, r1
 80018e0:	2200      	movs	r2, #0
 80018e2:	5e9b      	ldrsh	r3, [r3, r2]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	da1b      	bge.n	8001920 <main+0x2f4>
 80018e8:	22a4      	movs	r2, #164	; 0xa4
 80018ea:	18bb      	adds	r3, r7, r2
 80018ec:	18ba      	adds	r2, r7, r2
 80018ee:	8812      	ldrh	r2, [r2, #0]
 80018f0:	801a      	strh	r2, [r3, #0]
 80018f2:	e015      	b.n	8001920 <main+0x2f4>
 80018f4:	20000098 	.word	0x20000098
 80018f8:	20000148 	.word	0x20000148
 80018fc:	08007ce8 	.word	0x08007ce8
 8001900:	40000400 	.word	0x40000400
 8001904:	420c0000 	.word	0x420c0000
 8001908:	43af0000 	.word	0x43af0000
 800190c:	50000400 	.word	0x50000400
 8001910:	08007cf0 	.word	0x08007cf0
 8001914:	41080000 	.word	0x41080000
 8001918:	08007cfc 	.word	0x08007cfc
 800191c:	40012c00 	.word	0x40012c00

	  spiGet(ACCEL_DATA_X1, rx, 6);
 8001920:	242c      	movs	r4, #44	; 0x2c
 8001922:	193b      	adds	r3, r7, r4
 8001924:	2206      	movs	r2, #6
 8001926:	0019      	movs	r1, r3
 8001928:	201f      	movs	r0, #31
 800192a:	f7ff fd4b 	bl	80013c4 <spiGet>

	  a_i[0] = (rx[0] << 8) | rx[1];
 800192e:	193b      	adds	r3, r7, r4
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	021b      	lsls	r3, r3, #8
 8001934:	b21a      	sxth	r2, r3
 8001936:	193b      	adds	r3, r7, r4
 8001938:	785b      	ldrb	r3, [r3, #1]
 800193a:	b21b      	sxth	r3, r3
 800193c:	4313      	orrs	r3, r2
 800193e:	b21a      	sxth	r2, r3
 8001940:	2124      	movs	r1, #36	; 0x24
 8001942:	187b      	adds	r3, r7, r1
 8001944:	801a      	strh	r2, [r3, #0]
	  a_i[1] = (rx[2] << 8) | rx[3];
 8001946:	193b      	adds	r3, r7, r4
 8001948:	789b      	ldrb	r3, [r3, #2]
 800194a:	021b      	lsls	r3, r3, #8
 800194c:	b21a      	sxth	r2, r3
 800194e:	193b      	adds	r3, r7, r4
 8001950:	78db      	ldrb	r3, [r3, #3]
 8001952:	b21b      	sxth	r3, r3
 8001954:	4313      	orrs	r3, r2
 8001956:	b21a      	sxth	r2, r3
 8001958:	187b      	adds	r3, r7, r1
 800195a:	805a      	strh	r2, [r3, #2]
	  a_i[2] = (rx[4] << 8) | rx[5];
 800195c:	193b      	adds	r3, r7, r4
 800195e:	791b      	ldrb	r3, [r3, #4]
 8001960:	021b      	lsls	r3, r3, #8
 8001962:	b21a      	sxth	r2, r3
 8001964:	193b      	adds	r3, r7, r4
 8001966:	795b      	ldrb	r3, [r3, #5]
 8001968:	b21b      	sxth	r3, r3
 800196a:	4313      	orrs	r3, r2
 800196c:	b21a      	sxth	r2, r3
 800196e:	000d      	movs	r5, r1
 8001970:	197b      	adds	r3, r7, r5
 8001972:	809a      	strh	r2, [r3, #4]

	  a_f[0] = fix16_mul(fix16_from_int(a_i[0]), accFactor);
 8001974:	197b      	adds	r3, r7, r5
 8001976:	2200      	movs	r2, #0
 8001978:	5e9b      	ldrsh	r3, [r3, r2]
 800197a:	0018      	movs	r0, r3
 800197c:	f7ff fc48 	bl	8001210 <fix16_from_int>
 8001980:	0002      	movs	r2, r0
 8001982:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001984:	0019      	movs	r1, r3
 8001986:	0010      	movs	r0, r2
 8001988:	f7ff f9fc 	bl	8000d84 <fix16_mul>
 800198c:	0002      	movs	r2, r0
 800198e:	2618      	movs	r6, #24
 8001990:	19bb      	adds	r3, r7, r6
 8001992:	601a      	str	r2, [r3, #0]
	  a_f[1] = fix16_mul(fix16_from_int(a_i[1]), accFactor);
 8001994:	197b      	adds	r3, r7, r5
 8001996:	2202      	movs	r2, #2
 8001998:	5e9b      	ldrsh	r3, [r3, r2]
 800199a:	0018      	movs	r0, r3
 800199c:	f7ff fc38 	bl	8001210 <fix16_from_int>
 80019a0:	0002      	movs	r2, r0
 80019a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80019a4:	0019      	movs	r1, r3
 80019a6:	0010      	movs	r0, r2
 80019a8:	f7ff f9ec 	bl	8000d84 <fix16_mul>
 80019ac:	0002      	movs	r2, r0
 80019ae:	19bb      	adds	r3, r7, r6
 80019b0:	605a      	str	r2, [r3, #4]
	  a_f[2] = fix16_mul(fix16_from_int(a_i[2]), accFactor);
 80019b2:	197b      	adds	r3, r7, r5
 80019b4:	2204      	movs	r2, #4
 80019b6:	5e9b      	ldrsh	r3, [r3, r2]
 80019b8:	0018      	movs	r0, r3
 80019ba:	f7ff fc29 	bl	8001210 <fix16_from_int>
 80019be:	0002      	movs	r2, r0
 80019c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80019c2:	0019      	movs	r1, r3
 80019c4:	0010      	movs	r0, r2
 80019c6:	f7ff f9dd 	bl	8000d84 <fix16_mul>
 80019ca:	0002      	movs	r2, r0
 80019cc:	0035      	movs	r5, r6
 80019ce:	197b      	adds	r3, r7, r5
 80019d0:	609a      	str	r2, [r3, #8]

	  spiGet(GYRO_DATA_X1, rx, 6);
 80019d2:	0021      	movs	r1, r4
 80019d4:	000c      	movs	r4, r1
 80019d6:	187b      	adds	r3, r7, r1
 80019d8:	2206      	movs	r2, #6
 80019da:	0019      	movs	r1, r3
 80019dc:	2025      	movs	r0, #37	; 0x25
 80019de:	f7ff fcf1 	bl	80013c4 <spiGet>

	  g_i[0] = (rx[0] << 8) | rx[1];
 80019e2:	0021      	movs	r1, r4
 80019e4:	187b      	adds	r3, r7, r1
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	021b      	lsls	r3, r3, #8
 80019ea:	b21a      	sxth	r2, r3
 80019ec:	187b      	adds	r3, r7, r1
 80019ee:	785b      	ldrb	r3, [r3, #1]
 80019f0:	b21b      	sxth	r3, r3
 80019f2:	4313      	orrs	r3, r2
 80019f4:	b21a      	sxth	r2, r3
 80019f6:	2010      	movs	r0, #16
 80019f8:	183b      	adds	r3, r7, r0
 80019fa:	801a      	strh	r2, [r3, #0]
	  g_i[1] = (rx[2] << 8) | rx[3];
 80019fc:	187b      	adds	r3, r7, r1
 80019fe:	789b      	ldrb	r3, [r3, #2]
 8001a00:	021b      	lsls	r3, r3, #8
 8001a02:	b21a      	sxth	r2, r3
 8001a04:	187b      	adds	r3, r7, r1
 8001a06:	78db      	ldrb	r3, [r3, #3]
 8001a08:	b21b      	sxth	r3, r3
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	b21a      	sxth	r2, r3
 8001a0e:	183b      	adds	r3, r7, r0
 8001a10:	805a      	strh	r2, [r3, #2]
	  g_i[2] = (rx[4] << 8) | rx[5];
 8001a12:	187b      	adds	r3, r7, r1
 8001a14:	791b      	ldrb	r3, [r3, #4]
 8001a16:	021b      	lsls	r3, r3, #8
 8001a18:	b21a      	sxth	r2, r3
 8001a1a:	187b      	adds	r3, r7, r1
 8001a1c:	795b      	ldrb	r3, [r3, #5]
 8001a1e:	b21b      	sxth	r3, r3
 8001a20:	4313      	orrs	r3, r2
 8001a22:	b21a      	sxth	r2, r3
 8001a24:	0004      	movs	r4, r0
 8001a26:	193b      	adds	r3, r7, r4
 8001a28:	809a      	strh	r2, [r3, #4]

	  g_f[0] = fix16_mul(fix16_from_int(g_i[0]), gyrFactor);
 8001a2a:	193b      	adds	r3, r7, r4
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	5e9b      	ldrsh	r3, [r3, r2]
 8001a30:	0018      	movs	r0, r3
 8001a32:	f7ff fbed 	bl	8001210 <fix16_from_int>
 8001a36:	0002      	movs	r2, r0
 8001a38:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a3a:	0019      	movs	r1, r3
 8001a3c:	0010      	movs	r0, r2
 8001a3e:	f7ff f9a1 	bl	8000d84 <fix16_mul>
 8001a42:	0002      	movs	r2, r0
 8001a44:	1d3b      	adds	r3, r7, #4
 8001a46:	601a      	str	r2, [r3, #0]
	  g_f[1] = fix16_mul(fix16_from_int(g_i[1]), gyrFactor);
 8001a48:	193b      	adds	r3, r7, r4
 8001a4a:	2202      	movs	r2, #2
 8001a4c:	5e9b      	ldrsh	r3, [r3, r2]
 8001a4e:	0018      	movs	r0, r3
 8001a50:	f7ff fbde 	bl	8001210 <fix16_from_int>
 8001a54:	0002      	movs	r2, r0
 8001a56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a58:	0019      	movs	r1, r3
 8001a5a:	0010      	movs	r0, r2
 8001a5c:	f7ff f992 	bl	8000d84 <fix16_mul>
 8001a60:	0002      	movs	r2, r0
 8001a62:	1d3b      	adds	r3, r7, #4
 8001a64:	605a      	str	r2, [r3, #4]
	  g_f[2] = fix16_mul(fix16_from_int(g_i[2]), gyrFactor);
 8001a66:	193b      	adds	r3, r7, r4
 8001a68:	2204      	movs	r2, #4
 8001a6a:	5e9b      	ldrsh	r3, [r3, r2]
 8001a6c:	0018      	movs	r0, r3
 8001a6e:	f7ff fbcf 	bl	8001210 <fix16_from_int>
 8001a72:	0002      	movs	r2, r0
 8001a74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a76:	0019      	movs	r1, r3
 8001a78:	0010      	movs	r0, r2
 8001a7a:	f7ff f983 	bl	8000d84 <fix16_mul>
 8001a7e:	0002      	movs	r2, r0
 8001a80:	1d3b      	adds	r3, r7, #4
 8001a82:	609a      	str	r2, [r3, #8]

	  prevAngle = angle;
 8001a84:	23a0      	movs	r3, #160	; 0xa0
 8001a86:	18fb      	adds	r3, r7, r3
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	228c      	movs	r2, #140	; 0x8c
 8001a8c:	18ba      	adds	r2, r7, r2
 8001a8e:	6013      	str	r3, [r2, #0]
	  accAngle = fix16_atan2(-a_f[0], -a_f[1]);
 8001a90:	197b      	adds	r3, r7, r5
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	425a      	negs	r2, r3
 8001a96:	197b      	adds	r3, r7, r5
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	425b      	negs	r3, r3
 8001a9c:	0019      	movs	r1, r3
 8001a9e:	0010      	movs	r0, r2
 8001aa0:	f7ff fb3a 	bl	8001118 <fix16_atan2>
 8001aa4:	0003      	movs	r3, r0
 8001aa6:	2484      	movs	r4, #132	; 0x84
 8001aa8:	193a      	adds	r2, r7, r4
 8001aaa:	6013      	str	r3, [r2, #0]
	  accAngle = rad2deg(accAngle);
 8001aac:	193b      	adds	r3, r7, r4
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	0018      	movs	r0, r3
 8001ab2:	f7ff fd91 	bl	80015d8 <rad2deg>
 8001ab6:	0003      	movs	r3, r0
 8001ab8:	193a      	adds	r2, r7, r4
 8001aba:	6013      	str	r3, [r2, #0]
	  accAngle = fix16_sub(accAngle, fix16_from_float(0.60));
 8001abc:	4bce      	ldr	r3, [pc, #824]	; (8001df8 <main+0x7cc>)
 8001abe:	1c18      	adds	r0, r3, #0
 8001ac0:	f7ff fbd6 	bl	8001270 <fix16_from_float>
 8001ac4:	0002      	movs	r2, r0
 8001ac6:	193b      	adds	r3, r7, r4
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	0011      	movs	r1, r2
 8001acc:	0018      	movs	r0, r3
 8001ace:	f7ff f93c 	bl	8000d4a <fix16_sub>
 8001ad2:	0003      	movs	r3, r0
 8001ad4:	193a      	adds	r2, r7, r4
 8001ad6:	6013      	str	r3, [r2, #0]

	  if (firstRun){
 8001ad8:	2393      	movs	r3, #147	; 0x93
 8001ada:	18fb      	adds	r3, r7, r3
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d00a      	beq.n	8001af8 <main+0x4cc>
		  gyrAngle = accAngle;
 8001ae2:	2284      	movs	r2, #132	; 0x84
 8001ae4:	18bb      	adds	r3, r7, r2
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2188      	movs	r1, #136	; 0x88
 8001aea:	1879      	adds	r1, r7, r1
 8001aec:	600b      	str	r3, [r1, #0]
		  angle = accAngle;
 8001aee:	18bb      	adds	r3, r7, r2
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	22a0      	movs	r2, #160	; 0xa0
 8001af4:	18ba      	adds	r2, r7, r2
 8001af6:	6013      	str	r3, [r2, #0]
	  }

	  gyrAngle = fix16_add(angle, fix16_mul(-g_f[2], dt_f));
 8001af8:	1d3b      	adds	r3, r7, #4
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	425b      	negs	r3, r3
 8001afe:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001b00:	0011      	movs	r1, r2
 8001b02:	0018      	movs	r0, r3
 8001b04:	f7ff f93e 	bl	8000d84 <fix16_mul>
 8001b08:	0002      	movs	r2, r0
 8001b0a:	25a0      	movs	r5, #160	; 0xa0
 8001b0c:	197b      	adds	r3, r7, r5
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	0011      	movs	r1, r2
 8001b12:	0018      	movs	r0, r3
 8001b14:	f7ff f8fc 	bl	8000d10 <fix16_add>
 8001b18:	0003      	movs	r3, r0
 8001b1a:	2288      	movs	r2, #136	; 0x88
 8001b1c:	18b9      	adds	r1, r7, r2
 8001b1e:	600b      	str	r3, [r1, #0]

	  angle = fix16_add(fix16_mul(alpha, gyrAngle), fix16_mul(fix16_sub(fix16_one, alpha), accAngle));
 8001b20:	18bb      	adds	r3, r7, r2
 8001b22:	681a      	ldr	r2, [r3, #0]
 8001b24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b26:	0011      	movs	r1, r2
 8001b28:	0018      	movs	r0, r3
 8001b2a:	f7ff f92b 	bl	8000d84 <fix16_mul>
 8001b2e:	0004      	movs	r4, r0
 8001b30:	2380      	movs	r3, #128	; 0x80
 8001b32:	025b      	lsls	r3, r3, #9
 8001b34:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001b36:	0011      	movs	r1, r2
 8001b38:	0018      	movs	r0, r3
 8001b3a:	f7ff f906 	bl	8000d4a <fix16_sub>
 8001b3e:	0002      	movs	r2, r0
 8001b40:	2384      	movs	r3, #132	; 0x84
 8001b42:	18fb      	adds	r3, r7, r3
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	0019      	movs	r1, r3
 8001b48:	0010      	movs	r0, r2
 8001b4a:	f7ff f91b 	bl	8000d84 <fix16_mul>
 8001b4e:	0003      	movs	r3, r0
 8001b50:	0019      	movs	r1, r3
 8001b52:	0020      	movs	r0, r4
 8001b54:	f7ff f8dc 	bl	8000d10 <fix16_add>
 8001b58:	0003      	movs	r3, r0
 8001b5a:	197a      	adds	r2, r7, r5
 8001b5c:	6013      	str	r3, [r2, #0]

	  error = angle;
 8001b5e:	197b      	adds	r3, r7, r5
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	673b      	str	r3, [r7, #112]	; 0x70
	  errorDiff = fix16_sub(angle, prevAngle);
 8001b64:	248c      	movs	r4, #140	; 0x8c
 8001b66:	193b      	adds	r3, r7, r4
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	197b      	adds	r3, r7, r5
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	0011      	movs	r1, r2
 8001b70:	0018      	movs	r0, r3
 8001b72:	f7ff f8ea 	bl	8000d4a <fix16_sub>
 8001b76:	0003      	movs	r3, r0
 8001b78:	66fb      	str	r3, [r7, #108]	; 0x6c
	  errorInt += error;
 8001b7a:	2694      	movs	r6, #148	; 0x94
 8001b7c:	19bb      	adds	r3, r7, r6
 8001b7e:	681a      	ldr	r2, [r3, #0]
 8001b80:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001b82:	18d3      	adds	r3, r2, r3
 8001b84:	19ba      	adds	r2, r7, r6
 8001b86:	6013      	str	r3, [r2, #0]
	  prevAngle = angle;
 8001b88:	197b      	adds	r3, r7, r5
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	193a      	adds	r2, r7, r4
 8001b8e:	6013      	str	r3, [r2, #0]

	  velocity = fix16_div(fix16_from_int(diff), fix16_from_int(200)); //number of rotations covered in dt
 8001b90:	23a4      	movs	r3, #164	; 0xa4
 8001b92:	18fb      	adds	r3, r7, r3
 8001b94:	2200      	movs	r2, #0
 8001b96:	5e9b      	ldrsh	r3, [r3, r2]
 8001b98:	0018      	movs	r0, r3
 8001b9a:	f7ff fb39 	bl	8001210 <fix16_from_int>
 8001b9e:	0004      	movs	r4, r0
 8001ba0:	20c8      	movs	r0, #200	; 0xc8
 8001ba2:	f7ff fb35 	bl	8001210 <fix16_from_int>
 8001ba6:	0003      	movs	r3, r0
 8001ba8:	0019      	movs	r1, r3
 8001baa:	0020      	movs	r0, r4
 8001bac:	f7ff f941 	bl	8000e32 <fix16_div>
 8001bb0:	0003      	movs	r3, r0
 8001bb2:	66bb      	str	r3, [r7, #104]	; 0x68
	  velocity = fix16_div(velocity, dt_f); //divide by dt to get rotations per second
 8001bb4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001bb6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001bb8:	0011      	movs	r1, r2
 8001bba:	0018      	movs	r0, r3
 8001bbc:	f7ff f939 	bl	8000e32 <fix16_div>
 8001bc0:	0003      	movs	r3, r0
 8001bc2:	66bb      	str	r3, [r7, #104]	; 0x68

//	  velocityError = velocity;
//	  velocityErrorDiff = fix16_sub(velocityError, prevVelocityError);
//	  velocityErrorInt += velocityError;
//	  prevVelocityError = velocityError;
	  velocityControl = 0;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	663b      	str	r3, [r7, #96]	; 0x60


	  angleControl = fix16_add(fix16_add(fix16_mul(Kp, error), fix16_mul(Ki, errorInt)), fix16_mul(Kd, errorDiff));
 8001bc8:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8001bca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001bcc:	0011      	movs	r1, r2
 8001bce:	0018      	movs	r0, r3
 8001bd0:	f7ff f8d8 	bl	8000d84 <fix16_mul>
 8001bd4:	0004      	movs	r4, r0
 8001bd6:	19bb      	adds	r3, r7, r6
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001bdc:	0011      	movs	r1, r2
 8001bde:	0018      	movs	r0, r3
 8001be0:	f7ff f8d0 	bl	8000d84 <fix16_mul>
 8001be4:	0003      	movs	r3, r0
 8001be6:	0019      	movs	r1, r3
 8001be8:	0020      	movs	r0, r4
 8001bea:	f7ff f891 	bl	8000d10 <fix16_add>
 8001bee:	0004      	movs	r4, r0
 8001bf0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001bf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001bf4:	0011      	movs	r1, r2
 8001bf6:	0018      	movs	r0, r3
 8001bf8:	f7ff f8c4 	bl	8000d84 <fix16_mul>
 8001bfc:	0003      	movs	r3, r0
 8001bfe:	0019      	movs	r1, r3
 8001c00:	0020      	movs	r0, r4
 8001c02:	f7ff f885 	bl	8000d10 <fix16_add>
 8001c06:	0003      	movs	r3, r0
 8001c08:	637b      	str	r3, [r7, #52]	; 0x34
	  //velocityControl = fix16_add(fix16_add(fix16_mul(Kp_s, velocityError), fix16_mul(Ki_s, velocityErrorInt)), fix16_mul(Kd_s, velocityErrorDiff));

	  control = fix16_add(angleControl, velocityControl);
 8001c0a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001c0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c0e:	0011      	movs	r1, r2
 8001c10:	0018      	movs	r0, r3
 8001c12:	f7ff f87d 	bl	8000d10 <fix16_add>
 8001c16:	0003      	movs	r3, r0
 8001c18:	67bb      	str	r3, [r7, #120]	; 0x78

	  //The value to control to between -100 and 100 as a result of the pid
	  control = MAX(MIN(control, fix16_from_int(100)), fix16_from_int(-100));
 8001c1a:	2064      	movs	r0, #100	; 0x64
 8001c1c:	f7ff faf8 	bl	8001210 <fix16_from_int>
 8001c20:	0002      	movs	r2, r0
 8001c22:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001c24:	4293      	cmp	r3, r2
 8001c26:	db04      	blt.n	8001c32 <main+0x606>
 8001c28:	2064      	movs	r0, #100	; 0x64
 8001c2a:	f7ff faf1 	bl	8001210 <fix16_from_int>
 8001c2e:	0004      	movs	r4, r0
 8001c30:	e000      	b.n	8001c34 <main+0x608>
 8001c32:	6fbc      	ldr	r4, [r7, #120]	; 0x78
 8001c34:	2364      	movs	r3, #100	; 0x64
 8001c36:	425b      	negs	r3, r3
 8001c38:	0018      	movs	r0, r3
 8001c3a:	f7ff fae9 	bl	8001210 <fix16_from_int>
 8001c3e:	0003      	movs	r3, r0
 8001c40:	429c      	cmp	r4, r3
 8001c42:	dd0d      	ble.n	8001c60 <main+0x634>
 8001c44:	2064      	movs	r0, #100	; 0x64
 8001c46:	f7ff fae3 	bl	8001210 <fix16_from_int>
 8001c4a:	0002      	movs	r2, r0
 8001c4c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	db04      	blt.n	8001c5c <main+0x630>
 8001c52:	2064      	movs	r0, #100	; 0x64
 8001c54:	f7ff fadc 	bl	8001210 <fix16_from_int>
 8001c58:	0003      	movs	r3, r0
 8001c5a:	e007      	b.n	8001c6c <main+0x640>
 8001c5c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001c5e:	e005      	b.n	8001c6c <main+0x640>
 8001c60:	2364      	movs	r3, #100	; 0x64
 8001c62:	425b      	negs	r3, r3
 8001c64:	0018      	movs	r0, r3
 8001c66:	f7ff fad3 	bl	8001210 <fix16_from_int>
 8001c6a:	0003      	movs	r3, r0
 8001c6c:	67bb      	str	r3, [r7, #120]	; 0x78

	  //The expected velocity to control to
	  controlVelocity = fix16_mul(control, fix16_from_float(100 / 36.0));
 8001c6e:	4b63      	ldr	r3, [pc, #396]	; (8001dfc <main+0x7d0>)
 8001c70:	1c18      	adds	r0, r3, #0
 8001c72:	f7ff fafd 	bl	8001270 <fix16_from_float>
 8001c76:	0002      	movs	r2, r0
 8001c78:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001c7a:	0011      	movs	r1, r2
 8001c7c:	0018      	movs	r0, r3
 8001c7e:	f7ff f881 	bl	8000d84 <fix16_mul>
 8001c82:	0003      	movs	r3, r0
 8001c84:	667b      	str	r3, [r7, #100]	; 0x64

	  //The signal value to send to the motor
	  controlSignal = fix16_to_int(control);
 8001c86:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001c88:	0018      	movs	r0, r3
 8001c8a:	f7ff facd 	bl	8001228 <fix16_to_int>
 8001c8e:	0003      	movs	r3, r0
 8001c90:	677b      	str	r3, [r7, #116]	; 0x74
	  //Instead set the control signal to be the difference between the current speed and expected speed

	  if (fix16_sub(fix16_abs(controlVelocity), fix16_abs(velocity)) > 0 && ((sign(controlSignal) == sign(velocity)) || (fix16_abs(velocity) < fix16_from_int(20)))) {
 8001c92:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001c94:	0018      	movs	r0, r3
 8001c96:	f7ff fb14 	bl	80012c2 <fix16_abs>
 8001c9a:	0004      	movs	r4, r0
 8001c9c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001c9e:	0018      	movs	r0, r3
 8001ca0:	f7ff fb0f 	bl	80012c2 <fix16_abs>
 8001ca4:	0003      	movs	r3, r0
 8001ca6:	0019      	movs	r1, r3
 8001ca8:	0020      	movs	r0, r4
 8001caa:	f7ff f84e 	bl	8000d4a <fix16_sub>
 8001cae:	1e03      	subs	r3, r0, #0
 8001cb0:	dd26      	ble.n	8001d00 <main+0x6d4>
 8001cb2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001cb4:	0018      	movs	r0, r3
 8001cb6:	f7ff fcad 	bl	8001614 <sign>
 8001cba:	0004      	movs	r4, r0
 8001cbc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001cbe:	0018      	movs	r0, r3
 8001cc0:	f7ff fca8 	bl	8001614 <sign>
 8001cc4:	0003      	movs	r3, r0
 8001cc6:	429c      	cmp	r4, r3
 8001cc8:	d00a      	beq.n	8001ce0 <main+0x6b4>
 8001cca:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001ccc:	0018      	movs	r0, r3
 8001cce:	f7ff faf8 	bl	80012c2 <fix16_abs>
 8001cd2:	0004      	movs	r4, r0
 8001cd4:	2014      	movs	r0, #20
 8001cd6:	f7ff fa9b 	bl	8001210 <fix16_from_int>
 8001cda:	0003      	movs	r3, r0
 8001cdc:	429c      	cmp	r4, r3
 8001cde:	da0f      	bge.n	8001d00 <main+0x6d4>
		  pulse = 100 - (controlSignal * (1-2*(controlSignal<0)));
 8001ce0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001ce2:	179b      	asrs	r3, r3, #30
 8001ce4:	2202      	movs	r2, #2
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	2201      	movs	r2, #1
 8001cea:	1ad3      	subs	r3, r2, r3
 8001cec:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8001cee:	4353      	muls	r3, r2
 8001cf0:	2264      	movs	r2, #100	; 0x64
 8001cf2:	1ad3      	subs	r3, r2, r3
 8001cf4:	2298      	movs	r2, #152	; 0x98
 8001cf6:	18ba      	adds	r2, r7, r2
 8001cf8:	6013      	str	r3, [r2, #0]
		  brakeOff();
 8001cfa:	f7ff fbed 	bl	80014d8 <brakeOff>
 8001cfe:	e005      	b.n	8001d0c <main+0x6e0>
	  } else {
		  pulse = 100;
 8001d00:	2364      	movs	r3, #100	; 0x64
 8001d02:	2298      	movs	r2, #152	; 0x98
 8001d04:	18ba      	adds	r2, r7, r2
 8001d06:	6013      	str	r3, [r2, #0]
		  brakeOn();
 8001d08:	f7ff fbd8 	bl	80014bc <brakeOn>
	  }

	  if (fix16_abs(velocity) < fix16_from_int(20)) {
 8001d0c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001d0e:	0018      	movs	r0, r3
 8001d10:	f7ff fad7 	bl	80012c2 <fix16_abs>
 8001d14:	0004      	movs	r4, r0
 8001d16:	2014      	movs	r0, #20
 8001d18:	f7ff fa7a 	bl	8001210 <fix16_from_int>
 8001d1c:	0003      	movs	r3, r0
 8001d1e:	429c      	cmp	r4, r3
 8001d20:	da12      	bge.n	8001d48 <main+0x71c>
		  dir = !sign(controlSignal);
 8001d22:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001d24:	0018      	movs	r0, r3
 8001d26:	f7ff fc75 	bl	8001614 <sign>
 8001d2a:	0003      	movs	r3, r0
 8001d2c:	425a      	negs	r2, r3
 8001d2e:	4153      	adcs	r3, r2
 8001d30:	b2da      	uxtb	r2, r3
 8001d32:	217f      	movs	r1, #127	; 0x7f
 8001d34:	187b      	adds	r3, r7, r1
 8001d36:	701a      	strb	r2, [r3, #0]
		  HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, dir);
 8001d38:	187b      	adds	r3, r7, r1
 8001d3a:	781a      	ldrb	r2, [r3, #0]
 8001d3c:	2380      	movs	r3, #128	; 0x80
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	482f      	ldr	r0, [pc, #188]	; (8001e00 <main+0x7d4>)
 8001d42:	0019      	movs	r1, r3
 8001d44:	f001 ff88 	bl	8003c58 <HAL_GPIO_WritePin>
	  }

	  if (fix16_abs(angle) > fix16_from_int(25)) {
 8001d48:	23a0      	movs	r3, #160	; 0xa0
 8001d4a:	18fb      	adds	r3, r7, r3
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	0018      	movs	r0, r3
 8001d50:	f7ff fab7 	bl	80012c2 <fix16_abs>
 8001d54:	0004      	movs	r4, r0
 8001d56:	2019      	movs	r0, #25
 8001d58:	f7ff fa5a 	bl	8001210 <fix16_from_int>
 8001d5c:	0003      	movs	r3, r0
 8001d5e:	429c      	cmp	r4, r3
 8001d60:	dd07      	ble.n	8001d72 <main+0x746>
		  pulse = 100;
 8001d62:	2364      	movs	r3, #100	; 0x64
 8001d64:	2298      	movs	r2, #152	; 0x98
 8001d66:	18ba      	adds	r2, r7, r2
 8001d68:	6013      	str	r3, [r2, #0]
		  errorInt = 0;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	2294      	movs	r2, #148	; 0x94
 8001d6e:	18ba      	adds	r2, r7, r2
 8001d70:	6013      	str	r3, [r2, #0]
	  }

	  TIM3->CCR1 = pulse;
 8001d72:	4b24      	ldr	r3, [pc, #144]	; (8001e04 <main+0x7d8>)
 8001d74:	2298      	movs	r2, #152	; 0x98
 8001d76:	18ba      	adds	r2, r7, r2
 8001d78:	6812      	ldr	r2, [r2, #0]
 8001d7a:	635a      	str	r2, [r3, #52]	; 0x34
//	  printf16(controlSpeed, 2);
//	  pn();


	  //TIM3->CCR1 = 80;
	  printf("%d, ", HAL_GetTick());
 8001d7c:	f000 fdcc 	bl	8002918 <HAL_GetTick>
 8001d80:	0002      	movs	r2, r0
 8001d82:	4b21      	ldr	r3, [pc, #132]	; (8001e08 <main+0x7dc>)
 8001d84:	0011      	movs	r1, r2
 8001d86:	0018      	movs	r0, r3
 8001d88:	f005 f818 	bl	8006dbc <iprintf>
	  printf16(angle, 2);
 8001d8c:	23a0      	movs	r3, #160	; 0xa0
 8001d8e:	18fb      	adds	r3, r7, r3
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	2102      	movs	r1, #2
 8001d94:	0018      	movs	r0, r3
 8001d96:	f7ff fb4d 	bl	8001434 <printf16>
	  pc();
 8001d9a:	f7ff fb83 	bl	80014a4 <pc>
	  printf16(velocity, 2);
 8001d9e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001da0:	2102      	movs	r1, #2
 8001da2:	0018      	movs	r0, r3
 8001da4:	f7ff fb46 	bl	8001434 <printf16>
	  pc();
 8001da8:	f7ff fb7c 	bl	80014a4 <pc>
	  printf16(control, 2);
 8001dac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001dae:	2102      	movs	r1, #2
 8001db0:	0018      	movs	r0, r3
 8001db2:	f7ff fb3f 	bl	8001434 <printf16>
	  pn();
 8001db6:	f7ff fb69 	bl	800148c <pn>

	  end = HAL_GetTick();
 8001dba:	f000 fdad 	bl	8002918 <HAL_GetTick>
 8001dbe:	0003      	movs	r3, r0
 8001dc0:	229c      	movs	r2, #156	; 0x9c
 8001dc2:	18ba      	adds	r2, r7, r2
 8001dc4:	6013      	str	r3, [r2, #0]
	  while (end-start < dt){
 8001dc6:	e008      	b.n	8001dda <main+0x7ae>
		  HAL_Delay(0);
 8001dc8:	2000      	movs	r0, #0
 8001dca:	f000 fdaf 	bl	800292c <HAL_Delay>
		  end = HAL_GetTick();
 8001dce:	f000 fda3 	bl	8002918 <HAL_GetTick>
 8001dd2:	0003      	movs	r3, r0
 8001dd4:	229c      	movs	r2, #156	; 0x9c
 8001dd6:	18ba      	adds	r2, r7, r2
 8001dd8:	6013      	str	r3, [r2, #0]
	  while (end-start < dt){
 8001dda:	239c      	movs	r3, #156	; 0x9c
 8001ddc:	18fb      	adds	r3, r7, r3
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	2380      	movs	r3, #128	; 0x80
 8001de2:	18fb      	adds	r3, r7, r3
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	1ad3      	subs	r3, r2, r3
 8001de8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001dea:	429a      	cmp	r2, r3
 8001dec:	d8ec      	bhi.n	8001dc8 <main+0x79c>
	  }

	  firstRun = 0;
 8001dee:	2393      	movs	r3, #147	; 0x93
 8001df0:	18fb      	adds	r3, r7, r3
 8001df2:	2200      	movs	r2, #0
 8001df4:	701a      	strb	r2, [r3, #0]
	  start = HAL_GetTick();
 8001df6:	e559      	b.n	80018ac <main+0x280>
 8001df8:	3f19999a 	.word	0x3f19999a
 8001dfc:	4031c71c 	.word	0x4031c71c
 8001e00:	50000400 	.word	0x50000400
 8001e04:	40000400 	.word	0x40000400
 8001e08:	08007d0c 	.word	0x08007d0c

08001e0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e0c:	b590      	push	{r4, r7, lr}
 8001e0e:	b093      	sub	sp, #76	; 0x4c
 8001e10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e12:	2414      	movs	r4, #20
 8001e14:	193b      	adds	r3, r7, r4
 8001e16:	0018      	movs	r0, r3
 8001e18:	2334      	movs	r3, #52	; 0x34
 8001e1a:	001a      	movs	r2, r3
 8001e1c:	2100      	movs	r1, #0
 8001e1e:	f004 ffc5 	bl	8006dac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e22:	1d3b      	adds	r3, r7, #4
 8001e24:	0018      	movs	r0, r3
 8001e26:	2310      	movs	r3, #16
 8001e28:	001a      	movs	r2, r3
 8001e2a:	2100      	movs	r1, #0
 8001e2c:	f004 ffbe 	bl	8006dac <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e30:	2380      	movs	r3, #128	; 0x80
 8001e32:	009b      	lsls	r3, r3, #2
 8001e34:	0018      	movs	r0, r3
 8001e36:	f001 ff2d 	bl	8003c94 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e3a:	193b      	adds	r3, r7, r4
 8001e3c:	2202      	movs	r2, #2
 8001e3e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e40:	193b      	adds	r3, r7, r4
 8001e42:	2280      	movs	r2, #128	; 0x80
 8001e44:	0052      	lsls	r2, r2, #1
 8001e46:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8001e48:	193b      	adds	r3, r7, r4
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e4e:	193b      	adds	r3, r7, r4
 8001e50:	2240      	movs	r2, #64	; 0x40
 8001e52:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001e54:	193b      	adds	r3, r7, r4
 8001e56:	2200      	movs	r2, #0
 8001e58:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e5a:	193b      	adds	r3, r7, r4
 8001e5c:	0018      	movs	r0, r3
 8001e5e:	f001 ff65 	bl	8003d2c <HAL_RCC_OscConfig>
 8001e62:	1e03      	subs	r3, r0, #0
 8001e64:	d001      	beq.n	8001e6a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8001e66:	f000 fa31 	bl	80022cc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e6a:	1d3b      	adds	r3, r7, #4
 8001e6c:	2207      	movs	r2, #7
 8001e6e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001e70:	1d3b      	adds	r3, r7, #4
 8001e72:	2200      	movs	r2, #0
 8001e74:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e76:	1d3b      	adds	r3, r7, #4
 8001e78:	2200      	movs	r2, #0
 8001e7a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e7c:	1d3b      	adds	r3, r7, #4
 8001e7e:	2200      	movs	r2, #0
 8001e80:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001e82:	1d3b      	adds	r3, r7, #4
 8001e84:	2100      	movs	r1, #0
 8001e86:	0018      	movs	r0, r3
 8001e88:	f002 fa66 	bl	8004358 <HAL_RCC_ClockConfig>
 8001e8c:	1e03      	subs	r3, r0, #0
 8001e8e:	d001      	beq.n	8001e94 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8001e90:	f000 fa1c 	bl	80022cc <Error_Handler>
  }
}
 8001e94:	46c0      	nop			; (mov r8, r8)
 8001e96:	46bd      	mov	sp, r7
 8001e98:	b013      	add	sp, #76	; 0x4c
 8001e9a:	bd90      	pop	{r4, r7, pc}

08001e9c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b084      	sub	sp, #16
 8001ea0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001ea2:	1d3b      	adds	r3, r7, #4
 8001ea4:	0018      	movs	r0, r3
 8001ea6:	230c      	movs	r3, #12
 8001ea8:	001a      	movs	r2, r3
 8001eaa:	2100      	movs	r1, #0
 8001eac:	f004 ff7e 	bl	8006dac <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001eb0:	4b2d      	ldr	r3, [pc, #180]	; (8001f68 <MX_ADC1_Init+0xcc>)
 8001eb2:	4a2e      	ldr	r2, [pc, #184]	; (8001f6c <MX_ADC1_Init+0xd0>)
 8001eb4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001eb6:	4b2c      	ldr	r3, [pc, #176]	; (8001f68 <MX_ADC1_Init+0xcc>)
 8001eb8:	2280      	movs	r2, #128	; 0x80
 8001eba:	05d2      	lsls	r2, r2, #23
 8001ebc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001ebe:	4b2a      	ldr	r3, [pc, #168]	; (8001f68 <MX_ADC1_Init+0xcc>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ec4:	4b28      	ldr	r3, [pc, #160]	; (8001f68 <MX_ADC1_Init+0xcc>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001eca:	4b27      	ldr	r3, [pc, #156]	; (8001f68 <MX_ADC1_Init+0xcc>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001ed0:	4b25      	ldr	r3, [pc, #148]	; (8001f68 <MX_ADC1_Init+0xcc>)
 8001ed2:	2204      	movs	r2, #4
 8001ed4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001ed6:	4b24      	ldr	r3, [pc, #144]	; (8001f68 <MX_ADC1_Init+0xcc>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8001edc:	4b22      	ldr	r3, [pc, #136]	; (8001f68 <MX_ADC1_Init+0xcc>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001ee2:	4b21      	ldr	r3, [pc, #132]	; (8001f68 <MX_ADC1_Init+0xcc>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8001ee8:	4b1f      	ldr	r3, [pc, #124]	; (8001f68 <MX_ADC1_Init+0xcc>)
 8001eea:	2201      	movs	r2, #1
 8001eec:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8001eee:	4b1e      	ldr	r3, [pc, #120]	; (8001f68 <MX_ADC1_Init+0xcc>)
 8001ef0:	2220      	movs	r2, #32
 8001ef2:	2101      	movs	r1, #1
 8001ef4:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ef6:	4b1c      	ldr	r3, [pc, #112]	; (8001f68 <MX_ADC1_Init+0xcc>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001efc:	4b1a      	ldr	r3, [pc, #104]	; (8001f68 <MX_ADC1_Init+0xcc>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001f02:	4b19      	ldr	r3, [pc, #100]	; (8001f68 <MX_ADC1_Init+0xcc>)
 8001f04:	222c      	movs	r2, #44	; 0x2c
 8001f06:	2100      	movs	r1, #0
 8001f08:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001f0a:	4b17      	ldr	r3, [pc, #92]	; (8001f68 <MX_ADC1_Init+0xcc>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8001f10:	4b15      	ldr	r3, [pc, #84]	; (8001f68 <MX_ADC1_Init+0xcc>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8001f16:	4b14      	ldr	r3, [pc, #80]	; (8001f68 <MX_ADC1_Init+0xcc>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8001f1c:	4b12      	ldr	r3, [pc, #72]	; (8001f68 <MX_ADC1_Init+0xcc>)
 8001f1e:	223c      	movs	r2, #60	; 0x3c
 8001f20:	2100      	movs	r1, #0
 8001f22:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8001f24:	4b10      	ldr	r3, [pc, #64]	; (8001f68 <MX_ADC1_Init+0xcc>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f2a:	4b0f      	ldr	r3, [pc, #60]	; (8001f68 <MX_ADC1_Init+0xcc>)
 8001f2c:	0018      	movs	r0, r3
 8001f2e:	f000 fe71 	bl	8002c14 <HAL_ADC_Init>
 8001f32:	1e03      	subs	r3, r0, #0
 8001f34:	d001      	beq.n	8001f3a <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8001f36:	f000 f9c9 	bl	80022cc <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001f3a:	1d3b      	adds	r3, r7, #4
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001f40:	1d3b      	adds	r3, r7, #4
 8001f42:	2200      	movs	r2, #0
 8001f44:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8001f46:	1d3b      	adds	r3, r7, #4
 8001f48:	2200      	movs	r2, #0
 8001f4a:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f4c:	1d3a      	adds	r2, r7, #4
 8001f4e:	4b06      	ldr	r3, [pc, #24]	; (8001f68 <MX_ADC1_Init+0xcc>)
 8001f50:	0011      	movs	r1, r2
 8001f52:	0018      	movs	r0, r3
 8001f54:	f001 f96a 	bl	800322c <HAL_ADC_ConfigChannel>
 8001f58:	1e03      	subs	r3, r0, #0
 8001f5a:	d001      	beq.n	8001f60 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8001f5c:	f000 f9b6 	bl	80022cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001f60:	46c0      	nop			; (mov r8, r8)
 8001f62:	46bd      	mov	sp, r7
 8001f64:	b004      	add	sp, #16
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	200000e4 	.word	0x200000e4
 8001f6c:	40012400 	.word	0x40012400

08001f70 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001f74:	4b1b      	ldr	r3, [pc, #108]	; (8001fe4 <MX_SPI1_Init+0x74>)
 8001f76:	4a1c      	ldr	r2, [pc, #112]	; (8001fe8 <MX_SPI1_Init+0x78>)
 8001f78:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001f7a:	4b1a      	ldr	r3, [pc, #104]	; (8001fe4 <MX_SPI1_Init+0x74>)
 8001f7c:	2282      	movs	r2, #130	; 0x82
 8001f7e:	0052      	lsls	r2, r2, #1
 8001f80:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001f82:	4b18      	ldr	r3, [pc, #96]	; (8001fe4 <MX_SPI1_Init+0x74>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f88:	4b16      	ldr	r3, [pc, #88]	; (8001fe4 <MX_SPI1_Init+0x74>)
 8001f8a:	22e0      	movs	r2, #224	; 0xe0
 8001f8c:	00d2      	lsls	r2, r2, #3
 8001f8e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f90:	4b14      	ldr	r3, [pc, #80]	; (8001fe4 <MX_SPI1_Init+0x74>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f96:	4b13      	ldr	r3, [pc, #76]	; (8001fe4 <MX_SPI1_Init+0x74>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001f9c:	4b11      	ldr	r3, [pc, #68]	; (8001fe4 <MX_SPI1_Init+0x74>)
 8001f9e:	2280      	movs	r2, #128	; 0x80
 8001fa0:	0092      	lsls	r2, r2, #2
 8001fa2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001fa4:	4b0f      	ldr	r3, [pc, #60]	; (8001fe4 <MX_SPI1_Init+0x74>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001faa:	4b0e      	ldr	r3, [pc, #56]	; (8001fe4 <MX_SPI1_Init+0x74>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001fb0:	4b0c      	ldr	r3, [pc, #48]	; (8001fe4 <MX_SPI1_Init+0x74>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001fb6:	4b0b      	ldr	r3, [pc, #44]	; (8001fe4 <MX_SPI1_Init+0x74>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001fbc:	4b09      	ldr	r3, [pc, #36]	; (8001fe4 <MX_SPI1_Init+0x74>)
 8001fbe:	2207      	movs	r2, #7
 8001fc0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001fc2:	4b08      	ldr	r3, [pc, #32]	; (8001fe4 <MX_SPI1_Init+0x74>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001fc8:	4b06      	ldr	r3, [pc, #24]	; (8001fe4 <MX_SPI1_Init+0x74>)
 8001fca:	2208      	movs	r2, #8
 8001fcc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001fce:	4b05      	ldr	r3, [pc, #20]	; (8001fe4 <MX_SPI1_Init+0x74>)
 8001fd0:	0018      	movs	r0, r3
 8001fd2:	f002 fc91 	bl	80048f8 <HAL_SPI_Init>
 8001fd6:	1e03      	subs	r3, r0, #0
 8001fd8:	d001      	beq.n	8001fde <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001fda:	f000 f977 	bl	80022cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001fde:	46c0      	nop			; (mov r8, r8)
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	20000194 	.word	0x20000194
 8001fe8:	40013000 	.word	0x40013000

08001fec <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001fec:	b590      	push	{r4, r7, lr}
 8001fee:	b08d      	sub	sp, #52	; 0x34
 8001ff0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001ff2:	240c      	movs	r4, #12
 8001ff4:	193b      	adds	r3, r7, r4
 8001ff6:	0018      	movs	r0, r3
 8001ff8:	2324      	movs	r3, #36	; 0x24
 8001ffa:	001a      	movs	r2, r3
 8001ffc:	2100      	movs	r1, #0
 8001ffe:	f004 fed5 	bl	8006dac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002002:	003b      	movs	r3, r7
 8002004:	0018      	movs	r0, r3
 8002006:	230c      	movs	r3, #12
 8002008:	001a      	movs	r2, r3
 800200a:	2100      	movs	r1, #0
 800200c:	f004 fece 	bl	8006dac <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002010:	4b28      	ldr	r3, [pc, #160]	; (80020b4 <MX_TIM1_Init+0xc8>)
 8002012:	4a29      	ldr	r2, [pc, #164]	; (80020b8 <MX_TIM1_Init+0xcc>)
 8002014:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002016:	4b27      	ldr	r3, [pc, #156]	; (80020b4 <MX_TIM1_Init+0xc8>)
 8002018:	2200      	movs	r2, #0
 800201a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800201c:	4b25      	ldr	r3, [pc, #148]	; (80020b4 <MX_TIM1_Init+0xc8>)
 800201e:	2200      	movs	r2, #0
 8002020:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002022:	4b24      	ldr	r3, [pc, #144]	; (80020b4 <MX_TIM1_Init+0xc8>)
 8002024:	4a25      	ldr	r2, [pc, #148]	; (80020bc <MX_TIM1_Init+0xd0>)
 8002026:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002028:	4b22      	ldr	r3, [pc, #136]	; (80020b4 <MX_TIM1_Init+0xc8>)
 800202a:	2200      	movs	r2, #0
 800202c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800202e:	4b21      	ldr	r3, [pc, #132]	; (80020b4 <MX_TIM1_Init+0xc8>)
 8002030:	2200      	movs	r2, #0
 8002032:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002034:	4b1f      	ldr	r3, [pc, #124]	; (80020b4 <MX_TIM1_Init+0xc8>)
 8002036:	2200      	movs	r2, #0
 8002038:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800203a:	0021      	movs	r1, r4
 800203c:	187b      	adds	r3, r7, r1
 800203e:	2201      	movs	r2, #1
 8002040:	601a      	str	r2, [r3, #0]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002042:	187b      	adds	r3, r7, r1
 8002044:	2200      	movs	r2, #0
 8002046:	605a      	str	r2, [r3, #4]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002048:	187b      	adds	r3, r7, r1
 800204a:	2201      	movs	r2, #1
 800204c:	609a      	str	r2, [r3, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800204e:	187b      	adds	r3, r7, r1
 8002050:	2200      	movs	r2, #0
 8002052:	60da      	str	r2, [r3, #12]
  sConfig.IC1Filter = 0;
 8002054:	187b      	adds	r3, r7, r1
 8002056:	2200      	movs	r2, #0
 8002058:	611a      	str	r2, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800205a:	187b      	adds	r3, r7, r1
 800205c:	2200      	movs	r2, #0
 800205e:	615a      	str	r2, [r3, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002060:	187b      	adds	r3, r7, r1
 8002062:	2201      	movs	r2, #1
 8002064:	619a      	str	r2, [r3, #24]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002066:	187b      	adds	r3, r7, r1
 8002068:	2200      	movs	r2, #0
 800206a:	61da      	str	r2, [r3, #28]
  sConfig.IC2Filter = 0;
 800206c:	187b      	adds	r3, r7, r1
 800206e:	2200      	movs	r2, #0
 8002070:	621a      	str	r2, [r3, #32]
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002072:	187a      	adds	r2, r7, r1
 8002074:	4b0f      	ldr	r3, [pc, #60]	; (80020b4 <MX_TIM1_Init+0xc8>)
 8002076:	0011      	movs	r1, r2
 8002078:	0018      	movs	r0, r3
 800207a:	f003 fc71 	bl	8005960 <HAL_TIM_Encoder_Init>
 800207e:	1e03      	subs	r3, r0, #0
 8002080:	d001      	beq.n	8002086 <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 8002082:	f000 f923 	bl	80022cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002086:	003b      	movs	r3, r7
 8002088:	2200      	movs	r2, #0
 800208a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800208c:	003b      	movs	r3, r7
 800208e:	2200      	movs	r2, #0
 8002090:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002092:	003b      	movs	r3, r7
 8002094:	2200      	movs	r2, #0
 8002096:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002098:	003a      	movs	r2, r7
 800209a:	4b06      	ldr	r3, [pc, #24]	; (80020b4 <MX_TIM1_Init+0xc8>)
 800209c:	0011      	movs	r1, r2
 800209e:	0018      	movs	r0, r3
 80020a0:	f004 f9ce 	bl	8006440 <HAL_TIMEx_MasterConfigSynchronization>
 80020a4:	1e03      	subs	r3, r0, #0
 80020a6:	d001      	beq.n	80020ac <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 80020a8:	f000 f910 	bl	80022cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80020ac:	46c0      	nop			; (mov r8, r8)
 80020ae:	46bd      	mov	sp, r7
 80020b0:	b00d      	add	sp, #52	; 0x34
 80020b2:	bd90      	pop	{r4, r7, pc}
 80020b4:	20000148 	.word	0x20000148
 80020b8:	40012c00 	.word	0x40012c00
 80020bc:	0000ffff 	.word	0x0000ffff

080020c0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b08a      	sub	sp, #40	; 0x28
 80020c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020c6:	231c      	movs	r3, #28
 80020c8:	18fb      	adds	r3, r7, r3
 80020ca:	0018      	movs	r0, r3
 80020cc:	230c      	movs	r3, #12
 80020ce:	001a      	movs	r2, r3
 80020d0:	2100      	movs	r1, #0
 80020d2:	f004 fe6b 	bl	8006dac <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020d6:	003b      	movs	r3, r7
 80020d8:	0018      	movs	r0, r3
 80020da:	231c      	movs	r3, #28
 80020dc:	001a      	movs	r2, r3
 80020de:	2100      	movs	r1, #0
 80020e0:	f004 fe64 	bl	8006dac <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80020e4:	4b24      	ldr	r3, [pc, #144]	; (8002178 <MX_TIM3_Init+0xb8>)
 80020e6:	4a25      	ldr	r2, [pc, #148]	; (800217c <MX_TIM3_Init+0xbc>)
 80020e8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8-1;
 80020ea:	4b23      	ldr	r3, [pc, #140]	; (8002178 <MX_TIM3_Init+0xb8>)
 80020ec:	2207      	movs	r2, #7
 80020ee:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020f0:	4b21      	ldr	r3, [pc, #132]	; (8002178 <MX_TIM3_Init+0xb8>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 80020f6:	4b20      	ldr	r3, [pc, #128]	; (8002178 <MX_TIM3_Init+0xb8>)
 80020f8:	2263      	movs	r2, #99	; 0x63
 80020fa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020fc:	4b1e      	ldr	r3, [pc, #120]	; (8002178 <MX_TIM3_Init+0xb8>)
 80020fe:	2200      	movs	r2, #0
 8002100:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002102:	4b1d      	ldr	r3, [pc, #116]	; (8002178 <MX_TIM3_Init+0xb8>)
 8002104:	2200      	movs	r2, #0
 8002106:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002108:	4b1b      	ldr	r3, [pc, #108]	; (8002178 <MX_TIM3_Init+0xb8>)
 800210a:	0018      	movs	r0, r3
 800210c:	f003 faf8 	bl	8005700 <HAL_TIM_PWM_Init>
 8002110:	1e03      	subs	r3, r0, #0
 8002112:	d001      	beq.n	8002118 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8002114:	f000 f8da 	bl	80022cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002118:	211c      	movs	r1, #28
 800211a:	187b      	adds	r3, r7, r1
 800211c:	2200      	movs	r2, #0
 800211e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002120:	187b      	adds	r3, r7, r1
 8002122:	2200      	movs	r2, #0
 8002124:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002126:	187a      	adds	r2, r7, r1
 8002128:	4b13      	ldr	r3, [pc, #76]	; (8002178 <MX_TIM3_Init+0xb8>)
 800212a:	0011      	movs	r1, r2
 800212c:	0018      	movs	r0, r3
 800212e:	f004 f987 	bl	8006440 <HAL_TIMEx_MasterConfigSynchronization>
 8002132:	1e03      	subs	r3, r0, #0
 8002134:	d001      	beq.n	800213a <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 8002136:	f000 f8c9 	bl	80022cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800213a:	003b      	movs	r3, r7
 800213c:	2260      	movs	r2, #96	; 0x60
 800213e:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8002140:	003b      	movs	r3, r7
 8002142:	2200      	movs	r2, #0
 8002144:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002146:	003b      	movs	r3, r7
 8002148:	2200      	movs	r2, #0
 800214a:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800214c:	003b      	movs	r3, r7
 800214e:	2200      	movs	r2, #0
 8002150:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002152:	0039      	movs	r1, r7
 8002154:	4b08      	ldr	r3, [pc, #32]	; (8002178 <MX_TIM3_Init+0xb8>)
 8002156:	2200      	movs	r2, #0
 8002158:	0018      	movs	r0, r3
 800215a:	f003 fd4f 	bl	8005bfc <HAL_TIM_PWM_ConfigChannel>
 800215e:	1e03      	subs	r3, r0, #0
 8002160:	d001      	beq.n	8002166 <MX_TIM3_Init+0xa6>
  {
    Error_Handler();
 8002162:	f000 f8b3 	bl	80022cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002166:	4b04      	ldr	r3, [pc, #16]	; (8002178 <MX_TIM3_Init+0xb8>)
 8002168:	0018      	movs	r0, r3
 800216a:	f000 fa0d 	bl	8002588 <HAL_TIM_MspPostInit>

}
 800216e:	46c0      	nop			; (mov r8, r8)
 8002170:	46bd      	mov	sp, r7
 8002172:	b00a      	add	sp, #40	; 0x28
 8002174:	bd80      	pop	{r7, pc}
 8002176:	46c0      	nop			; (mov r8, r8)
 8002178:	20000098 	.word	0x20000098
 800217c:	40000400 	.word	0x40000400

08002180 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002184:	4b16      	ldr	r3, [pc, #88]	; (80021e0 <MX_USART2_UART_Init+0x60>)
 8002186:	4a17      	ldr	r2, [pc, #92]	; (80021e4 <MX_USART2_UART_Init+0x64>)
 8002188:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800218a:	4b15      	ldr	r3, [pc, #84]	; (80021e0 <MX_USART2_UART_Init+0x60>)
 800218c:	22e1      	movs	r2, #225	; 0xe1
 800218e:	0252      	lsls	r2, r2, #9
 8002190:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002192:	4b13      	ldr	r3, [pc, #76]	; (80021e0 <MX_USART2_UART_Init+0x60>)
 8002194:	2200      	movs	r2, #0
 8002196:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002198:	4b11      	ldr	r3, [pc, #68]	; (80021e0 <MX_USART2_UART_Init+0x60>)
 800219a:	2200      	movs	r2, #0
 800219c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800219e:	4b10      	ldr	r3, [pc, #64]	; (80021e0 <MX_USART2_UART_Init+0x60>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80021a4:	4b0e      	ldr	r3, [pc, #56]	; (80021e0 <MX_USART2_UART_Init+0x60>)
 80021a6:	220c      	movs	r2, #12
 80021a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021aa:	4b0d      	ldr	r3, [pc, #52]	; (80021e0 <MX_USART2_UART_Init+0x60>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80021b0:	4b0b      	ldr	r3, [pc, #44]	; (80021e0 <MX_USART2_UART_Init+0x60>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80021b6:	4b0a      	ldr	r3, [pc, #40]	; (80021e0 <MX_USART2_UART_Init+0x60>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80021bc:	4b08      	ldr	r3, [pc, #32]	; (80021e0 <MX_USART2_UART_Init+0x60>)
 80021be:	2200      	movs	r2, #0
 80021c0:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80021c2:	4b07      	ldr	r3, [pc, #28]	; (80021e0 <MX_USART2_UART_Init+0x60>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80021c8:	4b05      	ldr	r3, [pc, #20]	; (80021e0 <MX_USART2_UART_Init+0x60>)
 80021ca:	0018      	movs	r0, r3
 80021cc:	f004 f99a 	bl	8006504 <HAL_UART_Init>
 80021d0:	1e03      	subs	r3, r0, #0
 80021d2:	d001      	beq.n	80021d8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80021d4:	f000 f87a 	bl	80022cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80021d8:	46c0      	nop			; (mov r8, r8)
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	46c0      	nop			; (mov r8, r8)
 80021e0:	200001f8 	.word	0x200001f8
 80021e4:	40004400 	.word	0x40004400

080021e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021e8:	b590      	push	{r4, r7, lr}
 80021ea:	b089      	sub	sp, #36	; 0x24
 80021ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ee:	240c      	movs	r4, #12
 80021f0:	193b      	adds	r3, r7, r4
 80021f2:	0018      	movs	r0, r3
 80021f4:	2314      	movs	r3, #20
 80021f6:	001a      	movs	r2, r3
 80021f8:	2100      	movs	r1, #0
 80021fa:	f004 fdd7 	bl	8006dac <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021fe:	4b30      	ldr	r3, [pc, #192]	; (80022c0 <MX_GPIO_Init+0xd8>)
 8002200:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002202:	4b2f      	ldr	r3, [pc, #188]	; (80022c0 <MX_GPIO_Init+0xd8>)
 8002204:	2102      	movs	r1, #2
 8002206:	430a      	orrs	r2, r1
 8002208:	635a      	str	r2, [r3, #52]	; 0x34
 800220a:	4b2d      	ldr	r3, [pc, #180]	; (80022c0 <MX_GPIO_Init+0xd8>)
 800220c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800220e:	2202      	movs	r2, #2
 8002210:	4013      	ands	r3, r2
 8002212:	60bb      	str	r3, [r7, #8]
 8002214:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002216:	4b2a      	ldr	r3, [pc, #168]	; (80022c0 <MX_GPIO_Init+0xd8>)
 8002218:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800221a:	4b29      	ldr	r3, [pc, #164]	; (80022c0 <MX_GPIO_Init+0xd8>)
 800221c:	2101      	movs	r1, #1
 800221e:	430a      	orrs	r2, r1
 8002220:	635a      	str	r2, [r3, #52]	; 0x34
 8002222:	4b27      	ldr	r3, [pc, #156]	; (80022c0 <MX_GPIO_Init+0xd8>)
 8002224:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002226:	2201      	movs	r2, #1
 8002228:	4013      	ands	r3, r2
 800222a:	607b      	str	r3, [r7, #4]
 800222c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BRAKE_Pin|DIR_Pin, GPIO_PIN_RESET);
 800222e:	23c0      	movs	r3, #192	; 0xc0
 8002230:	009b      	lsls	r3, r3, #2
 8002232:	4824      	ldr	r0, [pc, #144]	; (80022c4 <MX_GPIO_Init+0xdc>)
 8002234:	2200      	movs	r2, #0
 8002236:	0019      	movs	r1, r3
 8002238:	f001 fd0e 	bl	8003c58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_Pin|CS_Pin, GPIO_PIN_RESET);
 800223c:	4922      	ldr	r1, [pc, #136]	; (80022c8 <MX_GPIO_Init+0xe0>)
 800223e:	23a0      	movs	r3, #160	; 0xa0
 8002240:	05db      	lsls	r3, r3, #23
 8002242:	2200      	movs	r2, #0
 8002244:	0018      	movs	r0, r3
 8002246:	f001 fd07 	bl	8003c58 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BRAKE_Pin DIR_Pin */
  GPIO_InitStruct.Pin = BRAKE_Pin|DIR_Pin;
 800224a:	193b      	adds	r3, r7, r4
 800224c:	22c0      	movs	r2, #192	; 0xc0
 800224e:	0092      	lsls	r2, r2, #2
 8002250:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002252:	193b      	adds	r3, r7, r4
 8002254:	2201      	movs	r2, #1
 8002256:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002258:	193b      	adds	r3, r7, r4
 800225a:	2200      	movs	r2, #0
 800225c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800225e:	193b      	adds	r3, r7, r4
 8002260:	2200      	movs	r2, #0
 8002262:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002264:	193b      	adds	r3, r7, r4
 8002266:	4a17      	ldr	r2, [pc, #92]	; (80022c4 <MX_GPIO_Init+0xdc>)
 8002268:	0019      	movs	r1, r3
 800226a:	0010      	movs	r0, r2
 800226c:	f001 fb90 	bl	8003990 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin CS_Pin */
  GPIO_InitStruct.Pin = LED_Pin|CS_Pin;
 8002270:	193b      	adds	r3, r7, r4
 8002272:	4a15      	ldr	r2, [pc, #84]	; (80022c8 <MX_GPIO_Init+0xe0>)
 8002274:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002276:	193b      	adds	r3, r7, r4
 8002278:	2201      	movs	r2, #1
 800227a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227c:	193b      	adds	r3, r7, r4
 800227e:	2200      	movs	r2, #0
 8002280:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002282:	193b      	adds	r3, r7, r4
 8002284:	2200      	movs	r2, #0
 8002286:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002288:	193a      	adds	r2, r7, r4
 800228a:	23a0      	movs	r3, #160	; 0xa0
 800228c:	05db      	lsls	r3, r3, #23
 800228e:	0011      	movs	r1, r2
 8002290:	0018      	movs	r0, r3
 8002292:	f001 fb7d 	bl	8003990 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 8002296:	193b      	adds	r3, r7, r4
 8002298:	2220      	movs	r2, #32
 800229a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800229c:	193b      	adds	r3, r7, r4
 800229e:	2200      	movs	r2, #0
 80022a0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a2:	193b      	adds	r3, r7, r4
 80022a4:	2200      	movs	r2, #0
 80022a6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 80022a8:	193a      	adds	r2, r7, r4
 80022aa:	23a0      	movs	r3, #160	; 0xa0
 80022ac:	05db      	lsls	r3, r3, #23
 80022ae:	0011      	movs	r1, r2
 80022b0:	0018      	movs	r0, r3
 80022b2:	f001 fb6d 	bl	8003990 <HAL_GPIO_Init>

}
 80022b6:	46c0      	nop			; (mov r8, r8)
 80022b8:	46bd      	mov	sp, r7
 80022ba:	b009      	add	sp, #36	; 0x24
 80022bc:	bd90      	pop	{r4, r7, pc}
 80022be:	46c0      	nop			; (mov r8, r8)
 80022c0:	40021000 	.word	0x40021000
 80022c4:	50000400 	.word	0x50000400
 80022c8:	00001010 	.word	0x00001010

080022cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022d0:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022d2:	e7fe      	b.n	80022d2 <Error_Handler+0x6>

080022d4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b082      	sub	sp, #8
 80022d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022da:	4b0f      	ldr	r3, [pc, #60]	; (8002318 <HAL_MspInit+0x44>)
 80022dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022de:	4b0e      	ldr	r3, [pc, #56]	; (8002318 <HAL_MspInit+0x44>)
 80022e0:	2101      	movs	r1, #1
 80022e2:	430a      	orrs	r2, r1
 80022e4:	641a      	str	r2, [r3, #64]	; 0x40
 80022e6:	4b0c      	ldr	r3, [pc, #48]	; (8002318 <HAL_MspInit+0x44>)
 80022e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ea:	2201      	movs	r2, #1
 80022ec:	4013      	ands	r3, r2
 80022ee:	607b      	str	r3, [r7, #4]
 80022f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022f2:	4b09      	ldr	r3, [pc, #36]	; (8002318 <HAL_MspInit+0x44>)
 80022f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80022f6:	4b08      	ldr	r3, [pc, #32]	; (8002318 <HAL_MspInit+0x44>)
 80022f8:	2180      	movs	r1, #128	; 0x80
 80022fa:	0549      	lsls	r1, r1, #21
 80022fc:	430a      	orrs	r2, r1
 80022fe:	63da      	str	r2, [r3, #60]	; 0x3c
 8002300:	4b05      	ldr	r3, [pc, #20]	; (8002318 <HAL_MspInit+0x44>)
 8002302:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002304:	2380      	movs	r3, #128	; 0x80
 8002306:	055b      	lsls	r3, r3, #21
 8002308:	4013      	ands	r3, r2
 800230a:	603b      	str	r3, [r7, #0]
 800230c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800230e:	46c0      	nop			; (mov r8, r8)
 8002310:	46bd      	mov	sp, r7
 8002312:	b002      	add	sp, #8
 8002314:	bd80      	pop	{r7, pc}
 8002316:	46c0      	nop			; (mov r8, r8)
 8002318:	40021000 	.word	0x40021000

0800231c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b090      	sub	sp, #64	; 0x40
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002324:	232c      	movs	r3, #44	; 0x2c
 8002326:	18fb      	adds	r3, r7, r3
 8002328:	0018      	movs	r0, r3
 800232a:	2314      	movs	r3, #20
 800232c:	001a      	movs	r2, r3
 800232e:	2100      	movs	r1, #0
 8002330:	f004 fd3c 	bl	8006dac <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002334:	2314      	movs	r3, #20
 8002336:	18fb      	adds	r3, r7, r3
 8002338:	0018      	movs	r0, r3
 800233a:	2318      	movs	r3, #24
 800233c:	001a      	movs	r2, r3
 800233e:	2100      	movs	r1, #0
 8002340:	f004 fd34 	bl	8006dac <memset>
  if(hadc->Instance==ADC1)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a20      	ldr	r2, [pc, #128]	; (80023cc <HAL_ADC_MspInit+0xb0>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d13a      	bne.n	80023c4 <HAL_ADC_MspInit+0xa8>
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800234e:	2114      	movs	r1, #20
 8002350:	187b      	adds	r3, r7, r1
 8002352:	2280      	movs	r2, #128	; 0x80
 8002354:	01d2      	lsls	r2, r2, #7
 8002356:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8002358:	187b      	adds	r3, r7, r1
 800235a:	2200      	movs	r2, #0
 800235c:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800235e:	187b      	adds	r3, r7, r1
 8002360:	0018      	movs	r0, r3
 8002362:	f002 f9a3 	bl	80046ac <HAL_RCCEx_PeriphCLKConfig>
 8002366:	1e03      	subs	r3, r0, #0
 8002368:	d001      	beq.n	800236e <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 800236a:	f7ff ffaf 	bl	80022cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800236e:	4b18      	ldr	r3, [pc, #96]	; (80023d0 <HAL_ADC_MspInit+0xb4>)
 8002370:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002372:	4b17      	ldr	r3, [pc, #92]	; (80023d0 <HAL_ADC_MspInit+0xb4>)
 8002374:	2180      	movs	r1, #128	; 0x80
 8002376:	0349      	lsls	r1, r1, #13
 8002378:	430a      	orrs	r2, r1
 800237a:	641a      	str	r2, [r3, #64]	; 0x40
 800237c:	4b14      	ldr	r3, [pc, #80]	; (80023d0 <HAL_ADC_MspInit+0xb4>)
 800237e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002380:	2380      	movs	r3, #128	; 0x80
 8002382:	035b      	lsls	r3, r3, #13
 8002384:	4013      	ands	r3, r2
 8002386:	613b      	str	r3, [r7, #16]
 8002388:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800238a:	4b11      	ldr	r3, [pc, #68]	; (80023d0 <HAL_ADC_MspInit+0xb4>)
 800238c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800238e:	4b10      	ldr	r3, [pc, #64]	; (80023d0 <HAL_ADC_MspInit+0xb4>)
 8002390:	2101      	movs	r1, #1
 8002392:	430a      	orrs	r2, r1
 8002394:	635a      	str	r2, [r3, #52]	; 0x34
 8002396:	4b0e      	ldr	r3, [pc, #56]	; (80023d0 <HAL_ADC_MspInit+0xb4>)
 8002398:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800239a:	2201      	movs	r2, #1
 800239c:	4013      	ands	r3, r2
 800239e:	60fb      	str	r3, [r7, #12]
 80023a0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = BAT_MEAS_Pin;
 80023a2:	212c      	movs	r1, #44	; 0x2c
 80023a4:	187b      	adds	r3, r7, r1
 80023a6:	2201      	movs	r2, #1
 80023a8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023aa:	187b      	adds	r3, r7, r1
 80023ac:	2203      	movs	r2, #3
 80023ae:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b0:	187b      	adds	r3, r7, r1
 80023b2:	2200      	movs	r2, #0
 80023b4:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(BAT_MEAS_GPIO_Port, &GPIO_InitStruct);
 80023b6:	187a      	adds	r2, r7, r1
 80023b8:	23a0      	movs	r3, #160	; 0xa0
 80023ba:	05db      	lsls	r3, r3, #23
 80023bc:	0011      	movs	r1, r2
 80023be:	0018      	movs	r0, r3
 80023c0:	f001 fae6 	bl	8003990 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80023c4:	46c0      	nop			; (mov r8, r8)
 80023c6:	46bd      	mov	sp, r7
 80023c8:	b010      	add	sp, #64	; 0x40
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	40012400 	.word	0x40012400
 80023d0:	40021000 	.word	0x40021000

080023d4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b08a      	sub	sp, #40	; 0x28
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023dc:	2314      	movs	r3, #20
 80023de:	18fb      	adds	r3, r7, r3
 80023e0:	0018      	movs	r0, r3
 80023e2:	2314      	movs	r3, #20
 80023e4:	001a      	movs	r2, r3
 80023e6:	2100      	movs	r1, #0
 80023e8:	f004 fce0 	bl	8006dac <memset>
  if(hspi->Instance==SPI1)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a1b      	ldr	r2, [pc, #108]	; (8002460 <HAL_SPI_MspInit+0x8c>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d130      	bne.n	8002458 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80023f6:	4b1b      	ldr	r3, [pc, #108]	; (8002464 <HAL_SPI_MspInit+0x90>)
 80023f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80023fa:	4b1a      	ldr	r3, [pc, #104]	; (8002464 <HAL_SPI_MspInit+0x90>)
 80023fc:	2180      	movs	r1, #128	; 0x80
 80023fe:	0149      	lsls	r1, r1, #5
 8002400:	430a      	orrs	r2, r1
 8002402:	641a      	str	r2, [r3, #64]	; 0x40
 8002404:	4b17      	ldr	r3, [pc, #92]	; (8002464 <HAL_SPI_MspInit+0x90>)
 8002406:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002408:	2380      	movs	r3, #128	; 0x80
 800240a:	015b      	lsls	r3, r3, #5
 800240c:	4013      	ands	r3, r2
 800240e:	613b      	str	r3, [r7, #16]
 8002410:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002412:	4b14      	ldr	r3, [pc, #80]	; (8002464 <HAL_SPI_MspInit+0x90>)
 8002414:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002416:	4b13      	ldr	r3, [pc, #76]	; (8002464 <HAL_SPI_MspInit+0x90>)
 8002418:	2101      	movs	r1, #1
 800241a:	430a      	orrs	r2, r1
 800241c:	635a      	str	r2, [r3, #52]	; 0x34
 800241e:	4b11      	ldr	r3, [pc, #68]	; (8002464 <HAL_SPI_MspInit+0x90>)
 8002420:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002422:	2201      	movs	r2, #1
 8002424:	4013      	ands	r3, r2
 8002426:	60fb      	str	r3, [r7, #12]
 8002428:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PA11 [PA9]     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_7|GPIO_PIN_11;
 800242a:	2114      	movs	r1, #20
 800242c:	187b      	adds	r3, r7, r1
 800242e:	4a0e      	ldr	r2, [pc, #56]	; (8002468 <HAL_SPI_MspInit+0x94>)
 8002430:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002432:	187b      	adds	r3, r7, r1
 8002434:	2202      	movs	r2, #2
 8002436:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002438:	187b      	adds	r3, r7, r1
 800243a:	2200      	movs	r2, #0
 800243c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800243e:	187b      	adds	r3, r7, r1
 8002440:	2200      	movs	r2, #0
 8002442:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8002444:	187b      	adds	r3, r7, r1
 8002446:	2200      	movs	r2, #0
 8002448:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800244a:	187a      	adds	r2, r7, r1
 800244c:	23a0      	movs	r3, #160	; 0xa0
 800244e:	05db      	lsls	r3, r3, #23
 8002450:	0011      	movs	r1, r2
 8002452:	0018      	movs	r0, r3
 8002454:	f001 fa9c 	bl	8003990 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002458:	46c0      	nop			; (mov r8, r8)
 800245a:	46bd      	mov	sp, r7
 800245c:	b00a      	add	sp, #40	; 0x28
 800245e:	bd80      	pop	{r7, pc}
 8002460:	40013000 	.word	0x40013000
 8002464:	40021000 	.word	0x40021000
 8002468:	00000882 	.word	0x00000882

0800246c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800246c:	b590      	push	{r4, r7, lr}
 800246e:	b08b      	sub	sp, #44	; 0x2c
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002474:	2314      	movs	r3, #20
 8002476:	18fb      	adds	r3, r7, r3
 8002478:	0018      	movs	r0, r3
 800247a:	2314      	movs	r3, #20
 800247c:	001a      	movs	r2, r3
 800247e:	2100      	movs	r1, #0
 8002480:	f004 fc94 	bl	8006dac <memset>
  if(htim_encoder->Instance==TIM1)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a2d      	ldr	r2, [pc, #180]	; (8002540 <HAL_TIM_Encoder_MspInit+0xd4>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d154      	bne.n	8002538 <HAL_TIM_Encoder_MspInit+0xcc>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800248e:	4b2d      	ldr	r3, [pc, #180]	; (8002544 <HAL_TIM_Encoder_MspInit+0xd8>)
 8002490:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002492:	4b2c      	ldr	r3, [pc, #176]	; (8002544 <HAL_TIM_Encoder_MspInit+0xd8>)
 8002494:	2180      	movs	r1, #128	; 0x80
 8002496:	0109      	lsls	r1, r1, #4
 8002498:	430a      	orrs	r2, r1
 800249a:	641a      	str	r2, [r3, #64]	; 0x40
 800249c:	4b29      	ldr	r3, [pc, #164]	; (8002544 <HAL_TIM_Encoder_MspInit+0xd8>)
 800249e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80024a0:	2380      	movs	r3, #128	; 0x80
 80024a2:	011b      	lsls	r3, r3, #4
 80024a4:	4013      	ands	r3, r2
 80024a6:	613b      	str	r3, [r7, #16]
 80024a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024aa:	4b26      	ldr	r3, [pc, #152]	; (8002544 <HAL_TIM_Encoder_MspInit+0xd8>)
 80024ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80024ae:	4b25      	ldr	r3, [pc, #148]	; (8002544 <HAL_TIM_Encoder_MspInit+0xd8>)
 80024b0:	2101      	movs	r1, #1
 80024b2:	430a      	orrs	r2, r1
 80024b4:	635a      	str	r2, [r3, #52]	; 0x34
 80024b6:	4b23      	ldr	r3, [pc, #140]	; (8002544 <HAL_TIM_Encoder_MspInit+0xd8>)
 80024b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024ba:	2201      	movs	r2, #1
 80024bc:	4013      	ands	r3, r2
 80024be:	60fb      	str	r3, [r7, #12]
 80024c0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024c2:	4b20      	ldr	r3, [pc, #128]	; (8002544 <HAL_TIM_Encoder_MspInit+0xd8>)
 80024c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80024c6:	4b1f      	ldr	r3, [pc, #124]	; (8002544 <HAL_TIM_Encoder_MspInit+0xd8>)
 80024c8:	2102      	movs	r1, #2
 80024ca:	430a      	orrs	r2, r1
 80024cc:	635a      	str	r2, [r3, #52]	; 0x34
 80024ce:	4b1d      	ldr	r3, [pc, #116]	; (8002544 <HAL_TIM_Encoder_MspInit+0xd8>)
 80024d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024d2:	2202      	movs	r2, #2
 80024d4:	4013      	ands	r3, r2
 80024d6:	60bb      	str	r3, [r7, #8]
 80024d8:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PB3     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80024da:	2114      	movs	r1, #20
 80024dc:	187b      	adds	r3, r7, r1
 80024de:	2280      	movs	r2, #128	; 0x80
 80024e0:	0052      	lsls	r2, r2, #1
 80024e2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024e4:	000c      	movs	r4, r1
 80024e6:	193b      	adds	r3, r7, r4
 80024e8:	2202      	movs	r2, #2
 80024ea:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ec:	193b      	adds	r3, r7, r4
 80024ee:	2200      	movs	r2, #0
 80024f0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024f2:	193b      	adds	r3, r7, r4
 80024f4:	2200      	movs	r2, #0
 80024f6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80024f8:	193b      	adds	r3, r7, r4
 80024fa:	2202      	movs	r2, #2
 80024fc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024fe:	193a      	adds	r2, r7, r4
 8002500:	23a0      	movs	r3, #160	; 0xa0
 8002502:	05db      	lsls	r3, r3, #23
 8002504:	0011      	movs	r1, r2
 8002506:	0018      	movs	r0, r3
 8002508:	f001 fa42 	bl	8003990 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800250c:	0021      	movs	r1, r4
 800250e:	187b      	adds	r3, r7, r1
 8002510:	2208      	movs	r2, #8
 8002512:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002514:	187b      	adds	r3, r7, r1
 8002516:	2202      	movs	r2, #2
 8002518:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800251a:	187b      	adds	r3, r7, r1
 800251c:	2200      	movs	r2, #0
 800251e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002520:	187b      	adds	r3, r7, r1
 8002522:	2200      	movs	r2, #0
 8002524:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002526:	187b      	adds	r3, r7, r1
 8002528:	2201      	movs	r2, #1
 800252a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800252c:	187b      	adds	r3, r7, r1
 800252e:	4a06      	ldr	r2, [pc, #24]	; (8002548 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002530:	0019      	movs	r1, r3
 8002532:	0010      	movs	r0, r2
 8002534:	f001 fa2c 	bl	8003990 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002538:	46c0      	nop			; (mov r8, r8)
 800253a:	46bd      	mov	sp, r7
 800253c:	b00b      	add	sp, #44	; 0x2c
 800253e:	bd90      	pop	{r4, r7, pc}
 8002540:	40012c00 	.word	0x40012c00
 8002544:	40021000 	.word	0x40021000
 8002548:	50000400 	.word	0x50000400

0800254c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b084      	sub	sp, #16
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a09      	ldr	r2, [pc, #36]	; (8002580 <HAL_TIM_PWM_MspInit+0x34>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d10b      	bne.n	8002576 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800255e:	4b09      	ldr	r3, [pc, #36]	; (8002584 <HAL_TIM_PWM_MspInit+0x38>)
 8002560:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002562:	4b08      	ldr	r3, [pc, #32]	; (8002584 <HAL_TIM_PWM_MspInit+0x38>)
 8002564:	2102      	movs	r1, #2
 8002566:	430a      	orrs	r2, r1
 8002568:	63da      	str	r2, [r3, #60]	; 0x3c
 800256a:	4b06      	ldr	r3, [pc, #24]	; (8002584 <HAL_TIM_PWM_MspInit+0x38>)
 800256c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800256e:	2202      	movs	r2, #2
 8002570:	4013      	ands	r3, r2
 8002572:	60fb      	str	r3, [r7, #12]
 8002574:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002576:	46c0      	nop			; (mov r8, r8)
 8002578:	46bd      	mov	sp, r7
 800257a:	b004      	add	sp, #16
 800257c:	bd80      	pop	{r7, pc}
 800257e:	46c0      	nop			; (mov r8, r8)
 8002580:	40000400 	.word	0x40000400
 8002584:	40021000 	.word	0x40021000

08002588 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b088      	sub	sp, #32
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002590:	230c      	movs	r3, #12
 8002592:	18fb      	adds	r3, r7, r3
 8002594:	0018      	movs	r0, r3
 8002596:	2314      	movs	r3, #20
 8002598:	001a      	movs	r2, r3
 800259a:	2100      	movs	r1, #0
 800259c:	f004 fc06 	bl	8006dac <memset>
  if(htim->Instance==TIM3)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a14      	ldr	r2, [pc, #80]	; (80025f8 <HAL_TIM_MspPostInit+0x70>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d122      	bne.n	80025f0 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025aa:	4b14      	ldr	r3, [pc, #80]	; (80025fc <HAL_TIM_MspPostInit+0x74>)
 80025ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025ae:	4b13      	ldr	r3, [pc, #76]	; (80025fc <HAL_TIM_MspPostInit+0x74>)
 80025b0:	2101      	movs	r1, #1
 80025b2:	430a      	orrs	r2, r1
 80025b4:	635a      	str	r2, [r3, #52]	; 0x34
 80025b6:	4b11      	ldr	r3, [pc, #68]	; (80025fc <HAL_TIM_MspPostInit+0x74>)
 80025b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025ba:	2201      	movs	r2, #1
 80025bc:	4013      	ands	r3, r2
 80025be:	60bb      	str	r3, [r7, #8]
 80025c0:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80025c2:	210c      	movs	r1, #12
 80025c4:	187b      	adds	r3, r7, r1
 80025c6:	2240      	movs	r2, #64	; 0x40
 80025c8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ca:	187b      	adds	r3, r7, r1
 80025cc:	2202      	movs	r2, #2
 80025ce:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d0:	187b      	adds	r3, r7, r1
 80025d2:	2200      	movs	r2, #0
 80025d4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025d6:	187b      	adds	r3, r7, r1
 80025d8:	2200      	movs	r2, #0
 80025da:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80025dc:	187b      	adds	r3, r7, r1
 80025de:	2201      	movs	r2, #1
 80025e0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025e2:	187a      	adds	r2, r7, r1
 80025e4:	23a0      	movs	r3, #160	; 0xa0
 80025e6:	05db      	lsls	r3, r3, #23
 80025e8:	0011      	movs	r1, r2
 80025ea:	0018      	movs	r0, r3
 80025ec:	f001 f9d0 	bl	8003990 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80025f0:	46c0      	nop			; (mov r8, r8)
 80025f2:	46bd      	mov	sp, r7
 80025f4:	b008      	add	sp, #32
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	40000400 	.word	0x40000400
 80025fc:	40021000 	.word	0x40021000

08002600 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b08a      	sub	sp, #40	; 0x28
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002608:	2314      	movs	r3, #20
 800260a:	18fb      	adds	r3, r7, r3
 800260c:	0018      	movs	r0, r3
 800260e:	2314      	movs	r3, #20
 8002610:	001a      	movs	r2, r3
 8002612:	2100      	movs	r1, #0
 8002614:	f004 fbca 	bl	8006dac <memset>
  if(huart->Instance==USART2)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a1b      	ldr	r2, [pc, #108]	; (800268c <HAL_UART_MspInit+0x8c>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d130      	bne.n	8002684 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002622:	4b1b      	ldr	r3, [pc, #108]	; (8002690 <HAL_UART_MspInit+0x90>)
 8002624:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002626:	4b1a      	ldr	r3, [pc, #104]	; (8002690 <HAL_UART_MspInit+0x90>)
 8002628:	2180      	movs	r1, #128	; 0x80
 800262a:	0289      	lsls	r1, r1, #10
 800262c:	430a      	orrs	r2, r1
 800262e:	63da      	str	r2, [r3, #60]	; 0x3c
 8002630:	4b17      	ldr	r3, [pc, #92]	; (8002690 <HAL_UART_MspInit+0x90>)
 8002632:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002634:	2380      	movs	r3, #128	; 0x80
 8002636:	029b      	lsls	r3, r3, #10
 8002638:	4013      	ands	r3, r2
 800263a:	613b      	str	r3, [r7, #16]
 800263c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800263e:	4b14      	ldr	r3, [pc, #80]	; (8002690 <HAL_UART_MspInit+0x90>)
 8002640:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002642:	4b13      	ldr	r3, [pc, #76]	; (8002690 <HAL_UART_MspInit+0x90>)
 8002644:	2101      	movs	r1, #1
 8002646:	430a      	orrs	r2, r1
 8002648:	635a      	str	r2, [r3, #52]	; 0x34
 800264a:	4b11      	ldr	r3, [pc, #68]	; (8002690 <HAL_UART_MspInit+0x90>)
 800264c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800264e:	2201      	movs	r2, #1
 8002650:	4013      	ands	r3, r2
 8002652:	60fb      	str	r3, [r7, #12]
 8002654:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002656:	2114      	movs	r1, #20
 8002658:	187b      	adds	r3, r7, r1
 800265a:	220c      	movs	r2, #12
 800265c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800265e:	187b      	adds	r3, r7, r1
 8002660:	2202      	movs	r2, #2
 8002662:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002664:	187b      	adds	r3, r7, r1
 8002666:	2200      	movs	r2, #0
 8002668:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800266a:	187b      	adds	r3, r7, r1
 800266c:	2200      	movs	r2, #0
 800266e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002670:	187b      	adds	r3, r7, r1
 8002672:	2201      	movs	r2, #1
 8002674:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002676:	187a      	adds	r2, r7, r1
 8002678:	23a0      	movs	r3, #160	; 0xa0
 800267a:	05db      	lsls	r3, r3, #23
 800267c:	0011      	movs	r1, r2
 800267e:	0018      	movs	r0, r3
 8002680:	f001 f986 	bl	8003990 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002684:	46c0      	nop			; (mov r8, r8)
 8002686:	46bd      	mov	sp, r7
 8002688:	b00a      	add	sp, #40	; 0x28
 800268a:	bd80      	pop	{r7, pc}
 800268c:	40004400 	.word	0x40004400
 8002690:	40021000 	.word	0x40021000

08002694 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002698:	e7fe      	b.n	8002698 <NMI_Handler+0x4>

0800269a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800269a:	b580      	push	{r7, lr}
 800269c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800269e:	e7fe      	b.n	800269e <HardFault_Handler+0x4>

080026a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80026a4:	46c0      	nop			; (mov r8, r8)
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}

080026aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80026aa:	b580      	push	{r7, lr}
 80026ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80026ae:	46c0      	nop			; (mov r8, r8)
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}

080026b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026b8:	f000 f91c 	bl	80028f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026bc:	46c0      	nop			; (mov r8, r8)
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}

080026c2 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80026c2:	b580      	push	{r7, lr}
 80026c4:	b086      	sub	sp, #24
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	60f8      	str	r0, [r7, #12]
 80026ca:	60b9      	str	r1, [r7, #8]
 80026cc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026ce:	2300      	movs	r3, #0
 80026d0:	617b      	str	r3, [r7, #20]
 80026d2:	e00a      	b.n	80026ea <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80026d4:	e000      	b.n	80026d8 <_read+0x16>
 80026d6:	bf00      	nop
 80026d8:	0001      	movs	r1, r0
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	1c5a      	adds	r2, r3, #1
 80026de:	60ba      	str	r2, [r7, #8]
 80026e0:	b2ca      	uxtb	r2, r1
 80026e2:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	3301      	adds	r3, #1
 80026e8:	617b      	str	r3, [r7, #20]
 80026ea:	697a      	ldr	r2, [r7, #20]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	429a      	cmp	r2, r3
 80026f0:	dbf0      	blt.n	80026d4 <_read+0x12>
	}

return len;
 80026f2:	687b      	ldr	r3, [r7, #4]
}
 80026f4:	0018      	movs	r0, r3
 80026f6:	46bd      	mov	sp, r7
 80026f8:	b006      	add	sp, #24
 80026fa:	bd80      	pop	{r7, pc}

080026fc <_close>:
	}
	return len;
}

int _close(int file)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b082      	sub	sp, #8
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
	return -1;
 8002704:	2301      	movs	r3, #1
 8002706:	425b      	negs	r3, r3
}
 8002708:	0018      	movs	r0, r3
 800270a:	46bd      	mov	sp, r7
 800270c:	b002      	add	sp, #8
 800270e:	bd80      	pop	{r7, pc}

08002710 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b082      	sub	sp, #8
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
 8002718:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	2280      	movs	r2, #128	; 0x80
 800271e:	0192      	lsls	r2, r2, #6
 8002720:	605a      	str	r2, [r3, #4]
	return 0;
 8002722:	2300      	movs	r3, #0
}
 8002724:	0018      	movs	r0, r3
 8002726:	46bd      	mov	sp, r7
 8002728:	b002      	add	sp, #8
 800272a:	bd80      	pop	{r7, pc}

0800272c <_isatty>:

int _isatty(int file)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b082      	sub	sp, #8
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
	return 1;
 8002734:	2301      	movs	r3, #1
}
 8002736:	0018      	movs	r0, r3
 8002738:	46bd      	mov	sp, r7
 800273a:	b002      	add	sp, #8
 800273c:	bd80      	pop	{r7, pc}

0800273e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800273e:	b580      	push	{r7, lr}
 8002740:	b084      	sub	sp, #16
 8002742:	af00      	add	r7, sp, #0
 8002744:	60f8      	str	r0, [r7, #12]
 8002746:	60b9      	str	r1, [r7, #8]
 8002748:	607a      	str	r2, [r7, #4]
	return 0;
 800274a:	2300      	movs	r3, #0
}
 800274c:	0018      	movs	r0, r3
 800274e:	46bd      	mov	sp, r7
 8002750:	b004      	add	sp, #16
 8002752:	bd80      	pop	{r7, pc}

08002754 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b086      	sub	sp, #24
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800275c:	4a14      	ldr	r2, [pc, #80]	; (80027b0 <_sbrk+0x5c>)
 800275e:	4b15      	ldr	r3, [pc, #84]	; (80027b4 <_sbrk+0x60>)
 8002760:	1ad3      	subs	r3, r2, r3
 8002762:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002768:	4b13      	ldr	r3, [pc, #76]	; (80027b8 <_sbrk+0x64>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d102      	bne.n	8002776 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002770:	4b11      	ldr	r3, [pc, #68]	; (80027b8 <_sbrk+0x64>)
 8002772:	4a12      	ldr	r2, [pc, #72]	; (80027bc <_sbrk+0x68>)
 8002774:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002776:	4b10      	ldr	r3, [pc, #64]	; (80027b8 <_sbrk+0x64>)
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	18d3      	adds	r3, r2, r3
 800277e:	693a      	ldr	r2, [r7, #16]
 8002780:	429a      	cmp	r2, r3
 8002782:	d207      	bcs.n	8002794 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002784:	f004 fae8 	bl	8006d58 <__errno>
 8002788:	0003      	movs	r3, r0
 800278a:	220c      	movs	r2, #12
 800278c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800278e:	2301      	movs	r3, #1
 8002790:	425b      	negs	r3, r3
 8002792:	e009      	b.n	80027a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002794:	4b08      	ldr	r3, [pc, #32]	; (80027b8 <_sbrk+0x64>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800279a:	4b07      	ldr	r3, [pc, #28]	; (80027b8 <_sbrk+0x64>)
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	18d2      	adds	r2, r2, r3
 80027a2:	4b05      	ldr	r3, [pc, #20]	; (80027b8 <_sbrk+0x64>)
 80027a4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80027a6:	68fb      	ldr	r3, [r7, #12]
}
 80027a8:	0018      	movs	r0, r3
 80027aa:	46bd      	mov	sp, r7
 80027ac:	b006      	add	sp, #24
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	20002000 	.word	0x20002000
 80027b4:	00000400 	.word	0x00000400
 80027b8:	2000008c 	.word	0x2000008c
 80027bc:	20000290 	.word	0x20000290

080027c0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027c4:	46c0      	nop			; (mov r8, r8)
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
	...

080027cc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80027cc:	480d      	ldr	r0, [pc, #52]	; (8002804 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80027ce:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80027d0:	f7ff fff6 	bl	80027c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80027d4:	480c      	ldr	r0, [pc, #48]	; (8002808 <LoopForever+0x6>)
  ldr r1, =_edata
 80027d6:	490d      	ldr	r1, [pc, #52]	; (800280c <LoopForever+0xa>)
  ldr r2, =_sidata
 80027d8:	4a0d      	ldr	r2, [pc, #52]	; (8002810 <LoopForever+0xe>)
  movs r3, #0
 80027da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027dc:	e002      	b.n	80027e4 <LoopCopyDataInit>

080027de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027e2:	3304      	adds	r3, #4

080027e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027e8:	d3f9      	bcc.n	80027de <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027ea:	4a0a      	ldr	r2, [pc, #40]	; (8002814 <LoopForever+0x12>)
  ldr r4, =_ebss
 80027ec:	4c0a      	ldr	r4, [pc, #40]	; (8002818 <LoopForever+0x16>)
  movs r3, #0
 80027ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027f0:	e001      	b.n	80027f6 <LoopFillZerobss>

080027f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027f4:	3204      	adds	r2, #4

080027f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027f8:	d3fb      	bcc.n	80027f2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80027fa:	f004 fab3 	bl	8006d64 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80027fe:	f7fe ff15 	bl	800162c <main>

08002802 <LoopForever>:

LoopForever:
  b LoopForever
 8002802:	e7fe      	b.n	8002802 <LoopForever>
  ldr   r0, =_estack
 8002804:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002808:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800280c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8002810:	08007ee0 	.word	0x08007ee0
  ldr r2, =_sbss
 8002814:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8002818:	20000290 	.word	0x20000290

0800281c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800281c:	e7fe      	b.n	800281c <ADC1_IRQHandler>
	...

08002820 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002826:	1dfb      	adds	r3, r7, #7
 8002828:	2200      	movs	r2, #0
 800282a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800282c:	4b0b      	ldr	r3, [pc, #44]	; (800285c <HAL_Init+0x3c>)
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	4b0a      	ldr	r3, [pc, #40]	; (800285c <HAL_Init+0x3c>)
 8002832:	2180      	movs	r1, #128	; 0x80
 8002834:	0049      	lsls	r1, r1, #1
 8002836:	430a      	orrs	r2, r1
 8002838:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800283a:	2003      	movs	r0, #3
 800283c:	f000 f810 	bl	8002860 <HAL_InitTick>
 8002840:	1e03      	subs	r3, r0, #0
 8002842:	d003      	beq.n	800284c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8002844:	1dfb      	adds	r3, r7, #7
 8002846:	2201      	movs	r2, #1
 8002848:	701a      	strb	r2, [r3, #0]
 800284a:	e001      	b.n	8002850 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800284c:	f7ff fd42 	bl	80022d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002850:	1dfb      	adds	r3, r7, #7
 8002852:	781b      	ldrb	r3, [r3, #0]
}
 8002854:	0018      	movs	r0, r3
 8002856:	46bd      	mov	sp, r7
 8002858:	b002      	add	sp, #8
 800285a:	bd80      	pop	{r7, pc}
 800285c:	40022000 	.word	0x40022000

08002860 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002860:	b590      	push	{r4, r7, lr}
 8002862:	b085      	sub	sp, #20
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002868:	230f      	movs	r3, #15
 800286a:	18fb      	adds	r3, r7, r3
 800286c:	2200      	movs	r2, #0
 800286e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8002870:	4b1d      	ldr	r3, [pc, #116]	; (80028e8 <HAL_InitTick+0x88>)
 8002872:	781b      	ldrb	r3, [r3, #0]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d02b      	beq.n	80028d0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8002878:	4b1c      	ldr	r3, [pc, #112]	; (80028ec <HAL_InitTick+0x8c>)
 800287a:	681c      	ldr	r4, [r3, #0]
 800287c:	4b1a      	ldr	r3, [pc, #104]	; (80028e8 <HAL_InitTick+0x88>)
 800287e:	781b      	ldrb	r3, [r3, #0]
 8002880:	0019      	movs	r1, r3
 8002882:	23fa      	movs	r3, #250	; 0xfa
 8002884:	0098      	lsls	r0, r3, #2
 8002886:	f7fd fc3b 	bl	8000100 <__udivsi3>
 800288a:	0003      	movs	r3, r0
 800288c:	0019      	movs	r1, r3
 800288e:	0020      	movs	r0, r4
 8002890:	f7fd fc36 	bl	8000100 <__udivsi3>
 8002894:	0003      	movs	r3, r0
 8002896:	0018      	movs	r0, r3
 8002898:	f001 f86d 	bl	8003976 <HAL_SYSTICK_Config>
 800289c:	1e03      	subs	r3, r0, #0
 800289e:	d112      	bne.n	80028c6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2b03      	cmp	r3, #3
 80028a4:	d80a      	bhi.n	80028bc <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028a6:	6879      	ldr	r1, [r7, #4]
 80028a8:	2301      	movs	r3, #1
 80028aa:	425b      	negs	r3, r3
 80028ac:	2200      	movs	r2, #0
 80028ae:	0018      	movs	r0, r3
 80028b0:	f001 f84c 	bl	800394c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80028b4:	4b0e      	ldr	r3, [pc, #56]	; (80028f0 <HAL_InitTick+0x90>)
 80028b6:	687a      	ldr	r2, [r7, #4]
 80028b8:	601a      	str	r2, [r3, #0]
 80028ba:	e00d      	b.n	80028d8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80028bc:	230f      	movs	r3, #15
 80028be:	18fb      	adds	r3, r7, r3
 80028c0:	2201      	movs	r2, #1
 80028c2:	701a      	strb	r2, [r3, #0]
 80028c4:	e008      	b.n	80028d8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80028c6:	230f      	movs	r3, #15
 80028c8:	18fb      	adds	r3, r7, r3
 80028ca:	2201      	movs	r2, #1
 80028cc:	701a      	strb	r2, [r3, #0]
 80028ce:	e003      	b.n	80028d8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80028d0:	230f      	movs	r3, #15
 80028d2:	18fb      	adds	r3, r7, r3
 80028d4:	2201      	movs	r2, #1
 80028d6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80028d8:	230f      	movs	r3, #15
 80028da:	18fb      	adds	r3, r7, r3
 80028dc:	781b      	ldrb	r3, [r3, #0]
}
 80028de:	0018      	movs	r0, r3
 80028e0:	46bd      	mov	sp, r7
 80028e2:	b005      	add	sp, #20
 80028e4:	bd90      	pop	{r4, r7, pc}
 80028e6:	46c0      	nop			; (mov r8, r8)
 80028e8:	20000008 	.word	0x20000008
 80028ec:	20000000 	.word	0x20000000
 80028f0:	20000004 	.word	0x20000004

080028f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80028f8:	4b05      	ldr	r3, [pc, #20]	; (8002910 <HAL_IncTick+0x1c>)
 80028fa:	781b      	ldrb	r3, [r3, #0]
 80028fc:	001a      	movs	r2, r3
 80028fe:	4b05      	ldr	r3, [pc, #20]	; (8002914 <HAL_IncTick+0x20>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	18d2      	adds	r2, r2, r3
 8002904:	4b03      	ldr	r3, [pc, #12]	; (8002914 <HAL_IncTick+0x20>)
 8002906:	601a      	str	r2, [r3, #0]
}
 8002908:	46c0      	nop			; (mov r8, r8)
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	46c0      	nop			; (mov r8, r8)
 8002910:	20000008 	.word	0x20000008
 8002914:	20000288 	.word	0x20000288

08002918 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0
  return uwTick;
 800291c:	4b02      	ldr	r3, [pc, #8]	; (8002928 <HAL_GetTick+0x10>)
 800291e:	681b      	ldr	r3, [r3, #0]
}
 8002920:	0018      	movs	r0, r3
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}
 8002926:	46c0      	nop			; (mov r8, r8)
 8002928:	20000288 	.word	0x20000288

0800292c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b084      	sub	sp, #16
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002934:	f7ff fff0 	bl	8002918 <HAL_GetTick>
 8002938:	0003      	movs	r3, r0
 800293a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	3301      	adds	r3, #1
 8002944:	d005      	beq.n	8002952 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002946:	4b09      	ldr	r3, [pc, #36]	; (800296c <HAL_Delay+0x40>)
 8002948:	781b      	ldrb	r3, [r3, #0]
 800294a:	001a      	movs	r2, r3
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	189b      	adds	r3, r3, r2
 8002950:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002952:	46c0      	nop			; (mov r8, r8)
 8002954:	f7ff ffe0 	bl	8002918 <HAL_GetTick>
 8002958:	0002      	movs	r2, r0
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	1ad3      	subs	r3, r2, r3
 800295e:	68fa      	ldr	r2, [r7, #12]
 8002960:	429a      	cmp	r2, r3
 8002962:	d8f7      	bhi.n	8002954 <HAL_Delay+0x28>
  {
  }
}
 8002964:	46c0      	nop			; (mov r8, r8)
 8002966:	46bd      	mov	sp, r7
 8002968:	b004      	add	sp, #16
 800296a:	bd80      	pop	{r7, pc}
 800296c:	20000008 	.word	0x20000008

08002970 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b082      	sub	sp, #8
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
 8002978:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4a05      	ldr	r2, [pc, #20]	; (8002994 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8002980:	401a      	ands	r2, r3
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	431a      	orrs	r2, r3
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	601a      	str	r2, [r3, #0]
}
 800298a:	46c0      	nop			; (mov r8, r8)
 800298c:	46bd      	mov	sp, r7
 800298e:	b002      	add	sp, #8
 8002990:	bd80      	pop	{r7, pc}
 8002992:	46c0      	nop			; (mov r8, r8)
 8002994:	fe3fffff 	.word	0xfe3fffff

08002998 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	23e0      	movs	r3, #224	; 0xe0
 80029a6:	045b      	lsls	r3, r3, #17
 80029a8:	4013      	ands	r3, r2
}
 80029aa:	0018      	movs	r0, r3
 80029ac:	46bd      	mov	sp, r7
 80029ae:	b002      	add	sp, #8
 80029b0:	bd80      	pop	{r7, pc}

080029b2 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80029b2:	b580      	push	{r7, lr}
 80029b4:	b084      	sub	sp, #16
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	60f8      	str	r0, [r7, #12]
 80029ba:	60b9      	str	r1, [r7, #8]
 80029bc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	695b      	ldr	r3, [r3, #20]
 80029c2:	68ba      	ldr	r2, [r7, #8]
 80029c4:	2104      	movs	r1, #4
 80029c6:	400a      	ands	r2, r1
 80029c8:	2107      	movs	r1, #7
 80029ca:	4091      	lsls	r1, r2
 80029cc:	000a      	movs	r2, r1
 80029ce:	43d2      	mvns	r2, r2
 80029d0:	401a      	ands	r2, r3
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	2104      	movs	r1, #4
 80029d6:	400b      	ands	r3, r1
 80029d8:	6879      	ldr	r1, [r7, #4]
 80029da:	4099      	lsls	r1, r3
 80029dc:	000b      	movs	r3, r1
 80029de:	431a      	orrs	r2, r3
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80029e4:	46c0      	nop			; (mov r8, r8)
 80029e6:	46bd      	mov	sp, r7
 80029e8:	b004      	add	sp, #16
 80029ea:	bd80      	pop	{r7, pc}

080029ec <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b082      	sub	sp, #8
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	68da      	ldr	r2, [r3, #12]
 80029f8:	23c0      	movs	r3, #192	; 0xc0
 80029fa:	011b      	lsls	r3, r3, #4
 80029fc:	4013      	ands	r3, r2
 80029fe:	d101      	bne.n	8002a04 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002a00:	2301      	movs	r3, #1
 8002a02:	e000      	b.n	8002a06 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002a04:	2300      	movs	r3, #0
}
 8002a06:	0018      	movs	r0, r3
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	b002      	add	sp, #8
 8002a0c:	bd80      	pop	{r7, pc}

08002a0e <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002a0e:	b580      	push	{r7, lr}
 8002a10:	b084      	sub	sp, #16
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	60f8      	str	r0, [r7, #12]
 8002a16:	60b9      	str	r1, [r7, #8]
 8002a18:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a1e:	68ba      	ldr	r2, [r7, #8]
 8002a20:	211f      	movs	r1, #31
 8002a22:	400a      	ands	r2, r1
 8002a24:	210f      	movs	r1, #15
 8002a26:	4091      	lsls	r1, r2
 8002a28:	000a      	movs	r2, r1
 8002a2a:	43d2      	mvns	r2, r2
 8002a2c:	401a      	ands	r2, r3
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	0e9b      	lsrs	r3, r3, #26
 8002a32:	210f      	movs	r1, #15
 8002a34:	4019      	ands	r1, r3
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	201f      	movs	r0, #31
 8002a3a:	4003      	ands	r3, r0
 8002a3c:	4099      	lsls	r1, r3
 8002a3e:	000b      	movs	r3, r1
 8002a40:	431a      	orrs	r2, r3
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002a46:	46c0      	nop			; (mov r8, r8)
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	b004      	add	sp, #16
 8002a4c:	bd80      	pop	{r7, pc}

08002a4e <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002a4e:	b580      	push	{r7, lr}
 8002a50:	b082      	sub	sp, #8
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	6078      	str	r0, [r7, #4]
 8002a56:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	035b      	lsls	r3, r3, #13
 8002a60:	0b5b      	lsrs	r3, r3, #13
 8002a62:	431a      	orrs	r2, r3
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002a68:	46c0      	nop			; (mov r8, r8)
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	b002      	add	sp, #8
 8002a6e:	bd80      	pop	{r7, pc}

08002a70 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
 8002a78:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a7e:	683a      	ldr	r2, [r7, #0]
 8002a80:	0352      	lsls	r2, r2, #13
 8002a82:	0b52      	lsrs	r2, r2, #13
 8002a84:	43d2      	mvns	r2, r2
 8002a86:	401a      	ands	r2, r3
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002a8c:	46c0      	nop			; (mov r8, r8)
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	b002      	add	sp, #8
 8002a92:	bd80      	pop	{r7, pc}

08002a94 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b084      	sub	sp, #16
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	60f8      	str	r0, [r7, #12]
 8002a9c:	60b9      	str	r1, [r7, #8]
 8002a9e:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	695b      	ldr	r3, [r3, #20]
 8002aa4:	68ba      	ldr	r2, [r7, #8]
 8002aa6:	0212      	lsls	r2, r2, #8
 8002aa8:	43d2      	mvns	r2, r2
 8002aaa:	401a      	ands	r2, r3
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	021b      	lsls	r3, r3, #8
 8002ab0:	6879      	ldr	r1, [r7, #4]
 8002ab2:	400b      	ands	r3, r1
 8002ab4:	4904      	ldr	r1, [pc, #16]	; (8002ac8 <LL_ADC_SetChannelSamplingTime+0x34>)
 8002ab6:	400b      	ands	r3, r1
 8002ab8:	431a      	orrs	r2, r3
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8002abe:	46c0      	nop			; (mov r8, r8)
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	b004      	add	sp, #16
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	46c0      	nop			; (mov r8, r8)
 8002ac8:	07ffff00 	.word	0x07ffff00

08002acc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	4a05      	ldr	r2, [pc, #20]	; (8002af0 <LL_ADC_EnableInternalRegulator+0x24>)
 8002ada:	4013      	ands	r3, r2
 8002adc:	2280      	movs	r2, #128	; 0x80
 8002ade:	0552      	lsls	r2, r2, #21
 8002ae0:	431a      	orrs	r2, r3
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002ae6:	46c0      	nop			; (mov r8, r8)
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	b002      	add	sp, #8
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	46c0      	nop			; (mov r8, r8)
 8002af0:	6fffffe8 	.word	0x6fffffe8

08002af4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	689a      	ldr	r2, [r3, #8]
 8002b00:	2380      	movs	r3, #128	; 0x80
 8002b02:	055b      	lsls	r3, r3, #21
 8002b04:	401a      	ands	r2, r3
 8002b06:	2380      	movs	r3, #128	; 0x80
 8002b08:	055b      	lsls	r3, r3, #21
 8002b0a:	429a      	cmp	r2, r3
 8002b0c:	d101      	bne.n	8002b12 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e000      	b.n	8002b14 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8002b12:	2300      	movs	r3, #0
}
 8002b14:	0018      	movs	r0, r3
 8002b16:	46bd      	mov	sp, r7
 8002b18:	b002      	add	sp, #8
 8002b1a:	bd80      	pop	{r7, pc}

08002b1c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	4a04      	ldr	r2, [pc, #16]	; (8002b3c <LL_ADC_Enable+0x20>)
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	431a      	orrs	r2, r3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002b34:	46c0      	nop			; (mov r8, r8)
 8002b36:	46bd      	mov	sp, r7
 8002b38:	b002      	add	sp, #8
 8002b3a:	bd80      	pop	{r7, pc}
 8002b3c:	7fffffe8 	.word	0x7fffffe8

08002b40 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b082      	sub	sp, #8
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	689b      	ldr	r3, [r3, #8]
 8002b4c:	4a04      	ldr	r2, [pc, #16]	; (8002b60 <LL_ADC_Disable+0x20>)
 8002b4e:	4013      	ands	r3, r2
 8002b50:	2202      	movs	r2, #2
 8002b52:	431a      	orrs	r2, r3
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002b58:	46c0      	nop			; (mov r8, r8)
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	b002      	add	sp, #8
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	7fffffe8 	.word	0x7fffffe8

08002b64 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	2201      	movs	r2, #1
 8002b72:	4013      	ands	r3, r2
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d101      	bne.n	8002b7c <LL_ADC_IsEnabled+0x18>
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e000      	b.n	8002b7e <LL_ADC_IsEnabled+0x1a>
 8002b7c:	2300      	movs	r3, #0
}
 8002b7e:	0018      	movs	r0, r3
 8002b80:	46bd      	mov	sp, r7
 8002b82:	b002      	add	sp, #8
 8002b84:	bd80      	pop	{r7, pc}

08002b86 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002b86:	b580      	push	{r7, lr}
 8002b88:	b082      	sub	sp, #8
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	2202      	movs	r2, #2
 8002b94:	4013      	ands	r3, r2
 8002b96:	2b02      	cmp	r3, #2
 8002b98:	d101      	bne.n	8002b9e <LL_ADC_IsDisableOngoing+0x18>
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e000      	b.n	8002ba0 <LL_ADC_IsDisableOngoing+0x1a>
 8002b9e:	2300      	movs	r3, #0
}
 8002ba0:	0018      	movs	r0, r3
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	b002      	add	sp, #8
 8002ba6:	bd80      	pop	{r7, pc}

08002ba8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b082      	sub	sp, #8
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	4a04      	ldr	r2, [pc, #16]	; (8002bc8 <LL_ADC_REG_StartConversion+0x20>)
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	2204      	movs	r2, #4
 8002bba:	431a      	orrs	r2, r3
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002bc0:	46c0      	nop			; (mov r8, r8)
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	b002      	add	sp, #8
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	7fffffe8 	.word	0x7fffffe8

08002bcc <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b082      	sub	sp, #8
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	4a04      	ldr	r2, [pc, #16]	; (8002bec <LL_ADC_REG_StopConversion+0x20>)
 8002bda:	4013      	ands	r3, r2
 8002bdc:	2210      	movs	r2, #16
 8002bde:	431a      	orrs	r2, r3
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002be4:	46c0      	nop			; (mov r8, r8)
 8002be6:	46bd      	mov	sp, r7
 8002be8:	b002      	add	sp, #8
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	7fffffe8 	.word	0x7fffffe8

08002bf0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b082      	sub	sp, #8
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	2204      	movs	r2, #4
 8002bfe:	4013      	ands	r3, r2
 8002c00:	2b04      	cmp	r3, #4
 8002c02:	d101      	bne.n	8002c08 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002c04:	2301      	movs	r3, #1
 8002c06:	e000      	b.n	8002c0a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002c08:	2300      	movs	r3, #0
}
 8002c0a:	0018      	movs	r0, r3
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	b002      	add	sp, #8
 8002c10:	bd80      	pop	{r7, pc}
	...

08002c14 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b088      	sub	sp, #32
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c1c:	231f      	movs	r3, #31
 8002c1e:	18fb      	adds	r3, r7, r3
 8002c20:	2200      	movs	r2, #0
 8002c22:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8002c24:	2300      	movs	r3, #0
 8002c26:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if (hadc == NULL)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d101      	bne.n	8002c3a <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8002c36:	2301      	movs	r3, #1
 8002c38:	e1b3      	b.n	8002fa2 <HAL_ADC_Init+0x38e>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d10a      	bne.n	8002c58 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	0018      	movs	r0, r3
 8002c46:	f7ff fb69 	bl	800231c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2254      	movs	r2, #84	; 0x54
 8002c54:	2100      	movs	r1, #0
 8002c56:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	0018      	movs	r0, r3
 8002c5e:	f7ff ff49 	bl	8002af4 <LL_ADC_IsInternalRegulatorEnabled>
 8002c62:	1e03      	subs	r3, r0, #0
 8002c64:	d115      	bne.n	8002c92 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	0018      	movs	r0, r3
 8002c6c:	f7ff ff2e 	bl	8002acc <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c70:	4bce      	ldr	r3, [pc, #824]	; (8002fac <HAL_ADC_Init+0x398>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	49ce      	ldr	r1, [pc, #824]	; (8002fb0 <HAL_ADC_Init+0x39c>)
 8002c76:	0018      	movs	r0, r3
 8002c78:	f7fd fa42 	bl	8000100 <__udivsi3>
 8002c7c:	0003      	movs	r3, r0
 8002c7e:	3301      	adds	r3, #1
 8002c80:	005b      	lsls	r3, r3, #1
 8002c82:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002c84:	e002      	b.n	8002c8c <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	3b01      	subs	r3, #1
 8002c8a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d1f9      	bne.n	8002c86 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	0018      	movs	r0, r3
 8002c98:	f7ff ff2c 	bl	8002af4 <LL_ADC_IsInternalRegulatorEnabled>
 8002c9c:	1e03      	subs	r3, r0, #0
 8002c9e:	d10f      	bne.n	8002cc0 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ca4:	2210      	movs	r2, #16
 8002ca6:	431a      	orrs	r2, r3
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	431a      	orrs	r2, r3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002cb8:	231f      	movs	r3, #31
 8002cba:	18fb      	adds	r3, r7, r3
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	0018      	movs	r0, r3
 8002cc6:	f7ff ff93 	bl	8002bf0 <LL_ADC_REG_IsConversionOngoing>
 8002cca:	0003      	movs	r3, r0
 8002ccc:	60fb      	str	r3, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cd2:	2210      	movs	r2, #16
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	d000      	beq.n	8002cda <HAL_ADC_Init+0xc6>
 8002cd8:	e156      	b.n	8002f88 <HAL_ADC_Init+0x374>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d000      	beq.n	8002ce2 <HAL_ADC_Init+0xce>
 8002ce0:	e152      	b.n	8002f88 <HAL_ADC_Init+0x374>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ce6:	4ab3      	ldr	r2, [pc, #716]	; (8002fb4 <HAL_ADC_Init+0x3a0>)
 8002ce8:	4013      	ands	r3, r2
 8002cea:	2202      	movs	r2, #2
 8002cec:	431a      	orrs	r2, r3
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - Oversampling                                                        */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	0018      	movs	r0, r3
 8002cf8:	f7ff ff34 	bl	8002b64 <LL_ADC_IsEnabled>
 8002cfc:	1e03      	subs	r3, r0, #0
 8002cfe:	d156      	bne.n	8002dae <HAL_ADC_Init+0x19a>
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	2218      	movs	r2, #24
 8002d08:	4393      	bics	r3, r2
 8002d0a:	0019      	movs	r1, r3
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	689a      	ldr	r2, [r3, #8]
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	430a      	orrs	r2, r1
 8002d16:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES,
                 hadc->Init.Resolution);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	0f9b      	lsrs	r3, r3, #30
 8002d1e:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002d24:	4313      	orrs	r3, r2
 8002d26:	697a      	ldr	r2, [r7, #20]
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	223c      	movs	r2, #60	; 0x3c
 8002d30:	5c9b      	ldrb	r3, [r3, r2]
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d111      	bne.n	8002d5a <HAL_ADC_Init+0x146>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	0f9b      	lsrs	r3, r3, #30
 8002d3c:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002d42:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8002d48:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8002d4e:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	4313      	orrs	r3, r2
 8002d54:	2201      	movs	r2, #1
 8002d56:	4313      	orrs	r3, r2
 8002d58:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	691b      	ldr	r3, [r3, #16]
 8002d60:	4a95      	ldr	r2, [pc, #596]	; (8002fb8 <HAL_ADC_Init+0x3a4>)
 8002d62:	4013      	ands	r3, r2
 8002d64:	0019      	movs	r1, r3
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	697a      	ldr	r2, [r7, #20]
 8002d6c:	430a      	orrs	r2, r1
 8002d6e:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	685a      	ldr	r2, [r3, #4]
 8002d74:	23c0      	movs	r3, #192	; 0xc0
 8002d76:	061b      	lsls	r3, r3, #24
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d018      	beq.n	8002dae <HAL_ADC_Init+0x19a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002d80:	2380      	movs	r3, #128	; 0x80
 8002d82:	05db      	lsls	r3, r3, #23
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d012      	beq.n	8002dae <HAL_ADC_Init+0x19a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002d8c:	2380      	movs	r3, #128	; 0x80
 8002d8e:	061b      	lsls	r3, r3, #24
 8002d90:	429a      	cmp	r2, r3
 8002d92:	d00c      	beq.n	8002dae <HAL_ADC_Init+0x19a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8002d94:	4b89      	ldr	r3, [pc, #548]	; (8002fbc <HAL_ADC_Init+0x3a8>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a89      	ldr	r2, [pc, #548]	; (8002fc0 <HAL_ADC_Init+0x3ac>)
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	0019      	movs	r1, r3
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	685a      	ldr	r2, [r3, #4]
 8002da2:	23f0      	movs	r3, #240	; 0xf0
 8002da4:	039b      	lsls	r3, r3, #14
 8002da6:	401a      	ands	r2, r3
 8002da8:	4b84      	ldr	r3, [pc, #528]	; (8002fbc <HAL_ADC_Init+0x3a8>)
 8002daa:	430a      	orrs	r2, r1
 8002dac:	601a      	str	r2, [r3, #0]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	7e1b      	ldrb	r3, [r3, #24]
 8002db2:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	7e5b      	ldrb	r3, [r3, #25]
 8002db8:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002dba:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	7e9b      	ldrb	r3, [r3, #26]
 8002dc0:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002dc2:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d002      	beq.n	8002dd2 <HAL_ADC_Init+0x1be>
 8002dcc:	2380      	movs	r3, #128	; 0x80
 8002dce:	015b      	lsls	r3, r3, #5
 8002dd0:	e000      	b.n	8002dd4 <HAL_ADC_Init+0x1c0>
 8002dd2:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002dd4:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                           |
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002dda:	431a      	orrs	r2, r3
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	691b      	ldr	r3, [r3, #16]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	da04      	bge.n	8002dee <HAL_ADC_Init+0x1da>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	691b      	ldr	r3, [r3, #16]
 8002de8:	005b      	lsls	r3, r3, #1
 8002dea:	085b      	lsrs	r3, r3, #1
 8002dec:	e001      	b.n	8002df2 <HAL_ADC_Init+0x1de>
 8002dee:	2380      	movs	r3, #128	; 0x80
 8002df0:	039b      	lsls	r3, r3, #14
                 hadc->Init.DataAlign                                           |
 8002df2:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	212c      	movs	r1, #44	; 0x2c
 8002df8:	5c5b      	ldrb	r3, [r3, r1]
 8002dfa:	005b      	lsls	r3, r3, #1
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002dfc:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002dfe:	69ba      	ldr	r2, [r7, #24]
 8002e00:	4313      	orrs	r3, r2
 8002e02:	61bb      	str	r3, [r7, #24]

    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2220      	movs	r2, #32
 8002e08:	5c9b      	ldrb	r3, [r3, r2]
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d115      	bne.n	8002e3a <HAL_ADC_Init+0x226>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	7e9b      	ldrb	r3, [r3, #26]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d105      	bne.n	8002e22 <HAL_ADC_Init+0x20e>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8002e16:	69bb      	ldr	r3, [r7, #24]
 8002e18:	2280      	movs	r2, #128	; 0x80
 8002e1a:	0252      	lsls	r2, r2, #9
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	61bb      	str	r3, [r7, #24]
 8002e20:	e00b      	b.n	8002e3a <HAL_ADC_Init+0x226>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */

        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e26:	2220      	movs	r2, #32
 8002e28:	431a      	orrs	r2, r3
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e32:	2201      	movs	r2, #1
 8002e34:	431a      	orrs	r2, r3
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d00a      	beq.n	8002e58 <HAL_ADC_Init+0x244>
    {
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002e46:	23e0      	movs	r3, #224	; 0xe0
 8002e48:	005b      	lsls	r3, r3, #1
 8002e4a:	401a      	ands	r2, r3
                   hadc->Init.ExternalTrigConvEdge);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002e50:	4313      	orrs	r3, r2
 8002e52:	69ba      	ldr	r2, [r7, #24]
 8002e54:	4313      	orrs	r3, r2
 8002e56:	61bb      	str	r3, [r7, #24]
    }

    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	68db      	ldr	r3, [r3, #12]
 8002e5e:	4a59      	ldr	r2, [pc, #356]	; (8002fc4 <HAL_ADC_Init+0x3b0>)
 8002e60:	4013      	ands	r3, r2
 8002e62:	0019      	movs	r1, r3
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	69ba      	ldr	r2, [r7, #24]
 8002e6a:	430a      	orrs	r2, r1
 8002e6c:	60da      	str	r2, [r3, #12]
               ADC_CFGR1_ALIGN   |
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG,
               tmpCFGR1);

    MODIFY_REG(hadc->Instance->CFGR2,
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	691b      	ldr	r3, [r3, #16]
 8002e74:	4a54      	ldr	r2, [pc, #336]	; (8002fc8 <HAL_ADC_Init+0x3b4>)
 8002e76:	4013      	ands	r3, r2
 8002e78:	0019      	movs	r1, r3
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	697a      	ldr	r2, [r7, #20]
 8002e80:	430a      	orrs	r2, r1
 8002e82:	611a      	str	r2, [r3, #16]
               ADC_CFGR2_OVSS   |
               ADC_CFGR2_TOVS,
               tmpCFGR2);

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6818      	ldr	r0, [r3, #0]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e8c:	001a      	movs	r2, r3
 8002e8e:	2100      	movs	r1, #0
 8002e90:	f7ff fd8f 	bl	80029b2 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6818      	ldr	r0, [r3, #0]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e9c:	494b      	ldr	r1, [pc, #300]	; (8002fcc <HAL_ADC_Init+0x3b8>)
 8002e9e:	001a      	movs	r2, r3
 8002ea0:	f7ff fd87 	bl	80029b2 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	691b      	ldr	r3, [r3, #16]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d109      	bne.n	8002ec0 <HAL_ADC_Init+0x2ac>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	2110      	movs	r1, #16
 8002eb8:	4249      	negs	r1, r1
 8002eba:	430a      	orrs	r2, r1
 8002ebc:	629a      	str	r2, [r3, #40]	; 0x28
 8002ebe:	e03c      	b.n	8002f3a <HAL_ADC_Init+0x326>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	691a      	ldr	r2, [r3, #16]
 8002ec4:	2380      	movs	r3, #128	; 0x80
 8002ec6:	039b      	lsls	r3, r3, #14
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	d136      	bne.n	8002f3a <HAL_ADC_Init+0x326>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;

      /* Parse all ranks from 1 to 8 */
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8002ecc:	2300      	movs	r3, #0
 8002ece:	613b      	str	r3, [r7, #16]
 8002ed0:	e00c      	b.n	8002eec <HAL_ADC_Init+0x2d8>
      {
        /* Check each sequencer rank until value of end of sequence */
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002ed6:	693b      	ldr	r3, [r7, #16]
 8002ed8:	009b      	lsls	r3, r3, #2
 8002eda:	40da      	lsrs	r2, r3
 8002edc:	0013      	movs	r3, r2
 8002ede:	220f      	movs	r2, #15
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	2b0f      	cmp	r3, #15
 8002ee4:	d006      	beq.n	8002ef4 <HAL_ADC_Init+0x2e0>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	3301      	adds	r3, #1
 8002eea:	613b      	str	r3, [r7, #16]
 8002eec:	693b      	ldr	r3, [r7, #16]
 8002eee:	2b07      	cmp	r3, #7
 8002ef0:	d9ef      	bls.n	8002ed2 <HAL_ADC_Init+0x2be>
 8002ef2:	e000      	b.n	8002ef6 <HAL_ADC_Init+0x2e2>
            ADC_CHSELR_SQ1)
        {
          break;
 8002ef4:	46c0      	nop			; (mov r8, r8)
        }
      }

      if (ADCGroupRegularSequencerRanksCount == 1UL)
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d109      	bne.n	8002f10 <HAL_ADC_Init+0x2fc>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	2110      	movs	r1, #16
 8002f08:	4249      	negs	r1, r1
 8002f0a:	430a      	orrs	r2, r1
 8002f0c:	629a      	str	r2, [r3, #40]	; 0x28
 8002f0e:	e014      	b.n	8002f3a <HAL_ADC_Init+0x326>
        /*          therefore after the first call of "HAL_ADC_Init()",       */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	69db      	ldr	r3, [r3, #28]
 8002f1a:	4a2d      	ldr	r2, [pc, #180]	; (8002fd0 <HAL_ADC_Init+0x3bc>)
 8002f1c:	4694      	mov	ip, r2
 8002f1e:	4463      	add	r3, ip
 8002f20:	009b      	lsls	r3, r3, #2
 8002f22:	221c      	movs	r2, #28
 8002f24:	4013      	ands	r3, r2
 8002f26:	2210      	movs	r2, #16
 8002f28:	4252      	negs	r2, r2
 8002f2a:	409a      	lsls	r2, r3
 8002f2c:	0011      	movs	r1, r2
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	430a      	orrs	r2, r1
 8002f38:	629a      	str	r2, [r3, #40]	; 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	68db      	ldr	r3, [r3, #12]
 8002f40:	4a24      	ldr	r2, [pc, #144]	; (8002fd4 <HAL_ADC_Init+0x3c0>)
 8002f42:	4013      	ands	r3, r2
 8002f44:	69ba      	ldr	r2, [r7, #24]
 8002f46:	429a      	cmp	r2, r3
 8002f48:	d10b      	bne.n	8002f62 <HAL_ADC_Init+0x34e>
        == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f54:	2203      	movs	r2, #3
 8002f56:	4393      	bics	r3, r2
 8002f58:	2201      	movs	r2, #1
 8002f5a:	431a      	orrs	r2, r3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	659a      	str	r2, [r3, #88]	; 0x58
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8002f60:	e01c      	b.n	8002f9c <HAL_ADC_Init+0x388>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f66:	2212      	movs	r2, #18
 8002f68:	4393      	bics	r3, r2
 8002f6a:	2210      	movs	r2, #16
 8002f6c:	431a      	orrs	r2, r3
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f76:	2201      	movs	r2, #1
 8002f78:	431a      	orrs	r2, r3
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8002f7e:	231f      	movs	r3, #31
 8002f80:	18fb      	adds	r3, r7, r3
 8002f82:	2201      	movs	r2, #1
 8002f84:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8002f86:	e009      	b.n	8002f9c <HAL_ADC_Init+0x388>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f8c:	2210      	movs	r2, #16
 8002f8e:	431a      	orrs	r2, r3
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002f94:	231f      	movs	r3, #31
 8002f96:	18fb      	adds	r3, r7, r3
 8002f98:	2201      	movs	r2, #1
 8002f9a:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8002f9c:	231f      	movs	r3, #31
 8002f9e:	18fb      	adds	r3, r7, r3
 8002fa0:	781b      	ldrb	r3, [r3, #0]
}
 8002fa2:	0018      	movs	r0, r3
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	b008      	add	sp, #32
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	46c0      	nop			; (mov r8, r8)
 8002fac:	20000000 	.word	0x20000000
 8002fb0:	00030d40 	.word	0x00030d40
 8002fb4:	fffffefd 	.word	0xfffffefd
 8002fb8:	1ffffc02 	.word	0x1ffffc02
 8002fbc:	40012708 	.word	0x40012708
 8002fc0:	ffc3ffff 	.word	0xffc3ffff
 8002fc4:	fffe0219 	.word	0xfffe0219
 8002fc8:	dffffc02 	.word	0xdffffc02
 8002fcc:	07ffff04 	.word	0x07ffff04
 8002fd0:	3fffffff 	.word	0x3fffffff
 8002fd4:	833fffe7 	.word	0x833fffe7

08002fd8 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002fd8:	b5b0      	push	{r4, r5, r7, lr}
 8002fda:	b084      	sub	sp, #16
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	0018      	movs	r0, r3
 8002fe6:	f7ff fe03 	bl	8002bf0 <LL_ADC_REG_IsConversionOngoing>
 8002fea:	1e03      	subs	r3, r0, #0
 8002fec:	d135      	bne.n	800305a <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2254      	movs	r2, #84	; 0x54
 8002ff2:	5c9b      	ldrb	r3, [r3, r2]
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d101      	bne.n	8002ffc <HAL_ADC_Start+0x24>
 8002ff8:	2302      	movs	r3, #2
 8002ffa:	e035      	b.n	8003068 <HAL_ADC_Start+0x90>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2254      	movs	r2, #84	; 0x54
 8003000:	2101      	movs	r1, #1
 8003002:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003004:	250f      	movs	r5, #15
 8003006:	197c      	adds	r4, r7, r5
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	0018      	movs	r0, r3
 800300c:	f000 fb28 	bl	8003660 <ADC_Enable>
 8003010:	0003      	movs	r3, r0
 8003012:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003014:	197b      	adds	r3, r7, r5
 8003016:	781b      	ldrb	r3, [r3, #0]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d119      	bne.n	8003050 <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003020:	4a13      	ldr	r2, [pc, #76]	; (8003070 <HAL_ADC_Start+0x98>)
 8003022:	4013      	ands	r3, r2
 8003024:	2280      	movs	r2, #128	; 0x80
 8003026:	0052      	lsls	r2, r2, #1
 8003028:	431a      	orrs	r2, r3
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2200      	movs	r2, #0
 8003032:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	221c      	movs	r2, #28
 800303a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2254      	movs	r2, #84	; 0x54
 8003040:	2100      	movs	r1, #0
 8003042:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	0018      	movs	r0, r3
 800304a:	f7ff fdad 	bl	8002ba8 <LL_ADC_REG_StartConversion>
 800304e:	e008      	b.n	8003062 <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2254      	movs	r2, #84	; 0x54
 8003054:	2100      	movs	r1, #0
 8003056:	5499      	strb	r1, [r3, r2]
 8003058:	e003      	b.n	8003062 <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800305a:	230f      	movs	r3, #15
 800305c:	18fb      	adds	r3, r7, r3
 800305e:	2202      	movs	r2, #2
 8003060:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8003062:	230f      	movs	r3, #15
 8003064:	18fb      	adds	r3, r7, r3
 8003066:	781b      	ldrb	r3, [r3, #0]
}
 8003068:	0018      	movs	r0, r3
 800306a:	46bd      	mov	sp, r7
 800306c:	b004      	add	sp, #16
 800306e:	bdb0      	pop	{r4, r5, r7, pc}
 8003070:	fffff0fe 	.word	0xfffff0fe

08003074 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003074:	b5b0      	push	{r4, r5, r7, lr}
 8003076:	b084      	sub	sp, #16
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2254      	movs	r2, #84	; 0x54
 8003080:	5c9b      	ldrb	r3, [r3, r2]
 8003082:	2b01      	cmp	r3, #1
 8003084:	d101      	bne.n	800308a <HAL_ADC_Stop+0x16>
 8003086:	2302      	movs	r3, #2
 8003088:	e02a      	b.n	80030e0 <HAL_ADC_Stop+0x6c>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2254      	movs	r2, #84	; 0x54
 800308e:	2101      	movs	r1, #1
 8003090:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003092:	250f      	movs	r5, #15
 8003094:	197c      	adds	r4, r7, r5
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	0018      	movs	r0, r3
 800309a:	f000 fa9f 	bl	80035dc <ADC_ConversionStop>
 800309e:	0003      	movs	r3, r0
 80030a0:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80030a2:	197b      	adds	r3, r7, r5
 80030a4:	781b      	ldrb	r3, [r3, #0]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d113      	bne.n	80030d2 <HAL_ADC_Stop+0x5e>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80030aa:	250f      	movs	r5, #15
 80030ac:	197c      	adds	r4, r7, r5
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	0018      	movs	r0, r3
 80030b2:	f000 fb5b 	bl	800376c <ADC_Disable>
 80030b6:	0003      	movs	r3, r0
 80030b8:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80030ba:	197b      	adds	r3, r7, r5
 80030bc:	781b      	ldrb	r3, [r3, #0]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d107      	bne.n	80030d2 <HAL_ADC_Stop+0x5e>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030c6:	4a08      	ldr	r2, [pc, #32]	; (80030e8 <HAL_ADC_Stop+0x74>)
 80030c8:	4013      	ands	r3, r2
 80030ca:	2201      	movs	r2, #1
 80030cc:	431a      	orrs	r2, r3
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2254      	movs	r2, #84	; 0x54
 80030d6:	2100      	movs	r1, #0
 80030d8:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 80030da:	230f      	movs	r3, #15
 80030dc:	18fb      	adds	r3, r7, r3
 80030de:	781b      	ldrb	r3, [r3, #0]
}
 80030e0:	0018      	movs	r0, r3
 80030e2:	46bd      	mov	sp, r7
 80030e4:	b004      	add	sp, #16
 80030e6:	bdb0      	pop	{r4, r5, r7, pc}
 80030e8:	fffffefe 	.word	0xfffffefe

080030ec <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b084      	sub	sp, #16
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
 80030f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	695b      	ldr	r3, [r3, #20]
 80030fa:	2b08      	cmp	r3, #8
 80030fc:	d102      	bne.n	8003104 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 80030fe:	2308      	movs	r3, #8
 8003100:	60fb      	str	r3, [r7, #12]
 8003102:	e00f      	b.n	8003124 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	68db      	ldr	r3, [r3, #12]
 800310a:	2201      	movs	r2, #1
 800310c:	4013      	ands	r3, r2
 800310e:	d007      	beq.n	8003120 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003114:	2220      	movs	r2, #32
 8003116:	431a      	orrs	r2, r3
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	e072      	b.n	8003206 <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8003120:	2304      	movs	r3, #4
 8003122:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003124:	f7ff fbf8 	bl	8002918 <HAL_GetTick>
 8003128:	0003      	movs	r3, r0
 800312a:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800312c:	e01f      	b.n	800316e <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	3301      	adds	r3, #1
 8003132:	d01c      	beq.n	800316e <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003134:	f7ff fbf0 	bl	8002918 <HAL_GetTick>
 8003138:	0002      	movs	r2, r0
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	1ad3      	subs	r3, r2, r3
 800313e:	683a      	ldr	r2, [r7, #0]
 8003140:	429a      	cmp	r2, r3
 8003142:	d302      	bcc.n	800314a <HAL_ADC_PollForConversion+0x5e>
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d111      	bne.n	800316e <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	68fa      	ldr	r2, [r7, #12]
 8003152:	4013      	ands	r3, r2
 8003154:	d10b      	bne.n	800316e <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800315a:	2204      	movs	r2, #4
 800315c:	431a      	orrs	r2, r3
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	659a      	str	r2, [r3, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2254      	movs	r2, #84	; 0x54
 8003166:	2100      	movs	r1, #0
 8003168:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800316a:	2303      	movs	r3, #3
 800316c:	e04b      	b.n	8003206 <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	68fa      	ldr	r2, [r7, #12]
 8003176:	4013      	ands	r3, r2
 8003178:	d0d9      	beq.n	800312e <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800317e:	2280      	movs	r2, #128	; 0x80
 8003180:	0092      	lsls	r2, r2, #2
 8003182:	431a      	orrs	r2, r3
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	0018      	movs	r0, r3
 800318e:	f7ff fc2d 	bl	80029ec <LL_ADC_REG_IsTriggerSourceSWStart>
 8003192:	1e03      	subs	r3, r0, #0
 8003194:	d02e      	beq.n	80031f4 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	7e9b      	ldrb	r3, [r3, #26]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d12a      	bne.n	80031f4 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	2208      	movs	r2, #8
 80031a6:	4013      	ands	r3, r2
 80031a8:	2b08      	cmp	r3, #8
 80031aa:	d123      	bne.n	80031f4 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	0018      	movs	r0, r3
 80031b2:	f7ff fd1d 	bl	8002bf0 <LL_ADC_REG_IsConversionOngoing>
 80031b6:	1e03      	subs	r3, r0, #0
 80031b8:	d110      	bne.n	80031dc <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	685a      	ldr	r2, [r3, #4]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	210c      	movs	r1, #12
 80031c6:	438a      	bics	r2, r1
 80031c8:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031ce:	4a10      	ldr	r2, [pc, #64]	; (8003210 <HAL_ADC_PollForConversion+0x124>)
 80031d0:	4013      	ands	r3, r2
 80031d2:	2201      	movs	r2, #1
 80031d4:	431a      	orrs	r2, r3
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	659a      	str	r2, [r3, #88]	; 0x58
 80031da:	e00b      	b.n	80031f4 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031e0:	2220      	movs	r2, #32
 80031e2:	431a      	orrs	r2, r3
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031ec:	2201      	movs	r2, #1
 80031ee:	431a      	orrs	r2, r3
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	7e1b      	ldrb	r3, [r3, #24]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d103      	bne.n	8003204 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	220c      	movs	r2, #12
 8003202:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003204:	2300      	movs	r3, #0
}
 8003206:	0018      	movs	r0, r3
 8003208:	46bd      	mov	sp, r7
 800320a:	b004      	add	sp, #16
 800320c:	bd80      	pop	{r7, pc}
 800320e:	46c0      	nop			; (mov r8, r8)
 8003210:	fffffefe 	.word	0xfffffefe

08003214 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b082      	sub	sp, #8
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003222:	0018      	movs	r0, r3
 8003224:	46bd      	mov	sp, r7
 8003226:	b002      	add	sp, #8
 8003228:	bd80      	pop	{r7, pc}
	...

0800322c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b086      	sub	sp, #24
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
 8003234:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003236:	2317      	movs	r3, #23
 8003238:	18fb      	adds	r3, r7, r3
 800323a:	2200      	movs	r2, #0
 800323c:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800323e:	2300      	movs	r3, #0
 8003240:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2254      	movs	r2, #84	; 0x54
 8003246:	5c9b      	ldrb	r3, [r3, r2]
 8003248:	2b01      	cmp	r3, #1
 800324a:	d101      	bne.n	8003250 <HAL_ADC_ConfigChannel+0x24>
 800324c:	2302      	movs	r3, #2
 800324e:	e1c0      	b.n	80035d2 <HAL_ADC_ConfigChannel+0x3a6>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2254      	movs	r2, #84	; 0x54
 8003254:	2101      	movs	r1, #1
 8003256:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	0018      	movs	r0, r3
 800325e:	f7ff fcc7 	bl	8002bf0 <LL_ADC_REG_IsConversionOngoing>
 8003262:	1e03      	subs	r3, r0, #0
 8003264:	d000      	beq.n	8003268 <HAL_ADC_ConfigChannel+0x3c>
 8003266:	e1a3      	b.n	80035b0 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	2b02      	cmp	r3, #2
 800326e:	d100      	bne.n	8003272 <HAL_ADC_ConfigChannel+0x46>
 8003270:	e143      	b.n	80034fa <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	691a      	ldr	r2, [r3, #16]
 8003276:	2380      	movs	r3, #128	; 0x80
 8003278:	061b      	lsls	r3, r3, #24
 800327a:	429a      	cmp	r2, r3
 800327c:	d004      	beq.n	8003288 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003282:	4ac1      	ldr	r2, [pc, #772]	; (8003588 <HAL_ADC_ConfigChannel+0x35c>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d108      	bne.n	800329a <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	0019      	movs	r1, r3
 8003292:	0010      	movs	r0, r2
 8003294:	f7ff fbdb 	bl	8002a4e <LL_ADC_REG_SetSequencerChAdd>
 8003298:	e0c9      	b.n	800342e <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	211f      	movs	r1, #31
 80032a4:	400b      	ands	r3, r1
 80032a6:	210f      	movs	r1, #15
 80032a8:	4099      	lsls	r1, r3
 80032aa:	000b      	movs	r3, r1
 80032ac:	43db      	mvns	r3, r3
 80032ae:	4013      	ands	r3, r2
 80032b0:	0019      	movs	r1, r3
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	035b      	lsls	r3, r3, #13
 80032b8:	0b5b      	lsrs	r3, r3, #13
 80032ba:	d105      	bne.n	80032c8 <HAL_ADC_ConfigChannel+0x9c>
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	0e9b      	lsrs	r3, r3, #26
 80032c2:	221f      	movs	r2, #31
 80032c4:	4013      	ands	r3, r2
 80032c6:	e098      	b.n	80033fa <HAL_ADC_ConfigChannel+0x1ce>
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	2201      	movs	r2, #1
 80032ce:	4013      	ands	r3, r2
 80032d0:	d000      	beq.n	80032d4 <HAL_ADC_ConfigChannel+0xa8>
 80032d2:	e091      	b.n	80033f8 <HAL_ADC_ConfigChannel+0x1cc>
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2202      	movs	r2, #2
 80032da:	4013      	ands	r3, r2
 80032dc:	d000      	beq.n	80032e0 <HAL_ADC_ConfigChannel+0xb4>
 80032de:	e089      	b.n	80033f4 <HAL_ADC_ConfigChannel+0x1c8>
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	2204      	movs	r2, #4
 80032e6:	4013      	ands	r3, r2
 80032e8:	d000      	beq.n	80032ec <HAL_ADC_ConfigChannel+0xc0>
 80032ea:	e081      	b.n	80033f0 <HAL_ADC_ConfigChannel+0x1c4>
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	2208      	movs	r2, #8
 80032f2:	4013      	ands	r3, r2
 80032f4:	d000      	beq.n	80032f8 <HAL_ADC_ConfigChannel+0xcc>
 80032f6:	e079      	b.n	80033ec <HAL_ADC_ConfigChannel+0x1c0>
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	2210      	movs	r2, #16
 80032fe:	4013      	ands	r3, r2
 8003300:	d000      	beq.n	8003304 <HAL_ADC_ConfigChannel+0xd8>
 8003302:	e071      	b.n	80033e8 <HAL_ADC_ConfigChannel+0x1bc>
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	2220      	movs	r2, #32
 800330a:	4013      	ands	r3, r2
 800330c:	d000      	beq.n	8003310 <HAL_ADC_ConfigChannel+0xe4>
 800330e:	e069      	b.n	80033e4 <HAL_ADC_ConfigChannel+0x1b8>
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	2240      	movs	r2, #64	; 0x40
 8003316:	4013      	ands	r3, r2
 8003318:	d000      	beq.n	800331c <HAL_ADC_ConfigChannel+0xf0>
 800331a:	e061      	b.n	80033e0 <HAL_ADC_ConfigChannel+0x1b4>
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	2280      	movs	r2, #128	; 0x80
 8003322:	4013      	ands	r3, r2
 8003324:	d000      	beq.n	8003328 <HAL_ADC_ConfigChannel+0xfc>
 8003326:	e059      	b.n	80033dc <HAL_ADC_ConfigChannel+0x1b0>
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	681a      	ldr	r2, [r3, #0]
 800332c:	2380      	movs	r3, #128	; 0x80
 800332e:	005b      	lsls	r3, r3, #1
 8003330:	4013      	ands	r3, r2
 8003332:	d151      	bne.n	80033d8 <HAL_ADC_ConfigChannel+0x1ac>
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	2380      	movs	r3, #128	; 0x80
 800333a:	009b      	lsls	r3, r3, #2
 800333c:	4013      	ands	r3, r2
 800333e:	d149      	bne.n	80033d4 <HAL_ADC_ConfigChannel+0x1a8>
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	2380      	movs	r3, #128	; 0x80
 8003346:	00db      	lsls	r3, r3, #3
 8003348:	4013      	ands	r3, r2
 800334a:	d141      	bne.n	80033d0 <HAL_ADC_ConfigChannel+0x1a4>
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	2380      	movs	r3, #128	; 0x80
 8003352:	011b      	lsls	r3, r3, #4
 8003354:	4013      	ands	r3, r2
 8003356:	d139      	bne.n	80033cc <HAL_ADC_ConfigChannel+0x1a0>
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	681a      	ldr	r2, [r3, #0]
 800335c:	2380      	movs	r3, #128	; 0x80
 800335e:	015b      	lsls	r3, r3, #5
 8003360:	4013      	ands	r3, r2
 8003362:	d131      	bne.n	80033c8 <HAL_ADC_ConfigChannel+0x19c>
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	2380      	movs	r3, #128	; 0x80
 800336a:	019b      	lsls	r3, r3, #6
 800336c:	4013      	ands	r3, r2
 800336e:	d129      	bne.n	80033c4 <HAL_ADC_ConfigChannel+0x198>
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	2380      	movs	r3, #128	; 0x80
 8003376:	01db      	lsls	r3, r3, #7
 8003378:	4013      	ands	r3, r2
 800337a:	d121      	bne.n	80033c0 <HAL_ADC_ConfigChannel+0x194>
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	2380      	movs	r3, #128	; 0x80
 8003382:	021b      	lsls	r3, r3, #8
 8003384:	4013      	ands	r3, r2
 8003386:	d119      	bne.n	80033bc <HAL_ADC_ConfigChannel+0x190>
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	681a      	ldr	r2, [r3, #0]
 800338c:	2380      	movs	r3, #128	; 0x80
 800338e:	025b      	lsls	r3, r3, #9
 8003390:	4013      	ands	r3, r2
 8003392:	d111      	bne.n	80033b8 <HAL_ADC_ConfigChannel+0x18c>
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	681a      	ldr	r2, [r3, #0]
 8003398:	2380      	movs	r3, #128	; 0x80
 800339a:	029b      	lsls	r3, r3, #10
 800339c:	4013      	ands	r3, r2
 800339e:	d109      	bne.n	80033b4 <HAL_ADC_ConfigChannel+0x188>
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	2380      	movs	r3, #128	; 0x80
 80033a6:	02db      	lsls	r3, r3, #11
 80033a8:	4013      	ands	r3, r2
 80033aa:	d001      	beq.n	80033b0 <HAL_ADC_ConfigChannel+0x184>
 80033ac:	2312      	movs	r3, #18
 80033ae:	e024      	b.n	80033fa <HAL_ADC_ConfigChannel+0x1ce>
 80033b0:	2300      	movs	r3, #0
 80033b2:	e022      	b.n	80033fa <HAL_ADC_ConfigChannel+0x1ce>
 80033b4:	2311      	movs	r3, #17
 80033b6:	e020      	b.n	80033fa <HAL_ADC_ConfigChannel+0x1ce>
 80033b8:	2310      	movs	r3, #16
 80033ba:	e01e      	b.n	80033fa <HAL_ADC_ConfigChannel+0x1ce>
 80033bc:	230f      	movs	r3, #15
 80033be:	e01c      	b.n	80033fa <HAL_ADC_ConfigChannel+0x1ce>
 80033c0:	230e      	movs	r3, #14
 80033c2:	e01a      	b.n	80033fa <HAL_ADC_ConfigChannel+0x1ce>
 80033c4:	230d      	movs	r3, #13
 80033c6:	e018      	b.n	80033fa <HAL_ADC_ConfigChannel+0x1ce>
 80033c8:	230c      	movs	r3, #12
 80033ca:	e016      	b.n	80033fa <HAL_ADC_ConfigChannel+0x1ce>
 80033cc:	230b      	movs	r3, #11
 80033ce:	e014      	b.n	80033fa <HAL_ADC_ConfigChannel+0x1ce>
 80033d0:	230a      	movs	r3, #10
 80033d2:	e012      	b.n	80033fa <HAL_ADC_ConfigChannel+0x1ce>
 80033d4:	2309      	movs	r3, #9
 80033d6:	e010      	b.n	80033fa <HAL_ADC_ConfigChannel+0x1ce>
 80033d8:	2308      	movs	r3, #8
 80033da:	e00e      	b.n	80033fa <HAL_ADC_ConfigChannel+0x1ce>
 80033dc:	2307      	movs	r3, #7
 80033de:	e00c      	b.n	80033fa <HAL_ADC_ConfigChannel+0x1ce>
 80033e0:	2306      	movs	r3, #6
 80033e2:	e00a      	b.n	80033fa <HAL_ADC_ConfigChannel+0x1ce>
 80033e4:	2305      	movs	r3, #5
 80033e6:	e008      	b.n	80033fa <HAL_ADC_ConfigChannel+0x1ce>
 80033e8:	2304      	movs	r3, #4
 80033ea:	e006      	b.n	80033fa <HAL_ADC_ConfigChannel+0x1ce>
 80033ec:	2303      	movs	r3, #3
 80033ee:	e004      	b.n	80033fa <HAL_ADC_ConfigChannel+0x1ce>
 80033f0:	2302      	movs	r3, #2
 80033f2:	e002      	b.n	80033fa <HAL_ADC_ConfigChannel+0x1ce>
 80033f4:	2301      	movs	r3, #1
 80033f6:	e000      	b.n	80033fa <HAL_ADC_ConfigChannel+0x1ce>
 80033f8:	2300      	movs	r3, #0
 80033fa:	683a      	ldr	r2, [r7, #0]
 80033fc:	6852      	ldr	r2, [r2, #4]
 80033fe:	201f      	movs	r0, #31
 8003400:	4002      	ands	r2, r0
 8003402:	4093      	lsls	r3, r2
 8003404:	000a      	movs	r2, r1
 8003406:	431a      	orrs	r2, r3
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	089b      	lsrs	r3, r3, #2
 8003412:	1c5a      	adds	r2, r3, #1
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	69db      	ldr	r3, [r3, #28]
 8003418:	429a      	cmp	r2, r3
 800341a:	d808      	bhi.n	800342e <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6818      	ldr	r0, [r3, #0]
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	6859      	ldr	r1, [r3, #4]
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	001a      	movs	r2, r3
 800342a:	f7ff faf0 	bl	8002a0e <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6818      	ldr	r0, [r3, #0]
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	6819      	ldr	r1, [r3, #0]
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	689b      	ldr	r3, [r3, #8]
 800343a:	001a      	movs	r2, r3
 800343c:	f7ff fb2a 	bl	8002a94 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	2b00      	cmp	r3, #0
 8003446:	db00      	blt.n	800344a <HAL_ADC_ConfigChannel+0x21e>
 8003448:	e0bc      	b.n	80035c4 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800344a:	4b50      	ldr	r3, [pc, #320]	; (800358c <HAL_ADC_ConfigChannel+0x360>)
 800344c:	0018      	movs	r0, r3
 800344e:	f7ff faa3 	bl	8002998 <LL_ADC_GetCommonPathInternalCh>
 8003452:	0003      	movs	r3, r0
 8003454:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a4d      	ldr	r2, [pc, #308]	; (8003590 <HAL_ADC_ConfigChannel+0x364>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d122      	bne.n	80034a6 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003460:	693a      	ldr	r2, [r7, #16]
 8003462:	2380      	movs	r3, #128	; 0x80
 8003464:	041b      	lsls	r3, r3, #16
 8003466:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003468:	d11d      	bne.n	80034a6 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	2280      	movs	r2, #128	; 0x80
 800346e:	0412      	lsls	r2, r2, #16
 8003470:	4313      	orrs	r3, r2
 8003472:	4a46      	ldr	r2, [pc, #280]	; (800358c <HAL_ADC_ConfigChannel+0x360>)
 8003474:	0019      	movs	r1, r3
 8003476:	0010      	movs	r0, r2
 8003478:	f7ff fa7a 	bl	8002970 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800347c:	4b45      	ldr	r3, [pc, #276]	; (8003594 <HAL_ADC_ConfigChannel+0x368>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4945      	ldr	r1, [pc, #276]	; (8003598 <HAL_ADC_ConfigChannel+0x36c>)
 8003482:	0018      	movs	r0, r3
 8003484:	f7fc fe3c 	bl	8000100 <__udivsi3>
 8003488:	0003      	movs	r3, r0
 800348a:	1c5a      	adds	r2, r3, #1
 800348c:	0013      	movs	r3, r2
 800348e:	005b      	lsls	r3, r3, #1
 8003490:	189b      	adds	r3, r3, r2
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003496:	e002      	b.n	800349e <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	3b01      	subs	r3, #1
 800349c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d1f9      	bne.n	8003498 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80034a4:	e08e      	b.n	80035c4 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a3c      	ldr	r2, [pc, #240]	; (800359c <HAL_ADC_ConfigChannel+0x370>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d10e      	bne.n	80034ce <HAL_ADC_ConfigChannel+0x2a2>
 80034b0:	693a      	ldr	r2, [r7, #16]
 80034b2:	2380      	movs	r3, #128	; 0x80
 80034b4:	045b      	lsls	r3, r3, #17
 80034b6:	4013      	ands	r3, r2
 80034b8:	d109      	bne.n	80034ce <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	2280      	movs	r2, #128	; 0x80
 80034be:	0452      	lsls	r2, r2, #17
 80034c0:	4313      	orrs	r3, r2
 80034c2:	4a32      	ldr	r2, [pc, #200]	; (800358c <HAL_ADC_ConfigChannel+0x360>)
 80034c4:	0019      	movs	r1, r3
 80034c6:	0010      	movs	r0, r2
 80034c8:	f7ff fa52 	bl	8002970 <LL_ADC_SetCommonPathInternalCh>
 80034cc:	e07a      	b.n	80035c4 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a33      	ldr	r2, [pc, #204]	; (80035a0 <HAL_ADC_ConfigChannel+0x374>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d000      	beq.n	80034da <HAL_ADC_ConfigChannel+0x2ae>
 80034d8:	e074      	b.n	80035c4 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80034da:	693a      	ldr	r2, [r7, #16]
 80034dc:	2380      	movs	r3, #128	; 0x80
 80034de:	03db      	lsls	r3, r3, #15
 80034e0:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80034e2:	d000      	beq.n	80034e6 <HAL_ADC_ConfigChannel+0x2ba>
 80034e4:	e06e      	b.n	80035c4 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	2280      	movs	r2, #128	; 0x80
 80034ea:	03d2      	lsls	r2, r2, #15
 80034ec:	4313      	orrs	r3, r2
 80034ee:	4a27      	ldr	r2, [pc, #156]	; (800358c <HAL_ADC_ConfigChannel+0x360>)
 80034f0:	0019      	movs	r1, r3
 80034f2:	0010      	movs	r0, r2
 80034f4:	f7ff fa3c 	bl	8002970 <LL_ADC_SetCommonPathInternalCh>
 80034f8:	e064      	b.n	80035c4 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	691a      	ldr	r2, [r3, #16]
 80034fe:	2380      	movs	r3, #128	; 0x80
 8003500:	061b      	lsls	r3, r3, #24
 8003502:	429a      	cmp	r2, r3
 8003504:	d004      	beq.n	8003510 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800350a:	4a1f      	ldr	r2, [pc, #124]	; (8003588 <HAL_ADC_ConfigChannel+0x35c>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d107      	bne.n	8003520 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	0019      	movs	r1, r3
 800351a:	0010      	movs	r0, r2
 800351c:	f7ff faa8 	bl	8002a70 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	2b00      	cmp	r3, #0
 8003526:	da4d      	bge.n	80035c4 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003528:	4b18      	ldr	r3, [pc, #96]	; (800358c <HAL_ADC_ConfigChannel+0x360>)
 800352a:	0018      	movs	r0, r3
 800352c:	f7ff fa34 	bl	8002998 <LL_ADC_GetCommonPathInternalCh>
 8003530:	0003      	movs	r3, r0
 8003532:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a15      	ldr	r2, [pc, #84]	; (8003590 <HAL_ADC_ConfigChannel+0x364>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d108      	bne.n	8003550 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	4a18      	ldr	r2, [pc, #96]	; (80035a4 <HAL_ADC_ConfigChannel+0x378>)
 8003542:	4013      	ands	r3, r2
 8003544:	4a11      	ldr	r2, [pc, #68]	; (800358c <HAL_ADC_ConfigChannel+0x360>)
 8003546:	0019      	movs	r1, r3
 8003548:	0010      	movs	r0, r2
 800354a:	f7ff fa11 	bl	8002970 <LL_ADC_SetCommonPathInternalCh>
 800354e:	e039      	b.n	80035c4 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a11      	ldr	r2, [pc, #68]	; (800359c <HAL_ADC_ConfigChannel+0x370>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d108      	bne.n	800356c <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	4a12      	ldr	r2, [pc, #72]	; (80035a8 <HAL_ADC_ConfigChannel+0x37c>)
 800355e:	4013      	ands	r3, r2
 8003560:	4a0a      	ldr	r2, [pc, #40]	; (800358c <HAL_ADC_ConfigChannel+0x360>)
 8003562:	0019      	movs	r1, r3
 8003564:	0010      	movs	r0, r2
 8003566:	f7ff fa03 	bl	8002970 <LL_ADC_SetCommonPathInternalCh>
 800356a:	e02b      	b.n	80035c4 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a0b      	ldr	r2, [pc, #44]	; (80035a0 <HAL_ADC_ConfigChannel+0x374>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d126      	bne.n	80035c4 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	4a0c      	ldr	r2, [pc, #48]	; (80035ac <HAL_ADC_ConfigChannel+0x380>)
 800357a:	4013      	ands	r3, r2
 800357c:	4a03      	ldr	r2, [pc, #12]	; (800358c <HAL_ADC_ConfigChannel+0x360>)
 800357e:	0019      	movs	r1, r3
 8003580:	0010      	movs	r0, r2
 8003582:	f7ff f9f5 	bl	8002970 <LL_ADC_SetCommonPathInternalCh>
 8003586:	e01d      	b.n	80035c4 <HAL_ADC_ConfigChannel+0x398>
 8003588:	80000004 	.word	0x80000004
 800358c:	40012708 	.word	0x40012708
 8003590:	b0001000 	.word	0xb0001000
 8003594:	20000000 	.word	0x20000000
 8003598:	00030d40 	.word	0x00030d40
 800359c:	b8004000 	.word	0xb8004000
 80035a0:	b4002000 	.word	0xb4002000
 80035a4:	ff7fffff 	.word	0xff7fffff
 80035a8:	feffffff 	.word	0xfeffffff
 80035ac:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035b4:	2220      	movs	r2, #32
 80035b6:	431a      	orrs	r2, r3
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80035bc:	2317      	movs	r3, #23
 80035be:	18fb      	adds	r3, r7, r3
 80035c0:	2201      	movs	r2, #1
 80035c2:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2254      	movs	r2, #84	; 0x54
 80035c8:	2100      	movs	r1, #0
 80035ca:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 80035cc:	2317      	movs	r3, #23
 80035ce:	18fb      	adds	r3, r7, r3
 80035d0:	781b      	ldrb	r3, [r3, #0]
}
 80035d2:	0018      	movs	r0, r3
 80035d4:	46bd      	mov	sp, r7
 80035d6:	b006      	add	sp, #24
 80035d8:	bd80      	pop	{r7, pc}
 80035da:	46c0      	nop			; (mov r8, r8)

080035dc <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	0018      	movs	r0, r3
 80035ea:	f7ff fb01 	bl	8002bf0 <LL_ADC_REG_IsConversionOngoing>
 80035ee:	1e03      	subs	r3, r0, #0
 80035f0:	d031      	beq.n	8003656 <ADC_ConversionStop+0x7a>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	0018      	movs	r0, r3
 80035f8:	f7ff fac5 	bl	8002b86 <LL_ADC_IsDisableOngoing>
 80035fc:	1e03      	subs	r3, r0, #0
 80035fe:	d104      	bne.n	800360a <ADC_ConversionStop+0x2e>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	0018      	movs	r0, r3
 8003606:	f7ff fae1 	bl	8002bcc <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800360a:	f7ff f985 	bl	8002918 <HAL_GetTick>
 800360e:	0003      	movs	r3, r0
 8003610:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003612:	e01a      	b.n	800364a <ADC_ConversionStop+0x6e>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003614:	f7ff f980 	bl	8002918 <HAL_GetTick>
 8003618:	0002      	movs	r2, r0
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	1ad3      	subs	r3, r2, r3
 800361e:	2b02      	cmp	r3, #2
 8003620:	d913      	bls.n	800364a <ADC_ConversionStop+0x6e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	2204      	movs	r2, #4
 800362a:	4013      	ands	r3, r2
 800362c:	d00d      	beq.n	800364a <ADC_ConversionStop+0x6e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003632:	2210      	movs	r2, #16
 8003634:	431a      	orrs	r2, r3
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800363e:	2201      	movs	r2, #1
 8003640:	431a      	orrs	r2, r3
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	e006      	b.n	8003658 <ADC_ConversionStop+0x7c>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	2204      	movs	r2, #4
 8003652:	4013      	ands	r3, r2
 8003654:	d1de      	bne.n	8003614 <ADC_ConversionStop+0x38>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003656:	2300      	movs	r3, #0
}
 8003658:	0018      	movs	r0, r3
 800365a:	46bd      	mov	sp, r7
 800365c:	b004      	add	sp, #16
 800365e:	bd80      	pop	{r7, pc}

08003660 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b084      	sub	sp, #16
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003668:	2300      	movs	r3, #0
 800366a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	0018      	movs	r0, r3
 8003672:	f7ff fa77 	bl	8002b64 <LL_ADC_IsEnabled>
 8003676:	1e03      	subs	r3, r0, #0
 8003678:	d000      	beq.n	800367c <ADC_Enable+0x1c>
 800367a:	e069      	b.n	8003750 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	4a36      	ldr	r2, [pc, #216]	; (800375c <ADC_Enable+0xfc>)
 8003684:	4013      	ands	r3, r2
 8003686:	d00d      	beq.n	80036a4 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800368c:	2210      	movs	r2, #16
 800368e:	431a      	orrs	r2, r3
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003698:	2201      	movs	r2, #1
 800369a:	431a      	orrs	r2, r3
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	e056      	b.n	8003752 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	0018      	movs	r0, r3
 80036aa:	f7ff fa37 	bl	8002b1c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80036ae:	4b2c      	ldr	r3, [pc, #176]	; (8003760 <ADC_Enable+0x100>)
 80036b0:	0018      	movs	r0, r3
 80036b2:	f7ff f971 	bl	8002998 <LL_ADC_GetCommonPathInternalCh>
 80036b6:	0002      	movs	r2, r0
 80036b8:	2380      	movs	r3, #128	; 0x80
 80036ba:	041b      	lsls	r3, r3, #16
 80036bc:	4013      	ands	r3, r2
 80036be:	d00f      	beq.n	80036e0 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80036c0:	4b28      	ldr	r3, [pc, #160]	; (8003764 <ADC_Enable+0x104>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4928      	ldr	r1, [pc, #160]	; (8003768 <ADC_Enable+0x108>)
 80036c6:	0018      	movs	r0, r3
 80036c8:	f7fc fd1a 	bl	8000100 <__udivsi3>
 80036cc:	0003      	movs	r3, r0
 80036ce:	3301      	adds	r3, #1
 80036d0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80036d2:	e002      	b.n	80036da <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	3b01      	subs	r3, #1
 80036d8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d1f9      	bne.n	80036d4 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	7e5b      	ldrb	r3, [r3, #25]
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d033      	beq.n	8003750 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80036e8:	f7ff f916 	bl	8002918 <HAL_GetTick>
 80036ec:	0003      	movs	r3, r0
 80036ee:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80036f0:	e027      	b.n	8003742 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	0018      	movs	r0, r3
 80036f8:	f7ff fa34 	bl	8002b64 <LL_ADC_IsEnabled>
 80036fc:	1e03      	subs	r3, r0, #0
 80036fe:	d104      	bne.n	800370a <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	0018      	movs	r0, r3
 8003706:	f7ff fa09 	bl	8002b1c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800370a:	f7ff f905 	bl	8002918 <HAL_GetTick>
 800370e:	0002      	movs	r2, r0
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	1ad3      	subs	r3, r2, r3
 8003714:	2b02      	cmp	r3, #2
 8003716:	d914      	bls.n	8003742 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	2201      	movs	r2, #1
 8003720:	4013      	ands	r3, r2
 8003722:	2b01      	cmp	r3, #1
 8003724:	d00d      	beq.n	8003742 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800372a:	2210      	movs	r2, #16
 800372c:	431a      	orrs	r2, r3
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003736:	2201      	movs	r2, #1
 8003738:	431a      	orrs	r2, r3
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	e007      	b.n	8003752 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	2201      	movs	r2, #1
 800374a:	4013      	ands	r3, r2
 800374c:	2b01      	cmp	r3, #1
 800374e:	d1d0      	bne.n	80036f2 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003750:	2300      	movs	r3, #0
}
 8003752:	0018      	movs	r0, r3
 8003754:	46bd      	mov	sp, r7
 8003756:	b004      	add	sp, #16
 8003758:	bd80      	pop	{r7, pc}
 800375a:	46c0      	nop			; (mov r8, r8)
 800375c:	80000017 	.word	0x80000017
 8003760:	40012708 	.word	0x40012708
 8003764:	20000000 	.word	0x20000000
 8003768:	00030d40 	.word	0x00030d40

0800376c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b084      	sub	sp, #16
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	0018      	movs	r0, r3
 800377a:	f7ff fa04 	bl	8002b86 <LL_ADC_IsDisableOngoing>
 800377e:	0003      	movs	r3, r0
 8003780:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	0018      	movs	r0, r3
 8003788:	f7ff f9ec 	bl	8002b64 <LL_ADC_IsEnabled>
 800378c:	1e03      	subs	r3, r0, #0
 800378e:	d046      	beq.n	800381e <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d143      	bne.n	800381e <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	2205      	movs	r2, #5
 800379e:	4013      	ands	r3, r2
 80037a0:	2b01      	cmp	r3, #1
 80037a2:	d10d      	bne.n	80037c0 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	0018      	movs	r0, r3
 80037aa:	f7ff f9c9 	bl	8002b40 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	2203      	movs	r2, #3
 80037b4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80037b6:	f7ff f8af 	bl	8002918 <HAL_GetTick>
 80037ba:	0003      	movs	r3, r0
 80037bc:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80037be:	e028      	b.n	8003812 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037c4:	2210      	movs	r2, #16
 80037c6:	431a      	orrs	r2, r3
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037d0:	2201      	movs	r2, #1
 80037d2:	431a      	orrs	r2, r3
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	e021      	b.n	8003820 <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80037dc:	f7ff f89c 	bl	8002918 <HAL_GetTick>
 80037e0:	0002      	movs	r2, r0
 80037e2:	68bb      	ldr	r3, [r7, #8]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	d913      	bls.n	8003812 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	689b      	ldr	r3, [r3, #8]
 80037f0:	2201      	movs	r2, #1
 80037f2:	4013      	ands	r3, r2
 80037f4:	d00d      	beq.n	8003812 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037fa:	2210      	movs	r2, #16
 80037fc:	431a      	orrs	r2, r3
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003806:	2201      	movs	r2, #1
 8003808:	431a      	orrs	r2, r3
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	e006      	b.n	8003820 <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	2201      	movs	r2, #1
 800381a:	4013      	ands	r3, r2
 800381c:	d1de      	bne.n	80037dc <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800381e:	2300      	movs	r3, #0
}
 8003820:	0018      	movs	r0, r3
 8003822:	46bd      	mov	sp, r7
 8003824:	b004      	add	sp, #16
 8003826:	bd80      	pop	{r7, pc}

08003828 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003828:	b590      	push	{r4, r7, lr}
 800382a:	b083      	sub	sp, #12
 800382c:	af00      	add	r7, sp, #0
 800382e:	0002      	movs	r2, r0
 8003830:	6039      	str	r1, [r7, #0]
 8003832:	1dfb      	adds	r3, r7, #7
 8003834:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003836:	1dfb      	adds	r3, r7, #7
 8003838:	781b      	ldrb	r3, [r3, #0]
 800383a:	2b7f      	cmp	r3, #127	; 0x7f
 800383c:	d828      	bhi.n	8003890 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800383e:	4a2f      	ldr	r2, [pc, #188]	; (80038fc <__NVIC_SetPriority+0xd4>)
 8003840:	1dfb      	adds	r3, r7, #7
 8003842:	781b      	ldrb	r3, [r3, #0]
 8003844:	b25b      	sxtb	r3, r3
 8003846:	089b      	lsrs	r3, r3, #2
 8003848:	33c0      	adds	r3, #192	; 0xc0
 800384a:	009b      	lsls	r3, r3, #2
 800384c:	589b      	ldr	r3, [r3, r2]
 800384e:	1dfa      	adds	r2, r7, #7
 8003850:	7812      	ldrb	r2, [r2, #0]
 8003852:	0011      	movs	r1, r2
 8003854:	2203      	movs	r2, #3
 8003856:	400a      	ands	r2, r1
 8003858:	00d2      	lsls	r2, r2, #3
 800385a:	21ff      	movs	r1, #255	; 0xff
 800385c:	4091      	lsls	r1, r2
 800385e:	000a      	movs	r2, r1
 8003860:	43d2      	mvns	r2, r2
 8003862:	401a      	ands	r2, r3
 8003864:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	019b      	lsls	r3, r3, #6
 800386a:	22ff      	movs	r2, #255	; 0xff
 800386c:	401a      	ands	r2, r3
 800386e:	1dfb      	adds	r3, r7, #7
 8003870:	781b      	ldrb	r3, [r3, #0]
 8003872:	0018      	movs	r0, r3
 8003874:	2303      	movs	r3, #3
 8003876:	4003      	ands	r3, r0
 8003878:	00db      	lsls	r3, r3, #3
 800387a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800387c:	481f      	ldr	r0, [pc, #124]	; (80038fc <__NVIC_SetPriority+0xd4>)
 800387e:	1dfb      	adds	r3, r7, #7
 8003880:	781b      	ldrb	r3, [r3, #0]
 8003882:	b25b      	sxtb	r3, r3
 8003884:	089b      	lsrs	r3, r3, #2
 8003886:	430a      	orrs	r2, r1
 8003888:	33c0      	adds	r3, #192	; 0xc0
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800388e:	e031      	b.n	80038f4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003890:	4a1b      	ldr	r2, [pc, #108]	; (8003900 <__NVIC_SetPriority+0xd8>)
 8003892:	1dfb      	adds	r3, r7, #7
 8003894:	781b      	ldrb	r3, [r3, #0]
 8003896:	0019      	movs	r1, r3
 8003898:	230f      	movs	r3, #15
 800389a:	400b      	ands	r3, r1
 800389c:	3b08      	subs	r3, #8
 800389e:	089b      	lsrs	r3, r3, #2
 80038a0:	3306      	adds	r3, #6
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	18d3      	adds	r3, r2, r3
 80038a6:	3304      	adds	r3, #4
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	1dfa      	adds	r2, r7, #7
 80038ac:	7812      	ldrb	r2, [r2, #0]
 80038ae:	0011      	movs	r1, r2
 80038b0:	2203      	movs	r2, #3
 80038b2:	400a      	ands	r2, r1
 80038b4:	00d2      	lsls	r2, r2, #3
 80038b6:	21ff      	movs	r1, #255	; 0xff
 80038b8:	4091      	lsls	r1, r2
 80038ba:	000a      	movs	r2, r1
 80038bc:	43d2      	mvns	r2, r2
 80038be:	401a      	ands	r2, r3
 80038c0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	019b      	lsls	r3, r3, #6
 80038c6:	22ff      	movs	r2, #255	; 0xff
 80038c8:	401a      	ands	r2, r3
 80038ca:	1dfb      	adds	r3, r7, #7
 80038cc:	781b      	ldrb	r3, [r3, #0]
 80038ce:	0018      	movs	r0, r3
 80038d0:	2303      	movs	r3, #3
 80038d2:	4003      	ands	r3, r0
 80038d4:	00db      	lsls	r3, r3, #3
 80038d6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80038d8:	4809      	ldr	r0, [pc, #36]	; (8003900 <__NVIC_SetPriority+0xd8>)
 80038da:	1dfb      	adds	r3, r7, #7
 80038dc:	781b      	ldrb	r3, [r3, #0]
 80038de:	001c      	movs	r4, r3
 80038e0:	230f      	movs	r3, #15
 80038e2:	4023      	ands	r3, r4
 80038e4:	3b08      	subs	r3, #8
 80038e6:	089b      	lsrs	r3, r3, #2
 80038e8:	430a      	orrs	r2, r1
 80038ea:	3306      	adds	r3, #6
 80038ec:	009b      	lsls	r3, r3, #2
 80038ee:	18c3      	adds	r3, r0, r3
 80038f0:	3304      	adds	r3, #4
 80038f2:	601a      	str	r2, [r3, #0]
}
 80038f4:	46c0      	nop			; (mov r8, r8)
 80038f6:	46bd      	mov	sp, r7
 80038f8:	b003      	add	sp, #12
 80038fa:	bd90      	pop	{r4, r7, pc}
 80038fc:	e000e100 	.word	0xe000e100
 8003900:	e000ed00 	.word	0xe000ed00

08003904 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b082      	sub	sp, #8
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	3b01      	subs	r3, #1
 8003910:	4a0c      	ldr	r2, [pc, #48]	; (8003944 <SysTick_Config+0x40>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d901      	bls.n	800391a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003916:	2301      	movs	r3, #1
 8003918:	e010      	b.n	800393c <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800391a:	4b0b      	ldr	r3, [pc, #44]	; (8003948 <SysTick_Config+0x44>)
 800391c:	687a      	ldr	r2, [r7, #4]
 800391e:	3a01      	subs	r2, #1
 8003920:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003922:	2301      	movs	r3, #1
 8003924:	425b      	negs	r3, r3
 8003926:	2103      	movs	r1, #3
 8003928:	0018      	movs	r0, r3
 800392a:	f7ff ff7d 	bl	8003828 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800392e:	4b06      	ldr	r3, [pc, #24]	; (8003948 <SysTick_Config+0x44>)
 8003930:	2200      	movs	r2, #0
 8003932:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003934:	4b04      	ldr	r3, [pc, #16]	; (8003948 <SysTick_Config+0x44>)
 8003936:	2207      	movs	r2, #7
 8003938:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800393a:	2300      	movs	r3, #0
}
 800393c:	0018      	movs	r0, r3
 800393e:	46bd      	mov	sp, r7
 8003940:	b002      	add	sp, #8
 8003942:	bd80      	pop	{r7, pc}
 8003944:	00ffffff 	.word	0x00ffffff
 8003948:	e000e010 	.word	0xe000e010

0800394c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b084      	sub	sp, #16
 8003950:	af00      	add	r7, sp, #0
 8003952:	60b9      	str	r1, [r7, #8]
 8003954:	607a      	str	r2, [r7, #4]
 8003956:	210f      	movs	r1, #15
 8003958:	187b      	adds	r3, r7, r1
 800395a:	1c02      	adds	r2, r0, #0
 800395c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800395e:	68ba      	ldr	r2, [r7, #8]
 8003960:	187b      	adds	r3, r7, r1
 8003962:	781b      	ldrb	r3, [r3, #0]
 8003964:	b25b      	sxtb	r3, r3
 8003966:	0011      	movs	r1, r2
 8003968:	0018      	movs	r0, r3
 800396a:	f7ff ff5d 	bl	8003828 <__NVIC_SetPriority>
}
 800396e:	46c0      	nop			; (mov r8, r8)
 8003970:	46bd      	mov	sp, r7
 8003972:	b004      	add	sp, #16
 8003974:	bd80      	pop	{r7, pc}

08003976 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003976:	b580      	push	{r7, lr}
 8003978:	b082      	sub	sp, #8
 800397a:	af00      	add	r7, sp, #0
 800397c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	0018      	movs	r0, r3
 8003982:	f7ff ffbf 	bl	8003904 <SysTick_Config>
 8003986:	0003      	movs	r3, r0
}
 8003988:	0018      	movs	r0, r3
 800398a:	46bd      	mov	sp, r7
 800398c:	b002      	add	sp, #8
 800398e:	bd80      	pop	{r7, pc}

08003990 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b086      	sub	sp, #24
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
 8003998:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800399a:	2300      	movs	r3, #0
 800399c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800399e:	e147      	b.n	8003c30 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	2101      	movs	r1, #1
 80039a6:	697a      	ldr	r2, [r7, #20]
 80039a8:	4091      	lsls	r1, r2
 80039aa:	000a      	movs	r2, r1
 80039ac:	4013      	ands	r3, r2
 80039ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d100      	bne.n	80039b8 <HAL_GPIO_Init+0x28>
 80039b6:	e138      	b.n	8003c2a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	2203      	movs	r2, #3
 80039be:	4013      	ands	r3, r2
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d005      	beq.n	80039d0 <HAL_GPIO_Init+0x40>
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	2203      	movs	r2, #3
 80039ca:	4013      	ands	r3, r2
 80039cc:	2b02      	cmp	r3, #2
 80039ce:	d130      	bne.n	8003a32 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	689b      	ldr	r3, [r3, #8]
 80039d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	005b      	lsls	r3, r3, #1
 80039da:	2203      	movs	r2, #3
 80039dc:	409a      	lsls	r2, r3
 80039de:	0013      	movs	r3, r2
 80039e0:	43da      	mvns	r2, r3
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	4013      	ands	r3, r2
 80039e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	68da      	ldr	r2, [r3, #12]
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	005b      	lsls	r3, r3, #1
 80039f0:	409a      	lsls	r2, r3
 80039f2:	0013      	movs	r3, r2
 80039f4:	693a      	ldr	r2, [r7, #16]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	693a      	ldr	r2, [r7, #16]
 80039fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003a06:	2201      	movs	r2, #1
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	409a      	lsls	r2, r3
 8003a0c:	0013      	movs	r3, r2
 8003a0e:	43da      	mvns	r2, r3
 8003a10:	693b      	ldr	r3, [r7, #16]
 8003a12:	4013      	ands	r3, r2
 8003a14:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	091b      	lsrs	r3, r3, #4
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	401a      	ands	r2, r3
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	409a      	lsls	r2, r3
 8003a24:	0013      	movs	r3, r2
 8003a26:	693a      	ldr	r2, [r7, #16]
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	693a      	ldr	r2, [r7, #16]
 8003a30:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	2203      	movs	r2, #3
 8003a38:	4013      	ands	r3, r2
 8003a3a:	2b03      	cmp	r3, #3
 8003a3c:	d017      	beq.n	8003a6e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	68db      	ldr	r3, [r3, #12]
 8003a42:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	005b      	lsls	r3, r3, #1
 8003a48:	2203      	movs	r2, #3
 8003a4a:	409a      	lsls	r2, r3
 8003a4c:	0013      	movs	r3, r2
 8003a4e:	43da      	mvns	r2, r3
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	4013      	ands	r3, r2
 8003a54:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	689a      	ldr	r2, [r3, #8]
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	005b      	lsls	r3, r3, #1
 8003a5e:	409a      	lsls	r2, r3
 8003a60:	0013      	movs	r3, r2
 8003a62:	693a      	ldr	r2, [r7, #16]
 8003a64:	4313      	orrs	r3, r2
 8003a66:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	693a      	ldr	r2, [r7, #16]
 8003a6c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	2203      	movs	r2, #3
 8003a74:	4013      	ands	r3, r2
 8003a76:	2b02      	cmp	r3, #2
 8003a78:	d123      	bne.n	8003ac2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003a7a:	697b      	ldr	r3, [r7, #20]
 8003a7c:	08da      	lsrs	r2, r3, #3
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	3208      	adds	r2, #8
 8003a82:	0092      	lsls	r2, r2, #2
 8003a84:	58d3      	ldr	r3, [r2, r3]
 8003a86:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	2207      	movs	r2, #7
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	220f      	movs	r2, #15
 8003a92:	409a      	lsls	r2, r3
 8003a94:	0013      	movs	r3, r2
 8003a96:	43da      	mvns	r2, r3
 8003a98:	693b      	ldr	r3, [r7, #16]
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	691a      	ldr	r2, [r3, #16]
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	2107      	movs	r1, #7
 8003aa6:	400b      	ands	r3, r1
 8003aa8:	009b      	lsls	r3, r3, #2
 8003aaa:	409a      	lsls	r2, r3
 8003aac:	0013      	movs	r3, r2
 8003aae:	693a      	ldr	r2, [r7, #16]
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	08da      	lsrs	r2, r3, #3
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	3208      	adds	r2, #8
 8003abc:	0092      	lsls	r2, r2, #2
 8003abe:	6939      	ldr	r1, [r7, #16]
 8003ac0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	005b      	lsls	r3, r3, #1
 8003acc:	2203      	movs	r2, #3
 8003ace:	409a      	lsls	r2, r3
 8003ad0:	0013      	movs	r3, r2
 8003ad2:	43da      	mvns	r2, r3
 8003ad4:	693b      	ldr	r3, [r7, #16]
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	2203      	movs	r2, #3
 8003ae0:	401a      	ands	r2, r3
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	005b      	lsls	r3, r3, #1
 8003ae6:	409a      	lsls	r2, r3
 8003ae8:	0013      	movs	r3, r2
 8003aea:	693a      	ldr	r2, [r7, #16]
 8003aec:	4313      	orrs	r3, r2
 8003aee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	693a      	ldr	r2, [r7, #16]
 8003af4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	685a      	ldr	r2, [r3, #4]
 8003afa:	23c0      	movs	r3, #192	; 0xc0
 8003afc:	029b      	lsls	r3, r3, #10
 8003afe:	4013      	ands	r3, r2
 8003b00:	d100      	bne.n	8003b04 <HAL_GPIO_Init+0x174>
 8003b02:	e092      	b.n	8003c2a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003b04:	4a50      	ldr	r2, [pc, #320]	; (8003c48 <HAL_GPIO_Init+0x2b8>)
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	089b      	lsrs	r3, r3, #2
 8003b0a:	3318      	adds	r3, #24
 8003b0c:	009b      	lsls	r3, r3, #2
 8003b0e:	589b      	ldr	r3, [r3, r2]
 8003b10:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	2203      	movs	r2, #3
 8003b16:	4013      	ands	r3, r2
 8003b18:	00db      	lsls	r3, r3, #3
 8003b1a:	220f      	movs	r2, #15
 8003b1c:	409a      	lsls	r2, r3
 8003b1e:	0013      	movs	r3, r2
 8003b20:	43da      	mvns	r2, r3
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	4013      	ands	r3, r2
 8003b26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	23a0      	movs	r3, #160	; 0xa0
 8003b2c:	05db      	lsls	r3, r3, #23
 8003b2e:	429a      	cmp	r2, r3
 8003b30:	d013      	beq.n	8003b5a <HAL_GPIO_Init+0x1ca>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	4a45      	ldr	r2, [pc, #276]	; (8003c4c <HAL_GPIO_Init+0x2bc>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d00d      	beq.n	8003b56 <HAL_GPIO_Init+0x1c6>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	4a44      	ldr	r2, [pc, #272]	; (8003c50 <HAL_GPIO_Init+0x2c0>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d007      	beq.n	8003b52 <HAL_GPIO_Init+0x1c2>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	4a43      	ldr	r2, [pc, #268]	; (8003c54 <HAL_GPIO_Init+0x2c4>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d101      	bne.n	8003b4e <HAL_GPIO_Init+0x1be>
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	e006      	b.n	8003b5c <HAL_GPIO_Init+0x1cc>
 8003b4e:	2305      	movs	r3, #5
 8003b50:	e004      	b.n	8003b5c <HAL_GPIO_Init+0x1cc>
 8003b52:	2302      	movs	r3, #2
 8003b54:	e002      	b.n	8003b5c <HAL_GPIO_Init+0x1cc>
 8003b56:	2301      	movs	r3, #1
 8003b58:	e000      	b.n	8003b5c <HAL_GPIO_Init+0x1cc>
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	697a      	ldr	r2, [r7, #20]
 8003b5e:	2103      	movs	r1, #3
 8003b60:	400a      	ands	r2, r1
 8003b62:	00d2      	lsls	r2, r2, #3
 8003b64:	4093      	lsls	r3, r2
 8003b66:	693a      	ldr	r2, [r7, #16]
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003b6c:	4936      	ldr	r1, [pc, #216]	; (8003c48 <HAL_GPIO_Init+0x2b8>)
 8003b6e:	697b      	ldr	r3, [r7, #20]
 8003b70:	089b      	lsrs	r3, r3, #2
 8003b72:	3318      	adds	r3, #24
 8003b74:	009b      	lsls	r3, r3, #2
 8003b76:	693a      	ldr	r2, [r7, #16]
 8003b78:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003b7a:	4a33      	ldr	r2, [pc, #204]	; (8003c48 <HAL_GPIO_Init+0x2b8>)
 8003b7c:	2380      	movs	r3, #128	; 0x80
 8003b7e:	58d3      	ldr	r3, [r2, r3]
 8003b80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	43da      	mvns	r2, r3
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	4013      	ands	r3, r2
 8003b8a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	685a      	ldr	r2, [r3, #4]
 8003b90:	2380      	movs	r3, #128	; 0x80
 8003b92:	025b      	lsls	r3, r3, #9
 8003b94:	4013      	ands	r3, r2
 8003b96:	d003      	beq.n	8003ba0 <HAL_GPIO_Init+0x210>
        {
          temp |= iocurrent;
 8003b98:	693a      	ldr	r2, [r7, #16]
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003ba0:	4929      	ldr	r1, [pc, #164]	; (8003c48 <HAL_GPIO_Init+0x2b8>)
 8003ba2:	2280      	movs	r2, #128	; 0x80
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	508b      	str	r3, [r1, r2]

        temp = EXTI->EMR1;
 8003ba8:	4a27      	ldr	r2, [pc, #156]	; (8003c48 <HAL_GPIO_Init+0x2b8>)
 8003baa:	2384      	movs	r3, #132	; 0x84
 8003bac:	58d3      	ldr	r3, [r2, r3]
 8003bae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	43da      	mvns	r2, r3
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	685a      	ldr	r2, [r3, #4]
 8003bbe:	2380      	movs	r3, #128	; 0x80
 8003bc0:	029b      	lsls	r3, r3, #10
 8003bc2:	4013      	ands	r3, r2
 8003bc4:	d003      	beq.n	8003bce <HAL_GPIO_Init+0x23e>
        {
          temp |= iocurrent;
 8003bc6:	693a      	ldr	r2, [r7, #16]
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003bce:	491e      	ldr	r1, [pc, #120]	; (8003c48 <HAL_GPIO_Init+0x2b8>)
 8003bd0:	2284      	movs	r2, #132	; 0x84
 8003bd2:	693b      	ldr	r3, [r7, #16]
 8003bd4:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003bd6:	4b1c      	ldr	r3, [pc, #112]	; (8003c48 <HAL_GPIO_Init+0x2b8>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	43da      	mvns	r2, r3
 8003be0:	693b      	ldr	r3, [r7, #16]
 8003be2:	4013      	ands	r3, r2
 8003be4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	685a      	ldr	r2, [r3, #4]
 8003bea:	2380      	movs	r3, #128	; 0x80
 8003bec:	035b      	lsls	r3, r3, #13
 8003bee:	4013      	ands	r3, r2
 8003bf0:	d003      	beq.n	8003bfa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003bf2:	693a      	ldr	r2, [r7, #16]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003bfa:	4b13      	ldr	r3, [pc, #76]	; (8003c48 <HAL_GPIO_Init+0x2b8>)
 8003bfc:	693a      	ldr	r2, [r7, #16]
 8003bfe:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8003c00:	4b11      	ldr	r3, [pc, #68]	; (8003c48 <HAL_GPIO_Init+0x2b8>)
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	43da      	mvns	r2, r3
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	4013      	ands	r3, r2
 8003c0e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	685a      	ldr	r2, [r3, #4]
 8003c14:	2380      	movs	r3, #128	; 0x80
 8003c16:	039b      	lsls	r3, r3, #14
 8003c18:	4013      	ands	r3, r2
 8003c1a:	d003      	beq.n	8003c24 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003c1c:	693a      	ldr	r2, [r7, #16]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	4313      	orrs	r3, r2
 8003c22:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003c24:	4b08      	ldr	r3, [pc, #32]	; (8003c48 <HAL_GPIO_Init+0x2b8>)
 8003c26:	693a      	ldr	r2, [r7, #16]
 8003c28:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	3301      	adds	r3, #1
 8003c2e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	40da      	lsrs	r2, r3
 8003c38:	1e13      	subs	r3, r2, #0
 8003c3a:	d000      	beq.n	8003c3e <HAL_GPIO_Init+0x2ae>
 8003c3c:	e6b0      	b.n	80039a0 <HAL_GPIO_Init+0x10>
  }
}
 8003c3e:	46c0      	nop			; (mov r8, r8)
 8003c40:	46bd      	mov	sp, r7
 8003c42:	b006      	add	sp, #24
 8003c44:	bd80      	pop	{r7, pc}
 8003c46:	46c0      	nop			; (mov r8, r8)
 8003c48:	40021800 	.word	0x40021800
 8003c4c:	50000400 	.word	0x50000400
 8003c50:	50000800 	.word	0x50000800
 8003c54:	50000c00 	.word	0x50000c00

08003c58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b082      	sub	sp, #8
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
 8003c60:	0008      	movs	r0, r1
 8003c62:	0011      	movs	r1, r2
 8003c64:	1cbb      	adds	r3, r7, #2
 8003c66:	1c02      	adds	r2, r0, #0
 8003c68:	801a      	strh	r2, [r3, #0]
 8003c6a:	1c7b      	adds	r3, r7, #1
 8003c6c:	1c0a      	adds	r2, r1, #0
 8003c6e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003c70:	1c7b      	adds	r3, r7, #1
 8003c72:	781b      	ldrb	r3, [r3, #0]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d004      	beq.n	8003c82 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003c78:	1cbb      	adds	r3, r7, #2
 8003c7a:	881a      	ldrh	r2, [r3, #0]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003c80:	e003      	b.n	8003c8a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003c82:	1cbb      	adds	r3, r7, #2
 8003c84:	881a      	ldrh	r2, [r3, #0]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003c8a:	46c0      	nop			; (mov r8, r8)
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	b002      	add	sp, #8
 8003c90:	bd80      	pop	{r7, pc}
	...

08003c94 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b084      	sub	sp, #16
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003c9c:	4b19      	ldr	r3, [pc, #100]	; (8003d04 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a19      	ldr	r2, [pc, #100]	; (8003d08 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	0019      	movs	r1, r3
 8003ca6:	4b17      	ldr	r3, [pc, #92]	; (8003d04 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003ca8:	687a      	ldr	r2, [r7, #4]
 8003caa:	430a      	orrs	r2, r1
 8003cac:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003cae:	687a      	ldr	r2, [r7, #4]
 8003cb0:	2380      	movs	r3, #128	; 0x80
 8003cb2:	009b      	lsls	r3, r3, #2
 8003cb4:	429a      	cmp	r2, r3
 8003cb6:	d11f      	bne.n	8003cf8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003cb8:	4b14      	ldr	r3, [pc, #80]	; (8003d0c <HAL_PWREx_ControlVoltageScaling+0x78>)
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	0013      	movs	r3, r2
 8003cbe:	005b      	lsls	r3, r3, #1
 8003cc0:	189b      	adds	r3, r3, r2
 8003cc2:	005b      	lsls	r3, r3, #1
 8003cc4:	4912      	ldr	r1, [pc, #72]	; (8003d10 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8003cc6:	0018      	movs	r0, r3
 8003cc8:	f7fc fa1a 	bl	8000100 <__udivsi3>
 8003ccc:	0003      	movs	r3, r0
 8003cce:	3301      	adds	r3, #1
 8003cd0:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003cd2:	e008      	b.n	8003ce6 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d003      	beq.n	8003ce2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	3b01      	subs	r3, #1
 8003cde:	60fb      	str	r3, [r7, #12]
 8003ce0:	e001      	b.n	8003ce6 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8003ce2:	2303      	movs	r3, #3
 8003ce4:	e009      	b.n	8003cfa <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003ce6:	4b07      	ldr	r3, [pc, #28]	; (8003d04 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003ce8:	695a      	ldr	r2, [r3, #20]
 8003cea:	2380      	movs	r3, #128	; 0x80
 8003cec:	00db      	lsls	r3, r3, #3
 8003cee:	401a      	ands	r2, r3
 8003cf0:	2380      	movs	r3, #128	; 0x80
 8003cf2:	00db      	lsls	r3, r3, #3
 8003cf4:	429a      	cmp	r2, r3
 8003cf6:	d0ed      	beq.n	8003cd4 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8003cf8:	2300      	movs	r3, #0
}
 8003cfa:	0018      	movs	r0, r3
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	b004      	add	sp, #16
 8003d00:	bd80      	pop	{r7, pc}
 8003d02:	46c0      	nop			; (mov r8, r8)
 8003d04:	40007000 	.word	0x40007000
 8003d08:	fffff9ff 	.word	0xfffff9ff
 8003d0c:	20000000 	.word	0x20000000
 8003d10:	000f4240 	.word	0x000f4240

08003d14 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8003d18:	4b03      	ldr	r3, [pc, #12]	; (8003d28 <LL_RCC_GetAPB1Prescaler+0x14>)
 8003d1a:	689a      	ldr	r2, [r3, #8]
 8003d1c:	23e0      	movs	r3, #224	; 0xe0
 8003d1e:	01db      	lsls	r3, r3, #7
 8003d20:	4013      	ands	r3, r2
}
 8003d22:	0018      	movs	r0, r3
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}
 8003d28:	40021000 	.word	0x40021000

08003d2c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b088      	sub	sp, #32
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d101      	bne.n	8003d3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e2f9      	b.n	8004332 <HAL_RCC_OscConfig+0x606>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	2201      	movs	r2, #1
 8003d44:	4013      	ands	r3, r2
 8003d46:	d100      	bne.n	8003d4a <HAL_RCC_OscConfig+0x1e>
 8003d48:	e07c      	b.n	8003e44 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d4a:	4bc3      	ldr	r3, [pc, #780]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003d4c:	689b      	ldr	r3, [r3, #8]
 8003d4e:	2238      	movs	r2, #56	; 0x38
 8003d50:	4013      	ands	r3, r2
 8003d52:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d54:	4bc0      	ldr	r3, [pc, #768]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003d56:	68db      	ldr	r3, [r3, #12]
 8003d58:	2203      	movs	r2, #3
 8003d5a:	4013      	ands	r3, r2
 8003d5c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8003d5e:	69bb      	ldr	r3, [r7, #24]
 8003d60:	2b10      	cmp	r3, #16
 8003d62:	d102      	bne.n	8003d6a <HAL_RCC_OscConfig+0x3e>
 8003d64:	697b      	ldr	r3, [r7, #20]
 8003d66:	2b03      	cmp	r3, #3
 8003d68:	d002      	beq.n	8003d70 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8003d6a:	69bb      	ldr	r3, [r7, #24]
 8003d6c:	2b08      	cmp	r3, #8
 8003d6e:	d10b      	bne.n	8003d88 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d70:	4bb9      	ldr	r3, [pc, #740]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	2380      	movs	r3, #128	; 0x80
 8003d76:	029b      	lsls	r3, r3, #10
 8003d78:	4013      	ands	r3, r2
 8003d7a:	d062      	beq.n	8003e42 <HAL_RCC_OscConfig+0x116>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d15e      	bne.n	8003e42 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8003d84:	2301      	movs	r3, #1
 8003d86:	e2d4      	b.n	8004332 <HAL_RCC_OscConfig+0x606>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	685a      	ldr	r2, [r3, #4]
 8003d8c:	2380      	movs	r3, #128	; 0x80
 8003d8e:	025b      	lsls	r3, r3, #9
 8003d90:	429a      	cmp	r2, r3
 8003d92:	d107      	bne.n	8003da4 <HAL_RCC_OscConfig+0x78>
 8003d94:	4bb0      	ldr	r3, [pc, #704]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	4baf      	ldr	r3, [pc, #700]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003d9a:	2180      	movs	r1, #128	; 0x80
 8003d9c:	0249      	lsls	r1, r1, #9
 8003d9e:	430a      	orrs	r2, r1
 8003da0:	601a      	str	r2, [r3, #0]
 8003da2:	e020      	b.n	8003de6 <HAL_RCC_OscConfig+0xba>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	685a      	ldr	r2, [r3, #4]
 8003da8:	23a0      	movs	r3, #160	; 0xa0
 8003daa:	02db      	lsls	r3, r3, #11
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d10e      	bne.n	8003dce <HAL_RCC_OscConfig+0xa2>
 8003db0:	4ba9      	ldr	r3, [pc, #676]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003db2:	681a      	ldr	r2, [r3, #0]
 8003db4:	4ba8      	ldr	r3, [pc, #672]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003db6:	2180      	movs	r1, #128	; 0x80
 8003db8:	02c9      	lsls	r1, r1, #11
 8003dba:	430a      	orrs	r2, r1
 8003dbc:	601a      	str	r2, [r3, #0]
 8003dbe:	4ba6      	ldr	r3, [pc, #664]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	4ba5      	ldr	r3, [pc, #660]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003dc4:	2180      	movs	r1, #128	; 0x80
 8003dc6:	0249      	lsls	r1, r1, #9
 8003dc8:	430a      	orrs	r2, r1
 8003dca:	601a      	str	r2, [r3, #0]
 8003dcc:	e00b      	b.n	8003de6 <HAL_RCC_OscConfig+0xba>
 8003dce:	4ba2      	ldr	r3, [pc, #648]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003dd0:	681a      	ldr	r2, [r3, #0]
 8003dd2:	4ba1      	ldr	r3, [pc, #644]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003dd4:	49a1      	ldr	r1, [pc, #644]	; (800405c <HAL_RCC_OscConfig+0x330>)
 8003dd6:	400a      	ands	r2, r1
 8003dd8:	601a      	str	r2, [r3, #0]
 8003dda:	4b9f      	ldr	r3, [pc, #636]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003ddc:	681a      	ldr	r2, [r3, #0]
 8003dde:	4b9e      	ldr	r3, [pc, #632]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003de0:	499f      	ldr	r1, [pc, #636]	; (8004060 <HAL_RCC_OscConfig+0x334>)
 8003de2:	400a      	ands	r2, r1
 8003de4:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d014      	beq.n	8003e18 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dee:	f7fe fd93 	bl	8002918 <HAL_GetTick>
 8003df2:	0003      	movs	r3, r0
 8003df4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003df6:	e008      	b.n	8003e0a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003df8:	f7fe fd8e 	bl	8002918 <HAL_GetTick>
 8003dfc:	0002      	movs	r2, r0
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	1ad3      	subs	r3, r2, r3
 8003e02:	2b64      	cmp	r3, #100	; 0x64
 8003e04:	d901      	bls.n	8003e0a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8003e06:	2303      	movs	r3, #3
 8003e08:	e293      	b.n	8004332 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e0a:	4b93      	ldr	r3, [pc, #588]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	2380      	movs	r3, #128	; 0x80
 8003e10:	029b      	lsls	r3, r3, #10
 8003e12:	4013      	ands	r3, r2
 8003e14:	d0f0      	beq.n	8003df8 <HAL_RCC_OscConfig+0xcc>
 8003e16:	e015      	b.n	8003e44 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e18:	f7fe fd7e 	bl	8002918 <HAL_GetTick>
 8003e1c:	0003      	movs	r3, r0
 8003e1e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e20:	e008      	b.n	8003e34 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e22:	f7fe fd79 	bl	8002918 <HAL_GetTick>
 8003e26:	0002      	movs	r2, r0
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	1ad3      	subs	r3, r2, r3
 8003e2c:	2b64      	cmp	r3, #100	; 0x64
 8003e2e:	d901      	bls.n	8003e34 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003e30:	2303      	movs	r3, #3
 8003e32:	e27e      	b.n	8004332 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e34:	4b88      	ldr	r3, [pc, #544]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	2380      	movs	r3, #128	; 0x80
 8003e3a:	029b      	lsls	r3, r3, #10
 8003e3c:	4013      	ands	r3, r2
 8003e3e:	d1f0      	bne.n	8003e22 <HAL_RCC_OscConfig+0xf6>
 8003e40:	e000      	b.n	8003e44 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e42:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	2202      	movs	r2, #2
 8003e4a:	4013      	ands	r3, r2
 8003e4c:	d100      	bne.n	8003e50 <HAL_RCC_OscConfig+0x124>
 8003e4e:	e099      	b.n	8003f84 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e50:	4b81      	ldr	r3, [pc, #516]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	2238      	movs	r2, #56	; 0x38
 8003e56:	4013      	ands	r3, r2
 8003e58:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e5a:	4b7f      	ldr	r3, [pc, #508]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003e5c:	68db      	ldr	r3, [r3, #12]
 8003e5e:	2203      	movs	r2, #3
 8003e60:	4013      	ands	r3, r2
 8003e62:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8003e64:	69bb      	ldr	r3, [r7, #24]
 8003e66:	2b10      	cmp	r3, #16
 8003e68:	d102      	bne.n	8003e70 <HAL_RCC_OscConfig+0x144>
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	2b02      	cmp	r3, #2
 8003e6e:	d002      	beq.n	8003e76 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8003e70:	69bb      	ldr	r3, [r7, #24]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d135      	bne.n	8003ee2 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e76:	4b78      	ldr	r3, [pc, #480]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	2380      	movs	r3, #128	; 0x80
 8003e7c:	00db      	lsls	r3, r3, #3
 8003e7e:	4013      	ands	r3, r2
 8003e80:	d005      	beq.n	8003e8e <HAL_RCC_OscConfig+0x162>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	68db      	ldr	r3, [r3, #12]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d101      	bne.n	8003e8e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e251      	b.n	8004332 <HAL_RCC_OscConfig+0x606>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e8e:	4b72      	ldr	r3, [pc, #456]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	4a74      	ldr	r2, [pc, #464]	; (8004064 <HAL_RCC_OscConfig+0x338>)
 8003e94:	4013      	ands	r3, r2
 8003e96:	0019      	movs	r1, r3
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	695b      	ldr	r3, [r3, #20]
 8003e9c:	021a      	lsls	r2, r3, #8
 8003e9e:	4b6e      	ldr	r3, [pc, #440]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003ea0:	430a      	orrs	r2, r1
 8003ea2:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003ea4:	69bb      	ldr	r3, [r7, #24]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d112      	bne.n	8003ed0 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003eaa:	4b6b      	ldr	r3, [pc, #428]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a6e      	ldr	r2, [pc, #440]	; (8004068 <HAL_RCC_OscConfig+0x33c>)
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	0019      	movs	r1, r3
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	691a      	ldr	r2, [r3, #16]
 8003eb8:	4b67      	ldr	r3, [pc, #412]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003eba:	430a      	orrs	r2, r1
 8003ebc:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003ebe:	4b66      	ldr	r3, [pc, #408]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	0adb      	lsrs	r3, r3, #11
 8003ec4:	2207      	movs	r2, #7
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	4a68      	ldr	r2, [pc, #416]	; (800406c <HAL_RCC_OscConfig+0x340>)
 8003eca:	40da      	lsrs	r2, r3
 8003ecc:	4b68      	ldr	r3, [pc, #416]	; (8004070 <HAL_RCC_OscConfig+0x344>)
 8003ece:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003ed0:	4b68      	ldr	r3, [pc, #416]	; (8004074 <HAL_RCC_OscConfig+0x348>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	0018      	movs	r0, r3
 8003ed6:	f7fe fcc3 	bl	8002860 <HAL_InitTick>
 8003eda:	1e03      	subs	r3, r0, #0
 8003edc:	d051      	beq.n	8003f82 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e227      	b.n	8004332 <HAL_RCC_OscConfig+0x606>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	68db      	ldr	r3, [r3, #12]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d030      	beq.n	8003f4c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003eea:	4b5b      	ldr	r3, [pc, #364]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a5e      	ldr	r2, [pc, #376]	; (8004068 <HAL_RCC_OscConfig+0x33c>)
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	0019      	movs	r1, r3
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	691a      	ldr	r2, [r3, #16]
 8003ef8:	4b57      	ldr	r3, [pc, #348]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003efa:	430a      	orrs	r2, r1
 8003efc:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8003efe:	4b56      	ldr	r3, [pc, #344]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	4b55      	ldr	r3, [pc, #340]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003f04:	2180      	movs	r1, #128	; 0x80
 8003f06:	0049      	lsls	r1, r1, #1
 8003f08:	430a      	orrs	r2, r1
 8003f0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f0c:	f7fe fd04 	bl	8002918 <HAL_GetTick>
 8003f10:	0003      	movs	r3, r0
 8003f12:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f14:	e008      	b.n	8003f28 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f16:	f7fe fcff 	bl	8002918 <HAL_GetTick>
 8003f1a:	0002      	movs	r2, r0
 8003f1c:	693b      	ldr	r3, [r7, #16]
 8003f1e:	1ad3      	subs	r3, r2, r3
 8003f20:	2b02      	cmp	r3, #2
 8003f22:	d901      	bls.n	8003f28 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003f24:	2303      	movs	r3, #3
 8003f26:	e204      	b.n	8004332 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f28:	4b4b      	ldr	r3, [pc, #300]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003f2a:	681a      	ldr	r2, [r3, #0]
 8003f2c:	2380      	movs	r3, #128	; 0x80
 8003f2e:	00db      	lsls	r3, r3, #3
 8003f30:	4013      	ands	r3, r2
 8003f32:	d0f0      	beq.n	8003f16 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f34:	4b48      	ldr	r3, [pc, #288]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	4a4a      	ldr	r2, [pc, #296]	; (8004064 <HAL_RCC_OscConfig+0x338>)
 8003f3a:	4013      	ands	r3, r2
 8003f3c:	0019      	movs	r1, r3
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	695b      	ldr	r3, [r3, #20]
 8003f42:	021a      	lsls	r2, r3, #8
 8003f44:	4b44      	ldr	r3, [pc, #272]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003f46:	430a      	orrs	r2, r1
 8003f48:	605a      	str	r2, [r3, #4]
 8003f4a:	e01b      	b.n	8003f84 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8003f4c:	4b42      	ldr	r3, [pc, #264]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003f4e:	681a      	ldr	r2, [r3, #0]
 8003f50:	4b41      	ldr	r3, [pc, #260]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003f52:	4949      	ldr	r1, [pc, #292]	; (8004078 <HAL_RCC_OscConfig+0x34c>)
 8003f54:	400a      	ands	r2, r1
 8003f56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f58:	f7fe fcde 	bl	8002918 <HAL_GetTick>
 8003f5c:	0003      	movs	r3, r0
 8003f5e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f60:	e008      	b.n	8003f74 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f62:	f7fe fcd9 	bl	8002918 <HAL_GetTick>
 8003f66:	0002      	movs	r2, r0
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	1ad3      	subs	r3, r2, r3
 8003f6c:	2b02      	cmp	r3, #2
 8003f6e:	d901      	bls.n	8003f74 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003f70:	2303      	movs	r3, #3
 8003f72:	e1de      	b.n	8004332 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f74:	4b38      	ldr	r3, [pc, #224]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003f76:	681a      	ldr	r2, [r3, #0]
 8003f78:	2380      	movs	r3, #128	; 0x80
 8003f7a:	00db      	lsls	r3, r3, #3
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	d1f0      	bne.n	8003f62 <HAL_RCC_OscConfig+0x236>
 8003f80:	e000      	b.n	8003f84 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f82:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	2208      	movs	r2, #8
 8003f8a:	4013      	ands	r3, r2
 8003f8c:	d047      	beq.n	800401e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003f8e:	4b32      	ldr	r3, [pc, #200]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003f90:	689b      	ldr	r3, [r3, #8]
 8003f92:	2238      	movs	r2, #56	; 0x38
 8003f94:	4013      	ands	r3, r2
 8003f96:	2b18      	cmp	r3, #24
 8003f98:	d10a      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003f9a:	4b2f      	ldr	r3, [pc, #188]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003f9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f9e:	2202      	movs	r2, #2
 8003fa0:	4013      	ands	r3, r2
 8003fa2:	d03c      	beq.n	800401e <HAL_RCC_OscConfig+0x2f2>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	699b      	ldr	r3, [r3, #24]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d138      	bne.n	800401e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8003fac:	2301      	movs	r3, #1
 8003fae:	e1c0      	b.n	8004332 <HAL_RCC_OscConfig+0x606>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	699b      	ldr	r3, [r3, #24]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d019      	beq.n	8003fec <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003fb8:	4b27      	ldr	r3, [pc, #156]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003fba:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003fbc:	4b26      	ldr	r3, [pc, #152]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003fbe:	2101      	movs	r1, #1
 8003fc0:	430a      	orrs	r2, r1
 8003fc2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fc4:	f7fe fca8 	bl	8002918 <HAL_GetTick>
 8003fc8:	0003      	movs	r3, r0
 8003fca:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003fcc:	e008      	b.n	8003fe0 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fce:	f7fe fca3 	bl	8002918 <HAL_GetTick>
 8003fd2:	0002      	movs	r2, r0
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	1ad3      	subs	r3, r2, r3
 8003fd8:	2b02      	cmp	r3, #2
 8003fda:	d901      	bls.n	8003fe0 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8003fdc:	2303      	movs	r3, #3
 8003fde:	e1a8      	b.n	8004332 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003fe0:	4b1d      	ldr	r3, [pc, #116]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003fe2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fe4:	2202      	movs	r2, #2
 8003fe6:	4013      	ands	r3, r2
 8003fe8:	d0f1      	beq.n	8003fce <HAL_RCC_OscConfig+0x2a2>
 8003fea:	e018      	b.n	800401e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003fec:	4b1a      	ldr	r3, [pc, #104]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003fee:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003ff0:	4b19      	ldr	r3, [pc, #100]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8003ff2:	2101      	movs	r1, #1
 8003ff4:	438a      	bics	r2, r1
 8003ff6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ff8:	f7fe fc8e 	bl	8002918 <HAL_GetTick>
 8003ffc:	0003      	movs	r3, r0
 8003ffe:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004000:	e008      	b.n	8004014 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004002:	f7fe fc89 	bl	8002918 <HAL_GetTick>
 8004006:	0002      	movs	r2, r0
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	1ad3      	subs	r3, r2, r3
 800400c:	2b02      	cmp	r3, #2
 800400e:	d901      	bls.n	8004014 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8004010:	2303      	movs	r3, #3
 8004012:	e18e      	b.n	8004332 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004014:	4b10      	ldr	r3, [pc, #64]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8004016:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004018:	2202      	movs	r2, #2
 800401a:	4013      	ands	r3, r2
 800401c:	d1f1      	bne.n	8004002 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	2204      	movs	r2, #4
 8004024:	4013      	ands	r3, r2
 8004026:	d100      	bne.n	800402a <HAL_RCC_OscConfig+0x2fe>
 8004028:	e0c6      	b.n	80041b8 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800402a:	231f      	movs	r3, #31
 800402c:	18fb      	adds	r3, r7, r3
 800402e:	2200      	movs	r2, #0
 8004030:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004032:	4b09      	ldr	r3, [pc, #36]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	2238      	movs	r2, #56	; 0x38
 8004038:	4013      	ands	r3, r2
 800403a:	2b20      	cmp	r3, #32
 800403c:	d11e      	bne.n	800407c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800403e:	4b06      	ldr	r3, [pc, #24]	; (8004058 <HAL_RCC_OscConfig+0x32c>)
 8004040:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004042:	2202      	movs	r2, #2
 8004044:	4013      	ands	r3, r2
 8004046:	d100      	bne.n	800404a <HAL_RCC_OscConfig+0x31e>
 8004048:	e0b6      	b.n	80041b8 <HAL_RCC_OscConfig+0x48c>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	689b      	ldr	r3, [r3, #8]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d000      	beq.n	8004054 <HAL_RCC_OscConfig+0x328>
 8004052:	e0b1      	b.n	80041b8 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8004054:	2301      	movs	r3, #1
 8004056:	e16c      	b.n	8004332 <HAL_RCC_OscConfig+0x606>
 8004058:	40021000 	.word	0x40021000
 800405c:	fffeffff 	.word	0xfffeffff
 8004060:	fffbffff 	.word	0xfffbffff
 8004064:	ffff80ff 	.word	0xffff80ff
 8004068:	ffffc7ff 	.word	0xffffc7ff
 800406c:	00f42400 	.word	0x00f42400
 8004070:	20000000 	.word	0x20000000
 8004074:	20000004 	.word	0x20000004
 8004078:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800407c:	4baf      	ldr	r3, [pc, #700]	; (800433c <HAL_RCC_OscConfig+0x610>)
 800407e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004080:	2380      	movs	r3, #128	; 0x80
 8004082:	055b      	lsls	r3, r3, #21
 8004084:	4013      	ands	r3, r2
 8004086:	d101      	bne.n	800408c <HAL_RCC_OscConfig+0x360>
 8004088:	2301      	movs	r3, #1
 800408a:	e000      	b.n	800408e <HAL_RCC_OscConfig+0x362>
 800408c:	2300      	movs	r3, #0
 800408e:	2b00      	cmp	r3, #0
 8004090:	d011      	beq.n	80040b6 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004092:	4baa      	ldr	r3, [pc, #680]	; (800433c <HAL_RCC_OscConfig+0x610>)
 8004094:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004096:	4ba9      	ldr	r3, [pc, #676]	; (800433c <HAL_RCC_OscConfig+0x610>)
 8004098:	2180      	movs	r1, #128	; 0x80
 800409a:	0549      	lsls	r1, r1, #21
 800409c:	430a      	orrs	r2, r1
 800409e:	63da      	str	r2, [r3, #60]	; 0x3c
 80040a0:	4ba6      	ldr	r3, [pc, #664]	; (800433c <HAL_RCC_OscConfig+0x610>)
 80040a2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80040a4:	2380      	movs	r3, #128	; 0x80
 80040a6:	055b      	lsls	r3, r3, #21
 80040a8:	4013      	ands	r3, r2
 80040aa:	60fb      	str	r3, [r7, #12]
 80040ac:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80040ae:	231f      	movs	r3, #31
 80040b0:	18fb      	adds	r3, r7, r3
 80040b2:	2201      	movs	r2, #1
 80040b4:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80040b6:	4ba2      	ldr	r3, [pc, #648]	; (8004340 <HAL_RCC_OscConfig+0x614>)
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	2380      	movs	r3, #128	; 0x80
 80040bc:	005b      	lsls	r3, r3, #1
 80040be:	4013      	ands	r3, r2
 80040c0:	d11a      	bne.n	80040f8 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80040c2:	4b9f      	ldr	r3, [pc, #636]	; (8004340 <HAL_RCC_OscConfig+0x614>)
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	4b9e      	ldr	r3, [pc, #632]	; (8004340 <HAL_RCC_OscConfig+0x614>)
 80040c8:	2180      	movs	r1, #128	; 0x80
 80040ca:	0049      	lsls	r1, r1, #1
 80040cc:	430a      	orrs	r2, r1
 80040ce:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80040d0:	f7fe fc22 	bl	8002918 <HAL_GetTick>
 80040d4:	0003      	movs	r3, r0
 80040d6:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80040d8:	e008      	b.n	80040ec <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040da:	f7fe fc1d 	bl	8002918 <HAL_GetTick>
 80040de:	0002      	movs	r2, r0
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	1ad3      	subs	r3, r2, r3
 80040e4:	2b02      	cmp	r3, #2
 80040e6:	d901      	bls.n	80040ec <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80040e8:	2303      	movs	r3, #3
 80040ea:	e122      	b.n	8004332 <HAL_RCC_OscConfig+0x606>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80040ec:	4b94      	ldr	r3, [pc, #592]	; (8004340 <HAL_RCC_OscConfig+0x614>)
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	2380      	movs	r3, #128	; 0x80
 80040f2:	005b      	lsls	r3, r3, #1
 80040f4:	4013      	ands	r3, r2
 80040f6:	d0f0      	beq.n	80040da <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	2b01      	cmp	r3, #1
 80040fe:	d106      	bne.n	800410e <HAL_RCC_OscConfig+0x3e2>
 8004100:	4b8e      	ldr	r3, [pc, #568]	; (800433c <HAL_RCC_OscConfig+0x610>)
 8004102:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004104:	4b8d      	ldr	r3, [pc, #564]	; (800433c <HAL_RCC_OscConfig+0x610>)
 8004106:	2101      	movs	r1, #1
 8004108:	430a      	orrs	r2, r1
 800410a:	65da      	str	r2, [r3, #92]	; 0x5c
 800410c:	e01c      	b.n	8004148 <HAL_RCC_OscConfig+0x41c>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	2b05      	cmp	r3, #5
 8004114:	d10c      	bne.n	8004130 <HAL_RCC_OscConfig+0x404>
 8004116:	4b89      	ldr	r3, [pc, #548]	; (800433c <HAL_RCC_OscConfig+0x610>)
 8004118:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800411a:	4b88      	ldr	r3, [pc, #544]	; (800433c <HAL_RCC_OscConfig+0x610>)
 800411c:	2104      	movs	r1, #4
 800411e:	430a      	orrs	r2, r1
 8004120:	65da      	str	r2, [r3, #92]	; 0x5c
 8004122:	4b86      	ldr	r3, [pc, #536]	; (800433c <HAL_RCC_OscConfig+0x610>)
 8004124:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004126:	4b85      	ldr	r3, [pc, #532]	; (800433c <HAL_RCC_OscConfig+0x610>)
 8004128:	2101      	movs	r1, #1
 800412a:	430a      	orrs	r2, r1
 800412c:	65da      	str	r2, [r3, #92]	; 0x5c
 800412e:	e00b      	b.n	8004148 <HAL_RCC_OscConfig+0x41c>
 8004130:	4b82      	ldr	r3, [pc, #520]	; (800433c <HAL_RCC_OscConfig+0x610>)
 8004132:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004134:	4b81      	ldr	r3, [pc, #516]	; (800433c <HAL_RCC_OscConfig+0x610>)
 8004136:	2101      	movs	r1, #1
 8004138:	438a      	bics	r2, r1
 800413a:	65da      	str	r2, [r3, #92]	; 0x5c
 800413c:	4b7f      	ldr	r3, [pc, #508]	; (800433c <HAL_RCC_OscConfig+0x610>)
 800413e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004140:	4b7e      	ldr	r3, [pc, #504]	; (800433c <HAL_RCC_OscConfig+0x610>)
 8004142:	2104      	movs	r1, #4
 8004144:	438a      	bics	r2, r1
 8004146:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d014      	beq.n	800417a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004150:	f7fe fbe2 	bl	8002918 <HAL_GetTick>
 8004154:	0003      	movs	r3, r0
 8004156:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004158:	e009      	b.n	800416e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800415a:	f7fe fbdd 	bl	8002918 <HAL_GetTick>
 800415e:	0002      	movs	r2, r0
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	1ad3      	subs	r3, r2, r3
 8004164:	4a77      	ldr	r2, [pc, #476]	; (8004344 <HAL_RCC_OscConfig+0x618>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d901      	bls.n	800416e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800416a:	2303      	movs	r3, #3
 800416c:	e0e1      	b.n	8004332 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800416e:	4b73      	ldr	r3, [pc, #460]	; (800433c <HAL_RCC_OscConfig+0x610>)
 8004170:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004172:	2202      	movs	r2, #2
 8004174:	4013      	ands	r3, r2
 8004176:	d0f0      	beq.n	800415a <HAL_RCC_OscConfig+0x42e>
 8004178:	e013      	b.n	80041a2 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800417a:	f7fe fbcd 	bl	8002918 <HAL_GetTick>
 800417e:	0003      	movs	r3, r0
 8004180:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004182:	e009      	b.n	8004198 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004184:	f7fe fbc8 	bl	8002918 <HAL_GetTick>
 8004188:	0002      	movs	r2, r0
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	1ad3      	subs	r3, r2, r3
 800418e:	4a6d      	ldr	r2, [pc, #436]	; (8004344 <HAL_RCC_OscConfig+0x618>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d901      	bls.n	8004198 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8004194:	2303      	movs	r3, #3
 8004196:	e0cc      	b.n	8004332 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004198:	4b68      	ldr	r3, [pc, #416]	; (800433c <HAL_RCC_OscConfig+0x610>)
 800419a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800419c:	2202      	movs	r2, #2
 800419e:	4013      	ands	r3, r2
 80041a0:	d1f0      	bne.n	8004184 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80041a2:	231f      	movs	r3, #31
 80041a4:	18fb      	adds	r3, r7, r3
 80041a6:	781b      	ldrb	r3, [r3, #0]
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d105      	bne.n	80041b8 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80041ac:	4b63      	ldr	r3, [pc, #396]	; (800433c <HAL_RCC_OscConfig+0x610>)
 80041ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80041b0:	4b62      	ldr	r3, [pc, #392]	; (800433c <HAL_RCC_OscConfig+0x610>)
 80041b2:	4965      	ldr	r1, [pc, #404]	; (8004348 <HAL_RCC_OscConfig+0x61c>)
 80041b4:	400a      	ands	r2, r1
 80041b6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	69db      	ldr	r3, [r3, #28]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d100      	bne.n	80041c2 <HAL_RCC_OscConfig+0x496>
 80041c0:	e0b6      	b.n	8004330 <HAL_RCC_OscConfig+0x604>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80041c2:	4b5e      	ldr	r3, [pc, #376]	; (800433c <HAL_RCC_OscConfig+0x610>)
 80041c4:	689b      	ldr	r3, [r3, #8]
 80041c6:	2238      	movs	r2, #56	; 0x38
 80041c8:	4013      	ands	r3, r2
 80041ca:	2b10      	cmp	r3, #16
 80041cc:	d100      	bne.n	80041d0 <HAL_RCC_OscConfig+0x4a4>
 80041ce:	e07e      	b.n	80042ce <HAL_RCC_OscConfig+0x5a2>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	69db      	ldr	r3, [r3, #28]
 80041d4:	2b02      	cmp	r3, #2
 80041d6:	d153      	bne.n	8004280 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041d8:	4b58      	ldr	r3, [pc, #352]	; (800433c <HAL_RCC_OscConfig+0x610>)
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	4b57      	ldr	r3, [pc, #348]	; (800433c <HAL_RCC_OscConfig+0x610>)
 80041de:	495b      	ldr	r1, [pc, #364]	; (800434c <HAL_RCC_OscConfig+0x620>)
 80041e0:	400a      	ands	r2, r1
 80041e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041e4:	f7fe fb98 	bl	8002918 <HAL_GetTick>
 80041e8:	0003      	movs	r3, r0
 80041ea:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041ec:	e008      	b.n	8004200 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041ee:	f7fe fb93 	bl	8002918 <HAL_GetTick>
 80041f2:	0002      	movs	r2, r0
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	1ad3      	subs	r3, r2, r3
 80041f8:	2b02      	cmp	r3, #2
 80041fa:	d901      	bls.n	8004200 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80041fc:	2303      	movs	r3, #3
 80041fe:	e098      	b.n	8004332 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004200:	4b4e      	ldr	r3, [pc, #312]	; (800433c <HAL_RCC_OscConfig+0x610>)
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	2380      	movs	r3, #128	; 0x80
 8004206:	049b      	lsls	r3, r3, #18
 8004208:	4013      	ands	r3, r2
 800420a:	d1f0      	bne.n	80041ee <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800420c:	4b4b      	ldr	r3, [pc, #300]	; (800433c <HAL_RCC_OscConfig+0x610>)
 800420e:	68db      	ldr	r3, [r3, #12]
 8004210:	4a4f      	ldr	r2, [pc, #316]	; (8004350 <HAL_RCC_OscConfig+0x624>)
 8004212:	4013      	ands	r3, r2
 8004214:	0019      	movs	r1, r3
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6a1a      	ldr	r2, [r3, #32]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800421e:	431a      	orrs	r2, r3
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004224:	021b      	lsls	r3, r3, #8
 8004226:	431a      	orrs	r2, r3
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800422c:	431a      	orrs	r2, r3
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004232:	431a      	orrs	r2, r3
 8004234:	4b41      	ldr	r3, [pc, #260]	; (800433c <HAL_RCC_OscConfig+0x610>)
 8004236:	430a      	orrs	r2, r1
 8004238:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800423a:	4b40      	ldr	r3, [pc, #256]	; (800433c <HAL_RCC_OscConfig+0x610>)
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	4b3f      	ldr	r3, [pc, #252]	; (800433c <HAL_RCC_OscConfig+0x610>)
 8004240:	2180      	movs	r1, #128	; 0x80
 8004242:	0449      	lsls	r1, r1, #17
 8004244:	430a      	orrs	r2, r1
 8004246:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8004248:	4b3c      	ldr	r3, [pc, #240]	; (800433c <HAL_RCC_OscConfig+0x610>)
 800424a:	68da      	ldr	r2, [r3, #12]
 800424c:	4b3b      	ldr	r3, [pc, #236]	; (800433c <HAL_RCC_OscConfig+0x610>)
 800424e:	2180      	movs	r1, #128	; 0x80
 8004250:	0549      	lsls	r1, r1, #21
 8004252:	430a      	orrs	r2, r1
 8004254:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004256:	f7fe fb5f 	bl	8002918 <HAL_GetTick>
 800425a:	0003      	movs	r3, r0
 800425c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800425e:	e008      	b.n	8004272 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004260:	f7fe fb5a 	bl	8002918 <HAL_GetTick>
 8004264:	0002      	movs	r2, r0
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	1ad3      	subs	r3, r2, r3
 800426a:	2b02      	cmp	r3, #2
 800426c:	d901      	bls.n	8004272 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 800426e:	2303      	movs	r3, #3
 8004270:	e05f      	b.n	8004332 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004272:	4b32      	ldr	r3, [pc, #200]	; (800433c <HAL_RCC_OscConfig+0x610>)
 8004274:	681a      	ldr	r2, [r3, #0]
 8004276:	2380      	movs	r3, #128	; 0x80
 8004278:	049b      	lsls	r3, r3, #18
 800427a:	4013      	ands	r3, r2
 800427c:	d0f0      	beq.n	8004260 <HAL_RCC_OscConfig+0x534>
 800427e:	e057      	b.n	8004330 <HAL_RCC_OscConfig+0x604>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004280:	4b2e      	ldr	r3, [pc, #184]	; (800433c <HAL_RCC_OscConfig+0x610>)
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	4b2d      	ldr	r3, [pc, #180]	; (800433c <HAL_RCC_OscConfig+0x610>)
 8004286:	4931      	ldr	r1, [pc, #196]	; (800434c <HAL_RCC_OscConfig+0x620>)
 8004288:	400a      	ands	r2, r1
 800428a:	601a      	str	r2, [r3, #0]

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 800428c:	4b2b      	ldr	r3, [pc, #172]	; (800433c <HAL_RCC_OscConfig+0x610>)
 800428e:	68da      	ldr	r2, [r3, #12]
 8004290:	4b2a      	ldr	r3, [pc, #168]	; (800433c <HAL_RCC_OscConfig+0x610>)
 8004292:	2103      	movs	r1, #3
 8004294:	438a      	bics	r2, r1
 8004296:	60da      	str	r2, [r3, #12]

#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8004298:	4b28      	ldr	r3, [pc, #160]	; (800433c <HAL_RCC_OscConfig+0x610>)
 800429a:	68da      	ldr	r2, [r3, #12]
 800429c:	4b27      	ldr	r3, [pc, #156]	; (800433c <HAL_RCC_OscConfig+0x610>)
 800429e:	492d      	ldr	r1, [pc, #180]	; (8004354 <HAL_RCC_OscConfig+0x628>)
 80042a0:	400a      	ands	r2, r1
 80042a2:	60da      	str	r2, [r3, #12]
#endif /* RCC_PLLQ_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042a4:	f7fe fb38 	bl	8002918 <HAL_GetTick>
 80042a8:	0003      	movs	r3, r0
 80042aa:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042ac:	e008      	b.n	80042c0 <HAL_RCC_OscConfig+0x594>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042ae:	f7fe fb33 	bl	8002918 <HAL_GetTick>
 80042b2:	0002      	movs	r2, r0
 80042b4:	693b      	ldr	r3, [r7, #16]
 80042b6:	1ad3      	subs	r3, r2, r3
 80042b8:	2b02      	cmp	r3, #2
 80042ba:	d901      	bls.n	80042c0 <HAL_RCC_OscConfig+0x594>
          {
            return HAL_TIMEOUT;
 80042bc:	2303      	movs	r3, #3
 80042be:	e038      	b.n	8004332 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042c0:	4b1e      	ldr	r3, [pc, #120]	; (800433c <HAL_RCC_OscConfig+0x610>)
 80042c2:	681a      	ldr	r2, [r3, #0]
 80042c4:	2380      	movs	r3, #128	; 0x80
 80042c6:	049b      	lsls	r3, r3, #18
 80042c8:	4013      	ands	r3, r2
 80042ca:	d1f0      	bne.n	80042ae <HAL_RCC_OscConfig+0x582>
 80042cc:	e030      	b.n	8004330 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	69db      	ldr	r3, [r3, #28]
 80042d2:	2b01      	cmp	r3, #1
 80042d4:	d101      	bne.n	80042da <HAL_RCC_OscConfig+0x5ae>
      {
        return HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	e02b      	b.n	8004332 <HAL_RCC_OscConfig+0x606>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80042da:	4b18      	ldr	r3, [pc, #96]	; (800433c <HAL_RCC_OscConfig+0x610>)
 80042dc:	68db      	ldr	r3, [r3, #12]
 80042de:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	2203      	movs	r2, #3
 80042e4:	401a      	ands	r2, r3
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6a1b      	ldr	r3, [r3, #32]
 80042ea:	429a      	cmp	r2, r3
 80042ec:	d11e      	bne.n	800432c <HAL_RCC_OscConfig+0x600>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80042ee:	697b      	ldr	r3, [r7, #20]
 80042f0:	2270      	movs	r2, #112	; 0x70
 80042f2:	401a      	ands	r2, r3
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042f8:	429a      	cmp	r2, r3
 80042fa:	d117      	bne.n	800432c <HAL_RCC_OscConfig+0x600>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80042fc:	697a      	ldr	r2, [r7, #20]
 80042fe:	23fe      	movs	r3, #254	; 0xfe
 8004300:	01db      	lsls	r3, r3, #7
 8004302:	401a      	ands	r2, r3
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004308:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800430a:	429a      	cmp	r2, r3
 800430c:	d10e      	bne.n	800432c <HAL_RCC_OscConfig+0x600>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800430e:	697a      	ldr	r2, [r7, #20]
 8004310:	23f8      	movs	r3, #248	; 0xf8
 8004312:	039b      	lsls	r3, r3, #14
 8004314:	401a      	ands	r2, r3
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800431a:	429a      	cmp	r2, r3
 800431c:	d106      	bne.n	800432c <HAL_RCC_OscConfig+0x600>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	0f5b      	lsrs	r3, r3, #29
 8004322:	075a      	lsls	r2, r3, #29
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004328:	429a      	cmp	r2, r3
 800432a:	d001      	beq.n	8004330 <HAL_RCC_OscConfig+0x604>
        {
          return HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	e000      	b.n	8004332 <HAL_RCC_OscConfig+0x606>
        }
      }
    }
  }
  return HAL_OK;
 8004330:	2300      	movs	r3, #0
}
 8004332:	0018      	movs	r0, r3
 8004334:	46bd      	mov	sp, r7
 8004336:	b008      	add	sp, #32
 8004338:	bd80      	pop	{r7, pc}
 800433a:	46c0      	nop			; (mov r8, r8)
 800433c:	40021000 	.word	0x40021000
 8004340:	40007000 	.word	0x40007000
 8004344:	00001388 	.word	0x00001388
 8004348:	efffffff 	.word	0xefffffff
 800434c:	feffffff 	.word	0xfeffffff
 8004350:	1fc1808c 	.word	0x1fc1808c
 8004354:	effeffff 	.word	0xeffeffff

08004358 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b084      	sub	sp, #16
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
 8004360:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d101      	bne.n	800436c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004368:	2301      	movs	r3, #1
 800436a:	e0e9      	b.n	8004540 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800436c:	4b76      	ldr	r3, [pc, #472]	; (8004548 <HAL_RCC_ClockConfig+0x1f0>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	2207      	movs	r2, #7
 8004372:	4013      	ands	r3, r2
 8004374:	683a      	ldr	r2, [r7, #0]
 8004376:	429a      	cmp	r2, r3
 8004378:	d91e      	bls.n	80043b8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800437a:	4b73      	ldr	r3, [pc, #460]	; (8004548 <HAL_RCC_ClockConfig+0x1f0>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	2207      	movs	r2, #7
 8004380:	4393      	bics	r3, r2
 8004382:	0019      	movs	r1, r3
 8004384:	4b70      	ldr	r3, [pc, #448]	; (8004548 <HAL_RCC_ClockConfig+0x1f0>)
 8004386:	683a      	ldr	r2, [r7, #0]
 8004388:	430a      	orrs	r2, r1
 800438a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800438c:	f7fe fac4 	bl	8002918 <HAL_GetTick>
 8004390:	0003      	movs	r3, r0
 8004392:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004394:	e009      	b.n	80043aa <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004396:	f7fe fabf 	bl	8002918 <HAL_GetTick>
 800439a:	0002      	movs	r2, r0
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	1ad3      	subs	r3, r2, r3
 80043a0:	4a6a      	ldr	r2, [pc, #424]	; (800454c <HAL_RCC_ClockConfig+0x1f4>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d901      	bls.n	80043aa <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80043a6:	2303      	movs	r3, #3
 80043a8:	e0ca      	b.n	8004540 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80043aa:	4b67      	ldr	r3, [pc, #412]	; (8004548 <HAL_RCC_ClockConfig+0x1f0>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	2207      	movs	r2, #7
 80043b0:	4013      	ands	r3, r2
 80043b2:	683a      	ldr	r2, [r7, #0]
 80043b4:	429a      	cmp	r2, r3
 80043b6:	d1ee      	bne.n	8004396 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	2202      	movs	r2, #2
 80043be:	4013      	ands	r3, r2
 80043c0:	d015      	beq.n	80043ee <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	2204      	movs	r2, #4
 80043c8:	4013      	ands	r3, r2
 80043ca:	d006      	beq.n	80043da <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80043cc:	4b60      	ldr	r3, [pc, #384]	; (8004550 <HAL_RCC_ClockConfig+0x1f8>)
 80043ce:	689a      	ldr	r2, [r3, #8]
 80043d0:	4b5f      	ldr	r3, [pc, #380]	; (8004550 <HAL_RCC_ClockConfig+0x1f8>)
 80043d2:	21e0      	movs	r1, #224	; 0xe0
 80043d4:	01c9      	lsls	r1, r1, #7
 80043d6:	430a      	orrs	r2, r1
 80043d8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043da:	4b5d      	ldr	r3, [pc, #372]	; (8004550 <HAL_RCC_ClockConfig+0x1f8>)
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	4a5d      	ldr	r2, [pc, #372]	; (8004554 <HAL_RCC_ClockConfig+0x1fc>)
 80043e0:	4013      	ands	r3, r2
 80043e2:	0019      	movs	r1, r3
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	689a      	ldr	r2, [r3, #8]
 80043e8:	4b59      	ldr	r3, [pc, #356]	; (8004550 <HAL_RCC_ClockConfig+0x1f8>)
 80043ea:	430a      	orrs	r2, r1
 80043ec:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	2201      	movs	r2, #1
 80043f4:	4013      	ands	r3, r2
 80043f6:	d057      	beq.n	80044a8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d107      	bne.n	8004410 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004400:	4b53      	ldr	r3, [pc, #332]	; (8004550 <HAL_RCC_ClockConfig+0x1f8>)
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	2380      	movs	r3, #128	; 0x80
 8004406:	029b      	lsls	r3, r3, #10
 8004408:	4013      	ands	r3, r2
 800440a:	d12b      	bne.n	8004464 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800440c:	2301      	movs	r3, #1
 800440e:	e097      	b.n	8004540 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	2b02      	cmp	r3, #2
 8004416:	d107      	bne.n	8004428 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004418:	4b4d      	ldr	r3, [pc, #308]	; (8004550 <HAL_RCC_ClockConfig+0x1f8>)
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	2380      	movs	r3, #128	; 0x80
 800441e:	049b      	lsls	r3, r3, #18
 8004420:	4013      	ands	r3, r2
 8004422:	d11f      	bne.n	8004464 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004424:	2301      	movs	r3, #1
 8004426:	e08b      	b.n	8004540 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d107      	bne.n	8004440 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004430:	4b47      	ldr	r3, [pc, #284]	; (8004550 <HAL_RCC_ClockConfig+0x1f8>)
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	2380      	movs	r3, #128	; 0x80
 8004436:	00db      	lsls	r3, r3, #3
 8004438:	4013      	ands	r3, r2
 800443a:	d113      	bne.n	8004464 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	e07f      	b.n	8004540 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	2b03      	cmp	r3, #3
 8004446:	d106      	bne.n	8004456 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004448:	4b41      	ldr	r3, [pc, #260]	; (8004550 <HAL_RCC_ClockConfig+0x1f8>)
 800444a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800444c:	2202      	movs	r2, #2
 800444e:	4013      	ands	r3, r2
 8004450:	d108      	bne.n	8004464 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004452:	2301      	movs	r3, #1
 8004454:	e074      	b.n	8004540 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004456:	4b3e      	ldr	r3, [pc, #248]	; (8004550 <HAL_RCC_ClockConfig+0x1f8>)
 8004458:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800445a:	2202      	movs	r2, #2
 800445c:	4013      	ands	r3, r2
 800445e:	d101      	bne.n	8004464 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	e06d      	b.n	8004540 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004464:	4b3a      	ldr	r3, [pc, #232]	; (8004550 <HAL_RCC_ClockConfig+0x1f8>)
 8004466:	689b      	ldr	r3, [r3, #8]
 8004468:	2207      	movs	r2, #7
 800446a:	4393      	bics	r3, r2
 800446c:	0019      	movs	r1, r3
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	685a      	ldr	r2, [r3, #4]
 8004472:	4b37      	ldr	r3, [pc, #220]	; (8004550 <HAL_RCC_ClockConfig+0x1f8>)
 8004474:	430a      	orrs	r2, r1
 8004476:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004478:	f7fe fa4e 	bl	8002918 <HAL_GetTick>
 800447c:	0003      	movs	r3, r0
 800447e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004480:	e009      	b.n	8004496 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004482:	f7fe fa49 	bl	8002918 <HAL_GetTick>
 8004486:	0002      	movs	r2, r0
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	1ad3      	subs	r3, r2, r3
 800448c:	4a2f      	ldr	r2, [pc, #188]	; (800454c <HAL_RCC_ClockConfig+0x1f4>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d901      	bls.n	8004496 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8004492:	2303      	movs	r3, #3
 8004494:	e054      	b.n	8004540 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004496:	4b2e      	ldr	r3, [pc, #184]	; (8004550 <HAL_RCC_ClockConfig+0x1f8>)
 8004498:	689b      	ldr	r3, [r3, #8]
 800449a:	2238      	movs	r2, #56	; 0x38
 800449c:	401a      	ands	r2, r3
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	00db      	lsls	r3, r3, #3
 80044a4:	429a      	cmp	r2, r3
 80044a6:	d1ec      	bne.n	8004482 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80044a8:	4b27      	ldr	r3, [pc, #156]	; (8004548 <HAL_RCC_ClockConfig+0x1f0>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	2207      	movs	r2, #7
 80044ae:	4013      	ands	r3, r2
 80044b0:	683a      	ldr	r2, [r7, #0]
 80044b2:	429a      	cmp	r2, r3
 80044b4:	d21e      	bcs.n	80044f4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044b6:	4b24      	ldr	r3, [pc, #144]	; (8004548 <HAL_RCC_ClockConfig+0x1f0>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	2207      	movs	r2, #7
 80044bc:	4393      	bics	r3, r2
 80044be:	0019      	movs	r1, r3
 80044c0:	4b21      	ldr	r3, [pc, #132]	; (8004548 <HAL_RCC_ClockConfig+0x1f0>)
 80044c2:	683a      	ldr	r2, [r7, #0]
 80044c4:	430a      	orrs	r2, r1
 80044c6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80044c8:	f7fe fa26 	bl	8002918 <HAL_GetTick>
 80044cc:	0003      	movs	r3, r0
 80044ce:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80044d0:	e009      	b.n	80044e6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044d2:	f7fe fa21 	bl	8002918 <HAL_GetTick>
 80044d6:	0002      	movs	r2, r0
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	1ad3      	subs	r3, r2, r3
 80044dc:	4a1b      	ldr	r2, [pc, #108]	; (800454c <HAL_RCC_ClockConfig+0x1f4>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d901      	bls.n	80044e6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80044e2:	2303      	movs	r3, #3
 80044e4:	e02c      	b.n	8004540 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80044e6:	4b18      	ldr	r3, [pc, #96]	; (8004548 <HAL_RCC_ClockConfig+0x1f0>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	2207      	movs	r2, #7
 80044ec:	4013      	ands	r3, r2
 80044ee:	683a      	ldr	r2, [r7, #0]
 80044f0:	429a      	cmp	r2, r3
 80044f2:	d1ee      	bne.n	80044d2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	2204      	movs	r2, #4
 80044fa:	4013      	ands	r3, r2
 80044fc:	d009      	beq.n	8004512 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80044fe:	4b14      	ldr	r3, [pc, #80]	; (8004550 <HAL_RCC_ClockConfig+0x1f8>)
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	4a15      	ldr	r2, [pc, #84]	; (8004558 <HAL_RCC_ClockConfig+0x200>)
 8004504:	4013      	ands	r3, r2
 8004506:	0019      	movs	r1, r3
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	68da      	ldr	r2, [r3, #12]
 800450c:	4b10      	ldr	r3, [pc, #64]	; (8004550 <HAL_RCC_ClockConfig+0x1f8>)
 800450e:	430a      	orrs	r2, r1
 8004510:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8004512:	f000 f829 	bl	8004568 <HAL_RCC_GetSysClockFreq>
 8004516:	0001      	movs	r1, r0
 8004518:	4b0d      	ldr	r3, [pc, #52]	; (8004550 <HAL_RCC_ClockConfig+0x1f8>)
 800451a:	689b      	ldr	r3, [r3, #8]
 800451c:	0a1b      	lsrs	r3, r3, #8
 800451e:	220f      	movs	r2, #15
 8004520:	401a      	ands	r2, r3
 8004522:	4b0e      	ldr	r3, [pc, #56]	; (800455c <HAL_RCC_ClockConfig+0x204>)
 8004524:	0092      	lsls	r2, r2, #2
 8004526:	58d3      	ldr	r3, [r2, r3]
 8004528:	221f      	movs	r2, #31
 800452a:	4013      	ands	r3, r2
 800452c:	000a      	movs	r2, r1
 800452e:	40da      	lsrs	r2, r3
 8004530:	4b0b      	ldr	r3, [pc, #44]	; (8004560 <HAL_RCC_ClockConfig+0x208>)
 8004532:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004534:	4b0b      	ldr	r3, [pc, #44]	; (8004564 <HAL_RCC_ClockConfig+0x20c>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	0018      	movs	r0, r3
 800453a:	f7fe f991 	bl	8002860 <HAL_InitTick>
 800453e:	0003      	movs	r3, r0
}
 8004540:	0018      	movs	r0, r3
 8004542:	46bd      	mov	sp, r7
 8004544:	b004      	add	sp, #16
 8004546:	bd80      	pop	{r7, pc}
 8004548:	40022000 	.word	0x40022000
 800454c:	00001388 	.word	0x00001388
 8004550:	40021000 	.word	0x40021000
 8004554:	fffff0ff 	.word	0xfffff0ff
 8004558:	ffff8fff 	.word	0xffff8fff
 800455c:	08007d74 	.word	0x08007d74
 8004560:	20000000 	.word	0x20000000
 8004564:	20000004 	.word	0x20000004

08004568 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b086      	sub	sp, #24
 800456c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800456e:	4b3c      	ldr	r3, [pc, #240]	; (8004660 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004570:	689b      	ldr	r3, [r3, #8]
 8004572:	2238      	movs	r2, #56	; 0x38
 8004574:	4013      	ands	r3, r2
 8004576:	d10f      	bne.n	8004598 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004578:	4b39      	ldr	r3, [pc, #228]	; (8004660 <HAL_RCC_GetSysClockFreq+0xf8>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	0adb      	lsrs	r3, r3, #11
 800457e:	2207      	movs	r2, #7
 8004580:	4013      	ands	r3, r2
 8004582:	2201      	movs	r2, #1
 8004584:	409a      	lsls	r2, r3
 8004586:	0013      	movs	r3, r2
 8004588:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800458a:	6839      	ldr	r1, [r7, #0]
 800458c:	4835      	ldr	r0, [pc, #212]	; (8004664 <HAL_RCC_GetSysClockFreq+0xfc>)
 800458e:	f7fb fdb7 	bl	8000100 <__udivsi3>
 8004592:	0003      	movs	r3, r0
 8004594:	613b      	str	r3, [r7, #16]
 8004596:	e05d      	b.n	8004654 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004598:	4b31      	ldr	r3, [pc, #196]	; (8004660 <HAL_RCC_GetSysClockFreq+0xf8>)
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	2238      	movs	r2, #56	; 0x38
 800459e:	4013      	ands	r3, r2
 80045a0:	2b08      	cmp	r3, #8
 80045a2:	d102      	bne.n	80045aa <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80045a4:	4b30      	ldr	r3, [pc, #192]	; (8004668 <HAL_RCC_GetSysClockFreq+0x100>)
 80045a6:	613b      	str	r3, [r7, #16]
 80045a8:	e054      	b.n	8004654 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80045aa:	4b2d      	ldr	r3, [pc, #180]	; (8004660 <HAL_RCC_GetSysClockFreq+0xf8>)
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	2238      	movs	r2, #56	; 0x38
 80045b0:	4013      	ands	r3, r2
 80045b2:	2b10      	cmp	r3, #16
 80045b4:	d138      	bne.n	8004628 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80045b6:	4b2a      	ldr	r3, [pc, #168]	; (8004660 <HAL_RCC_GetSysClockFreq+0xf8>)
 80045b8:	68db      	ldr	r3, [r3, #12]
 80045ba:	2203      	movs	r2, #3
 80045bc:	4013      	ands	r3, r2
 80045be:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80045c0:	4b27      	ldr	r3, [pc, #156]	; (8004660 <HAL_RCC_GetSysClockFreq+0xf8>)
 80045c2:	68db      	ldr	r3, [r3, #12]
 80045c4:	091b      	lsrs	r3, r3, #4
 80045c6:	2207      	movs	r2, #7
 80045c8:	4013      	ands	r3, r2
 80045ca:	3301      	adds	r3, #1
 80045cc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2b03      	cmp	r3, #3
 80045d2:	d10d      	bne.n	80045f0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80045d4:	68b9      	ldr	r1, [r7, #8]
 80045d6:	4824      	ldr	r0, [pc, #144]	; (8004668 <HAL_RCC_GetSysClockFreq+0x100>)
 80045d8:	f7fb fd92 	bl	8000100 <__udivsi3>
 80045dc:	0003      	movs	r3, r0
 80045de:	0019      	movs	r1, r3
 80045e0:	4b1f      	ldr	r3, [pc, #124]	; (8004660 <HAL_RCC_GetSysClockFreq+0xf8>)
 80045e2:	68db      	ldr	r3, [r3, #12]
 80045e4:	0a1b      	lsrs	r3, r3, #8
 80045e6:	227f      	movs	r2, #127	; 0x7f
 80045e8:	4013      	ands	r3, r2
 80045ea:	434b      	muls	r3, r1
 80045ec:	617b      	str	r3, [r7, #20]
        break;
 80045ee:	e00d      	b.n	800460c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80045f0:	68b9      	ldr	r1, [r7, #8]
 80045f2:	481c      	ldr	r0, [pc, #112]	; (8004664 <HAL_RCC_GetSysClockFreq+0xfc>)
 80045f4:	f7fb fd84 	bl	8000100 <__udivsi3>
 80045f8:	0003      	movs	r3, r0
 80045fa:	0019      	movs	r1, r3
 80045fc:	4b18      	ldr	r3, [pc, #96]	; (8004660 <HAL_RCC_GetSysClockFreq+0xf8>)
 80045fe:	68db      	ldr	r3, [r3, #12]
 8004600:	0a1b      	lsrs	r3, r3, #8
 8004602:	227f      	movs	r2, #127	; 0x7f
 8004604:	4013      	ands	r3, r2
 8004606:	434b      	muls	r3, r1
 8004608:	617b      	str	r3, [r7, #20]
        break;
 800460a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800460c:	4b14      	ldr	r3, [pc, #80]	; (8004660 <HAL_RCC_GetSysClockFreq+0xf8>)
 800460e:	68db      	ldr	r3, [r3, #12]
 8004610:	0f5b      	lsrs	r3, r3, #29
 8004612:	2207      	movs	r2, #7
 8004614:	4013      	ands	r3, r2
 8004616:	3301      	adds	r3, #1
 8004618:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800461a:	6879      	ldr	r1, [r7, #4]
 800461c:	6978      	ldr	r0, [r7, #20]
 800461e:	f7fb fd6f 	bl	8000100 <__udivsi3>
 8004622:	0003      	movs	r3, r0
 8004624:	613b      	str	r3, [r7, #16]
 8004626:	e015      	b.n	8004654 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004628:	4b0d      	ldr	r3, [pc, #52]	; (8004660 <HAL_RCC_GetSysClockFreq+0xf8>)
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	2238      	movs	r2, #56	; 0x38
 800462e:	4013      	ands	r3, r2
 8004630:	2b20      	cmp	r3, #32
 8004632:	d103      	bne.n	800463c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8004634:	2380      	movs	r3, #128	; 0x80
 8004636:	021b      	lsls	r3, r3, #8
 8004638:	613b      	str	r3, [r7, #16]
 800463a:	e00b      	b.n	8004654 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800463c:	4b08      	ldr	r3, [pc, #32]	; (8004660 <HAL_RCC_GetSysClockFreq+0xf8>)
 800463e:	689b      	ldr	r3, [r3, #8]
 8004640:	2238      	movs	r2, #56	; 0x38
 8004642:	4013      	ands	r3, r2
 8004644:	2b18      	cmp	r3, #24
 8004646:	d103      	bne.n	8004650 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004648:	23fa      	movs	r3, #250	; 0xfa
 800464a:	01db      	lsls	r3, r3, #7
 800464c:	613b      	str	r3, [r7, #16]
 800464e:	e001      	b.n	8004654 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004650:	2300      	movs	r3, #0
 8004652:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004654:	693b      	ldr	r3, [r7, #16]
}
 8004656:	0018      	movs	r0, r3
 8004658:	46bd      	mov	sp, r7
 800465a:	b006      	add	sp, #24
 800465c:	bd80      	pop	{r7, pc}
 800465e:	46c0      	nop			; (mov r8, r8)
 8004660:	40021000 	.word	0x40021000
 8004664:	00f42400 	.word	0x00f42400
 8004668:	007a1200 	.word	0x007a1200

0800466c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004670:	4b02      	ldr	r3, [pc, #8]	; (800467c <HAL_RCC_GetHCLKFreq+0x10>)
 8004672:	681b      	ldr	r3, [r3, #0]
}
 8004674:	0018      	movs	r0, r3
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}
 800467a:	46c0      	nop			; (mov r8, r8)
 800467c:	20000000 	.word	0x20000000

08004680 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004680:	b5b0      	push	{r4, r5, r7, lr}
 8004682:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004684:	f7ff fff2 	bl	800466c <HAL_RCC_GetHCLKFreq>
 8004688:	0004      	movs	r4, r0
 800468a:	f7ff fb43 	bl	8003d14 <LL_RCC_GetAPB1Prescaler>
 800468e:	0003      	movs	r3, r0
 8004690:	0b1a      	lsrs	r2, r3, #12
 8004692:	4b05      	ldr	r3, [pc, #20]	; (80046a8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004694:	0092      	lsls	r2, r2, #2
 8004696:	58d3      	ldr	r3, [r2, r3]
 8004698:	221f      	movs	r2, #31
 800469a:	4013      	ands	r3, r2
 800469c:	40dc      	lsrs	r4, r3
 800469e:	0023      	movs	r3, r4
}
 80046a0:	0018      	movs	r0, r3
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bdb0      	pop	{r4, r5, r7, pc}
 80046a6:	46c0      	nop			; (mov r8, r8)
 80046a8:	08007db4 	.word	0x08007db4

080046ac <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b086      	sub	sp, #24
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80046b4:	2313      	movs	r3, #19
 80046b6:	18fb      	adds	r3, r7, r3
 80046b8:	2200      	movs	r2, #0
 80046ba:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80046bc:	2312      	movs	r3, #18
 80046be:	18fb      	adds	r3, r7, r3
 80046c0:	2200      	movs	r2, #0
 80046c2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681a      	ldr	r2, [r3, #0]
 80046c8:	2380      	movs	r3, #128	; 0x80
 80046ca:	029b      	lsls	r3, r3, #10
 80046cc:	4013      	ands	r3, r2
 80046ce:	d100      	bne.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80046d0:	e0a4      	b.n	800481c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046d2:	2311      	movs	r3, #17
 80046d4:	18fb      	adds	r3, r7, r3
 80046d6:	2200      	movs	r2, #0
 80046d8:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046da:	4b7f      	ldr	r3, [pc, #508]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80046dc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80046de:	2380      	movs	r3, #128	; 0x80
 80046e0:	055b      	lsls	r3, r3, #21
 80046e2:	4013      	ands	r3, r2
 80046e4:	d111      	bne.n	800470a <HAL_RCCEx_PeriphCLKConfig+0x5e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046e6:	4b7c      	ldr	r3, [pc, #496]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80046e8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80046ea:	4b7b      	ldr	r3, [pc, #492]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80046ec:	2180      	movs	r1, #128	; 0x80
 80046ee:	0549      	lsls	r1, r1, #21
 80046f0:	430a      	orrs	r2, r1
 80046f2:	63da      	str	r2, [r3, #60]	; 0x3c
 80046f4:	4b78      	ldr	r3, [pc, #480]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80046f6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80046f8:	2380      	movs	r3, #128	; 0x80
 80046fa:	055b      	lsls	r3, r3, #21
 80046fc:	4013      	ands	r3, r2
 80046fe:	60bb      	str	r3, [r7, #8]
 8004700:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004702:	2311      	movs	r3, #17
 8004704:	18fb      	adds	r3, r7, r3
 8004706:	2201      	movs	r2, #1
 8004708:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800470a:	4b74      	ldr	r3, [pc, #464]	; (80048dc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800470c:	681a      	ldr	r2, [r3, #0]
 800470e:	4b73      	ldr	r3, [pc, #460]	; (80048dc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004710:	2180      	movs	r1, #128	; 0x80
 8004712:	0049      	lsls	r1, r1, #1
 8004714:	430a      	orrs	r2, r1
 8004716:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004718:	f7fe f8fe 	bl	8002918 <HAL_GetTick>
 800471c:	0003      	movs	r3, r0
 800471e:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004720:	e00b      	b.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004722:	f7fe f8f9 	bl	8002918 <HAL_GetTick>
 8004726:	0002      	movs	r2, r0
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	1ad3      	subs	r3, r2, r3
 800472c:	2b02      	cmp	r3, #2
 800472e:	d904      	bls.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        ret = HAL_TIMEOUT;
 8004730:	2313      	movs	r3, #19
 8004732:	18fb      	adds	r3, r7, r3
 8004734:	2203      	movs	r2, #3
 8004736:	701a      	strb	r2, [r3, #0]
        break;
 8004738:	e005      	b.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800473a:	4b68      	ldr	r3, [pc, #416]	; (80048dc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800473c:	681a      	ldr	r2, [r3, #0]
 800473e:	2380      	movs	r3, #128	; 0x80
 8004740:	005b      	lsls	r3, r3, #1
 8004742:	4013      	ands	r3, r2
 8004744:	d0ed      	beq.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }

    if (ret == HAL_OK)
 8004746:	2313      	movs	r3, #19
 8004748:	18fb      	adds	r3, r7, r3
 800474a:	781b      	ldrb	r3, [r3, #0]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d154      	bne.n	80047fa <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004750:	4b61      	ldr	r3, [pc, #388]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004752:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004754:	23c0      	movs	r3, #192	; 0xc0
 8004756:	009b      	lsls	r3, r3, #2
 8004758:	4013      	ands	r3, r2
 800475a:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800475c:	697b      	ldr	r3, [r7, #20]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d019      	beq.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0xea>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	695b      	ldr	r3, [r3, #20]
 8004766:	697a      	ldr	r2, [r7, #20]
 8004768:	429a      	cmp	r2, r3
 800476a:	d014      	beq.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800476c:	4b5a      	ldr	r3, [pc, #360]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800476e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004770:	4a5b      	ldr	r2, [pc, #364]	; (80048e0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8004772:	4013      	ands	r3, r2
 8004774:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004776:	4b58      	ldr	r3, [pc, #352]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004778:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800477a:	4b57      	ldr	r3, [pc, #348]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800477c:	2180      	movs	r1, #128	; 0x80
 800477e:	0249      	lsls	r1, r1, #9
 8004780:	430a      	orrs	r2, r1
 8004782:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004784:	4b54      	ldr	r3, [pc, #336]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004786:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004788:	4b53      	ldr	r3, [pc, #332]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800478a:	4956      	ldr	r1, [pc, #344]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 800478c:	400a      	ands	r2, r1
 800478e:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004790:	4b51      	ldr	r3, [pc, #324]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004792:	697a      	ldr	r2, [r7, #20]
 8004794:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	2201      	movs	r2, #1
 800479a:	4013      	ands	r3, r2
 800479c:	d016      	beq.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x120>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800479e:	f7fe f8bb 	bl	8002918 <HAL_GetTick>
 80047a2:	0003      	movs	r3, r0
 80047a4:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80047a6:	e00c      	b.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047a8:	f7fe f8b6 	bl	8002918 <HAL_GetTick>
 80047ac:	0002      	movs	r2, r0
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	1ad3      	subs	r3, r2, r3
 80047b2:	4a4d      	ldr	r2, [pc, #308]	; (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d904      	bls.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0x116>
          {
            ret = HAL_TIMEOUT;
 80047b8:	2313      	movs	r3, #19
 80047ba:	18fb      	adds	r3, r7, r3
 80047bc:	2203      	movs	r2, #3
 80047be:	701a      	strb	r2, [r3, #0]
            break;
 80047c0:	e004      	b.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x120>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80047c2:	4b45      	ldr	r3, [pc, #276]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80047c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047c6:	2202      	movs	r2, #2
 80047c8:	4013      	ands	r3, r2
 80047ca:	d0ed      	beq.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0xfc>
          }
        }
      }

      if (ret == HAL_OK)
 80047cc:	2313      	movs	r3, #19
 80047ce:	18fb      	adds	r3, r7, r3
 80047d0:	781b      	ldrb	r3, [r3, #0]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d10a      	bne.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x140>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80047d6:	4b40      	ldr	r3, [pc, #256]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80047d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047da:	4a41      	ldr	r2, [pc, #260]	; (80048e0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80047dc:	4013      	ands	r3, r2
 80047de:	0019      	movs	r1, r3
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	695a      	ldr	r2, [r3, #20]
 80047e4:	4b3c      	ldr	r3, [pc, #240]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80047e6:	430a      	orrs	r2, r1
 80047e8:	65da      	str	r2, [r3, #92]	; 0x5c
 80047ea:	e00c      	b.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x15a>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80047ec:	2312      	movs	r3, #18
 80047ee:	18fb      	adds	r3, r7, r3
 80047f0:	2213      	movs	r2, #19
 80047f2:	18ba      	adds	r2, r7, r2
 80047f4:	7812      	ldrb	r2, [r2, #0]
 80047f6:	701a      	strb	r2, [r3, #0]
 80047f8:	e005      	b.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x15a>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047fa:	2312      	movs	r3, #18
 80047fc:	18fb      	adds	r3, r7, r3
 80047fe:	2213      	movs	r2, #19
 8004800:	18ba      	adds	r2, r7, r2
 8004802:	7812      	ldrb	r2, [r2, #0]
 8004804:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004806:	2311      	movs	r3, #17
 8004808:	18fb      	adds	r3, r7, r3
 800480a:	781b      	ldrb	r3, [r3, #0]
 800480c:	2b01      	cmp	r3, #1
 800480e:	d105      	bne.n	800481c <HAL_RCCEx_PeriphCLKConfig+0x170>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004810:	4b31      	ldr	r3, [pc, #196]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004812:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004814:	4b30      	ldr	r3, [pc, #192]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004816:	4935      	ldr	r1, [pc, #212]	; (80048ec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004818:	400a      	ands	r2, r1
 800481a:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	2201      	movs	r2, #1
 8004822:	4013      	ands	r3, r2
 8004824:	d009      	beq.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004826:	4b2c      	ldr	r3, [pc, #176]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004828:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800482a:	2203      	movs	r2, #3
 800482c:	4393      	bics	r3, r2
 800482e:	0019      	movs	r1, r3
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	685a      	ldr	r2, [r3, #4]
 8004834:	4b28      	ldr	r3, [pc, #160]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004836:	430a      	orrs	r2, r1
 8004838:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	2220      	movs	r2, #32
 8004840:	4013      	ands	r3, r2
 8004842:	d009      	beq.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004844:	4b24      	ldr	r3, [pc, #144]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004846:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004848:	4a29      	ldr	r2, [pc, #164]	; (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800484a:	4013      	ands	r3, r2
 800484c:	0019      	movs	r1, r3
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	689a      	ldr	r2, [r3, #8]
 8004852:	4b21      	ldr	r3, [pc, #132]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004854:	430a      	orrs	r2, r1
 8004856:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	2380      	movs	r3, #128	; 0x80
 800485e:	01db      	lsls	r3, r3, #7
 8004860:	4013      	ands	r3, r2
 8004862:	d015      	beq.n	8004890 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004864:	4b1c      	ldr	r3, [pc, #112]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004866:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004868:	009b      	lsls	r3, r3, #2
 800486a:	0899      	lsrs	r1, r3, #2
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	691a      	ldr	r2, [r3, #16]
 8004870:	4b19      	ldr	r3, [pc, #100]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004872:	430a      	orrs	r2, r1
 8004874:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	691a      	ldr	r2, [r3, #16]
 800487a:	2380      	movs	r3, #128	; 0x80
 800487c:	05db      	lsls	r3, r3, #23
 800487e:	429a      	cmp	r2, r3
 8004880:	d106      	bne.n	8004890 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004882:	4b15      	ldr	r3, [pc, #84]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004884:	68da      	ldr	r2, [r3, #12]
 8004886:	4b14      	ldr	r3, [pc, #80]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004888:	2180      	movs	r1, #128	; 0x80
 800488a:	0249      	lsls	r1, r1, #9
 800488c:	430a      	orrs	r2, r1
 800488e:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681a      	ldr	r2, [r3, #0]
 8004894:	2380      	movs	r3, #128	; 0x80
 8004896:	011b      	lsls	r3, r3, #4
 8004898:	4013      	ands	r3, r2
 800489a:	d016      	beq.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x21e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800489c:	4b0e      	ldr	r3, [pc, #56]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800489e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048a0:	4a14      	ldr	r2, [pc, #80]	; (80048f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80048a2:	4013      	ands	r3, r2
 80048a4:	0019      	movs	r1, r3
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	68da      	ldr	r2, [r3, #12]
 80048aa:	4b0b      	ldr	r3, [pc, #44]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80048ac:	430a      	orrs	r2, r1
 80048ae:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	68da      	ldr	r2, [r3, #12]
 80048b4:	2380      	movs	r3, #128	; 0x80
 80048b6:	01db      	lsls	r3, r3, #7
 80048b8:	429a      	cmp	r2, r3
 80048ba:	d106      	bne.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80048bc:	4b06      	ldr	r3, [pc, #24]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80048be:	68da      	ldr	r2, [r3, #12]
 80048c0:	4b05      	ldr	r3, [pc, #20]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80048c2:	2180      	movs	r1, #128	; 0x80
 80048c4:	0249      	lsls	r1, r1, #9
 80048c6:	430a      	orrs	r2, r1
 80048c8:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80048ca:	2312      	movs	r3, #18
 80048cc:	18fb      	adds	r3, r7, r3
 80048ce:	781b      	ldrb	r3, [r3, #0]
}
 80048d0:	0018      	movs	r0, r3
 80048d2:	46bd      	mov	sp, r7
 80048d4:	b006      	add	sp, #24
 80048d6:	bd80      	pop	{r7, pc}
 80048d8:	40021000 	.word	0x40021000
 80048dc:	40007000 	.word	0x40007000
 80048e0:	fffffcff 	.word	0xfffffcff
 80048e4:	fffeffff 	.word	0xfffeffff
 80048e8:	00001388 	.word	0x00001388
 80048ec:	efffffff 	.word	0xefffffff
 80048f0:	ffffcfff 	.word	0xffffcfff
 80048f4:	ffff3fff 	.word	0xffff3fff

080048f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b084      	sub	sp, #16
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d101      	bne.n	800490a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	e0a8      	b.n	8004a5c <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800490e:	2b00      	cmp	r3, #0
 8004910:	d109      	bne.n	8004926 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	685a      	ldr	r2, [r3, #4]
 8004916:	2382      	movs	r3, #130	; 0x82
 8004918:	005b      	lsls	r3, r3, #1
 800491a:	429a      	cmp	r2, r3
 800491c:	d009      	beq.n	8004932 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2200      	movs	r2, #0
 8004922:	61da      	str	r2, [r3, #28]
 8004924:	e005      	b.n	8004932 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2200      	movs	r2, #0
 800492a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2200      	movs	r2, #0
 8004930:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2200      	movs	r2, #0
 8004936:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	225d      	movs	r2, #93	; 0x5d
 800493c:	5c9b      	ldrb	r3, [r3, r2]
 800493e:	b2db      	uxtb	r3, r3
 8004940:	2b00      	cmp	r3, #0
 8004942:	d107      	bne.n	8004954 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	225c      	movs	r2, #92	; 0x5c
 8004948:	2100      	movs	r1, #0
 800494a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	0018      	movs	r0, r3
 8004950:	f7fd fd40 	bl	80023d4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	225d      	movs	r2, #93	; 0x5d
 8004958:	2102      	movs	r1, #2
 800495a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	681a      	ldr	r2, [r3, #0]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	2140      	movs	r1, #64	; 0x40
 8004968:	438a      	bics	r2, r1
 800496a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	68da      	ldr	r2, [r3, #12]
 8004970:	23e0      	movs	r3, #224	; 0xe0
 8004972:	00db      	lsls	r3, r3, #3
 8004974:	429a      	cmp	r2, r3
 8004976:	d902      	bls.n	800497e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004978:	2300      	movs	r3, #0
 800497a:	60fb      	str	r3, [r7, #12]
 800497c:	e002      	b.n	8004984 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800497e:	2380      	movs	r3, #128	; 0x80
 8004980:	015b      	lsls	r3, r3, #5
 8004982:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	68da      	ldr	r2, [r3, #12]
 8004988:	23f0      	movs	r3, #240	; 0xf0
 800498a:	011b      	lsls	r3, r3, #4
 800498c:	429a      	cmp	r2, r3
 800498e:	d008      	beq.n	80049a2 <HAL_SPI_Init+0xaa>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	68da      	ldr	r2, [r3, #12]
 8004994:	23e0      	movs	r3, #224	; 0xe0
 8004996:	00db      	lsls	r3, r3, #3
 8004998:	429a      	cmp	r2, r3
 800499a:	d002      	beq.n	80049a2 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2200      	movs	r2, #0
 80049a0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	685a      	ldr	r2, [r3, #4]
 80049a6:	2382      	movs	r3, #130	; 0x82
 80049a8:	005b      	lsls	r3, r3, #1
 80049aa:	401a      	ands	r2, r3
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6899      	ldr	r1, [r3, #8]
 80049b0:	2384      	movs	r3, #132	; 0x84
 80049b2:	021b      	lsls	r3, r3, #8
 80049b4:	400b      	ands	r3, r1
 80049b6:	431a      	orrs	r2, r3
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	691b      	ldr	r3, [r3, #16]
 80049bc:	2102      	movs	r1, #2
 80049be:	400b      	ands	r3, r1
 80049c0:	431a      	orrs	r2, r3
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	695b      	ldr	r3, [r3, #20]
 80049c6:	2101      	movs	r1, #1
 80049c8:	400b      	ands	r3, r1
 80049ca:	431a      	orrs	r2, r3
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6999      	ldr	r1, [r3, #24]
 80049d0:	2380      	movs	r3, #128	; 0x80
 80049d2:	009b      	lsls	r3, r3, #2
 80049d4:	400b      	ands	r3, r1
 80049d6:	431a      	orrs	r2, r3
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	69db      	ldr	r3, [r3, #28]
 80049dc:	2138      	movs	r1, #56	; 0x38
 80049de:	400b      	ands	r3, r1
 80049e0:	431a      	orrs	r2, r3
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6a1b      	ldr	r3, [r3, #32]
 80049e6:	2180      	movs	r1, #128	; 0x80
 80049e8:	400b      	ands	r3, r1
 80049ea:	431a      	orrs	r2, r3
 80049ec:	0011      	movs	r1, r2
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80049f2:	2380      	movs	r3, #128	; 0x80
 80049f4:	019b      	lsls	r3, r3, #6
 80049f6:	401a      	ands	r2, r3
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	430a      	orrs	r2, r1
 80049fe:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	699b      	ldr	r3, [r3, #24]
 8004a04:	0c1b      	lsrs	r3, r3, #16
 8004a06:	2204      	movs	r2, #4
 8004a08:	401a      	ands	r2, r3
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a0e:	2110      	movs	r1, #16
 8004a10:	400b      	ands	r3, r1
 8004a12:	431a      	orrs	r2, r3
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a18:	2108      	movs	r1, #8
 8004a1a:	400b      	ands	r3, r1
 8004a1c:	431a      	orrs	r2, r3
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	68d9      	ldr	r1, [r3, #12]
 8004a22:	23f0      	movs	r3, #240	; 0xf0
 8004a24:	011b      	lsls	r3, r3, #4
 8004a26:	400b      	ands	r3, r1
 8004a28:	431a      	orrs	r2, r3
 8004a2a:	0011      	movs	r1, r2
 8004a2c:	68fa      	ldr	r2, [r7, #12]
 8004a2e:	2380      	movs	r3, #128	; 0x80
 8004a30:	015b      	lsls	r3, r3, #5
 8004a32:	401a      	ands	r2, r3
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	430a      	orrs	r2, r1
 8004a3a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	69da      	ldr	r2, [r3, #28]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4907      	ldr	r1, [pc, #28]	; (8004a64 <HAL_SPI_Init+0x16c>)
 8004a48:	400a      	ands	r2, r1
 8004a4a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	225d      	movs	r2, #93	; 0x5d
 8004a56:	2101      	movs	r1, #1
 8004a58:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a5a:	2300      	movs	r3, #0
}
 8004a5c:	0018      	movs	r0, r3
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	b004      	add	sp, #16
 8004a62:	bd80      	pop	{r7, pc}
 8004a64:	fffff7ff 	.word	0xfffff7ff

08004a68 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b088      	sub	sp, #32
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	60f8      	str	r0, [r7, #12]
 8004a70:	60b9      	str	r1, [r7, #8]
 8004a72:	603b      	str	r3, [r7, #0]
 8004a74:	1dbb      	adds	r3, r7, #6
 8004a76:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004a78:	231f      	movs	r3, #31
 8004a7a:	18fb      	adds	r3, r7, r3
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	225c      	movs	r2, #92	; 0x5c
 8004a84:	5c9b      	ldrb	r3, [r3, r2]
 8004a86:	2b01      	cmp	r3, #1
 8004a88:	d101      	bne.n	8004a8e <HAL_SPI_Transmit+0x26>
 8004a8a:	2302      	movs	r3, #2
 8004a8c:	e140      	b.n	8004d10 <HAL_SPI_Transmit+0x2a8>
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	225c      	movs	r2, #92	; 0x5c
 8004a92:	2101      	movs	r1, #1
 8004a94:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a96:	f7fd ff3f 	bl	8002918 <HAL_GetTick>
 8004a9a:	0003      	movs	r3, r0
 8004a9c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004a9e:	2316      	movs	r3, #22
 8004aa0:	18fb      	adds	r3, r7, r3
 8004aa2:	1dba      	adds	r2, r7, #6
 8004aa4:	8812      	ldrh	r2, [r2, #0]
 8004aa6:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	225d      	movs	r2, #93	; 0x5d
 8004aac:	5c9b      	ldrb	r3, [r3, r2]
 8004aae:	b2db      	uxtb	r3, r3
 8004ab0:	2b01      	cmp	r3, #1
 8004ab2:	d004      	beq.n	8004abe <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8004ab4:	231f      	movs	r3, #31
 8004ab6:	18fb      	adds	r3, r7, r3
 8004ab8:	2202      	movs	r2, #2
 8004aba:	701a      	strb	r2, [r3, #0]
    goto error;
 8004abc:	e11d      	b.n	8004cfa <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d003      	beq.n	8004acc <HAL_SPI_Transmit+0x64>
 8004ac4:	1dbb      	adds	r3, r7, #6
 8004ac6:	881b      	ldrh	r3, [r3, #0]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d104      	bne.n	8004ad6 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8004acc:	231f      	movs	r3, #31
 8004ace:	18fb      	adds	r3, r7, r3
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	701a      	strb	r2, [r3, #0]
    goto error;
 8004ad4:	e111      	b.n	8004cfa <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	225d      	movs	r2, #93	; 0x5d
 8004ada:	2103      	movs	r1, #3
 8004adc:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	68ba      	ldr	r2, [r7, #8]
 8004ae8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	1dba      	adds	r2, r7, #6
 8004aee:	8812      	ldrh	r2, [r2, #0]
 8004af0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	1dba      	adds	r2, r7, #6
 8004af6:	8812      	ldrh	r2, [r2, #0]
 8004af8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2200      	movs	r2, #0
 8004afe:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	2244      	movs	r2, #68	; 0x44
 8004b04:	2100      	movs	r1, #0
 8004b06:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2246      	movs	r2, #70	; 0x46
 8004b0c:	2100      	movs	r1, #0
 8004b0e:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	2200      	movs	r2, #0
 8004b14:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	689a      	ldr	r2, [r3, #8]
 8004b20:	2380      	movs	r3, #128	; 0x80
 8004b22:	021b      	lsls	r3, r3, #8
 8004b24:	429a      	cmp	r2, r3
 8004b26:	d110      	bne.n	8004b4a <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	681a      	ldr	r2, [r3, #0]
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	2140      	movs	r1, #64	; 0x40
 8004b34:	438a      	bics	r2, r1
 8004b36:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	681a      	ldr	r2, [r3, #0]
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	2180      	movs	r1, #128	; 0x80
 8004b44:	01c9      	lsls	r1, r1, #7
 8004b46:	430a      	orrs	r2, r1
 8004b48:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	2240      	movs	r2, #64	; 0x40
 8004b52:	4013      	ands	r3, r2
 8004b54:	2b40      	cmp	r3, #64	; 0x40
 8004b56:	d007      	beq.n	8004b68 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	2140      	movs	r1, #64	; 0x40
 8004b64:	430a      	orrs	r2, r1
 8004b66:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	68da      	ldr	r2, [r3, #12]
 8004b6c:	23e0      	movs	r3, #224	; 0xe0
 8004b6e:	00db      	lsls	r3, r3, #3
 8004b70:	429a      	cmp	r2, r3
 8004b72:	d94e      	bls.n	8004c12 <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d004      	beq.n	8004b86 <HAL_SPI_Transmit+0x11e>
 8004b7c:	2316      	movs	r3, #22
 8004b7e:	18fb      	adds	r3, r7, r3
 8004b80:	881b      	ldrh	r3, [r3, #0]
 8004b82:	2b01      	cmp	r3, #1
 8004b84:	d13f      	bne.n	8004c06 <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b8a:	881a      	ldrh	r2, [r3, #0]
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b96:	1c9a      	adds	r2, r3, #2
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ba0:	b29b      	uxth	r3, r3
 8004ba2:	3b01      	subs	r3, #1
 8004ba4:	b29a      	uxth	r2, r3
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004baa:	e02c      	b.n	8004c06 <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	2202      	movs	r2, #2
 8004bb4:	4013      	ands	r3, r2
 8004bb6:	2b02      	cmp	r3, #2
 8004bb8:	d112      	bne.n	8004be0 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bbe:	881a      	ldrh	r2, [r3, #0]
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bca:	1c9a      	adds	r2, r3, #2
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004bd4:	b29b      	uxth	r3, r3
 8004bd6:	3b01      	subs	r3, #1
 8004bd8:	b29a      	uxth	r2, r3
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004bde:	e012      	b.n	8004c06 <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004be0:	f7fd fe9a 	bl	8002918 <HAL_GetTick>
 8004be4:	0002      	movs	r2, r0
 8004be6:	69bb      	ldr	r3, [r7, #24]
 8004be8:	1ad3      	subs	r3, r2, r3
 8004bea:	683a      	ldr	r2, [r7, #0]
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d802      	bhi.n	8004bf6 <HAL_SPI_Transmit+0x18e>
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	3301      	adds	r3, #1
 8004bf4:	d102      	bne.n	8004bfc <HAL_SPI_Transmit+0x194>
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d104      	bne.n	8004c06 <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 8004bfc:	231f      	movs	r3, #31
 8004bfe:	18fb      	adds	r3, r7, r3
 8004c00:	2203      	movs	r2, #3
 8004c02:	701a      	strb	r2, [r3, #0]
          goto error;
 8004c04:	e079      	b.n	8004cfa <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c0a:	b29b      	uxth	r3, r3
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d1cd      	bne.n	8004bac <HAL_SPI_Transmit+0x144>
 8004c10:	e04f      	b.n	8004cb2 <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d004      	beq.n	8004c24 <HAL_SPI_Transmit+0x1bc>
 8004c1a:	2316      	movs	r3, #22
 8004c1c:	18fb      	adds	r3, r7, r3
 8004c1e:	881b      	ldrh	r3, [r3, #0]
 8004c20:	2b01      	cmp	r3, #1
 8004c22:	d141      	bne.n	8004ca8 <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	330c      	adds	r3, #12
 8004c2e:	7812      	ldrb	r2, [r2, #0]
 8004c30:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c36:	1c5a      	adds	r2, r3, #1
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c40:	b29b      	uxth	r3, r3
 8004c42:	3b01      	subs	r3, #1
 8004c44:	b29a      	uxth	r2, r3
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8004c4a:	e02d      	b.n	8004ca8 <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	2202      	movs	r2, #2
 8004c54:	4013      	ands	r3, r2
 8004c56:	2b02      	cmp	r3, #2
 8004c58:	d113      	bne.n	8004c82 <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	330c      	adds	r3, #12
 8004c64:	7812      	ldrb	r2, [r2, #0]
 8004c66:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c6c:	1c5a      	adds	r2, r3, #1
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c76:	b29b      	uxth	r3, r3
 8004c78:	3b01      	subs	r3, #1
 8004c7a:	b29a      	uxth	r2, r3
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004c80:	e012      	b.n	8004ca8 <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c82:	f7fd fe49 	bl	8002918 <HAL_GetTick>
 8004c86:	0002      	movs	r2, r0
 8004c88:	69bb      	ldr	r3, [r7, #24]
 8004c8a:	1ad3      	subs	r3, r2, r3
 8004c8c:	683a      	ldr	r2, [r7, #0]
 8004c8e:	429a      	cmp	r2, r3
 8004c90:	d802      	bhi.n	8004c98 <HAL_SPI_Transmit+0x230>
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	3301      	adds	r3, #1
 8004c96:	d102      	bne.n	8004c9e <HAL_SPI_Transmit+0x236>
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d104      	bne.n	8004ca8 <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 8004c9e:	231f      	movs	r3, #31
 8004ca0:	18fb      	adds	r3, r7, r3
 8004ca2:	2203      	movs	r2, #3
 8004ca4:	701a      	strb	r2, [r3, #0]
          goto error;
 8004ca6:	e028      	b.n	8004cfa <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004cac:	b29b      	uxth	r3, r3
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d1cc      	bne.n	8004c4c <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004cb2:	69ba      	ldr	r2, [r7, #24]
 8004cb4:	6839      	ldr	r1, [r7, #0]
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	0018      	movs	r0, r3
 8004cba:	f000 fcdb 	bl	8005674 <SPI_EndRxTxTransaction>
 8004cbe:	1e03      	subs	r3, r0, #0
 8004cc0:	d002      	beq.n	8004cc8 <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2220      	movs	r2, #32
 8004cc6:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	689b      	ldr	r3, [r3, #8]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d10a      	bne.n	8004ce6 <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	613b      	str	r3, [r7, #16]
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	68db      	ldr	r3, [r3, #12]
 8004cda:	613b      	str	r3, [r7, #16]
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	689b      	ldr	r3, [r3, #8]
 8004ce2:	613b      	str	r3, [r7, #16]
 8004ce4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d004      	beq.n	8004cf8 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 8004cee:	231f      	movs	r3, #31
 8004cf0:	18fb      	adds	r3, r7, r3
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	701a      	strb	r2, [r3, #0]
 8004cf6:	e000      	b.n	8004cfa <HAL_SPI_Transmit+0x292>
  }

error:
 8004cf8:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	225d      	movs	r2, #93	; 0x5d
 8004cfe:	2101      	movs	r1, #1
 8004d00:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	225c      	movs	r2, #92	; 0x5c
 8004d06:	2100      	movs	r1, #0
 8004d08:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8004d0a:	231f      	movs	r3, #31
 8004d0c:	18fb      	adds	r3, r7, r3
 8004d0e:	781b      	ldrb	r3, [r3, #0]
}
 8004d10:	0018      	movs	r0, r3
 8004d12:	46bd      	mov	sp, r7
 8004d14:	b008      	add	sp, #32
 8004d16:	bd80      	pop	{r7, pc}

08004d18 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d18:	b590      	push	{r4, r7, lr}
 8004d1a:	b089      	sub	sp, #36	; 0x24
 8004d1c:	af02      	add	r7, sp, #8
 8004d1e:	60f8      	str	r0, [r7, #12]
 8004d20:	60b9      	str	r1, [r7, #8]
 8004d22:	603b      	str	r3, [r7, #0]
 8004d24:	1dbb      	adds	r3, r7, #6
 8004d26:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004d28:	2317      	movs	r3, #23
 8004d2a:	18fb      	adds	r3, r7, r3
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	701a      	strb	r2, [r3, #0]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	685a      	ldr	r2, [r3, #4]
 8004d34:	2382      	movs	r3, #130	; 0x82
 8004d36:	005b      	lsls	r3, r3, #1
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	d113      	bne.n	8004d64 <HAL_SPI_Receive+0x4c>
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d10f      	bne.n	8004d64 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	225d      	movs	r2, #93	; 0x5d
 8004d48:	2104      	movs	r1, #4
 8004d4a:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004d4c:	1dbb      	adds	r3, r7, #6
 8004d4e:	881c      	ldrh	r4, [r3, #0]
 8004d50:	68ba      	ldr	r2, [r7, #8]
 8004d52:	68b9      	ldr	r1, [r7, #8]
 8004d54:	68f8      	ldr	r0, [r7, #12]
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	9300      	str	r3, [sp, #0]
 8004d5a:	0023      	movs	r3, r4
 8004d5c:	f000 f928 	bl	8004fb0 <HAL_SPI_TransmitReceive>
 8004d60:	0003      	movs	r3, r0
 8004d62:	e11c      	b.n	8004f9e <HAL_SPI_Receive+0x286>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	225c      	movs	r2, #92	; 0x5c
 8004d68:	5c9b      	ldrb	r3, [r3, r2]
 8004d6a:	2b01      	cmp	r3, #1
 8004d6c:	d101      	bne.n	8004d72 <HAL_SPI_Receive+0x5a>
 8004d6e:	2302      	movs	r3, #2
 8004d70:	e115      	b.n	8004f9e <HAL_SPI_Receive+0x286>
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	225c      	movs	r2, #92	; 0x5c
 8004d76:	2101      	movs	r1, #1
 8004d78:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d7a:	f7fd fdcd 	bl	8002918 <HAL_GetTick>
 8004d7e:	0003      	movs	r3, r0
 8004d80:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	225d      	movs	r2, #93	; 0x5d
 8004d86:	5c9b      	ldrb	r3, [r3, r2]
 8004d88:	b2db      	uxtb	r3, r3
 8004d8a:	2b01      	cmp	r3, #1
 8004d8c:	d004      	beq.n	8004d98 <HAL_SPI_Receive+0x80>
  {
    errorcode = HAL_BUSY;
 8004d8e:	2317      	movs	r3, #23
 8004d90:	18fb      	adds	r3, r7, r3
 8004d92:	2202      	movs	r2, #2
 8004d94:	701a      	strb	r2, [r3, #0]
    goto error;
 8004d96:	e0f7      	b.n	8004f88 <HAL_SPI_Receive+0x270>
  }

  if ((pData == NULL) || (Size == 0U))
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d003      	beq.n	8004da6 <HAL_SPI_Receive+0x8e>
 8004d9e:	1dbb      	adds	r3, r7, #6
 8004da0:	881b      	ldrh	r3, [r3, #0]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d104      	bne.n	8004db0 <HAL_SPI_Receive+0x98>
  {
    errorcode = HAL_ERROR;
 8004da6:	2317      	movs	r3, #23
 8004da8:	18fb      	adds	r3, r7, r3
 8004daa:	2201      	movs	r2, #1
 8004dac:	701a      	strb	r2, [r3, #0]
    goto error;
 8004dae:	e0eb      	b.n	8004f88 <HAL_SPI_Receive+0x270>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	225d      	movs	r2, #93	; 0x5d
 8004db4:	2104      	movs	r1, #4
 8004db6:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	68ba      	ldr	r2, [r7, #8]
 8004dc2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	1dba      	adds	r2, r7, #6
 8004dc8:	2144      	movs	r1, #68	; 0x44
 8004dca:	8812      	ldrh	r2, [r2, #0]
 8004dcc:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	1dba      	adds	r2, r7, #6
 8004dd2:	2146      	movs	r1, #70	; 0x46
 8004dd4:	8812      	ldrh	r2, [r2, #0]
 8004dd6:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2200      	movs	r2, #0
 8004de2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	2200      	movs	r2, #0
 8004de8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2200      	movs	r2, #0
 8004dee:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2200      	movs	r2, #0
 8004df4:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	68da      	ldr	r2, [r3, #12]
 8004dfa:	23e0      	movs	r3, #224	; 0xe0
 8004dfc:	00db      	lsls	r3, r3, #3
 8004dfe:	429a      	cmp	r2, r3
 8004e00:	d908      	bls.n	8004e14 <HAL_SPI_Receive+0xfc>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	685a      	ldr	r2, [r3, #4]
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4966      	ldr	r1, [pc, #408]	; (8004fa8 <HAL_SPI_Receive+0x290>)
 8004e0e:	400a      	ands	r2, r1
 8004e10:	605a      	str	r2, [r3, #4]
 8004e12:	e008      	b.n	8004e26 <HAL_SPI_Receive+0x10e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	685a      	ldr	r2, [r3, #4]
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	2180      	movs	r1, #128	; 0x80
 8004e20:	0149      	lsls	r1, r1, #5
 8004e22:	430a      	orrs	r2, r1
 8004e24:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	689a      	ldr	r2, [r3, #8]
 8004e2a:	2380      	movs	r3, #128	; 0x80
 8004e2c:	021b      	lsls	r3, r3, #8
 8004e2e:	429a      	cmp	r2, r3
 8004e30:	d10f      	bne.n	8004e52 <HAL_SPI_Receive+0x13a>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	2140      	movs	r1, #64	; 0x40
 8004e3e:	438a      	bics	r2, r1
 8004e40:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	681a      	ldr	r2, [r3, #0]
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4957      	ldr	r1, [pc, #348]	; (8004fac <HAL_SPI_Receive+0x294>)
 8004e4e:	400a      	ands	r2, r1
 8004e50:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	2240      	movs	r2, #64	; 0x40
 8004e5a:	4013      	ands	r3, r2
 8004e5c:	2b40      	cmp	r3, #64	; 0x40
 8004e5e:	d007      	beq.n	8004e70 <HAL_SPI_Receive+0x158>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	681a      	ldr	r2, [r3, #0]
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	2140      	movs	r1, #64	; 0x40
 8004e6c:	430a      	orrs	r2, r1
 8004e6e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	68da      	ldr	r2, [r3, #12]
 8004e74:	23e0      	movs	r3, #224	; 0xe0
 8004e76:	00db      	lsls	r3, r3, #3
 8004e78:	429a      	cmp	r2, r3
 8004e7a:	d900      	bls.n	8004e7e <HAL_SPI_Receive+0x166>
 8004e7c:	e069      	b.n	8004f52 <HAL_SPI_Receive+0x23a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004e7e:	e031      	b.n	8004ee4 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	2201      	movs	r2, #1
 8004e88:	4013      	ands	r3, r2
 8004e8a:	2b01      	cmp	r3, #1
 8004e8c:	d117      	bne.n	8004ebe <HAL_SPI_Receive+0x1a6>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	330c      	adds	r3, #12
 8004e94:	001a      	movs	r2, r3
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e9a:	7812      	ldrb	r2, [r2, #0]
 8004e9c:	b2d2      	uxtb	r2, r2
 8004e9e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea4:	1c5a      	adds	r2, r3, #1
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	2246      	movs	r2, #70	; 0x46
 8004eae:	5a9b      	ldrh	r3, [r3, r2]
 8004eb0:	b29b      	uxth	r3, r3
 8004eb2:	3b01      	subs	r3, #1
 8004eb4:	b299      	uxth	r1, r3
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	2246      	movs	r2, #70	; 0x46
 8004eba:	5299      	strh	r1, [r3, r2]
 8004ebc:	e012      	b.n	8004ee4 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ebe:	f7fd fd2b 	bl	8002918 <HAL_GetTick>
 8004ec2:	0002      	movs	r2, r0
 8004ec4:	693b      	ldr	r3, [r7, #16]
 8004ec6:	1ad3      	subs	r3, r2, r3
 8004ec8:	683a      	ldr	r2, [r7, #0]
 8004eca:	429a      	cmp	r2, r3
 8004ecc:	d802      	bhi.n	8004ed4 <HAL_SPI_Receive+0x1bc>
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	3301      	adds	r3, #1
 8004ed2:	d102      	bne.n	8004eda <HAL_SPI_Receive+0x1c2>
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d104      	bne.n	8004ee4 <HAL_SPI_Receive+0x1cc>
        {
          errorcode = HAL_TIMEOUT;
 8004eda:	2317      	movs	r3, #23
 8004edc:	18fb      	adds	r3, r7, r3
 8004ede:	2203      	movs	r2, #3
 8004ee0:	701a      	strb	r2, [r3, #0]
          goto error;
 8004ee2:	e051      	b.n	8004f88 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	2246      	movs	r2, #70	; 0x46
 8004ee8:	5a9b      	ldrh	r3, [r3, r2]
 8004eea:	b29b      	uxth	r3, r3
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d1c7      	bne.n	8004e80 <HAL_SPI_Receive+0x168>
 8004ef0:	e035      	b.n	8004f5e <HAL_SPI_Receive+0x246>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	689b      	ldr	r3, [r3, #8]
 8004ef8:	2201      	movs	r2, #1
 8004efa:	4013      	ands	r3, r2
 8004efc:	2b01      	cmp	r3, #1
 8004efe:	d115      	bne.n	8004f2c <HAL_SPI_Receive+0x214>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	68da      	ldr	r2, [r3, #12]
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f0a:	b292      	uxth	r2, r2
 8004f0c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f12:	1c9a      	adds	r2, r3, #2
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	2246      	movs	r2, #70	; 0x46
 8004f1c:	5a9b      	ldrh	r3, [r3, r2]
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	3b01      	subs	r3, #1
 8004f22:	b299      	uxth	r1, r3
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2246      	movs	r2, #70	; 0x46
 8004f28:	5299      	strh	r1, [r3, r2]
 8004f2a:	e012      	b.n	8004f52 <HAL_SPI_Receive+0x23a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f2c:	f7fd fcf4 	bl	8002918 <HAL_GetTick>
 8004f30:	0002      	movs	r2, r0
 8004f32:	693b      	ldr	r3, [r7, #16]
 8004f34:	1ad3      	subs	r3, r2, r3
 8004f36:	683a      	ldr	r2, [r7, #0]
 8004f38:	429a      	cmp	r2, r3
 8004f3a:	d802      	bhi.n	8004f42 <HAL_SPI_Receive+0x22a>
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	3301      	adds	r3, #1
 8004f40:	d102      	bne.n	8004f48 <HAL_SPI_Receive+0x230>
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d104      	bne.n	8004f52 <HAL_SPI_Receive+0x23a>
        {
          errorcode = HAL_TIMEOUT;
 8004f48:	2317      	movs	r3, #23
 8004f4a:	18fb      	adds	r3, r7, r3
 8004f4c:	2203      	movs	r2, #3
 8004f4e:	701a      	strb	r2, [r3, #0]
          goto error;
 8004f50:	e01a      	b.n	8004f88 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	2246      	movs	r2, #70	; 0x46
 8004f56:	5a9b      	ldrh	r3, [r3, r2]
 8004f58:	b29b      	uxth	r3, r3
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d1c9      	bne.n	8004ef2 <HAL_SPI_Receive+0x1da>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f5e:	693a      	ldr	r2, [r7, #16]
 8004f60:	6839      	ldr	r1, [r7, #0]
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	0018      	movs	r0, r3
 8004f66:	f000 fb27 	bl	80055b8 <SPI_EndRxTransaction>
 8004f6a:	1e03      	subs	r3, r0, #0
 8004f6c:	d002      	beq.n	8004f74 <HAL_SPI_Receive+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	2220      	movs	r2, #32
 8004f72:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d004      	beq.n	8004f86 <HAL_SPI_Receive+0x26e>
  {
    errorcode = HAL_ERROR;
 8004f7c:	2317      	movs	r3, #23
 8004f7e:	18fb      	adds	r3, r7, r3
 8004f80:	2201      	movs	r2, #1
 8004f82:	701a      	strb	r2, [r3, #0]
 8004f84:	e000      	b.n	8004f88 <HAL_SPI_Receive+0x270>
  }

error :
 8004f86:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	225d      	movs	r2, #93	; 0x5d
 8004f8c:	2101      	movs	r1, #1
 8004f8e:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	225c      	movs	r2, #92	; 0x5c
 8004f94:	2100      	movs	r1, #0
 8004f96:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8004f98:	2317      	movs	r3, #23
 8004f9a:	18fb      	adds	r3, r7, r3
 8004f9c:	781b      	ldrb	r3, [r3, #0]
}
 8004f9e:	0018      	movs	r0, r3
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	b007      	add	sp, #28
 8004fa4:	bd90      	pop	{r4, r7, pc}
 8004fa6:	46c0      	nop			; (mov r8, r8)
 8004fa8:	ffffefff 	.word	0xffffefff
 8004fac:	ffffbfff 	.word	0xffffbfff

08004fb0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b08a      	sub	sp, #40	; 0x28
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	60f8      	str	r0, [r7, #12]
 8004fb8:	60b9      	str	r1, [r7, #8]
 8004fba:	607a      	str	r2, [r7, #4]
 8004fbc:	001a      	movs	r2, r3
 8004fbe:	1cbb      	adds	r3, r7, #2
 8004fc0:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004fc6:	2323      	movs	r3, #35	; 0x23
 8004fc8:	18fb      	adds	r3, r7, r3
 8004fca:	2200      	movs	r2, #0
 8004fcc:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	225c      	movs	r2, #92	; 0x5c
 8004fd2:	5c9b      	ldrb	r3, [r3, r2]
 8004fd4:	2b01      	cmp	r3, #1
 8004fd6:	d101      	bne.n	8004fdc <HAL_SPI_TransmitReceive+0x2c>
 8004fd8:	2302      	movs	r3, #2
 8004fda:	e1b6      	b.n	800534a <HAL_SPI_TransmitReceive+0x39a>
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	225c      	movs	r2, #92	; 0x5c
 8004fe0:	2101      	movs	r1, #1
 8004fe2:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004fe4:	f7fd fc98 	bl	8002918 <HAL_GetTick>
 8004fe8:	0003      	movs	r3, r0
 8004fea:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004fec:	201b      	movs	r0, #27
 8004fee:	183b      	adds	r3, r7, r0
 8004ff0:	68fa      	ldr	r2, [r7, #12]
 8004ff2:	215d      	movs	r1, #93	; 0x5d
 8004ff4:	5c52      	ldrb	r2, [r2, r1]
 8004ff6:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	685b      	ldr	r3, [r3, #4]
 8004ffc:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004ffe:	2312      	movs	r3, #18
 8005000:	18fb      	adds	r3, r7, r3
 8005002:	1cba      	adds	r2, r7, #2
 8005004:	8812      	ldrh	r2, [r2, #0]
 8005006:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005008:	183b      	adds	r3, r7, r0
 800500a:	781b      	ldrb	r3, [r3, #0]
 800500c:	2b01      	cmp	r3, #1
 800500e:	d012      	beq.n	8005036 <HAL_SPI_TransmitReceive+0x86>
 8005010:	697a      	ldr	r2, [r7, #20]
 8005012:	2382      	movs	r3, #130	; 0x82
 8005014:	005b      	lsls	r3, r3, #1
 8005016:	429a      	cmp	r2, r3
 8005018:	d108      	bne.n	800502c <HAL_SPI_TransmitReceive+0x7c>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	689b      	ldr	r3, [r3, #8]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d104      	bne.n	800502c <HAL_SPI_TransmitReceive+0x7c>
 8005022:	231b      	movs	r3, #27
 8005024:	18fb      	adds	r3, r7, r3
 8005026:	781b      	ldrb	r3, [r3, #0]
 8005028:	2b04      	cmp	r3, #4
 800502a:	d004      	beq.n	8005036 <HAL_SPI_TransmitReceive+0x86>
  {
    errorcode = HAL_BUSY;
 800502c:	2323      	movs	r3, #35	; 0x23
 800502e:	18fb      	adds	r3, r7, r3
 8005030:	2202      	movs	r2, #2
 8005032:	701a      	strb	r2, [r3, #0]
    goto error;
 8005034:	e17e      	b.n	8005334 <HAL_SPI_TransmitReceive+0x384>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d006      	beq.n	800504a <HAL_SPI_TransmitReceive+0x9a>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d003      	beq.n	800504a <HAL_SPI_TransmitReceive+0x9a>
 8005042:	1cbb      	adds	r3, r7, #2
 8005044:	881b      	ldrh	r3, [r3, #0]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d104      	bne.n	8005054 <HAL_SPI_TransmitReceive+0xa4>
  {
    errorcode = HAL_ERROR;
 800504a:	2323      	movs	r3, #35	; 0x23
 800504c:	18fb      	adds	r3, r7, r3
 800504e:	2201      	movs	r2, #1
 8005050:	701a      	strb	r2, [r3, #0]
    goto error;
 8005052:	e16f      	b.n	8005334 <HAL_SPI_TransmitReceive+0x384>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	225d      	movs	r2, #93	; 0x5d
 8005058:	5c9b      	ldrb	r3, [r3, r2]
 800505a:	b2db      	uxtb	r3, r3
 800505c:	2b04      	cmp	r3, #4
 800505e:	d003      	beq.n	8005068 <HAL_SPI_TransmitReceive+0xb8>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	225d      	movs	r2, #93	; 0x5d
 8005064:	2105      	movs	r1, #5
 8005066:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2200      	movs	r2, #0
 800506c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	687a      	ldr	r2, [r7, #4]
 8005072:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	1cba      	adds	r2, r7, #2
 8005078:	2146      	movs	r1, #70	; 0x46
 800507a:	8812      	ldrh	r2, [r2, #0]
 800507c:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	1cba      	adds	r2, r7, #2
 8005082:	2144      	movs	r1, #68	; 0x44
 8005084:	8812      	ldrh	r2, [r2, #0]
 8005086:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	68ba      	ldr	r2, [r7, #8]
 800508c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	1cba      	adds	r2, r7, #2
 8005092:	8812      	ldrh	r2, [r2, #0]
 8005094:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	1cba      	adds	r2, r7, #2
 800509a:	8812      	ldrh	r2, [r2, #0]
 800509c:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	2200      	movs	r2, #0
 80050a2:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	2200      	movs	r2, #0
 80050a8:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	68da      	ldr	r2, [r3, #12]
 80050ae:	23e0      	movs	r3, #224	; 0xe0
 80050b0:	00db      	lsls	r3, r3, #3
 80050b2:	429a      	cmp	r2, r3
 80050b4:	d908      	bls.n	80050c8 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	685a      	ldr	r2, [r3, #4]
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	49a4      	ldr	r1, [pc, #656]	; (8005354 <HAL_SPI_TransmitReceive+0x3a4>)
 80050c2:	400a      	ands	r2, r1
 80050c4:	605a      	str	r2, [r3, #4]
 80050c6:	e008      	b.n	80050da <HAL_SPI_TransmitReceive+0x12a>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	685a      	ldr	r2, [r3, #4]
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	2180      	movs	r1, #128	; 0x80
 80050d4:	0149      	lsls	r1, r1, #5
 80050d6:	430a      	orrs	r2, r1
 80050d8:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	2240      	movs	r2, #64	; 0x40
 80050e2:	4013      	ands	r3, r2
 80050e4:	2b40      	cmp	r3, #64	; 0x40
 80050e6:	d007      	beq.n	80050f8 <HAL_SPI_TransmitReceive+0x148>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	681a      	ldr	r2, [r3, #0]
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	2140      	movs	r1, #64	; 0x40
 80050f4:	430a      	orrs	r2, r1
 80050f6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	68da      	ldr	r2, [r3, #12]
 80050fc:	23e0      	movs	r3, #224	; 0xe0
 80050fe:	00db      	lsls	r3, r3, #3
 8005100:	429a      	cmp	r2, r3
 8005102:	d800      	bhi.n	8005106 <HAL_SPI_TransmitReceive+0x156>
 8005104:	e07f      	b.n	8005206 <HAL_SPI_TransmitReceive+0x256>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	685b      	ldr	r3, [r3, #4]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d005      	beq.n	800511a <HAL_SPI_TransmitReceive+0x16a>
 800510e:	2312      	movs	r3, #18
 8005110:	18fb      	adds	r3, r7, r3
 8005112:	881b      	ldrh	r3, [r3, #0]
 8005114:	2b01      	cmp	r3, #1
 8005116:	d000      	beq.n	800511a <HAL_SPI_TransmitReceive+0x16a>
 8005118:	e069      	b.n	80051ee <HAL_SPI_TransmitReceive+0x23e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800511e:	881a      	ldrh	r2, [r3, #0]
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800512a:	1c9a      	adds	r2, r3, #2
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005134:	b29b      	uxth	r3, r3
 8005136:	3b01      	subs	r3, #1
 8005138:	b29a      	uxth	r2, r3
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800513e:	e056      	b.n	80051ee <HAL_SPI_TransmitReceive+0x23e>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	689b      	ldr	r3, [r3, #8]
 8005146:	2202      	movs	r2, #2
 8005148:	4013      	ands	r3, r2
 800514a:	2b02      	cmp	r3, #2
 800514c:	d11b      	bne.n	8005186 <HAL_SPI_TransmitReceive+0x1d6>
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005152:	b29b      	uxth	r3, r3
 8005154:	2b00      	cmp	r3, #0
 8005156:	d016      	beq.n	8005186 <HAL_SPI_TransmitReceive+0x1d6>
 8005158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800515a:	2b01      	cmp	r3, #1
 800515c:	d113      	bne.n	8005186 <HAL_SPI_TransmitReceive+0x1d6>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005162:	881a      	ldrh	r2, [r3, #0]
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800516e:	1c9a      	adds	r2, r3, #2
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005178:	b29b      	uxth	r3, r3
 800517a:	3b01      	subs	r3, #1
 800517c:	b29a      	uxth	r2, r3
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005182:	2300      	movs	r3, #0
 8005184:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	689b      	ldr	r3, [r3, #8]
 800518c:	2201      	movs	r2, #1
 800518e:	4013      	ands	r3, r2
 8005190:	2b01      	cmp	r3, #1
 8005192:	d11c      	bne.n	80051ce <HAL_SPI_TransmitReceive+0x21e>
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	2246      	movs	r2, #70	; 0x46
 8005198:	5a9b      	ldrh	r3, [r3, r2]
 800519a:	b29b      	uxth	r3, r3
 800519c:	2b00      	cmp	r3, #0
 800519e:	d016      	beq.n	80051ce <HAL_SPI_TransmitReceive+0x21e>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	68da      	ldr	r2, [r3, #12]
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051aa:	b292      	uxth	r2, r2
 80051ac:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051b2:	1c9a      	adds	r2, r3, #2
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	2246      	movs	r2, #70	; 0x46
 80051bc:	5a9b      	ldrh	r3, [r3, r2]
 80051be:	b29b      	uxth	r3, r3
 80051c0:	3b01      	subs	r3, #1
 80051c2:	b299      	uxth	r1, r3
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2246      	movs	r2, #70	; 0x46
 80051c8:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80051ca:	2301      	movs	r3, #1
 80051cc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80051ce:	f7fd fba3 	bl	8002918 <HAL_GetTick>
 80051d2:	0002      	movs	r2, r0
 80051d4:	69fb      	ldr	r3, [r7, #28]
 80051d6:	1ad3      	subs	r3, r2, r3
 80051d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80051da:	429a      	cmp	r2, r3
 80051dc:	d807      	bhi.n	80051ee <HAL_SPI_TransmitReceive+0x23e>
 80051de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051e0:	3301      	adds	r3, #1
 80051e2:	d004      	beq.n	80051ee <HAL_SPI_TransmitReceive+0x23e>
      {
        errorcode = HAL_TIMEOUT;
 80051e4:	2323      	movs	r3, #35	; 0x23
 80051e6:	18fb      	adds	r3, r7, r3
 80051e8:	2203      	movs	r2, #3
 80051ea:	701a      	strb	r2, [r3, #0]
        goto error;
 80051ec:	e0a2      	b.n	8005334 <HAL_SPI_TransmitReceive+0x384>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051f2:	b29b      	uxth	r3, r3
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d1a3      	bne.n	8005140 <HAL_SPI_TransmitReceive+0x190>
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	2246      	movs	r2, #70	; 0x46
 80051fc:	5a9b      	ldrh	r3, [r3, r2]
 80051fe:	b29b      	uxth	r3, r3
 8005200:	2b00      	cmp	r3, #0
 8005202:	d19d      	bne.n	8005140 <HAL_SPI_TransmitReceive+0x190>
 8005204:	e085      	b.n	8005312 <HAL_SPI_TransmitReceive+0x362>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d005      	beq.n	800521a <HAL_SPI_TransmitReceive+0x26a>
 800520e:	2312      	movs	r3, #18
 8005210:	18fb      	adds	r3, r7, r3
 8005212:	881b      	ldrh	r3, [r3, #0]
 8005214:	2b01      	cmp	r3, #1
 8005216:	d000      	beq.n	800521a <HAL_SPI_TransmitReceive+0x26a>
 8005218:	e070      	b.n	80052fc <HAL_SPI_TransmitReceive+0x34c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	330c      	adds	r3, #12
 8005224:	7812      	ldrb	r2, [r2, #0]
 8005226:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800522c:	1c5a      	adds	r2, r3, #1
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005236:	b29b      	uxth	r3, r3
 8005238:	3b01      	subs	r3, #1
 800523a:	b29a      	uxth	r2, r3
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005240:	e05c      	b.n	80052fc <HAL_SPI_TransmitReceive+0x34c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	2202      	movs	r2, #2
 800524a:	4013      	ands	r3, r2
 800524c:	2b02      	cmp	r3, #2
 800524e:	d11c      	bne.n	800528a <HAL_SPI_TransmitReceive+0x2da>
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005254:	b29b      	uxth	r3, r3
 8005256:	2b00      	cmp	r3, #0
 8005258:	d017      	beq.n	800528a <HAL_SPI_TransmitReceive+0x2da>
 800525a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800525c:	2b01      	cmp	r3, #1
 800525e:	d114      	bne.n	800528a <HAL_SPI_TransmitReceive+0x2da>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	330c      	adds	r3, #12
 800526a:	7812      	ldrb	r2, [r2, #0]
 800526c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005272:	1c5a      	adds	r2, r3, #1
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800527c:	b29b      	uxth	r3, r3
 800527e:	3b01      	subs	r3, #1
 8005280:	b29a      	uxth	r2, r3
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005286:	2300      	movs	r3, #0
 8005288:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	689b      	ldr	r3, [r3, #8]
 8005290:	2201      	movs	r2, #1
 8005292:	4013      	ands	r3, r2
 8005294:	2b01      	cmp	r3, #1
 8005296:	d11e      	bne.n	80052d6 <HAL_SPI_TransmitReceive+0x326>
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	2246      	movs	r2, #70	; 0x46
 800529c:	5a9b      	ldrh	r3, [r3, r2]
 800529e:	b29b      	uxth	r3, r3
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d018      	beq.n	80052d6 <HAL_SPI_TransmitReceive+0x326>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	330c      	adds	r3, #12
 80052aa:	001a      	movs	r2, r3
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052b0:	7812      	ldrb	r2, [r2, #0]
 80052b2:	b2d2      	uxtb	r2, r2
 80052b4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ba:	1c5a      	adds	r2, r3, #1
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2246      	movs	r2, #70	; 0x46
 80052c4:	5a9b      	ldrh	r3, [r3, r2]
 80052c6:	b29b      	uxth	r3, r3
 80052c8:	3b01      	subs	r3, #1
 80052ca:	b299      	uxth	r1, r3
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	2246      	movs	r2, #70	; 0x46
 80052d0:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80052d2:	2301      	movs	r3, #1
 80052d4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80052d6:	f7fd fb1f 	bl	8002918 <HAL_GetTick>
 80052da:	0002      	movs	r2, r0
 80052dc:	69fb      	ldr	r3, [r7, #28]
 80052de:	1ad3      	subs	r3, r2, r3
 80052e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052e2:	429a      	cmp	r2, r3
 80052e4:	d802      	bhi.n	80052ec <HAL_SPI_TransmitReceive+0x33c>
 80052e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052e8:	3301      	adds	r3, #1
 80052ea:	d102      	bne.n	80052f2 <HAL_SPI_TransmitReceive+0x342>
 80052ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d104      	bne.n	80052fc <HAL_SPI_TransmitReceive+0x34c>
      {
        errorcode = HAL_TIMEOUT;
 80052f2:	2323      	movs	r3, #35	; 0x23
 80052f4:	18fb      	adds	r3, r7, r3
 80052f6:	2203      	movs	r2, #3
 80052f8:	701a      	strb	r2, [r3, #0]
        goto error;
 80052fa:	e01b      	b.n	8005334 <HAL_SPI_TransmitReceive+0x384>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005300:	b29b      	uxth	r3, r3
 8005302:	2b00      	cmp	r3, #0
 8005304:	d19d      	bne.n	8005242 <HAL_SPI_TransmitReceive+0x292>
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2246      	movs	r2, #70	; 0x46
 800530a:	5a9b      	ldrh	r3, [r3, r2]
 800530c:	b29b      	uxth	r3, r3
 800530e:	2b00      	cmp	r3, #0
 8005310:	d197      	bne.n	8005242 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005312:	69fa      	ldr	r2, [r7, #28]
 8005314:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	0018      	movs	r0, r3
 800531a:	f000 f9ab 	bl	8005674 <SPI_EndRxTxTransaction>
 800531e:	1e03      	subs	r3, r0, #0
 8005320:	d007      	beq.n	8005332 <HAL_SPI_TransmitReceive+0x382>
  {
    errorcode = HAL_ERROR;
 8005322:	2323      	movs	r3, #35	; 0x23
 8005324:	18fb      	adds	r3, r7, r3
 8005326:	2201      	movs	r2, #1
 8005328:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	2220      	movs	r2, #32
 800532e:	661a      	str	r2, [r3, #96]	; 0x60
 8005330:	e000      	b.n	8005334 <HAL_SPI_TransmitReceive+0x384>
  }

error :
 8005332:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	225d      	movs	r2, #93	; 0x5d
 8005338:	2101      	movs	r1, #1
 800533a:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	225c      	movs	r2, #92	; 0x5c
 8005340:	2100      	movs	r1, #0
 8005342:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8005344:	2323      	movs	r3, #35	; 0x23
 8005346:	18fb      	adds	r3, r7, r3
 8005348:	781b      	ldrb	r3, [r3, #0]
}
 800534a:	0018      	movs	r0, r3
 800534c:	46bd      	mov	sp, r7
 800534e:	b00a      	add	sp, #40	; 0x28
 8005350:	bd80      	pop	{r7, pc}
 8005352:	46c0      	nop			; (mov r8, r8)
 8005354:	ffffefff 	.word	0xffffefff

08005358 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b088      	sub	sp, #32
 800535c:	af00      	add	r7, sp, #0
 800535e:	60f8      	str	r0, [r7, #12]
 8005360:	60b9      	str	r1, [r7, #8]
 8005362:	603b      	str	r3, [r7, #0]
 8005364:	1dfb      	adds	r3, r7, #7
 8005366:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005368:	f7fd fad6 	bl	8002918 <HAL_GetTick>
 800536c:	0002      	movs	r2, r0
 800536e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005370:	1a9b      	subs	r3, r3, r2
 8005372:	683a      	ldr	r2, [r7, #0]
 8005374:	18d3      	adds	r3, r2, r3
 8005376:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005378:	f7fd face 	bl	8002918 <HAL_GetTick>
 800537c:	0003      	movs	r3, r0
 800537e:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005380:	4b3a      	ldr	r3, [pc, #232]	; (800546c <SPI_WaitFlagStateUntilTimeout+0x114>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	015b      	lsls	r3, r3, #5
 8005386:	0d1b      	lsrs	r3, r3, #20
 8005388:	69fa      	ldr	r2, [r7, #28]
 800538a:	4353      	muls	r3, r2
 800538c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800538e:	e058      	b.n	8005442 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	3301      	adds	r3, #1
 8005394:	d055      	beq.n	8005442 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005396:	f7fd fabf 	bl	8002918 <HAL_GetTick>
 800539a:	0002      	movs	r2, r0
 800539c:	69bb      	ldr	r3, [r7, #24]
 800539e:	1ad3      	subs	r3, r2, r3
 80053a0:	69fa      	ldr	r2, [r7, #28]
 80053a2:	429a      	cmp	r2, r3
 80053a4:	d902      	bls.n	80053ac <SPI_WaitFlagStateUntilTimeout+0x54>
 80053a6:	69fb      	ldr	r3, [r7, #28]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d142      	bne.n	8005432 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	685a      	ldr	r2, [r3, #4]
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	21e0      	movs	r1, #224	; 0xe0
 80053b8:	438a      	bics	r2, r1
 80053ba:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	685a      	ldr	r2, [r3, #4]
 80053c0:	2382      	movs	r3, #130	; 0x82
 80053c2:	005b      	lsls	r3, r3, #1
 80053c4:	429a      	cmp	r2, r3
 80053c6:	d113      	bne.n	80053f0 <SPI_WaitFlagStateUntilTimeout+0x98>
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	689a      	ldr	r2, [r3, #8]
 80053cc:	2380      	movs	r3, #128	; 0x80
 80053ce:	021b      	lsls	r3, r3, #8
 80053d0:	429a      	cmp	r2, r3
 80053d2:	d005      	beq.n	80053e0 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	689a      	ldr	r2, [r3, #8]
 80053d8:	2380      	movs	r3, #128	; 0x80
 80053da:	00db      	lsls	r3, r3, #3
 80053dc:	429a      	cmp	r2, r3
 80053de:	d107      	bne.n	80053f0 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	681a      	ldr	r2, [r3, #0]
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	2140      	movs	r1, #64	; 0x40
 80053ec:	438a      	bics	r2, r1
 80053ee:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80053f4:	2380      	movs	r3, #128	; 0x80
 80053f6:	019b      	lsls	r3, r3, #6
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d110      	bne.n	800541e <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	681a      	ldr	r2, [r3, #0]
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	491a      	ldr	r1, [pc, #104]	; (8005470 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8005408:	400a      	ands	r2, r1
 800540a:	601a      	str	r2, [r3, #0]
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	681a      	ldr	r2, [r3, #0]
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	2180      	movs	r1, #128	; 0x80
 8005418:	0189      	lsls	r1, r1, #6
 800541a:	430a      	orrs	r2, r1
 800541c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	225d      	movs	r2, #93	; 0x5d
 8005422:	2101      	movs	r1, #1
 8005424:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	225c      	movs	r2, #92	; 0x5c
 800542a:	2100      	movs	r1, #0
 800542c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800542e:	2303      	movs	r3, #3
 8005430:	e017      	b.n	8005462 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005432:	697b      	ldr	r3, [r7, #20]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d101      	bne.n	800543c <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8005438:	2300      	movs	r3, #0
 800543a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	3b01      	subs	r3, #1
 8005440:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	68ba      	ldr	r2, [r7, #8]
 800544a:	4013      	ands	r3, r2
 800544c:	68ba      	ldr	r2, [r7, #8]
 800544e:	1ad3      	subs	r3, r2, r3
 8005450:	425a      	negs	r2, r3
 8005452:	4153      	adcs	r3, r2
 8005454:	b2db      	uxtb	r3, r3
 8005456:	001a      	movs	r2, r3
 8005458:	1dfb      	adds	r3, r7, #7
 800545a:	781b      	ldrb	r3, [r3, #0]
 800545c:	429a      	cmp	r2, r3
 800545e:	d197      	bne.n	8005390 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005460:	2300      	movs	r3, #0
}
 8005462:	0018      	movs	r0, r3
 8005464:	46bd      	mov	sp, r7
 8005466:	b008      	add	sp, #32
 8005468:	bd80      	pop	{r7, pc}
 800546a:	46c0      	nop			; (mov r8, r8)
 800546c:	20000000 	.word	0x20000000
 8005470:	ffffdfff 	.word	0xffffdfff

08005474 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b08a      	sub	sp, #40	; 0x28
 8005478:	af00      	add	r7, sp, #0
 800547a:	60f8      	str	r0, [r7, #12]
 800547c:	60b9      	str	r1, [r7, #8]
 800547e:	607a      	str	r2, [r7, #4]
 8005480:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005482:	2317      	movs	r3, #23
 8005484:	18fb      	adds	r3, r7, r3
 8005486:	2200      	movs	r2, #0
 8005488:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800548a:	f7fd fa45 	bl	8002918 <HAL_GetTick>
 800548e:	0002      	movs	r2, r0
 8005490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005492:	1a9b      	subs	r3, r3, r2
 8005494:	683a      	ldr	r2, [r7, #0]
 8005496:	18d3      	adds	r3, r2, r3
 8005498:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800549a:	f7fd fa3d 	bl	8002918 <HAL_GetTick>
 800549e:	0003      	movs	r3, r0
 80054a0:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	330c      	adds	r3, #12
 80054a8:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80054aa:	4b41      	ldr	r3, [pc, #260]	; (80055b0 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 80054ac:	681a      	ldr	r2, [r3, #0]
 80054ae:	0013      	movs	r3, r2
 80054b0:	009b      	lsls	r3, r3, #2
 80054b2:	189b      	adds	r3, r3, r2
 80054b4:	00da      	lsls	r2, r3, #3
 80054b6:	1ad3      	subs	r3, r2, r3
 80054b8:	0d1b      	lsrs	r3, r3, #20
 80054ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054bc:	4353      	muls	r3, r2
 80054be:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80054c0:	e068      	b.n	8005594 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80054c2:	68ba      	ldr	r2, [r7, #8]
 80054c4:	23c0      	movs	r3, #192	; 0xc0
 80054c6:	00db      	lsls	r3, r3, #3
 80054c8:	429a      	cmp	r2, r3
 80054ca:	d10a      	bne.n	80054e2 <SPI_WaitFifoStateUntilTimeout+0x6e>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d107      	bne.n	80054e2 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80054d2:	69fb      	ldr	r3, [r7, #28]
 80054d4:	781b      	ldrb	r3, [r3, #0]
 80054d6:	b2da      	uxtb	r2, r3
 80054d8:	2117      	movs	r1, #23
 80054da:	187b      	adds	r3, r7, r1
 80054dc:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80054de:	187b      	adds	r3, r7, r1
 80054e0:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	3301      	adds	r3, #1
 80054e6:	d055      	beq.n	8005594 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80054e8:	f7fd fa16 	bl	8002918 <HAL_GetTick>
 80054ec:	0002      	movs	r2, r0
 80054ee:	6a3b      	ldr	r3, [r7, #32]
 80054f0:	1ad3      	subs	r3, r2, r3
 80054f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054f4:	429a      	cmp	r2, r3
 80054f6:	d902      	bls.n	80054fe <SPI_WaitFifoStateUntilTimeout+0x8a>
 80054f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d142      	bne.n	8005584 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	685a      	ldr	r2, [r3, #4]
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	21e0      	movs	r1, #224	; 0xe0
 800550a:	438a      	bics	r2, r1
 800550c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	685a      	ldr	r2, [r3, #4]
 8005512:	2382      	movs	r3, #130	; 0x82
 8005514:	005b      	lsls	r3, r3, #1
 8005516:	429a      	cmp	r2, r3
 8005518:	d113      	bne.n	8005542 <SPI_WaitFifoStateUntilTimeout+0xce>
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	689a      	ldr	r2, [r3, #8]
 800551e:	2380      	movs	r3, #128	; 0x80
 8005520:	021b      	lsls	r3, r3, #8
 8005522:	429a      	cmp	r2, r3
 8005524:	d005      	beq.n	8005532 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	689a      	ldr	r2, [r3, #8]
 800552a:	2380      	movs	r3, #128	; 0x80
 800552c:	00db      	lsls	r3, r3, #3
 800552e:	429a      	cmp	r2, r3
 8005530:	d107      	bne.n	8005542 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	681a      	ldr	r2, [r3, #0]
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	2140      	movs	r1, #64	; 0x40
 800553e:	438a      	bics	r2, r1
 8005540:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005546:	2380      	movs	r3, #128	; 0x80
 8005548:	019b      	lsls	r3, r3, #6
 800554a:	429a      	cmp	r2, r3
 800554c:	d110      	bne.n	8005570 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	681a      	ldr	r2, [r3, #0]
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4916      	ldr	r1, [pc, #88]	; (80055b4 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800555a:	400a      	ands	r2, r1
 800555c:	601a      	str	r2, [r3, #0]
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	681a      	ldr	r2, [r3, #0]
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	2180      	movs	r1, #128	; 0x80
 800556a:	0189      	lsls	r1, r1, #6
 800556c:	430a      	orrs	r2, r1
 800556e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	225d      	movs	r2, #93	; 0x5d
 8005574:	2101      	movs	r1, #1
 8005576:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	225c      	movs	r2, #92	; 0x5c
 800557c:	2100      	movs	r1, #0
 800557e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005580:	2303      	movs	r3, #3
 8005582:	e010      	b.n	80055a6 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005584:	69bb      	ldr	r3, [r7, #24]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d101      	bne.n	800558e <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 800558a:	2300      	movs	r3, #0
 800558c:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 800558e:	69bb      	ldr	r3, [r7, #24]
 8005590:	3b01      	subs	r3, #1
 8005592:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	68ba      	ldr	r2, [r7, #8]
 800559c:	4013      	ands	r3, r2
 800559e:	687a      	ldr	r2, [r7, #4]
 80055a0:	429a      	cmp	r2, r3
 80055a2:	d18e      	bne.n	80054c2 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 80055a4:	2300      	movs	r3, #0
}
 80055a6:	0018      	movs	r0, r3
 80055a8:	46bd      	mov	sp, r7
 80055aa:	b00a      	add	sp, #40	; 0x28
 80055ac:	bd80      	pop	{r7, pc}
 80055ae:	46c0      	nop			; (mov r8, r8)
 80055b0:	20000000 	.word	0x20000000
 80055b4:	ffffdfff 	.word	0xffffdfff

080055b8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b086      	sub	sp, #24
 80055bc:	af02      	add	r7, sp, #8
 80055be:	60f8      	str	r0, [r7, #12]
 80055c0:	60b9      	str	r1, [r7, #8]
 80055c2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	685a      	ldr	r2, [r3, #4]
 80055c8:	2382      	movs	r3, #130	; 0x82
 80055ca:	005b      	lsls	r3, r3, #1
 80055cc:	429a      	cmp	r2, r3
 80055ce:	d113      	bne.n	80055f8 <SPI_EndRxTransaction+0x40>
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	689a      	ldr	r2, [r3, #8]
 80055d4:	2380      	movs	r3, #128	; 0x80
 80055d6:	021b      	lsls	r3, r3, #8
 80055d8:	429a      	cmp	r2, r3
 80055da:	d005      	beq.n	80055e8 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	689a      	ldr	r2, [r3, #8]
 80055e0:	2380      	movs	r3, #128	; 0x80
 80055e2:	00db      	lsls	r3, r3, #3
 80055e4:	429a      	cmp	r2, r3
 80055e6:	d107      	bne.n	80055f8 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	681a      	ldr	r2, [r3, #0]
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	2140      	movs	r1, #64	; 0x40
 80055f4:	438a      	bics	r2, r1
 80055f6:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80055f8:	68ba      	ldr	r2, [r7, #8]
 80055fa:	68f8      	ldr	r0, [r7, #12]
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	9300      	str	r3, [sp, #0]
 8005600:	0013      	movs	r3, r2
 8005602:	2200      	movs	r2, #0
 8005604:	2180      	movs	r1, #128	; 0x80
 8005606:	f7ff fea7 	bl	8005358 <SPI_WaitFlagStateUntilTimeout>
 800560a:	1e03      	subs	r3, r0, #0
 800560c:	d007      	beq.n	800561e <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005612:	2220      	movs	r2, #32
 8005614:	431a      	orrs	r2, r3
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800561a:	2303      	movs	r3, #3
 800561c:	e026      	b.n	800566c <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	685a      	ldr	r2, [r3, #4]
 8005622:	2382      	movs	r3, #130	; 0x82
 8005624:	005b      	lsls	r3, r3, #1
 8005626:	429a      	cmp	r2, r3
 8005628:	d11f      	bne.n	800566a <SPI_EndRxTransaction+0xb2>
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	689a      	ldr	r2, [r3, #8]
 800562e:	2380      	movs	r3, #128	; 0x80
 8005630:	021b      	lsls	r3, r3, #8
 8005632:	429a      	cmp	r2, r3
 8005634:	d005      	beq.n	8005642 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	689a      	ldr	r2, [r3, #8]
 800563a:	2380      	movs	r3, #128	; 0x80
 800563c:	00db      	lsls	r3, r3, #3
 800563e:	429a      	cmp	r2, r3
 8005640:	d113      	bne.n	800566a <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005642:	68ba      	ldr	r2, [r7, #8]
 8005644:	23c0      	movs	r3, #192	; 0xc0
 8005646:	00d9      	lsls	r1, r3, #3
 8005648:	68f8      	ldr	r0, [r7, #12]
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	9300      	str	r3, [sp, #0]
 800564e:	0013      	movs	r3, r2
 8005650:	2200      	movs	r2, #0
 8005652:	f7ff ff0f 	bl	8005474 <SPI_WaitFifoStateUntilTimeout>
 8005656:	1e03      	subs	r3, r0, #0
 8005658:	d007      	beq.n	800566a <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800565e:	2220      	movs	r2, #32
 8005660:	431a      	orrs	r2, r3
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8005666:	2303      	movs	r3, #3
 8005668:	e000      	b.n	800566c <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 800566a:	2300      	movs	r3, #0
}
 800566c:	0018      	movs	r0, r3
 800566e:	46bd      	mov	sp, r7
 8005670:	b004      	add	sp, #16
 8005672:	bd80      	pop	{r7, pc}

08005674 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b086      	sub	sp, #24
 8005678:	af02      	add	r7, sp, #8
 800567a:	60f8      	str	r0, [r7, #12]
 800567c:	60b9      	str	r1, [r7, #8]
 800567e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005680:	68ba      	ldr	r2, [r7, #8]
 8005682:	23c0      	movs	r3, #192	; 0xc0
 8005684:	0159      	lsls	r1, r3, #5
 8005686:	68f8      	ldr	r0, [r7, #12]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	9300      	str	r3, [sp, #0]
 800568c:	0013      	movs	r3, r2
 800568e:	2200      	movs	r2, #0
 8005690:	f7ff fef0 	bl	8005474 <SPI_WaitFifoStateUntilTimeout>
 8005694:	1e03      	subs	r3, r0, #0
 8005696:	d007      	beq.n	80056a8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800569c:	2220      	movs	r2, #32
 800569e:	431a      	orrs	r2, r3
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80056a4:	2303      	movs	r3, #3
 80056a6:	e027      	b.n	80056f8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80056a8:	68ba      	ldr	r2, [r7, #8]
 80056aa:	68f8      	ldr	r0, [r7, #12]
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	9300      	str	r3, [sp, #0]
 80056b0:	0013      	movs	r3, r2
 80056b2:	2200      	movs	r2, #0
 80056b4:	2180      	movs	r1, #128	; 0x80
 80056b6:	f7ff fe4f 	bl	8005358 <SPI_WaitFlagStateUntilTimeout>
 80056ba:	1e03      	subs	r3, r0, #0
 80056bc:	d007      	beq.n	80056ce <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056c2:	2220      	movs	r2, #32
 80056c4:	431a      	orrs	r2, r3
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80056ca:	2303      	movs	r3, #3
 80056cc:	e014      	b.n	80056f8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80056ce:	68ba      	ldr	r2, [r7, #8]
 80056d0:	23c0      	movs	r3, #192	; 0xc0
 80056d2:	00d9      	lsls	r1, r3, #3
 80056d4:	68f8      	ldr	r0, [r7, #12]
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	9300      	str	r3, [sp, #0]
 80056da:	0013      	movs	r3, r2
 80056dc:	2200      	movs	r2, #0
 80056de:	f7ff fec9 	bl	8005474 <SPI_WaitFifoStateUntilTimeout>
 80056e2:	1e03      	subs	r3, r0, #0
 80056e4:	d007      	beq.n	80056f6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056ea:	2220      	movs	r2, #32
 80056ec:	431a      	orrs	r2, r3
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80056f2:	2303      	movs	r3, #3
 80056f4:	e000      	b.n	80056f8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80056f6:	2300      	movs	r3, #0
}
 80056f8:	0018      	movs	r0, r3
 80056fa:	46bd      	mov	sp, r7
 80056fc:	b004      	add	sp, #16
 80056fe:	bd80      	pop	{r7, pc}

08005700 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b082      	sub	sp, #8
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d101      	bne.n	8005712 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800570e:	2301      	movs	r3, #1
 8005710:	e04a      	b.n	80057a8 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	223d      	movs	r2, #61	; 0x3d
 8005716:	5c9b      	ldrb	r3, [r3, r2]
 8005718:	b2db      	uxtb	r3, r3
 800571a:	2b00      	cmp	r3, #0
 800571c:	d107      	bne.n	800572e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	223c      	movs	r2, #60	; 0x3c
 8005722:	2100      	movs	r1, #0
 8005724:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	0018      	movs	r0, r3
 800572a:	f7fc ff0f 	bl	800254c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	223d      	movs	r2, #61	; 0x3d
 8005732:	2102      	movs	r1, #2
 8005734:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	3304      	adds	r3, #4
 800573e:	0019      	movs	r1, r3
 8005740:	0010      	movs	r0, r2
 8005742:	f000 fb51 	bl	8005de8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2248      	movs	r2, #72	; 0x48
 800574a:	2101      	movs	r1, #1
 800574c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	223e      	movs	r2, #62	; 0x3e
 8005752:	2101      	movs	r1, #1
 8005754:	5499      	strb	r1, [r3, r2]
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	223f      	movs	r2, #63	; 0x3f
 800575a:	2101      	movs	r1, #1
 800575c:	5499      	strb	r1, [r3, r2]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2240      	movs	r2, #64	; 0x40
 8005762:	2101      	movs	r1, #1
 8005764:	5499      	strb	r1, [r3, r2]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2241      	movs	r2, #65	; 0x41
 800576a:	2101      	movs	r1, #1
 800576c:	5499      	strb	r1, [r3, r2]
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2242      	movs	r2, #66	; 0x42
 8005772:	2101      	movs	r1, #1
 8005774:	5499      	strb	r1, [r3, r2]
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2243      	movs	r2, #67	; 0x43
 800577a:	2101      	movs	r1, #1
 800577c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2244      	movs	r2, #68	; 0x44
 8005782:	2101      	movs	r1, #1
 8005784:	5499      	strb	r1, [r3, r2]
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2245      	movs	r2, #69	; 0x45
 800578a:	2101      	movs	r1, #1
 800578c:	5499      	strb	r1, [r3, r2]
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2246      	movs	r2, #70	; 0x46
 8005792:	2101      	movs	r1, #1
 8005794:	5499      	strb	r1, [r3, r2]
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2247      	movs	r2, #71	; 0x47
 800579a:	2101      	movs	r1, #1
 800579c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	223d      	movs	r2, #61	; 0x3d
 80057a2:	2101      	movs	r1, #1
 80057a4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80057a6:	2300      	movs	r3, #0
}
 80057a8:	0018      	movs	r0, r3
 80057aa:	46bd      	mov	sp, r7
 80057ac:	b002      	add	sp, #8
 80057ae:	bd80      	pop	{r7, pc}

080057b0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b084      	sub	sp, #16
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
 80057b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d108      	bne.n	80057d2 <HAL_TIM_PWM_Start+0x22>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	223e      	movs	r2, #62	; 0x3e
 80057c4:	5c9b      	ldrb	r3, [r3, r2]
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	3b01      	subs	r3, #1
 80057ca:	1e5a      	subs	r2, r3, #1
 80057cc:	4193      	sbcs	r3, r2
 80057ce:	b2db      	uxtb	r3, r3
 80057d0:	e037      	b.n	8005842 <HAL_TIM_PWM_Start+0x92>
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	2b04      	cmp	r3, #4
 80057d6:	d108      	bne.n	80057ea <HAL_TIM_PWM_Start+0x3a>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	223f      	movs	r2, #63	; 0x3f
 80057dc:	5c9b      	ldrb	r3, [r3, r2]
 80057de:	b2db      	uxtb	r3, r3
 80057e0:	3b01      	subs	r3, #1
 80057e2:	1e5a      	subs	r2, r3, #1
 80057e4:	4193      	sbcs	r3, r2
 80057e6:	b2db      	uxtb	r3, r3
 80057e8:	e02b      	b.n	8005842 <HAL_TIM_PWM_Start+0x92>
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	2b08      	cmp	r3, #8
 80057ee:	d108      	bne.n	8005802 <HAL_TIM_PWM_Start+0x52>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2240      	movs	r2, #64	; 0x40
 80057f4:	5c9b      	ldrb	r3, [r3, r2]
 80057f6:	b2db      	uxtb	r3, r3
 80057f8:	3b01      	subs	r3, #1
 80057fa:	1e5a      	subs	r2, r3, #1
 80057fc:	4193      	sbcs	r3, r2
 80057fe:	b2db      	uxtb	r3, r3
 8005800:	e01f      	b.n	8005842 <HAL_TIM_PWM_Start+0x92>
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	2b0c      	cmp	r3, #12
 8005806:	d108      	bne.n	800581a <HAL_TIM_PWM_Start+0x6a>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2241      	movs	r2, #65	; 0x41
 800580c:	5c9b      	ldrb	r3, [r3, r2]
 800580e:	b2db      	uxtb	r3, r3
 8005810:	3b01      	subs	r3, #1
 8005812:	1e5a      	subs	r2, r3, #1
 8005814:	4193      	sbcs	r3, r2
 8005816:	b2db      	uxtb	r3, r3
 8005818:	e013      	b.n	8005842 <HAL_TIM_PWM_Start+0x92>
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	2b10      	cmp	r3, #16
 800581e:	d108      	bne.n	8005832 <HAL_TIM_PWM_Start+0x82>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2242      	movs	r2, #66	; 0x42
 8005824:	5c9b      	ldrb	r3, [r3, r2]
 8005826:	b2db      	uxtb	r3, r3
 8005828:	3b01      	subs	r3, #1
 800582a:	1e5a      	subs	r2, r3, #1
 800582c:	4193      	sbcs	r3, r2
 800582e:	b2db      	uxtb	r3, r3
 8005830:	e007      	b.n	8005842 <HAL_TIM_PWM_Start+0x92>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2243      	movs	r2, #67	; 0x43
 8005836:	5c9b      	ldrb	r3, [r3, r2]
 8005838:	b2db      	uxtb	r3, r3
 800583a:	3b01      	subs	r3, #1
 800583c:	1e5a      	subs	r2, r3, #1
 800583e:	4193      	sbcs	r3, r2
 8005840:	b2db      	uxtb	r3, r3
 8005842:	2b00      	cmp	r3, #0
 8005844:	d001      	beq.n	800584a <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8005846:	2301      	movs	r3, #1
 8005848:	e07b      	b.n	8005942 <HAL_TIM_PWM_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d104      	bne.n	800585a <HAL_TIM_PWM_Start+0xaa>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	223e      	movs	r2, #62	; 0x3e
 8005854:	2102      	movs	r1, #2
 8005856:	5499      	strb	r1, [r3, r2]
 8005858:	e023      	b.n	80058a2 <HAL_TIM_PWM_Start+0xf2>
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	2b04      	cmp	r3, #4
 800585e:	d104      	bne.n	800586a <HAL_TIM_PWM_Start+0xba>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	223f      	movs	r2, #63	; 0x3f
 8005864:	2102      	movs	r1, #2
 8005866:	5499      	strb	r1, [r3, r2]
 8005868:	e01b      	b.n	80058a2 <HAL_TIM_PWM_Start+0xf2>
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	2b08      	cmp	r3, #8
 800586e:	d104      	bne.n	800587a <HAL_TIM_PWM_Start+0xca>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2240      	movs	r2, #64	; 0x40
 8005874:	2102      	movs	r1, #2
 8005876:	5499      	strb	r1, [r3, r2]
 8005878:	e013      	b.n	80058a2 <HAL_TIM_PWM_Start+0xf2>
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	2b0c      	cmp	r3, #12
 800587e:	d104      	bne.n	800588a <HAL_TIM_PWM_Start+0xda>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2241      	movs	r2, #65	; 0x41
 8005884:	2102      	movs	r1, #2
 8005886:	5499      	strb	r1, [r3, r2]
 8005888:	e00b      	b.n	80058a2 <HAL_TIM_PWM_Start+0xf2>
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	2b10      	cmp	r3, #16
 800588e:	d104      	bne.n	800589a <HAL_TIM_PWM_Start+0xea>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2242      	movs	r2, #66	; 0x42
 8005894:	2102      	movs	r1, #2
 8005896:	5499      	strb	r1, [r3, r2]
 8005898:	e003      	b.n	80058a2 <HAL_TIM_PWM_Start+0xf2>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2243      	movs	r2, #67	; 0x43
 800589e:	2102      	movs	r1, #2
 80058a0:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	6839      	ldr	r1, [r7, #0]
 80058a8:	2201      	movs	r2, #1
 80058aa:	0018      	movs	r0, r3
 80058ac:	f000 fda4 	bl	80063f8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	4a25      	ldr	r2, [pc, #148]	; (800594c <HAL_TIM_PWM_Start+0x19c>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d009      	beq.n	80058ce <HAL_TIM_PWM_Start+0x11e>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	4a24      	ldr	r2, [pc, #144]	; (8005950 <HAL_TIM_PWM_Start+0x1a0>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d004      	beq.n	80058ce <HAL_TIM_PWM_Start+0x11e>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4a22      	ldr	r2, [pc, #136]	; (8005954 <HAL_TIM_PWM_Start+0x1a4>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d101      	bne.n	80058d2 <HAL_TIM_PWM_Start+0x122>
 80058ce:	2301      	movs	r3, #1
 80058d0:	e000      	b.n	80058d4 <HAL_TIM_PWM_Start+0x124>
 80058d2:	2300      	movs	r3, #0
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d008      	beq.n	80058ea <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	2180      	movs	r1, #128	; 0x80
 80058e4:	0209      	lsls	r1, r1, #8
 80058e6:	430a      	orrs	r2, r1
 80058e8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4a17      	ldr	r2, [pc, #92]	; (800594c <HAL_TIM_PWM_Start+0x19c>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d004      	beq.n	80058fe <HAL_TIM_PWM_Start+0x14e>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	4a17      	ldr	r2, [pc, #92]	; (8005958 <HAL_TIM_PWM_Start+0x1a8>)
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d116      	bne.n	800592c <HAL_TIM_PWM_Start+0x17c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	689b      	ldr	r3, [r3, #8]
 8005904:	4a15      	ldr	r2, [pc, #84]	; (800595c <HAL_TIM_PWM_Start+0x1ac>)
 8005906:	4013      	ands	r3, r2
 8005908:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	2b06      	cmp	r3, #6
 800590e:	d016      	beq.n	800593e <HAL_TIM_PWM_Start+0x18e>
 8005910:	68fa      	ldr	r2, [r7, #12]
 8005912:	2380      	movs	r3, #128	; 0x80
 8005914:	025b      	lsls	r3, r3, #9
 8005916:	429a      	cmp	r2, r3
 8005918:	d011      	beq.n	800593e <HAL_TIM_PWM_Start+0x18e>
    {
      __HAL_TIM_ENABLE(htim);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	2101      	movs	r1, #1
 8005926:	430a      	orrs	r2, r1
 8005928:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800592a:	e008      	b.n	800593e <HAL_TIM_PWM_Start+0x18e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	2101      	movs	r1, #1
 8005938:	430a      	orrs	r2, r1
 800593a:	601a      	str	r2, [r3, #0]
 800593c:	e000      	b.n	8005940 <HAL_TIM_PWM_Start+0x190>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800593e:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8005940:	2300      	movs	r3, #0
}
 8005942:	0018      	movs	r0, r3
 8005944:	46bd      	mov	sp, r7
 8005946:	b004      	add	sp, #16
 8005948:	bd80      	pop	{r7, pc}
 800594a:	46c0      	nop			; (mov r8, r8)
 800594c:	40012c00 	.word	0x40012c00
 8005950:	40014400 	.word	0x40014400
 8005954:	40014800 	.word	0x40014800
 8005958:	40000400 	.word	0x40000400
 800595c:	00010007 	.word	0x00010007

08005960 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b086      	sub	sp, #24
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
 8005968:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d101      	bne.n	8005974 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005970:	2301      	movs	r3, #1
 8005972:	e090      	b.n	8005a96 <HAL_TIM_Encoder_Init+0x136>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	223d      	movs	r2, #61	; 0x3d
 8005978:	5c9b      	ldrb	r3, [r3, r2]
 800597a:	b2db      	uxtb	r3, r3
 800597c:	2b00      	cmp	r3, #0
 800597e:	d107      	bne.n	8005990 <HAL_TIM_Encoder_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	223c      	movs	r2, #60	; 0x3c
 8005984:	2100      	movs	r1, #0
 8005986:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	0018      	movs	r0, r3
 800598c:	f7fc fd6e 	bl	800246c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	223d      	movs	r2, #61	; 0x3d
 8005994:	2102      	movs	r1, #2
 8005996:	5499      	strb	r1, [r3, r2]

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	689a      	ldr	r2, [r3, #8]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	493f      	ldr	r1, [pc, #252]	; (8005aa0 <HAL_TIM_Encoder_Init+0x140>)
 80059a4:	400a      	ands	r2, r1
 80059a6:	609a      	str	r2, [r3, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681a      	ldr	r2, [r3, #0]
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	3304      	adds	r3, #4
 80059b0:	0019      	movs	r1, r3
 80059b2:	0010      	movs	r0, r2
 80059b4:	f000 fa18 	bl	8005de8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	689b      	ldr	r3, [r3, #8]
 80059be:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	699b      	ldr	r3, [r3, #24]
 80059c6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	6a1b      	ldr	r3, [r3, #32]
 80059ce:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	697a      	ldr	r2, [r7, #20]
 80059d6:	4313      	orrs	r3, r2
 80059d8:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80059da:	693b      	ldr	r3, [r7, #16]
 80059dc:	4a31      	ldr	r2, [pc, #196]	; (8005aa4 <HAL_TIM_Encoder_Init+0x144>)
 80059de:	4013      	ands	r3, r2
 80059e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	689a      	ldr	r2, [r3, #8]
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	699b      	ldr	r3, [r3, #24]
 80059ea:	021b      	lsls	r3, r3, #8
 80059ec:	4313      	orrs	r3, r2
 80059ee:	693a      	ldr	r2, [r7, #16]
 80059f0:	4313      	orrs	r3, r2
 80059f2:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	4a2c      	ldr	r2, [pc, #176]	; (8005aa8 <HAL_TIM_Encoder_Init+0x148>)
 80059f8:	4013      	ands	r3, r2
 80059fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80059fc:	693b      	ldr	r3, [r7, #16]
 80059fe:	4a2b      	ldr	r2, [pc, #172]	; (8005aac <HAL_TIM_Encoder_Init+0x14c>)
 8005a00:	4013      	ands	r3, r2
 8005a02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	68da      	ldr	r2, [r3, #12]
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	69db      	ldr	r3, [r3, #28]
 8005a0c:	021b      	lsls	r3, r3, #8
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	693a      	ldr	r2, [r7, #16]
 8005a12:	4313      	orrs	r3, r2
 8005a14:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	691b      	ldr	r3, [r3, #16]
 8005a1a:	011a      	lsls	r2, r3, #4
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	6a1b      	ldr	r3, [r3, #32]
 8005a20:	031b      	lsls	r3, r3, #12
 8005a22:	4313      	orrs	r3, r2
 8005a24:	693a      	ldr	r2, [r7, #16]
 8005a26:	4313      	orrs	r3, r2
 8005a28:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2222      	movs	r2, #34	; 0x22
 8005a2e:	4393      	bics	r3, r2
 8005a30:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	2288      	movs	r2, #136	; 0x88
 8005a36:	4393      	bics	r3, r2
 8005a38:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	685a      	ldr	r2, [r3, #4]
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	695b      	ldr	r3, [r3, #20]
 8005a42:	011b      	lsls	r3, r3, #4
 8005a44:	4313      	orrs	r3, r2
 8005a46:	68fa      	ldr	r2, [r7, #12]
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	697a      	ldr	r2, [r7, #20]
 8005a52:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	693a      	ldr	r2, [r7, #16]
 8005a5a:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	68fa      	ldr	r2, [r7, #12]
 8005a62:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2248      	movs	r2, #72	; 0x48
 8005a68:	2101      	movs	r1, #1
 8005a6a:	5499      	strb	r1, [r3, r2]

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	223e      	movs	r2, #62	; 0x3e
 8005a70:	2101      	movs	r1, #1
 8005a72:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	223f      	movs	r2, #63	; 0x3f
 8005a78:	2101      	movs	r1, #1
 8005a7a:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2244      	movs	r2, #68	; 0x44
 8005a80:	2101      	movs	r1, #1
 8005a82:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2245      	movs	r2, #69	; 0x45
 8005a88:	2101      	movs	r1, #1
 8005a8a:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	223d      	movs	r2, #61	; 0x3d
 8005a90:	2101      	movs	r1, #1
 8005a92:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005a94:	2300      	movs	r3, #0
}
 8005a96:	0018      	movs	r0, r3
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	b006      	add	sp, #24
 8005a9c:	bd80      	pop	{r7, pc}
 8005a9e:	46c0      	nop			; (mov r8, r8)
 8005aa0:	fffebff8 	.word	0xfffebff8
 8005aa4:	fffffcfc 	.word	0xfffffcfc
 8005aa8:	fffff3f3 	.word	0xfffff3f3
 8005aac:	ffff0f0f 	.word	0xffff0f0f

08005ab0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b084      	sub	sp, #16
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
 8005ab8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005aba:	230f      	movs	r3, #15
 8005abc:	18fb      	adds	r3, r7, r3
 8005abe:	687a      	ldr	r2, [r7, #4]
 8005ac0:	213e      	movs	r1, #62	; 0x3e
 8005ac2:	5c52      	ldrb	r2, [r2, r1]
 8005ac4:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005ac6:	230e      	movs	r3, #14
 8005ac8:	18fb      	adds	r3, r7, r3
 8005aca:	687a      	ldr	r2, [r7, #4]
 8005acc:	213f      	movs	r1, #63	; 0x3f
 8005ace:	5c52      	ldrb	r2, [r2, r1]
 8005ad0:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005ad2:	230d      	movs	r3, #13
 8005ad4:	18fb      	adds	r3, r7, r3
 8005ad6:	687a      	ldr	r2, [r7, #4]
 8005ad8:	2144      	movs	r1, #68	; 0x44
 8005ada:	5c52      	ldrb	r2, [r2, r1]
 8005adc:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005ade:	230c      	movs	r3, #12
 8005ae0:	18fb      	adds	r3, r7, r3
 8005ae2:	687a      	ldr	r2, [r7, #4]
 8005ae4:	2145      	movs	r1, #69	; 0x45
 8005ae6:	5c52      	ldrb	r2, [r2, r1]
 8005ae8:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d114      	bne.n	8005b1a <HAL_TIM_Encoder_Start+0x6a>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005af0:	230f      	movs	r3, #15
 8005af2:	18fb      	adds	r3, r7, r3
 8005af4:	781b      	ldrb	r3, [r3, #0]
 8005af6:	2b01      	cmp	r3, #1
 8005af8:	d104      	bne.n	8005b04 <HAL_TIM_Encoder_Start+0x54>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005afa:	230d      	movs	r3, #13
 8005afc:	18fb      	adds	r3, r7, r3
 8005afe:	781b      	ldrb	r3, [r3, #0]
 8005b00:	2b01      	cmp	r3, #1
 8005b02:	d001      	beq.n	8005b08 <HAL_TIM_Encoder_Start+0x58>
    {
      return HAL_ERROR;
 8005b04:	2301      	movs	r3, #1
 8005b06:	e074      	b.n	8005bf2 <HAL_TIM_Encoder_Start+0x142>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	223e      	movs	r2, #62	; 0x3e
 8005b0c:	2102      	movs	r1, #2
 8005b0e:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2244      	movs	r2, #68	; 0x44
 8005b14:	2102      	movs	r1, #2
 8005b16:	5499      	strb	r1, [r3, r2]
 8005b18:	e03d      	b.n	8005b96 <HAL_TIM_Encoder_Start+0xe6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	2b04      	cmp	r3, #4
 8005b1e:	d114      	bne.n	8005b4a <HAL_TIM_Encoder_Start+0x9a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005b20:	230e      	movs	r3, #14
 8005b22:	18fb      	adds	r3, r7, r3
 8005b24:	781b      	ldrb	r3, [r3, #0]
 8005b26:	2b01      	cmp	r3, #1
 8005b28:	d104      	bne.n	8005b34 <HAL_TIM_Encoder_Start+0x84>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005b2a:	230c      	movs	r3, #12
 8005b2c:	18fb      	adds	r3, r7, r3
 8005b2e:	781b      	ldrb	r3, [r3, #0]
 8005b30:	2b01      	cmp	r3, #1
 8005b32:	d001      	beq.n	8005b38 <HAL_TIM_Encoder_Start+0x88>
    {
      return HAL_ERROR;
 8005b34:	2301      	movs	r3, #1
 8005b36:	e05c      	b.n	8005bf2 <HAL_TIM_Encoder_Start+0x142>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	223f      	movs	r2, #63	; 0x3f
 8005b3c:	2102      	movs	r1, #2
 8005b3e:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2245      	movs	r2, #69	; 0x45
 8005b44:	2102      	movs	r1, #2
 8005b46:	5499      	strb	r1, [r3, r2]
 8005b48:	e025      	b.n	8005b96 <HAL_TIM_Encoder_Start+0xe6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005b4a:	230f      	movs	r3, #15
 8005b4c:	18fb      	adds	r3, r7, r3
 8005b4e:	781b      	ldrb	r3, [r3, #0]
 8005b50:	2b01      	cmp	r3, #1
 8005b52:	d10e      	bne.n	8005b72 <HAL_TIM_Encoder_Start+0xc2>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005b54:	230e      	movs	r3, #14
 8005b56:	18fb      	adds	r3, r7, r3
 8005b58:	781b      	ldrb	r3, [r3, #0]
 8005b5a:	2b01      	cmp	r3, #1
 8005b5c:	d109      	bne.n	8005b72 <HAL_TIM_Encoder_Start+0xc2>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005b5e:	230d      	movs	r3, #13
 8005b60:	18fb      	adds	r3, r7, r3
 8005b62:	781b      	ldrb	r3, [r3, #0]
 8005b64:	2b01      	cmp	r3, #1
 8005b66:	d104      	bne.n	8005b72 <HAL_TIM_Encoder_Start+0xc2>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005b68:	230c      	movs	r3, #12
 8005b6a:	18fb      	adds	r3, r7, r3
 8005b6c:	781b      	ldrb	r3, [r3, #0]
 8005b6e:	2b01      	cmp	r3, #1
 8005b70:	d001      	beq.n	8005b76 <HAL_TIM_Encoder_Start+0xc6>
    {
      return HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	e03d      	b.n	8005bf2 <HAL_TIM_Encoder_Start+0x142>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	223e      	movs	r2, #62	; 0x3e
 8005b7a:	2102      	movs	r1, #2
 8005b7c:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	223f      	movs	r2, #63	; 0x3f
 8005b82:	2102      	movs	r1, #2
 8005b84:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2244      	movs	r2, #68	; 0x44
 8005b8a:	2102      	movs	r1, #2
 8005b8c:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2245      	movs	r2, #69	; 0x45
 8005b92:	2102      	movs	r1, #2
 8005b94:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d002      	beq.n	8005ba2 <HAL_TIM_Encoder_Start+0xf2>
 8005b9c:	2b04      	cmp	r3, #4
 8005b9e:	d008      	beq.n	8005bb2 <HAL_TIM_Encoder_Start+0x102>
 8005ba0:	e00f      	b.n	8005bc2 <HAL_TIM_Encoder_Start+0x112>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	2100      	movs	r1, #0
 8005baa:	0018      	movs	r0, r3
 8005bac:	f000 fc24 	bl	80063f8 <TIM_CCxChannelCmd>
      break;
 8005bb0:	e016      	b.n	8005be0 <HAL_TIM_Encoder_Start+0x130>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	2104      	movs	r1, #4
 8005bba:	0018      	movs	r0, r3
 8005bbc:	f000 fc1c 	bl	80063f8 <TIM_CCxChannelCmd>
      break;
 8005bc0:	e00e      	b.n	8005be0 <HAL_TIM_Encoder_Start+0x130>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	2100      	movs	r1, #0
 8005bca:	0018      	movs	r0, r3
 8005bcc:	f000 fc14 	bl	80063f8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	2201      	movs	r2, #1
 8005bd6:	2104      	movs	r1, #4
 8005bd8:	0018      	movs	r0, r3
 8005bda:	f000 fc0d 	bl	80063f8 <TIM_CCxChannelCmd>
      break;
 8005bde:	46c0      	nop			; (mov r8, r8)
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	681a      	ldr	r2, [r3, #0]
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	2101      	movs	r1, #1
 8005bec:	430a      	orrs	r2, r1
 8005bee:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005bf0:	2300      	movs	r3, #0
}
 8005bf2:	0018      	movs	r0, r3
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	b004      	add	sp, #16
 8005bf8:	bd80      	pop	{r7, pc}
	...

08005bfc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b084      	sub	sp, #16
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	60f8      	str	r0, [r7, #12]
 8005c04:	60b9      	str	r1, [r7, #8]
 8005c06:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	223c      	movs	r2, #60	; 0x3c
 8005c0c:	5c9b      	ldrb	r3, [r3, r2]
 8005c0e:	2b01      	cmp	r3, #1
 8005c10:	d101      	bne.n	8005c16 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005c12:	2302      	movs	r3, #2
 8005c14:	e0df      	b.n	8005dd6 <HAL_TIM_PWM_ConfigChannel+0x1da>
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	223c      	movs	r2, #60	; 0x3c
 8005c1a:	2101      	movs	r1, #1
 8005c1c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2b14      	cmp	r3, #20
 8005c22:	d900      	bls.n	8005c26 <HAL_TIM_PWM_ConfigChannel+0x2a>
 8005c24:	e0d1      	b.n	8005dca <HAL_TIM_PWM_ConfigChannel+0x1ce>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	009a      	lsls	r2, r3, #2
 8005c2a:	4b6d      	ldr	r3, [pc, #436]	; (8005de0 <HAL_TIM_PWM_ConfigChannel+0x1e4>)
 8005c2c:	18d3      	adds	r3, r2, r3
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	68ba      	ldr	r2, [r7, #8]
 8005c38:	0011      	movs	r1, r2
 8005c3a:	0018      	movs	r0, r3
 8005c3c:	f000 f940 	bl	8005ec0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	699a      	ldr	r2, [r3, #24]
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	2108      	movs	r1, #8
 8005c4c:	430a      	orrs	r2, r1
 8005c4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	699a      	ldr	r2, [r3, #24]
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	2104      	movs	r1, #4
 8005c5c:	438a      	bics	r2, r1
 8005c5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	6999      	ldr	r1, [r3, #24]
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	691a      	ldr	r2, [r3, #16]
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	430a      	orrs	r2, r1
 8005c70:	619a      	str	r2, [r3, #24]
      break;
 8005c72:	e0ab      	b.n	8005dcc <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	68ba      	ldr	r2, [r7, #8]
 8005c7a:	0011      	movs	r1, r2
 8005c7c:	0018      	movs	r0, r3
 8005c7e:	f000 f99f 	bl	8005fc0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	699a      	ldr	r2, [r3, #24]
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	2180      	movs	r1, #128	; 0x80
 8005c8e:	0109      	lsls	r1, r1, #4
 8005c90:	430a      	orrs	r2, r1
 8005c92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	699a      	ldr	r2, [r3, #24]
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	4951      	ldr	r1, [pc, #324]	; (8005de4 <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 8005ca0:	400a      	ands	r2, r1
 8005ca2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	6999      	ldr	r1, [r3, #24]
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	691b      	ldr	r3, [r3, #16]
 8005cae:	021a      	lsls	r2, r3, #8
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	430a      	orrs	r2, r1
 8005cb6:	619a      	str	r2, [r3, #24]
      break;
 8005cb8:	e088      	b.n	8005dcc <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	68ba      	ldr	r2, [r7, #8]
 8005cc0:	0011      	movs	r1, r2
 8005cc2:	0018      	movs	r0, r3
 8005cc4:	f000 f9fa 	bl	80060bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	69da      	ldr	r2, [r3, #28]
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	2108      	movs	r1, #8
 8005cd4:	430a      	orrs	r2, r1
 8005cd6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	69da      	ldr	r2, [r3, #28]
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	2104      	movs	r1, #4
 8005ce4:	438a      	bics	r2, r1
 8005ce6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	69d9      	ldr	r1, [r3, #28]
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	691a      	ldr	r2, [r3, #16]
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	430a      	orrs	r2, r1
 8005cf8:	61da      	str	r2, [r3, #28]
      break;
 8005cfa:	e067      	b.n	8005dcc <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	68ba      	ldr	r2, [r7, #8]
 8005d02:	0011      	movs	r1, r2
 8005d04:	0018      	movs	r0, r3
 8005d06:	f000 fa5b 	bl	80061c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	69da      	ldr	r2, [r3, #28]
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	2180      	movs	r1, #128	; 0x80
 8005d16:	0109      	lsls	r1, r1, #4
 8005d18:	430a      	orrs	r2, r1
 8005d1a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	69da      	ldr	r2, [r3, #28]
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	492f      	ldr	r1, [pc, #188]	; (8005de4 <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 8005d28:	400a      	ands	r2, r1
 8005d2a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	69d9      	ldr	r1, [r3, #28]
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	691b      	ldr	r3, [r3, #16]
 8005d36:	021a      	lsls	r2, r3, #8
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	430a      	orrs	r2, r1
 8005d3e:	61da      	str	r2, [r3, #28]
      break;
 8005d40:	e044      	b.n	8005dcc <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	68ba      	ldr	r2, [r7, #8]
 8005d48:	0011      	movs	r1, r2
 8005d4a:	0018      	movs	r0, r3
 8005d4c:	f000 fa9c 	bl	8006288 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	2108      	movs	r1, #8
 8005d5c:	430a      	orrs	r2, r1
 8005d5e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	2104      	movs	r1, #4
 8005d6c:	438a      	bics	r2, r1
 8005d6e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	691a      	ldr	r2, [r3, #16]
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	430a      	orrs	r2, r1
 8005d80:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005d82:	e023      	b.n	8005dcc <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	68ba      	ldr	r2, [r7, #8]
 8005d8a:	0011      	movs	r1, r2
 8005d8c:	0018      	movs	r0, r3
 8005d8e:	f000 fad5 	bl	800633c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	2180      	movs	r1, #128	; 0x80
 8005d9e:	0109      	lsls	r1, r1, #4
 8005da0:	430a      	orrs	r2, r1
 8005da2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	490d      	ldr	r1, [pc, #52]	; (8005de4 <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 8005db0:	400a      	ands	r2, r1
 8005db2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	691b      	ldr	r3, [r3, #16]
 8005dbe:	021a      	lsls	r2, r3, #8
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	430a      	orrs	r2, r1
 8005dc6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005dc8:	e000      	b.n	8005dcc <HAL_TIM_PWM_ConfigChannel+0x1d0>
    }

    default:
      break;
 8005dca:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	223c      	movs	r2, #60	; 0x3c
 8005dd0:	2100      	movs	r1, #0
 8005dd2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005dd4:	2300      	movs	r3, #0
}
 8005dd6:	0018      	movs	r0, r3
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	b004      	add	sp, #16
 8005ddc:	bd80      	pop	{r7, pc}
 8005dde:	46c0      	nop			; (mov r8, r8)
 8005de0:	08007dd4 	.word	0x08007dd4
 8005de4:	fffffbff 	.word	0xfffffbff

08005de8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b084      	sub	sp, #16
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
 8005df0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	4a2b      	ldr	r2, [pc, #172]	; (8005ea8 <TIM_Base_SetConfig+0xc0>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d003      	beq.n	8005e08 <TIM_Base_SetConfig+0x20>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	4a2a      	ldr	r2, [pc, #168]	; (8005eac <TIM_Base_SetConfig+0xc4>)
 8005e04:	4293      	cmp	r3, r2
 8005e06:	d108      	bne.n	8005e1a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	2270      	movs	r2, #112	; 0x70
 8005e0c:	4393      	bics	r3, r2
 8005e0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	685b      	ldr	r3, [r3, #4]
 8005e14:	68fa      	ldr	r2, [r7, #12]
 8005e16:	4313      	orrs	r3, r2
 8005e18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	4a22      	ldr	r2, [pc, #136]	; (8005ea8 <TIM_Base_SetConfig+0xc0>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d00f      	beq.n	8005e42 <TIM_Base_SetConfig+0x5a>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	4a21      	ldr	r2, [pc, #132]	; (8005eac <TIM_Base_SetConfig+0xc4>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d00b      	beq.n	8005e42 <TIM_Base_SetConfig+0x5a>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	4a20      	ldr	r2, [pc, #128]	; (8005eb0 <TIM_Base_SetConfig+0xc8>)
 8005e2e:	4293      	cmp	r3, r2
 8005e30:	d007      	beq.n	8005e42 <TIM_Base_SetConfig+0x5a>
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	4a1f      	ldr	r2, [pc, #124]	; (8005eb4 <TIM_Base_SetConfig+0xcc>)
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d003      	beq.n	8005e42 <TIM_Base_SetConfig+0x5a>
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	4a1e      	ldr	r2, [pc, #120]	; (8005eb8 <TIM_Base_SetConfig+0xd0>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d108      	bne.n	8005e54 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	4a1d      	ldr	r2, [pc, #116]	; (8005ebc <TIM_Base_SetConfig+0xd4>)
 8005e46:	4013      	ands	r3, r2
 8005e48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	68db      	ldr	r3, [r3, #12]
 8005e4e:	68fa      	ldr	r2, [r7, #12]
 8005e50:	4313      	orrs	r3, r2
 8005e52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	2280      	movs	r2, #128	; 0x80
 8005e58:	4393      	bics	r3, r2
 8005e5a:	001a      	movs	r2, r3
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	695b      	ldr	r3, [r3, #20]
 8005e60:	4313      	orrs	r3, r2
 8005e62:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	68fa      	ldr	r2, [r7, #12]
 8005e68:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	689a      	ldr	r2, [r3, #8]
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	681a      	ldr	r2, [r3, #0]
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	4a0a      	ldr	r2, [pc, #40]	; (8005ea8 <TIM_Base_SetConfig+0xc0>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d007      	beq.n	8005e92 <TIM_Base_SetConfig+0xaa>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	4a0b      	ldr	r2, [pc, #44]	; (8005eb4 <TIM_Base_SetConfig+0xcc>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d003      	beq.n	8005e92 <TIM_Base_SetConfig+0xaa>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	4a0a      	ldr	r2, [pc, #40]	; (8005eb8 <TIM_Base_SetConfig+0xd0>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d103      	bne.n	8005e9a <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	691a      	ldr	r2, [r3, #16]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2201      	movs	r2, #1
 8005e9e:	615a      	str	r2, [r3, #20]
}
 8005ea0:	46c0      	nop			; (mov r8, r8)
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	b004      	add	sp, #16
 8005ea6:	bd80      	pop	{r7, pc}
 8005ea8:	40012c00 	.word	0x40012c00
 8005eac:	40000400 	.word	0x40000400
 8005eb0:	40002000 	.word	0x40002000
 8005eb4:	40014400 	.word	0x40014400
 8005eb8:	40014800 	.word	0x40014800
 8005ebc:	fffffcff 	.word	0xfffffcff

08005ec0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b086      	sub	sp, #24
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
 8005ec8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6a1b      	ldr	r3, [r3, #32]
 8005ece:	2201      	movs	r2, #1
 8005ed0:	4393      	bics	r3, r2
 8005ed2:	001a      	movs	r2, r3
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6a1b      	ldr	r3, [r3, #32]
 8005edc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	699b      	ldr	r3, [r3, #24]
 8005ee8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	4a2e      	ldr	r2, [pc, #184]	; (8005fa8 <TIM_OC1_SetConfig+0xe8>)
 8005eee:	4013      	ands	r3, r2
 8005ef0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	2203      	movs	r2, #3
 8005ef6:	4393      	bics	r3, r2
 8005ef8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	68fa      	ldr	r2, [r7, #12]
 8005f00:	4313      	orrs	r3, r2
 8005f02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005f04:	697b      	ldr	r3, [r7, #20]
 8005f06:	2202      	movs	r2, #2
 8005f08:	4393      	bics	r3, r2
 8005f0a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	689b      	ldr	r3, [r3, #8]
 8005f10:	697a      	ldr	r2, [r7, #20]
 8005f12:	4313      	orrs	r3, r2
 8005f14:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	4a24      	ldr	r2, [pc, #144]	; (8005fac <TIM_OC1_SetConfig+0xec>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d007      	beq.n	8005f2e <TIM_OC1_SetConfig+0x6e>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	4a23      	ldr	r2, [pc, #140]	; (8005fb0 <TIM_OC1_SetConfig+0xf0>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d003      	beq.n	8005f2e <TIM_OC1_SetConfig+0x6e>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	4a22      	ldr	r2, [pc, #136]	; (8005fb4 <TIM_OC1_SetConfig+0xf4>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d10c      	bne.n	8005f48 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005f2e:	697b      	ldr	r3, [r7, #20]
 8005f30:	2208      	movs	r2, #8
 8005f32:	4393      	bics	r3, r2
 8005f34:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	68db      	ldr	r3, [r3, #12]
 8005f3a:	697a      	ldr	r2, [r7, #20]
 8005f3c:	4313      	orrs	r3, r2
 8005f3e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005f40:	697b      	ldr	r3, [r7, #20]
 8005f42:	2204      	movs	r2, #4
 8005f44:	4393      	bics	r3, r2
 8005f46:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	4a18      	ldr	r2, [pc, #96]	; (8005fac <TIM_OC1_SetConfig+0xec>)
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d007      	beq.n	8005f60 <TIM_OC1_SetConfig+0xa0>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	4a17      	ldr	r2, [pc, #92]	; (8005fb0 <TIM_OC1_SetConfig+0xf0>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d003      	beq.n	8005f60 <TIM_OC1_SetConfig+0xa0>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	4a16      	ldr	r2, [pc, #88]	; (8005fb4 <TIM_OC1_SetConfig+0xf4>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d111      	bne.n	8005f84 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005f60:	693b      	ldr	r3, [r7, #16]
 8005f62:	4a15      	ldr	r2, [pc, #84]	; (8005fb8 <TIM_OC1_SetConfig+0xf8>)
 8005f64:	4013      	ands	r3, r2
 8005f66:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005f68:	693b      	ldr	r3, [r7, #16]
 8005f6a:	4a14      	ldr	r2, [pc, #80]	; (8005fbc <TIM_OC1_SetConfig+0xfc>)
 8005f6c:	4013      	ands	r3, r2
 8005f6e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	695b      	ldr	r3, [r3, #20]
 8005f74:	693a      	ldr	r2, [r7, #16]
 8005f76:	4313      	orrs	r3, r2
 8005f78:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	699b      	ldr	r3, [r3, #24]
 8005f7e:	693a      	ldr	r2, [r7, #16]
 8005f80:	4313      	orrs	r3, r2
 8005f82:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	693a      	ldr	r2, [r7, #16]
 8005f88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	68fa      	ldr	r2, [r7, #12]
 8005f8e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	685a      	ldr	r2, [r3, #4]
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	697a      	ldr	r2, [r7, #20]
 8005f9c:	621a      	str	r2, [r3, #32]
}
 8005f9e:	46c0      	nop			; (mov r8, r8)
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	b006      	add	sp, #24
 8005fa4:	bd80      	pop	{r7, pc}
 8005fa6:	46c0      	nop			; (mov r8, r8)
 8005fa8:	fffeff8f 	.word	0xfffeff8f
 8005fac:	40012c00 	.word	0x40012c00
 8005fb0:	40014400 	.word	0x40014400
 8005fb4:	40014800 	.word	0x40014800
 8005fb8:	fffffeff 	.word	0xfffffeff
 8005fbc:	fffffdff 	.word	0xfffffdff

08005fc0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b086      	sub	sp, #24
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
 8005fc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6a1b      	ldr	r3, [r3, #32]
 8005fce:	2210      	movs	r2, #16
 8005fd0:	4393      	bics	r3, r2
 8005fd2:	001a      	movs	r2, r3
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6a1b      	ldr	r3, [r3, #32]
 8005fdc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	685b      	ldr	r3, [r3, #4]
 8005fe2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	699b      	ldr	r3, [r3, #24]
 8005fe8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	4a2c      	ldr	r2, [pc, #176]	; (80060a0 <TIM_OC2_SetConfig+0xe0>)
 8005fee:	4013      	ands	r3, r2
 8005ff0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	4a2b      	ldr	r2, [pc, #172]	; (80060a4 <TIM_OC2_SetConfig+0xe4>)
 8005ff6:	4013      	ands	r3, r2
 8005ff8:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	021b      	lsls	r3, r3, #8
 8006000:	68fa      	ldr	r2, [r7, #12]
 8006002:	4313      	orrs	r3, r2
 8006004:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006006:	697b      	ldr	r3, [r7, #20]
 8006008:	2220      	movs	r2, #32
 800600a:	4393      	bics	r3, r2
 800600c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	689b      	ldr	r3, [r3, #8]
 8006012:	011b      	lsls	r3, r3, #4
 8006014:	697a      	ldr	r2, [r7, #20]
 8006016:	4313      	orrs	r3, r2
 8006018:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	4a22      	ldr	r2, [pc, #136]	; (80060a8 <TIM_OC2_SetConfig+0xe8>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d10d      	bne.n	800603e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006022:	697b      	ldr	r3, [r7, #20]
 8006024:	2280      	movs	r2, #128	; 0x80
 8006026:	4393      	bics	r3, r2
 8006028:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	68db      	ldr	r3, [r3, #12]
 800602e:	011b      	lsls	r3, r3, #4
 8006030:	697a      	ldr	r2, [r7, #20]
 8006032:	4313      	orrs	r3, r2
 8006034:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006036:	697b      	ldr	r3, [r7, #20]
 8006038:	2240      	movs	r2, #64	; 0x40
 800603a:	4393      	bics	r3, r2
 800603c:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	4a19      	ldr	r2, [pc, #100]	; (80060a8 <TIM_OC2_SetConfig+0xe8>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d007      	beq.n	8006056 <TIM_OC2_SetConfig+0x96>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	4a18      	ldr	r2, [pc, #96]	; (80060ac <TIM_OC2_SetConfig+0xec>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d003      	beq.n	8006056 <TIM_OC2_SetConfig+0x96>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	4a17      	ldr	r2, [pc, #92]	; (80060b0 <TIM_OC2_SetConfig+0xf0>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d113      	bne.n	800607e <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006056:	693b      	ldr	r3, [r7, #16]
 8006058:	4a16      	ldr	r2, [pc, #88]	; (80060b4 <TIM_OC2_SetConfig+0xf4>)
 800605a:	4013      	ands	r3, r2
 800605c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800605e:	693b      	ldr	r3, [r7, #16]
 8006060:	4a15      	ldr	r2, [pc, #84]	; (80060b8 <TIM_OC2_SetConfig+0xf8>)
 8006062:	4013      	ands	r3, r2
 8006064:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	695b      	ldr	r3, [r3, #20]
 800606a:	009b      	lsls	r3, r3, #2
 800606c:	693a      	ldr	r2, [r7, #16]
 800606e:	4313      	orrs	r3, r2
 8006070:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	699b      	ldr	r3, [r3, #24]
 8006076:	009b      	lsls	r3, r3, #2
 8006078:	693a      	ldr	r2, [r7, #16]
 800607a:	4313      	orrs	r3, r2
 800607c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	693a      	ldr	r2, [r7, #16]
 8006082:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	68fa      	ldr	r2, [r7, #12]
 8006088:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	685a      	ldr	r2, [r3, #4]
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	697a      	ldr	r2, [r7, #20]
 8006096:	621a      	str	r2, [r3, #32]
}
 8006098:	46c0      	nop			; (mov r8, r8)
 800609a:	46bd      	mov	sp, r7
 800609c:	b006      	add	sp, #24
 800609e:	bd80      	pop	{r7, pc}
 80060a0:	feff8fff 	.word	0xfeff8fff
 80060a4:	fffffcff 	.word	0xfffffcff
 80060a8:	40012c00 	.word	0x40012c00
 80060ac:	40014400 	.word	0x40014400
 80060b0:	40014800 	.word	0x40014800
 80060b4:	fffffbff 	.word	0xfffffbff
 80060b8:	fffff7ff 	.word	0xfffff7ff

080060bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b086      	sub	sp, #24
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
 80060c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6a1b      	ldr	r3, [r3, #32]
 80060ca:	4a33      	ldr	r2, [pc, #204]	; (8006198 <TIM_OC3_SetConfig+0xdc>)
 80060cc:	401a      	ands	r2, r3
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6a1b      	ldr	r3, [r3, #32]
 80060d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	685b      	ldr	r3, [r3, #4]
 80060dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	69db      	ldr	r3, [r3, #28]
 80060e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	4a2d      	ldr	r2, [pc, #180]	; (800619c <TIM_OC3_SetConfig+0xe0>)
 80060e8:	4013      	ands	r3, r2
 80060ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	2203      	movs	r2, #3
 80060f0:	4393      	bics	r3, r2
 80060f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	68fa      	ldr	r2, [r7, #12]
 80060fa:	4313      	orrs	r3, r2
 80060fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	4a27      	ldr	r2, [pc, #156]	; (80061a0 <TIM_OC3_SetConfig+0xe4>)
 8006102:	4013      	ands	r3, r2
 8006104:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	689b      	ldr	r3, [r3, #8]
 800610a:	021b      	lsls	r3, r3, #8
 800610c:	697a      	ldr	r2, [r7, #20]
 800610e:	4313      	orrs	r3, r2
 8006110:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	4a23      	ldr	r2, [pc, #140]	; (80061a4 <TIM_OC3_SetConfig+0xe8>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d10d      	bne.n	8006136 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800611a:	697b      	ldr	r3, [r7, #20]
 800611c:	4a22      	ldr	r2, [pc, #136]	; (80061a8 <TIM_OC3_SetConfig+0xec>)
 800611e:	4013      	ands	r3, r2
 8006120:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	68db      	ldr	r3, [r3, #12]
 8006126:	021b      	lsls	r3, r3, #8
 8006128:	697a      	ldr	r2, [r7, #20]
 800612a:	4313      	orrs	r3, r2
 800612c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800612e:	697b      	ldr	r3, [r7, #20]
 8006130:	4a1e      	ldr	r2, [pc, #120]	; (80061ac <TIM_OC3_SetConfig+0xf0>)
 8006132:	4013      	ands	r3, r2
 8006134:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	4a1a      	ldr	r2, [pc, #104]	; (80061a4 <TIM_OC3_SetConfig+0xe8>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d007      	beq.n	800614e <TIM_OC3_SetConfig+0x92>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	4a1b      	ldr	r2, [pc, #108]	; (80061b0 <TIM_OC3_SetConfig+0xf4>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d003      	beq.n	800614e <TIM_OC3_SetConfig+0x92>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	4a1a      	ldr	r2, [pc, #104]	; (80061b4 <TIM_OC3_SetConfig+0xf8>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d113      	bne.n	8006176 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800614e:	693b      	ldr	r3, [r7, #16]
 8006150:	4a19      	ldr	r2, [pc, #100]	; (80061b8 <TIM_OC3_SetConfig+0xfc>)
 8006152:	4013      	ands	r3, r2
 8006154:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006156:	693b      	ldr	r3, [r7, #16]
 8006158:	4a18      	ldr	r2, [pc, #96]	; (80061bc <TIM_OC3_SetConfig+0x100>)
 800615a:	4013      	ands	r3, r2
 800615c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	695b      	ldr	r3, [r3, #20]
 8006162:	011b      	lsls	r3, r3, #4
 8006164:	693a      	ldr	r2, [r7, #16]
 8006166:	4313      	orrs	r3, r2
 8006168:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	699b      	ldr	r3, [r3, #24]
 800616e:	011b      	lsls	r3, r3, #4
 8006170:	693a      	ldr	r2, [r7, #16]
 8006172:	4313      	orrs	r3, r2
 8006174:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	693a      	ldr	r2, [r7, #16]
 800617a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	68fa      	ldr	r2, [r7, #12]
 8006180:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	685a      	ldr	r2, [r3, #4]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	697a      	ldr	r2, [r7, #20]
 800618e:	621a      	str	r2, [r3, #32]
}
 8006190:	46c0      	nop			; (mov r8, r8)
 8006192:	46bd      	mov	sp, r7
 8006194:	b006      	add	sp, #24
 8006196:	bd80      	pop	{r7, pc}
 8006198:	fffffeff 	.word	0xfffffeff
 800619c:	fffeff8f 	.word	0xfffeff8f
 80061a0:	fffffdff 	.word	0xfffffdff
 80061a4:	40012c00 	.word	0x40012c00
 80061a8:	fffff7ff 	.word	0xfffff7ff
 80061ac:	fffffbff 	.word	0xfffffbff
 80061b0:	40014400 	.word	0x40014400
 80061b4:	40014800 	.word	0x40014800
 80061b8:	ffffefff 	.word	0xffffefff
 80061bc:	ffffdfff 	.word	0xffffdfff

080061c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b086      	sub	sp, #24
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
 80061c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6a1b      	ldr	r3, [r3, #32]
 80061ce:	4a26      	ldr	r2, [pc, #152]	; (8006268 <TIM_OC4_SetConfig+0xa8>)
 80061d0:	401a      	ands	r2, r3
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6a1b      	ldr	r3, [r3, #32]
 80061da:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	685b      	ldr	r3, [r3, #4]
 80061e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	69db      	ldr	r3, [r3, #28]
 80061e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	4a20      	ldr	r2, [pc, #128]	; (800626c <TIM_OC4_SetConfig+0xac>)
 80061ec:	4013      	ands	r3, r2
 80061ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	4a1f      	ldr	r2, [pc, #124]	; (8006270 <TIM_OC4_SetConfig+0xb0>)
 80061f4:	4013      	ands	r3, r2
 80061f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	021b      	lsls	r3, r3, #8
 80061fe:	68fa      	ldr	r2, [r7, #12]
 8006200:	4313      	orrs	r3, r2
 8006202:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006204:	693b      	ldr	r3, [r7, #16]
 8006206:	4a1b      	ldr	r2, [pc, #108]	; (8006274 <TIM_OC4_SetConfig+0xb4>)
 8006208:	4013      	ands	r3, r2
 800620a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	689b      	ldr	r3, [r3, #8]
 8006210:	031b      	lsls	r3, r3, #12
 8006212:	693a      	ldr	r2, [r7, #16]
 8006214:	4313      	orrs	r3, r2
 8006216:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	4a17      	ldr	r2, [pc, #92]	; (8006278 <TIM_OC4_SetConfig+0xb8>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d007      	beq.n	8006230 <TIM_OC4_SetConfig+0x70>
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	4a16      	ldr	r2, [pc, #88]	; (800627c <TIM_OC4_SetConfig+0xbc>)
 8006224:	4293      	cmp	r3, r2
 8006226:	d003      	beq.n	8006230 <TIM_OC4_SetConfig+0x70>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	4a15      	ldr	r2, [pc, #84]	; (8006280 <TIM_OC4_SetConfig+0xc0>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d109      	bne.n	8006244 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006230:	697b      	ldr	r3, [r7, #20]
 8006232:	4a14      	ldr	r2, [pc, #80]	; (8006284 <TIM_OC4_SetConfig+0xc4>)
 8006234:	4013      	ands	r3, r2
 8006236:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	695b      	ldr	r3, [r3, #20]
 800623c:	019b      	lsls	r3, r3, #6
 800623e:	697a      	ldr	r2, [r7, #20]
 8006240:	4313      	orrs	r3, r2
 8006242:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	697a      	ldr	r2, [r7, #20]
 8006248:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	68fa      	ldr	r2, [r7, #12]
 800624e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	685a      	ldr	r2, [r3, #4]
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	693a      	ldr	r2, [r7, #16]
 800625c:	621a      	str	r2, [r3, #32]
}
 800625e:	46c0      	nop			; (mov r8, r8)
 8006260:	46bd      	mov	sp, r7
 8006262:	b006      	add	sp, #24
 8006264:	bd80      	pop	{r7, pc}
 8006266:	46c0      	nop			; (mov r8, r8)
 8006268:	ffffefff 	.word	0xffffefff
 800626c:	feff8fff 	.word	0xfeff8fff
 8006270:	fffffcff 	.word	0xfffffcff
 8006274:	ffffdfff 	.word	0xffffdfff
 8006278:	40012c00 	.word	0x40012c00
 800627c:	40014400 	.word	0x40014400
 8006280:	40014800 	.word	0x40014800
 8006284:	ffffbfff 	.word	0xffffbfff

08006288 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b086      	sub	sp, #24
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
 8006290:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6a1b      	ldr	r3, [r3, #32]
 8006296:	4a23      	ldr	r2, [pc, #140]	; (8006324 <TIM_OC5_SetConfig+0x9c>)
 8006298:	401a      	ands	r2, r3
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6a1b      	ldr	r3, [r3, #32]
 80062a2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	4a1d      	ldr	r2, [pc, #116]	; (8006328 <TIM_OC5_SetConfig+0xa0>)
 80062b4:	4013      	ands	r3, r2
 80062b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	68fa      	ldr	r2, [r7, #12]
 80062be:	4313      	orrs	r3, r2
 80062c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80062c2:	693b      	ldr	r3, [r7, #16]
 80062c4:	4a19      	ldr	r2, [pc, #100]	; (800632c <TIM_OC5_SetConfig+0xa4>)
 80062c6:	4013      	ands	r3, r2
 80062c8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	689b      	ldr	r3, [r3, #8]
 80062ce:	041b      	lsls	r3, r3, #16
 80062d0:	693a      	ldr	r2, [r7, #16]
 80062d2:	4313      	orrs	r3, r2
 80062d4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	4a15      	ldr	r2, [pc, #84]	; (8006330 <TIM_OC5_SetConfig+0xa8>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d007      	beq.n	80062ee <TIM_OC5_SetConfig+0x66>
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	4a14      	ldr	r2, [pc, #80]	; (8006334 <TIM_OC5_SetConfig+0xac>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d003      	beq.n	80062ee <TIM_OC5_SetConfig+0x66>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	4a13      	ldr	r2, [pc, #76]	; (8006338 <TIM_OC5_SetConfig+0xb0>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d109      	bne.n	8006302 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80062ee:	697b      	ldr	r3, [r7, #20]
 80062f0:	4a0c      	ldr	r2, [pc, #48]	; (8006324 <TIM_OC5_SetConfig+0x9c>)
 80062f2:	4013      	ands	r3, r2
 80062f4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	695b      	ldr	r3, [r3, #20]
 80062fa:	021b      	lsls	r3, r3, #8
 80062fc:	697a      	ldr	r2, [r7, #20]
 80062fe:	4313      	orrs	r3, r2
 8006300:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	697a      	ldr	r2, [r7, #20]
 8006306:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	68fa      	ldr	r2, [r7, #12]
 800630c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	685a      	ldr	r2, [r3, #4]
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	693a      	ldr	r2, [r7, #16]
 800631a:	621a      	str	r2, [r3, #32]
}
 800631c:	46c0      	nop			; (mov r8, r8)
 800631e:	46bd      	mov	sp, r7
 8006320:	b006      	add	sp, #24
 8006322:	bd80      	pop	{r7, pc}
 8006324:	fffeffff 	.word	0xfffeffff
 8006328:	fffeff8f 	.word	0xfffeff8f
 800632c:	fffdffff 	.word	0xfffdffff
 8006330:	40012c00 	.word	0x40012c00
 8006334:	40014400 	.word	0x40014400
 8006338:	40014800 	.word	0x40014800

0800633c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b086      	sub	sp, #24
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
 8006344:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6a1b      	ldr	r3, [r3, #32]
 800634a:	4a24      	ldr	r2, [pc, #144]	; (80063dc <TIM_OC6_SetConfig+0xa0>)
 800634c:	401a      	ands	r2, r3
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6a1b      	ldr	r3, [r3, #32]
 8006356:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006362:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	4a1e      	ldr	r2, [pc, #120]	; (80063e0 <TIM_OC6_SetConfig+0xa4>)
 8006368:	4013      	ands	r3, r2
 800636a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	021b      	lsls	r3, r3, #8
 8006372:	68fa      	ldr	r2, [r7, #12]
 8006374:	4313      	orrs	r3, r2
 8006376:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006378:	693b      	ldr	r3, [r7, #16]
 800637a:	4a1a      	ldr	r2, [pc, #104]	; (80063e4 <TIM_OC6_SetConfig+0xa8>)
 800637c:	4013      	ands	r3, r2
 800637e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	689b      	ldr	r3, [r3, #8]
 8006384:	051b      	lsls	r3, r3, #20
 8006386:	693a      	ldr	r2, [r7, #16]
 8006388:	4313      	orrs	r3, r2
 800638a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	4a16      	ldr	r2, [pc, #88]	; (80063e8 <TIM_OC6_SetConfig+0xac>)
 8006390:	4293      	cmp	r3, r2
 8006392:	d007      	beq.n	80063a4 <TIM_OC6_SetConfig+0x68>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	4a15      	ldr	r2, [pc, #84]	; (80063ec <TIM_OC6_SetConfig+0xb0>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d003      	beq.n	80063a4 <TIM_OC6_SetConfig+0x68>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	4a14      	ldr	r2, [pc, #80]	; (80063f0 <TIM_OC6_SetConfig+0xb4>)
 80063a0:	4293      	cmp	r3, r2
 80063a2:	d109      	bne.n	80063b8 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80063a4:	697b      	ldr	r3, [r7, #20]
 80063a6:	4a13      	ldr	r2, [pc, #76]	; (80063f4 <TIM_OC6_SetConfig+0xb8>)
 80063a8:	4013      	ands	r3, r2
 80063aa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	695b      	ldr	r3, [r3, #20]
 80063b0:	029b      	lsls	r3, r3, #10
 80063b2:	697a      	ldr	r2, [r7, #20]
 80063b4:	4313      	orrs	r3, r2
 80063b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	697a      	ldr	r2, [r7, #20]
 80063bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	68fa      	ldr	r2, [r7, #12]
 80063c2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	685a      	ldr	r2, [r3, #4]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	693a      	ldr	r2, [r7, #16]
 80063d0:	621a      	str	r2, [r3, #32]
}
 80063d2:	46c0      	nop			; (mov r8, r8)
 80063d4:	46bd      	mov	sp, r7
 80063d6:	b006      	add	sp, #24
 80063d8:	bd80      	pop	{r7, pc}
 80063da:	46c0      	nop			; (mov r8, r8)
 80063dc:	ffefffff 	.word	0xffefffff
 80063e0:	feff8fff 	.word	0xfeff8fff
 80063e4:	ffdfffff 	.word	0xffdfffff
 80063e8:	40012c00 	.word	0x40012c00
 80063ec:	40014400 	.word	0x40014400
 80063f0:	40014800 	.word	0x40014800
 80063f4:	fffbffff 	.word	0xfffbffff

080063f8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b086      	sub	sp, #24
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	60f8      	str	r0, [r7, #12]
 8006400:	60b9      	str	r1, [r7, #8]
 8006402:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006404:	68bb      	ldr	r3, [r7, #8]
 8006406:	221f      	movs	r2, #31
 8006408:	4013      	ands	r3, r2
 800640a:	2201      	movs	r2, #1
 800640c:	409a      	lsls	r2, r3
 800640e:	0013      	movs	r3, r2
 8006410:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	6a1b      	ldr	r3, [r3, #32]
 8006416:	697a      	ldr	r2, [r7, #20]
 8006418:	43d2      	mvns	r2, r2
 800641a:	401a      	ands	r2, r3
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	6a1a      	ldr	r2, [r3, #32]
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	211f      	movs	r1, #31
 8006428:	400b      	ands	r3, r1
 800642a:	6879      	ldr	r1, [r7, #4]
 800642c:	4099      	lsls	r1, r3
 800642e:	000b      	movs	r3, r1
 8006430:	431a      	orrs	r2, r3
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	621a      	str	r2, [r3, #32]
}
 8006436:	46c0      	nop			; (mov r8, r8)
 8006438:	46bd      	mov	sp, r7
 800643a:	b006      	add	sp, #24
 800643c:	bd80      	pop	{r7, pc}
	...

08006440 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b084      	sub	sp, #16
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
 8006448:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	223c      	movs	r2, #60	; 0x3c
 800644e:	5c9b      	ldrb	r3, [r3, r2]
 8006450:	2b01      	cmp	r3, #1
 8006452:	d101      	bne.n	8006458 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006454:	2302      	movs	r3, #2
 8006456:	e04a      	b.n	80064ee <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	223c      	movs	r2, #60	; 0x3c
 800645c:	2101      	movs	r1, #1
 800645e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	223d      	movs	r2, #61	; 0x3d
 8006464:	2102      	movs	r1, #2
 8006466:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	685b      	ldr	r3, [r3, #4]
 800646e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	689b      	ldr	r3, [r3, #8]
 8006476:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a1e      	ldr	r2, [pc, #120]	; (80064f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d108      	bne.n	8006494 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	4a1d      	ldr	r2, [pc, #116]	; (80064fc <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8006486:	4013      	ands	r3, r2
 8006488:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	685b      	ldr	r3, [r3, #4]
 800648e:	68fa      	ldr	r2, [r7, #12]
 8006490:	4313      	orrs	r3, r2
 8006492:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2270      	movs	r2, #112	; 0x70
 8006498:	4393      	bics	r3, r2
 800649a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	68fa      	ldr	r2, [r7, #12]
 80064a2:	4313      	orrs	r3, r2
 80064a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	68fa      	ldr	r2, [r7, #12]
 80064ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	4a11      	ldr	r2, [pc, #68]	; (80064f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d004      	beq.n	80064c2 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4a10      	ldr	r2, [pc, #64]	; (8006500 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d10c      	bne.n	80064dc <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	2280      	movs	r2, #128	; 0x80
 80064c6:	4393      	bics	r3, r2
 80064c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	689b      	ldr	r3, [r3, #8]
 80064ce:	68ba      	ldr	r2, [r7, #8]
 80064d0:	4313      	orrs	r3, r2
 80064d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	68ba      	ldr	r2, [r7, #8]
 80064da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	223d      	movs	r2, #61	; 0x3d
 80064e0:	2101      	movs	r1, #1
 80064e2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	223c      	movs	r2, #60	; 0x3c
 80064e8:	2100      	movs	r1, #0
 80064ea:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80064ec:	2300      	movs	r3, #0
}
 80064ee:	0018      	movs	r0, r3
 80064f0:	46bd      	mov	sp, r7
 80064f2:	b004      	add	sp, #16
 80064f4:	bd80      	pop	{r7, pc}
 80064f6:	46c0      	nop			; (mov r8, r8)
 80064f8:	40012c00 	.word	0x40012c00
 80064fc:	ff0fffff 	.word	0xff0fffff
 8006500:	40000400 	.word	0x40000400

08006504 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b082      	sub	sp, #8
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2b00      	cmp	r3, #0
 8006510:	d101      	bne.n	8006516 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006512:	2301      	movs	r3, #1
 8006514:	e046      	b.n	80065a4 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2284      	movs	r2, #132	; 0x84
 800651a:	589b      	ldr	r3, [r3, r2]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d107      	bne.n	8006530 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2280      	movs	r2, #128	; 0x80
 8006524:	2100      	movs	r1, #0
 8006526:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	0018      	movs	r0, r3
 800652c:	f7fc f868 	bl	8002600 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2284      	movs	r2, #132	; 0x84
 8006534:	2124      	movs	r1, #36	; 0x24
 8006536:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	681a      	ldr	r2, [r3, #0]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	2101      	movs	r1, #1
 8006544:	438a      	bics	r2, r1
 8006546:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	0018      	movs	r0, r3
 800654c:	f000 f8dc 	bl	8006708 <UART_SetConfig>
 8006550:	0003      	movs	r3, r0
 8006552:	2b01      	cmp	r3, #1
 8006554:	d101      	bne.n	800655a <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8006556:	2301      	movs	r3, #1
 8006558:	e024      	b.n	80065a4 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800655e:	2b00      	cmp	r3, #0
 8006560:	d003      	beq.n	800656a <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	0018      	movs	r0, r3
 8006566:	f000 fa37 	bl	80069d8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	685a      	ldr	r2, [r3, #4]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	490d      	ldr	r1, [pc, #52]	; (80065ac <HAL_UART_Init+0xa8>)
 8006576:	400a      	ands	r2, r1
 8006578:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	689a      	ldr	r2, [r3, #8]
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	212a      	movs	r1, #42	; 0x2a
 8006586:	438a      	bics	r2, r1
 8006588:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	681a      	ldr	r2, [r3, #0]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	2101      	movs	r1, #1
 8006596:	430a      	orrs	r2, r1
 8006598:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	0018      	movs	r0, r3
 800659e:	f000 facf 	bl	8006b40 <UART_CheckIdleState>
 80065a2:	0003      	movs	r3, r0
}
 80065a4:	0018      	movs	r0, r3
 80065a6:	46bd      	mov	sp, r7
 80065a8:	b002      	add	sp, #8
 80065aa:	bd80      	pop	{r7, pc}
 80065ac:	ffffb7ff 	.word	0xffffb7ff

080065b0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b08a      	sub	sp, #40	; 0x28
 80065b4:	af02      	add	r7, sp, #8
 80065b6:	60f8      	str	r0, [r7, #12]
 80065b8:	60b9      	str	r1, [r7, #8]
 80065ba:	603b      	str	r3, [r7, #0]
 80065bc:	1dbb      	adds	r3, r7, #6
 80065be:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	2284      	movs	r2, #132	; 0x84
 80065c4:	589b      	ldr	r3, [r3, r2]
 80065c6:	2b20      	cmp	r3, #32
 80065c8:	d000      	beq.n	80065cc <HAL_UART_Transmit+0x1c>
 80065ca:	e097      	b.n	80066fc <HAL_UART_Transmit+0x14c>
  {
    if ((pData == NULL) || (Size == 0U))
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d003      	beq.n	80065da <HAL_UART_Transmit+0x2a>
 80065d2:	1dbb      	adds	r3, r7, #6
 80065d4:	881b      	ldrh	r3, [r3, #0]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d101      	bne.n	80065de <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80065da:	2301      	movs	r3, #1
 80065dc:	e08f      	b.n	80066fe <HAL_UART_Transmit+0x14e>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	689a      	ldr	r2, [r3, #8]
 80065e2:	2380      	movs	r3, #128	; 0x80
 80065e4:	015b      	lsls	r3, r3, #5
 80065e6:	429a      	cmp	r2, r3
 80065e8:	d109      	bne.n	80065fe <HAL_UART_Transmit+0x4e>
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	691b      	ldr	r3, [r3, #16]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d105      	bne.n	80065fe <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	2201      	movs	r2, #1
 80065f6:	4013      	ands	r3, r2
 80065f8:	d001      	beq.n	80065fe <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80065fa:	2301      	movs	r3, #1
 80065fc:	e07f      	b.n	80066fe <HAL_UART_Transmit+0x14e>
      }
    }

    __HAL_LOCK(huart);
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	2280      	movs	r2, #128	; 0x80
 8006602:	5c9b      	ldrb	r3, [r3, r2]
 8006604:	2b01      	cmp	r3, #1
 8006606:	d101      	bne.n	800660c <HAL_UART_Transmit+0x5c>
 8006608:	2302      	movs	r3, #2
 800660a:	e078      	b.n	80066fe <HAL_UART_Transmit+0x14e>
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	2280      	movs	r2, #128	; 0x80
 8006610:	2101      	movs	r1, #1
 8006612:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	228c      	movs	r2, #140	; 0x8c
 8006618:	2100      	movs	r1, #0
 800661a:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	2284      	movs	r2, #132	; 0x84
 8006620:	2121      	movs	r1, #33	; 0x21
 8006622:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006624:	f7fc f978 	bl	8002918 <HAL_GetTick>
 8006628:	0003      	movs	r3, r0
 800662a:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	1dba      	adds	r2, r7, #6
 8006630:	2154      	movs	r1, #84	; 0x54
 8006632:	8812      	ldrh	r2, [r2, #0]
 8006634:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	1dba      	adds	r2, r7, #6
 800663a:	2156      	movs	r1, #86	; 0x56
 800663c:	8812      	ldrh	r2, [r2, #0]
 800663e:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	689a      	ldr	r2, [r3, #8]
 8006644:	2380      	movs	r3, #128	; 0x80
 8006646:	015b      	lsls	r3, r3, #5
 8006648:	429a      	cmp	r2, r3
 800664a:	d108      	bne.n	800665e <HAL_UART_Transmit+0xae>
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	691b      	ldr	r3, [r3, #16]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d104      	bne.n	800665e <HAL_UART_Transmit+0xae>
    {
      pdata8bits  = NULL;
 8006654:	2300      	movs	r3, #0
 8006656:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006658:	68bb      	ldr	r3, [r7, #8]
 800665a:	61bb      	str	r3, [r7, #24]
 800665c:	e003      	b.n	8006666 <HAL_UART_Transmit+0xb6>
    }
    else
    {
      pdata8bits  = pData;
 800665e:	68bb      	ldr	r3, [r7, #8]
 8006660:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006662:	2300      	movs	r3, #0
 8006664:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	2280      	movs	r2, #128	; 0x80
 800666a:	2100      	movs	r1, #0
 800666c:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 800666e:	e02c      	b.n	80066ca <HAL_UART_Transmit+0x11a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006670:	697a      	ldr	r2, [r7, #20]
 8006672:	68f8      	ldr	r0, [r7, #12]
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	9300      	str	r3, [sp, #0]
 8006678:	0013      	movs	r3, r2
 800667a:	2200      	movs	r2, #0
 800667c:	2180      	movs	r1, #128	; 0x80
 800667e:	f000 faab 	bl	8006bd8 <UART_WaitOnFlagUntilTimeout>
 8006682:	1e03      	subs	r3, r0, #0
 8006684:	d001      	beq.n	800668a <HAL_UART_Transmit+0xda>
      {
        return HAL_TIMEOUT;
 8006686:	2303      	movs	r3, #3
 8006688:	e039      	b.n	80066fe <HAL_UART_Transmit+0x14e>
      }
      if (pdata8bits == NULL)
 800668a:	69fb      	ldr	r3, [r7, #28]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d10b      	bne.n	80066a8 <HAL_UART_Transmit+0xf8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006690:	69bb      	ldr	r3, [r7, #24]
 8006692:	881b      	ldrh	r3, [r3, #0]
 8006694:	001a      	movs	r2, r3
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	05d2      	lsls	r2, r2, #23
 800669c:	0dd2      	lsrs	r2, r2, #23
 800669e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80066a0:	69bb      	ldr	r3, [r7, #24]
 80066a2:	3302      	adds	r3, #2
 80066a4:	61bb      	str	r3, [r7, #24]
 80066a6:	e007      	b.n	80066b8 <HAL_UART_Transmit+0x108>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80066a8:	69fb      	ldr	r3, [r7, #28]
 80066aa:	781a      	ldrb	r2, [r3, #0]
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80066b2:	69fb      	ldr	r3, [r7, #28]
 80066b4:	3301      	adds	r3, #1
 80066b6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	2256      	movs	r2, #86	; 0x56
 80066bc:	5a9b      	ldrh	r3, [r3, r2]
 80066be:	b29b      	uxth	r3, r3
 80066c0:	3b01      	subs	r3, #1
 80066c2:	b299      	uxth	r1, r3
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	2256      	movs	r2, #86	; 0x56
 80066c8:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	2256      	movs	r2, #86	; 0x56
 80066ce:	5a9b      	ldrh	r3, [r3, r2]
 80066d0:	b29b      	uxth	r3, r3
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d1cc      	bne.n	8006670 <HAL_UART_Transmit+0xc0>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80066d6:	697a      	ldr	r2, [r7, #20]
 80066d8:	68f8      	ldr	r0, [r7, #12]
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	9300      	str	r3, [sp, #0]
 80066de:	0013      	movs	r3, r2
 80066e0:	2200      	movs	r2, #0
 80066e2:	2140      	movs	r1, #64	; 0x40
 80066e4:	f000 fa78 	bl	8006bd8 <UART_WaitOnFlagUntilTimeout>
 80066e8:	1e03      	subs	r3, r0, #0
 80066ea:	d001      	beq.n	80066f0 <HAL_UART_Transmit+0x140>
    {
      return HAL_TIMEOUT;
 80066ec:	2303      	movs	r3, #3
 80066ee:	e006      	b.n	80066fe <HAL_UART_Transmit+0x14e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	2284      	movs	r2, #132	; 0x84
 80066f4:	2120      	movs	r1, #32
 80066f6:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80066f8:	2300      	movs	r3, #0
 80066fa:	e000      	b.n	80066fe <HAL_UART_Transmit+0x14e>
  }
  else
  {
    return HAL_BUSY;
 80066fc:	2302      	movs	r3, #2
  }
}
 80066fe:	0018      	movs	r0, r3
 8006700:	46bd      	mov	sp, r7
 8006702:	b008      	add	sp, #32
 8006704:	bd80      	pop	{r7, pc}
	...

08006708 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	b088      	sub	sp, #32
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006710:	231e      	movs	r3, #30
 8006712:	18fb      	adds	r3, r7, r3
 8006714:	2200      	movs	r2, #0
 8006716:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	689a      	ldr	r2, [r3, #8]
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	691b      	ldr	r3, [r3, #16]
 8006720:	431a      	orrs	r2, r3
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	695b      	ldr	r3, [r3, #20]
 8006726:	431a      	orrs	r2, r3
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	69db      	ldr	r3, [r3, #28]
 800672c:	4313      	orrs	r3, r2
 800672e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4a9f      	ldr	r2, [pc, #636]	; (80069b4 <UART_SetConfig+0x2ac>)
 8006738:	4013      	ands	r3, r2
 800673a:	0019      	movs	r1, r3
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	697a      	ldr	r2, [r7, #20]
 8006742:	430a      	orrs	r2, r1
 8006744:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	685b      	ldr	r3, [r3, #4]
 800674c:	4a9a      	ldr	r2, [pc, #616]	; (80069b8 <UART_SetConfig+0x2b0>)
 800674e:	4013      	ands	r3, r2
 8006750:	0019      	movs	r1, r3
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	68da      	ldr	r2, [r3, #12]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	430a      	orrs	r2, r1
 800675c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	699b      	ldr	r3, [r3, #24]
 8006762:	617b      	str	r3, [r7, #20]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	6a1b      	ldr	r3, [r3, #32]
 8006768:	697a      	ldr	r2, [r7, #20]
 800676a:	4313      	orrs	r3, r2
 800676c:	617b      	str	r3, [r7, #20]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	689b      	ldr	r3, [r3, #8]
 8006774:	4a91      	ldr	r2, [pc, #580]	; (80069bc <UART_SetConfig+0x2b4>)
 8006776:	4013      	ands	r3, r2
 8006778:	0019      	movs	r1, r3
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	697a      	ldr	r2, [r7, #20]
 8006780:	430a      	orrs	r2, r1
 8006782:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800678a:	220f      	movs	r2, #15
 800678c:	4393      	bics	r3, r2
 800678e:	0019      	movs	r1, r3
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	430a      	orrs	r2, r1
 800679a:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	4a87      	ldr	r2, [pc, #540]	; (80069c0 <UART_SetConfig+0x2b8>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d125      	bne.n	80067f2 <UART_SetConfig+0xea>
 80067a6:	4b87      	ldr	r3, [pc, #540]	; (80069c4 <UART_SetConfig+0x2bc>)
 80067a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067aa:	2203      	movs	r2, #3
 80067ac:	4013      	ands	r3, r2
 80067ae:	2b01      	cmp	r3, #1
 80067b0:	d00f      	beq.n	80067d2 <UART_SetConfig+0xca>
 80067b2:	d304      	bcc.n	80067be <UART_SetConfig+0xb6>
 80067b4:	2b02      	cmp	r3, #2
 80067b6:	d007      	beq.n	80067c8 <UART_SetConfig+0xc0>
 80067b8:	2b03      	cmp	r3, #3
 80067ba:	d00f      	beq.n	80067dc <UART_SetConfig+0xd4>
 80067bc:	e013      	b.n	80067e6 <UART_SetConfig+0xde>
 80067be:	231f      	movs	r3, #31
 80067c0:	18fb      	adds	r3, r7, r3
 80067c2:	2200      	movs	r2, #0
 80067c4:	701a      	strb	r2, [r3, #0]
 80067c6:	e022      	b.n	800680e <UART_SetConfig+0x106>
 80067c8:	231f      	movs	r3, #31
 80067ca:	18fb      	adds	r3, r7, r3
 80067cc:	2202      	movs	r2, #2
 80067ce:	701a      	strb	r2, [r3, #0]
 80067d0:	e01d      	b.n	800680e <UART_SetConfig+0x106>
 80067d2:	231f      	movs	r3, #31
 80067d4:	18fb      	adds	r3, r7, r3
 80067d6:	2204      	movs	r2, #4
 80067d8:	701a      	strb	r2, [r3, #0]
 80067da:	e018      	b.n	800680e <UART_SetConfig+0x106>
 80067dc:	231f      	movs	r3, #31
 80067de:	18fb      	adds	r3, r7, r3
 80067e0:	2208      	movs	r2, #8
 80067e2:	701a      	strb	r2, [r3, #0]
 80067e4:	e013      	b.n	800680e <UART_SetConfig+0x106>
 80067e6:	231f      	movs	r3, #31
 80067e8:	18fb      	adds	r3, r7, r3
 80067ea:	2210      	movs	r2, #16
 80067ec:	701a      	strb	r2, [r3, #0]
 80067ee:	46c0      	nop			; (mov r8, r8)
 80067f0:	e00d      	b.n	800680e <UART_SetConfig+0x106>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	4a74      	ldr	r2, [pc, #464]	; (80069c8 <UART_SetConfig+0x2c0>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d104      	bne.n	8006806 <UART_SetConfig+0xfe>
 80067fc:	231f      	movs	r3, #31
 80067fe:	18fb      	adds	r3, r7, r3
 8006800:	2200      	movs	r2, #0
 8006802:	701a      	strb	r2, [r3, #0]
 8006804:	e003      	b.n	800680e <UART_SetConfig+0x106>
 8006806:	231f      	movs	r3, #31
 8006808:	18fb      	adds	r3, r7, r3
 800680a:	2210      	movs	r2, #16
 800680c:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	69da      	ldr	r2, [r3, #28]
 8006812:	2380      	movs	r3, #128	; 0x80
 8006814:	021b      	lsls	r3, r3, #8
 8006816:	429a      	cmp	r2, r3
 8006818:	d000      	beq.n	800681c <UART_SetConfig+0x114>
 800681a:	e065      	b.n	80068e8 <UART_SetConfig+0x1e0>
  {
    switch (clocksource)
 800681c:	231f      	movs	r3, #31
 800681e:	18fb      	adds	r3, r7, r3
 8006820:	781b      	ldrb	r3, [r3, #0]
 8006822:	2b02      	cmp	r3, #2
 8006824:	d00d      	beq.n	8006842 <UART_SetConfig+0x13a>
 8006826:	dc02      	bgt.n	800682e <UART_SetConfig+0x126>
 8006828:	2b00      	cmp	r3, #0
 800682a:	d005      	beq.n	8006838 <UART_SetConfig+0x130>
 800682c:	e015      	b.n	800685a <UART_SetConfig+0x152>
 800682e:	2b04      	cmp	r3, #4
 8006830:	d00a      	beq.n	8006848 <UART_SetConfig+0x140>
 8006832:	2b08      	cmp	r3, #8
 8006834:	d00d      	beq.n	8006852 <UART_SetConfig+0x14a>
 8006836:	e010      	b.n	800685a <UART_SetConfig+0x152>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006838:	f7fd ff22 	bl	8004680 <HAL_RCC_GetPCLK1Freq>
 800683c:	0003      	movs	r3, r0
 800683e:	61bb      	str	r3, [r7, #24]
        break;
 8006840:	e012      	b.n	8006868 <UART_SetConfig+0x160>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006842:	4b62      	ldr	r3, [pc, #392]	; (80069cc <UART_SetConfig+0x2c4>)
 8006844:	61bb      	str	r3, [r7, #24]
        break;
 8006846:	e00f      	b.n	8006868 <UART_SetConfig+0x160>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006848:	f7fd fe8e 	bl	8004568 <HAL_RCC_GetSysClockFreq>
 800684c:	0003      	movs	r3, r0
 800684e:	61bb      	str	r3, [r7, #24]
        break;
 8006850:	e00a      	b.n	8006868 <UART_SetConfig+0x160>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006852:	2380      	movs	r3, #128	; 0x80
 8006854:	021b      	lsls	r3, r3, #8
 8006856:	61bb      	str	r3, [r7, #24]
        break;
 8006858:	e006      	b.n	8006868 <UART_SetConfig+0x160>
      default:
        pclk = 0U;
 800685a:	2300      	movs	r3, #0
 800685c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800685e:	231e      	movs	r3, #30
 8006860:	18fb      	adds	r3, r7, r3
 8006862:	2201      	movs	r2, #1
 8006864:	701a      	strb	r2, [r3, #0]
        break;
 8006866:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006868:	69bb      	ldr	r3, [r7, #24]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d100      	bne.n	8006870 <UART_SetConfig+0x168>
 800686e:	e08c      	b.n	800698a <UART_SetConfig+0x282>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006874:	4b56      	ldr	r3, [pc, #344]	; (80069d0 <UART_SetConfig+0x2c8>)
 8006876:	0052      	lsls	r2, r2, #1
 8006878:	5ad3      	ldrh	r3, [r2, r3]
 800687a:	0019      	movs	r1, r3
 800687c:	69b8      	ldr	r0, [r7, #24]
 800687e:	f7f9 fc3f 	bl	8000100 <__udivsi3>
 8006882:	0003      	movs	r3, r0
 8006884:	005a      	lsls	r2, r3, #1
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	685b      	ldr	r3, [r3, #4]
 800688a:	085b      	lsrs	r3, r3, #1
 800688c:	18d2      	adds	r2, r2, r3
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	685b      	ldr	r3, [r3, #4]
 8006892:	0019      	movs	r1, r3
 8006894:	0010      	movs	r0, r2
 8006896:	f7f9 fc33 	bl	8000100 <__udivsi3>
 800689a:	0003      	movs	r3, r0
 800689c:	b29b      	uxth	r3, r3
 800689e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80068a0:	693b      	ldr	r3, [r7, #16]
 80068a2:	2b0f      	cmp	r3, #15
 80068a4:	d91b      	bls.n	80068de <UART_SetConfig+0x1d6>
 80068a6:	693b      	ldr	r3, [r7, #16]
 80068a8:	4a4a      	ldr	r2, [pc, #296]	; (80069d4 <UART_SetConfig+0x2cc>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d817      	bhi.n	80068de <UART_SetConfig+0x1d6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80068ae:	693b      	ldr	r3, [r7, #16]
 80068b0:	b29a      	uxth	r2, r3
 80068b2:	200e      	movs	r0, #14
 80068b4:	183b      	adds	r3, r7, r0
 80068b6:	210f      	movs	r1, #15
 80068b8:	438a      	bics	r2, r1
 80068ba:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	085b      	lsrs	r3, r3, #1
 80068c0:	b29b      	uxth	r3, r3
 80068c2:	2207      	movs	r2, #7
 80068c4:	4013      	ands	r3, r2
 80068c6:	b299      	uxth	r1, r3
 80068c8:	183b      	adds	r3, r7, r0
 80068ca:	183a      	adds	r2, r7, r0
 80068cc:	8812      	ldrh	r2, [r2, #0]
 80068ce:	430a      	orrs	r2, r1
 80068d0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	183a      	adds	r2, r7, r0
 80068d8:	8812      	ldrh	r2, [r2, #0]
 80068da:	60da      	str	r2, [r3, #12]
 80068dc:	e055      	b.n	800698a <UART_SetConfig+0x282>
      }
      else
      {
        ret = HAL_ERROR;
 80068de:	231e      	movs	r3, #30
 80068e0:	18fb      	adds	r3, r7, r3
 80068e2:	2201      	movs	r2, #1
 80068e4:	701a      	strb	r2, [r3, #0]
 80068e6:	e050      	b.n	800698a <UART_SetConfig+0x282>
      }
    }
  }
  else
  {
    switch (clocksource)
 80068e8:	231f      	movs	r3, #31
 80068ea:	18fb      	adds	r3, r7, r3
 80068ec:	781b      	ldrb	r3, [r3, #0]
 80068ee:	2b02      	cmp	r3, #2
 80068f0:	d00d      	beq.n	800690e <UART_SetConfig+0x206>
 80068f2:	dc02      	bgt.n	80068fa <UART_SetConfig+0x1f2>
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d005      	beq.n	8006904 <UART_SetConfig+0x1fc>
 80068f8:	e015      	b.n	8006926 <UART_SetConfig+0x21e>
 80068fa:	2b04      	cmp	r3, #4
 80068fc:	d00a      	beq.n	8006914 <UART_SetConfig+0x20c>
 80068fe:	2b08      	cmp	r3, #8
 8006900:	d00d      	beq.n	800691e <UART_SetConfig+0x216>
 8006902:	e010      	b.n	8006926 <UART_SetConfig+0x21e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006904:	f7fd febc 	bl	8004680 <HAL_RCC_GetPCLK1Freq>
 8006908:	0003      	movs	r3, r0
 800690a:	61bb      	str	r3, [r7, #24]
        break;
 800690c:	e012      	b.n	8006934 <UART_SetConfig+0x22c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800690e:	4b2f      	ldr	r3, [pc, #188]	; (80069cc <UART_SetConfig+0x2c4>)
 8006910:	61bb      	str	r3, [r7, #24]
        break;
 8006912:	e00f      	b.n	8006934 <UART_SetConfig+0x22c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006914:	f7fd fe28 	bl	8004568 <HAL_RCC_GetSysClockFreq>
 8006918:	0003      	movs	r3, r0
 800691a:	61bb      	str	r3, [r7, #24]
        break;
 800691c:	e00a      	b.n	8006934 <UART_SetConfig+0x22c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800691e:	2380      	movs	r3, #128	; 0x80
 8006920:	021b      	lsls	r3, r3, #8
 8006922:	61bb      	str	r3, [r7, #24]
        break;
 8006924:	e006      	b.n	8006934 <UART_SetConfig+0x22c>
      default:
        pclk = 0U;
 8006926:	2300      	movs	r3, #0
 8006928:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800692a:	231e      	movs	r3, #30
 800692c:	18fb      	adds	r3, r7, r3
 800692e:	2201      	movs	r2, #1
 8006930:	701a      	strb	r2, [r3, #0]
        break;
 8006932:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8006934:	69bb      	ldr	r3, [r7, #24]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d027      	beq.n	800698a <UART_SetConfig+0x282>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800693e:	4b24      	ldr	r3, [pc, #144]	; (80069d0 <UART_SetConfig+0x2c8>)
 8006940:	0052      	lsls	r2, r2, #1
 8006942:	5ad3      	ldrh	r3, [r2, r3]
 8006944:	0019      	movs	r1, r3
 8006946:	69b8      	ldr	r0, [r7, #24]
 8006948:	f7f9 fbda 	bl	8000100 <__udivsi3>
 800694c:	0003      	movs	r3, r0
 800694e:	001a      	movs	r2, r3
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	685b      	ldr	r3, [r3, #4]
 8006954:	085b      	lsrs	r3, r3, #1
 8006956:	18d2      	adds	r2, r2, r3
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	685b      	ldr	r3, [r3, #4]
 800695c:	0019      	movs	r1, r3
 800695e:	0010      	movs	r0, r2
 8006960:	f7f9 fbce 	bl	8000100 <__udivsi3>
 8006964:	0003      	movs	r3, r0
 8006966:	b29b      	uxth	r3, r3
 8006968:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800696a:	693b      	ldr	r3, [r7, #16]
 800696c:	2b0f      	cmp	r3, #15
 800696e:	d908      	bls.n	8006982 <UART_SetConfig+0x27a>
 8006970:	693b      	ldr	r3, [r7, #16]
 8006972:	4a18      	ldr	r2, [pc, #96]	; (80069d4 <UART_SetConfig+0x2cc>)
 8006974:	4293      	cmp	r3, r2
 8006976:	d804      	bhi.n	8006982 <UART_SetConfig+0x27a>
      {
        huart->Instance->BRR = usartdiv;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	693a      	ldr	r2, [r7, #16]
 800697e:	60da      	str	r2, [r3, #12]
 8006980:	e003      	b.n	800698a <UART_SetConfig+0x282>
      }
      else
      {
        ret = HAL_ERROR;
 8006982:	231e      	movs	r3, #30
 8006984:	18fb      	adds	r3, r7, r3
 8006986:	2201      	movs	r2, #1
 8006988:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	226a      	movs	r2, #106	; 0x6a
 800698e:	2101      	movs	r1, #1
 8006990:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2268      	movs	r2, #104	; 0x68
 8006996:	2101      	movs	r1, #1
 8006998:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2200      	movs	r2, #0
 800699e:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2200      	movs	r2, #0
 80069a4:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80069a6:	231e      	movs	r3, #30
 80069a8:	18fb      	adds	r3, r7, r3
 80069aa:	781b      	ldrb	r3, [r3, #0]
}
 80069ac:	0018      	movs	r0, r3
 80069ae:	46bd      	mov	sp, r7
 80069b0:	b008      	add	sp, #32
 80069b2:	bd80      	pop	{r7, pc}
 80069b4:	cfff69f3 	.word	0xcfff69f3
 80069b8:	ffffcfff 	.word	0xffffcfff
 80069bc:	11fff4ff 	.word	0x11fff4ff
 80069c0:	40013800 	.word	0x40013800
 80069c4:	40021000 	.word	0x40021000
 80069c8:	40004400 	.word	0x40004400
 80069cc:	00f42400 	.word	0x00f42400
 80069d0:	08007e28 	.word	0x08007e28
 80069d4:	0000ffff 	.word	0x0000ffff

080069d8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b082      	sub	sp, #8
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069e4:	2201      	movs	r2, #1
 80069e6:	4013      	ands	r3, r2
 80069e8:	d00b      	beq.n	8006a02 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	685b      	ldr	r3, [r3, #4]
 80069f0:	4a4a      	ldr	r2, [pc, #296]	; (8006b1c <UART_AdvFeatureConfig+0x144>)
 80069f2:	4013      	ands	r3, r2
 80069f4:	0019      	movs	r1, r3
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	430a      	orrs	r2, r1
 8006a00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a06:	2202      	movs	r2, #2
 8006a08:	4013      	ands	r3, r2
 8006a0a:	d00b      	beq.n	8006a24 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	4a43      	ldr	r2, [pc, #268]	; (8006b20 <UART_AdvFeatureConfig+0x148>)
 8006a14:	4013      	ands	r3, r2
 8006a16:	0019      	movs	r1, r3
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	430a      	orrs	r2, r1
 8006a22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a28:	2204      	movs	r2, #4
 8006a2a:	4013      	ands	r3, r2
 8006a2c:	d00b      	beq.n	8006a46 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	685b      	ldr	r3, [r3, #4]
 8006a34:	4a3b      	ldr	r2, [pc, #236]	; (8006b24 <UART_AdvFeatureConfig+0x14c>)
 8006a36:	4013      	ands	r3, r2
 8006a38:	0019      	movs	r1, r3
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	430a      	orrs	r2, r1
 8006a44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a4a:	2208      	movs	r2, #8
 8006a4c:	4013      	ands	r3, r2
 8006a4e:	d00b      	beq.n	8006a68 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	685b      	ldr	r3, [r3, #4]
 8006a56:	4a34      	ldr	r2, [pc, #208]	; (8006b28 <UART_AdvFeatureConfig+0x150>)
 8006a58:	4013      	ands	r3, r2
 8006a5a:	0019      	movs	r1, r3
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	430a      	orrs	r2, r1
 8006a66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a6c:	2210      	movs	r2, #16
 8006a6e:	4013      	ands	r3, r2
 8006a70:	d00b      	beq.n	8006a8a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	689b      	ldr	r3, [r3, #8]
 8006a78:	4a2c      	ldr	r2, [pc, #176]	; (8006b2c <UART_AdvFeatureConfig+0x154>)
 8006a7a:	4013      	ands	r3, r2
 8006a7c:	0019      	movs	r1, r3
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	430a      	orrs	r2, r1
 8006a88:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a8e:	2220      	movs	r2, #32
 8006a90:	4013      	ands	r3, r2
 8006a92:	d00b      	beq.n	8006aac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	689b      	ldr	r3, [r3, #8]
 8006a9a:	4a25      	ldr	r2, [pc, #148]	; (8006b30 <UART_AdvFeatureConfig+0x158>)
 8006a9c:	4013      	ands	r3, r2
 8006a9e:	0019      	movs	r1, r3
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	430a      	orrs	r2, r1
 8006aaa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ab0:	2240      	movs	r2, #64	; 0x40
 8006ab2:	4013      	ands	r3, r2
 8006ab4:	d01d      	beq.n	8006af2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	4a1d      	ldr	r2, [pc, #116]	; (8006b34 <UART_AdvFeatureConfig+0x15c>)
 8006abe:	4013      	ands	r3, r2
 8006ac0:	0019      	movs	r1, r3
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	430a      	orrs	r2, r1
 8006acc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006ad2:	2380      	movs	r3, #128	; 0x80
 8006ad4:	035b      	lsls	r3, r3, #13
 8006ad6:	429a      	cmp	r2, r3
 8006ad8:	d10b      	bne.n	8006af2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	4a15      	ldr	r2, [pc, #84]	; (8006b38 <UART_AdvFeatureConfig+0x160>)
 8006ae2:	4013      	ands	r3, r2
 8006ae4:	0019      	movs	r1, r3
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	430a      	orrs	r2, r1
 8006af0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006af6:	2280      	movs	r2, #128	; 0x80
 8006af8:	4013      	ands	r3, r2
 8006afa:	d00b      	beq.n	8006b14 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	685b      	ldr	r3, [r3, #4]
 8006b02:	4a0e      	ldr	r2, [pc, #56]	; (8006b3c <UART_AdvFeatureConfig+0x164>)
 8006b04:	4013      	ands	r3, r2
 8006b06:	0019      	movs	r1, r3
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	430a      	orrs	r2, r1
 8006b12:	605a      	str	r2, [r3, #4]
  }
}
 8006b14:	46c0      	nop			; (mov r8, r8)
 8006b16:	46bd      	mov	sp, r7
 8006b18:	b002      	add	sp, #8
 8006b1a:	bd80      	pop	{r7, pc}
 8006b1c:	fffdffff 	.word	0xfffdffff
 8006b20:	fffeffff 	.word	0xfffeffff
 8006b24:	fffbffff 	.word	0xfffbffff
 8006b28:	ffff7fff 	.word	0xffff7fff
 8006b2c:	ffffefff 	.word	0xffffefff
 8006b30:	ffffdfff 	.word	0xffffdfff
 8006b34:	ffefffff 	.word	0xffefffff
 8006b38:	ff9fffff 	.word	0xff9fffff
 8006b3c:	fff7ffff 	.word	0xfff7ffff

08006b40 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b086      	sub	sp, #24
 8006b44:	af02      	add	r7, sp, #8
 8006b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	228c      	movs	r2, #140	; 0x8c
 8006b4c:	2100      	movs	r1, #0
 8006b4e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006b50:	f7fb fee2 	bl	8002918 <HAL_GetTick>
 8006b54:	0003      	movs	r3, r0
 8006b56:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	2208      	movs	r2, #8
 8006b60:	4013      	ands	r3, r2
 8006b62:	2b08      	cmp	r3, #8
 8006b64:	d10d      	bne.n	8006b82 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b66:	68fa      	ldr	r2, [r7, #12]
 8006b68:	2380      	movs	r3, #128	; 0x80
 8006b6a:	0399      	lsls	r1, r3, #14
 8006b6c:	6878      	ldr	r0, [r7, #4]
 8006b6e:	4b19      	ldr	r3, [pc, #100]	; (8006bd4 <UART_CheckIdleState+0x94>)
 8006b70:	9300      	str	r3, [sp, #0]
 8006b72:	0013      	movs	r3, r2
 8006b74:	2200      	movs	r2, #0
 8006b76:	f000 f82f 	bl	8006bd8 <UART_WaitOnFlagUntilTimeout>
 8006b7a:	1e03      	subs	r3, r0, #0
 8006b7c:	d001      	beq.n	8006b82 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006b7e:	2303      	movs	r3, #3
 8006b80:	e024      	b.n	8006bcc <UART_CheckIdleState+0x8c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	2204      	movs	r2, #4
 8006b8a:	4013      	ands	r3, r2
 8006b8c:	2b04      	cmp	r3, #4
 8006b8e:	d10d      	bne.n	8006bac <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b90:	68fa      	ldr	r2, [r7, #12]
 8006b92:	2380      	movs	r3, #128	; 0x80
 8006b94:	03d9      	lsls	r1, r3, #15
 8006b96:	6878      	ldr	r0, [r7, #4]
 8006b98:	4b0e      	ldr	r3, [pc, #56]	; (8006bd4 <UART_CheckIdleState+0x94>)
 8006b9a:	9300      	str	r3, [sp, #0]
 8006b9c:	0013      	movs	r3, r2
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	f000 f81a 	bl	8006bd8 <UART_WaitOnFlagUntilTimeout>
 8006ba4:	1e03      	subs	r3, r0, #0
 8006ba6:	d001      	beq.n	8006bac <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006ba8:	2303      	movs	r3, #3
 8006baa:	e00f      	b.n	8006bcc <UART_CheckIdleState+0x8c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2284      	movs	r2, #132	; 0x84
 8006bb0:	2120      	movs	r1, #32
 8006bb2:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2288      	movs	r2, #136	; 0x88
 8006bb8:	2120      	movs	r1, #32
 8006bba:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	2280      	movs	r2, #128	; 0x80
 8006bc6:	2100      	movs	r1, #0
 8006bc8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006bca:	2300      	movs	r3, #0
}
 8006bcc:	0018      	movs	r0, r3
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	b004      	add	sp, #16
 8006bd2:	bd80      	pop	{r7, pc}
 8006bd4:	01ffffff 	.word	0x01ffffff

08006bd8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	b094      	sub	sp, #80	; 0x50
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	60f8      	str	r0, [r7, #12]
 8006be0:	60b9      	str	r1, [r7, #8]
 8006be2:	603b      	str	r3, [r7, #0]
 8006be4:	1dfb      	adds	r3, r7, #7
 8006be6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006be8:	e09f      	b.n	8006d2a <UART_WaitOnFlagUntilTimeout+0x152>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006bea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006bec:	3301      	adds	r3, #1
 8006bee:	d100      	bne.n	8006bf2 <UART_WaitOnFlagUntilTimeout+0x1a>
 8006bf0:	e09b      	b.n	8006d2a <UART_WaitOnFlagUntilTimeout+0x152>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bf2:	f7fb fe91 	bl	8002918 <HAL_GetTick>
 8006bf6:	0002      	movs	r2, r0
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	1ad3      	subs	r3, r2, r3
 8006bfc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006bfe:	429a      	cmp	r2, r3
 8006c00:	d302      	bcc.n	8006c08 <UART_WaitOnFlagUntilTimeout+0x30>
 8006c02:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d13b      	bne.n	8006c80 <UART_WaitOnFlagUntilTimeout+0xa8>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c08:	f3ef 8310 	mrs	r3, PRIMASK
 8006c0c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8006c0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006c10:	647b      	str	r3, [r7, #68]	; 0x44
 8006c12:	2301      	movs	r3, #1
 8006c14:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c18:	f383 8810 	msr	PRIMASK, r3
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	681a      	ldr	r2, [r3, #0]
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	494b      	ldr	r1, [pc, #300]	; (8006d54 <UART_WaitOnFlagUntilTimeout+0x17c>)
 8006c28:	400a      	ands	r2, r1
 8006c2a:	601a      	str	r2, [r3, #0]
 8006c2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c2e:	633b      	str	r3, [r7, #48]	; 0x30
 8006c30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c32:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c36:	f3ef 8310 	mrs	r3, PRIMASK
 8006c3a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8006c3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c3e:	643b      	str	r3, [r7, #64]	; 0x40
 8006c40:	2301      	movs	r3, #1
 8006c42:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c46:	f383 8810 	msr	PRIMASK, r3
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	689a      	ldr	r2, [r3, #8]
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	2101      	movs	r1, #1
 8006c56:	438a      	bics	r2, r1
 8006c58:	609a      	str	r2, [r3, #8]
 8006c5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c5c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006c5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c60:	f383 8810 	msr	PRIMASK, r3

        huart->gState = HAL_UART_STATE_READY;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	2284      	movs	r2, #132	; 0x84
 8006c68:	2120      	movs	r1, #32
 8006c6a:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	2288      	movs	r2, #136	; 0x88
 8006c70:	2120      	movs	r1, #32
 8006c72:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	2280      	movs	r2, #128	; 0x80
 8006c78:	2100      	movs	r1, #0
 8006c7a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006c7c:	2303      	movs	r3, #3
 8006c7e:	e065      	b.n	8006d4c <UART_WaitOnFlagUntilTimeout+0x174>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	2204      	movs	r2, #4
 8006c88:	4013      	ands	r3, r2
 8006c8a:	d04e      	beq.n	8006d2a <UART_WaitOnFlagUntilTimeout+0x152>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	69da      	ldr	r2, [r3, #28]
 8006c92:	2380      	movs	r3, #128	; 0x80
 8006c94:	011b      	lsls	r3, r3, #4
 8006c96:	401a      	ands	r2, r3
 8006c98:	2380      	movs	r3, #128	; 0x80
 8006c9a:	011b      	lsls	r3, r3, #4
 8006c9c:	429a      	cmp	r2, r3
 8006c9e:	d144      	bne.n	8006d2a <UART_WaitOnFlagUntilTimeout+0x152>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	2280      	movs	r2, #128	; 0x80
 8006ca6:	0112      	lsls	r2, r2, #4
 8006ca8:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006caa:	f3ef 8310 	mrs	r3, PRIMASK
 8006cae:	613b      	str	r3, [r7, #16]
  return(result);
 8006cb0:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006cb2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006cb8:	697b      	ldr	r3, [r7, #20]
 8006cba:	f383 8810 	msr	PRIMASK, r3
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	681a      	ldr	r2, [r3, #0]
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	4922      	ldr	r1, [pc, #136]	; (8006d54 <UART_WaitOnFlagUntilTimeout+0x17c>)
 8006cca:	400a      	ands	r2, r1
 8006ccc:	601a      	str	r2, [r3, #0]
 8006cce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006cd0:	61bb      	str	r3, [r7, #24]
 8006cd2:	69bb      	ldr	r3, [r7, #24]
 8006cd4:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006cd8:	f3ef 8310 	mrs	r3, PRIMASK
 8006cdc:	61fb      	str	r3, [r7, #28]
  return(result);
 8006cde:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ce0:	64bb      	str	r3, [r7, #72]	; 0x48
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ce6:	6a3b      	ldr	r3, [r7, #32]
 8006ce8:	f383 8810 	msr	PRIMASK, r3
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	689a      	ldr	r2, [r3, #8]
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	2101      	movs	r1, #1
 8006cf8:	438a      	bics	r2, r1
 8006cfa:	609a      	str	r2, [r3, #8]
 8006cfc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006cfe:	627b      	str	r3, [r7, #36]	; 0x24
 8006d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d02:	f383 8810 	msr	PRIMASK, r3

          huart->gState = HAL_UART_STATE_READY;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	2284      	movs	r2, #132	; 0x84
 8006d0a:	2120      	movs	r1, #32
 8006d0c:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	2288      	movs	r2, #136	; 0x88
 8006d12:	2120      	movs	r1, #32
 8006d14:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	228c      	movs	r2, #140	; 0x8c
 8006d1a:	2120      	movs	r1, #32
 8006d1c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	2280      	movs	r2, #128	; 0x80
 8006d22:	2100      	movs	r1, #0
 8006d24:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006d26:	2303      	movs	r3, #3
 8006d28:	e010      	b.n	8006d4c <UART_WaitOnFlagUntilTimeout+0x174>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	69db      	ldr	r3, [r3, #28]
 8006d30:	68ba      	ldr	r2, [r7, #8]
 8006d32:	4013      	ands	r3, r2
 8006d34:	68ba      	ldr	r2, [r7, #8]
 8006d36:	1ad3      	subs	r3, r2, r3
 8006d38:	425a      	negs	r2, r3
 8006d3a:	4153      	adcs	r3, r2
 8006d3c:	b2db      	uxtb	r3, r3
 8006d3e:	001a      	movs	r2, r3
 8006d40:	1dfb      	adds	r3, r7, #7
 8006d42:	781b      	ldrb	r3, [r3, #0]
 8006d44:	429a      	cmp	r2, r3
 8006d46:	d100      	bne.n	8006d4a <UART_WaitOnFlagUntilTimeout+0x172>
 8006d48:	e74f      	b.n	8006bea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006d4a:	2300      	movs	r3, #0
}
 8006d4c:	0018      	movs	r0, r3
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	b014      	add	sp, #80	; 0x50
 8006d52:	bd80      	pop	{r7, pc}
 8006d54:	fffffe5f 	.word	0xfffffe5f

08006d58 <__errno>:
 8006d58:	4b01      	ldr	r3, [pc, #4]	; (8006d60 <__errno+0x8>)
 8006d5a:	6818      	ldr	r0, [r3, #0]
 8006d5c:	4770      	bx	lr
 8006d5e:	46c0      	nop			; (mov r8, r8)
 8006d60:	2000000c 	.word	0x2000000c

08006d64 <__libc_init_array>:
 8006d64:	b570      	push	{r4, r5, r6, lr}
 8006d66:	2600      	movs	r6, #0
 8006d68:	4d0c      	ldr	r5, [pc, #48]	; (8006d9c <__libc_init_array+0x38>)
 8006d6a:	4c0d      	ldr	r4, [pc, #52]	; (8006da0 <__libc_init_array+0x3c>)
 8006d6c:	1b64      	subs	r4, r4, r5
 8006d6e:	10a4      	asrs	r4, r4, #2
 8006d70:	42a6      	cmp	r6, r4
 8006d72:	d109      	bne.n	8006d88 <__libc_init_array+0x24>
 8006d74:	2600      	movs	r6, #0
 8006d76:	f000 ffa3 	bl	8007cc0 <_init>
 8006d7a:	4d0a      	ldr	r5, [pc, #40]	; (8006da4 <__libc_init_array+0x40>)
 8006d7c:	4c0a      	ldr	r4, [pc, #40]	; (8006da8 <__libc_init_array+0x44>)
 8006d7e:	1b64      	subs	r4, r4, r5
 8006d80:	10a4      	asrs	r4, r4, #2
 8006d82:	42a6      	cmp	r6, r4
 8006d84:	d105      	bne.n	8006d92 <__libc_init_array+0x2e>
 8006d86:	bd70      	pop	{r4, r5, r6, pc}
 8006d88:	00b3      	lsls	r3, r6, #2
 8006d8a:	58eb      	ldr	r3, [r5, r3]
 8006d8c:	4798      	blx	r3
 8006d8e:	3601      	adds	r6, #1
 8006d90:	e7ee      	b.n	8006d70 <__libc_init_array+0xc>
 8006d92:	00b3      	lsls	r3, r6, #2
 8006d94:	58eb      	ldr	r3, [r5, r3]
 8006d96:	4798      	blx	r3
 8006d98:	3601      	adds	r6, #1
 8006d9a:	e7f2      	b.n	8006d82 <__libc_init_array+0x1e>
 8006d9c:	08007ed8 	.word	0x08007ed8
 8006da0:	08007ed8 	.word	0x08007ed8
 8006da4:	08007ed8 	.word	0x08007ed8
 8006da8:	08007edc 	.word	0x08007edc

08006dac <memset>:
 8006dac:	0003      	movs	r3, r0
 8006dae:	1812      	adds	r2, r2, r0
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d100      	bne.n	8006db6 <memset+0xa>
 8006db4:	4770      	bx	lr
 8006db6:	7019      	strb	r1, [r3, #0]
 8006db8:	3301      	adds	r3, #1
 8006dba:	e7f9      	b.n	8006db0 <memset+0x4>

08006dbc <iprintf>:
 8006dbc:	b40f      	push	{r0, r1, r2, r3}
 8006dbe:	4b0b      	ldr	r3, [pc, #44]	; (8006dec <iprintf+0x30>)
 8006dc0:	b513      	push	{r0, r1, r4, lr}
 8006dc2:	681c      	ldr	r4, [r3, #0]
 8006dc4:	2c00      	cmp	r4, #0
 8006dc6:	d005      	beq.n	8006dd4 <iprintf+0x18>
 8006dc8:	69a3      	ldr	r3, [r4, #24]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d102      	bne.n	8006dd4 <iprintf+0x18>
 8006dce:	0020      	movs	r0, r4
 8006dd0:	f000 fa3c 	bl	800724c <__sinit>
 8006dd4:	ab05      	add	r3, sp, #20
 8006dd6:	9a04      	ldr	r2, [sp, #16]
 8006dd8:	68a1      	ldr	r1, [r4, #8]
 8006dda:	0020      	movs	r0, r4
 8006ddc:	9301      	str	r3, [sp, #4]
 8006dde:	f000 fc05 	bl	80075ec <_vfiprintf_r>
 8006de2:	bc16      	pop	{r1, r2, r4}
 8006de4:	bc08      	pop	{r3}
 8006de6:	b004      	add	sp, #16
 8006de8:	4718      	bx	r3
 8006dea:	46c0      	nop			; (mov r8, r8)
 8006dec:	2000000c 	.word	0x2000000c

08006df0 <_puts_r>:
 8006df0:	b570      	push	{r4, r5, r6, lr}
 8006df2:	0005      	movs	r5, r0
 8006df4:	000e      	movs	r6, r1
 8006df6:	2800      	cmp	r0, #0
 8006df8:	d004      	beq.n	8006e04 <_puts_r+0x14>
 8006dfa:	6983      	ldr	r3, [r0, #24]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d101      	bne.n	8006e04 <_puts_r+0x14>
 8006e00:	f000 fa24 	bl	800724c <__sinit>
 8006e04:	69ab      	ldr	r3, [r5, #24]
 8006e06:	68ac      	ldr	r4, [r5, #8]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d102      	bne.n	8006e12 <_puts_r+0x22>
 8006e0c:	0028      	movs	r0, r5
 8006e0e:	f000 fa1d 	bl	800724c <__sinit>
 8006e12:	4b24      	ldr	r3, [pc, #144]	; (8006ea4 <_puts_r+0xb4>)
 8006e14:	429c      	cmp	r4, r3
 8006e16:	d10f      	bne.n	8006e38 <_puts_r+0x48>
 8006e18:	686c      	ldr	r4, [r5, #4]
 8006e1a:	89a3      	ldrh	r3, [r4, #12]
 8006e1c:	071b      	lsls	r3, r3, #28
 8006e1e:	d502      	bpl.n	8006e26 <_puts_r+0x36>
 8006e20:	6923      	ldr	r3, [r4, #16]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d11f      	bne.n	8006e66 <_puts_r+0x76>
 8006e26:	0021      	movs	r1, r4
 8006e28:	0028      	movs	r0, r5
 8006e2a:	f000 f8a1 	bl	8006f70 <__swsetup_r>
 8006e2e:	2800      	cmp	r0, #0
 8006e30:	d019      	beq.n	8006e66 <_puts_r+0x76>
 8006e32:	2001      	movs	r0, #1
 8006e34:	4240      	negs	r0, r0
 8006e36:	bd70      	pop	{r4, r5, r6, pc}
 8006e38:	4b1b      	ldr	r3, [pc, #108]	; (8006ea8 <_puts_r+0xb8>)
 8006e3a:	429c      	cmp	r4, r3
 8006e3c:	d101      	bne.n	8006e42 <_puts_r+0x52>
 8006e3e:	68ac      	ldr	r4, [r5, #8]
 8006e40:	e7eb      	b.n	8006e1a <_puts_r+0x2a>
 8006e42:	4b1a      	ldr	r3, [pc, #104]	; (8006eac <_puts_r+0xbc>)
 8006e44:	429c      	cmp	r4, r3
 8006e46:	d1e8      	bne.n	8006e1a <_puts_r+0x2a>
 8006e48:	68ec      	ldr	r4, [r5, #12]
 8006e4a:	e7e6      	b.n	8006e1a <_puts_r+0x2a>
 8006e4c:	3601      	adds	r6, #1
 8006e4e:	60a3      	str	r3, [r4, #8]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	da04      	bge.n	8006e5e <_puts_r+0x6e>
 8006e54:	69a2      	ldr	r2, [r4, #24]
 8006e56:	429a      	cmp	r2, r3
 8006e58:	dc16      	bgt.n	8006e88 <_puts_r+0x98>
 8006e5a:	290a      	cmp	r1, #10
 8006e5c:	d014      	beq.n	8006e88 <_puts_r+0x98>
 8006e5e:	6823      	ldr	r3, [r4, #0]
 8006e60:	1c5a      	adds	r2, r3, #1
 8006e62:	6022      	str	r2, [r4, #0]
 8006e64:	7019      	strb	r1, [r3, #0]
 8006e66:	68a3      	ldr	r3, [r4, #8]
 8006e68:	7831      	ldrb	r1, [r6, #0]
 8006e6a:	3b01      	subs	r3, #1
 8006e6c:	2900      	cmp	r1, #0
 8006e6e:	d1ed      	bne.n	8006e4c <_puts_r+0x5c>
 8006e70:	60a3      	str	r3, [r4, #8]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	da0f      	bge.n	8006e96 <_puts_r+0xa6>
 8006e76:	0022      	movs	r2, r4
 8006e78:	310a      	adds	r1, #10
 8006e7a:	0028      	movs	r0, r5
 8006e7c:	f000 f822 	bl	8006ec4 <__swbuf_r>
 8006e80:	1c43      	adds	r3, r0, #1
 8006e82:	d0d6      	beq.n	8006e32 <_puts_r+0x42>
 8006e84:	200a      	movs	r0, #10
 8006e86:	e7d6      	b.n	8006e36 <_puts_r+0x46>
 8006e88:	0022      	movs	r2, r4
 8006e8a:	0028      	movs	r0, r5
 8006e8c:	f000 f81a 	bl	8006ec4 <__swbuf_r>
 8006e90:	1c43      	adds	r3, r0, #1
 8006e92:	d1e8      	bne.n	8006e66 <_puts_r+0x76>
 8006e94:	e7cd      	b.n	8006e32 <_puts_r+0x42>
 8006e96:	200a      	movs	r0, #10
 8006e98:	6823      	ldr	r3, [r4, #0]
 8006e9a:	1c5a      	adds	r2, r3, #1
 8006e9c:	6022      	str	r2, [r4, #0]
 8006e9e:	7018      	strb	r0, [r3, #0]
 8006ea0:	e7c9      	b.n	8006e36 <_puts_r+0x46>
 8006ea2:	46c0      	nop			; (mov r8, r8)
 8006ea4:	08007e64 	.word	0x08007e64
 8006ea8:	08007e84 	.word	0x08007e84
 8006eac:	08007e44 	.word	0x08007e44

08006eb0 <puts>:
 8006eb0:	b510      	push	{r4, lr}
 8006eb2:	4b03      	ldr	r3, [pc, #12]	; (8006ec0 <puts+0x10>)
 8006eb4:	0001      	movs	r1, r0
 8006eb6:	6818      	ldr	r0, [r3, #0]
 8006eb8:	f7ff ff9a 	bl	8006df0 <_puts_r>
 8006ebc:	bd10      	pop	{r4, pc}
 8006ebe:	46c0      	nop			; (mov r8, r8)
 8006ec0:	2000000c 	.word	0x2000000c

08006ec4 <__swbuf_r>:
 8006ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ec6:	0005      	movs	r5, r0
 8006ec8:	000e      	movs	r6, r1
 8006eca:	0014      	movs	r4, r2
 8006ecc:	2800      	cmp	r0, #0
 8006ece:	d004      	beq.n	8006eda <__swbuf_r+0x16>
 8006ed0:	6983      	ldr	r3, [r0, #24]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d101      	bne.n	8006eda <__swbuf_r+0x16>
 8006ed6:	f000 f9b9 	bl	800724c <__sinit>
 8006eda:	4b22      	ldr	r3, [pc, #136]	; (8006f64 <__swbuf_r+0xa0>)
 8006edc:	429c      	cmp	r4, r3
 8006ede:	d12d      	bne.n	8006f3c <__swbuf_r+0x78>
 8006ee0:	686c      	ldr	r4, [r5, #4]
 8006ee2:	69a3      	ldr	r3, [r4, #24]
 8006ee4:	60a3      	str	r3, [r4, #8]
 8006ee6:	89a3      	ldrh	r3, [r4, #12]
 8006ee8:	071b      	lsls	r3, r3, #28
 8006eea:	d531      	bpl.n	8006f50 <__swbuf_r+0x8c>
 8006eec:	6923      	ldr	r3, [r4, #16]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d02e      	beq.n	8006f50 <__swbuf_r+0x8c>
 8006ef2:	6823      	ldr	r3, [r4, #0]
 8006ef4:	6922      	ldr	r2, [r4, #16]
 8006ef6:	b2f7      	uxtb	r7, r6
 8006ef8:	1a98      	subs	r0, r3, r2
 8006efa:	6963      	ldr	r3, [r4, #20]
 8006efc:	b2f6      	uxtb	r6, r6
 8006efe:	4283      	cmp	r3, r0
 8006f00:	dc05      	bgt.n	8006f0e <__swbuf_r+0x4a>
 8006f02:	0021      	movs	r1, r4
 8006f04:	0028      	movs	r0, r5
 8006f06:	f000 f933 	bl	8007170 <_fflush_r>
 8006f0a:	2800      	cmp	r0, #0
 8006f0c:	d126      	bne.n	8006f5c <__swbuf_r+0x98>
 8006f0e:	68a3      	ldr	r3, [r4, #8]
 8006f10:	3001      	adds	r0, #1
 8006f12:	3b01      	subs	r3, #1
 8006f14:	60a3      	str	r3, [r4, #8]
 8006f16:	6823      	ldr	r3, [r4, #0]
 8006f18:	1c5a      	adds	r2, r3, #1
 8006f1a:	6022      	str	r2, [r4, #0]
 8006f1c:	701f      	strb	r7, [r3, #0]
 8006f1e:	6963      	ldr	r3, [r4, #20]
 8006f20:	4283      	cmp	r3, r0
 8006f22:	d004      	beq.n	8006f2e <__swbuf_r+0x6a>
 8006f24:	89a3      	ldrh	r3, [r4, #12]
 8006f26:	07db      	lsls	r3, r3, #31
 8006f28:	d51a      	bpl.n	8006f60 <__swbuf_r+0x9c>
 8006f2a:	2e0a      	cmp	r6, #10
 8006f2c:	d118      	bne.n	8006f60 <__swbuf_r+0x9c>
 8006f2e:	0021      	movs	r1, r4
 8006f30:	0028      	movs	r0, r5
 8006f32:	f000 f91d 	bl	8007170 <_fflush_r>
 8006f36:	2800      	cmp	r0, #0
 8006f38:	d012      	beq.n	8006f60 <__swbuf_r+0x9c>
 8006f3a:	e00f      	b.n	8006f5c <__swbuf_r+0x98>
 8006f3c:	4b0a      	ldr	r3, [pc, #40]	; (8006f68 <__swbuf_r+0xa4>)
 8006f3e:	429c      	cmp	r4, r3
 8006f40:	d101      	bne.n	8006f46 <__swbuf_r+0x82>
 8006f42:	68ac      	ldr	r4, [r5, #8]
 8006f44:	e7cd      	b.n	8006ee2 <__swbuf_r+0x1e>
 8006f46:	4b09      	ldr	r3, [pc, #36]	; (8006f6c <__swbuf_r+0xa8>)
 8006f48:	429c      	cmp	r4, r3
 8006f4a:	d1ca      	bne.n	8006ee2 <__swbuf_r+0x1e>
 8006f4c:	68ec      	ldr	r4, [r5, #12]
 8006f4e:	e7c8      	b.n	8006ee2 <__swbuf_r+0x1e>
 8006f50:	0021      	movs	r1, r4
 8006f52:	0028      	movs	r0, r5
 8006f54:	f000 f80c 	bl	8006f70 <__swsetup_r>
 8006f58:	2800      	cmp	r0, #0
 8006f5a:	d0ca      	beq.n	8006ef2 <__swbuf_r+0x2e>
 8006f5c:	2601      	movs	r6, #1
 8006f5e:	4276      	negs	r6, r6
 8006f60:	0030      	movs	r0, r6
 8006f62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f64:	08007e64 	.word	0x08007e64
 8006f68:	08007e84 	.word	0x08007e84
 8006f6c:	08007e44 	.word	0x08007e44

08006f70 <__swsetup_r>:
 8006f70:	4b36      	ldr	r3, [pc, #216]	; (800704c <__swsetup_r+0xdc>)
 8006f72:	b570      	push	{r4, r5, r6, lr}
 8006f74:	681d      	ldr	r5, [r3, #0]
 8006f76:	0006      	movs	r6, r0
 8006f78:	000c      	movs	r4, r1
 8006f7a:	2d00      	cmp	r5, #0
 8006f7c:	d005      	beq.n	8006f8a <__swsetup_r+0x1a>
 8006f7e:	69ab      	ldr	r3, [r5, #24]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d102      	bne.n	8006f8a <__swsetup_r+0x1a>
 8006f84:	0028      	movs	r0, r5
 8006f86:	f000 f961 	bl	800724c <__sinit>
 8006f8a:	4b31      	ldr	r3, [pc, #196]	; (8007050 <__swsetup_r+0xe0>)
 8006f8c:	429c      	cmp	r4, r3
 8006f8e:	d10f      	bne.n	8006fb0 <__swsetup_r+0x40>
 8006f90:	686c      	ldr	r4, [r5, #4]
 8006f92:	230c      	movs	r3, #12
 8006f94:	5ee2      	ldrsh	r2, [r4, r3]
 8006f96:	b293      	uxth	r3, r2
 8006f98:	0719      	lsls	r1, r3, #28
 8006f9a:	d42d      	bmi.n	8006ff8 <__swsetup_r+0x88>
 8006f9c:	06d9      	lsls	r1, r3, #27
 8006f9e:	d411      	bmi.n	8006fc4 <__swsetup_r+0x54>
 8006fa0:	2309      	movs	r3, #9
 8006fa2:	2001      	movs	r0, #1
 8006fa4:	6033      	str	r3, [r6, #0]
 8006fa6:	3337      	adds	r3, #55	; 0x37
 8006fa8:	4313      	orrs	r3, r2
 8006faa:	81a3      	strh	r3, [r4, #12]
 8006fac:	4240      	negs	r0, r0
 8006fae:	bd70      	pop	{r4, r5, r6, pc}
 8006fb0:	4b28      	ldr	r3, [pc, #160]	; (8007054 <__swsetup_r+0xe4>)
 8006fb2:	429c      	cmp	r4, r3
 8006fb4:	d101      	bne.n	8006fba <__swsetup_r+0x4a>
 8006fb6:	68ac      	ldr	r4, [r5, #8]
 8006fb8:	e7eb      	b.n	8006f92 <__swsetup_r+0x22>
 8006fba:	4b27      	ldr	r3, [pc, #156]	; (8007058 <__swsetup_r+0xe8>)
 8006fbc:	429c      	cmp	r4, r3
 8006fbe:	d1e8      	bne.n	8006f92 <__swsetup_r+0x22>
 8006fc0:	68ec      	ldr	r4, [r5, #12]
 8006fc2:	e7e6      	b.n	8006f92 <__swsetup_r+0x22>
 8006fc4:	075b      	lsls	r3, r3, #29
 8006fc6:	d513      	bpl.n	8006ff0 <__swsetup_r+0x80>
 8006fc8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006fca:	2900      	cmp	r1, #0
 8006fcc:	d008      	beq.n	8006fe0 <__swsetup_r+0x70>
 8006fce:	0023      	movs	r3, r4
 8006fd0:	3344      	adds	r3, #68	; 0x44
 8006fd2:	4299      	cmp	r1, r3
 8006fd4:	d002      	beq.n	8006fdc <__swsetup_r+0x6c>
 8006fd6:	0030      	movs	r0, r6
 8006fd8:	f000 fa38 	bl	800744c <_free_r>
 8006fdc:	2300      	movs	r3, #0
 8006fde:	6363      	str	r3, [r4, #52]	; 0x34
 8006fe0:	2224      	movs	r2, #36	; 0x24
 8006fe2:	89a3      	ldrh	r3, [r4, #12]
 8006fe4:	4393      	bics	r3, r2
 8006fe6:	81a3      	strh	r3, [r4, #12]
 8006fe8:	2300      	movs	r3, #0
 8006fea:	6063      	str	r3, [r4, #4]
 8006fec:	6923      	ldr	r3, [r4, #16]
 8006fee:	6023      	str	r3, [r4, #0]
 8006ff0:	2308      	movs	r3, #8
 8006ff2:	89a2      	ldrh	r2, [r4, #12]
 8006ff4:	4313      	orrs	r3, r2
 8006ff6:	81a3      	strh	r3, [r4, #12]
 8006ff8:	6923      	ldr	r3, [r4, #16]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d10b      	bne.n	8007016 <__swsetup_r+0xa6>
 8006ffe:	21a0      	movs	r1, #160	; 0xa0
 8007000:	2280      	movs	r2, #128	; 0x80
 8007002:	89a3      	ldrh	r3, [r4, #12]
 8007004:	0089      	lsls	r1, r1, #2
 8007006:	0092      	lsls	r2, r2, #2
 8007008:	400b      	ands	r3, r1
 800700a:	4293      	cmp	r3, r2
 800700c:	d003      	beq.n	8007016 <__swsetup_r+0xa6>
 800700e:	0021      	movs	r1, r4
 8007010:	0030      	movs	r0, r6
 8007012:	f000 f9d7 	bl	80073c4 <__smakebuf_r>
 8007016:	2301      	movs	r3, #1
 8007018:	89a2      	ldrh	r2, [r4, #12]
 800701a:	4013      	ands	r3, r2
 800701c:	d011      	beq.n	8007042 <__swsetup_r+0xd2>
 800701e:	2300      	movs	r3, #0
 8007020:	60a3      	str	r3, [r4, #8]
 8007022:	6963      	ldr	r3, [r4, #20]
 8007024:	425b      	negs	r3, r3
 8007026:	61a3      	str	r3, [r4, #24]
 8007028:	2000      	movs	r0, #0
 800702a:	6923      	ldr	r3, [r4, #16]
 800702c:	4283      	cmp	r3, r0
 800702e:	d1be      	bne.n	8006fae <__swsetup_r+0x3e>
 8007030:	230c      	movs	r3, #12
 8007032:	5ee2      	ldrsh	r2, [r4, r3]
 8007034:	0613      	lsls	r3, r2, #24
 8007036:	d5ba      	bpl.n	8006fae <__swsetup_r+0x3e>
 8007038:	2340      	movs	r3, #64	; 0x40
 800703a:	4313      	orrs	r3, r2
 800703c:	81a3      	strh	r3, [r4, #12]
 800703e:	3801      	subs	r0, #1
 8007040:	e7b5      	b.n	8006fae <__swsetup_r+0x3e>
 8007042:	0792      	lsls	r2, r2, #30
 8007044:	d400      	bmi.n	8007048 <__swsetup_r+0xd8>
 8007046:	6963      	ldr	r3, [r4, #20]
 8007048:	60a3      	str	r3, [r4, #8]
 800704a:	e7ed      	b.n	8007028 <__swsetup_r+0xb8>
 800704c:	2000000c 	.word	0x2000000c
 8007050:	08007e64 	.word	0x08007e64
 8007054:	08007e84 	.word	0x08007e84
 8007058:	08007e44 	.word	0x08007e44

0800705c <__sflush_r>:
 800705c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800705e:	898a      	ldrh	r2, [r1, #12]
 8007060:	0005      	movs	r5, r0
 8007062:	000c      	movs	r4, r1
 8007064:	0713      	lsls	r3, r2, #28
 8007066:	d460      	bmi.n	800712a <__sflush_r+0xce>
 8007068:	684b      	ldr	r3, [r1, #4]
 800706a:	2b00      	cmp	r3, #0
 800706c:	dc04      	bgt.n	8007078 <__sflush_r+0x1c>
 800706e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007070:	2b00      	cmp	r3, #0
 8007072:	dc01      	bgt.n	8007078 <__sflush_r+0x1c>
 8007074:	2000      	movs	r0, #0
 8007076:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007078:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800707a:	2f00      	cmp	r7, #0
 800707c:	d0fa      	beq.n	8007074 <__sflush_r+0x18>
 800707e:	2300      	movs	r3, #0
 8007080:	682e      	ldr	r6, [r5, #0]
 8007082:	602b      	str	r3, [r5, #0]
 8007084:	2380      	movs	r3, #128	; 0x80
 8007086:	015b      	lsls	r3, r3, #5
 8007088:	6a21      	ldr	r1, [r4, #32]
 800708a:	401a      	ands	r2, r3
 800708c:	d034      	beq.n	80070f8 <__sflush_r+0x9c>
 800708e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007090:	89a3      	ldrh	r3, [r4, #12]
 8007092:	075b      	lsls	r3, r3, #29
 8007094:	d506      	bpl.n	80070a4 <__sflush_r+0x48>
 8007096:	6863      	ldr	r3, [r4, #4]
 8007098:	1ac0      	subs	r0, r0, r3
 800709a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800709c:	2b00      	cmp	r3, #0
 800709e:	d001      	beq.n	80070a4 <__sflush_r+0x48>
 80070a0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80070a2:	1ac0      	subs	r0, r0, r3
 80070a4:	0002      	movs	r2, r0
 80070a6:	6a21      	ldr	r1, [r4, #32]
 80070a8:	2300      	movs	r3, #0
 80070aa:	0028      	movs	r0, r5
 80070ac:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80070ae:	47b8      	blx	r7
 80070b0:	89a1      	ldrh	r1, [r4, #12]
 80070b2:	1c43      	adds	r3, r0, #1
 80070b4:	d106      	bne.n	80070c4 <__sflush_r+0x68>
 80070b6:	682b      	ldr	r3, [r5, #0]
 80070b8:	2b1d      	cmp	r3, #29
 80070ba:	d830      	bhi.n	800711e <__sflush_r+0xc2>
 80070bc:	4a2b      	ldr	r2, [pc, #172]	; (800716c <__sflush_r+0x110>)
 80070be:	40da      	lsrs	r2, r3
 80070c0:	07d3      	lsls	r3, r2, #31
 80070c2:	d52c      	bpl.n	800711e <__sflush_r+0xc2>
 80070c4:	2300      	movs	r3, #0
 80070c6:	6063      	str	r3, [r4, #4]
 80070c8:	6923      	ldr	r3, [r4, #16]
 80070ca:	6023      	str	r3, [r4, #0]
 80070cc:	04cb      	lsls	r3, r1, #19
 80070ce:	d505      	bpl.n	80070dc <__sflush_r+0x80>
 80070d0:	1c43      	adds	r3, r0, #1
 80070d2:	d102      	bne.n	80070da <__sflush_r+0x7e>
 80070d4:	682b      	ldr	r3, [r5, #0]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d100      	bne.n	80070dc <__sflush_r+0x80>
 80070da:	6560      	str	r0, [r4, #84]	; 0x54
 80070dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80070de:	602e      	str	r6, [r5, #0]
 80070e0:	2900      	cmp	r1, #0
 80070e2:	d0c7      	beq.n	8007074 <__sflush_r+0x18>
 80070e4:	0023      	movs	r3, r4
 80070e6:	3344      	adds	r3, #68	; 0x44
 80070e8:	4299      	cmp	r1, r3
 80070ea:	d002      	beq.n	80070f2 <__sflush_r+0x96>
 80070ec:	0028      	movs	r0, r5
 80070ee:	f000 f9ad 	bl	800744c <_free_r>
 80070f2:	2000      	movs	r0, #0
 80070f4:	6360      	str	r0, [r4, #52]	; 0x34
 80070f6:	e7be      	b.n	8007076 <__sflush_r+0x1a>
 80070f8:	2301      	movs	r3, #1
 80070fa:	0028      	movs	r0, r5
 80070fc:	47b8      	blx	r7
 80070fe:	1c43      	adds	r3, r0, #1
 8007100:	d1c6      	bne.n	8007090 <__sflush_r+0x34>
 8007102:	682b      	ldr	r3, [r5, #0]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d0c3      	beq.n	8007090 <__sflush_r+0x34>
 8007108:	2b1d      	cmp	r3, #29
 800710a:	d001      	beq.n	8007110 <__sflush_r+0xb4>
 800710c:	2b16      	cmp	r3, #22
 800710e:	d101      	bne.n	8007114 <__sflush_r+0xb8>
 8007110:	602e      	str	r6, [r5, #0]
 8007112:	e7af      	b.n	8007074 <__sflush_r+0x18>
 8007114:	2340      	movs	r3, #64	; 0x40
 8007116:	89a2      	ldrh	r2, [r4, #12]
 8007118:	4313      	orrs	r3, r2
 800711a:	81a3      	strh	r3, [r4, #12]
 800711c:	e7ab      	b.n	8007076 <__sflush_r+0x1a>
 800711e:	2340      	movs	r3, #64	; 0x40
 8007120:	430b      	orrs	r3, r1
 8007122:	2001      	movs	r0, #1
 8007124:	81a3      	strh	r3, [r4, #12]
 8007126:	4240      	negs	r0, r0
 8007128:	e7a5      	b.n	8007076 <__sflush_r+0x1a>
 800712a:	690f      	ldr	r7, [r1, #16]
 800712c:	2f00      	cmp	r7, #0
 800712e:	d0a1      	beq.n	8007074 <__sflush_r+0x18>
 8007130:	680b      	ldr	r3, [r1, #0]
 8007132:	600f      	str	r7, [r1, #0]
 8007134:	1bdb      	subs	r3, r3, r7
 8007136:	9301      	str	r3, [sp, #4]
 8007138:	2300      	movs	r3, #0
 800713a:	0792      	lsls	r2, r2, #30
 800713c:	d100      	bne.n	8007140 <__sflush_r+0xe4>
 800713e:	694b      	ldr	r3, [r1, #20]
 8007140:	60a3      	str	r3, [r4, #8]
 8007142:	9b01      	ldr	r3, [sp, #4]
 8007144:	2b00      	cmp	r3, #0
 8007146:	dc00      	bgt.n	800714a <__sflush_r+0xee>
 8007148:	e794      	b.n	8007074 <__sflush_r+0x18>
 800714a:	9b01      	ldr	r3, [sp, #4]
 800714c:	003a      	movs	r2, r7
 800714e:	6a21      	ldr	r1, [r4, #32]
 8007150:	0028      	movs	r0, r5
 8007152:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007154:	47b0      	blx	r6
 8007156:	2800      	cmp	r0, #0
 8007158:	dc03      	bgt.n	8007162 <__sflush_r+0x106>
 800715a:	2340      	movs	r3, #64	; 0x40
 800715c:	89a2      	ldrh	r2, [r4, #12]
 800715e:	4313      	orrs	r3, r2
 8007160:	e7df      	b.n	8007122 <__sflush_r+0xc6>
 8007162:	9b01      	ldr	r3, [sp, #4]
 8007164:	183f      	adds	r7, r7, r0
 8007166:	1a1b      	subs	r3, r3, r0
 8007168:	9301      	str	r3, [sp, #4]
 800716a:	e7ea      	b.n	8007142 <__sflush_r+0xe6>
 800716c:	20400001 	.word	0x20400001

08007170 <_fflush_r>:
 8007170:	690b      	ldr	r3, [r1, #16]
 8007172:	b570      	push	{r4, r5, r6, lr}
 8007174:	0005      	movs	r5, r0
 8007176:	000c      	movs	r4, r1
 8007178:	2b00      	cmp	r3, #0
 800717a:	d101      	bne.n	8007180 <_fflush_r+0x10>
 800717c:	2000      	movs	r0, #0
 800717e:	bd70      	pop	{r4, r5, r6, pc}
 8007180:	2800      	cmp	r0, #0
 8007182:	d004      	beq.n	800718e <_fflush_r+0x1e>
 8007184:	6983      	ldr	r3, [r0, #24]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d101      	bne.n	800718e <_fflush_r+0x1e>
 800718a:	f000 f85f 	bl	800724c <__sinit>
 800718e:	4b0b      	ldr	r3, [pc, #44]	; (80071bc <_fflush_r+0x4c>)
 8007190:	429c      	cmp	r4, r3
 8007192:	d109      	bne.n	80071a8 <_fflush_r+0x38>
 8007194:	686c      	ldr	r4, [r5, #4]
 8007196:	220c      	movs	r2, #12
 8007198:	5ea3      	ldrsh	r3, [r4, r2]
 800719a:	2b00      	cmp	r3, #0
 800719c:	d0ee      	beq.n	800717c <_fflush_r+0xc>
 800719e:	0021      	movs	r1, r4
 80071a0:	0028      	movs	r0, r5
 80071a2:	f7ff ff5b 	bl	800705c <__sflush_r>
 80071a6:	e7ea      	b.n	800717e <_fflush_r+0xe>
 80071a8:	4b05      	ldr	r3, [pc, #20]	; (80071c0 <_fflush_r+0x50>)
 80071aa:	429c      	cmp	r4, r3
 80071ac:	d101      	bne.n	80071b2 <_fflush_r+0x42>
 80071ae:	68ac      	ldr	r4, [r5, #8]
 80071b0:	e7f1      	b.n	8007196 <_fflush_r+0x26>
 80071b2:	4b04      	ldr	r3, [pc, #16]	; (80071c4 <_fflush_r+0x54>)
 80071b4:	429c      	cmp	r4, r3
 80071b6:	d1ee      	bne.n	8007196 <_fflush_r+0x26>
 80071b8:	68ec      	ldr	r4, [r5, #12]
 80071ba:	e7ec      	b.n	8007196 <_fflush_r+0x26>
 80071bc:	08007e64 	.word	0x08007e64
 80071c0:	08007e84 	.word	0x08007e84
 80071c4:	08007e44 	.word	0x08007e44

080071c8 <std>:
 80071c8:	2300      	movs	r3, #0
 80071ca:	b510      	push	{r4, lr}
 80071cc:	0004      	movs	r4, r0
 80071ce:	6003      	str	r3, [r0, #0]
 80071d0:	6043      	str	r3, [r0, #4]
 80071d2:	6083      	str	r3, [r0, #8]
 80071d4:	8181      	strh	r1, [r0, #12]
 80071d6:	6643      	str	r3, [r0, #100]	; 0x64
 80071d8:	81c2      	strh	r2, [r0, #14]
 80071da:	6103      	str	r3, [r0, #16]
 80071dc:	6143      	str	r3, [r0, #20]
 80071de:	6183      	str	r3, [r0, #24]
 80071e0:	0019      	movs	r1, r3
 80071e2:	2208      	movs	r2, #8
 80071e4:	305c      	adds	r0, #92	; 0x5c
 80071e6:	f7ff fde1 	bl	8006dac <memset>
 80071ea:	4b05      	ldr	r3, [pc, #20]	; (8007200 <std+0x38>)
 80071ec:	6224      	str	r4, [r4, #32]
 80071ee:	6263      	str	r3, [r4, #36]	; 0x24
 80071f0:	4b04      	ldr	r3, [pc, #16]	; (8007204 <std+0x3c>)
 80071f2:	62a3      	str	r3, [r4, #40]	; 0x28
 80071f4:	4b04      	ldr	r3, [pc, #16]	; (8007208 <std+0x40>)
 80071f6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80071f8:	4b04      	ldr	r3, [pc, #16]	; (800720c <std+0x44>)
 80071fa:	6323      	str	r3, [r4, #48]	; 0x30
 80071fc:	bd10      	pop	{r4, pc}
 80071fe:	46c0      	nop			; (mov r8, r8)
 8007200:	08007b29 	.word	0x08007b29
 8007204:	08007b51 	.word	0x08007b51
 8007208:	08007b89 	.word	0x08007b89
 800720c:	08007bb5 	.word	0x08007bb5

08007210 <_cleanup_r>:
 8007210:	b510      	push	{r4, lr}
 8007212:	4902      	ldr	r1, [pc, #8]	; (800721c <_cleanup_r+0xc>)
 8007214:	f000 f88c 	bl	8007330 <_fwalk_reent>
 8007218:	bd10      	pop	{r4, pc}
 800721a:	46c0      	nop			; (mov r8, r8)
 800721c:	08007171 	.word	0x08007171

08007220 <__sfmoreglue>:
 8007220:	b570      	push	{r4, r5, r6, lr}
 8007222:	2568      	movs	r5, #104	; 0x68
 8007224:	1e4a      	subs	r2, r1, #1
 8007226:	4355      	muls	r5, r2
 8007228:	000e      	movs	r6, r1
 800722a:	0029      	movs	r1, r5
 800722c:	3174      	adds	r1, #116	; 0x74
 800722e:	f000 f957 	bl	80074e0 <_malloc_r>
 8007232:	1e04      	subs	r4, r0, #0
 8007234:	d008      	beq.n	8007248 <__sfmoreglue+0x28>
 8007236:	2100      	movs	r1, #0
 8007238:	002a      	movs	r2, r5
 800723a:	6001      	str	r1, [r0, #0]
 800723c:	6046      	str	r6, [r0, #4]
 800723e:	300c      	adds	r0, #12
 8007240:	60a0      	str	r0, [r4, #8]
 8007242:	3268      	adds	r2, #104	; 0x68
 8007244:	f7ff fdb2 	bl	8006dac <memset>
 8007248:	0020      	movs	r0, r4
 800724a:	bd70      	pop	{r4, r5, r6, pc}

0800724c <__sinit>:
 800724c:	6983      	ldr	r3, [r0, #24]
 800724e:	b513      	push	{r0, r1, r4, lr}
 8007250:	0004      	movs	r4, r0
 8007252:	2b00      	cmp	r3, #0
 8007254:	d128      	bne.n	80072a8 <__sinit+0x5c>
 8007256:	6483      	str	r3, [r0, #72]	; 0x48
 8007258:	64c3      	str	r3, [r0, #76]	; 0x4c
 800725a:	6503      	str	r3, [r0, #80]	; 0x50
 800725c:	4b13      	ldr	r3, [pc, #76]	; (80072ac <__sinit+0x60>)
 800725e:	4a14      	ldr	r2, [pc, #80]	; (80072b0 <__sinit+0x64>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	6282      	str	r2, [r0, #40]	; 0x28
 8007264:	9301      	str	r3, [sp, #4]
 8007266:	4298      	cmp	r0, r3
 8007268:	d101      	bne.n	800726e <__sinit+0x22>
 800726a:	2301      	movs	r3, #1
 800726c:	6183      	str	r3, [r0, #24]
 800726e:	0020      	movs	r0, r4
 8007270:	f000 f820 	bl	80072b4 <__sfp>
 8007274:	6060      	str	r0, [r4, #4]
 8007276:	0020      	movs	r0, r4
 8007278:	f000 f81c 	bl	80072b4 <__sfp>
 800727c:	60a0      	str	r0, [r4, #8]
 800727e:	0020      	movs	r0, r4
 8007280:	f000 f818 	bl	80072b4 <__sfp>
 8007284:	2200      	movs	r2, #0
 8007286:	60e0      	str	r0, [r4, #12]
 8007288:	2104      	movs	r1, #4
 800728a:	6860      	ldr	r0, [r4, #4]
 800728c:	f7ff ff9c 	bl	80071c8 <std>
 8007290:	2201      	movs	r2, #1
 8007292:	2109      	movs	r1, #9
 8007294:	68a0      	ldr	r0, [r4, #8]
 8007296:	f7ff ff97 	bl	80071c8 <std>
 800729a:	2202      	movs	r2, #2
 800729c:	2112      	movs	r1, #18
 800729e:	68e0      	ldr	r0, [r4, #12]
 80072a0:	f7ff ff92 	bl	80071c8 <std>
 80072a4:	2301      	movs	r3, #1
 80072a6:	61a3      	str	r3, [r4, #24]
 80072a8:	bd13      	pop	{r0, r1, r4, pc}
 80072aa:	46c0      	nop			; (mov r8, r8)
 80072ac:	08007e40 	.word	0x08007e40
 80072b0:	08007211 	.word	0x08007211

080072b4 <__sfp>:
 80072b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072b6:	4b1c      	ldr	r3, [pc, #112]	; (8007328 <__sfp+0x74>)
 80072b8:	0007      	movs	r7, r0
 80072ba:	681e      	ldr	r6, [r3, #0]
 80072bc:	69b3      	ldr	r3, [r6, #24]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d102      	bne.n	80072c8 <__sfp+0x14>
 80072c2:	0030      	movs	r0, r6
 80072c4:	f7ff ffc2 	bl	800724c <__sinit>
 80072c8:	3648      	adds	r6, #72	; 0x48
 80072ca:	68b4      	ldr	r4, [r6, #8]
 80072cc:	6873      	ldr	r3, [r6, #4]
 80072ce:	3b01      	subs	r3, #1
 80072d0:	d504      	bpl.n	80072dc <__sfp+0x28>
 80072d2:	6833      	ldr	r3, [r6, #0]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d007      	beq.n	80072e8 <__sfp+0x34>
 80072d8:	6836      	ldr	r6, [r6, #0]
 80072da:	e7f6      	b.n	80072ca <__sfp+0x16>
 80072dc:	220c      	movs	r2, #12
 80072de:	5ea5      	ldrsh	r5, [r4, r2]
 80072e0:	2d00      	cmp	r5, #0
 80072e2:	d00d      	beq.n	8007300 <__sfp+0x4c>
 80072e4:	3468      	adds	r4, #104	; 0x68
 80072e6:	e7f2      	b.n	80072ce <__sfp+0x1a>
 80072e8:	2104      	movs	r1, #4
 80072ea:	0038      	movs	r0, r7
 80072ec:	f7ff ff98 	bl	8007220 <__sfmoreglue>
 80072f0:	6030      	str	r0, [r6, #0]
 80072f2:	2800      	cmp	r0, #0
 80072f4:	d1f0      	bne.n	80072d8 <__sfp+0x24>
 80072f6:	230c      	movs	r3, #12
 80072f8:	0004      	movs	r4, r0
 80072fa:	603b      	str	r3, [r7, #0]
 80072fc:	0020      	movs	r0, r4
 80072fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007300:	0020      	movs	r0, r4
 8007302:	4b0a      	ldr	r3, [pc, #40]	; (800732c <__sfp+0x78>)
 8007304:	6665      	str	r5, [r4, #100]	; 0x64
 8007306:	6025      	str	r5, [r4, #0]
 8007308:	6065      	str	r5, [r4, #4]
 800730a:	60a5      	str	r5, [r4, #8]
 800730c:	60e3      	str	r3, [r4, #12]
 800730e:	6125      	str	r5, [r4, #16]
 8007310:	6165      	str	r5, [r4, #20]
 8007312:	61a5      	str	r5, [r4, #24]
 8007314:	2208      	movs	r2, #8
 8007316:	0029      	movs	r1, r5
 8007318:	305c      	adds	r0, #92	; 0x5c
 800731a:	f7ff fd47 	bl	8006dac <memset>
 800731e:	6365      	str	r5, [r4, #52]	; 0x34
 8007320:	63a5      	str	r5, [r4, #56]	; 0x38
 8007322:	64a5      	str	r5, [r4, #72]	; 0x48
 8007324:	64e5      	str	r5, [r4, #76]	; 0x4c
 8007326:	e7e9      	b.n	80072fc <__sfp+0x48>
 8007328:	08007e40 	.word	0x08007e40
 800732c:	ffff0001 	.word	0xffff0001

08007330 <_fwalk_reent>:
 8007330:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007332:	0004      	movs	r4, r0
 8007334:	0007      	movs	r7, r0
 8007336:	2600      	movs	r6, #0
 8007338:	9101      	str	r1, [sp, #4]
 800733a:	3448      	adds	r4, #72	; 0x48
 800733c:	2c00      	cmp	r4, #0
 800733e:	d101      	bne.n	8007344 <_fwalk_reent+0x14>
 8007340:	0030      	movs	r0, r6
 8007342:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007344:	6863      	ldr	r3, [r4, #4]
 8007346:	68a5      	ldr	r5, [r4, #8]
 8007348:	9300      	str	r3, [sp, #0]
 800734a:	9b00      	ldr	r3, [sp, #0]
 800734c:	3b01      	subs	r3, #1
 800734e:	9300      	str	r3, [sp, #0]
 8007350:	d501      	bpl.n	8007356 <_fwalk_reent+0x26>
 8007352:	6824      	ldr	r4, [r4, #0]
 8007354:	e7f2      	b.n	800733c <_fwalk_reent+0xc>
 8007356:	89ab      	ldrh	r3, [r5, #12]
 8007358:	2b01      	cmp	r3, #1
 800735a:	d908      	bls.n	800736e <_fwalk_reent+0x3e>
 800735c:	220e      	movs	r2, #14
 800735e:	5eab      	ldrsh	r3, [r5, r2]
 8007360:	3301      	adds	r3, #1
 8007362:	d004      	beq.n	800736e <_fwalk_reent+0x3e>
 8007364:	0029      	movs	r1, r5
 8007366:	0038      	movs	r0, r7
 8007368:	9b01      	ldr	r3, [sp, #4]
 800736a:	4798      	blx	r3
 800736c:	4306      	orrs	r6, r0
 800736e:	3568      	adds	r5, #104	; 0x68
 8007370:	e7eb      	b.n	800734a <_fwalk_reent+0x1a>
	...

08007374 <__swhatbuf_r>:
 8007374:	b570      	push	{r4, r5, r6, lr}
 8007376:	000e      	movs	r6, r1
 8007378:	001d      	movs	r5, r3
 800737a:	230e      	movs	r3, #14
 800737c:	5ec9      	ldrsh	r1, [r1, r3]
 800737e:	b096      	sub	sp, #88	; 0x58
 8007380:	0014      	movs	r4, r2
 8007382:	2900      	cmp	r1, #0
 8007384:	da07      	bge.n	8007396 <__swhatbuf_r+0x22>
 8007386:	2300      	movs	r3, #0
 8007388:	602b      	str	r3, [r5, #0]
 800738a:	89b3      	ldrh	r3, [r6, #12]
 800738c:	061b      	lsls	r3, r3, #24
 800738e:	d411      	bmi.n	80073b4 <__swhatbuf_r+0x40>
 8007390:	2380      	movs	r3, #128	; 0x80
 8007392:	00db      	lsls	r3, r3, #3
 8007394:	e00f      	b.n	80073b6 <__swhatbuf_r+0x42>
 8007396:	466a      	mov	r2, sp
 8007398:	f000 fc38 	bl	8007c0c <_fstat_r>
 800739c:	2800      	cmp	r0, #0
 800739e:	dbf2      	blt.n	8007386 <__swhatbuf_r+0x12>
 80073a0:	22f0      	movs	r2, #240	; 0xf0
 80073a2:	9b01      	ldr	r3, [sp, #4]
 80073a4:	0212      	lsls	r2, r2, #8
 80073a6:	4013      	ands	r3, r2
 80073a8:	4a05      	ldr	r2, [pc, #20]	; (80073c0 <__swhatbuf_r+0x4c>)
 80073aa:	189b      	adds	r3, r3, r2
 80073ac:	425a      	negs	r2, r3
 80073ae:	4153      	adcs	r3, r2
 80073b0:	602b      	str	r3, [r5, #0]
 80073b2:	e7ed      	b.n	8007390 <__swhatbuf_r+0x1c>
 80073b4:	2340      	movs	r3, #64	; 0x40
 80073b6:	2000      	movs	r0, #0
 80073b8:	6023      	str	r3, [r4, #0]
 80073ba:	b016      	add	sp, #88	; 0x58
 80073bc:	bd70      	pop	{r4, r5, r6, pc}
 80073be:	46c0      	nop			; (mov r8, r8)
 80073c0:	ffffe000 	.word	0xffffe000

080073c4 <__smakebuf_r>:
 80073c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80073c6:	2602      	movs	r6, #2
 80073c8:	898b      	ldrh	r3, [r1, #12]
 80073ca:	0005      	movs	r5, r0
 80073cc:	000c      	movs	r4, r1
 80073ce:	4233      	tst	r3, r6
 80073d0:	d006      	beq.n	80073e0 <__smakebuf_r+0x1c>
 80073d2:	0023      	movs	r3, r4
 80073d4:	3347      	adds	r3, #71	; 0x47
 80073d6:	6023      	str	r3, [r4, #0]
 80073d8:	6123      	str	r3, [r4, #16]
 80073da:	2301      	movs	r3, #1
 80073dc:	6163      	str	r3, [r4, #20]
 80073de:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80073e0:	ab01      	add	r3, sp, #4
 80073e2:	466a      	mov	r2, sp
 80073e4:	f7ff ffc6 	bl	8007374 <__swhatbuf_r>
 80073e8:	9900      	ldr	r1, [sp, #0]
 80073ea:	0007      	movs	r7, r0
 80073ec:	0028      	movs	r0, r5
 80073ee:	f000 f877 	bl	80074e0 <_malloc_r>
 80073f2:	2800      	cmp	r0, #0
 80073f4:	d108      	bne.n	8007408 <__smakebuf_r+0x44>
 80073f6:	220c      	movs	r2, #12
 80073f8:	5ea3      	ldrsh	r3, [r4, r2]
 80073fa:	059a      	lsls	r2, r3, #22
 80073fc:	d4ef      	bmi.n	80073de <__smakebuf_r+0x1a>
 80073fe:	2203      	movs	r2, #3
 8007400:	4393      	bics	r3, r2
 8007402:	431e      	orrs	r6, r3
 8007404:	81a6      	strh	r6, [r4, #12]
 8007406:	e7e4      	b.n	80073d2 <__smakebuf_r+0xe>
 8007408:	4b0f      	ldr	r3, [pc, #60]	; (8007448 <__smakebuf_r+0x84>)
 800740a:	62ab      	str	r3, [r5, #40]	; 0x28
 800740c:	2380      	movs	r3, #128	; 0x80
 800740e:	89a2      	ldrh	r2, [r4, #12]
 8007410:	6020      	str	r0, [r4, #0]
 8007412:	4313      	orrs	r3, r2
 8007414:	81a3      	strh	r3, [r4, #12]
 8007416:	9b00      	ldr	r3, [sp, #0]
 8007418:	6120      	str	r0, [r4, #16]
 800741a:	6163      	str	r3, [r4, #20]
 800741c:	9b01      	ldr	r3, [sp, #4]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d00d      	beq.n	800743e <__smakebuf_r+0x7a>
 8007422:	230e      	movs	r3, #14
 8007424:	5ee1      	ldrsh	r1, [r4, r3]
 8007426:	0028      	movs	r0, r5
 8007428:	f000 fc02 	bl	8007c30 <_isatty_r>
 800742c:	2800      	cmp	r0, #0
 800742e:	d006      	beq.n	800743e <__smakebuf_r+0x7a>
 8007430:	2203      	movs	r2, #3
 8007432:	89a3      	ldrh	r3, [r4, #12]
 8007434:	4393      	bics	r3, r2
 8007436:	001a      	movs	r2, r3
 8007438:	2301      	movs	r3, #1
 800743a:	4313      	orrs	r3, r2
 800743c:	81a3      	strh	r3, [r4, #12]
 800743e:	89a0      	ldrh	r0, [r4, #12]
 8007440:	4338      	orrs	r0, r7
 8007442:	81a0      	strh	r0, [r4, #12]
 8007444:	e7cb      	b.n	80073de <__smakebuf_r+0x1a>
 8007446:	46c0      	nop			; (mov r8, r8)
 8007448:	08007211 	.word	0x08007211

0800744c <_free_r>:
 800744c:	b570      	push	{r4, r5, r6, lr}
 800744e:	0005      	movs	r5, r0
 8007450:	2900      	cmp	r1, #0
 8007452:	d010      	beq.n	8007476 <_free_r+0x2a>
 8007454:	1f0c      	subs	r4, r1, #4
 8007456:	6823      	ldr	r3, [r4, #0]
 8007458:	2b00      	cmp	r3, #0
 800745a:	da00      	bge.n	800745e <_free_r+0x12>
 800745c:	18e4      	adds	r4, r4, r3
 800745e:	0028      	movs	r0, r5
 8007460:	f000 fc17 	bl	8007c92 <__malloc_lock>
 8007464:	4a1d      	ldr	r2, [pc, #116]	; (80074dc <_free_r+0x90>)
 8007466:	6813      	ldr	r3, [r2, #0]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d105      	bne.n	8007478 <_free_r+0x2c>
 800746c:	6063      	str	r3, [r4, #4]
 800746e:	6014      	str	r4, [r2, #0]
 8007470:	0028      	movs	r0, r5
 8007472:	f000 fc0f 	bl	8007c94 <__malloc_unlock>
 8007476:	bd70      	pop	{r4, r5, r6, pc}
 8007478:	42a3      	cmp	r3, r4
 800747a:	d909      	bls.n	8007490 <_free_r+0x44>
 800747c:	6821      	ldr	r1, [r4, #0]
 800747e:	1860      	adds	r0, r4, r1
 8007480:	4283      	cmp	r3, r0
 8007482:	d1f3      	bne.n	800746c <_free_r+0x20>
 8007484:	6818      	ldr	r0, [r3, #0]
 8007486:	685b      	ldr	r3, [r3, #4]
 8007488:	1841      	adds	r1, r0, r1
 800748a:	6021      	str	r1, [r4, #0]
 800748c:	e7ee      	b.n	800746c <_free_r+0x20>
 800748e:	0013      	movs	r3, r2
 8007490:	685a      	ldr	r2, [r3, #4]
 8007492:	2a00      	cmp	r2, #0
 8007494:	d001      	beq.n	800749a <_free_r+0x4e>
 8007496:	42a2      	cmp	r2, r4
 8007498:	d9f9      	bls.n	800748e <_free_r+0x42>
 800749a:	6819      	ldr	r1, [r3, #0]
 800749c:	1858      	adds	r0, r3, r1
 800749e:	42a0      	cmp	r0, r4
 80074a0:	d10b      	bne.n	80074ba <_free_r+0x6e>
 80074a2:	6820      	ldr	r0, [r4, #0]
 80074a4:	1809      	adds	r1, r1, r0
 80074a6:	1858      	adds	r0, r3, r1
 80074a8:	6019      	str	r1, [r3, #0]
 80074aa:	4282      	cmp	r2, r0
 80074ac:	d1e0      	bne.n	8007470 <_free_r+0x24>
 80074ae:	6810      	ldr	r0, [r2, #0]
 80074b0:	6852      	ldr	r2, [r2, #4]
 80074b2:	1841      	adds	r1, r0, r1
 80074b4:	6019      	str	r1, [r3, #0]
 80074b6:	605a      	str	r2, [r3, #4]
 80074b8:	e7da      	b.n	8007470 <_free_r+0x24>
 80074ba:	42a0      	cmp	r0, r4
 80074bc:	d902      	bls.n	80074c4 <_free_r+0x78>
 80074be:	230c      	movs	r3, #12
 80074c0:	602b      	str	r3, [r5, #0]
 80074c2:	e7d5      	b.n	8007470 <_free_r+0x24>
 80074c4:	6821      	ldr	r1, [r4, #0]
 80074c6:	1860      	adds	r0, r4, r1
 80074c8:	4282      	cmp	r2, r0
 80074ca:	d103      	bne.n	80074d4 <_free_r+0x88>
 80074cc:	6810      	ldr	r0, [r2, #0]
 80074ce:	6852      	ldr	r2, [r2, #4]
 80074d0:	1841      	adds	r1, r0, r1
 80074d2:	6021      	str	r1, [r4, #0]
 80074d4:	6062      	str	r2, [r4, #4]
 80074d6:	605c      	str	r4, [r3, #4]
 80074d8:	e7ca      	b.n	8007470 <_free_r+0x24>
 80074da:	46c0      	nop			; (mov r8, r8)
 80074dc:	20000090 	.word	0x20000090

080074e0 <_malloc_r>:
 80074e0:	2303      	movs	r3, #3
 80074e2:	b570      	push	{r4, r5, r6, lr}
 80074e4:	1ccd      	adds	r5, r1, #3
 80074e6:	439d      	bics	r5, r3
 80074e8:	3508      	adds	r5, #8
 80074ea:	0006      	movs	r6, r0
 80074ec:	2d0c      	cmp	r5, #12
 80074ee:	d21e      	bcs.n	800752e <_malloc_r+0x4e>
 80074f0:	250c      	movs	r5, #12
 80074f2:	42a9      	cmp	r1, r5
 80074f4:	d81d      	bhi.n	8007532 <_malloc_r+0x52>
 80074f6:	0030      	movs	r0, r6
 80074f8:	f000 fbcb 	bl	8007c92 <__malloc_lock>
 80074fc:	4a25      	ldr	r2, [pc, #148]	; (8007594 <_malloc_r+0xb4>)
 80074fe:	6814      	ldr	r4, [r2, #0]
 8007500:	0021      	movs	r1, r4
 8007502:	2900      	cmp	r1, #0
 8007504:	d119      	bne.n	800753a <_malloc_r+0x5a>
 8007506:	4c24      	ldr	r4, [pc, #144]	; (8007598 <_malloc_r+0xb8>)
 8007508:	6823      	ldr	r3, [r4, #0]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d103      	bne.n	8007516 <_malloc_r+0x36>
 800750e:	0030      	movs	r0, r6
 8007510:	f000 faf8 	bl	8007b04 <_sbrk_r>
 8007514:	6020      	str	r0, [r4, #0]
 8007516:	0029      	movs	r1, r5
 8007518:	0030      	movs	r0, r6
 800751a:	f000 faf3 	bl	8007b04 <_sbrk_r>
 800751e:	1c43      	adds	r3, r0, #1
 8007520:	d12b      	bne.n	800757a <_malloc_r+0x9a>
 8007522:	230c      	movs	r3, #12
 8007524:	0030      	movs	r0, r6
 8007526:	6033      	str	r3, [r6, #0]
 8007528:	f000 fbb4 	bl	8007c94 <__malloc_unlock>
 800752c:	e003      	b.n	8007536 <_malloc_r+0x56>
 800752e:	2d00      	cmp	r5, #0
 8007530:	dadf      	bge.n	80074f2 <_malloc_r+0x12>
 8007532:	230c      	movs	r3, #12
 8007534:	6033      	str	r3, [r6, #0]
 8007536:	2000      	movs	r0, #0
 8007538:	bd70      	pop	{r4, r5, r6, pc}
 800753a:	680b      	ldr	r3, [r1, #0]
 800753c:	1b5b      	subs	r3, r3, r5
 800753e:	d419      	bmi.n	8007574 <_malloc_r+0x94>
 8007540:	2b0b      	cmp	r3, #11
 8007542:	d903      	bls.n	800754c <_malloc_r+0x6c>
 8007544:	600b      	str	r3, [r1, #0]
 8007546:	18cc      	adds	r4, r1, r3
 8007548:	6025      	str	r5, [r4, #0]
 800754a:	e003      	b.n	8007554 <_malloc_r+0x74>
 800754c:	684b      	ldr	r3, [r1, #4]
 800754e:	428c      	cmp	r4, r1
 8007550:	d10d      	bne.n	800756e <_malloc_r+0x8e>
 8007552:	6013      	str	r3, [r2, #0]
 8007554:	0030      	movs	r0, r6
 8007556:	f000 fb9d 	bl	8007c94 <__malloc_unlock>
 800755a:	0020      	movs	r0, r4
 800755c:	2207      	movs	r2, #7
 800755e:	300b      	adds	r0, #11
 8007560:	1d23      	adds	r3, r4, #4
 8007562:	4390      	bics	r0, r2
 8007564:	1ac3      	subs	r3, r0, r3
 8007566:	d0e7      	beq.n	8007538 <_malloc_r+0x58>
 8007568:	425a      	negs	r2, r3
 800756a:	50e2      	str	r2, [r4, r3]
 800756c:	e7e4      	b.n	8007538 <_malloc_r+0x58>
 800756e:	6063      	str	r3, [r4, #4]
 8007570:	000c      	movs	r4, r1
 8007572:	e7ef      	b.n	8007554 <_malloc_r+0x74>
 8007574:	000c      	movs	r4, r1
 8007576:	6849      	ldr	r1, [r1, #4]
 8007578:	e7c3      	b.n	8007502 <_malloc_r+0x22>
 800757a:	2303      	movs	r3, #3
 800757c:	1cc4      	adds	r4, r0, #3
 800757e:	439c      	bics	r4, r3
 8007580:	42a0      	cmp	r0, r4
 8007582:	d0e1      	beq.n	8007548 <_malloc_r+0x68>
 8007584:	1a21      	subs	r1, r4, r0
 8007586:	0030      	movs	r0, r6
 8007588:	f000 fabc 	bl	8007b04 <_sbrk_r>
 800758c:	1c43      	adds	r3, r0, #1
 800758e:	d1db      	bne.n	8007548 <_malloc_r+0x68>
 8007590:	e7c7      	b.n	8007522 <_malloc_r+0x42>
 8007592:	46c0      	nop			; (mov r8, r8)
 8007594:	20000090 	.word	0x20000090
 8007598:	20000094 	.word	0x20000094

0800759c <__sfputc_r>:
 800759c:	6893      	ldr	r3, [r2, #8]
 800759e:	b510      	push	{r4, lr}
 80075a0:	3b01      	subs	r3, #1
 80075a2:	6093      	str	r3, [r2, #8]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	da04      	bge.n	80075b2 <__sfputc_r+0x16>
 80075a8:	6994      	ldr	r4, [r2, #24]
 80075aa:	42a3      	cmp	r3, r4
 80075ac:	db07      	blt.n	80075be <__sfputc_r+0x22>
 80075ae:	290a      	cmp	r1, #10
 80075b0:	d005      	beq.n	80075be <__sfputc_r+0x22>
 80075b2:	6813      	ldr	r3, [r2, #0]
 80075b4:	1c58      	adds	r0, r3, #1
 80075b6:	6010      	str	r0, [r2, #0]
 80075b8:	7019      	strb	r1, [r3, #0]
 80075ba:	0008      	movs	r0, r1
 80075bc:	bd10      	pop	{r4, pc}
 80075be:	f7ff fc81 	bl	8006ec4 <__swbuf_r>
 80075c2:	0001      	movs	r1, r0
 80075c4:	e7f9      	b.n	80075ba <__sfputc_r+0x1e>

080075c6 <__sfputs_r>:
 80075c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075c8:	0006      	movs	r6, r0
 80075ca:	000f      	movs	r7, r1
 80075cc:	0014      	movs	r4, r2
 80075ce:	18d5      	adds	r5, r2, r3
 80075d0:	42ac      	cmp	r4, r5
 80075d2:	d101      	bne.n	80075d8 <__sfputs_r+0x12>
 80075d4:	2000      	movs	r0, #0
 80075d6:	e007      	b.n	80075e8 <__sfputs_r+0x22>
 80075d8:	7821      	ldrb	r1, [r4, #0]
 80075da:	003a      	movs	r2, r7
 80075dc:	0030      	movs	r0, r6
 80075de:	f7ff ffdd 	bl	800759c <__sfputc_r>
 80075e2:	3401      	adds	r4, #1
 80075e4:	1c43      	adds	r3, r0, #1
 80075e6:	d1f3      	bne.n	80075d0 <__sfputs_r+0xa>
 80075e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080075ec <_vfiprintf_r>:
 80075ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075ee:	b0a1      	sub	sp, #132	; 0x84
 80075f0:	9003      	str	r0, [sp, #12]
 80075f2:	000f      	movs	r7, r1
 80075f4:	0016      	movs	r6, r2
 80075f6:	001d      	movs	r5, r3
 80075f8:	2800      	cmp	r0, #0
 80075fa:	d005      	beq.n	8007608 <_vfiprintf_r+0x1c>
 80075fc:	6983      	ldr	r3, [r0, #24]
 80075fe:	9305      	str	r3, [sp, #20]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d101      	bne.n	8007608 <_vfiprintf_r+0x1c>
 8007604:	f7ff fe22 	bl	800724c <__sinit>
 8007608:	4b7b      	ldr	r3, [pc, #492]	; (80077f8 <_vfiprintf_r+0x20c>)
 800760a:	429f      	cmp	r7, r3
 800760c:	d15c      	bne.n	80076c8 <_vfiprintf_r+0xdc>
 800760e:	9b03      	ldr	r3, [sp, #12]
 8007610:	685f      	ldr	r7, [r3, #4]
 8007612:	89bb      	ldrh	r3, [r7, #12]
 8007614:	071b      	lsls	r3, r3, #28
 8007616:	d563      	bpl.n	80076e0 <_vfiprintf_r+0xf4>
 8007618:	693b      	ldr	r3, [r7, #16]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d060      	beq.n	80076e0 <_vfiprintf_r+0xf4>
 800761e:	2300      	movs	r3, #0
 8007620:	ac08      	add	r4, sp, #32
 8007622:	6163      	str	r3, [r4, #20]
 8007624:	3320      	adds	r3, #32
 8007626:	7663      	strb	r3, [r4, #25]
 8007628:	3310      	adds	r3, #16
 800762a:	76a3      	strb	r3, [r4, #26]
 800762c:	9507      	str	r5, [sp, #28]
 800762e:	0035      	movs	r5, r6
 8007630:	782b      	ldrb	r3, [r5, #0]
 8007632:	2b00      	cmp	r3, #0
 8007634:	d001      	beq.n	800763a <_vfiprintf_r+0x4e>
 8007636:	2b25      	cmp	r3, #37	; 0x25
 8007638:	d15c      	bne.n	80076f4 <_vfiprintf_r+0x108>
 800763a:	1bab      	subs	r3, r5, r6
 800763c:	9305      	str	r3, [sp, #20]
 800763e:	d00c      	beq.n	800765a <_vfiprintf_r+0x6e>
 8007640:	0032      	movs	r2, r6
 8007642:	0039      	movs	r1, r7
 8007644:	9803      	ldr	r0, [sp, #12]
 8007646:	f7ff ffbe 	bl	80075c6 <__sfputs_r>
 800764a:	1c43      	adds	r3, r0, #1
 800764c:	d100      	bne.n	8007650 <_vfiprintf_r+0x64>
 800764e:	e0c4      	b.n	80077da <_vfiprintf_r+0x1ee>
 8007650:	6962      	ldr	r2, [r4, #20]
 8007652:	9b05      	ldr	r3, [sp, #20]
 8007654:	4694      	mov	ip, r2
 8007656:	4463      	add	r3, ip
 8007658:	6163      	str	r3, [r4, #20]
 800765a:	782b      	ldrb	r3, [r5, #0]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d100      	bne.n	8007662 <_vfiprintf_r+0x76>
 8007660:	e0bb      	b.n	80077da <_vfiprintf_r+0x1ee>
 8007662:	2201      	movs	r2, #1
 8007664:	2300      	movs	r3, #0
 8007666:	4252      	negs	r2, r2
 8007668:	6062      	str	r2, [r4, #4]
 800766a:	a904      	add	r1, sp, #16
 800766c:	3254      	adds	r2, #84	; 0x54
 800766e:	1852      	adds	r2, r2, r1
 8007670:	1c6e      	adds	r6, r5, #1
 8007672:	6023      	str	r3, [r4, #0]
 8007674:	60e3      	str	r3, [r4, #12]
 8007676:	60a3      	str	r3, [r4, #8]
 8007678:	7013      	strb	r3, [r2, #0]
 800767a:	65a3      	str	r3, [r4, #88]	; 0x58
 800767c:	7831      	ldrb	r1, [r6, #0]
 800767e:	2205      	movs	r2, #5
 8007680:	485e      	ldr	r0, [pc, #376]	; (80077fc <_vfiprintf_r+0x210>)
 8007682:	f000 fafb 	bl	8007c7c <memchr>
 8007686:	1c75      	adds	r5, r6, #1
 8007688:	2800      	cmp	r0, #0
 800768a:	d135      	bne.n	80076f8 <_vfiprintf_r+0x10c>
 800768c:	6822      	ldr	r2, [r4, #0]
 800768e:	06d3      	lsls	r3, r2, #27
 8007690:	d504      	bpl.n	800769c <_vfiprintf_r+0xb0>
 8007692:	2353      	movs	r3, #83	; 0x53
 8007694:	a904      	add	r1, sp, #16
 8007696:	185b      	adds	r3, r3, r1
 8007698:	2120      	movs	r1, #32
 800769a:	7019      	strb	r1, [r3, #0]
 800769c:	0713      	lsls	r3, r2, #28
 800769e:	d504      	bpl.n	80076aa <_vfiprintf_r+0xbe>
 80076a0:	2353      	movs	r3, #83	; 0x53
 80076a2:	a904      	add	r1, sp, #16
 80076a4:	185b      	adds	r3, r3, r1
 80076a6:	212b      	movs	r1, #43	; 0x2b
 80076a8:	7019      	strb	r1, [r3, #0]
 80076aa:	7833      	ldrb	r3, [r6, #0]
 80076ac:	2b2a      	cmp	r3, #42	; 0x2a
 80076ae:	d02c      	beq.n	800770a <_vfiprintf_r+0x11e>
 80076b0:	0035      	movs	r5, r6
 80076b2:	2100      	movs	r1, #0
 80076b4:	200a      	movs	r0, #10
 80076b6:	68e3      	ldr	r3, [r4, #12]
 80076b8:	782a      	ldrb	r2, [r5, #0]
 80076ba:	1c6e      	adds	r6, r5, #1
 80076bc:	3a30      	subs	r2, #48	; 0x30
 80076be:	2a09      	cmp	r2, #9
 80076c0:	d964      	bls.n	800778c <_vfiprintf_r+0x1a0>
 80076c2:	2900      	cmp	r1, #0
 80076c4:	d02e      	beq.n	8007724 <_vfiprintf_r+0x138>
 80076c6:	e026      	b.n	8007716 <_vfiprintf_r+0x12a>
 80076c8:	4b4d      	ldr	r3, [pc, #308]	; (8007800 <_vfiprintf_r+0x214>)
 80076ca:	429f      	cmp	r7, r3
 80076cc:	d102      	bne.n	80076d4 <_vfiprintf_r+0xe8>
 80076ce:	9b03      	ldr	r3, [sp, #12]
 80076d0:	689f      	ldr	r7, [r3, #8]
 80076d2:	e79e      	b.n	8007612 <_vfiprintf_r+0x26>
 80076d4:	4b4b      	ldr	r3, [pc, #300]	; (8007804 <_vfiprintf_r+0x218>)
 80076d6:	429f      	cmp	r7, r3
 80076d8:	d19b      	bne.n	8007612 <_vfiprintf_r+0x26>
 80076da:	9b03      	ldr	r3, [sp, #12]
 80076dc:	68df      	ldr	r7, [r3, #12]
 80076de:	e798      	b.n	8007612 <_vfiprintf_r+0x26>
 80076e0:	0039      	movs	r1, r7
 80076e2:	9803      	ldr	r0, [sp, #12]
 80076e4:	f7ff fc44 	bl	8006f70 <__swsetup_r>
 80076e8:	2800      	cmp	r0, #0
 80076ea:	d098      	beq.n	800761e <_vfiprintf_r+0x32>
 80076ec:	2001      	movs	r0, #1
 80076ee:	4240      	negs	r0, r0
 80076f0:	b021      	add	sp, #132	; 0x84
 80076f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076f4:	3501      	adds	r5, #1
 80076f6:	e79b      	b.n	8007630 <_vfiprintf_r+0x44>
 80076f8:	4b40      	ldr	r3, [pc, #256]	; (80077fc <_vfiprintf_r+0x210>)
 80076fa:	6822      	ldr	r2, [r4, #0]
 80076fc:	1ac0      	subs	r0, r0, r3
 80076fe:	2301      	movs	r3, #1
 8007700:	4083      	lsls	r3, r0
 8007702:	4313      	orrs	r3, r2
 8007704:	6023      	str	r3, [r4, #0]
 8007706:	002e      	movs	r6, r5
 8007708:	e7b8      	b.n	800767c <_vfiprintf_r+0x90>
 800770a:	9b07      	ldr	r3, [sp, #28]
 800770c:	1d19      	adds	r1, r3, #4
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	9107      	str	r1, [sp, #28]
 8007712:	2b00      	cmp	r3, #0
 8007714:	db01      	blt.n	800771a <_vfiprintf_r+0x12e>
 8007716:	930b      	str	r3, [sp, #44]	; 0x2c
 8007718:	e004      	b.n	8007724 <_vfiprintf_r+0x138>
 800771a:	425b      	negs	r3, r3
 800771c:	60e3      	str	r3, [r4, #12]
 800771e:	2302      	movs	r3, #2
 8007720:	4313      	orrs	r3, r2
 8007722:	6023      	str	r3, [r4, #0]
 8007724:	782b      	ldrb	r3, [r5, #0]
 8007726:	2b2e      	cmp	r3, #46	; 0x2e
 8007728:	d10a      	bne.n	8007740 <_vfiprintf_r+0x154>
 800772a:	786b      	ldrb	r3, [r5, #1]
 800772c:	2b2a      	cmp	r3, #42	; 0x2a
 800772e:	d135      	bne.n	800779c <_vfiprintf_r+0x1b0>
 8007730:	9b07      	ldr	r3, [sp, #28]
 8007732:	3502      	adds	r5, #2
 8007734:	1d1a      	adds	r2, r3, #4
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	9207      	str	r2, [sp, #28]
 800773a:	2b00      	cmp	r3, #0
 800773c:	db2b      	blt.n	8007796 <_vfiprintf_r+0x1aa>
 800773e:	9309      	str	r3, [sp, #36]	; 0x24
 8007740:	4e31      	ldr	r6, [pc, #196]	; (8007808 <_vfiprintf_r+0x21c>)
 8007742:	7829      	ldrb	r1, [r5, #0]
 8007744:	2203      	movs	r2, #3
 8007746:	0030      	movs	r0, r6
 8007748:	f000 fa98 	bl	8007c7c <memchr>
 800774c:	2800      	cmp	r0, #0
 800774e:	d006      	beq.n	800775e <_vfiprintf_r+0x172>
 8007750:	2340      	movs	r3, #64	; 0x40
 8007752:	1b80      	subs	r0, r0, r6
 8007754:	4083      	lsls	r3, r0
 8007756:	6822      	ldr	r2, [r4, #0]
 8007758:	3501      	adds	r5, #1
 800775a:	4313      	orrs	r3, r2
 800775c:	6023      	str	r3, [r4, #0]
 800775e:	7829      	ldrb	r1, [r5, #0]
 8007760:	2206      	movs	r2, #6
 8007762:	482a      	ldr	r0, [pc, #168]	; (800780c <_vfiprintf_r+0x220>)
 8007764:	1c6e      	adds	r6, r5, #1
 8007766:	7621      	strb	r1, [r4, #24]
 8007768:	f000 fa88 	bl	8007c7c <memchr>
 800776c:	2800      	cmp	r0, #0
 800776e:	d03a      	beq.n	80077e6 <_vfiprintf_r+0x1fa>
 8007770:	4b27      	ldr	r3, [pc, #156]	; (8007810 <_vfiprintf_r+0x224>)
 8007772:	2b00      	cmp	r3, #0
 8007774:	d125      	bne.n	80077c2 <_vfiprintf_r+0x1d6>
 8007776:	2207      	movs	r2, #7
 8007778:	9b07      	ldr	r3, [sp, #28]
 800777a:	3307      	adds	r3, #7
 800777c:	4393      	bics	r3, r2
 800777e:	3308      	adds	r3, #8
 8007780:	9307      	str	r3, [sp, #28]
 8007782:	6963      	ldr	r3, [r4, #20]
 8007784:	9a04      	ldr	r2, [sp, #16]
 8007786:	189b      	adds	r3, r3, r2
 8007788:	6163      	str	r3, [r4, #20]
 800778a:	e750      	b.n	800762e <_vfiprintf_r+0x42>
 800778c:	4343      	muls	r3, r0
 800778e:	2101      	movs	r1, #1
 8007790:	189b      	adds	r3, r3, r2
 8007792:	0035      	movs	r5, r6
 8007794:	e790      	b.n	80076b8 <_vfiprintf_r+0xcc>
 8007796:	2301      	movs	r3, #1
 8007798:	425b      	negs	r3, r3
 800779a:	e7d0      	b.n	800773e <_vfiprintf_r+0x152>
 800779c:	2300      	movs	r3, #0
 800779e:	200a      	movs	r0, #10
 80077a0:	001a      	movs	r2, r3
 80077a2:	3501      	adds	r5, #1
 80077a4:	6063      	str	r3, [r4, #4]
 80077a6:	7829      	ldrb	r1, [r5, #0]
 80077a8:	1c6e      	adds	r6, r5, #1
 80077aa:	3930      	subs	r1, #48	; 0x30
 80077ac:	2909      	cmp	r1, #9
 80077ae:	d903      	bls.n	80077b8 <_vfiprintf_r+0x1cc>
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d0c5      	beq.n	8007740 <_vfiprintf_r+0x154>
 80077b4:	9209      	str	r2, [sp, #36]	; 0x24
 80077b6:	e7c3      	b.n	8007740 <_vfiprintf_r+0x154>
 80077b8:	4342      	muls	r2, r0
 80077ba:	2301      	movs	r3, #1
 80077bc:	1852      	adds	r2, r2, r1
 80077be:	0035      	movs	r5, r6
 80077c0:	e7f1      	b.n	80077a6 <_vfiprintf_r+0x1ba>
 80077c2:	ab07      	add	r3, sp, #28
 80077c4:	9300      	str	r3, [sp, #0]
 80077c6:	003a      	movs	r2, r7
 80077c8:	4b12      	ldr	r3, [pc, #72]	; (8007814 <_vfiprintf_r+0x228>)
 80077ca:	0021      	movs	r1, r4
 80077cc:	9803      	ldr	r0, [sp, #12]
 80077ce:	e000      	b.n	80077d2 <_vfiprintf_r+0x1e6>
 80077d0:	bf00      	nop
 80077d2:	9004      	str	r0, [sp, #16]
 80077d4:	9b04      	ldr	r3, [sp, #16]
 80077d6:	3301      	adds	r3, #1
 80077d8:	d1d3      	bne.n	8007782 <_vfiprintf_r+0x196>
 80077da:	89bb      	ldrh	r3, [r7, #12]
 80077dc:	065b      	lsls	r3, r3, #25
 80077de:	d500      	bpl.n	80077e2 <_vfiprintf_r+0x1f6>
 80077e0:	e784      	b.n	80076ec <_vfiprintf_r+0x100>
 80077e2:	980d      	ldr	r0, [sp, #52]	; 0x34
 80077e4:	e784      	b.n	80076f0 <_vfiprintf_r+0x104>
 80077e6:	ab07      	add	r3, sp, #28
 80077e8:	9300      	str	r3, [sp, #0]
 80077ea:	003a      	movs	r2, r7
 80077ec:	4b09      	ldr	r3, [pc, #36]	; (8007814 <_vfiprintf_r+0x228>)
 80077ee:	0021      	movs	r1, r4
 80077f0:	9803      	ldr	r0, [sp, #12]
 80077f2:	f000 f87f 	bl	80078f4 <_printf_i>
 80077f6:	e7ec      	b.n	80077d2 <_vfiprintf_r+0x1e6>
 80077f8:	08007e64 	.word	0x08007e64
 80077fc:	08007ea4 	.word	0x08007ea4
 8007800:	08007e84 	.word	0x08007e84
 8007804:	08007e44 	.word	0x08007e44
 8007808:	08007eaa 	.word	0x08007eaa
 800780c:	08007eae 	.word	0x08007eae
 8007810:	00000000 	.word	0x00000000
 8007814:	080075c7 	.word	0x080075c7

08007818 <_printf_common>:
 8007818:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800781a:	0015      	movs	r5, r2
 800781c:	9301      	str	r3, [sp, #4]
 800781e:	688a      	ldr	r2, [r1, #8]
 8007820:	690b      	ldr	r3, [r1, #16]
 8007822:	9000      	str	r0, [sp, #0]
 8007824:	000c      	movs	r4, r1
 8007826:	4293      	cmp	r3, r2
 8007828:	da00      	bge.n	800782c <_printf_common+0x14>
 800782a:	0013      	movs	r3, r2
 800782c:	0022      	movs	r2, r4
 800782e:	602b      	str	r3, [r5, #0]
 8007830:	3243      	adds	r2, #67	; 0x43
 8007832:	7812      	ldrb	r2, [r2, #0]
 8007834:	2a00      	cmp	r2, #0
 8007836:	d001      	beq.n	800783c <_printf_common+0x24>
 8007838:	3301      	adds	r3, #1
 800783a:	602b      	str	r3, [r5, #0]
 800783c:	6823      	ldr	r3, [r4, #0]
 800783e:	069b      	lsls	r3, r3, #26
 8007840:	d502      	bpl.n	8007848 <_printf_common+0x30>
 8007842:	682b      	ldr	r3, [r5, #0]
 8007844:	3302      	adds	r3, #2
 8007846:	602b      	str	r3, [r5, #0]
 8007848:	2706      	movs	r7, #6
 800784a:	6823      	ldr	r3, [r4, #0]
 800784c:	401f      	ands	r7, r3
 800784e:	d027      	beq.n	80078a0 <_printf_common+0x88>
 8007850:	0023      	movs	r3, r4
 8007852:	3343      	adds	r3, #67	; 0x43
 8007854:	781b      	ldrb	r3, [r3, #0]
 8007856:	1e5a      	subs	r2, r3, #1
 8007858:	4193      	sbcs	r3, r2
 800785a:	6822      	ldr	r2, [r4, #0]
 800785c:	0692      	lsls	r2, r2, #26
 800785e:	d430      	bmi.n	80078c2 <_printf_common+0xaa>
 8007860:	0022      	movs	r2, r4
 8007862:	9901      	ldr	r1, [sp, #4]
 8007864:	3243      	adds	r2, #67	; 0x43
 8007866:	9800      	ldr	r0, [sp, #0]
 8007868:	9e08      	ldr	r6, [sp, #32]
 800786a:	47b0      	blx	r6
 800786c:	1c43      	adds	r3, r0, #1
 800786e:	d025      	beq.n	80078bc <_printf_common+0xa4>
 8007870:	2306      	movs	r3, #6
 8007872:	6820      	ldr	r0, [r4, #0]
 8007874:	682a      	ldr	r2, [r5, #0]
 8007876:	68e1      	ldr	r1, [r4, #12]
 8007878:	4003      	ands	r3, r0
 800787a:	2500      	movs	r5, #0
 800787c:	2b04      	cmp	r3, #4
 800787e:	d103      	bne.n	8007888 <_printf_common+0x70>
 8007880:	1a8d      	subs	r5, r1, r2
 8007882:	43eb      	mvns	r3, r5
 8007884:	17db      	asrs	r3, r3, #31
 8007886:	401d      	ands	r5, r3
 8007888:	68a3      	ldr	r3, [r4, #8]
 800788a:	6922      	ldr	r2, [r4, #16]
 800788c:	4293      	cmp	r3, r2
 800788e:	dd01      	ble.n	8007894 <_printf_common+0x7c>
 8007890:	1a9b      	subs	r3, r3, r2
 8007892:	18ed      	adds	r5, r5, r3
 8007894:	2700      	movs	r7, #0
 8007896:	42bd      	cmp	r5, r7
 8007898:	d120      	bne.n	80078dc <_printf_common+0xc4>
 800789a:	2000      	movs	r0, #0
 800789c:	e010      	b.n	80078c0 <_printf_common+0xa8>
 800789e:	3701      	adds	r7, #1
 80078a0:	68e3      	ldr	r3, [r4, #12]
 80078a2:	682a      	ldr	r2, [r5, #0]
 80078a4:	1a9b      	subs	r3, r3, r2
 80078a6:	42bb      	cmp	r3, r7
 80078a8:	ddd2      	ble.n	8007850 <_printf_common+0x38>
 80078aa:	0022      	movs	r2, r4
 80078ac:	2301      	movs	r3, #1
 80078ae:	3219      	adds	r2, #25
 80078b0:	9901      	ldr	r1, [sp, #4]
 80078b2:	9800      	ldr	r0, [sp, #0]
 80078b4:	9e08      	ldr	r6, [sp, #32]
 80078b6:	47b0      	blx	r6
 80078b8:	1c43      	adds	r3, r0, #1
 80078ba:	d1f0      	bne.n	800789e <_printf_common+0x86>
 80078bc:	2001      	movs	r0, #1
 80078be:	4240      	negs	r0, r0
 80078c0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80078c2:	2030      	movs	r0, #48	; 0x30
 80078c4:	18e1      	adds	r1, r4, r3
 80078c6:	3143      	adds	r1, #67	; 0x43
 80078c8:	7008      	strb	r0, [r1, #0]
 80078ca:	0021      	movs	r1, r4
 80078cc:	1c5a      	adds	r2, r3, #1
 80078ce:	3145      	adds	r1, #69	; 0x45
 80078d0:	7809      	ldrb	r1, [r1, #0]
 80078d2:	18a2      	adds	r2, r4, r2
 80078d4:	3243      	adds	r2, #67	; 0x43
 80078d6:	3302      	adds	r3, #2
 80078d8:	7011      	strb	r1, [r2, #0]
 80078da:	e7c1      	b.n	8007860 <_printf_common+0x48>
 80078dc:	0022      	movs	r2, r4
 80078de:	2301      	movs	r3, #1
 80078e0:	321a      	adds	r2, #26
 80078e2:	9901      	ldr	r1, [sp, #4]
 80078e4:	9800      	ldr	r0, [sp, #0]
 80078e6:	9e08      	ldr	r6, [sp, #32]
 80078e8:	47b0      	blx	r6
 80078ea:	1c43      	adds	r3, r0, #1
 80078ec:	d0e6      	beq.n	80078bc <_printf_common+0xa4>
 80078ee:	3701      	adds	r7, #1
 80078f0:	e7d1      	b.n	8007896 <_printf_common+0x7e>
	...

080078f4 <_printf_i>:
 80078f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80078f6:	b089      	sub	sp, #36	; 0x24
 80078f8:	9204      	str	r2, [sp, #16]
 80078fa:	000a      	movs	r2, r1
 80078fc:	3243      	adds	r2, #67	; 0x43
 80078fe:	9305      	str	r3, [sp, #20]
 8007900:	9003      	str	r0, [sp, #12]
 8007902:	9202      	str	r2, [sp, #8]
 8007904:	7e0a      	ldrb	r2, [r1, #24]
 8007906:	000c      	movs	r4, r1
 8007908:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800790a:	2a6e      	cmp	r2, #110	; 0x6e
 800790c:	d100      	bne.n	8007910 <_printf_i+0x1c>
 800790e:	e086      	b.n	8007a1e <_printf_i+0x12a>
 8007910:	d81f      	bhi.n	8007952 <_printf_i+0x5e>
 8007912:	2a63      	cmp	r2, #99	; 0x63
 8007914:	d033      	beq.n	800797e <_printf_i+0x8a>
 8007916:	d808      	bhi.n	800792a <_printf_i+0x36>
 8007918:	2a00      	cmp	r2, #0
 800791a:	d100      	bne.n	800791e <_printf_i+0x2a>
 800791c:	e08c      	b.n	8007a38 <_printf_i+0x144>
 800791e:	2a58      	cmp	r2, #88	; 0x58
 8007920:	d04d      	beq.n	80079be <_printf_i+0xca>
 8007922:	0025      	movs	r5, r4
 8007924:	3542      	adds	r5, #66	; 0x42
 8007926:	702a      	strb	r2, [r5, #0]
 8007928:	e030      	b.n	800798c <_printf_i+0x98>
 800792a:	2a64      	cmp	r2, #100	; 0x64
 800792c:	d001      	beq.n	8007932 <_printf_i+0x3e>
 800792e:	2a69      	cmp	r2, #105	; 0x69
 8007930:	d1f7      	bne.n	8007922 <_printf_i+0x2e>
 8007932:	6819      	ldr	r1, [r3, #0]
 8007934:	6825      	ldr	r5, [r4, #0]
 8007936:	1d0a      	adds	r2, r1, #4
 8007938:	0628      	lsls	r0, r5, #24
 800793a:	d529      	bpl.n	8007990 <_printf_i+0x9c>
 800793c:	6808      	ldr	r0, [r1, #0]
 800793e:	601a      	str	r2, [r3, #0]
 8007940:	2800      	cmp	r0, #0
 8007942:	da03      	bge.n	800794c <_printf_i+0x58>
 8007944:	232d      	movs	r3, #45	; 0x2d
 8007946:	9a02      	ldr	r2, [sp, #8]
 8007948:	4240      	negs	r0, r0
 800794a:	7013      	strb	r3, [r2, #0]
 800794c:	4e6b      	ldr	r6, [pc, #428]	; (8007afc <_printf_i+0x208>)
 800794e:	270a      	movs	r7, #10
 8007950:	e04f      	b.n	80079f2 <_printf_i+0xfe>
 8007952:	2a73      	cmp	r2, #115	; 0x73
 8007954:	d074      	beq.n	8007a40 <_printf_i+0x14c>
 8007956:	d808      	bhi.n	800796a <_printf_i+0x76>
 8007958:	2a6f      	cmp	r2, #111	; 0x6f
 800795a:	d01f      	beq.n	800799c <_printf_i+0xa8>
 800795c:	2a70      	cmp	r2, #112	; 0x70
 800795e:	d1e0      	bne.n	8007922 <_printf_i+0x2e>
 8007960:	2220      	movs	r2, #32
 8007962:	6809      	ldr	r1, [r1, #0]
 8007964:	430a      	orrs	r2, r1
 8007966:	6022      	str	r2, [r4, #0]
 8007968:	e003      	b.n	8007972 <_printf_i+0x7e>
 800796a:	2a75      	cmp	r2, #117	; 0x75
 800796c:	d016      	beq.n	800799c <_printf_i+0xa8>
 800796e:	2a78      	cmp	r2, #120	; 0x78
 8007970:	d1d7      	bne.n	8007922 <_printf_i+0x2e>
 8007972:	0022      	movs	r2, r4
 8007974:	2178      	movs	r1, #120	; 0x78
 8007976:	3245      	adds	r2, #69	; 0x45
 8007978:	7011      	strb	r1, [r2, #0]
 800797a:	4e61      	ldr	r6, [pc, #388]	; (8007b00 <_printf_i+0x20c>)
 800797c:	e022      	b.n	80079c4 <_printf_i+0xd0>
 800797e:	0025      	movs	r5, r4
 8007980:	681a      	ldr	r2, [r3, #0]
 8007982:	3542      	adds	r5, #66	; 0x42
 8007984:	1d11      	adds	r1, r2, #4
 8007986:	6019      	str	r1, [r3, #0]
 8007988:	6813      	ldr	r3, [r2, #0]
 800798a:	702b      	strb	r3, [r5, #0]
 800798c:	2301      	movs	r3, #1
 800798e:	e065      	b.n	8007a5c <_printf_i+0x168>
 8007990:	6808      	ldr	r0, [r1, #0]
 8007992:	601a      	str	r2, [r3, #0]
 8007994:	0669      	lsls	r1, r5, #25
 8007996:	d5d3      	bpl.n	8007940 <_printf_i+0x4c>
 8007998:	b200      	sxth	r0, r0
 800799a:	e7d1      	b.n	8007940 <_printf_i+0x4c>
 800799c:	6819      	ldr	r1, [r3, #0]
 800799e:	6825      	ldr	r5, [r4, #0]
 80079a0:	1d08      	adds	r0, r1, #4
 80079a2:	6018      	str	r0, [r3, #0]
 80079a4:	6808      	ldr	r0, [r1, #0]
 80079a6:	062e      	lsls	r6, r5, #24
 80079a8:	d505      	bpl.n	80079b6 <_printf_i+0xc2>
 80079aa:	4e54      	ldr	r6, [pc, #336]	; (8007afc <_printf_i+0x208>)
 80079ac:	2708      	movs	r7, #8
 80079ae:	2a6f      	cmp	r2, #111	; 0x6f
 80079b0:	d01b      	beq.n	80079ea <_printf_i+0xf6>
 80079b2:	270a      	movs	r7, #10
 80079b4:	e019      	b.n	80079ea <_printf_i+0xf6>
 80079b6:	066d      	lsls	r5, r5, #25
 80079b8:	d5f7      	bpl.n	80079aa <_printf_i+0xb6>
 80079ba:	b280      	uxth	r0, r0
 80079bc:	e7f5      	b.n	80079aa <_printf_i+0xb6>
 80079be:	3145      	adds	r1, #69	; 0x45
 80079c0:	4e4e      	ldr	r6, [pc, #312]	; (8007afc <_printf_i+0x208>)
 80079c2:	700a      	strb	r2, [r1, #0]
 80079c4:	6818      	ldr	r0, [r3, #0]
 80079c6:	6822      	ldr	r2, [r4, #0]
 80079c8:	1d01      	adds	r1, r0, #4
 80079ca:	6800      	ldr	r0, [r0, #0]
 80079cc:	6019      	str	r1, [r3, #0]
 80079ce:	0615      	lsls	r5, r2, #24
 80079d0:	d521      	bpl.n	8007a16 <_printf_i+0x122>
 80079d2:	07d3      	lsls	r3, r2, #31
 80079d4:	d502      	bpl.n	80079dc <_printf_i+0xe8>
 80079d6:	2320      	movs	r3, #32
 80079d8:	431a      	orrs	r2, r3
 80079da:	6022      	str	r2, [r4, #0]
 80079dc:	2710      	movs	r7, #16
 80079de:	2800      	cmp	r0, #0
 80079e0:	d103      	bne.n	80079ea <_printf_i+0xf6>
 80079e2:	2320      	movs	r3, #32
 80079e4:	6822      	ldr	r2, [r4, #0]
 80079e6:	439a      	bics	r2, r3
 80079e8:	6022      	str	r2, [r4, #0]
 80079ea:	0023      	movs	r3, r4
 80079ec:	2200      	movs	r2, #0
 80079ee:	3343      	adds	r3, #67	; 0x43
 80079f0:	701a      	strb	r2, [r3, #0]
 80079f2:	6863      	ldr	r3, [r4, #4]
 80079f4:	60a3      	str	r3, [r4, #8]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	db58      	blt.n	8007aac <_printf_i+0x1b8>
 80079fa:	2204      	movs	r2, #4
 80079fc:	6821      	ldr	r1, [r4, #0]
 80079fe:	4391      	bics	r1, r2
 8007a00:	6021      	str	r1, [r4, #0]
 8007a02:	2800      	cmp	r0, #0
 8007a04:	d154      	bne.n	8007ab0 <_printf_i+0x1bc>
 8007a06:	9d02      	ldr	r5, [sp, #8]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d05a      	beq.n	8007ac2 <_printf_i+0x1ce>
 8007a0c:	0025      	movs	r5, r4
 8007a0e:	7833      	ldrb	r3, [r6, #0]
 8007a10:	3542      	adds	r5, #66	; 0x42
 8007a12:	702b      	strb	r3, [r5, #0]
 8007a14:	e055      	b.n	8007ac2 <_printf_i+0x1ce>
 8007a16:	0655      	lsls	r5, r2, #25
 8007a18:	d5db      	bpl.n	80079d2 <_printf_i+0xde>
 8007a1a:	b280      	uxth	r0, r0
 8007a1c:	e7d9      	b.n	80079d2 <_printf_i+0xde>
 8007a1e:	681a      	ldr	r2, [r3, #0]
 8007a20:	680d      	ldr	r5, [r1, #0]
 8007a22:	1d10      	adds	r0, r2, #4
 8007a24:	6949      	ldr	r1, [r1, #20]
 8007a26:	6018      	str	r0, [r3, #0]
 8007a28:	6813      	ldr	r3, [r2, #0]
 8007a2a:	062e      	lsls	r6, r5, #24
 8007a2c:	d501      	bpl.n	8007a32 <_printf_i+0x13e>
 8007a2e:	6019      	str	r1, [r3, #0]
 8007a30:	e002      	b.n	8007a38 <_printf_i+0x144>
 8007a32:	066d      	lsls	r5, r5, #25
 8007a34:	d5fb      	bpl.n	8007a2e <_printf_i+0x13a>
 8007a36:	8019      	strh	r1, [r3, #0]
 8007a38:	2300      	movs	r3, #0
 8007a3a:	9d02      	ldr	r5, [sp, #8]
 8007a3c:	6123      	str	r3, [r4, #16]
 8007a3e:	e04f      	b.n	8007ae0 <_printf_i+0x1ec>
 8007a40:	681a      	ldr	r2, [r3, #0]
 8007a42:	1d11      	adds	r1, r2, #4
 8007a44:	6019      	str	r1, [r3, #0]
 8007a46:	6815      	ldr	r5, [r2, #0]
 8007a48:	2100      	movs	r1, #0
 8007a4a:	6862      	ldr	r2, [r4, #4]
 8007a4c:	0028      	movs	r0, r5
 8007a4e:	f000 f915 	bl	8007c7c <memchr>
 8007a52:	2800      	cmp	r0, #0
 8007a54:	d001      	beq.n	8007a5a <_printf_i+0x166>
 8007a56:	1b40      	subs	r0, r0, r5
 8007a58:	6060      	str	r0, [r4, #4]
 8007a5a:	6863      	ldr	r3, [r4, #4]
 8007a5c:	6123      	str	r3, [r4, #16]
 8007a5e:	2300      	movs	r3, #0
 8007a60:	9a02      	ldr	r2, [sp, #8]
 8007a62:	7013      	strb	r3, [r2, #0]
 8007a64:	e03c      	b.n	8007ae0 <_printf_i+0x1ec>
 8007a66:	6923      	ldr	r3, [r4, #16]
 8007a68:	002a      	movs	r2, r5
 8007a6a:	9904      	ldr	r1, [sp, #16]
 8007a6c:	9803      	ldr	r0, [sp, #12]
 8007a6e:	9d05      	ldr	r5, [sp, #20]
 8007a70:	47a8      	blx	r5
 8007a72:	1c43      	adds	r3, r0, #1
 8007a74:	d03e      	beq.n	8007af4 <_printf_i+0x200>
 8007a76:	6823      	ldr	r3, [r4, #0]
 8007a78:	079b      	lsls	r3, r3, #30
 8007a7a:	d415      	bmi.n	8007aa8 <_printf_i+0x1b4>
 8007a7c:	9b07      	ldr	r3, [sp, #28]
 8007a7e:	68e0      	ldr	r0, [r4, #12]
 8007a80:	4298      	cmp	r0, r3
 8007a82:	da39      	bge.n	8007af8 <_printf_i+0x204>
 8007a84:	0018      	movs	r0, r3
 8007a86:	e037      	b.n	8007af8 <_printf_i+0x204>
 8007a88:	0022      	movs	r2, r4
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	3219      	adds	r2, #25
 8007a8e:	9904      	ldr	r1, [sp, #16]
 8007a90:	9803      	ldr	r0, [sp, #12]
 8007a92:	9e05      	ldr	r6, [sp, #20]
 8007a94:	47b0      	blx	r6
 8007a96:	1c43      	adds	r3, r0, #1
 8007a98:	d02c      	beq.n	8007af4 <_printf_i+0x200>
 8007a9a:	3501      	adds	r5, #1
 8007a9c:	68e3      	ldr	r3, [r4, #12]
 8007a9e:	9a07      	ldr	r2, [sp, #28]
 8007aa0:	1a9b      	subs	r3, r3, r2
 8007aa2:	42ab      	cmp	r3, r5
 8007aa4:	dcf0      	bgt.n	8007a88 <_printf_i+0x194>
 8007aa6:	e7e9      	b.n	8007a7c <_printf_i+0x188>
 8007aa8:	2500      	movs	r5, #0
 8007aaa:	e7f7      	b.n	8007a9c <_printf_i+0x1a8>
 8007aac:	2800      	cmp	r0, #0
 8007aae:	d0ad      	beq.n	8007a0c <_printf_i+0x118>
 8007ab0:	9d02      	ldr	r5, [sp, #8]
 8007ab2:	0039      	movs	r1, r7
 8007ab4:	f7f8 fbaa 	bl	800020c <__aeabi_uidivmod>
 8007ab8:	5c73      	ldrb	r3, [r6, r1]
 8007aba:	3d01      	subs	r5, #1
 8007abc:	702b      	strb	r3, [r5, #0]
 8007abe:	2800      	cmp	r0, #0
 8007ac0:	d1f7      	bne.n	8007ab2 <_printf_i+0x1be>
 8007ac2:	2f08      	cmp	r7, #8
 8007ac4:	d109      	bne.n	8007ada <_printf_i+0x1e6>
 8007ac6:	6823      	ldr	r3, [r4, #0]
 8007ac8:	07db      	lsls	r3, r3, #31
 8007aca:	d506      	bpl.n	8007ada <_printf_i+0x1e6>
 8007acc:	6863      	ldr	r3, [r4, #4]
 8007ace:	6922      	ldr	r2, [r4, #16]
 8007ad0:	4293      	cmp	r3, r2
 8007ad2:	dc02      	bgt.n	8007ada <_printf_i+0x1e6>
 8007ad4:	2330      	movs	r3, #48	; 0x30
 8007ad6:	3d01      	subs	r5, #1
 8007ad8:	702b      	strb	r3, [r5, #0]
 8007ada:	9b02      	ldr	r3, [sp, #8]
 8007adc:	1b5b      	subs	r3, r3, r5
 8007ade:	6123      	str	r3, [r4, #16]
 8007ae0:	9b05      	ldr	r3, [sp, #20]
 8007ae2:	aa07      	add	r2, sp, #28
 8007ae4:	9300      	str	r3, [sp, #0]
 8007ae6:	0021      	movs	r1, r4
 8007ae8:	9b04      	ldr	r3, [sp, #16]
 8007aea:	9803      	ldr	r0, [sp, #12]
 8007aec:	f7ff fe94 	bl	8007818 <_printf_common>
 8007af0:	1c43      	adds	r3, r0, #1
 8007af2:	d1b8      	bne.n	8007a66 <_printf_i+0x172>
 8007af4:	2001      	movs	r0, #1
 8007af6:	4240      	negs	r0, r0
 8007af8:	b009      	add	sp, #36	; 0x24
 8007afa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007afc:	08007eb5 	.word	0x08007eb5
 8007b00:	08007ec6 	.word	0x08007ec6

08007b04 <_sbrk_r>:
 8007b04:	2300      	movs	r3, #0
 8007b06:	b570      	push	{r4, r5, r6, lr}
 8007b08:	4c06      	ldr	r4, [pc, #24]	; (8007b24 <_sbrk_r+0x20>)
 8007b0a:	0005      	movs	r5, r0
 8007b0c:	0008      	movs	r0, r1
 8007b0e:	6023      	str	r3, [r4, #0]
 8007b10:	f7fa fe20 	bl	8002754 <_sbrk>
 8007b14:	1c43      	adds	r3, r0, #1
 8007b16:	d103      	bne.n	8007b20 <_sbrk_r+0x1c>
 8007b18:	6823      	ldr	r3, [r4, #0]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d000      	beq.n	8007b20 <_sbrk_r+0x1c>
 8007b1e:	602b      	str	r3, [r5, #0]
 8007b20:	bd70      	pop	{r4, r5, r6, pc}
 8007b22:	46c0      	nop			; (mov r8, r8)
 8007b24:	2000028c 	.word	0x2000028c

08007b28 <__sread>:
 8007b28:	b570      	push	{r4, r5, r6, lr}
 8007b2a:	000c      	movs	r4, r1
 8007b2c:	250e      	movs	r5, #14
 8007b2e:	5f49      	ldrsh	r1, [r1, r5]
 8007b30:	f000 f8b2 	bl	8007c98 <_read_r>
 8007b34:	2800      	cmp	r0, #0
 8007b36:	db03      	blt.n	8007b40 <__sread+0x18>
 8007b38:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007b3a:	181b      	adds	r3, r3, r0
 8007b3c:	6563      	str	r3, [r4, #84]	; 0x54
 8007b3e:	bd70      	pop	{r4, r5, r6, pc}
 8007b40:	89a3      	ldrh	r3, [r4, #12]
 8007b42:	4a02      	ldr	r2, [pc, #8]	; (8007b4c <__sread+0x24>)
 8007b44:	4013      	ands	r3, r2
 8007b46:	81a3      	strh	r3, [r4, #12]
 8007b48:	e7f9      	b.n	8007b3e <__sread+0x16>
 8007b4a:	46c0      	nop			; (mov r8, r8)
 8007b4c:	ffffefff 	.word	0xffffefff

08007b50 <__swrite>:
 8007b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b52:	001f      	movs	r7, r3
 8007b54:	898b      	ldrh	r3, [r1, #12]
 8007b56:	0005      	movs	r5, r0
 8007b58:	000c      	movs	r4, r1
 8007b5a:	0016      	movs	r6, r2
 8007b5c:	05db      	lsls	r3, r3, #23
 8007b5e:	d505      	bpl.n	8007b6c <__swrite+0x1c>
 8007b60:	230e      	movs	r3, #14
 8007b62:	5ec9      	ldrsh	r1, [r1, r3]
 8007b64:	2200      	movs	r2, #0
 8007b66:	2302      	movs	r3, #2
 8007b68:	f000 f874 	bl	8007c54 <_lseek_r>
 8007b6c:	89a3      	ldrh	r3, [r4, #12]
 8007b6e:	4a05      	ldr	r2, [pc, #20]	; (8007b84 <__swrite+0x34>)
 8007b70:	0028      	movs	r0, r5
 8007b72:	4013      	ands	r3, r2
 8007b74:	81a3      	strh	r3, [r4, #12]
 8007b76:	0032      	movs	r2, r6
 8007b78:	230e      	movs	r3, #14
 8007b7a:	5ee1      	ldrsh	r1, [r4, r3]
 8007b7c:	003b      	movs	r3, r7
 8007b7e:	f000 f81f 	bl	8007bc0 <_write_r>
 8007b82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b84:	ffffefff 	.word	0xffffefff

08007b88 <__sseek>:
 8007b88:	b570      	push	{r4, r5, r6, lr}
 8007b8a:	000c      	movs	r4, r1
 8007b8c:	250e      	movs	r5, #14
 8007b8e:	5f49      	ldrsh	r1, [r1, r5]
 8007b90:	f000 f860 	bl	8007c54 <_lseek_r>
 8007b94:	89a3      	ldrh	r3, [r4, #12]
 8007b96:	1c42      	adds	r2, r0, #1
 8007b98:	d103      	bne.n	8007ba2 <__sseek+0x1a>
 8007b9a:	4a05      	ldr	r2, [pc, #20]	; (8007bb0 <__sseek+0x28>)
 8007b9c:	4013      	ands	r3, r2
 8007b9e:	81a3      	strh	r3, [r4, #12]
 8007ba0:	bd70      	pop	{r4, r5, r6, pc}
 8007ba2:	2280      	movs	r2, #128	; 0x80
 8007ba4:	0152      	lsls	r2, r2, #5
 8007ba6:	4313      	orrs	r3, r2
 8007ba8:	81a3      	strh	r3, [r4, #12]
 8007baa:	6560      	str	r0, [r4, #84]	; 0x54
 8007bac:	e7f8      	b.n	8007ba0 <__sseek+0x18>
 8007bae:	46c0      	nop			; (mov r8, r8)
 8007bb0:	ffffefff 	.word	0xffffefff

08007bb4 <__sclose>:
 8007bb4:	b510      	push	{r4, lr}
 8007bb6:	230e      	movs	r3, #14
 8007bb8:	5ec9      	ldrsh	r1, [r1, r3]
 8007bba:	f000 f815 	bl	8007be8 <_close_r>
 8007bbe:	bd10      	pop	{r4, pc}

08007bc0 <_write_r>:
 8007bc0:	b570      	push	{r4, r5, r6, lr}
 8007bc2:	0005      	movs	r5, r0
 8007bc4:	0008      	movs	r0, r1
 8007bc6:	0011      	movs	r1, r2
 8007bc8:	2200      	movs	r2, #0
 8007bca:	4c06      	ldr	r4, [pc, #24]	; (8007be4 <_write_r+0x24>)
 8007bcc:	6022      	str	r2, [r4, #0]
 8007bce:	001a      	movs	r2, r3
 8007bd0:	f7f9 fb86 	bl	80012e0 <_write>
 8007bd4:	1c43      	adds	r3, r0, #1
 8007bd6:	d103      	bne.n	8007be0 <_write_r+0x20>
 8007bd8:	6823      	ldr	r3, [r4, #0]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d000      	beq.n	8007be0 <_write_r+0x20>
 8007bde:	602b      	str	r3, [r5, #0]
 8007be0:	bd70      	pop	{r4, r5, r6, pc}
 8007be2:	46c0      	nop			; (mov r8, r8)
 8007be4:	2000028c 	.word	0x2000028c

08007be8 <_close_r>:
 8007be8:	2300      	movs	r3, #0
 8007bea:	b570      	push	{r4, r5, r6, lr}
 8007bec:	4c06      	ldr	r4, [pc, #24]	; (8007c08 <_close_r+0x20>)
 8007bee:	0005      	movs	r5, r0
 8007bf0:	0008      	movs	r0, r1
 8007bf2:	6023      	str	r3, [r4, #0]
 8007bf4:	f7fa fd82 	bl	80026fc <_close>
 8007bf8:	1c43      	adds	r3, r0, #1
 8007bfa:	d103      	bne.n	8007c04 <_close_r+0x1c>
 8007bfc:	6823      	ldr	r3, [r4, #0]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d000      	beq.n	8007c04 <_close_r+0x1c>
 8007c02:	602b      	str	r3, [r5, #0]
 8007c04:	bd70      	pop	{r4, r5, r6, pc}
 8007c06:	46c0      	nop			; (mov r8, r8)
 8007c08:	2000028c 	.word	0x2000028c

08007c0c <_fstat_r>:
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	b570      	push	{r4, r5, r6, lr}
 8007c10:	4c06      	ldr	r4, [pc, #24]	; (8007c2c <_fstat_r+0x20>)
 8007c12:	0005      	movs	r5, r0
 8007c14:	0008      	movs	r0, r1
 8007c16:	0011      	movs	r1, r2
 8007c18:	6023      	str	r3, [r4, #0]
 8007c1a:	f7fa fd79 	bl	8002710 <_fstat>
 8007c1e:	1c43      	adds	r3, r0, #1
 8007c20:	d103      	bne.n	8007c2a <_fstat_r+0x1e>
 8007c22:	6823      	ldr	r3, [r4, #0]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d000      	beq.n	8007c2a <_fstat_r+0x1e>
 8007c28:	602b      	str	r3, [r5, #0]
 8007c2a:	bd70      	pop	{r4, r5, r6, pc}
 8007c2c:	2000028c 	.word	0x2000028c

08007c30 <_isatty_r>:
 8007c30:	2300      	movs	r3, #0
 8007c32:	b570      	push	{r4, r5, r6, lr}
 8007c34:	4c06      	ldr	r4, [pc, #24]	; (8007c50 <_isatty_r+0x20>)
 8007c36:	0005      	movs	r5, r0
 8007c38:	0008      	movs	r0, r1
 8007c3a:	6023      	str	r3, [r4, #0]
 8007c3c:	f7fa fd76 	bl	800272c <_isatty>
 8007c40:	1c43      	adds	r3, r0, #1
 8007c42:	d103      	bne.n	8007c4c <_isatty_r+0x1c>
 8007c44:	6823      	ldr	r3, [r4, #0]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d000      	beq.n	8007c4c <_isatty_r+0x1c>
 8007c4a:	602b      	str	r3, [r5, #0]
 8007c4c:	bd70      	pop	{r4, r5, r6, pc}
 8007c4e:	46c0      	nop			; (mov r8, r8)
 8007c50:	2000028c 	.word	0x2000028c

08007c54 <_lseek_r>:
 8007c54:	b570      	push	{r4, r5, r6, lr}
 8007c56:	0005      	movs	r5, r0
 8007c58:	0008      	movs	r0, r1
 8007c5a:	0011      	movs	r1, r2
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	4c06      	ldr	r4, [pc, #24]	; (8007c78 <_lseek_r+0x24>)
 8007c60:	6022      	str	r2, [r4, #0]
 8007c62:	001a      	movs	r2, r3
 8007c64:	f7fa fd6b 	bl	800273e <_lseek>
 8007c68:	1c43      	adds	r3, r0, #1
 8007c6a:	d103      	bne.n	8007c74 <_lseek_r+0x20>
 8007c6c:	6823      	ldr	r3, [r4, #0]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d000      	beq.n	8007c74 <_lseek_r+0x20>
 8007c72:	602b      	str	r3, [r5, #0]
 8007c74:	bd70      	pop	{r4, r5, r6, pc}
 8007c76:	46c0      	nop			; (mov r8, r8)
 8007c78:	2000028c 	.word	0x2000028c

08007c7c <memchr>:
 8007c7c:	b2c9      	uxtb	r1, r1
 8007c7e:	1882      	adds	r2, r0, r2
 8007c80:	4290      	cmp	r0, r2
 8007c82:	d101      	bne.n	8007c88 <memchr+0xc>
 8007c84:	2000      	movs	r0, #0
 8007c86:	4770      	bx	lr
 8007c88:	7803      	ldrb	r3, [r0, #0]
 8007c8a:	428b      	cmp	r3, r1
 8007c8c:	d0fb      	beq.n	8007c86 <memchr+0xa>
 8007c8e:	3001      	adds	r0, #1
 8007c90:	e7f6      	b.n	8007c80 <memchr+0x4>

08007c92 <__malloc_lock>:
 8007c92:	4770      	bx	lr

08007c94 <__malloc_unlock>:
 8007c94:	4770      	bx	lr
	...

08007c98 <_read_r>:
 8007c98:	b570      	push	{r4, r5, r6, lr}
 8007c9a:	0005      	movs	r5, r0
 8007c9c:	0008      	movs	r0, r1
 8007c9e:	0011      	movs	r1, r2
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	4c06      	ldr	r4, [pc, #24]	; (8007cbc <_read_r+0x24>)
 8007ca4:	6022      	str	r2, [r4, #0]
 8007ca6:	001a      	movs	r2, r3
 8007ca8:	f7fa fd0b 	bl	80026c2 <_read>
 8007cac:	1c43      	adds	r3, r0, #1
 8007cae:	d103      	bne.n	8007cb8 <_read_r+0x20>
 8007cb0:	6823      	ldr	r3, [r4, #0]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d000      	beq.n	8007cb8 <_read_r+0x20>
 8007cb6:	602b      	str	r3, [r5, #0]
 8007cb8:	bd70      	pop	{r4, r5, r6, pc}
 8007cba:	46c0      	nop			; (mov r8, r8)
 8007cbc:	2000028c 	.word	0x2000028c

08007cc0 <_init>:
 8007cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cc2:	46c0      	nop			; (mov r8, r8)
 8007cc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cc6:	bc08      	pop	{r3}
 8007cc8:	469e      	mov	lr, r3
 8007cca:	4770      	bx	lr

08007ccc <_fini>:
 8007ccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cce:	46c0      	nop			; (mov r8, r8)
 8007cd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cd2:	bc08      	pop	{r3}
 8007cd4:	469e      	mov	lr, r3
 8007cd6:	4770      	bx	lr
