
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.490907                       # Number of seconds simulated
sim_ticks                                490907405000                       # Number of ticks simulated
final_tick                               490907405000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 225790                       # Simulator instruction rate (inst/s)
host_op_rate                                   255014                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              197142814                       # Simulator tick rate (ticks/s)
host_mem_usage                                 659752                       # Number of bytes of host memory used
host_seconds                                  2490.11                       # Real time elapsed on the host
sim_insts                                   562241693                       # Number of instructions simulated
sim_ops                                     635013046                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 490907405000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu.inst         193667648                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          25729920                       # Number of bytes read from this memory
system.physmem.bytes_read::total            219397568                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst    193667648                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total       193667648                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      9721728                       # Number of bytes written to this memory
system.physmem.bytes_written::total           9721728                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst            3026057                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             402030                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               3428087                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          151902                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               151902                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst            394509527                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             52412980                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               446922507                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst       394509527                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          394509527                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          19803588                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               19803588                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          19803588                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst           394509527                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            52412980                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              466726095                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 490907405000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               107272935                       # Number of BP lookups
system.cpu.branchPred.condPredicted          61344713                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2849646                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             59147506                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                51470836                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.021143                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                14709613                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             256405                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3365483                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3353021                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            12462                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        27267                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 490907405000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 490907405000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 490907405000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 490907405000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  224                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    490907405000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        490907406                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          162240635                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      619537433                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   107272935                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           69533470                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     272936698                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 5716661                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  332                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          5715                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  94671550                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1117615                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          438041721                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.595158                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.381707                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                169756462     38.75%     38.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 33432105      7.63%     46.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 39245598      8.96%     55.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                195607556     44.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            438041721                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.218520                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.262025                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                158564379                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              12272450                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 261087208                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3514790                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2602894                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             32317056                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                257197                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              691752578                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                549913                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2602894                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                160984036                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 7581233                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1945242                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 261946016                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2982300                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              687626151                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     1                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1717398                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 591710                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   4360                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           872917716                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            3192527060                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        890963383                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                35                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             795790300                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 77127416                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              51081                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           3713                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4299210                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             85189291                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            51516597                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           5660935                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          8214679                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  678539353                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                5844                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 650853332                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           3404259                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        43532151                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    133983628                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            447                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     438041721                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.485825                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.016468                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            95012201     21.69%     21.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           111776088     25.52%     47.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           154683052     35.31%     82.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            76570380     17.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       438041721                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                81447236     67.21%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    416      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               26802545     22.12%     89.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              12926445     10.67%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             512675267     78.77%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              3743319      0.58%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc          47367      0.01%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             83661097     12.85%     92.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            50726266      7.79%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              650853332                       # Type of FU issued
system.cpu.iq.rate                           1.325817                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   121176642                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.186181                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1864329216                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         722087629                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    648220152                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  70                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 54                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           35                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              772029939                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      35                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         10410756                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3797943                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1165                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        10448                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1590196                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       159365                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            84                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2602894                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 6103272                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                421454                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           678545602                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            685156                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              85189291                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             51516597                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               3280                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  73371                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                222298                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          10448                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1332855                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1444419                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2777274                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             649034105                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              83342423                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1819227                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           405                       # number of nop insts executed
system.cpu.iew.exec_refs                    133933585                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 98911213                       # Number of branches executed
system.cpu.iew.exec_stores                   50591162                       # Number of stores executed
system.cpu.iew.exec_rate                     1.322111                       # Inst execution rate
system.cpu.iew.wb_sent                      648330251                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     648220187                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 423680972                       # num instructions producing a value
system.cpu.iew.wb_consumers                 930147736                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.320453                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.455499                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        43534024                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5397                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2594210                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    431389368                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.472018                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.700294                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    115224101     26.71%     26.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    181182576     42.00%     68.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     67532867     15.65%     84.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     24639464      5.71%     90.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     16345905      3.79%     93.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3079929      0.71%     94.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      9441309      2.19%     96.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      4130511      0.96%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      9812706      2.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    431389368                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            562241693                       # Number of instructions committed
system.cpu.commit.committedOps              635013046                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      131317749                       # Number of memory references committed
system.cpu.commit.loads                      81391348                       # Number of loads committed
system.cpu.commit.membars                        2564                       # Number of memory barriers committed
system.cpu.commit.branches                   97381879                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 580172465                       # Number of committed integer instructions.
system.cpu.commit.function_calls             17857412                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        500048915     78.75%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         3599034      0.57%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc        47348      0.01%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        81391348     12.82%     92.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       49926385      7.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         635013046                       # Class of committed instruction
system.cpu.commit.bw_lim_events               9812706                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1100120774                       # The number of ROB reads
system.cpu.rob.rob_writes                  1363760721                       # The number of ROB writes
system.cpu.timesIdled                         2714764                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        52865685                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   562241693                       # Number of Instructions Simulated
system.cpu.committedOps                     635013046                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.873125                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.873125                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.145311                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.145311                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                771210282                       # number of integer regfile reads
system.cpu.int_regfile_writes               463951550                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        35                       # number of floating regfile reads
system.cpu.cc_regfile_reads                2221495639                       # number of cc regfile reads
system.cpu.cc_regfile_writes                338905399                       # number of cc regfile writes
system.cpu.misc_regfile_reads               131040163                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   5173                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 490907405000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            401902                       # number of replacements
system.cpu.dcache.tags.tagsinuse           127.936664                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           119206660                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            402030                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            296.511852                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3077920000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   127.936664                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999505                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999505                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         120450425                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        120450425                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 490907405000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     69677169                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        69677169                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     49524358                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       49524358                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         2570                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2570                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         2563                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2563                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     119201527                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        119201527                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    119201527                       # number of overall hits
system.cpu.dcache.overall_hits::total       119201527                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       599669                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        599669                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       242058                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       242058                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            8                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       841727                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         841727                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       841727                       # number of overall misses
system.cpu.dcache.overall_misses::total        841727                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  24501076000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24501076000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  10781444999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10781444999                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       304000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       304000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  35282520999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35282520999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  35282520999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35282520999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     70276838                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     70276838                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     49766416                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49766416                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         2578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         2563                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2563                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    120043254                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    120043254                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    120043254                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    120043254                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008533                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008533                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004864                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004864                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.003103                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.003103                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007012                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007012                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007012                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007012                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 40857.666479                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40857.666479                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 44540.750560                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44540.750560                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        38000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        38000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 41916.822199                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41916.822199                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 41916.822199                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41916.822199                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          552                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          322                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                41                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              23                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.463415                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           14                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       151902                       # number of writebacks
system.cpu.dcache.writebacks::total            151902                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       284219                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       284219                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       155481                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       155481                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       439700                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       439700                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       439700                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       439700                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       315450                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315450                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        86577                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        86577                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       402027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       402027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       402027                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       402027                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  13504765000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13504765000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   3657318000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3657318000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       138000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       138000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  17162083000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  17162083000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  17162083000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  17162083000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004489                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004489                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001740                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001740                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.001164                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.001164                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003349                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003349                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003349                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003349                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 42811.111111                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42811.111111                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 42243.528882                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42243.528882                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        46000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        46000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 42688.881593                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42688.881593                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 42688.881593                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42688.881593                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 490907405000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           3025928                       # number of replacements
system.cpu.icache.tags.tagsinuse           127.998269                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            91346097                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3026056                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             30.186519                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          34424000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   127.998269                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999986                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          97697606                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         97697606                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 490907405000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     91346097                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        91346097                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      91346097                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         91346097                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     91346097                       # number of overall hits
system.cpu.icache.overall_hits::total        91346097                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      3325453                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3325453                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      3325453                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3325453                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      3325453                       # number of overall misses
system.cpu.icache.overall_misses::total       3325453                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 142350542000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 142350542000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 142350542000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 142350542000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 142350542000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 142350542000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     94671550                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     94671550                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     94671550                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     94671550                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     94671550                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     94671550                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.035126                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.035126                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.035126                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.035126                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.035126                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.035126                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 42806.361118                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42806.361118                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 42806.361118                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42806.361118                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 42806.361118                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42806.361118                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2778                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               193                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    14.393782                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      3025928                       # number of writebacks
system.cpu.icache.writebacks::total           3025928                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst       299396                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       299396                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst       299396                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       299396                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst       299396                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       299396                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      3026057                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3026057                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      3026057                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3026057                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      3026057                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3026057                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 128988962000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 128988962000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 128988962000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 128988962000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 128988962000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 128988962000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.031964                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.031964                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.031964                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.031964                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.031964                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.031964                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 42626.084704                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42626.084704                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 42626.084704                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42626.084704                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 42626.084704                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42626.084704                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.membus.snoop_filter.tot_requests       7012632                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      3475340                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests        72326                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 490907405000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3324819                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       151902                       # Transaction distribution
system.membus.trans_dist::WritebackClean      3025928                       # Transaction distribution
system.membus.trans_dist::CleanEvict           250000                       # Transaction distribution
system.membus.trans_dist::ReadExReq            103267                       # Transaction distribution
system.membus.trans_dist::ReadExResp           103267                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3026057                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        298763                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.physmem.port      9078041                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.physmem.port      1205962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10284003                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.physmem.port    387326976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.physmem.port     35451648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               422778624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3537975                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.020636                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.142162                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3464966     97.94%     97.94% # Request fanout histogram
system.membus.snoop_fanout::1                   73009      2.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3537975                       # Request fanout histogram
system.membus.reqLayer0.occupancy         19766884696                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        15130280000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2010150000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
