
*** Running vivado
    with args -log top_Light.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_Light.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_Light.tcl -notrace
Command: synth_design -top top_Light -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16980
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1060.688 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_Light' [D:/FPGA/FSM_LightStand/FSM_LightStand.srcs/sources_1/new/top_Light.v:3]
INFO: [Synth 8-6157] synthesizing module 'clockDivider' [D:/FPGA/FSM_LightStand/FSM_LightStand.srcs/sources_1/new/clockDivider.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clockDivider' (1#1) [D:/FPGA/FSM_LightStand/FSM_LightStand.srcs/sources_1/new/clockDivider.v:3]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/FPGA/FSM_LightStand/FSM_LightStand.srcs/sources_1/new/counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [D:/FPGA/FSM_LightStand/FSM_LightStand.srcs/sources_1/new/counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'comparator' [D:/FPGA/FSM_LightStand/FSM_LightStand.srcs/sources_1/new/comparator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (3#1) [D:/FPGA/FSM_LightStand/FSM_LightStand.srcs/sources_1/new/comparator.v:3]
INFO: [Synth 8-6157] synthesizing module 'Button_Controller' [D:/FPGA/FSM_LightStand/FSM_LightStand.srcs/sources_1/new/buttonController.v:3]
	Parameter PUSHED bound to: 1'b1 
	Parameter RELEASED bound to: 1'b0 
	Parameter TRUE bound to: 1'b1 
	Parameter FALSE bound to: 1'b0 
	Parameter DEBOUNCE bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Button_Controller' (4#1) [D:/FPGA/FSM_LightStand/FSM_LightStand.srcs/sources_1/new/buttonController.v:3]
INFO: [Synth 8-6157] synthesizing module 'FSM_Light' [D:/FPGA/FSM_LightStand/FSM_LightStand.srcs/sources_1/new/FSM_Light.v:3]
	Parameter S_Light_0 bound to: 3'b000 
	Parameter S_Light_1 bound to: 3'b001 
	Parameter S_Light_2 bound to: 3'b010 
	Parameter S_Light_3 bound to: 3'b011 
	Parameter S_Light_4 bound to: 3'b100 
WARNING: [Synth 8-151] case item 3'b100 is unreachable [D:/FPGA/FSM_LightStand/FSM_LightStand.srcs/sources_1/new/FSM_Light.v:54]
WARNING: [Synth 8-151] case item 3'b100 is unreachable [D:/FPGA/FSM_LightStand/FSM_LightStand.srcs/sources_1/new/FSM_Light.v:70]
INFO: [Synth 8-6155] done synthesizing module 'FSM_Light' (5#1) [D:/FPGA/FSM_LightStand/FSM_LightStand.srcs/sources_1/new/FSM_Light.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/FPGA/FSM_LightStand/FSM_LightStand.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mux' (6#1) [D:/FPGA/FSM_LightStand/FSM_LightStand.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_Light' (7#1) [D:/FPGA/FSM_LightStand/FSM_LightStand.srcs/sources_1/new/top_Light.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1076.215 ; gain = 15.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1076.215 ; gain = 15.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1076.215 ; gain = 15.527
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1076.215 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/FPGA/FSM_LightStand/FSM_LightStand.srcs/constrs_1/imports/FPGA/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/FPGA/FSM_LightStand/FSM_LightStand.srcs/constrs_1/imports/FPGA/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA/FSM_LightStand/FSM_LightStand.srcs/constrs_1/imports/FPGA/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_Light_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_Light_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1194.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1194.773 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1194.773 ; gain = 134.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1194.773 ; gain = 134.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1194.773 ; gain = 134.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1194.773 ; gain = 134.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1194.773 ; gain = 134.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1194.773 ; gain = 134.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1198.836 ; gain = 138.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1207.070 ; gain = 146.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1212.734 ; gain = 152.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1212.734 ; gain = 152.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1212.734 ; gain = 152.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1212.734 ; gain = 152.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1212.734 ; gain = 152.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1212.734 ; gain = 152.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    48|
|3     |LUT1   |     2|
|4     |LUT2   |     2|
|5     |LUT3   |     4|
|6     |LUT4   |    35|
|7     |LUT5   |    65|
|8     |LUT6   |    64|
|9     |FDCE   |   122|
|10    |IBUF   |     5|
|11    |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1212.734 ; gain = 152.047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1212.734 ; gain = 33.488
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1212.734 ; gain = 152.047
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1224.812 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1224.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 1224.812 ; gain = 164.125
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/FSM_LightStand/FSM_LightStand.runs/synth_1/top_Light.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_Light_utilization_synth.rpt -pb top_Light_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 14 09:30:19 2022...
