library ieee;
use ieee.std_logic_1164.all;

entity ioports is
generic
(
	WIDTH : natural := 8;
port
(
	input : in std_logic_vector(WIDTH-1 downto 0);
	