--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml final_project_top.twx final_project_top.ncd -o
final_project_top.twr final_project_top.pcf -ucf nexys3.ucf

Design file:              final_project_top.ncd
Physical constraint file: final_project_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 351 paths analyzed, 85 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.078ns.
--------------------------------------------------------------------------------

Paths for end point DIV_CLK_25 (SLICE_X18Y33.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_0 (FF)
  Destination:          DIV_CLK_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.023ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.421 - 0.441)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_0 to DIV_CLK_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.AQ      Tcko                  0.447   DIV_CLK<3>
                                                       DIV_CLK_0
    SLICE_X18Y27.A5      net (fanout=1)        0.390   DIV_CLK<0>
    SLICE_X18Y27.COUT    Topcya                0.379   DIV_CLK<3>
                                                       Mcount_DIV_CLK_lut<0>_INV_0
                                                       Mcount_DIV_CLK_cy<3>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<3>
    SLICE_X18Y28.COUT    Tbyp                  0.076   DIV_CLK<7>
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X18Y29.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X18Y30.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X18Y31.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X18Y31.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X18Y32.CIN     net (fanout=1)        0.108   Mcount_DIV_CLK_cy<19>
    SLICE_X18Y32.COUT    Tbyp                  0.076   DIV_CLK<23>
                                                       Mcount_DIV_CLK_cy<23>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<23>
    SLICE_X18Y33.CLK     Tcinck                0.304   DIV_CLK<25>
                                                       Mcount_DIV_CLK_xor<25>
                                                       DIV_CLK_25
    -------------------------------------------------  ---------------------------
    Total                                      2.023ns (1.510ns logic, 0.513ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_4 (FF)
  Destination:          DIV_CLK_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.944ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.421 - 0.443)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_4 to DIV_CLK_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y28.AQ      Tcko                  0.447   DIV_CLK<7>
                                                       DIV_CLK_4
    SLICE_X18Y28.A5      net (fanout=1)        0.390   DIV_CLK<4>
    SLICE_X18Y28.COUT    Topcya                0.379   DIV_CLK<7>
                                                       DIV_CLK<4>_rt
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X18Y29.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X18Y30.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X18Y31.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X18Y31.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X18Y32.CIN     net (fanout=1)        0.108   Mcount_DIV_CLK_cy<19>
    SLICE_X18Y32.COUT    Tbyp                  0.076   DIV_CLK<23>
                                                       Mcount_DIV_CLK_cy<23>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<23>
    SLICE_X18Y33.CLK     Tcinck                0.304   DIV_CLK<25>
                                                       Mcount_DIV_CLK_xor<25>
                                                       DIV_CLK_25
    -------------------------------------------------  ---------------------------
    Total                                      1.944ns (1.434ns logic, 0.510ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_3 (FF)
  Destination:          DIV_CLK_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.878ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.421 - 0.441)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_3 to DIV_CLK_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.DQ      Tcko                  0.447   DIV_CLK<3>
                                                       DIV_CLK_3
    SLICE_X18Y27.D5      net (fanout=1)        0.363   DIV_CLK<3>
    SLICE_X18Y27.COUT    Topcyd                0.261   DIV_CLK<3>
                                                       DIV_CLK<3>_rt
                                                       Mcount_DIV_CLK_cy<3>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<3>
    SLICE_X18Y28.COUT    Tbyp                  0.076   DIV_CLK<7>
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X18Y29.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X18Y30.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X18Y31.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X18Y31.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X18Y32.CIN     net (fanout=1)        0.108   Mcount_DIV_CLK_cy<19>
    SLICE_X18Y32.COUT    Tbyp                  0.076   DIV_CLK<23>
                                                       Mcount_DIV_CLK_cy<23>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<23>
    SLICE_X18Y33.CLK     Tcinck                0.304   DIV_CLK<25>
                                                       Mcount_DIV_CLK_xor<25>
                                                       DIV_CLK_25
    -------------------------------------------------  ---------------------------
    Total                                      1.878ns (1.392ns logic, 0.486ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------

Paths for end point DIV_CLK_23 (SLICE_X18Y32.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_0 (FF)
  Destination:          DIV_CLK_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.954ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.421 - 0.441)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_0 to DIV_CLK_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.AQ      Tcko                  0.447   DIV_CLK<3>
                                                       DIV_CLK_0
    SLICE_X18Y27.A5      net (fanout=1)        0.390   DIV_CLK<0>
    SLICE_X18Y27.COUT    Topcya                0.379   DIV_CLK<3>
                                                       Mcount_DIV_CLK_lut<0>_INV_0
                                                       Mcount_DIV_CLK_cy<3>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<3>
    SLICE_X18Y28.COUT    Tbyp                  0.076   DIV_CLK<7>
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X18Y29.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X18Y30.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X18Y31.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X18Y31.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X18Y32.CIN     net (fanout=1)        0.108   Mcount_DIV_CLK_cy<19>
    SLICE_X18Y32.CLK     Tcinck                0.314   DIV_CLK<23>
                                                       Mcount_DIV_CLK_cy<23>
                                                       DIV_CLK_23
    -------------------------------------------------  ---------------------------
    Total                                      1.954ns (1.444ns logic, 0.510ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_4 (FF)
  Destination:          DIV_CLK_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.875ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.421 - 0.443)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_4 to DIV_CLK_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y28.AQ      Tcko                  0.447   DIV_CLK<7>
                                                       DIV_CLK_4
    SLICE_X18Y28.A5      net (fanout=1)        0.390   DIV_CLK<4>
    SLICE_X18Y28.COUT    Topcya                0.379   DIV_CLK<7>
                                                       DIV_CLK<4>_rt
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X18Y29.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X18Y30.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X18Y31.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X18Y31.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X18Y32.CIN     net (fanout=1)        0.108   Mcount_DIV_CLK_cy<19>
    SLICE_X18Y32.CLK     Tcinck                0.314   DIV_CLK<23>
                                                       Mcount_DIV_CLK_cy<23>
                                                       DIV_CLK_23
    -------------------------------------------------  ---------------------------
    Total                                      1.875ns (1.368ns logic, 0.507ns route)
                                                       (73.0% logic, 27.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_3 (FF)
  Destination:          DIV_CLK_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.809ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.421 - 0.441)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_3 to DIV_CLK_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.DQ      Tcko                  0.447   DIV_CLK<3>
                                                       DIV_CLK_3
    SLICE_X18Y27.D5      net (fanout=1)        0.363   DIV_CLK<3>
    SLICE_X18Y27.COUT    Topcyd                0.261   DIV_CLK<3>
                                                       DIV_CLK<3>_rt
                                                       Mcount_DIV_CLK_cy<3>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<3>
    SLICE_X18Y28.COUT    Tbyp                  0.076   DIV_CLK<7>
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X18Y29.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X18Y30.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X18Y31.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X18Y31.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X18Y32.CIN     net (fanout=1)        0.108   Mcount_DIV_CLK_cy<19>
    SLICE_X18Y32.CLK     Tcinck                0.314   DIV_CLK<23>
                                                       Mcount_DIV_CLK_cy<23>
                                                       DIV_CLK_23
    -------------------------------------------------  ---------------------------
    Total                                      1.809ns (1.326ns logic, 0.483ns route)
                                                       (73.3% logic, 26.7% route)

--------------------------------------------------------------------------------

Paths for end point DIV_CLK_21 (SLICE_X18Y32.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_0 (FF)
  Destination:          DIV_CLK_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.944ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.421 - 0.441)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_0 to DIV_CLK_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.AQ      Tcko                  0.447   DIV_CLK<3>
                                                       DIV_CLK_0
    SLICE_X18Y27.A5      net (fanout=1)        0.390   DIV_CLK<0>
    SLICE_X18Y27.COUT    Topcya                0.379   DIV_CLK<3>
                                                       Mcount_DIV_CLK_lut<0>_INV_0
                                                       Mcount_DIV_CLK_cy<3>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<3>
    SLICE_X18Y28.COUT    Tbyp                  0.076   DIV_CLK<7>
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X18Y29.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X18Y30.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X18Y31.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X18Y31.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X18Y32.CIN     net (fanout=1)        0.108   Mcount_DIV_CLK_cy<19>
    SLICE_X18Y32.CLK     Tcinck                0.304   DIV_CLK<23>
                                                       Mcount_DIV_CLK_cy<23>
                                                       DIV_CLK_21
    -------------------------------------------------  ---------------------------
    Total                                      1.944ns (1.434ns logic, 0.510ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_4 (FF)
  Destination:          DIV_CLK_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.865ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.421 - 0.443)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_4 to DIV_CLK_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y28.AQ      Tcko                  0.447   DIV_CLK<7>
                                                       DIV_CLK_4
    SLICE_X18Y28.A5      net (fanout=1)        0.390   DIV_CLK<4>
    SLICE_X18Y28.COUT    Topcya                0.379   DIV_CLK<7>
                                                       DIV_CLK<4>_rt
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X18Y29.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X18Y30.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X18Y31.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X18Y31.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X18Y32.CIN     net (fanout=1)        0.108   Mcount_DIV_CLK_cy<19>
    SLICE_X18Y32.CLK     Tcinck                0.304   DIV_CLK<23>
                                                       Mcount_DIV_CLK_cy<23>
                                                       DIV_CLK_21
    -------------------------------------------------  ---------------------------
    Total                                      1.865ns (1.358ns logic, 0.507ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_3 (FF)
  Destination:          DIV_CLK_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.799ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.421 - 0.441)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_3 to DIV_CLK_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.DQ      Tcko                  0.447   DIV_CLK<3>
                                                       DIV_CLK_3
    SLICE_X18Y27.D5      net (fanout=1)        0.363   DIV_CLK<3>
    SLICE_X18Y27.COUT    Topcyd                0.261   DIV_CLK<3>
                                                       DIV_CLK<3>_rt
                                                       Mcount_DIV_CLK_cy<3>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<3>
    SLICE_X18Y28.COUT    Tbyp                  0.076   DIV_CLK<7>
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X18Y29.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X18Y30.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X18Y31.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X18Y31.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X18Y32.CIN     net (fanout=1)        0.108   Mcount_DIV_CLK_cy<19>
    SLICE_X18Y32.CLK     Tcinck                0.304   DIV_CLK<23>
                                                       Mcount_DIV_CLK_cy<23>
                                                       DIV_CLK_21
    -------------------------------------------------  ---------------------------
    Total                                      1.799ns (1.316ns logic, 0.483ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DIV_CLK_5 (SLICE_X18Y28.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIV_CLK_5 (FF)
  Destination:          DIV_CLK_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIV_CLK_5 to DIV_CLK_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y28.BQ      Tcko                  0.234   DIV_CLK<7>
                                                       DIV_CLK_5
    SLICE_X18Y28.B5      net (fanout=1)        0.058   DIV_CLK<5>
    SLICE_X18Y28.CLK     Tah         (-Th)    -0.237   DIV_CLK<7>
                                                       DIV_CLK<5>_rt
                                                       Mcount_DIV_CLK_cy<7>
                                                       DIV_CLK_5
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Paths for end point DIV_CLK_9 (SLICE_X18Y29.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIV_CLK_9 (FF)
  Destination:          DIV_CLK_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIV_CLK_9 to DIV_CLK_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y29.BQ      Tcko                  0.234   DIV_CLK<11>
                                                       DIV_CLK_9
    SLICE_X18Y29.B5      net (fanout=1)        0.058   DIV_CLK<9>
    SLICE_X18Y29.CLK     Tah         (-Th)    -0.237   DIV_CLK<11>
                                                       DIV_CLK<9>_rt
                                                       Mcount_DIV_CLK_cy<11>
                                                       DIV_CLK_9
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Paths for end point DIV_CLK_13 (SLICE_X18Y30.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIV_CLK_13 (FF)
  Destination:          DIV_CLK_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIV_CLK_13 to DIV_CLK_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y30.BQ      Tcko                  0.234   DIV_CLK<15>
                                                       DIV_CLK_13
    SLICE_X18Y30.B5      net (fanout=1)        0.058   DIV_CLK<13>
    SLICE_X18Y30.CLK     Tah         (-Th)    -0.237   DIV_CLK<15>
                                                       DIV_CLK<13>_rt
                                                       Mcount_DIV_CLK_cy<15>
                                                       DIV_CLK_13
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFGP1/BUFG/I0
  Logical resource: BUFGP1/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: BUFGP1/IBUFG
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: DIV_CLK<3>/SR
  Logical resource: DIV_CLK_0/SR
  Location pin: SLICE_X18Y27.SR
  Clock network: BtnU_IBUF
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: DIV_CLK<3>/SR
  Logical resource: DIV_CLK_1/SR
  Location pin: SLICE_X18Y27.SR
  Clock network: BtnU_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |    2.078|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 351 paths, 0 nets, and 40 connections

Design statistics:
   Minimum period:   2.078ns{1}   (Maximum frequency: 481.232MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Nov 30 16:46:34 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 208 MB



