
---------- Begin Simulation Statistics ----------
final_tick                                 1189337200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 136342                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406824                       # Number of bytes of host memory used
host_op_rate                                   239950                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    17.17                       # Real time elapsed on the host
host_tick_rate                               69277978                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2340656                       # Number of instructions simulated
sim_ops                                       4119367                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001189                       # Number of seconds simulated
sim_ticks                                  1189337200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               491651                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             26952                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            520143                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             265550                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          491651                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226101                       # Number of indirect misses.
system.cpu.branchPred.lookups                  555332                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15763                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        14247                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2673975                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2115273                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             27115                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     401544                       # Number of branches committed
system.cpu.commit.bw_lim_events                680235                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             742                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          936981                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2340656                       # Number of instructions committed
system.cpu.commit.committedOps                4119367                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2557009                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.611010                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.723464                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1194290     46.71%     46.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       225253      8.81%     55.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       198519      7.76%     63.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       258712     10.12%     73.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       680235     26.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2557009                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      92493                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                13714                       # Number of function calls committed.
system.cpu.commit.int_insts                   4048396                       # Number of committed integer instructions.
system.cpu.commit.loads                        554408                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        22516      0.55%      0.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3231812     78.45%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            4368      0.11%     79.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37707      0.92%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3657      0.09%     80.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.03%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6262      0.15%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           14333      0.35%     80.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           15282      0.37%     81.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          13478      0.33%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1186      0.03%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          533096     12.94%     94.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         200519      4.87%     99.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        21312      0.52%     99.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12623      0.31%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4119367                       # Class of committed instruction
system.cpu.commit.refs                         767550                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2340656                       # Number of Instructions Simulated
system.cpu.committedOps                       4119367                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.270304                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.270304                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8052                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33757                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48916                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4588                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1036139                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5294523                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   350403                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1306971                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  27187                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 92081                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      642934                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1982                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      234472                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           160                       # TLB misses on write requests
system.cpu.fetch.Branches                      555332                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    293616                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2397222                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4893                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3154753                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  211                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1076                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   54374                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.186770                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             387079                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             281313                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.061012                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2812781                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.984322                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.926044                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1290831     45.89%     45.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    94637      3.36%     49.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    67587      2.40%     51.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    87253      3.10%     54.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1272473     45.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2812781                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    154456                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    84024                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    245706400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    245706400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    245706400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    245706400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    245706400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    245706400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      9213200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      9212400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       657200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       656800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       656400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       656400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      5775600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      5938000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      5974000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      5916400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     89333200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     89362000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     89333600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     89320000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1876243600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          160563                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                32290                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   433834                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.574268                       # Inst execution rate
system.cpu.iew.exec_refs                       878504                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     234354                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  702441                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                677664                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                984                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               522                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               247701                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5056301                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                644150                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             39034                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4680841                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3284                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9212                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  27187                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15308                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           638                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            44189                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          278                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           83                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           45                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       123254                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        34558                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             83                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        23729                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8561                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6404705                       # num instructions consuming a value
system.cpu.iew.wb_count                       4656383                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.572510                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3666758                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.566042                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4664212                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  7215289                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3982372                       # number of integer regfile writes
system.cpu.ipc                               0.787213                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.787213                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             29266      0.62%      0.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3685597     78.09%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 4407      0.09%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41657      0.88%     79.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5290      0.11%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1277      0.03%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6959      0.15%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                18355      0.39%     80.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                17221      0.36%     80.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               14099      0.30%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2376      0.05%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               627958     13.30%     94.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              223641      4.74%     99.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           27712      0.59%     99.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14063      0.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4719878                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  110712                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              222779                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       107005                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             154793                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4579900                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           12049097                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4549378                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5838514                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5055040                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4719878                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1261                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          936923                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             19342                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            519                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1395557                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2812781                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.678011                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.664416                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1207870     42.94%     42.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              208113      7.40%     50.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              341652     12.15%     62.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              392123     13.94%     76.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              663023     23.57%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2812781                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.587397                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      293800                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           436                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              8977                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2719                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               677664                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              247701                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1786210                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          2973344                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  849668                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5530087                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               17                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  47875                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   402911                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  14006                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4389                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              13579172                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5213446                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6991632                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1337777                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  75757                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  27187                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                175190                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1461522                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            191894                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          8221228                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20048                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                880                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    210292                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            938                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6933122                       # The number of ROB reads
system.cpu.rob.rob_writes                    10369472                       # The number of ROB writes
system.cpu.timesIdled                            1627                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18768                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          432                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38814                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              432                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          672                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            672                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              104                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9515                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23154                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1189337200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12191                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1350                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8165                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1448                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1448                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12191                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36793                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36793                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36793                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       959296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       959296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  959296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13639                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13639    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13639                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11448109                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29568791                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1189337200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17834                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4165                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24197                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                960                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2213                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2213                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17834                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8678                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50180                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58858                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       190464                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1272512                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1462976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10558                       # Total snoops (count)
system.l2bus.snoopTraffic                       86592                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30602                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014509                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.119578                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30158     98.55%     98.55% # Request fanout histogram
system.l2bus.snoop_fanout::1                      444      1.45%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30602                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20482797                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19207506                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3575199                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1189337200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1189337200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       289913                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           289913                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       289913                       # number of overall hits
system.cpu.icache.overall_hits::total          289913                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3702                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3702                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3702                       # number of overall misses
system.cpu.icache.overall_misses::total          3702                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    178844800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    178844800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    178844800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    178844800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       293615                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       293615                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       293615                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       293615                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012608                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012608                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012608                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012608                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48310.318747                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48310.318747                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48310.318747                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48310.318747                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          225                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           45                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          723                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          723                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          723                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          723                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2979                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2979                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2979                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2979                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    144480800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    144480800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    144480800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    144480800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010146                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010146                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010146                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010146                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48499.765022                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48499.765022                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48499.765022                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48499.765022                       # average overall mshr miss latency
system.cpu.icache.replacements                   2723                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       289913                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          289913                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3702                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3702                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    178844800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    178844800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       293615                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       293615                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012608                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012608                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48310.318747                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48310.318747                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          723                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          723                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2979                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2979                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    144480800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    144480800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010146                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010146                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48499.765022                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48499.765022                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1189337200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1189337200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.704608                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              252300                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2723                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             92.655160                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.704608                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991034                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991034                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          156                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            590209                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           590209                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1189337200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1189337200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1189337200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       775532                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           775532                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       775532                       # number of overall hits
system.cpu.dcache.overall_hits::total          775532                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35338                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35338                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35338                       # number of overall misses
system.cpu.dcache.overall_misses::total         35338                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1715160399                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1715160399                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1715160399                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1715160399                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       810870                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       810870                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       810870                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       810870                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.043580                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043580                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.043580                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.043580                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48535.865046                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48535.865046                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48535.865046                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48535.865046                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29185                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               797                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.618570                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1833                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2815                       # number of writebacks
system.cpu.dcache.writebacks::total              2815                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22639                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22639                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22639                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22639                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12699                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12699                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12699                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4369                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17068                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    587097599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    587097599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    587097599                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    247497382                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    834594981                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015661                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015661                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015661                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021049                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46231.797701                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46231.797701                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46231.797701                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56648.519570                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48898.229494                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16044                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       564520                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          564520                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33093                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33093                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1602682000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1602682000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       597613                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       597613                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.055375                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.055375                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48429.637688                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48429.637688                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22606                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22606                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10487                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10487                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    477673200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    477673200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017548                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017548                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45549.079813                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45549.079813                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       211012                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         211012                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2245                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2245                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    112478399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    112478399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       213257                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       213257                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010527                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010527                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50101.736748                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50101.736748                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2212                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2212                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    109424399                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    109424399                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010372                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010372                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49468.534810                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49468.534810                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4369                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4369                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    247497382                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    247497382                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56648.519570                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56648.519570                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1189337200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1189337200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           981.038299                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              639247                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16044                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.843368                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   749.031328                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   232.006971                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.731476                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.226569                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.958045                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          190                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          834                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          691                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.185547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.814453                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1638808                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1638808                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1189337200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1026                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4969                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          948                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6943                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1026                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4969                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          948                       # number of overall hits
system.l2cache.overall_hits::total               6943                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1950                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7730                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3421                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13101                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1950                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7730                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3421                       # number of overall misses
system.l2cache.overall_misses::total            13101                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    132254800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    529789600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    237094896                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    899139296                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    132254800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    529789600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    237094896                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    899139296                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2976                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12699                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4369                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20044                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2976                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12699                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4369                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20044                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.655242                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.608709                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.783017                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.653612                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.655242                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.608709                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.783017                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.653612                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67822.974359                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68536.817594                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69305.728150                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68631.348447                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67822.974359                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68536.817594                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69305.728150                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68631.348447                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    6                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1350                       # number of writebacks
system.l2cache.writebacks::total                 1350                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           19                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             27                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           19                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            27                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1950                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7722                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3402                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13074                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1950                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7722                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3402                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          565                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13639                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    116654800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    467766800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    208940114                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    793361714                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    116654800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    467766800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    208940114                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     33558667                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    826920381                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.655242                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.608079                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.778668                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.652265                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.655242                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.608079                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.778668                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.680453                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59822.974359                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60575.861176                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61416.847149                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60682.401254                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59822.974359                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60575.861176                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61416.847149                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59395.870796                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60629.106313                       # average overall mshr miss latency
system.l2cache.replacements                      9595                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2815                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2815                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2815                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2815                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          352                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          352                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          565                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          565                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     33558667                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     33558667                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59395.870796                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59395.870796                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          764                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              764                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1449                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1449                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    100319600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    100319600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2213                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2213                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.654767                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.654767                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69233.678399                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69233.678399                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1448                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1448                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     88725600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     88725600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.654315                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.654315                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61274.585635                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61274.585635                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1026                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4205                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          948                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6179                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1950                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6281                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3421                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11652                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    132254800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    429470000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    237094896                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    798819696                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2976                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10486                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4369                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17831                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.655242                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.598989                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.783017                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.653469                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67822.974359                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68376.054768                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69305.728150                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68556.444902                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           19                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           26                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1950                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6274                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3402                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11626                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    116654800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    379041200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    208940114                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    704636114                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.655242                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.598322                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.778668                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.652011                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59822.974359                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60414.599936                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61416.847149                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60608.645622                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1189337200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1189337200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3743.545548                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26510                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9595                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.762897                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.690899                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   340.682116                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2315.615432                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   931.645576                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   141.911525                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003343                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.083174                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.565336                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.227453                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034646                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.913952                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1082                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3014                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1066                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2768                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.264160                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.735840                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               324107                       # Number of tag accesses
system.l2cache.tags.data_accesses              324107                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1189337200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          124800                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          494208                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       217728                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36160                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              872896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       124800                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         124800                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86400                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86400                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1950                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7722                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3402                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          565                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13639                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1350                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1350                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          104932394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          415532281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    183066669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     30403489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              733934834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     104932394                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         104932394                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        72645504                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              72645504                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        72645504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         104932394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         415532281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    183066669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     30403489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             806580337                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1454301200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 821262                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406824                       # Number of bytes of host memory used
host_op_rate                                  1387070                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.61                       # Real time elapsed on the host
host_tick_rate                               73388714                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2965027                       # Number of instructions simulated
sim_ops                                       5007881                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000265                       # Number of seconds simulated
sim_ticks                                   264964000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                34447                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               373                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             34434                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              33803                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           34447                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              644                       # Number of indirect misses.
system.cpu.branchPred.lookups                   34582                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      62                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           92                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   1865015                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   329519                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               373                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      33276                       # Number of branches committed
system.cpu.commit.bw_lim_events                 67174                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           14992                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               624371                       # Number of instructions committed
system.cpu.commit.committedOps                 888514                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       657027                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.352325                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.161988                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       101857     15.50%     15.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       421394     64.14%     79.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1382      0.21%     79.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        65220      9.93%     89.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        67174     10.22%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       657027                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        418                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                    888018                       # Number of committed integer instructions.
system.cpu.commit.loads                         98569                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          336      0.04%      0.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           723744     81.46%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.01%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              39      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.01%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           98447     11.08%     92.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          65522      7.37%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.01%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            888514                       # Class of committed instruction
system.cpu.commit.refs                         164163                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      624371                       # Number of Instructions Simulated
system.cpu.committedOps                        888514                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.060924                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.060924                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           13                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            8                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           24                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             8                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                358626                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 906604                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    74535                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     58524                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    377                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                168923                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       98870                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       65689                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       34582                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     68060                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        591995                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   209                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         642541                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     754                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.052206                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              68613                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              33865                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.970005                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             660985                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.385127                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.793467                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   382130     57.81%     57.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    49461      7.48%     65.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    17439      2.64%     67.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    16611      2.51%     70.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   195344     29.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               660985                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       867                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      542                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     48412000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     48411600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     48411600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     48411600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     48411600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     48411600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        32400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        32400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        32400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        31200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     16463600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     16461200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     16464400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     16462000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      356507200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1425                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  402                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    33394                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.345739                       # Inst execution rate
system.cpu.iew.exec_refs                       164555                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      65689                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    5543                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                100533                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 6                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                66517                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              903506                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 98866                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               255                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                891431                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     11                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    377                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    20                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            32442                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1964                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          924                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              4                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          129                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            273                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2414904                       # num instructions consuming a value
system.cpu.iew.wb_count                        891349                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.310066                       # average fanout of values written-back
system.cpu.iew.wb_producers                    748780                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.345615                       # insts written-back per cycle
system.cpu.iew.wb_sent                         891377                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2070704                       # number of integer regfile reads
system.cpu.int_regfile_writes                  791497                       # number of integer regfile writes
system.cpu.ipc                               0.942575                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.942575                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               418      0.05%      0.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                726176     81.44%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    56      0.01%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  56      0.01%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   42      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  100      0.01%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   99      0.01%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  37      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 43      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                98671     11.07%     92.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               65621      7.36%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             252      0.03%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             83      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 891686                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     748                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1513                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          682                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1498                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 890520                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2442906                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       890667                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            917004                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     903485                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    891686                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           14992                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                62                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        62602                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        660985                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.349026                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.839159                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               94253     14.26%     14.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              303519     45.92%     60.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              203116     30.73%     90.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               58453      8.84%     99.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1644      0.25%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          660985                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.346124                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       68060                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             66055                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            65502                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               100533                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               66517                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  231615                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                           662410                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                  102235                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1118082                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 231947                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   122772                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               4234677                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 905100                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1138936                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    171249                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    119                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    377                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                263966                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    20853                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1491                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          2104187                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            386                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 24                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    384275                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1493359                       # The number of ROB reads
system.cpu.rob.rob_writes                     1810973                       # The number of ROB writes
system.cpu.timesIdled                              14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           71                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            142                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                4                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           36                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            73                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    264964000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 37                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            6                       # Transaction distribution
system.membus.trans_dist::CleanEvict               30                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            37                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                37                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      37    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  37                       # Request fanout histogram
system.membus.reqLayer2.occupancy               38802                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              78998                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    264964000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  71                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            22                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                88                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             71                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           78                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          135                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     213                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5568                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                39                       # Total snoops (count)
system.l2bus.snoopTraffic                         384                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                110                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.036364                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.188050                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      106     96.36%     96.36% # Request fanout histogram
system.l2bus.snoop_fanout::1                        4      3.64%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  110                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               54000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                72392                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               31200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       264964000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    264964000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        68028                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            68028                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        68028                       # number of overall hits
system.cpu.icache.overall_hits::total           68028                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           32                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             32                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           32                       # number of overall misses
system.cpu.icache.overall_misses::total            32                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1387600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1387600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1387600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1387600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        68060                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        68060                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        68060                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        68060                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000470                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000470                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000470                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000470                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43362.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43362.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43362.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43362.500000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            6                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           26                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           26                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1160400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1160400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1160400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1160400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000382                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000382                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000382                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000382                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 44630.769231                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44630.769231                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 44630.769231                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44630.769231                       # average overall mshr miss latency
system.cpu.icache.replacements                     26                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        68028                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           68028                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           32                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            32                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1387600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1387600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        68060                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        68060                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000470                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000470                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43362.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43362.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            6                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           26                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1160400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1160400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 44630.769231                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44630.769231                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    264964000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    264964000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1572                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                26                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             60.461538                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            136146                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           136146                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    264964000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    264964000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    264964000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       131954                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           131954                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       131954                       # number of overall hits
system.cpu.dcache.overall_hits::total          131954                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           66                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             66                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           66                       # number of overall misses
system.cpu.dcache.overall_misses::total            66                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2787600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2787600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2787600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2787600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       132020                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       132020                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       132020                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       132020                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000500                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000500                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000500                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000500                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42236.363636                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42236.363636                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42236.363636                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42236.363636                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 4                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           16                       # number of writebacks
system.cpu.dcache.writebacks::total                16                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           32                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           32                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           32                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           32                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           34                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           34                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           11                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1427600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1427600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1427600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       405989                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1833589                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000258                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000258                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000258                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000341                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41988.235294                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41988.235294                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41988.235294                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 36908.090909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40746.422222                       # average overall mshr miss latency
system.cpu.dcache.replacements                     45                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        66360                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           66360                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           66                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            66                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2787600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2787600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        66426                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        66426                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000994                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000994                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42236.363636                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42236.363636                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           32                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           34                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1427600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1427600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000512                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000512                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41988.235294                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41988.235294                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        65594                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          65594                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data        65594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        65594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           11                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           11                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       405989                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       405989                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 36908.090909                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 36908.090909                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    264964000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    264964000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                9508                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                45                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            211.288889                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   833.981936                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   190.018064                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.814435                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.185565                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          190                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          834                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          190                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          834                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.185547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.814453                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            264085                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           264085                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    264964000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              10                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              18                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            6                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  34                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             10                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             18                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            6                       # number of overall hits
system.l2cache.overall_hits::total                 34                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            16                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            16                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            5                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                37                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           16                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           16                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            5                       # number of overall misses
system.l2cache.overall_misses::total               37                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1045200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1235600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       347197                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2627997                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1045200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1235600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       347197                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2627997                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           26                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           34                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           11                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              71                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           26                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           34                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           11                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             71                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.615385                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.470588                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.454545                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.521127                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.615385                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.470588                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.454545                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.521127                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        65325                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        77225                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69439.400000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 71026.945946                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        65325                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        77225                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69439.400000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 71026.945946                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              6                       # number of writebacks
system.l2cache.writebacks::total                    6                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           16                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           16                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            5                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           16                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           16                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            5                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       917200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1107600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       307197                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2331997                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       917200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1107600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       307197                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2331997                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.615385                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.470588                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.454545                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.521127                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.615385                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.470588                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.454545                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.521127                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        57325                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        69225                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61439.400000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63026.945946                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        57325                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        69225                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61439.400000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63026.945946                       # average overall mshr miss latency
system.l2cache.replacements                        39                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           16                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           16                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           16                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           16                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           10                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           18                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           34                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           16                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           16                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            5                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           37                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1045200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1235600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       347197                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2627997                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           26                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           34                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           11                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           71                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.615385                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.470588                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.454545                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.521127                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        65325                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        77225                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69439.400000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 71026.945946                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           16                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           16                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            5                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           37                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       917200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1107600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       307197                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2331997                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.615385                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.470588                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.454545                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.521127                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        57325                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        69225                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61439.400000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 63026.945946                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    264964000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    264964000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    130                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   39                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.333333                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    35.011860                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1043.856862                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1942.088723                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   933.042555                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          142                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008548                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.254848                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.474143                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.227794                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034668                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1077                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3019                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1018                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           59                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2788                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          231                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.262939                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.737061                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1175                       # Number of tag accesses
system.l2cache.tags.data_accesses                1175                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    264964000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          320                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1024                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          384                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              384                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               16                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               16                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            5                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   37                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             6                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   6                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            3864676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            3864676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      1207711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8937063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       3864676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           3864676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1449253                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1449253                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1449253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           3864676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           3864676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      1207711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              10386317                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1577664800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1472694                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412968                       # Number of bytes of host memory used
host_op_rate                                  2519830                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.22                       # Real time elapsed on the host
host_tick_rate                               55507357                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3272902                       # Number of instructions simulated
sim_ops                                       5600216                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000123                       # Number of seconds simulated
sim_ticks                                   123363600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                64257                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2773                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             62882                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30360                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           64257                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            33897                       # Number of indirect misses.
system.cpu.branchPred.lookups                   72781                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4799                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2439                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    346418                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   201809                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2813                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      62996                       # Number of branches committed
system.cpu.commit.bw_lim_events                 96952                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             130                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           49500                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               307875                       # Number of instructions committed
system.cpu.commit.committedOps                 592335                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       270769                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.187603                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.621684                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        63507     23.45%     23.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        47934     17.70%     41.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        30535     11.28%     52.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        31841     11.76%     64.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        96952     35.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       270769                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      21457                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 4574                       # Number of function calls committed.
system.cpu.commit.int_insts                    575230                       # Number of committed integer instructions.
system.cpu.commit.loads                         72205                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         2383      0.40%      0.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           452781     76.44%     76.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3107      0.52%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              234      0.04%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            916      0.15%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.04%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.02%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3279      0.55%     78.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            3360      0.57%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7148      1.21%     79.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           116      0.02%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           69322     11.70%     91.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          45406      7.67%     99.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         2883      0.49%     99.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1068      0.18%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            592335                       # Class of committed instruction
system.cpu.commit.refs                         118679                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      307875                       # Number of Instructions Simulated
system.cpu.committedOps                        592335                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.001734                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.001734                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           62                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          159                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          280                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             4                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 28005                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 663963                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    66784                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    183915                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2832                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  3610                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       77247                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            90                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       48788                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                       72781                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     54621                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        215215                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   449                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         348441                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   45                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           266                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    5664                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.235989                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              66782                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              35159                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.129802                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             285146                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.368909                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.842352                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    92342     32.38%     32.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    22722      7.97%     40.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     8470      2.97%     43.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    10625      3.73%     47.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   150987     52.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               285146                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     35904                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    19035                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     31857600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     31857600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     31857600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     31857600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     31857600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     31857600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       677600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       677600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       124400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       124400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       124400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       124400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      1465200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      1361200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      1460400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      1462000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     12736800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     12710400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     12735200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     12712800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      249642400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           23263                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3459                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    65502                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.020641                       # Inst execution rate
system.cpu.iew.exec_refs                       125371                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      48662                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   18170                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 79469                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                202                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                41                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                51248                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              641825                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 76709                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4237                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                623184                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     38                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   590                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2832                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   662                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             4815                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           19                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         7266                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         4774                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             21                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3248                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            211                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    702073                       # num instructions consuming a value
system.cpu.iew.wb_count                        620797                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621226                       # average fanout of values written-back
system.cpu.iew.wb_producers                    436146                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.012902                       # insts written-back per cycle
system.cpu.iew.wb_sent                         621380                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   931448                       # number of integer regfile reads
system.cpu.int_regfile_writes                  489205                       # number of integer regfile writes
system.cpu.ipc                               0.998269                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.998269                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              3315      0.53%      0.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                477862     76.16%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3108      0.50%     77.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   280      0.04%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1008      0.16%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.04%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  136      0.02%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3425      0.55%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 3439      0.55%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7181      1.14%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                191      0.03%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                74931     11.94%     91.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               47973      7.65%     99.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            3158      0.50%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1175      0.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 627418                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   22317                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               44693                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        22137                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              24257                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 601786                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1497170                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       598660                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            667089                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     641522                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    627418                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 303                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           49500                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1878                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            173                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        61764                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        285146                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.200339                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.527540                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               63582     22.30%     22.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               37033     12.99%     35.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               45264     15.87%     51.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               57211     20.06%     71.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               82056     28.78%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          285146                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.034370                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       54666                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            76                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              2378                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              619                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                79469                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               51248                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  260501                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                           308409                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      4                       # Number of system calls
system.cpu.rename.BlockCycles                   20121                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                682509                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1009                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    69357                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    375                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    36                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1669317                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 657443                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              747614                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    184509                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   3387                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2832                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  5869                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    65129                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             37463                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           986221                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2458                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                150                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      5494                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            164                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       815652                       # The number of ROB reads
system.cpu.rob.rob_writes                     1298180                       # The number of ROB writes
system.cpu.timesIdled                             296                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          954                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           42                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1909                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               42                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          442                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           908                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    123363600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                418                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           29                       # Transaction distribution
system.membus.trans_dist::CleanEvict              413                       # Transaction distribution
system.membus.trans_dist::ReadExReq                48                       # Transaction distribution
system.membus.trans_dist::ReadExResp               48                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           418                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        31680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        31680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   31680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               466                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     466    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 466                       # Request fanout histogram
system.membus.reqLayer2.occupancy              409637                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1003563                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.8                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    123363600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 851                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           197                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1232                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                103                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               103                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            852                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1633                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1230                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2863                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        34816                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        36992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    71808                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               475                       # Total snoops (count)
system.l2bus.snoopTraffic                        1856                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1430                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.030070                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.170840                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1387     96.99%     96.99% # Request fanout histogram
system.l2bus.snoop_fanout::1                       43      3.01%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1430                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              492000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               911558                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              653598                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.5                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       123363600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    123363600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        53962                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            53962                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        53962                       # number of overall hits
system.cpu.icache.overall_hits::total           53962                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          659                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            659                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          659                       # number of overall misses
system.cpu.icache.overall_misses::total           659                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     25619200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25619200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     25619200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25619200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        54621                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        54621                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        54621                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        54621                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012065                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012065                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012065                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012065                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38875.872534                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38875.872534                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38875.872534                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38875.872534                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           33                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           33                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          114                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          114                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          114                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          114                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          545                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          545                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          545                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          545                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20150800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20150800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20150800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20150800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009978                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009978                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009978                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009978                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 36973.944954                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36973.944954                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 36973.944954                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36973.944954                       # average overall mshr miss latency
system.cpu.icache.replacements                    544                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        53962                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           53962                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          659                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           659                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     25619200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25619200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        54621                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        54621                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012065                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012065                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38875.872534                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38875.872534                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          114                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          114                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          545                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          545                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20150800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20150800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009978                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009978                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 36973.944954                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36973.944954                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    123363600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    123363600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              161580                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               800                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            201.975000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            109786                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           109786                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    123363600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    123363600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    123363600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       118371                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           118371                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       118371                       # number of overall hits
system.cpu.dcache.overall_hits::total          118371                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          601                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            601                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          601                       # number of overall misses
system.cpu.dcache.overall_misses::total           601                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     23944800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     23944800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     23944800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     23944800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       118972                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       118972                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       118972                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       118972                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005052                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005052                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005052                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005052                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39841.597338                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39841.597338                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39841.597338                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39841.597338                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           90                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           30                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                42                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          168                       # number of writebacks
system.cpu.dcache.writebacks::total               168                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          232                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          232                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          232                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          232                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          369                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          369                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          369                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           41                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          410                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13600400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13600400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13600400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2496358                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16096758                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003102                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003102                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003102                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003446                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36857.452575                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36857.452575                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 36857.452575                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60886.780488                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39260.385366                       # average overall mshr miss latency
system.cpu.dcache.replacements                    410                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        71879                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           71879                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          498                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           498                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20080800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20080800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        72377                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        72377                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006881                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006881                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40322.891566                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40322.891566                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          232                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          232                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          266                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          266                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9818800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9818800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003675                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003675                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36912.781955                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36912.781955                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        46492                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          46492                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          103                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          103                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3864000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3864000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        46595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        46595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002211                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002211                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37514.563107                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37514.563107                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          103                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          103                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3781600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3781600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 36714.563107                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36714.563107                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           41                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           41                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2496358                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2496358                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60886.780488                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 60886.780488                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    123363600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    123363600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              394625                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1434                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            275.191771                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   852.966986                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   171.033014                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.832976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.167024                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          135                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          889                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          692                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.131836                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.868164                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            238354                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           238354                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    123363600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             286                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             197                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            5                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 488                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            286                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            197                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            5                       # number of overall hits
system.l2cache.overall_hits::total                488                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           259                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           172                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           36                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               467                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          259                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          172                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           36                       # number of overall misses
system.l2cache.overall_misses::total              467                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     17088400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     11470400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2434363                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     30993163                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     17088400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     11470400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2434363                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     30993163                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          545                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          369                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           41                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             955                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          545                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          369                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           41                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            955                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.475229                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.466125                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.878049                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.489005                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.475229                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.466125                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.878049                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.489005                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65978.378378                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66688.372093                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67621.194444                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66366.516060                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65978.378378                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66688.372093                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67621.194444                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66366.516060                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             29                       # number of writebacks
system.l2cache.writebacks::total                   29                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          259                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          172                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           36                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          467                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          259                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          172                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           36                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          467                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15024400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     10094400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2146363                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     27265163                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15024400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     10094400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2146363                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     27265163                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.475229                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.466125                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.878049                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.489005                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.475229                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.466125                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.878049                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.489005                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58009.266409                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58688.372093                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59621.194444                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58383.646681                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58009.266409                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58688.372093                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59621.194444                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58383.646681                       # average overall mshr miss latency
system.l2cache.replacements                       475                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          168                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          168                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          168                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          168                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            9                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            9                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           55                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               55                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           48                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             48                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      3173600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      3173600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          103                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          103                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.466019                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.466019                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 66116.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 66116.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           48                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           48                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      2789600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      2789600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.466019                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.466019                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 58116.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58116.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          286                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          142                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            5                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          433                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          259                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          124                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           36                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          419                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     17088400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8296800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2434363                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     27819563                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          545                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          266                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           41                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          852                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.475229                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.466165                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.878049                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.491784                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65978.378378                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66909.677419                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67621.194444                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66395.138425                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          259                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          124                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           36                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          419                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15024400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7304800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2146363                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     24475563                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.475229                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.466165                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.878049                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.491784                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58009.266409                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58909.677419                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59621.194444                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58414.231504                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    123363600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    123363600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14387                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4571                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.147451                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.837550                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1106.963092                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1931.704840                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   879.535512                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   136.959006                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009970                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.270255                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.471608                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.214730                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033437                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          933                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3163                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          869                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           51                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2664                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          201                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.227783                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.772217                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                15739                       # Number of tag accesses
system.l2cache.tags.data_accesses               15739                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    123363600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           16512                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           11008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               29824                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        16512                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          16512                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1856                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1856                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              258                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              172                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           36                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  466                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            29                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  29                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          133848234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           89232156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     18676498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              241756888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     133848234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         133848234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        15044957                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              15044957                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        15044957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         133848234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          89232156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     18676498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             256801844                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
