
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003209                       # Number of seconds simulated
sim_ticks                                  3208696500                       # Number of ticks simulated
final_tick                                 3208696500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 175390                       # Simulator instruction rate (inst/s)
host_op_rate                                   333641                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               71220908                       # Simulator tick rate (ticks/s)
host_mem_usage                                 612492                       # Number of bytes of host memory used
host_seconds                                    45.05                       # Real time elapsed on the host
sim_insts                                     7901813                       # Number of instructions simulated
sim_ops                                      15031445                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3208696500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           66304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          104000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             170304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        66304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         66304                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2661                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           20663843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           32411916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              53075758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      20663843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20663843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          20663843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          32411916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             53075758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2663                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2663                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 170432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  170432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3208667000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2663                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          518                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    327.289575                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   190.861633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   338.636047                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          186     35.91%     35.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          128     24.71%     60.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           35      6.76%     67.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           32      6.18%     73.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           31      5.98%     79.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           18      3.47%     83.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           14      2.70%     85.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      1.54%     87.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           66     12.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          518                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     37585500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                87516750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   13315000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14113.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32863.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        53.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     53.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2140                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1204906.87                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1613640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   853875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 9924600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         17824560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             19170240                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               547680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        68315070                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         7493280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        720121380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              845864325                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            263.616183                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3164973000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       671500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       7552000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2995903000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     19508500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      35242750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    149818750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2120580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1111935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 9082080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         15980640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             17665440                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               925920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        60213660                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         7056000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        725214180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              839370435                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            261.592343                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3167575500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       894000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       6772000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3017124000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     18377000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      33455000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    132074500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3208696500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 5078778                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5078778                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            256733                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2542317                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2187                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                513                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2542317                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2532423                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             9894                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1539                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3208696500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       82802                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       21395                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           973                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           129                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3208696500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3208696500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       45624                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           262                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    29                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3208696500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          6417394                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              74828                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       20620913                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     5078778                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2534610                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6011906                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  513974                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  238                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           849                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           36                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          166                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     45451                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2189                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            6345010                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              6.058241                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.894417                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   981079     15.46%     15.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2798      0.04%     15.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   256540      4.04%     19.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    10773      0.17%     19.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    20939      0.33%     20.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   255301      4.02%     24.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     3256      0.05%     24.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2002985     31.57%     55.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2811339     44.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6345010                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.791408                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        3.213285                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   560538                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1434998                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3579586                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                512901                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 256987                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               32376940                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 256987                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   817375                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1383204                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2341                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3584212                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                300891                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               30347172                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  6319                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  15681                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  27725                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   8047                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            42502906                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              61554692                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         30925202                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps              21107714                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 21395192                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                127                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             99                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2048312                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                99220                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               28728                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              9278                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4034                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   26297906                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 210                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  20703674                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2751414                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        11266670                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     13416475                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            179                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       6345010                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.262985                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.843330                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2469780     38.92%     38.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              270292      4.26%     43.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               21799      0.34%     43.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              270460      4.26%     47.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               22682      0.36%     48.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              265407      4.18%     52.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3014937     47.52%     99.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                6205      0.10%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                3448      0.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6345010                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3005124     99.97%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    796      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   124      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               952      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              20591156     99.46%     99.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   84      0.00%     99.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1499      0.01%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                87297      0.42%     99.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               22686      0.11%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20703674                       # Type of FU issued
system.cpu.iq.rate                           3.226181                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     3006044                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.145194                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           53509816                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          37564997                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     20677489                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               23708766                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            10125                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        47989                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          225                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        12871                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            45                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 256987                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1343582                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5489                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            26298121                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                65                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 99220                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                28728                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                144                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    501                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4695                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            225                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2330                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       256090                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               258420                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              20687725                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 82792                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             15949                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             5                       # number of nop insts executed
system.cpu.iew.exec_refs                       104185                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2292068                       # Number of branches executed
system.cpu.iew.exec_stores                      21393                       # Number of stores executed
system.cpu.iew.exec_rate                     3.223696                       # Inst execution rate
system.cpu.iew.wb_sent                       20681193                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      20677489                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  15091791                       # num instructions producing a value
system.cpu.iew.wb_consumers                  22792138                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.222101                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.662149                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        11266743                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              31                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            256823                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4805317                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.128086                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.911367                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1725236     35.90%     35.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       273437      5.69%     41.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        11926      0.25%     41.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1016191     21.15%     62.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5339      0.11%     63.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         4624      0.10%     63.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1252445     26.06%     89.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         2515      0.05%     89.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       513604     10.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4805317                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              7901813                       # Number of instructions committed
system.cpu.commit.committedOps               15031445                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          67088                       # Number of memory references committed
system.cpu.commit.loads                         51231                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2032701                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  15030462                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 1167                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          743      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         14962330     99.54%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              40      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1244      0.01%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           51231      0.34%     99.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          15857      0.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          15031445                       # Class of committed instruction
system.cpu.commit.bw_lim_events                513604                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     30589901                       # The number of ROB reads
system.cpu.rob.rob_writes                    54136418                       # The number of ROB writes
system.cpu.timesIdled                             622                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           72384                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     7901813                       # Number of Instructions Simulated
system.cpu.committedOps                      15031445                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.812142                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.812142                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.231312                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.231312                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 20619792                       # number of integer regfile reads
system.cpu.int_regfile_writes                18368464                       # number of integer regfile writes
system.cpu.cc_regfile_reads                  12716763                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 11164651                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5201657                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      4                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3208696500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               796                       # number of replacements
system.cpu.dcache.tags.tagsinuse           794.964676                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               76625                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1819                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             42.124794                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   794.964676                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.776333                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.776333                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          646                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          299                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            177015                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           177015                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3208696500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        60912                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           60912                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        15713                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          15713                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data         76625                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            76625                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        76625                       # number of overall hits
system.cpu.dcache.overall_hits::total           76625                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        10828                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10828                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          145                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          145                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        10973                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10973                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        10973                       # number of overall misses
system.cpu.dcache.overall_misses::total         10973                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    713227500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    713227500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     10922500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10922500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    724150000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    724150000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    724150000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    724150000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        71740                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        71740                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        15858                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        15858                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        87598                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        87598                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        87598                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        87598                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.150934                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.150934                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009144                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009144                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.125265                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.125265                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.125265                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.125265                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 65868.812338                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65868.812338                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 75327.586207                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75327.586207                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 65993.802971                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65993.802971                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 65993.802971                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65993.802971                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          967                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1039                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   107.444444                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    79.923077                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          267                       # number of writebacks
system.cpu.dcache.writebacks::total               267                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         9145                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9145                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         9153                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9153                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         9153                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9153                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1683                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1683                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          137                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          137                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1820                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1820                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1820                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1820                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    131915500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    131915500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     10368000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10368000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    142283500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    142283500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    142283500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    142283500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.023460                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023460                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008639                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008639                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.020777                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020777                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.020777                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020777                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 78381.164587                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78381.164587                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 75678.832117                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75678.832117                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 78177.747253                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78177.747253                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 78177.747253                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78177.747253                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3208696500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3208696500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3208696500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               590                       # number of replacements
system.cpu.icache.tags.tagsinuse           467.741329                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               43747                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1094                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             39.988117                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   467.741329                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.913557                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.913557                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          156                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          218                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             91990                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            91990                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3208696500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        43747                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           43747                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         43747                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            43747                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        43747                       # number of overall hits
system.cpu.icache.overall_hits::total           43747                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1701                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1701                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1701                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1701                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1701                       # number of overall misses
system.cpu.icache.overall_misses::total          1701                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    125052499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    125052499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    125052499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    125052499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    125052499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    125052499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        45448                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        45448                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        45448                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        45448                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        45448                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        45448                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.037427                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.037427                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.037427                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.037427                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.037427                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.037427                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 73517.048207                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73517.048207                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 73517.048207                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73517.048207                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 73517.048207                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73517.048207                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1119                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.950000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          590                       # number of writebacks
system.cpu.icache.writebacks::total               590                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          605                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          605                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          605                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          605                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          605                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          605                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1096                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1096                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1096                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1096                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1096                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1096                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     88145499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     88145499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     88145499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     88145499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     88145499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     88145499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.024115                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024115                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.024115                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024115                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.024115                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024115                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 80424.725365                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80424.725365                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 80424.725365                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80424.725365                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 80424.725365                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80424.725365                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3208696500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3208696500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   3208696500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  1673.178391                       # Cycle average of tags in use
system.l2.tags.total_refs                        1625                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2661                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.610673                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        723.600368                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        949.578023                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.022083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.028979                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.051061                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2661                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          809                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1687                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.081207                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     36973                       # Number of tag accesses
system.l2.tags.data_accesses                    36973                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   3208696500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          267                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              267                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          583                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              583                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    16                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              59                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 59                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            177                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               177                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    59                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   193                       # number of demand (read+write) hits
system.l2.demand_hits::total                      252                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   59                       # number of overall hits
system.l2.overall_hits::cpu.data                  193                       # number of overall hits
system.l2.overall_hits::total                     252                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              121                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 121                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1037                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1037                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         1506                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1506                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1037                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1627                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2664                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1037                       # number of overall misses
system.l2.overall_misses::cpu.data               1627                       # number of overall misses
system.l2.overall_misses::total                  2664                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data      9994000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       9994000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     85940000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     85940000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    127508000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    127508000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      85940000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     137502000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        223442000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     85940000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    137502000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       223442000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          267                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          267                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          583                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          583                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1096                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1096                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         1683                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1683                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1096                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              1820                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2916                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1096                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             1820                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2916                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.883212                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.883212                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.946168                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.946168                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.894831                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.894831                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.946168                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.893956                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.913580                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.946168                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.893956                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.913580                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 82595.041322                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82595.041322                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 82873.674060                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82873.674060                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 84666.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84666.666667                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 82873.674060                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 84512.599877                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83874.624625                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 82873.674060                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 84512.599877                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83874.624625                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadSharedReq_mshr_hits::cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu.data          121                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            121                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1037                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1037                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         1505                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1505                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1037                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1626                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2663                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1037                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1626                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2663                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data      8784000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      8784000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     75580000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     75580000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    112444000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    112444000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     75580000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    121228000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    196808000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     75580000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    121228000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    196808000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.883212                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.883212                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.946168                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.946168                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.894236                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.894236                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.946168                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.893407                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.913237                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.946168                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.893407                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.913237                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 72595.041322                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72595.041322                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 72883.317261                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72883.317261                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 74713.621262                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74713.621262                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 72883.317261                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 74555.965560                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73904.618851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 72883.317261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 74555.965560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73904.618851                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2663                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3208696500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2540                       # Transaction distribution
system.membus.trans_dist::ReadExReq               121                       # Transaction distribution
system.membus.trans_dist::ReadExResp              121                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2542                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         5324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       170304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       170304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  170304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2663                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2663    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2663                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3309500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14100250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         4302                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         1391                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   3208696500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2776                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          267                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          590                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             529                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              137                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             137                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1096                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1683                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4435                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  7215                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       107776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       133504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 241280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2916                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006173                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.078338                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2898     99.38%     99.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     18      0.62%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2916                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            3008000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1641000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2728999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
