
*** Running vivado
    with args -log UART_LED_Subsystem_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_LED_Subsystem_wrapper.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source UART_LED_Subsystem_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1450.965 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.cache/ip 
Command: synth_design -top UART_LED_Subsystem_wrapper -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 63588
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1598.977 ; gain = 148.012
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UART_LED_Subsystem_wrapper' [c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/hdl/UART_LED_Subsystem_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'UART_LED_Subsystem' [c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/synth/UART_LED_Subsystem.v:15]
INFO: [Synth 8-6157] synthesizing module 'UART_LED_Subsystem_led_ctl_0_0' [C:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.runs/synth_1/.Xil/Vivado-50208-DESKTOP-RN51NCC/realtime/UART_LED_Subsystem_led_ctl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'UART_LED_Subsystem_led_ctl_0_0' (1#1) [C:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.runs/synth_1/.Xil/Vivado-50208-DESKTOP-RN51NCC/realtime/UART_LED_Subsystem_led_ctl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'UART_LED_Subsystem_meta_harden_1_0' [C:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.runs/synth_1/.Xil/Vivado-50208-DESKTOP-RN51NCC/realtime/UART_LED_Subsystem_meta_harden_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'UART_LED_Subsystem_meta_harden_1_0' (2#1) [C:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.runs/synth_1/.Xil/Vivado-50208-DESKTOP-RN51NCC/realtime/UART_LED_Subsystem_meta_harden_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'UART_LED_Subsystem_meta_harden_2_0' [C:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.runs/synth_1/.Xil/Vivado-50208-DESKTOP-RN51NCC/realtime/UART_LED_Subsystem_meta_harden_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'UART_LED_Subsystem_meta_harden_2_0' (3#1) [C:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.runs/synth_1/.Xil/Vivado-50208-DESKTOP-RN51NCC/realtime/UART_LED_Subsystem_meta_harden_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_rx_i0_imp_TA7WJ' [c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/synth/UART_LED_Subsystem.v:79]
INFO: [Synth 8-6157] synthesizing module 'UART_LED_Subsystem_meta_harden_0_0' [C:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.runs/synth_1/.Xil/Vivado-50208-DESKTOP-RN51NCC/realtime/UART_LED_Subsystem_meta_harden_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'UART_LED_Subsystem_meta_harden_0_0' (4#1) [C:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.runs/synth_1/.Xil/Vivado-50208-DESKTOP-RN51NCC/realtime/UART_LED_Subsystem_meta_harden_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'UART_LED_Subsystem_uart_baud_gen_0_0' [C:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.runs/synth_1/.Xil/Vivado-50208-DESKTOP-RN51NCC/realtime/UART_LED_Subsystem_uart_baud_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'UART_LED_Subsystem_uart_baud_gen_0_0' (5#1) [C:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.runs/synth_1/.Xil/Vivado-50208-DESKTOP-RN51NCC/realtime/UART_LED_Subsystem_uart_baud_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'UART_LED_Subsystem_uart_rx_ctl_0_0' [C:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.runs/synth_1/.Xil/Vivado-50208-DESKTOP-RN51NCC/realtime/UART_LED_Subsystem_uart_rx_ctl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'UART_LED_Subsystem_uart_rx_ctl_0_0' (6#1) [C:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.runs/synth_1/.Xil/Vivado-50208-DESKTOP-RN51NCC/realtime/UART_LED_Subsystem_uart_rx_ctl_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'frm_err' of module 'UART_LED_Subsystem_uart_rx_ctl_0_0' is unconnected for instance 'uart_rx_ctl_0' [c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/synth/UART_LED_Subsystem.v:113]
WARNING: [Synth 8-7023] instance 'uart_rx_ctl_0' of module 'UART_LED_Subsystem_uart_rx_ctl_0_0' has 7 connections declared, but only 6 given [c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/synth/UART_LED_Subsystem.v:113]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_i0_imp_TA7WJ' (7#1) [c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/synth/UART_LED_Subsystem.v:79]
INFO: [Synth 8-6157] synthesizing module 'UART_LED_Subsystem_util_ds_buf_0_0' [C:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.runs/synth_1/.Xil/Vivado-50208-DESKTOP-RN51NCC/realtime/UART_LED_Subsystem_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'UART_LED_Subsystem_util_ds_buf_0_0' (8#1) [C:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.runs/synth_1/.Xil/Vivado-50208-DESKTOP-RN51NCC/realtime/UART_LED_Subsystem_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'UART_LED_Subsystem_xlconstant_0_0' [c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_xlconstant_0_0/synth/UART_LED_Subsystem_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (9#1) [c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'UART_LED_Subsystem_xlconstant_0_0' (10#1) [c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_xlconstant_0_0/synth/UART_LED_Subsystem_xlconstant_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'UART_LED_Subsystem' (11#1) [c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/synth/UART_LED_Subsystem.v:15]
INFO: [Synth 8-6155] done synthesizing module 'UART_LED_Subsystem_wrapper' (12#1) [c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/hdl/UART_LED_Subsystem_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:45 . Memory (MB): peak = 1657.129 ; gain = 206.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:46 . Memory (MB): peak = 1657.129 ; gain = 206.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:46 . Memory (MB): peak = 1657.129 ; gain = 206.164
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1657.129 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_led_ctl_0_0/UART_LED_Subsystem_led_ctl_0_0/UART_LED_Subsystem_led_ctl_0_0_in_context.xdc] for cell 'UART_LED_Subsystem_i/led_ctl_0'
Finished Parsing XDC File [c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_led_ctl_0_0/UART_LED_Subsystem_led_ctl_0_0/UART_LED_Subsystem_led_ctl_0_0_in_context.xdc] for cell 'UART_LED_Subsystem_i/led_ctl_0'
Parsing XDC File [c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_meta_harden_1_0/UART_LED_Subsystem_meta_harden_1_0/UART_LED_Subsystem_meta_harden_1_0_in_context.xdc] for cell 'UART_LED_Subsystem_i/meta_harden_btn'
Finished Parsing XDC File [c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_meta_harden_1_0/UART_LED_Subsystem_meta_harden_1_0/UART_LED_Subsystem_meta_harden_1_0_in_context.xdc] for cell 'UART_LED_Subsystem_i/meta_harden_btn'
Parsing XDC File [c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_meta_harden_2_0/UART_LED_Subsystem_meta_harden_2_0/UART_LED_Subsystem_meta_harden_1_0_in_context.xdc] for cell 'UART_LED_Subsystem_i/meta_harden_rst'
Finished Parsing XDC File [c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_meta_harden_2_0/UART_LED_Subsystem_meta_harden_2_0/UART_LED_Subsystem_meta_harden_1_0_in_context.xdc] for cell 'UART_LED_Subsystem_i/meta_harden_rst'
Parsing XDC File [c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_util_ds_buf_0_0/UART_LED_Subsystem_util_ds_buf_0_0/UART_LED_Subsystem_util_ds_buf_0_0_in_context.xdc] for cell 'UART_LED_Subsystem_i/util_ds_buf_0'
Finished Parsing XDC File [c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_util_ds_buf_0_0/UART_LED_Subsystem_util_ds_buf_0_0/UART_LED_Subsystem_util_ds_buf_0_0_in_context.xdc] for cell 'UART_LED_Subsystem_i/util_ds_buf_0'
Parsing XDC File [c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_uart_baud_gen_0_0/UART_LED_Subsystem_uart_baud_gen_0_0/UART_LED_Subsystem_uart_baud_gen_0_0_in_context.xdc] for cell 'UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0'
Finished Parsing XDC File [c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_uart_baud_gen_0_0/UART_LED_Subsystem_uart_baud_gen_0_0/UART_LED_Subsystem_uart_baud_gen_0_0_in_context.xdc] for cell 'UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0'
Parsing XDC File [c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_uart_rx_ctl_0_0/UART_LED_Subsystem_uart_rx_ctl_0_0/UART_LED_Subsystem_uart_rx_ctl_0_0_in_context.xdc] for cell 'UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0'
Finished Parsing XDC File [c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_uart_rx_ctl_0_0/UART_LED_Subsystem_uart_rx_ctl_0_0/UART_LED_Subsystem_uart_rx_ctl_0_0_in_context.xdc] for cell 'UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0'
Parsing XDC File [c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_meta_harden_0_0/UART_LED_Subsystem_meta_harden_0_0/UART_LED_Subsystem_meta_harden_1_0_in_context.xdc] for cell 'UART_LED_Subsystem_i/uart_rx_i0/meta_harden_0'
Finished Parsing XDC File [c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_meta_harden_0_0/UART_LED_Subsystem_meta_harden_0_0/UART_LED_Subsystem_meta_harden_1_0_in_context.xdc] for cell 'UART_LED_Subsystem_i/uart_rx_i0/meta_harden_0'
Parsing XDC File [C:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/support/uart_led.xdc]
Finished Parsing XDC File [C:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/support/uart_led.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/support/uart_led.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_LED_Subsystem_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_LED_Subsystem_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1670.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.295 . Memory (MB): peak = 1670.387 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UART_LED_Subsystem_i/util_ds_buf_0' at clock pin 'IBUF_DS_P[0]' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:01:04 . Memory (MB): peak = 1672.383 ; gain = 221.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:01:04 . Memory (MB): peak = 1672.383 ; gain = 221.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_pin_n[0]. (constraint file  c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_util_ds_buf_0_0/UART_LED_Subsystem_util_ds_buf_0_0/UART_LED_Subsystem_util_ds_buf_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_pin_n[0]. (constraint file  c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_util_ds_buf_0_0/UART_LED_Subsystem_util_ds_buf_0_0/UART_LED_Subsystem_util_ds_buf_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for clk_pin_p[0]. (constraint file  c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_util_ds_buf_0_0/UART_LED_Subsystem_util_ds_buf_0_0/UART_LED_Subsystem_util_ds_buf_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_pin_p[0]. (constraint file  c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_util_ds_buf_0_0/UART_LED_Subsystem_util_ds_buf_0_0/UART_LED_Subsystem_util_ds_buf_0_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for UART_LED_Subsystem_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART_LED_Subsystem_i/led_ctl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART_LED_Subsystem_i/meta_harden_btn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART_LED_Subsystem_i/meta_harden_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART_LED_Subsystem_i/util_ds_buf_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART_LED_Subsystem_i/uart_rx_i0/meta_harden_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART_LED_Subsystem_i/xlconstant_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:01:04 . Memory (MB): peak = 1672.383 ; gain = 221.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:01:04 . Memory (MB): peak = 1672.383 ; gain = 221.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:01:08 . Memory (MB): peak = 1672.383 ; gain = 221.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:01:36 . Memory (MB): peak = 1833.715 ; gain = 382.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:01:37 . Memory (MB): peak = 1833.715 ; gain = 382.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:01:38 . Memory (MB): peak = 1852.840 ; gain = 401.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:01:51 . Memory (MB): peak = 1858.574 ; gain = 407.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:01:51 . Memory (MB): peak = 1858.574 ; gain = 407.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:01:51 . Memory (MB): peak = 1858.574 ; gain = 407.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:01:51 . Memory (MB): peak = 1858.574 ; gain = 407.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:01:51 . Memory (MB): peak = 1858.574 ; gain = 407.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:01:52 . Memory (MB): peak = 1858.574 ; gain = 407.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------+----------+
|      |BlackBox name                        |Instances |
+------+-------------------------------------+----------+
|1     |UART_LED_Subsystem_led_ctl_0_0       |         1|
|2     |UART_LED_Subsystem_meta_harden_1_0   |         1|
|3     |UART_LED_Subsystem_meta_harden_2_0   |         1|
|4     |UART_LED_Subsystem_util_ds_buf_0_0   |         1|
|5     |UART_LED_Subsystem_meta_harden_0_0   |         1|
|6     |UART_LED_Subsystem_uart_baud_gen_0_0 |         1|
|7     |UART_LED_Subsystem_uart_rx_ctl_0_0   |         1|
+------+-------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |UART_LED_Subsystem_led_ctl_0       |     1|
|2     |UART_LED_Subsystem_meta_harden_0   |     1|
|3     |UART_LED_Subsystem_meta_harden_1   |     1|
|4     |UART_LED_Subsystem_meta_harden_2   |     1|
|5     |UART_LED_Subsystem_uart_baud_gen_0 |     1|
|6     |UART_LED_Subsystem_uart_rx_ctl_0   |     1|
|7     |UART_LED_Subsystem_util_ds_buf_0   |     1|
|8     |IBUF                               |     3|
|9     |OBUF                               |     8|
+------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:01:52 . Memory (MB): peak = 1858.574 ; gain = 407.609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:01:42 . Memory (MB): peak = 1858.574 ; gain = 392.355
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:01:52 . Memory (MB): peak = 1858.574 ; gain = 407.609
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1870.676 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1898.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances

Synth Design complete, checksum: 33f4ba88
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:02:15 . Memory (MB): peak = 1898.293 ; gain = 447.328
INFO: [Common 17-1381] The checkpoint 'C:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.runs/synth_1/UART_LED_Subsystem_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1898.293 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file UART_LED_Subsystem_wrapper_utilization_synth.rpt -pb UART_LED_Subsystem_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr  7 20:22:35 2022...
