v {xschem version=3.1.0 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
N 2140 -1010 2160 -1010 {
lab=Output1}
N 2135 -1030 2155 -1030 {
lab=Output2}
N 2140 -970 2160 -970 {
lab=Output_test}
N 1890 -820 1890 -800 {
lab=LP_op_test}
N 2160 -1010 2480 -1010 {
lab=Output1}
N 2155 -1030 2435 -1030 {
lab=Output2}
N 2160 -970 2380 -970 {
lab=Output_test}
N 2380 -910 2380 -890 {
lab=VSS}
N 2440 -930 2440 -890 {
lab=VSS}
N 2480 -950 2480 -890 {
lab=VSS}
N 1890 -800 1890 -640 {
lab=LP_op_test}
N 1395 -562 1395 -532 {
lab=VSS}
N 1395 -532 1465 -532 {
lab=VSS}
N 1395 -692 1395 -622 {
lab=LP_ext}
N 1395 -692 1465 -692 {
lab=LP_ext}
N 1465 -692 1465 -682 {
lab=LP_ext}
N 1465 -622 1465 -602 {
lab=#net1}
N 1465 -542 1465 -532 {
lab=VSS}
N 1480 -692 1500 -692 {
lab=LP_ext}
N 1465 -692 1480 -692 {
lab=LP_ext}
N 1485 -935 1485 -925 {
lab=VSS}
N 1485 -1015 1485 -995 {
lab=P1}
N 1305 -1065 1305 -1055 {
lab=VSS}
N 1305 -1145 1305 -1125 {
lab=P0}
N 585 -1250 585 -1230 {
lab=VSS}
N 385 -1270 385 -1260 {
lab=VSS}
N 585 -1340 605 -1340 {
lab=Vref}
N 925 -1225 925 -1215 {
lab=VSS}
N 925 -1305 925 -1285 {
lab=VDD}
N 1005 -1305 1005 -1285 {
lab=VSS}
N 1005 -1225 1005 -1205 {
lab=GND}
N 175 -1270 175 -1260 {
lab=VSS}
N 175 -1350 175 -1330 {
lab=RST_DIV}
N 385 -1340 385 -1330 {
lab=VDD_VCO}
N 385 -1340 405 -1340 {
lab=VDD_VCO}
N 1315 -935 1315 -925 {
lab=VSS}
N 1315 -1015 1315 -995 {
lab=F1}
N 1225 -935 1225 -925 {
lab=VSS}
N 1225 -1015 1225 -995 {
lab=F0}
N 1415 -935 1415 -925 {
lab=VSS}
N 1415 -1015 1415 -995 {
lab=F2}
N 935 -1075 935 -1065 {
lab=VSS}
N 935 -1155 935 -1135 {
lab=OPA0}
N 1035 -1075 1035 -1065 {
lab=VSS}
N 1035 -1155 1035 -1135 {
lab=OPA1}
N 1115 -1075 1115 -1065 {
lab=VSS}
N 1115 -1155 1115 -1135 {
lab=OPB0}
N 1215 -1075 1215 -1065 {
lab=VSS}
N 1215 -1155 1215 -1135 {
lab=OPB1}
N 1175 -1235 1175 -1215 {
lab=Iref}
N 1175 -1315 1175 -1295 {
lab=VDD}
N 1035 -935 1035 -925 {
lab=VSS}
N 1035 -1015 1035 -995 {
lab=S1}
N 585 -1340 585 -1310 {
lab=Vref}
N 945 -935 945 -925 {
lab=VSS}
N 945 -1015 945 -995 {
lab=S0}
N 1125 -935 1125 -925 {
lab=VSS}
N 1125 -1015 1125 -995 {
lab=S2}
N 1395 -1065 1395 -1055 {
lab=VSS}
N 1395 -1145 1395 -1125 {
lab=T1}
N 1495 -1065 1495 -1055 {
lab=VSS}
N 1495 -1145 1495 -1125 {
lab=T0}
N 165 -875 165 -865 {
lab=VSS}
N 165 -955 165 -935 {
lab=vcntl_test}
N 170 -1070 170 -1060 {
lab=VSS}
N 170 -1150 170 -1130 {
lab=Vo_test}
N 395 -875 395 -865 {
lab=VSS}
N 395 -955 395 -935 {
lab=Vdiv_test}
N 390 -1060 390 -1050 {
lab=VSS}
N 390 -1140 390 -1120 {
lab=PU_test}
N 645 -1050 645 -1040 {
lab=VSS}
N 645 -1130 645 -1110 {
lab=PD_test}
N 2440 -1030 2440 -990 {
lab=Output2}
N 2435 -1030 2440 -1030 {
lab=Output2}
N 1890 -580 1890 -570 {
lab=VSS}
N 2380 -890 2480 -890 {
lab=VSS}
N 2140 -1050 2170 -1050 {
lab=VDD_BUFF}
N 2140 -1050 2170 -1050 {
lab=VDD_BUFF}
N 2140 -1070 2170 -1070 {
lab=T1}
N 2140 -1070 2170 -1070 {
lab=T1}
N 2140 -1090 2170 -1090 {
lab=T0}
N 2140 -1090 2170 -1090 {
lab=T0}
N 2140 -1110 2170 -1110 {
lab=F0}
N 2140 -1110 2170 -1110 {
lab=F0}
N 2140 -1130 2170 -1130 {
lab=F1}
N 2140 -1130 2170 -1130 {
lab=F1}
N 2140 -1150 2170 -1150 {
lab=F2}
N 1990 -1300 1990 -1280 {
lab=VDD}
N 2070 -820 2070 -800 {
lab=OPB1}
N 2050 -820 2050 -800 {
lab=OPB0}
N 2030 -820 2030 -800 {
lab=OPA1}
N 2010 -820 2010 -800 {
lab=OPA0}
N 1990 -820 1990 -800 {
lab=RST_DIV}
N 1970 -820 1970 -800 {
lab=Vo_test}
N 1950 -820 1950 -800 {
lab=VDD_VCO}
N 1930 -820 1930 -800 {
lab=vcntl_test}
N 1910 -820 1910 -800 {
lab=LP_ext}
N 1870 -820 1870 -800 {
lab=PU_test}
N 1850 -820 1850 -800 {
lab=PD_test}
N 1830 -820 1830 -800 {
lab=S2}
N 1810 -820 1810 -800 {
lab=S1}
N 1790 -820 1790 -800 {
lab=S0}
N 1770 -820 1770 -800 {
lab=Vdiv_test}
N 1750 -820 1750 -800 {
lab=Vref}
N 1730 -820 1730 -800 {
lab=P0}
N 1710 -820 1710 -800 {
lab=P1}
N 1690 -820 1690 -800 {
lab=VSS}
N 2140 -990 2145 -990 {
lab=Iref}
N 2145 -990 2170 -990 {
lab=Iref}
N 1315 -1220 1315 -1210 {
lab=VSS}
N 1315 -1300 1315 -1280 {
lab=VDD_BUFF}
C {devices/lab_wire.sym} 1890 -790 3 0 {name=p62 sig_type=std_logic lab=LP_op_test}
C {devices/lab_wire.sym} 2170 -970 2 0 {name=p63 sig_type=std_logic lab=Output_test}
C {devices/lab_wire.sym} 2170 -1010 2 0 {name=p64 sig_type=std_logic lab=Output1}
C {devices/lab_wire.sym} 2165 -1030 2 0 {name=p66 sig_type=std_logic lab=Output2}
C {devices/code_shown.sym} 2330 -375 0 1 {name=NGSPICE1 only_toplevel=true
value="
.include "VCO_PEX.spice"
.control
save all
tran 20n 45u 
plot v(Output_test) v(LP_op_test)+4
plot v(Output1) v(Output1B)+4 v(Output2)+8
plot v(Vref)

**write PLL_test.raw
.endc
"}
C {devices/capa.sym} 2480 -980 0 0 {name=C1
m=1
value=100f
footprint=1206
device="ceramic capacitor"}
C {devices/capa.sym} 2440 -960 0 0 {name=C2
m=1
value=100f
footprint=1206
device="ceramic capacitor"}
C {devices/capa.sym} 2380 -940 0 0 {name=C3
m=1
value=100f
footprint=1206
device="ceramic capacitor"}
C {devices/capa.sym} 1890 -610 0 0 {name=C5
m=1
value=100f
footprint=1206
device="ceramic capacitor"}
C {devices/code_shown.sym} 2075 -545 0 0 {name=MODELS1 only_toplevel=true
format="tcleval( @value )"
value="
.include $::180MCU_MODELS/design.ngspice
.lib $::180MCU_MODELS/sm141064.ngspice cap_mim
.lib $::180MCU_MODELS/sm141064.ngspice typical
.lib $::180MCU_MODELS/sm141064.ngspice res_typical
.lib $::180MCU_MODELS/sm141064.ngspice moscap_typical
.lib $::180MCU_MODELS/sm141064.ngspice mimcap_typical
* .lib $::180MCU_MODELS/sm141064.ngspice res_statistical
"}
C {devices/lab_wire.sym} 2420 -890 3 0 {name=p3 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1395 -692 0 0 {name=p32 sig_type=std_logic lab=LP_ext
}
C {devices/capa.sym} 1465 -572 0 0 {name=C4
m=1
value=80.14p
footprint=1206
device="ceramic capacitor"}
C {devices/capa.sym} 1395 -592 0 0 {name=C6
m=1
value=3.77p
footprint=1206
device="ceramic capacitor"}
C {devices/res.sym} 1465 -652 0 0 {name=R2
value=48.84k
footprint=1206
device=resistor
m=1}
C {devices/lab_wire.sym} 1395 -532 2 1 {name=p116 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} 1485 -965 0 0 {name=V1 value=0}
C {devices/lab_wire.sym} 1485 -925 0 0 {name=p44 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1485 -1015 0 0 {name=p65 sig_type=std_logic lab=P1}
C {devices/vsource.sym} 1305 -1095 0 0 {name=V14 value=0}
C {devices/lab_wire.sym} 1305 -1055 0 0 {name=p71 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1305 -1145 0 0 {name=p77 sig_type=std_logic lab=P0}
C {devices/vsource.sym} 585 -1280 0 0 {name=VCNTL value="pulse(3.3 0 0 100p 100p 250n 500n)"}
C {devices/vsource.sym} 385 -1300 0 0 {name=V23 value=" PWL( 0 0 100n 0 100.001n 3.3)"}
C {devices/vsource.sym} 925 -1255 0 0 {name=V27 value=3.3}
C {devices/vsource.sym} 1005 -1255 0 0 {name=V28 value=0}
C {devices/lab_wire.sym} 1005 -1305 0 0 {name=p83 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 925 -1215 0 0 {name=p84 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 925 -1305 0 0 {name=p85 sig_type=std_logic lab=VDD}
C {devices/gnd.sym} 1005 -1205 0 0 {name=l1 lab=GND}
C {devices/lab_pin.sym} 405 -1340 2 0 {name=p86 sig_type=std_logic lab=VDD_VCO}
C {devices/lab_pin.sym} 595 -1340 2 0 {name=p87 sig_type=std_logic lab=Vref
}
C {devices/lab_wire.sym} 175 -1260 0 0 {name=p88 sig_type=std_logic lab=VSS
}
C {devices/vsource.sym} 175 -1300 0 0 {name=V29 value=" PWL( 0 0 10n 0 10.001n 3)"}
C {devices/vsource.sym} 1315 -965 0 0 {name=V30 value=3.3}
C {devices/lab_wire.sym} 1315 -925 0 0 {name=p89 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1315 -1015 0 0 {name=p90 sig_type=std_logic lab=F1}
C {devices/vsource.sym} 1225 -965 0 0 {name=V31 value=3.3}
C {devices/lab_wire.sym} 1225 -925 0 0 {name=p91 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1225 -1015 0 0 {name=p92 sig_type=std_logic lab=F0}
C {devices/vsource.sym} 1415 -965 0 0 {name=V32 value=3.3}
C {devices/lab_wire.sym} 1415 -925 0 0 {name=p93 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1415 -1015 0 0 {name=p94 sig_type=std_logic lab=F2}
C {devices/vsource.sym} 935 -1105 0 0 {name=V33 value=3.3}
C {devices/lab_wire.sym} 935 -1065 0 0 {name=p95 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 935 -1155 0 0 {name=p96 sig_type=std_logic lab=OPA0}
C {devices/vsource.sym} 1035 -1105 0 0 {name=V34 value=3.3}
C {devices/lab_wire.sym} 1035 -1065 0 0 {name=p97 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1035 -1155 0 0 {name=p98 sig_type=std_logic lab=OPA1}
C {devices/vsource.sym} 1115 -1105 0 0 {name=V35 value=3.3}
C {devices/lab_wire.sym} 1115 -1065 0 0 {name=p99 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1115 -1155 0 0 {name=p100 sig_type=std_logic lab=OPB0
}
C {devices/vsource.sym} 1215 -1105 0 0 {name=V36 value=0}
C {devices/lab_wire.sym} 1215 -1065 0 0 {name=p105 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1215 -1155 0 0 {name=p106 sig_type=std_logic lab=OPB1}
C {devices/lab_pin.sym} 175 -1340 2 0 {name=p107 sig_type=std_logic lab=RST_DIV}
C {devices/isource.sym} 1175 -1265 0 0 {name=I3 value=100u}
C {devices/lab_wire.sym} 1175 -1215 2 0 {name=p109 sig_type=std_logic lab=Iref}
C {devices/lab_wire.sym} 1175 -1315 2 0 {name=p111 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 385 -1260 2 0 {name=p112 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 585 -1230 2 0 {name=p113 sig_type=std_logic lab=VSS
}
C {devices/vsource.sym} 1035 -965 0 0 {name=V37 value=3.3}
C {devices/lab_wire.sym} 1035 -925 0 0 {name=p114 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1035 -1015 0 0 {name=p115 sig_type=std_logic lab=S1}
C {devices/vsource.sym} 945 -965 0 0 {name=V38 value=3.3}
C {devices/lab_wire.sym} 945 -925 0 0 {name=p117 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 945 -1015 0 0 {name=p118 sig_type=std_logic lab=S0}
C {devices/vsource.sym} 1125 -965 0 0 {name=V39 value=3.3}
C {devices/lab_wire.sym} 1125 -925 0 0 {name=p119 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1125 -1015 0 0 {name=p120 sig_type=std_logic lab=S2}
C {devices/vsource.sym} 1395 -1095 0 0 {name=V40 value=0}
C {devices/lab_wire.sym} 1395 -1055 0 0 {name=p121 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1395 -1145 0 0 {name=p122 sig_type=std_logic lab=T1}
C {devices/vsource.sym} 1495 -1095 0 0 {name=V41 value=0}
C {devices/lab_wire.sym} 1495 -1055 0 0 {name=p123 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1495 -1145 0 0 {name=p124 sig_type=std_logic lab=T0}
C {devices/lab_wire.sym} 165 -865 0 0 {name=p125 sig_type=std_logic lab=VSS
}
C {devices/vsource.sym} 165 -905 0 0 {name=V42 value=1.08}
C {devices/lab_pin.sym} 165 -945 2 0 {name=p126 sig_type=std_logic lab=vcntl_test}
C {devices/lab_wire.sym} 170 -1060 0 0 {name=p127 sig_type=std_logic lab=VSS
}
C {devices/vsource.sym} 170 -1100 0 0 {name=V43 value=" PWL( 0 0 10n 0 10.001n 3)"}
C {devices/lab_pin.sym} 170 -1140 2 0 {name=p128 sig_type=std_logic lab=Vo_test}
C {devices/vsource.sym} 395 -905 0 0 {name=V44 value="pulse(3.3 0 20n 100p 100p 50n 100n)"}
C {devices/lab_wire.sym} 395 -955 0 0 {name=p129 sig_type=std_logic lab=Vdiv_test}
C {devices/lab_wire.sym} 395 -865 0 0 {name=p130 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} 390 -1090 0 0 {name=V45 value="pulse(3.3 0 50n 100p 100p 75n 100n)"}
C {devices/lab_wire.sym} 390 -1140 0 0 {name=p131 sig_type=std_logic lab=PU_test}
C {devices/lab_wire.sym} 390 -1050 0 0 {name=p132 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} 645 -1080 0 0 {name=V46 value="pulse(3.3 0 0 100p 100p 75n 100n)"}
C {devices/lab_wire.sym} 645 -1130 0 0 {name=p133 sig_type=std_logic lab=PD_test}
C {devices/lab_wire.sym} 645 -1040 0 0 {name=p134 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 2420 -890 3 0 {name=p1 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 2420 -890 3 0 {name=p11 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1890 -570 3 0 {name=p13 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1710 -800 3 0 {name=p14 sig_type=std_logic lab=P1}
C {devices/lab_wire.sym} 1305 -1145 0 0 {name=p15 sig_type=std_logic lab=P0}
C {devices/lab_wire.sym} 1305 -1145 0 0 {name=p16 sig_type=std_logic lab=P0}
C {devices/lab_wire.sym} 1730 -800 3 0 {name=p17 sig_type=std_logic lab=P0}
C {devices/lab_wire.sym} 1710 -800 3 0 {name=p18 sig_type=std_logic lab=P1}
C {devices/lab_wire.sym} 1690 -800 3 0 {name=p19 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 595 -1340 2 0 {name=p20 sig_type=std_logic lab=Vref
}
C {devices/lab_pin.sym} 1750 -800 3 0 {name=p21 sig_type=std_logic lab=Vref
}
C {devices/lab_wire.sym} 945 -1015 0 0 {name=p22 sig_type=std_logic lab=S0}
C {devices/lab_wire.sym} 945 -1015 0 0 {name=p23 sig_type=std_logic lab=S0}
C {devices/lab_wire.sym} 1035 -1015 0 0 {name=p25 sig_type=std_logic lab=S1}
C {devices/lab_wire.sym} 2170 -1070 0 1 {name=p30 sig_type=std_logic lab=T1}
C {devices/lab_wire.sym} 2170 -1090 0 1 {name=p52 sig_type=std_logic lab=T0}
C {devices/lab_wire.sym} 2170 -1110 0 1 {name=p53 sig_type=std_logic lab=F0}
C {devices/lab_wire.sym} 2170 -1130 0 1 {name=p54 sig_type=std_logic lab=F1}
C {devices/lab_wire.sym} 2170 -1150 0 1 {name=p55 sig_type=std_logic lab=F2}
C {devices/lab_wire.sym} 2170 -1070 0 1 {name=p51 sig_type=std_logic lab=T1}
C {devices/lab_wire.sym} 2170 -1050 0 1 {name=p56 sig_type=std_logic lab=VDD_BUFF}
C {devices/lab_wire.sym} 2170 -1010 2 0 {name=p57 sig_type=std_logic lab=Output1}
C {devices/lab_wire.sym} 2170 -990 2 0 {name=p67 sig_type=std_logic lab=Iref}
C {devices/lab_wire.sym} 2170 -1050 0 1 {name=p68 sig_type=std_logic lab=VDD_BUFF}
C {devices/lab_wire.sym} 1990 -1300 0 1 {name=p69 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1770 -800 3 0 {name=p81 sig_type=std_logic lab=Vdiv_test
}
C {devices/lab_pin.sym} 1790 -800 3 0 {name=p24 sig_type=std_logic lab=S0
}
C {devices/lab_pin.sym} 1810 -800 3 0 {name=p26 sig_type=std_logic lab=S1
}
C {devices/lab_pin.sym} 1830 -800 3 0 {name=p27 sig_type=std_logic lab=S2
}
C {devices/lab_pin.sym} 1850 -800 3 0 {name=p28 sig_type=std_logic lab=PD_test
}
C {devices/lab_pin.sym} 1870 -800 3 0 {name=p29 sig_type=std_logic lab=PU_test
}
C {devices/lab_pin.sym} 1910 -800 3 0 {name=p33 sig_type=std_logic lab=LP_ext
}
C {devices/lab_pin.sym} 1930 -800 3 0 {name=p34 sig_type=std_logic lab=vcntl_test
}
C {devices/lab_pin.sym} 1950 -800 3 0 {name=p50 sig_type=std_logic lab=VDD_VCO
}
C {devices/lab_pin.sym} 1970 -800 3 0 {name=p72 sig_type=std_logic lab=Vo_test

}
C {devices/lab_pin.sym} 1990 -800 3 0 {name=p73 sig_type=std_logic lab=RST_DIV
}
C {devices/lab_pin.sym} 2010 -800 3 0 {name=p74 sig_type=std_logic lab=OPA0
}
C {devices/lab_pin.sym} 2030 -800 3 0 {name=p76 sig_type=std_logic lab=OPA1
}
C {devices/lab_pin.sym} 2050 -800 3 0 {name=p78 sig_type=std_logic lab=OPB0
}
C {devices/lab_pin.sym} 2070 -800 3 0 {name=p79 sig_type=std_logic lab=OPB1
}
C {devices/vsource.sym} 1315 -1250 0 0 {name=V2 value=3.3}
C {devices/lab_wire.sym} 1315 -1210 0 0 {name=p2 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1315 -1300 0 0 {name=p4 sig_type=std_logic lab=VDD_BUFF}
