

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl16/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler       warp_limiting:2:16 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
183c9781a2853cb79f2942d6c5929a5a  /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/SimilarityScore/gpgpu_ptx_sim__SimilarityScore
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=MarsLib.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/SimilarityScore/gpgpu_ptx_sim__SimilarityScore
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/SimilarityScore/gpgpu_ptx_sim__SimilarityScore "
Parsing file _cuobjdump_complete_output_fevR3g
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: main.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsScan.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: MarsScan.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsSort.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: MarsSort.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsLib.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: MarsLib.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii : hostFun 0x0x4091e6, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9map_countPvS_iiPiS0_S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9map_countPvS_iiPiS0_S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z9map_countPvS_iiPiS0_S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z9map_countPvS_iiPiS0_S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z9map_countPvS_iiPiS0_S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z9map_countPvS_iiPiS0_S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z9map_countPvS_iiPiS0_S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z14EmitInterCountiiPiS_S_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z14EmitInterCountiiPiS_S_" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z14EmitInterCountiiPiS_S_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z14EmitInterCountiiPiS_S_" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z14EmitInterCountiiPiS_S_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf13__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x58 to 0x60
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf14__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x60 to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z6GetValPvP4int4ii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6GetValPvP4int4ii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6GetValPvP4int4ii" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6GetValPvP4int4ii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6GetValPvP4int4ii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z6GetKeyPvP4int4ii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6GetKeyPvP4int4ii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6GetKeyPvP4int4ii" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6GetKeyPvP4int4ii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6GetKeyPvP4int4ii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9EmitCountiiPiS_S_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9EmitCountiiPiS_S_" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z9EmitCountiiPiS_S_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z9EmitCountiiPiS_S_" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z9EmitCountiiPiS_S_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: instruction assembly for function '_Z9map_countPvS_iiPiS0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z9map_countPvS_iiPiS0_S0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9map_countPvS_iiPiS0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9map_countPvS_iiPiS0_S0_'.
GPGPU-Sim PTX: allocating shared region for "sbuf" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c8 (_1.ptx:158) @%p1 bra $Lt_1_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x320 (_1.ptx:208) and.b32 %r11, %r3, 3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2f8 (_1.ptx:201) @%p2 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:202) bra.uni $Lt_1_5122;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x300 (_1.ptx:202) bra.uni $Lt_1_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x320 (_1.ptx:208) and.b32 %r11, %r3, 3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:211) @%p3 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (_1.ptx:246) mov.u32 %r18, %tid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x400 (_1.ptx:243) @%p4 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (_1.ptx:246) mov.u32 %r18, %tid.x;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x678 (_1.ptx:336) @%p5 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x698 (_1.ptx:344) mov.s32 %r56, 4;
GPGPU-Sim PTX: ... end of reconvergence points for _Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding dominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: reconvergence points for _Z12reduce_countPvS_iiP4int4PiS2_S2_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12reduce_countPvS_iiP4int4PiS2_S2_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'.
GPGPU-Sim PTX: instruction assembly for function '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: reconvergence points for _Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z14EmitInterCountiiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z14EmitInterCountiiPiS_S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14EmitInterCountiiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14EmitInterCountiiPiS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x988 (_1.ptx:482) @%p1 bra $Lt_5_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (_1.ptx:499) mov.u32 %r23, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x9e8 (_1.ptx:497) @%p2 bra $Lt_5_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (_1.ptx:499) mov.u32 %r23, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa00 (_1.ptx:501) @%p3 bra $Lt_5_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa68 (_1.ptx:519) add.s32 %r14, %r2, %r14;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xa60 (_1.ptx:516) @%p4 bra $Lt_5_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa68 (_1.ptx:519) add.s32 %r14, %r2, %r14;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xae0 (_1.ptx:538) @%p5 bra $Lt_5_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb00 (_1.ptx:545) st.v4.s32 [%rd43+0], {%r31,%r2,%r32,%r4};
GPGPU-Sim PTX: ... end of reconvergence points for _Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z6GetValPvP4int4ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding dominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: reconvergence points for _Z6GetValPvP4int4ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z6GetValPvP4int4ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6GetValPvP4int4ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z6GetKeyPvP4int4ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding dominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: reconvergence points for _Z6GetKeyPvP4int4ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z6GetKeyPvP4int4ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6GetKeyPvP4int4ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z9EmitCountiiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z9EmitCountiiPiS_S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9EmitCountiiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9EmitCountiiPiS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xee0 (_1.ptx:716) @%p1 bra $Lt_9_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf48 (_1.ptx:733) mov.u32 %r23, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xf40 (_1.ptx:731) @%p2 bra $Lt_9_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf48 (_1.ptx:733) mov.u32 %r23, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xf58 (_1.ptx:735) @%p3 bra $Lt_9_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:752) ld.v2.s32 {%r28,%r29}, [%rd24+0];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xfb8 (_1.ptx:750) @%p4 bra $Lt_9_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:752) ld.v2.s32 {%r28,%r29}, [%rd24+0];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1008 (_1.ptx:763) @%p5 bra $Lt_9_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a0 (_1.ptx:786) ld.s32 %r45, [%rd40+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11MapperCountPcS_P4int4PiS2_S2_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1190 (_1.ptx:838) @%p1 bra $Lt_10_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:882) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1198 (_1.ptx:839) bra.uni $LBB7__Z11MapperCountPcS_P4int4PiS2_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:882) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x11f8 (_1.ptx:853) @%p3 bra $LBB7__Z11MapperCountPcS_P4int4PiS2_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:882) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1298 (_1.ptx:879) @%p4 bra $Lt_10_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:882) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11MapperCountPcS_P4int4PiS2_S2_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: reconvergence points for _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1310 (_1.ptx:921) @%p1 bra $Lt_11_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (_1.ptx:1175) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1318 (_1.ptx:922) bra.uni $LBB19__Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (_1.ptx:1175) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1408 (_1.ptx:958) @%p3 bra $LBB19__Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (_1.ptx:1175) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1518 (_1.ptx:999) @%p4 bra $Lt_11_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1670 (_1.ptx:1049) and.b32 %r40, %r32, 3;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1648 (_1.ptx:1042) @%p5 bra $Lt_11_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1650 (_1.ptx:1043) bra.uni $Lt_11_8962;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1650 (_1.ptx:1043) bra.uni $Lt_11_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1670 (_1.ptx:1049) and.b32 %r40, %r32, 3;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1688 (_1.ptx:1052) @%p6 bra $Lt_11_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1758 (_1.ptx:1087) sqrt.rn.f32 %f26, %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1750 (_1.ptx:1084) @%p7 bra $Lt_11_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1758 (_1.ptx:1087) sqrt.rn.f32 %f26, %f1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1918 (_1.ptx:1154) @%p8 bra $Lt_11_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1938 (_1.ptx:1162) mov.s32 %r75, 4;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1978 (_1.ptx:1172) @%p9 bra $Lt_11_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (_1.ptx:1175) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: reconvergence points for _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a60 (_1.ptx:1249) @%p1 bra $Lt_13_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b18 (_1.ptx:1277) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a68 (_1.ptx:1250) bra.uni $LBB4__Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b18 (_1.ptx:1277) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_4.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_TxnIqT"
Running: cat _ptx_TxnIqT | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_YqrEkw
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_YqrEkw --output-file  /dev/null 2> _ptx_TxnIqTinfo"
GPGPU-Sim PTX: Kernel '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii' : regs=12, lmem=0, smem=0, cmem=140
GPGPU-Sim PTX: Kernel '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii' : regs=2, lmem=0, smem=0, cmem=100
GPGPU-Sim PTX: Kernel '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii' : regs=42, lmem=0, smem=0, cmem=152
GPGPU-Sim PTX: Kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' : regs=10, lmem=0, smem=0, cmem=92
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_TxnIqT _ptx2_YqrEkw _ptx_TxnIqTinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii : hostFun 0x0x408f12, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii : hostFun 0x0x408cd8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11MapperCountPcS_P4int4PiS2_S2_iii : hostFun 0x0x408a33, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=MarsSort.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z20writeBoundary_kerneliiPiS_S_ : hostFun 0x0x405d57, fat_cubin_handle = 2
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z7comparePKviS0_i" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z7comparePKviS0_i" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z7comparePKviS0_i" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z7comparePKviS0_i" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z7comparePKviS0_i" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z15getCompareValuePv4int4S0_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z15getCompareValuePv4int4S0_" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z15getCompareValuePv4int4S0_" from 0xc to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z15getCompareValuePv4int4S0_" from 0x1c to 0x2c
GPGPU-Sim PTX: instruction assembly for function '_Z7comparePKviS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z7comparePKviS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b70 (_2.ptx:77) @!%p1 bra $Lt_0_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (_2.ptx:91) mov.s32 %r2, %r1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1b80 (_2.ptx:80) bra.uni $LBB6__Z7comparePKviS0_i;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (_2.ptx:91) mov.s32 %r2, %r1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1b90 (_2.ptx:83) @!%p2 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (_2.ptx:91) mov.s32 %r2, %r1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1ba0 (_2.ptx:86) bra.uni $LBB6__Z7comparePKviS0_i;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (_2.ptx:91) mov.s32 %r2, %r1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7comparePKviS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7comparePKviS0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z15getCompareValuePv4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z15getCompareValuePv4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c40 (_2.ptx:120) @%p2 bra $Lt_1_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d20 (_2.ptx:162) mov.s32 %r16, %r12;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c50 (_2.ptx:122) @%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d20 (_2.ptx:162) mov.s32 %r16, %r12;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c60 (_2.ptx:124) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d20 (_2.ptx:162) mov.s32 %r16, %r12;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1c80 (_2.ptx:130) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d20 (_2.ptx:162) mov.s32 %r16, %r12;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1cd8 (_2.ptx:144) @!%p4 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d18 (_2.ptx:159) mov.s32 %r12, %r15;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1ce8 (_2.ptx:147) bra.uni $LDWendi__Z7comparePKviS0_i_181_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d18 (_2.ptx:159) mov.s32 %r12, %r15;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1cf8 (_2.ptx:150) @!%p5 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d18 (_2.ptx:159) mov.s32 %r12, %r15;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1d08 (_2.ptx:153) bra.uni $LDWendi__Z7comparePKviS0_i_181_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d18 (_2.ptx:159) mov.s32 %r12, %r15;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15getCompareValuePv4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15getCompareValuePv4int4S0_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45740_37_non_const_shared48" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z21partBitonicSortKernelPviP4int4jii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding dominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: reconvergence points for _Z21partBitonicSortKernelPviP4int4jii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1e08 (_2.ptx:211) @%p1 bra $Lt_2_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_2.ptx:399) ld.shared.v4.s32 {%r69,%r70,%r71,%r72}, [%rd4+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1e50 (_2.ptx:223) @%p2 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ea0 (_2.ptx:234) @%p4 bra $Lt_2_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_2.ptx:277) and.b32 %r40, %r6, 256;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1eb0 (_2.ptx:236) @%p5 bra $Lt_2_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_2.ptx:277) and.b32 %r40, %r6, 256;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1ec0 (_2.ptx:238) bra.uni $Lt_2_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_2.ptx:277) and.b32 %r40, %r6, 256;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1ee0 (_2.ptx:244) bra.uni $Lt_2_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_2.ptx:277) and.b32 %r40, %r6, 256;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f40 (_2.ptx:259) @!%p6 bra $Lt_2_21250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (_2.ptx:274) mov.s32 %r36, %r39;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1f50 (_2.ptx:262) bra.uni $LDWendi__Z7comparePKviS0_i_182_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (_2.ptx:274) mov.s32 %r36, %r39;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1f60 (_2.ptx:265) @!%p7 bra $Lt_2_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (_2.ptx:274) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1f70 (_2.ptx:268) bra.uni $LDWendi__Z7comparePKviS0_i_182_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (_2.ptx:274) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1fa0 (_2.ptx:280) @%p8 bra $Lt_2_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1fb8 (_2.ptx:283) @%p9 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1fd0 (_2.ptx:286) bra.uni $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1fe8 (_2.ptx:291) @%p10 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2020 (_2.ptx:303) @%p11 bra $Lt_2_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2028 (_2.ptx:304) bra.uni $Lt_2_18434;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2028 (_2.ptx:304) bra.uni $Lt_2_18434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_2.ptx:399) ld.shared.v4.s32 {%r69,%r70,%r71,%r72}, [%rd4+0];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2070 (_2.ptx:317) @%p12 bra $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x20c0 (_2.ptx:328) @%p14 bra $Lt_2_25602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (_2.ptx:371) and.b32 %r64, %r6, 256;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x20d0 (_2.ptx:330) @%p15 bra $Lt_2_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (_2.ptx:371) and.b32 %r64, %r6, 256;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x20e0 (_2.ptx:332) bra.uni $Lt_2_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (_2.ptx:371) and.b32 %r64, %r6, 256;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2100 (_2.ptx:338) bra.uni $Lt_2_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (_2.ptx:371) and.b32 %r64, %r6, 256;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2160 (_2.ptx:353) @!%p16 bra $Lt_2_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (_2.ptx:368) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2170 (_2.ptx:356) bra.uni $LDWendi__Z7comparePKviS0_i_182_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (_2.ptx:368) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2180 (_2.ptx:359) @!%p17 bra $Lt_2_26882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (_2.ptx:368) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x2190 (_2.ptx:362) bra.uni $LDWendi__Z7comparePKviS0_i_182_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (_2.ptx:368) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x21c0 (_2.ptx:374) @%p18 bra $Lt_2_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x21d8 (_2.ptx:377) @%p19 bra $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x21f0 (_2.ptx:380) bra.uni $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x2208 (_2.ptx:385) @%p20 bra $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x2240 (_2.ptx:397) @%p21 bra $Lt_2_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_2.ptx:399) ld.shared.v4.s32 {%r69,%r70,%r71,%r72}, [%rd4+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z21partBitonicSortKernelPviP4int4jii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21partBitonicSortKernelPviP4int4jii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45823_37_non_const_shared4176" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z21unitBitonicSortKernelPviP4int4ji'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding dominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding postdominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: reconvergence points for _Z21unitBitonicSortKernelPviP4int4ji...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2320 (_2.ptx:446) @%p1 bra $Lt_3_27394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f0 (_2.ptx:660) ld.shared.v4.s32 {%r75,%r76,%r77,%r78}, [%rd4+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2350 (_2.ptx:455) @%p2 bra $Lt_3_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2568 (_2.ptx:548) shl.b32 %r17, %r17, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2390 (_2.ptx:465) @%p3 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x23e0 (_2.ptx:476) @%p5 bra $Lt_3_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (_2.ptx:519) and.b32 %r41, %r17, %r6;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x23f0 (_2.ptx:478) @%p6 bra $Lt_3_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (_2.ptx:519) and.b32 %r41, %r17, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2400 (_2.ptx:480) bra.uni $Lt_3_23042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (_2.ptx:519) and.b32 %r41, %r17, %r6;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2420 (_2.ptx:486) bra.uni $Lt_3_23042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (_2.ptx:519) and.b32 %r41, %r17, %r6;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2480 (_2.ptx:501) @!%p7 bra $Lt_3_24066;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_2.ptx:516) mov.s32 %r37, %r40;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2490 (_2.ptx:504) bra.uni $LDWendi__Z7comparePKviS0_i_183_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_2.ptx:516) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x24a0 (_2.ptx:507) @!%p8 bra $Lt_3_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_2.ptx:516) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x24b0 (_2.ptx:510) bra.uni $LDWendi__Z7comparePKviS0_i_183_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_2.ptx:516) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x24e0 (_2.ptx:522) @%p9 bra $Lt_3_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x24f8 (_2.ptx:525) @%p10 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2510 (_2.ptx:528) bra.uni $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2528 (_2.ptx:533) @%p11 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2560 (_2.ptx:545) @%p12 bra $Lt_3_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2568 (_2.ptx:548) shl.b32 %r17, %r17, 1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2580 (_2.ptx:551) @%p13 bra $Lt_3_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2588 (_2.ptx:552) bra.uni $Lt_3_20482;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2588 (_2.ptx:552) bra.uni $Lt_3_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f0 (_2.ptx:660) ld.shared.v4.s32 {%r75,%r76,%r77,%r78}, [%rd4+0];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x25b8 (_2.ptx:562) @%p14 bra $Lt_3_27906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d0 (_2.ptx:655) shl.b32 %r47, %r47, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x25f8 (_2.ptx:572) @%p15 bra $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2648 (_2.ptx:583) @%p17 bra $Lt_3_29442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:626) and.b32 %r69, %r47, %r6;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2658 (_2.ptx:585) @%p18 bra $Lt_3_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:626) and.b32 %r69, %r47, %r6;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2668 (_2.ptx:587) bra.uni $Lt_3_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:626) and.b32 %r69, %r47, %r6;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2688 (_2.ptx:593) bra.uni $Lt_3_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:626) and.b32 %r69, %r47, %r6;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x26e8 (_2.ptx:608) @!%p19 bra $Lt_3_30210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (_2.ptx:623) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x26f8 (_2.ptx:611) bra.uni $LDWendi__Z7comparePKviS0_i_183_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (_2.ptx:623) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x2708 (_2.ptx:614) @!%p20 bra $Lt_3_30722;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (_2.ptx:623) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x2718 (_2.ptx:617) bra.uni $LDWendi__Z7comparePKviS0_i_183_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (_2.ptx:623) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x2748 (_2.ptx:629) @%p21 bra $Lt_3_31490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x2760 (_2.ptx:632) @%p22 bra $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x2778 (_2.ptx:635) bra.uni $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x2790 (_2.ptx:640) @%p23 bra $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x27c8 (_2.ptx:652) @%p24 bra $Lt_3_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d0 (_2.ptx:655) shl.b32 %r47, %r47, 1;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x27e8 (_2.ptx:658) @%p25 bra $Lt_3_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f0 (_2.ptx:660) ld.shared.v4.s32 {%r75,%r76,%r77,%r78}, [%rd4+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z21unitBitonicSortKernelPviP4int4ji
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21unitBitonicSortKernelPviP4int4ji'.
GPGPU-Sim PTX: instruction assembly for function '_Z13bitonicKernelPviP4int4jii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding dominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: reconvergence points for _Z13bitonicKernelPviP4int4jii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2868 (_2.ptx:693) @%p1 bra $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2910 (_2.ptx:716) @%p4 bra $Lt_4_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2928 (_2.ptx:720) @%p5 bra $Lt_4_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:763) mov.u32 %r33, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2938 (_2.ptx:722) @%p6 bra $Lt_4_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:763) mov.u32 %r33, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2948 (_2.ptx:724) bra.uni $Lt_4_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:763) mov.u32 %r33, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2968 (_2.ptx:730) bra.uni $Lt_4_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:763) mov.u32 %r33, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x29c8 (_2.ptx:745) @!%p7 bra $Lt_4_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (_2.ptx:760) mov.s32 %r29, %r32;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x29d8 (_2.ptx:748) bra.uni $LDWendi__Z7comparePKviS0_i_184_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (_2.ptx:760) mov.s32 %r29, %r32;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x29e8 (_2.ptx:751) @!%p8 bra $Lt_4_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (_2.ptx:760) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x29f8 (_2.ptx:754) bra.uni $LDWendi__Z7comparePKviS0_i_184_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (_2.ptx:760) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2a20 (_2.ptx:765) @%p9 bra $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2a38 (_2.ptx:768) bra.uni $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2a50 (_2.ptx:773) @%p10 bra $Lt_4_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (_2.ptx:816) mov.u32 %r37, -1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2a60 (_2.ptx:775) @%p11 bra $Lt_4_16898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (_2.ptx:816) mov.u32 %r37, -1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2a70 (_2.ptx:777) bra.uni $Lt_4_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (_2.ptx:816) mov.u32 %r37, -1;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2a90 (_2.ptx:783) bra.uni $Lt_4_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (_2.ptx:816) mov.u32 %r37, -1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2af0 (_2.ptx:798) @!%p12 bra $Lt_4_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_2.ptx:813) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2b00 (_2.ptx:801) bra.uni $LDWendi__Z7comparePKviS0_i_184_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_2.ptx:813) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2b10 (_2.ptx:804) @!%p13 bra $Lt_4_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_2.ptx:813) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2b20 (_2.ptx:807) bra.uni $LDWendi__Z7comparePKviS0_i_184_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_2.ptx:813) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2b48 (_2.ptx:818) @%p14 bra $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13bitonicKernelPviP4int4jii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13bitonicKernelPviP4int4jii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45960_37_non_const_bs_cmpbuf8352" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding dominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: reconvergence points for _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2bc0 (_2.ptx:854) @%p1 bra $Lt_5_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c00 (_2.ptx:867) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2be8 (_2.ptx:860) bra.uni $Lt_5_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c00 (_2.ptx:867) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2c50 (_2.ptx:880) @%p2 bra $Lt_5_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fd8 (_2.ptx:1032) mul.lo.s32 %r12, %r12, 2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2c68 (_2.ptx:884) @%p3 bra $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2cb0 (_2.ptx:893) @%p4 bra $Lt_5_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2d00 (_2.ptx:904) @%p6 bra $Lt_5_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (_2.ptx:947) mov.u32 %r36, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d10 (_2.ptx:906) @%p7 bra $Lt_5_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (_2.ptx:947) mov.u32 %r36, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2d20 (_2.ptx:908) bra.uni $Lt_5_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (_2.ptx:947) mov.u32 %r36, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2d40 (_2.ptx:914) bra.uni $Lt_5_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (_2.ptx:947) mov.u32 %r36, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2da0 (_2.ptx:929) @!%p8 bra $Lt_5_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_2.ptx:944) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2db0 (_2.ptx:932) bra.uni $LDWendi__Z7comparePKviS0_i_185_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_2.ptx:944) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2dc0 (_2.ptx:935) @!%p9 bra $Lt_5_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_2.ptx:944) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2dd0 (_2.ptx:938) bra.uni $LDWendi__Z7comparePKviS0_i_185_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_2.ptx:944) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2df8 (_2.ptx:949) @%p10 bra $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2e20 (_2.ptx:954) bra.uni $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2e70 (_2.ptx:966) @%p11 bra $Lt_5_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (_2.ptx:1009) mov.u32 %r52, 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2e80 (_2.ptx:968) @%p12 bra $Lt_5_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (_2.ptx:1009) mov.u32 %r52, 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2e90 (_2.ptx:970) bra.uni $Lt_5_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (_2.ptx:1009) mov.u32 %r52, 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2eb0 (_2.ptx:976) bra.uni $Lt_5_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (_2.ptx:1009) mov.u32 %r52, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2f10 (_2.ptx:991) @!%p13 bra $Lt_5_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:1006) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2f20 (_2.ptx:994) bra.uni $LDWendi__Z7comparePKviS0_i_185_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:1006) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2f30 (_2.ptx:997) @!%p14 bra $Lt_5_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:1006) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2f40 (_2.ptx:1000) bra.uni $LDWendi__Z7comparePKviS0_i_185_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:1006) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2f68 (_2.ptx:1011) @%p15 bra $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x2fd0 (_2.ptx:1029) @%p16 bra $Lt_5_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fd8 (_2.ptx:1032) mul.lo.s32 %r12, %r12, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x2ff0 (_2.ptx:1035) @%p17 bra $Lt_5_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ff8 (_2.ptx:1036) mov.s32 %r65, 256;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x3010 (_2.ptx:1039) @%p18 bra $Lt_5_24834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3050 (_2.ptx:1050) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_46035_40_non_const_bs_shared12496" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46032_30_non_const_bs_pStart" from 0x1000 to 0x1004 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46033_30_non_const_bs_pEnd" from 0x1004 to 0x1008 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46034_30_non_const_bs_numElement" from 0x1008 to 0x100c (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding dominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: reconvergence points for _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3090 (_2.ptx:1080) @%p1 bra $Lt_6_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (_2.ptx:1316) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3098 (_2.ptx:1081) bra.uni $LBB44__Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (_2.ptx:1316) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x30d8 (_2.ptx:1091) @%p2 bra $Lt_6_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3148 (_2.ptx:1110) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3180 (_2.ptx:1117) @%p3 bra $Lt_6_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31e0 (_2.ptx:1134) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x31c8 (_2.ptx:1127) bra.uni $Lt_6_18690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31e0 (_2.ptx:1134) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3230 (_2.ptx:1147) @%p4 bra $Lt_6_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35b8 (_2.ptx:1299) mul.lo.s32 %r27, %r27, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3248 (_2.ptx:1151) @%p5 bra $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3290 (_2.ptx:1160) @%p6 bra $Lt_6_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x32e0 (_2.ptx:1171) @%p8 bra $Lt_6_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c8 (_2.ptx:1214) mov.u32 %r51, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x32f0 (_2.ptx:1173) @%p9 bra $Lt_6_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c8 (_2.ptx:1214) mov.u32 %r51, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3300 (_2.ptx:1175) bra.uni $Lt_6_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c8 (_2.ptx:1214) mov.u32 %r51, 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3320 (_2.ptx:1181) bra.uni $Lt_6_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c8 (_2.ptx:1214) mov.u32 %r51, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3380 (_2.ptx:1196) @!%p10 bra $Lt_6_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c0 (_2.ptx:1211) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3390 (_2.ptx:1199) bra.uni $LDWendi__Z7comparePKviS0_i_186_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c0 (_2.ptx:1211) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x33a0 (_2.ptx:1202) @!%p11 bra $Lt_6_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c0 (_2.ptx:1211) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x33b0 (_2.ptx:1205) bra.uni $LDWendi__Z7comparePKviS0_i_186_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c0 (_2.ptx:1211) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x33d8 (_2.ptx:1216) @%p12 bra $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x3400 (_2.ptx:1221) bra.uni $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x3450 (_2.ptx:1233) @%p13 bra $Lt_6_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (_2.ptx:1276) mov.u32 %r67, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x3460 (_2.ptx:1235) @%p14 bra $Lt_6_25090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (_2.ptx:1276) mov.u32 %r67, 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x3470 (_2.ptx:1237) bra.uni $Lt_6_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (_2.ptx:1276) mov.u32 %r67, 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x3490 (_2.ptx:1243) bra.uni $Lt_6_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (_2.ptx:1276) mov.u32 %r67, 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x34f0 (_2.ptx:1258) @!%p15 bra $Lt_6_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_2.ptx:1273) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x3500 (_2.ptx:1261) bra.uni $LDWendi__Z7comparePKviS0_i_186_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_2.ptx:1273) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x3510 (_2.ptx:1264) @!%p16 bra $Lt_6_25858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_2.ptx:1273) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x3520 (_2.ptx:1267) bra.uni $LDWendi__Z7comparePKviS0_i_186_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_2.ptx:1273) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x3548 (_2.ptx:1278) @%p17 bra $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x35b0 (_2.ptx:1296) @%p18 bra $Lt_6_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35b8 (_2.ptx:1299) mul.lo.s32 %r27, %r27, 2;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x35d0 (_2.ptx:1302) @%p19 bra $Lt_6_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35d8 (_2.ptx:1303) ld.shared.s32 %r80, [__cuda_local_var_46034_30_non_const_bs_numElement];
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x35e8 (_2.ptx:1305) @%p20 bra $LBB44__Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (_2.ptx:1316) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17initialize_kernelP4int4iiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: reconvergence points for _Z17initialize_kernelP4int4iiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x36b8 (_2.ptx:1348) @%p1 bra $Lt_7_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3708 (_2.ptx:1361) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17initialize_kernelP4int4iiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17initialize_kernelP4int4iiS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z19getIntYArray_kernelP4int2iiPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: reconvergence points for _Z19getIntYArray_kernelP4int2iiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3798 (_2.ptx:1393) @%p1 bra $Lt_8_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37e8 (_2.ptx:1406) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19getIntYArray_kernelP4int2iiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19getIntYArray_kernelP4int2iiPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z17getXYArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17getXYArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3878 (_2.ptx:1438) @%p1 bra $Lt_9_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38c8 (_2.ptx:1452) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17getXYArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17getXYArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17getZWArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17getZWArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3958 (_2.ptx:1484) @%p1 bra $Lt_10_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39a8 (_2.ptx:1498) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17getZWArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17getZWArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17setXYArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17setXYArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3a38 (_2.ptx:1530) @%p1 bra $Lt_11_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a90 (_2.ptx:1545) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17setXYArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17setXYArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17setZWArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17setZWArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3b20 (_2.ptx:1577) @%p1 bra $Lt_12_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b80 (_2.ptx:1594) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17setZWArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17setZWArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17copyChunks_kernelPviP4int2iPiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: reconvergence points for _Z17copyChunks_kernelPviP4int2iPiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3c10 (_2.ptx:1628) @%p1 bra $Lt_13_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d08 (_2.ptx:1667) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3c70 (_2.ptx:1642) @%p2 bra $Lt_13_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d00 (_2.ptx:1664) st.global.v2.s32 [%rd4+0], {%r19,%r18};
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3cf8 (_2.ptx:1662) @%p3 bra $Lt_13_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d00 (_2.ptx:1664) st.global.v2.s32 [%rd4+0], {%r19,%r18};
GPGPU-Sim PTX: ... end of reconvergence points for _Z17copyChunks_kernelPviP4int2iPiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17copyChunks_kernelPviP4int2iPiS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z23getChunkBoundary_kernelPviP4int4iPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding dominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: reconvergence points for _Z23getChunkBoundary_kernelPviP4int4iPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3d98 (_2.ptx:1701) @%p1 bra $Lt_14_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f60 (_2.ptx:1780) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3db8 (_2.ptx:1705) @%p2 bra $Lt_14_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (_2.ptx:1774) ld.param.u64 %rd10, [__cudaparm__Z23getChunkBoundary_kernelPviP4int4iPi_d_startArray];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3dc8 (_2.ptx:1707) bra.uni $Lt_14_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (_2.ptx:1774) ld.param.u64 %rd10, [__cudaparm__Z23getChunkBoundary_kernelPviP4int4iPi_d_startArray];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e40 (_2.ptx:1726) @%p4 bra $Lt_14_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_2.ptx:1769) mov.s32 %r32, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3e50 (_2.ptx:1728) @%p5 bra $Lt_14_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_2.ptx:1769) mov.s32 %r32, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3e60 (_2.ptx:1730) bra.uni $Lt_14_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_2.ptx:1769) mov.s32 %r32, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3e80 (_2.ptx:1736) bra.uni $Lt_14_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_2.ptx:1769) mov.s32 %r32, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3ee0 (_2.ptx:1751) @!%p6 bra $Lt_14_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (_2.ptx:1766) mov.s32 %r28, %r31;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3ef0 (_2.ptx:1754) bra.uni $LDWendi__Z7comparePKviS0_i_194_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (_2.ptx:1766) mov.s32 %r28, %r31;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3f00 (_2.ptx:1757) @!%p7 bra $Lt_14_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (_2.ptx:1766) mov.s32 %r28, %r31;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3f10 (_2.ptx:1760) bra.uni $LDWendi__Z7comparePKviS0_i_194_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (_2.ptx:1766) mov.s32 %r28, %r31;
GPGPU-Sim PTX: ... end of reconvergence points for _Z23getChunkBoundary_kernelPviP4int4iPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z23getChunkBoundary_kernelPviP4int4iPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z22setBoundaryInt2_kernelPiiiiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z22setBoundaryInt2_kernelPiiiiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3ff0 (_2.ptx:1813) @%p1 bra $Lt_15_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4070 (_2.ptx:1836) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4028 (_2.ptx:1820) @%p2 bra $Lt_15_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4048 (_2.ptx:1829) ld.param.u64 %rd5, [__cudaparm__Z22setBoundaryInt2_kernelPiiiiP4int2_d_boundaryRange];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4038 (_2.ptx:1823) bra.uni $Lt_15_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4048 (_2.ptx:1829) ld.param.u64 %rd5, [__cudaparm__Z22setBoundaryInt2_kernelPiiiiP4int2_d_boundaryRange];
GPGPU-Sim PTX: ... end of reconvergence points for _Z22setBoundaryInt2_kernelPiiiiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22setBoundaryInt2_kernelPiiiiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z20writeBoundary_kerneliiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z20writeBoundary_kerneliiPiS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4100 (_2.ptx:1869) @%p1 bra $Lt_16_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4188 (_2.ptx:1890) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4140 (_2.ptx:1877) @%p2 bra $Lt_16_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4188 (_2.ptx:1890) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20writeBoundary_kerneliiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20writeBoundary_kerneliiPiS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_3.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_agtuOa"
Running: cat _ptx_agtuOa | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_mLqbDP
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_mLqbDP --output-file  /dev/null 2> _ptx_agtuOainfo"
GPGPU-Sim PTX: Kernel '_Z20writeBoundary_kerneliiPiS_S_' : regs=8, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z22setBoundaryInt2_kernelPiiiiP4int2' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z23getChunkBoundary_kernelPviP4int4iPi' : regs=8, lmem=0, smem=0, cmem=76
GPGPU-Sim PTX: Kernel '_Z17copyChunks_kernelPviP4int2iPiS_' : regs=12, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z17setZWArray_kernelP4int4iiP4int2' : regs=8, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17setXYArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17getZWArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17getXYArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z19getIntYArray_kernelP4int2iiPi' : regs=8, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17initialize_kernelP4int4iiS_' : regs=10, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_' : regs=23, lmem=0, smem=4108, cmem=84
GPGPU-Sim PTX: Kernel '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_' : regs=23, lmem=0, smem=4096, cmem=76
GPGPU-Sim PTX: Kernel '_Z13bitonicKernelPviP4int4jii' : regs=18, lmem=0, smem=0, cmem=72
GPGPU-Sim PTX: Kernel '_Z21unitBitonicSortKernelPviP4int4ji' : regs=21, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: Kernel '_Z21partBitonicSortKernelPviP4int4jii' : regs=19, lmem=0, smem=4096, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_agtuOa _ptx2_mLqbDP _ptx_agtuOainfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22setBoundaryInt2_kernelPiiiiP4int2 : hostFun 0x0x405c35, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z23getChunkBoundary_kernelPviP4int4iPi : hostFun 0x0x405b12, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17copyChunks_kernelPviP4int2iPiS_ : hostFun 0x0x4059e3, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17setZWArray_kernelP4int4iiP4int2 : hostFun 0x0x4058a0, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17setXYArray_kernelP4int4iiP4int2 : hostFun 0x0x4057b1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17getZWArray_kernelP4int4iiP4int2 : hostFun 0x0x4056c2, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17getXYArray_kernelP4int4iiP4int2 : hostFun 0x0x4055d3, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19getIntYArray_kernelP4int2iiPi : hostFun 0x0x4054e4, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17initialize_kernelP4int4iiS_ : hostFun 0x0x4053eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_ : hostFun 0x0x4052d1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_ : hostFun 0x0x40515f, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z13bitonicKernelPviP4int4jii : hostFun 0x0x405032, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z21unitBitonicSortKernelPviP4int4ji : hostFun 0x0x404ee5, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z21partBitonicSortKernelPviP4int4jii : hostFun 0x0x404db8, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=MarsScan.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb0ELb1EEvPiPKiS0_iii : hostFun 0x0x402ffb, fat_cubin_handle = 3
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z8buildSumPi" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z8buildSumPi" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16scanRootToLeavesPij" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16scanRootToLeavesPij" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12prescanBlockILb1EEvPiiS0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12prescanBlockILb1EEvPiiS0_" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12prescanBlockILb1EEvPiiS0_" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16clearLastElementILb1EEvPiS0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16clearLastElementILb1EEvPiS0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16clearLastElementILb1EEvPiS0_i" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x20 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x20 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12prescanBlockILb0EEvPiiS0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12prescanBlockILb0EEvPiiS0_" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12prescanBlockILb0EEvPiiS0_" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16clearLastElementILb0EEvPiS0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16clearLastElementILb0EEvPiS0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16clearLastElementILb0EEvPiS0_i" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z8buildSumPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8buildSumPi'...
GPGPU-Sim PTX: reconvergence points for _Z8buildSumPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x41c0 (_3.ptx:85) @%p1 bra $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42d0 (_3.ptx:128) mov.s32 %r21, %r5;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x41e8 (_3.ptx:92) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4298 (_3.ptx:117) mul.lo.u32 %r5, %r5, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x42b8 (_3.ptx:122) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c0 (_3.ptx:123) bra.uni $Lt_0_2050;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x42c0 (_3.ptx:123) bra.uni $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42d0 (_3.ptx:128) mov.s32 %r21, %r5;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8buildSumPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8buildSumPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z16scanRootToLeavesPij'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding dominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding postdominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: reconvergence points for _Z16scanRootToLeavesPij...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4320 (_3.ptx:148) @%p1 bra $Lt_1_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4428 (_3.ptx:192) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4350 (_3.ptx:158) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4410 (_3.ptx:187) mul.lo.s32 %r6, %r6, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4420 (_3.ptx:189) @%p3 bra $Lt_1_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4428 (_3.ptx:192) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16scanRootToLeavesPij
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16scanRootToLeavesPij'.
GPGPU-Sim PTX: instruction assembly for function '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: reconvergence points for _Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z12prescanBlockILb1EEvPiiS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12prescanBlockILb1EEvPiiS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4658 (_3.ptx:291) @%p1 bra $Lt_3_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4770 (_3.ptx:335) mov.u32 %r23, %ntid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4680 (_3.ptx:298) @%p2 bra $Lt_3_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4730 (_3.ptx:323) mul.lo.u32 %r7, %r7, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4750 (_3.ptx:328) @%p3 bra $Lt_3_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4758 (_3.ptx:329) bra.uni $Lt_3_6146;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4758 (_3.ptx:329) bra.uni $Lt_3_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4770 (_3.ptx:335) mov.u32 %r23, %ntid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4788 (_3.ptx:338) @%p4 bra $Lt_3_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4820 (_3.ptx:361) mov.s32 %r34, %r7;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4838 (_3.ptx:364) @%p6 bra $Lt_3_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4938 (_3.ptx:407) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4860 (_3.ptx:373) @%p7 bra $Lt_3_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4920 (_3.ptx:402) mul.lo.s32 %r36, %r36, 2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4930 (_3.ptx:404) @%p8 bra $Lt_3_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4938 (_3.ptx:407) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12prescanBlockILb1EEvPiiS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12prescanBlockILb1EEvPiiS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16clearLastElementILb1EEvPiS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z16clearLastElementILb1EEvPiS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4988 (_3.ptx:427) @%p1 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a08 (_3.ptx:447) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16clearLastElementILb1EEvPiS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16clearLastElementILb1EEvPiS0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: reconvergence points for _Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4cb8 (_3.ptx:562) @%p1 bra $Lt_6_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4cf8 (_3.ptx:573) ld.s32 %r23, [%rd16+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4ce8 (_3.ptx:569) bra.uni $Lt_6_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4cf8 (_3.ptx:573) ld.s32 %r23, [%rd16+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4e10 (_3.ptx:620) @%p1 bra $Lt_7_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e60 (_3.ptx:633) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12prescanBlockILb0EEvPiiS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12prescanBlockILb0EEvPiiS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4e98 (_3.ptx:651) @%p1 bra $Lt_8_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fb0 (_3.ptx:695) mov.u32 %r21, %ntid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4ec0 (_3.ptx:658) @%p2 bra $Lt_8_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f70 (_3.ptx:683) mul.lo.u32 %r5, %r5, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4f90 (_3.ptx:688) @%p3 bra $Lt_8_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f98 (_3.ptx:689) bra.uni $Lt_8_6658;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4f98 (_3.ptx:689) bra.uni $Lt_8_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fb0 (_3.ptx:695) mov.u32 %r21, %ntid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4fc8 (_3.ptx:698) @%p4 bra $Lt_8_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5018 (_3.ptx:711) mov.s32 %r28, %r5;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5030 (_3.ptx:714) @%p5 bra $Lt_8_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5130 (_3.ptx:757) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5058 (_3.ptx:723) @%p6 bra $Lt_8_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5118 (_3.ptx:752) mul.lo.s32 %r30, %r30, 2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5128 (_3.ptx:754) @%p7 bra $Lt_8_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5130 (_3.ptx:757) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12prescanBlockILb0EEvPiiS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12prescanBlockILb0EEvPiiS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16clearLastElementILb0EEvPiS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z16clearLastElementILb0EEvPiS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5160 (_3.ptx:773) @%p1 bra $Lt_9_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x51b8 (_3.ptx:787) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16clearLastElementILb0EEvPiS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16clearLastElementILb0EEvPiS0_i'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_45881_33_non_const_uni" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10uniformAddPiS_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z10uniformAddPiS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x51d8 (_3.ptx:807) @%p1 bra $Lt_10_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5228 (_3.ptx:820) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10uniformAddPiS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10uniformAddPiS_iii'.
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb1ELb0EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5328 (_3.ptx:873) @%p1 bra $Lt_11_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5358 (_3.ptx:881) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5348 (_3.ptx:877) bra.uni $Lt_11_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5358 (_3.ptx:881) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5450 (_3.ptx:915) @%p2 bra $Lt_11_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5558 (_3.ptx:957) mov.u32 %r37, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5470 (_3.ptx:921) @%p3 bra $Lt_11_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5520 (_3.ptx:946) mul.lo.u32 %r21, %r21, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5540 (_3.ptx:951) @%p4 bra $Lt_11_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5548 (_3.ptx:952) bra.uni $Lt_11_10498;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5548 (_3.ptx:952) bra.uni $Lt_11_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5558 (_3.ptx:957) mov.u32 %r37, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5568 (_3.ptx:959) @%p5 bra $Lt_11_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5610 (_3.ptx:984) mov.s32 %r48, %r21;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5628 (_3.ptx:987) @%p7 bra $Lt_11_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5728 (_3.ptx:1030) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5650 (_3.ptx:996) @%p8 bra $Lt_11_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5710 (_3.ptx:1025) mul.lo.s32 %r50, %r50, 2;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5720 (_3.ptx:1027) @%p9 bra $Lt_11_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5728 (_3.ptx:1030) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb1ELb0EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb1ELb1EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5790 (_3.ptx:1063) @%p1 bra $Lt_12_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57c0 (_3.ptx:1071) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x57b0 (_3.ptx:1067) bra.uni $Lt_12_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57c0 (_3.ptx:1071) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5850 (_3.ptx:1090) @!%p2 bra $Lt_12_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5890 (_3.ptx:1101) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5880 (_3.ptx:1097) bra.uni $Lt_12_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5890 (_3.ptx:1101) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x58e0 (_3.ptx:1112) @%p3 bra $Lt_12_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59e8 (_3.ptx:1154) mov.u32 %r38, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5900 (_3.ptx:1118) @%p4 bra $Lt_12_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59b0 (_3.ptx:1143) mul.lo.u32 %r22, %r22, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x59d0 (_3.ptx:1148) @%p5 bra $Lt_12_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59d8 (_3.ptx:1149) bra.uni $Lt_12_11010;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x59d8 (_3.ptx:1149) bra.uni $Lt_12_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59e8 (_3.ptx:1154) mov.u32 %r38, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x59f8 (_3.ptx:1156) @%p6 bra $Lt_12_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5aa0 (_3.ptx:1181) mov.s32 %r49, %r22;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5ab8 (_3.ptx:1184) @%p8 bra $Lt_12_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_3.ptx:1227) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x5ae0 (_3.ptx:1193) @%p9 bra $Lt_12_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ba0 (_3.ptx:1222) mul.lo.s32 %r51, %r51, 2;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5bb0 (_3.ptx:1224) @%p10 bra $Lt_12_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_3.ptx:1227) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5be0 (_3.ptx:1233) @!%p2 bra $Lt_12_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c18 (_3.ptx:1243) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb1ELb1EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb0ELb0EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5c40 (_3.ptx:1265) @%p1 bra $Lt_13_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c70 (_3.ptx:1273) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5c60 (_3.ptx:1269) bra.uni $Lt_13_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c70 (_3.ptx:1273) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5d68 (_3.ptx:1307) @%p2 bra $Lt_13_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e70 (_3.ptx:1349) mov.u32 %r37, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5d88 (_3.ptx:1313) @%p3 bra $Lt_13_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e38 (_3.ptx:1338) mul.lo.u32 %r21, %r21, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5e58 (_3.ptx:1343) @%p4 bra $Lt_13_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e60 (_3.ptx:1344) bra.uni $Lt_13_11010;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5e60 (_3.ptx:1344) bra.uni $Lt_13_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e70 (_3.ptx:1349) mov.u32 %r37, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5e80 (_3.ptx:1351) @%p5 bra $Lt_13_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ed0 (_3.ptx:1364) mov.s32 %r43, %r21;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5ee8 (_3.ptx:1367) @%p6 bra $Lt_13_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fe8 (_3.ptx:1410) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5f10 (_3.ptx:1376) @%p7 bra $Lt_13_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fd0 (_3.ptx:1405) mul.lo.s32 %r45, %r45, 2;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5fe0 (_3.ptx:1407) @%p8 bra $Lt_13_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fe8 (_3.ptx:1410) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb0ELb0EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb0ELb1EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6050 (_3.ptx:1443) @%p1 bra $Lt_14_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6080 (_3.ptx:1451) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6070 (_3.ptx:1447) bra.uni $Lt_14_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6080 (_3.ptx:1451) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6110 (_3.ptx:1470) @!%p2 bra $Lt_14_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6150 (_3.ptx:1481) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6140 (_3.ptx:1477) bra.uni $Lt_14_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6150 (_3.ptx:1481) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x61a0 (_3.ptx:1492) @%p3 bra $Lt_14_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62a8 (_3.ptx:1534) mov.u32 %r38, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x61c0 (_3.ptx:1498) @%p4 bra $Lt_14_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6270 (_3.ptx:1523) mul.lo.u32 %r22, %r22, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6290 (_3.ptx:1528) @%p5 bra $Lt_14_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6298 (_3.ptx:1529) bra.uni $Lt_14_11522;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6298 (_3.ptx:1529) bra.uni $Lt_14_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62a8 (_3.ptx:1534) mov.u32 %r38, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x62b8 (_3.ptx:1536) @%p6 bra $Lt_14_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6308 (_3.ptx:1549) mov.s32 %r44, %r22;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x6320 (_3.ptx:1552) @%p7 bra $Lt_14_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6420 (_3.ptx:1595) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x6348 (_3.ptx:1561) @%p8 bra $Lt_14_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6408 (_3.ptx:1590) mul.lo.s32 %r46, %r46, 2;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x6418 (_3.ptx:1592) @%p9 bra $Lt_14_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6420 (_3.ptx:1595) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x6448 (_3.ptx:1601) @!%p2 bra $Lt_14_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_3.ptx:1611) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb0ELb1EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_2.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_4D38Nv"
Running: cat _ptx_4D38Nv | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_3tIIoc
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_3tIIoc --output-file  /dev/null 2> _ptx_4D38Nvinfo"
GPGPU-Sim PTX: Kernel '_Z7prescanILb0ELb1EEvPiPKiS0_iii' : regs=13, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb0ELb0EEvPiPKiS0_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb1ELb1EEvPiPKiS0_iii' : regs=13, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z10uniformAddPiS_iii' : regs=10, lmem=0, smem=16, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_4D38Nv _ptx2_3tIIoc _ptx_4D38Nvinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb0ELb0EEvPiPKiS0_iii : hostFun 0x0x402fab, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb1ELb1EEvPiPKiS0_iii : hostFun 0x0x402f5b, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb1ELb0EEvPiPKiS0_iii : hostFun 0x0x402f0b, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z10uniformAddPiS_iii : hostFun 0x0x402688, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=main.cu
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
 PCI-E I/O:		509.162000ms

GPGPU-Sim PTX: cudaLaunch for 0x0x408a33 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' to stream 0, gridDim= (2046,1,1) blockDim = (256,1,1) 
kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(30,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 126944 (ipc=253.9) sim_rate=3096 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 12:58:18 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(17,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(18,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(19,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(42,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 527520 (ipc=263.8) sim_rate=12560 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 12:58:19 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(17,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(11,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3123,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3124,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3128,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3129,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3146,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3147,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(36,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3199,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3200,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3200,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3201,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3203,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3204,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3221,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3222,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3226,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3227,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3235,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3236,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3241,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3242,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3244,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3245,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3248,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3249,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3252,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(3253,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3259,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3260,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3261,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3262,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(92,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3285,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3286,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3291,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(3292,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3294,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3295,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3302,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3303,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3319,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3320,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3324,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3325,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3328,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(3329,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3331,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3332,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3346,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3347,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3348,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3349,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3355,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3356,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3364,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3365,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3367,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3367,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3368,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3368,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3370,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3371,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3375,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3376,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3378,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3379,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3382,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3383,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3384,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3385,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(90,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3398,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(3399,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3400,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3401,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3403,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3404,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (3409,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(3410,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3418,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3419,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3433,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3434,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3434,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3435,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3439,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3440,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3447,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3448,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3448,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3449,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3454,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3455,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3492,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3493,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3497,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(3498,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 1041504 (ipc=297.6) sim_rate=24221 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 12:58:20 2016
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(82,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3511,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(3512,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3515,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3516,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3527,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3528,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3528,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3529,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3537,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3538,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3623,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(3624,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(123,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3709,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3710,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (3729,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(3730,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3756,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(3757,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3803,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(3804,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3815,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(3816,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (3909,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(3910,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3943,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(3944,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(138,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1240736 (ipc=310.2) sim_rate=28198 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 12:58:21 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(67,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (4564,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(4565,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4621,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(4622,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (4631,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(4632,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4683,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(4684,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4689,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4690,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(143,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (4828,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(4829,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (4914,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(4915,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4915,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(4916,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(107,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4967,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4967,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(4968,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(4968,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4997,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(4998,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1573824 (ipc=314.8) sim_rate=34973 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 12:58:22 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5010,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5011,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (5044,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(5045,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5057,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5058,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5058,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5059,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(155,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5068,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5069,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5074,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(5075,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5075,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5076,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5077,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5078,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5095,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5096,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5104,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5105,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5113,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(5114,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5116,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(5117,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5130,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5131,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (5138,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(5139,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5157,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5158,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (5166,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(5167,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5172,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5173,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5178,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(5179,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(152,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5201,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5202,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5213,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5214,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (5214,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5214,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5215,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(5215,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5220,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5221,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5230,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5231,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5234,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5235,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (5235,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(5236,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5256,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5257,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5261,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5262,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5272,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5273,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5287,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5288,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5290,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(5291,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5308,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(5309,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5321,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5322,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5341,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5342,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(171,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5384,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5385,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5393,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5394,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5489,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5490,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1876576 (ipc=341.2) sim_rate=40795 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 12:58:23 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5556,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(5557,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(154,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5662,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(5663,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5686,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5687,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5696,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5697,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5709,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5710,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5728,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5729,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5770,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5771,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5836,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5837,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5846,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5847,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5850,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5851,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5972,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(5973,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(196,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6054,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(6055,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6129,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(6130,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6226,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(6227,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(206,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6318,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(6319,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (6348,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(6349,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6400,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(6401,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6405,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(6406,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(211,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6463,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(6464,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6467,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(6468,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6472,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(6473,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (6473,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(6474,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6499,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(6500,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 2217216 (ipc=341.1) sim_rate=47174 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 12:58:24 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6554,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(6555,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6588,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(6589,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6605,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(6606,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(194,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (6627,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(6628,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6629,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(6630,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (6653,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(6654,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6687,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(6688,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (6689,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(6690,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (6732,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(6733,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (6738,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(6739,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6743,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(6744,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (6746,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(6747,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (6750,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(6751,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(216,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6785,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(6786,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6797,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(6798,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (6802,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(6803,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (6807,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(6808,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (6817,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(6818,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (6842,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(6843,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6843,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6844,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (6862,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(6863,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (6863,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(6864,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (6864,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(6865,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (6878,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(6879,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6879,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(6880,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (6917,0), 5 CTAs running
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(227,0,0) tid=(191,0,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(6918,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (6922,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(6923,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (6924,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6925,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (6925,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(6926,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6942,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(6943,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (6952,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(6953,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 2526624 (ipc=360.9) sim_rate=52638 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 12:58:25 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (7017,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (7017,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(7018,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(7018,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (7034,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(7035,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (7055,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(7056,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (7071,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(7072,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(237,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (7155,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(7156,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (7157,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(7158,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (7161,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(7162,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (7229,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(7230,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (7299,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(7300,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (7309,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(7310,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (7319,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(7320,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (7357,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(7358,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (7384,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(7385,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(243,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (7462,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(7463,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (7555,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(7556,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7635,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7636,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (7682,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(7683,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7696,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7697,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(175,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7754,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7755,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7834,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(7835,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7880,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(7881,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7896,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (7896,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(7897,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(7897,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7943,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7944,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(241,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 2889824 (ipc=361.2) sim_rate=58976 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 12:58:26 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8000,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8001,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8014,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(8015,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8077,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8078,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8112,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8113,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8134,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(8135,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8143,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(8144,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(274,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8163,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(8164,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8185,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8186,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8205,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(8206,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (8216,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(8217,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8236,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(8237,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8242,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(8243,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8253,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(8254,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8295,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(8296,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8301,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8301,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(8302,0)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8302,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(283,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8304,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(8305,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8306,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8307,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8331,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8332,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8345,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(8346,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8348,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8349,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8354,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(8355,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8358,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(8359,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8366,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(8367,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (8371,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(8372,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (8410,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(8411,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8441,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(8442,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (8450,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(8451,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8455,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(8456,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(269,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8463,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(8464,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 3176800 (ipc=373.7) sim_rate=63536 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 12:58:27 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8505,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(8506,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (8511,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(8512,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (8518,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(8519,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (8541,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(8542,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8574,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8575,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8601,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(8602,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(292,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8651,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(8652,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8661,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(8662,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (8683,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(8684,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (8687,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (8687,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(8688,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(8688,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8689,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(8690,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8699,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8700,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (8785,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(8786,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (8893,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(8894,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (8907,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(8908,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (8909,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(8910,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(306,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9102,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(9103,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (9111,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(9112,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (9132,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(9133,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9174,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(9175,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(320,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9253,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(9254,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9413,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(9414,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (9415,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (9415,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(9416,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(9416,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (9425,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(9426,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (9449,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(9450,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (9451,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(9452,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 3517088 (ipc=370.2) sim_rate=68962 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 12:58:28 2016
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(304,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (9600,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(9601,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (9654,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(9655,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (9680,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(9681,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (9809,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(9810,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (9838,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(9839,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(329,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (9894,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(9895,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9906,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9907,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (9944,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(9945,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (9968,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(9969,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (9988,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(9989,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (9995,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(9996,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (9999,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(10000,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 3696064 (ipc=369.6) sim_rate=71078 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 12:58:29 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (10012,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(10013,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (10022,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(10023,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (10045,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(10046,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(329,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10141,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(10142,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (10165,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(10166,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10173,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(10174,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10180,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(10181,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (10195,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(10196,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (10201,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(10202,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (10211,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(10212,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (10224,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(10225,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (10242,0), 5 CTAs running
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(347,0,0) tid=(159,0,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(10243,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (10246,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(10247,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10255,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(10256,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (10257,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(10258,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (10270,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(10271,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10331,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(10332,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (10357,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10357,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(10358,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(10358,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (10361,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(10362,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (10371,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(10372,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (10446,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(10447,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10452,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (10452,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(10453,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10453,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(274,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (10491,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(10492,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10506,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(10507,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10526,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10527,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10541,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(10542,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10567,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(10568,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10568,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(10569,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10609,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(10610,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10634,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(10635,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10642,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(10643,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10648,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10649,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(371,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10728,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(10729,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (10744,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(10745,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10797,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10798,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10872,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(10873,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (10924,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(10925,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10936,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(10937,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(333,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10986,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(10987,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 4118336 (ipc=374.4) sim_rate=77704 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 12:58:30 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (11096,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (11096,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(11097,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(11097,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (11178,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(11179,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11218,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(11219,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (11301,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(11302,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11312,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(11313,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(375,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 4256480 (ipc=370.1) sim_rate=78823 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 12:58:31 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (11529,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(11530,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11602,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(11603,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (11608,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(11609,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (11638,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(11639,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(374,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (11652,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(11653,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (11683,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(11684,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11696,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(11697,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (11764,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(11765,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (11790,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (11790,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(11791,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(11791,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (11822,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(11823,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (11860,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(11861,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(347,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (11901,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(11902,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (11921,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(11922,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (11929,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(11930,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (11935,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(11936,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (11952,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(11953,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (11982,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(11983,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (11997,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(11998,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (12006,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(12007,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (12008,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(12009,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (12077,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(12078,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(405,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (12095,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(12096,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (12097,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(12098,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (12133,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (12133,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(12134,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(12134,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (12149,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(12150,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (12206,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(12207,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (12219,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(12220,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (12221,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(12222,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (12245,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(12246,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (12285,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(12286,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(337,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (12315,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(12316,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (12320,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(12321,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (12333,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(12334,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (12391,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(12392,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (12455,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(12456,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 4672672 (ipc=373.8) sim_rate=84957 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 12:58:32 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (12524,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(12525,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(383,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (12532,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(12533,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (12544,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(12545,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (12546,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(12547,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (12556,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (12556,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(12557,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(12557,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (12616,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(12617,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (12641,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(12642,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (12682,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(12683,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (12744,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(12745,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (12763,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(12764,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (12776,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (12776,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(12777,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(12777,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(426,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12869,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(12870,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12922,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(12923,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (12937,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(12938,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (12991,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(12992,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 4853792 (ipc=373.4) sim_rate=86674 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 12:58:33 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13045,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13046,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (13058,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(13059,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(424,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (13081,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(13082,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (13121,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(13122,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13129,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(13130,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13171,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(13172,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13173,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13174,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13185,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13186,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13189,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(13190,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13229,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(13230,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(445,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13431,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(13432,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13435,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(13436,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13460,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(13461,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13513,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(13514,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13621,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(13622,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13636,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(13637,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13639,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(13640,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (13654,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(13655,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(447,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13683,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(13684,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13754,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(13755,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13779,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(13780,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (13824,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(13825,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13831,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13832,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13845,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(13846,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13852,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13853,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(467,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13879,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(13880,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13900,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(13901,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13919,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13920,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (13967,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(13968,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 5222720 (ipc=373.1) sim_rate=91626 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 12:58:34 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14037,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(14038,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (14040,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(14041,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (14041,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(14042,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (14045,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(14046,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (14049,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(14050,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (14064,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(14065,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(474,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (14123,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(14124,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14185,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(14186,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14219,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(14220,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (14238,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(14239,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (14244,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(14245,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14248,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(14249,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (14256,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(14257,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(463,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (14307,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(14308,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14317,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(14318,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (14329,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(14330,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (14337,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(14338,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (14375,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(14376,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (14393,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(14394,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (14395,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(14396,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (14397,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(14398,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (14411,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(14412,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (14421,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(14422,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (14429,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(14430,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (14432,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(14433,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 5436672 (ipc=374.9) sim_rate=93735 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 12:58:35 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(476,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (14536,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(14537,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14584,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(14585,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (14590,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(14591,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (14610,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(14611,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (14678,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(14679,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (14709,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(14710,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (14775,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(14776,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (14815,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(14816,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(471,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (14845,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(14846,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (14857,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(14858,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (14970,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(14971,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14996,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(14997,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (15002,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(15003,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (15003,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(15004,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15030,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(15031,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (15037,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(15038,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (15117,0), 5 CTAs running
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(496,0,0) tid=(191,0,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(15118,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (15159,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(15160,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (15163,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(15164,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (15235,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(15236,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(461,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 5747392 (ipc=370.8) sim_rate=97413 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 12:58:36 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15512,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15513,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (15569,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(15570,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (15571,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(15572,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15572,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15573,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (15595,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(15596,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (15613,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(15614,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (15637,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(15638,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (15657,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(15658,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15667,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(15668,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (15673,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(15674,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (15693,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(15694,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15704,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(15705,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(510,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (15739,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(15740,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (15772,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (15772,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(15773,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(15773,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (15899,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(15900,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (15914,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(15915,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(474,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (15931,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(15932,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (15948,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(15949,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (15976,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(15977,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 5976672 (ipc=373.5) sim_rate=99611 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 12:58:37 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (16008,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(16009,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (16010,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(16011,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (16022,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(16023,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (16040,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(16041,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (16050,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(16051,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (16078,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(16079,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (16092,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(16093,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(548,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16146,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(16147,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (16160,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(16161,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16176,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(16177,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (16184,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(16185,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (16198,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(16199,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16206,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(16207,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (16254,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(16255,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (16260,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(16261,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (16287,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(16288,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (16299,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(16300,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (16340,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(16341,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(481,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (16367,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(16368,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (16380,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(16381,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (16511,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(16512,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (16525,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(16526,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (16527,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(16528,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (16536,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(16537,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (16544,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(16545,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (16582,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(16583,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16597,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(16598,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(548,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (16606,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(16607,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (16666,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(16667,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (16704,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(16705,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (16825,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(16826,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (16835,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(16836,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (16856,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(16857,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (16857,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(16858,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(552,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16912,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(16913,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (16926,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(16927,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (16985,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(16986,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 6344992 (ipc=373.2) sim_rate=104016 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 12:58:38 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (17019,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(17020,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (17035,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(17036,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17057,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17058,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (17136,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(17137,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (17173,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(17174,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (17192,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(17193,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (17201,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(17202,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(550,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (17226,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(17227,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (17271,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(17272,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (17465,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(17466,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(585,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 6505024 (ipc=371.7) sim_rate=104919 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 12:58:39 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (17504,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(17505,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (17515,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(17516,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (17581,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(17582,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (17624,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(17625,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (17656,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(17657,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (17677,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(17678,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (17689,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(17690,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (17699,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(17700,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (17714,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(17715,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (17728,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(17729,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (17736,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(17737,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(504,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (17793,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(17794,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (17857,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(17858,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (17886,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(17887,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (17901,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(17902,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (17903,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (17903,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(17904,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(17904,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (17909,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(17910,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (17949,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(17950,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(576,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (18005,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(18006,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (18025,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(18026,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (18040,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(18041,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (18049,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(18050,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (18065,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(18066,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (18093,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(18094,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (18136,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(18137,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (18160,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(18161,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (18177,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(18178,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(613,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (18215,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(18216,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (18285,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(18286,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (18290,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(18291,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (18292,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(18293,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18308,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(18309,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (18358,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(18359,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (18418,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(18419,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18426,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(18427,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18431,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(18432,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(624,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (18439,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(18440,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18455,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(18456,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (18461,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(18462,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (18497,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(18498,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 6912352 (ipc=373.6) sim_rate=109719 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 12:58:40 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (18529,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(18530,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18531,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(18532,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18554,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(18555,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (18651,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(18652,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18672,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(18673,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(629,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18691,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(18692,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (18697,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(18698,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18729,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(18730,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (18854,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(18855,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18869,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(18870,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (18877,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(18878,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (18907,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(18908,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(627,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 7086432 (ipc=373.0) sim_rate=110725 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 12:58:41 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19008,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(19009,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19031,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(19032,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19057,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(19058,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19127,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(19128,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19264,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(19265,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19276,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(19277,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(631,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (19322,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(19323,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (19340,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(19341,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (19362,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(19363,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (19366,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(19367,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (19376,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(19377,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (19395,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(19396,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (19442,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(19443,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (19496,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(19497,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 7258976 (ipc=372.3) sim_rate=111676 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 12:58:42 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(623,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (19573,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(19574,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (19575,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(19576,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (19577,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(19578,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (19599,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(19600,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (19606,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(19607,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (19612,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(19613,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (19640,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(19641,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (19655,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(19656,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (19681,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(19682,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (19759,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(19760,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (19766,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(19767,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (19770,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(19771,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(656,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (19798,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(19799,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (19834,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (19834,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(19835,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(19835,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (19860,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(19861,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (19885,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(19886,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(616,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (20022,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(20023,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (20048,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(20049,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (20054,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(20055,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (20110,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(20111,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (20136,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(20137,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (20186,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(20187,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20212,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(20213,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (20215,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(20216,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(664,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (20292,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(20293,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (20311,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(20312,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (20313,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(20314,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (20365,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(20366,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (20385,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(20386,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (20389,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(20390,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (20397,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(20398,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (20461,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(20462,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(650,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (20479,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(20480,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (20481,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(20482,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 7663328 (ipc=373.8) sim_rate=116111 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 12:58:43 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (20519,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(20520,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (20537,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(20538,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (20543,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(20544,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (20604,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(20605,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (20608,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(20609,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (20615,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(20616,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (20628,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(20629,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (20660,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(20661,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (20663,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(20664,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (20676,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(20677,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (20702,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(20703,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(675,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (20833,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(20834,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20883,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(20884,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (20905,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(20906,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (20946,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(20947,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (20980,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(20981,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (20993,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(20994,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (20997,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(20998,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 7838688 (ipc=373.3) sim_rate=116995 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 12:58:44 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (21005,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(21006,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(703,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (21085,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(21086,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21096,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(21097,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21135,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(21136,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21183,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(21184,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (21207,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(21208,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(651,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (21312,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(21313,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (21321,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(21322,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21356,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(21357,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (21461,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(21462,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21467,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(21468,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (21484,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(21485,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (21492,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(21493,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21520,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(21521,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21521,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(21522,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (21536,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(21537,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(713,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21562,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(21563,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21579,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(21580,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (21584,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(21585,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21593,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(21594,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21620,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(21621,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21644,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(21645,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(710,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21775,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(21776,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21784,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(21785,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (21806,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(21807,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (21816,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(21817,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (21830,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(21831,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21834,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(21835,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (21846,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(21847,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (21920,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(21921,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21928,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(21929,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(697,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21992,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(21993,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 8231136 (ipc=374.1) sim_rate=121046 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 12:58:45 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (22022,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(22023,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22050,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(22051,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (22076,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(22077,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (22108,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(22109,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (22159,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(22160,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (22167,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(22168,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (22176,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(22177,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (22191,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(22192,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (22215,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(22216,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(747,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (22306,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(22307,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (22322,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(22323,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (22347,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(22348,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (22348,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(22349,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (22420,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(22421,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (22436,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(22437,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (22464,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(22465,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (22473,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(22474,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 8413952 (ipc=374.0) sim_rate=121941 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 12:58:46 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (22508,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(22509,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(736,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (22563,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(22564,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (22578,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(22579,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (22692,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (22692,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(22693,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(22693,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (22733,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(22734,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (22757,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(22758,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(736,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (22805,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(22806,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (22841,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(22842,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (22843,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(22844,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (22876,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(22877,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (22890,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(22891,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (22912,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(22913,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (22987,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(22988,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (22997,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(22998,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (23013,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(23014,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (23051,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(23052,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (23065,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(23066,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(772,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (23210,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(23211,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (23218,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(23219,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (23241,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(23242,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (23260,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(23261,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(768,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (23348,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(23349,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (23393,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(23394,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (23412,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(23413,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (23453,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(23454,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (23469,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(23470,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (23471,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(23472,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (23474,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(23475,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (23477,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(23478,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 8774432 (ipc=373.4) sim_rate=125349 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 12:58:47 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(763,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (23589,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(23590,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (23623,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(23624,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (23633,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(23634,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (23638,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(23639,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (23639,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (23639,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(23640,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(23640,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (23645,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(23646,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (23708,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(23709,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23710,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(23711,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23747,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(23748,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23766,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(23767,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (23785,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(23786,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(792,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (23856,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(23857,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (23866,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(23867,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (23892,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(23893,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (23902,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(23903,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (23903,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(23904,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (23931,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(23932,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23978,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(23979,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23993,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(23994,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 8969024 (ipc=373.7) sim_rate=126324 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 12:58:48 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (24004,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(24005,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(799,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (24087,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(24088,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (24120,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(24121,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (24124,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(24125,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (24154,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(24155,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (24169,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(24170,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (24193,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(24194,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (24231,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(24232,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(779,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (24302,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(24303,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (24371,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(24372,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (24384,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(24385,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (24411,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(24412,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (24482,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(24483,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (24492,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(24493,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (24493,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(24494,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 9166176 (ipc=374.1) sim_rate=127308 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 12:58:49 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(816,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (24568,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(24569,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (24584,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (24584,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(24585,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(24585,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (24593,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(24594,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (24653,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(24654,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (24660,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(24661,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (24668,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(24669,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (24676,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(24677,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (24720,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(24721,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (24789,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(24790,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (24821,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(24822,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(817,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (24985,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(24986,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (25161,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(25162,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (25173,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(25174,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(821,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (25187,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(25188,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (25231,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(25232,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (25245,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(25246,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (25248,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(25249,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (25264,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(25265,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (25284,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(25285,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (25310,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(25311,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (25314,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(25315,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (25350,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(25351,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (25383,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(25384,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(823,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (25413,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(25414,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (25434,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(25435,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (25438,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(25439,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (25443,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(25444,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (25499,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(25500,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 9523008 (ipc=373.5) sim_rate=130452 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 12:58:50 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (25601,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(25602,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (25602,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(25603,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (25608,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(25609,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(783,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (25620,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(25621,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (25644,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(25645,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (25652,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(25653,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (25654,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(25655,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (25691,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(25692,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (25698,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(25699,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (25708,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(25709,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (25737,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(25738,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (25745,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(25746,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (25775,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(25776,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (25778,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(25779,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(835,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (25847,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(25848,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (25852,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(25853,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (25854,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(25855,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (25855,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(25856,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (25903,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(25904,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (25980,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(25981,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (25998,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(25999,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 9717856 (ipc=373.8) sim_rate=131322 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 12:58:51 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (26059,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(26060,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(845,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (26199,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(26200,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (26284,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(26285,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (26292,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(26293,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (26321,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(26322,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (26323,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(26324,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (26331,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(26332,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (26332,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(26333,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (26336,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(26337,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (26347,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(26348,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(832,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (26406,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(26407,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (26461,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(26462,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (26477,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(26478,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (26542,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(26543,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (26566,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(26567,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (26583,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(26584,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (26616,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(26617,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (26622,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(26623,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (26627,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(26628,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(875,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (26636,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(26637,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (26793,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(26794,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (26837,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(26838,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (26875,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(26876,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (26883,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(26884,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(885,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (26997,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(26998,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 10074912 (ipc=373.1) sim_rate=134332 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 12:58:52 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (27027,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(27028,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (27029,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(27030,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (27043,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(27044,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (27072,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(27073,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (27153,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(27154,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (27167,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(27168,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (27169,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(27170,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(903,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (27220,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(27221,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (27225,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(27226,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (27244,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(27245,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (27348,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(27349,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (27366,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(27367,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (27390,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(27391,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (27393,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(27394,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (27414,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(27415,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(902,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (27438,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(27439,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (27445,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(27446,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (27453,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(27454,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (27492,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(27493,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 10265984 (ipc=373.3) sim_rate=135078 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 12:58:53 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (27502,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(27503,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (27513,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(27514,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (27524,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(27525,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (27591,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(27592,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (27617,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(27618,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (27633,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(27634,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(909,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (27668,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(27669,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (27678,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(27679,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (27690,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(27691,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (27726,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(27727,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (27748,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(27749,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (27772,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(27773,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (27775,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(27776,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (27795,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(27796,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (27808,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(27809,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(904,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (27929,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(27930,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (27969,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(27970,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (27988,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(27989,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (28032,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(28033,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (28056,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(28057,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (28078,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(28079,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (28116,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(28117,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(920,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (28150,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(28151,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (28158,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(28159,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (28164,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(28165,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (28173,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(28174,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (28176,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(28177,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (28185,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(28186,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (28211,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(28212,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (28213,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(28214,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (28250,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(28251,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (28260,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(28261,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (28330,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(28331,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (28382,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(28383,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(923,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (28468,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(28469,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 10643168 (ipc=373.4) sim_rate=138222 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 12:58:54 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (28559,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(28560,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (28578,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(28579,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (28585,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(28586,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (28663,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(28664,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (28672,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(28673,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (28675,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(28676,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(952,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (28788,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(28789,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (28793,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(28794,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (28895,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(28896,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (28905,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(28906,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (28936,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(28937,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (28957,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(28958,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (28965,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(28966,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(945,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 10822592 (ipc=373.2) sim_rate=138751 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 12:58:55 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (29049,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(29050,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (29055,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(29056,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (29066,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(29067,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (29082,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(29083,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (29085,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(29086,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (29116,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(29117,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(939,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (29232,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(29233,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (29258,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(29259,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (29311,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(29312,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (29316,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(29317,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (29330,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(29331,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (29338,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(29339,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (29350,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(29351,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (29370,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(29371,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (29472,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(29473,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(925,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (29511,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(29512,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (29525,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(29526,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (29528,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(29529,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (29532,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(29533,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (29537,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(29538,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (29549,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(29550,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (29565,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(29566,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (29575,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(29576,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (29597,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (29597,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(29598,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(29598,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (29665,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(29666,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(990,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (29753,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(29754,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (29761,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(29762,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (29775,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (29775,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(29776,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(29776,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (29785,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(29786,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (29817,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(29818,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (29863,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(29864,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(977,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (29936,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(29937,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (29947,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(29948,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (29971,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(29972,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 11228736 (ipc=374.3) sim_rate=142135 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 12:58:56 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (30050,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(30051,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (30051,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(30052,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (30107,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(30108,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (30139,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(30140,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (30148,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(30149,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(991,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (30166,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(30167,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (30168,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(30169,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (30178,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(30179,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (30186,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(30187,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (30203,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(30204,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (30332,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(30333,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (30341,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(30342,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (30346,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(30347,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (30349,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(30350,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (30413,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(30414,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(1013,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 11406656 (ipc=374.0) sim_rate=142583 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 12:58:57 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (30504,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(30505,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (30547,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(30548,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (30617,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(30618,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (30630,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(30631,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (30632,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(30633,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (30702,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(30703,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(1015,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (30755,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(30756,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (30782,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(30783,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (30796,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(30797,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (30797,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(30798,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (30838,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(30839,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (30860,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(30861,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (30862,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(30863,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (30911,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(30912,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (30956,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(30957,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(1023,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (30986,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(30987,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (30998,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(30999,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (31026,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(31027,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (31054,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(31055,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (31106,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(31107,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (31116,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(31117,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (31199,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(31200,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (31216,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(31217,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (31246,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(31247,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(973,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (31268,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(31269,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (31278,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(31279,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (31288,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(31289,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (31315,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(31316,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (31342,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(31343,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (31369,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(31370,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (31381,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(31382,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (31383,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(31384,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (31427,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(31428,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 11769184 (ipc=373.6) sim_rate=145298 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 12:58:58 2016
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(1024,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (31571,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(31572,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (31581,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(31582,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (31651,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(31652,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (31654,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(31655,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (31728,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(31729,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(998,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (31744,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(31745,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (31794,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(31795,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (31806,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(31807,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (31814,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(31815,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (31835,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(31836,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (31906,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(31907,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (31914,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(31915,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (31921,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(31922,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (31923,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(31924,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (31943,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(31944,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(1036,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (31977,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(31978,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (31980,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(31981,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (31986,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(31987,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 11978112 (ipc=374.3) sim_rate=146074 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 12:58:59 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (32019,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(32020,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (32046,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(32047,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (32093,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(32094,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (32117,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(32118,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (32166,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(32167,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (32170,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(32171,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (32178,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(32179,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (32180,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(32181,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (32181,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(32182,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (32183,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(32184,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(1062,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32205,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(32206,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (32313,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(32314,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32318,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(32319,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (32338,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(32339,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (32346,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(32347,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (32369,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(32370,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (32410,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(32411,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(1067,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (32501,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(32502,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (32523,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(32524,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (32569,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(32570,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (32581,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(32582,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (32663,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(32664,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (32720,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(32721,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(997,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (32737,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(32738,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (32771,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(32772,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (32801,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(32802,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (32924,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(32925,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (32946,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(32947,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (32952,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(32953,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (32956,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(32957,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (32982,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(32983,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 12339840 (ipc=373.9) sim_rate=148672 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 12:59:00 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (33002,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(33003,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(1076,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (33034,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(33035,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (33055,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(33056,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (33066,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(33067,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (33068,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(33069,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (33091,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(33092,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (33125,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(33126,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (33231,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(33232,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (33297,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(33298,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(1103,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (33310,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(33311,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (33383,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(33384,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (33385,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(33386,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (33396,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(33397,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (33423,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(33424,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (33471,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(33472,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 12526656 (ipc=373.9) sim_rate=149126 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 12:59:01 2016
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(1106,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (33541,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(33542,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (33545,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(33546,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (33547,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(33548,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (33611,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(33612,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (33630,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(33631,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (33645,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(33646,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (33651,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(33652,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (33723,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(33724,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(1107,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (33737,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(33738,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (33792,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(33793,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (33819,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(33820,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (33830,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(33831,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (33850,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(33851,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (33870,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(33871,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (33898,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(33899,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (33914,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(33915,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (33938,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(33939,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (33942,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (33942,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(33943,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(33943,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(1113,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (33996,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(33997,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (34019,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(34020,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (34064,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(34065,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (34159,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(34160,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (34169,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(34170,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (34170,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(34171,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (34210,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(34211,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(1084,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (34232,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(34233,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (34239,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(34240,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (34275,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(34276,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (34337,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(34338,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (34341,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(34342,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (34354,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(34355,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (34383,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(34384,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (34426,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(34427,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (34456,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(34457,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(1121,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 12920160 (ipc=374.5) sim_rate=152001 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 12:59:02 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (34501,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(34502,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (34507,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(34508,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (34539,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(34540,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (34576,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(34577,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (34580,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(34581,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (34586,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(34587,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (34624,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(34625,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (34729,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(34730,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (34731,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(34732,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (34776,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(34777,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(1151,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (34890,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(34891,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (34900,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(34901,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (34913,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(34914,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (34922,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(34923,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (34924,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(34925,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (34968,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(34969,0)
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 13080544 (ipc=373.7) sim_rate=152099 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 12:59:03 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (35023,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(35024,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (35076,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(35077,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(1149,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (35140,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(35141,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (35156,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(35157,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (35184,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(35185,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (35193,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(35194,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (35205,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(35206,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (35277,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(35278,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (35317,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(35318,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(1149,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (35411,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(35412,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (35451,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(35452,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (35473,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(35474,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (35488,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(35489,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (35557,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(35558,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(1166,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (35641,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(35642,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (35703,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(35704,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (35709,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(35710,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (35713,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(35714,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (35742,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(35743,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (35755,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(35756,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (35757,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(35758,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (35784,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(35785,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (35800,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(35801,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (35807,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(35808,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(1160,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (35870,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(35871,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (35926,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(35927,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (35956,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(35957,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 13467264 (ipc=374.1) sim_rate=154796 (inst/sec) elapsed = 0:0:01:27 / Tue Mar 22 12:59:04 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (36000,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(36001,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (36048,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(36049,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (36062,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(36063,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (36075,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(36076,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(1193,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (36082,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(36083,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (36084,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(36085,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (36091,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (36091,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(36092,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(36093,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (36115,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(36116,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (36150,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(36151,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (36177,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(36178,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (36245,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(36246,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (36249,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(36250,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (36272,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(36273,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (36298,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(36299,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (36302,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(36303,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(1165,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (36462,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(36463,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (36479,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(36480,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (36497,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(36498,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 13660032 (ipc=374.2) sim_rate=155227 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 12:59:05 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (36525,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(36526,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (36552,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(36553,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(1187,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (36584,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(36585,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (36636,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(36637,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (36663,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (36663,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(36664,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(36664,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (36673,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(36674,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (36687,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(36688,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (36702,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(36703,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (36706,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(36707,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (36724,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(36725,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (36783,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(36784,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (36847,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(36848,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(1156,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (36883,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(36884,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (36908,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(36909,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (36944,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(36945,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (36958,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(36959,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (36977,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(36978,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (37027,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(37028,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (37043,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(37044,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (37046,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(37047,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (37135,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(37136,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(1162,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (37182,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(37183,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (37187,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(37188,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (37219,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(37220,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (37301,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(37302,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (37320,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(37321,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(1224,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (37396,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(37397,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (37401,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(37402,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (37453,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(37454,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (37454,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(37455,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (37458,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(37459,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (37461,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(37462,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 14011712 (ipc=373.6) sim_rate=157434 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 12:59:06 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (37539,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(37540,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (37566,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(37567,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (37598,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(37599,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (37621,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(37622,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (37637,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(37638,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(1246,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (37737,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(37738,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (37740,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(37741,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (37794,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(37795,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (37796,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(37797,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (37827,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(37828,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (37835,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(37836,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (37844,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(37845,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(1236,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (37883,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(37884,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (37885,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(37886,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (37953,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(37954,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 14211904 (ipc=374.0) sim_rate=157910 (inst/sec) elapsed = 0:0:01:30 / Tue Mar 22 12:59:07 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (38000,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(38001,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (38045,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(38046,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (38060,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(38061,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (38081,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(38082,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (38100,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(38101,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(1242,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (38157,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(38158,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (38203,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(38204,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (38264,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(38265,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (38272,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(38273,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (38273,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(38274,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (38274,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(38275,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (38323,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(38324,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (38324,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(38325,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (38336,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(38337,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (38351,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(38352,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(1263,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (38371,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(38372,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (38389,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(38390,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (38411,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(38412,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (38417,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(38418,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (38469,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(38470,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (38528,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(38529,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (38546,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(38547,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (38547,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(38548,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (38572,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(38573,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (38595,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (38595,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(38596,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(38596,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (38610,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(38611,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (38619,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(38620,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(1274,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (38726,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(38727,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (38743,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(38744,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(1267,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (38942,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(38943,0)
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 14593824 (ipc=374.2) sim_rate=160371 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 12:59:08 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (39006,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(39007,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (39036,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(39037,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (39064,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(39065,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (39103,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(39104,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (39107,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(39108,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (39116,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(39117,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(1235,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (39156,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(39157,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (39168,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(39169,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (39211,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(39212,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (39262,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(39263,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (39265,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(39266,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (39313,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(39314,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (39379,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(39380,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (39433,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (39433,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(39434,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(39434,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(1286,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (39455,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(39456,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (39499,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(39500,0)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 14760608 (ipc=373.7) sim_rate=160441 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 12:59:09 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (39507,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(39508,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (39515,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(39516,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (39570,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(39571,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (39600,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (39600,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(39601,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(39601,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (39606,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(39607,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (39607,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(39608,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (39611,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(39612,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(1289,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (39720,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(39721,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (39724,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(39725,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (39732,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(39733,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (39754,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(39755,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (39798,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(39799,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (39821,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(39822,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (39875,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(39876,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (39932,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(39933,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(1281,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (39951,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(39952,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 14953408 (ipc=373.8) sim_rate=160789 (inst/sec) elapsed = 0:0:01:33 / Tue Mar 22 12:59:10 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (40000,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(40001,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (40035,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(40036,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (40165,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(40166,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (40187,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(40188,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (40198,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(40199,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(1268,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (40268,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(40269,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (40339,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(40340,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (40351,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(40352,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (40355,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(40356,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (40357,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(40358,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (40372,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(40373,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (40377,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(40378,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (40406,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(40407,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (40414,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(40415,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (40429,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(40430,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(1280,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (40531,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(40532,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (40533,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(40534,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (40586,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(40587,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (40641,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(40642,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (40683,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(40684,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(1272,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (40705,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(40706,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (40713,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (40713,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(40714,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(40714,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (40717,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(40718,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (40719,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (40719,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(40720,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(40720,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (40745,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(40746,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (40757,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(40758,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (40769,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(40770,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (40868,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(40869,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (40875,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(40876,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (40891,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(40892,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(1269,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (40929,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(40930,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (40958,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(40959,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (40961,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(40962,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (40997,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(40998,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 15344224 (ipc=374.2) sim_rate=163236 (inst/sec) elapsed = 0:0:01:34 / Tue Mar 22 12:59:11 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (41059,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(41060,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (41123,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(41124,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (41159,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(41160,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (41163,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(41164,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(1342,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (41174,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(41175,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (41179,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(41180,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (41191,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(41192,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (41199,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(41200,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (41227,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(41228,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (41242,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(41243,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (41297,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(41298,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (41430,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(41431,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(1355,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (41465,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(41466,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 15525344 (ipc=374.1) sim_rate=163424 (inst/sec) elapsed = 0:0:01:35 / Tue Mar 22 12:59:12 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (41521,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(41522,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (41551,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(41552,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (41598,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (41598,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(41599,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(41599,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (41612,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(41613,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (41614,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(41615,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (41624,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(41625,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (41634,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(41635,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (41664,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(41665,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (41697,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(41698,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (41700,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(41701,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(1308,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (41733,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(41734,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (41852,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(41853,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (41901,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(41902,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (41911,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(41912,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (41930,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(41931,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(1359,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (42000,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(42001,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (42012,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(42013,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (42040,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(42041,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (42044,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (42044,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(42045,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(42045,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (42069,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(42070,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (42137,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(42138,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(1335,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (42280,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(42281,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (42308,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(42309,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (42336,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(42337,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (42345,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(42346,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (42350,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(42351,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (42401,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(42402,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (42416,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (42416,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(42417,0)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(42417,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (42418,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(42419,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (42420,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(42421,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(1369,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 15888928 (ipc=373.9) sim_rate=165509 (inst/sec) elapsed = 0:0:01:36 / Tue Mar 22 12:59:13 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (42534,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(42535,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (42586,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(42587,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (42632,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(42633,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (42691,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(42692,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (42703,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(42704,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (42714,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(42715,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (42725,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(42726,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (42731,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(42732,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(1401,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (42755,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(42756,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (42781,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(42782,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (42796,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(42797,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (42829,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(42830,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (42832,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(42833,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (42839,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(42840,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (42843,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(42844,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (42870,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(42871,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (42926,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(42927,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(1392,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (42962,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(42963,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 16095744 (ipc=374.3) sim_rate=165935 (inst/sec) elapsed = 0:0:01:37 / Tue Mar 22 12:59:14 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (43028,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(43029,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (43054,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(43055,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (43064,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(43065,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (43082,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(43083,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (43154,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(43155,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (43185,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(43186,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(1427,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (43256,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(43257,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (43341,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(43342,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (43386,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(43387,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (43398,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(43399,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (43404,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (43404,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(43405,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(43405,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (43406,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(43407,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (43416,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(43417,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (43436,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(43437,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (43460,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(43461,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (43464,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(43465,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(1429,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (43492,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(43493,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (43574,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(43575,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (43617,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(43618,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (43641,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(43642,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (43648,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(43649,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (43710,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(43711,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(1444,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (43737,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(43738,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (43742,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(43743,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (43743,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(43744,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (43782,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(43783,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (43806,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(43807,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (43857,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(43858,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (43928,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(43929,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (43932,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(43933,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (43972,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(43973,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(1443,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 16471136 (ipc=374.3) sim_rate=168072 (inst/sec) elapsed = 0:0:01:38 / Tue Mar 22 12:59:15 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (44043,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(44044,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (44081,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(44082,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (44113,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(44114,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (44139,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(44140,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (44169,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(44170,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (44177,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(44178,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (44185,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(44186,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (44202,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(44203,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (44206,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(44207,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(1433,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (44216,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(44217,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (44267,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(44268,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (44285,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(44286,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (44314,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(44315,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (44326,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(44327,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (44332,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(44333,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (44386,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(44387,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (44392,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(44393,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(1445,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 16667744 (ipc=374.6) sim_rate=168361 (inst/sec) elapsed = 0:0:01:39 / Tue Mar 22 12:59:16 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (44521,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (44521,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(44522,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(44522,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (44554,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(44555,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (44559,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(44560,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (44574,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(44575,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (44643,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(44644,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (44690,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(44691,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (44713,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(44714,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(1422,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (44761,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(44762,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (44873,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(44874,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (44907,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(44908,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (45032,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(45033,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(1431,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (45076,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(45077,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (45105,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(45106,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (45161,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(45162,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (45170,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(45171,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (45187,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(45188,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (45204,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(45205,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (45224,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(45225,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (45238,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(45239,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (45243,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(45244,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (45257,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(45258,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (45259,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(45260,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (45298,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(45299,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(1431,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (45307,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(45308,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (45314,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(45315,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (45325,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(45326,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (45337,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(45338,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (45366,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(45367,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (45368,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(45369,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (45378,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(45379,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (45449,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(45450,0)
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 17032608 (ipc=374.3) sim_rate=170326 (inst/sec) elapsed = 0:0:01:40 / Tue Mar 22 12:59:17 2016
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(1486,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (45508,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(45509,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (45532,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(45533,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (45598,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(45599,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (45611,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(45612,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (45648,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(45649,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (45702,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(45703,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (45712,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(45713,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(1496,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (45762,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(45763,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (45818,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(45819,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (45828,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(45829,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (45848,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(45849,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (45876,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(45877,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (45882,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(45883,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (45915,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(45916,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (45926,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (45926,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(45927,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(45927,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (45950,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(45951,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 17226464 (ipc=374.5) sim_rate=170559 (inst/sec) elapsed = 0:0:01:41 / Tue Mar 22 12:59:18 2016
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(1508,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (46016,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(46017,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (46021,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(46022,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (46023,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(46024,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (46123,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(46124,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (46160,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(46161,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (46167,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(46168,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (46177,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(46178,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (46214,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(46215,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (46222,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(46223,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (46234,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(46235,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(1517,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (46278,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(46279,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (46328,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(46329,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (46376,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(46377,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (46380,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(46381,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (46442,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(46443,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (46461,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(46462,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (46481,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(46482,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (46484,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(46485,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(1462,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (46562,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(46563,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (46574,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(46575,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (46636,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(46637,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (46660,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(46661,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (46664,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(46665,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(1524,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (46915,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(46916,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (46922,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(46923,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (46952,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(46953,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (46972,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(46973,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (46982,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(46983,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (46993,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(46994,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 17579456 (ipc=374.0) sim_rate=172347 (inst/sec) elapsed = 0:0:01:42 / Tue Mar 22 12:59:19 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (47020,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(47021,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (47022,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(47023,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (47066,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(47067,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(1540,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (47090,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(47091,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (47091,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(47092,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (47164,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(47165,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (47216,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(47217,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (47219,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(47220,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (47220,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(47221,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (47230,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(47231,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (47260,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(47261,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (47261,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(47262,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (47269,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(47270,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (47312,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(47313,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(1523,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (47360,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(47361,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (47374,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(47375,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (47398,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(47399,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (47433,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(47434,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (47441,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(47442,0)
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 17774720 (ipc=374.2) sim_rate=172570 (inst/sec) elapsed = 0:0:01:43 / Tue Mar 22 12:59:20 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (47525,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(47526,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(1539,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (47590,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(47591,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (47618,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(47619,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (47634,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(47635,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (47672,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(47673,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (47680,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(47681,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (47692,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(47693,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (47721,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(47722,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (47723,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(47724,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (47734,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(47735,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (47790,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(47791,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(1577,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (47835,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(47836,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (47854,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(47855,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (47856,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(47857,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (47891,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(47892,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (47938,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(47939,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (47970,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(47971,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (47994,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(47995,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (48017,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(48018,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (48019,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(48020,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (48033,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(48034,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(1575,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (48106,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(48107,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (48141,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(48142,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (48144,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(48145,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (48201,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(48202,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (48204,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(48205,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (48246,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(48247,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (48248,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(48249,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (48255,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(48256,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(1548,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (48297,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(48298,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (48299,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(48300,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (48328,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(48329,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (48330,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(48331,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (48386,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(48387,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (48464,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(48465,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (48484,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(48485,0)
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 18162144 (ipc=374.5) sim_rate=174636 (inst/sec) elapsed = 0:0:01:44 / Tue Mar 22 12:59:21 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (48533,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(48534,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (48560,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(48561,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(1600,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (48676,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(48677,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (48694,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(48695,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (48736,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(48737,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (48765,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(48766,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (48822,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(48823,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(1524,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (48901,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(48902,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (48908,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(48909,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (48950,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(48951,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (48967,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(48968,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 18335136 (ipc=374.2) sim_rate=174620 (inst/sec) elapsed = 0:0:01:45 / Tue Mar 22 12:59:22 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (49032,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (49032,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(49033,0)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(49033,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (49042,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(49043,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (49044,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(49045,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (49045,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(49046,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (49050,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(49051,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (49084,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(49085,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (49098,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(49099,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(1609,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (49164,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(49165,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (49166,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(49167,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (49167,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(49168,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (49191,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(49192,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (49265,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(49266,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (49278,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(49279,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(1607,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (49432,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(49433,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (49444,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(49445,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (49448,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(49449,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (49541,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(49542,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (49581,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(49582,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (49592,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(49593,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(1622,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (49628,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(49629,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (49640,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(49641,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (49654,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(49655,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (49681,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(49682,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (49686,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(49687,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (49705,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(49706,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (49709,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(49710,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (49722,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(49723,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (49803,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(49804,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (49805,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(49806,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(1608,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (49854,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(49855,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (49876,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(49877,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (49882,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(49883,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (49893,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(49894,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (49946,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(49947,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (49984,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(49985,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (49997,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(49998,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 18731072 (ipc=374.6) sim_rate=176708 (inst/sec) elapsed = 0:0:01:46 / Tue Mar 22 12:59:23 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (50043,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(50044,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (50046,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(50047,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(1600,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (50090,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(50091,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (50102,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(50103,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (50116,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(50117,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (50136,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(50137,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (50144,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(50145,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (50196,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(50197,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (50241,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(50242,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (50243,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(50244,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (50257,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(50258,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (50304,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(50305,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(1637,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (50438,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(50439,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (50462,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(50463,0)
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 18915392 (ipc=374.6) sim_rate=176779 (inst/sec) elapsed = 0:0:01:47 / Tue Mar 22 12:59:24 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (50506,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(50507,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (50524,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(50525,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(1668,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (50608,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(50609,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (50611,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(50612,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (50684,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(50685,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (50685,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(50686,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (50690,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(50691,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (50713,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(50714,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (50767,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(50768,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (50822,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(50823,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (50823,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(50824,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (50861,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(50862,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(1650,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (50917,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(50918,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (50934,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(50935,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (50977,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(50978,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (50988,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(50989,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (50996,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(50997,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (51035,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(51036,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (51124,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(51125,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (51128,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(51129,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(1640,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (51188,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (51188,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(51189,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(51189,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (51198,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(51199,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (51272,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(51273,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (51273,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(51274,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (51280,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(51281,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (51288,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(51289,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (51300,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(51301,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (51360,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(51361,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (51400,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(51401,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(1632,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (51442,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(51443,0)
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 19271296 (ipc=374.2) sim_rate=178437 (inst/sec) elapsed = 0:0:01:48 / Tue Mar 22 12:59:25 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (51531,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(51532,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (51614,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(51615,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(1677,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (51651,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(51652,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (51657,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(51658,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (51687,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(51688,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (51697,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(51698,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (51719,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(51720,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (51721,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(51722,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (51758,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(51759,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (51770,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (51770,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(51771,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(51771,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (51780,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(51781,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (51784,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(51785,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (51816,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(51817,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (51860,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(51861,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(1693,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (51863,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(51864,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (51893,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(51894,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (51963,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(51964,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (51972,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(51973,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (51976,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(51977,0)
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 19489376 (ipc=374.8) sim_rate=178801 (inst/sec) elapsed = 0:0:01:49 / Tue Mar 22 12:59:26 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (52017,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(52018,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (52023,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(52024,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (52057,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(52058,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(1703,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (52145,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(52146,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (52149,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(52150,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (52163,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(52164,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (52205,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(52206,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (52239,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(52240,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (52259,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(52260,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (52272,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(52273,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (52299,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(52300,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (52301,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(52302,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (52351,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(52352,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (52380,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(52381,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(1715,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (52394,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(52395,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (52435,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(52436,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (52458,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(52459,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (52553,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(52554,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (52572,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(52573,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(1712,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (52699,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(52700,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (52741,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(52742,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (52747,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(52748,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (52753,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(52754,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (52823,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(52824,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (52853,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(52854,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (52901,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(52902,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(1735,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 19830624 (ipc=374.2) sim_rate=180278 (inst/sec) elapsed = 0:0:01:50 / Tue Mar 22 12:59:27 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (53047,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(53048,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (53049,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(53050,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (53067,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(53068,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (53073,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(53074,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (53079,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(53080,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (53127,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(53128,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (53133,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(53134,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (53141,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(53142,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (53192,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(53193,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (53193,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(53194,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(1737,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (53243,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(53244,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (53286,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(53287,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (53288,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(53289,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (53324,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(53325,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (53386,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(53387,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (53398,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(53399,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (53412,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(53413,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (53435,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(53436,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(1734,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (53479,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(53480,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (53480,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(53481,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (53484,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(53485,0)
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 20026336 (ipc=374.3) sim_rate=180417 (inst/sec) elapsed = 0:0:01:51 / Tue Mar 22 12:59:28 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (53546,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(53547,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (53556,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(53557,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (53587,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(53588,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (53602,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(53603,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(1738,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (53696,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(53697,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (53746,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(53747,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (53763,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(53764,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (53771,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(53772,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (53796,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(53797,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (53822,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(53823,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (53845,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(53846,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (53863,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(53864,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (53867,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(53868,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (53869,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(53870,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (53900,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(53901,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (53913,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(53914,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(1773,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (53929,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(53930,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (54020,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(54021,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (54063,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(54064,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (54097,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(54098,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (54116,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(54117,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (54136,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(54137,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(1781,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (54255,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(54256,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (54275,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(54276,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (54277,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(54278,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (54290,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(54291,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (54303,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(54304,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (54320,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(54321,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (54337,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(54338,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (54339,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(54340,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (54363,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(54364,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(1790,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (54452,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(54453,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (54481,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(54482,0)
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 20403872 (ipc=374.4) sim_rate=182177 (inst/sec) elapsed = 0:0:01:52 / Tue Mar 22 12:59:29 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (54508,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(54509,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (54537,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(54538,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (54654,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(54655,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (54668,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(54669,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (54678,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(54679,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (54679,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(54680,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (54692,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(54693,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(1802,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (54734,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(54735,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (54789,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(54790,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (54849,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(54850,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (54887,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(54888,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (54904,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(54905,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (54916,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(54917,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (54928,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(54929,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(1791,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (54999,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(55000,0)
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 20582688 (ipc=374.2) sim_rate=182147 (inst/sec) elapsed = 0:0:01:53 / Tue Mar 22 12:59:30 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (55029,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(55030,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (55043,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(55044,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (55059,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(55060,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (55102,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(55103,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (55108,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(55109,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (55155,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(55156,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (55178,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(55179,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (55182,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(55183,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(1820,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (55253,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(55254,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (55282,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(55283,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (55290,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(55291,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (55332,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(55333,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (55367,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(55368,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (55405,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(55406,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (55437,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(55438,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (55451,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(55452,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(1807,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (55479,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(55480,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (55504,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(55505,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (55521,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(55522,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (55551,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(55552,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (55574,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(55575,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (55643,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(55644,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (55689,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(55690,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (55690,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(55691,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(1801,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (55745,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(55746,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (55761,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(55762,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (55776,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(55777,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (55786,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(55787,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (55849,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(55850,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (55856,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(55857,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (55864,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(55865,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (55884,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(55885,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (55896,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(55897,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(1822,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (55934,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(55935,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (55944,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(55945,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (55951,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(55952,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (55953,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(55954,0)
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 20989888 (ipc=374.8) sim_rate=184121 (inst/sec) elapsed = 0:0:01:54 / Tue Mar 22 12:59:31 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (56029,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(56030,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (56072,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(56073,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (56079,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(56080,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (56083,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(56084,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (56132,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(56133,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(1774,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (56199,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(56200,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (56241,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(56242,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (56324,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(56325,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (56339,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(56340,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (56436,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(56437,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (56442,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(56443,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (56453,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(56454,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (56471,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(56472,0)
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 21145280 (ipc=374.3) sim_rate=183872 (inst/sec) elapsed = 0:0:01:55 / Tue Mar 22 12:59:32 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (56509,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(56510,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(1842,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (56588,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(56589,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (56655,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(56656,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (56662,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(56663,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (56694,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(56695,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (56711,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(56712,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (56748,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(56749,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (56767,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(56768,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(1870,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (56816,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(56817,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (56869,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(56870,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (56892,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(56893,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (56902,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(56903,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (56911,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(56912,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (56976,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(56977,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (56985,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(56986,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (57000,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(57001,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (57002,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(57003,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(1865,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (57067,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(57068,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (57097,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(57098,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (57099,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(57100,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (57131,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(57132,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (57189,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(57190,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (57202,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(57203,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (57229,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(57230,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (57242,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(57243,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (57247,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(57248,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(1873,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (57319,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(57320,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (57353,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(57354,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (57390,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(57391,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (57396,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(57397,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (57441,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(57442,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (57444,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(57445,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (57453,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(57454,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(1886,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (57495,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(57496,0)
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 21546432 (ipc=374.7) sim_rate=185745 (inst/sec) elapsed = 0:0:01:56 / Tue Mar 22 12:59:33 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (57543,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(57544,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (57547,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(57548,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (57549,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(57550,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (57555,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(57556,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (57595,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(57596,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (57614,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(57615,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (57628,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(57629,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (57658,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(57659,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(1814,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (57733,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(57734,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (57760,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(57761,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (57789,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(57790,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (57809,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(57810,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (57888,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(57889,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (57921,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(57922,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(1891,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (57995,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(57996,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (57999,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(58000,0)
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 21738752 (ipc=374.8) sim_rate=185801 (inst/sec) elapsed = 0:0:01:57 / Tue Mar 22 12:59:34 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (58073,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(58074,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (58117,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(58118,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (58122,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(58123,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (58134,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(58135,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (58171,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(58172,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (58173,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(58174,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (58210,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(58211,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(1908,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (58318,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(58319,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (58381,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(58382,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (58442,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(58443,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (58448,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(58449,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (58449,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(58450,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (58491,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(58492,0)
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 21899648 (ipc=374.4) sim_rate=185590 (inst/sec) elapsed = 0:0:01:58 / Tue Mar 22 12:59:35 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (58513,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(58514,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (58535,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(58536,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (58537,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(58538,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(1844,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (58557,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(58558,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (58562,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(58563,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (58609,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(58610,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (58627,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(58628,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (58690,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(58691,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (58735,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(58736,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (58769,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(58770,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(1919,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (58850,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(58851,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (58858,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(58859,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (58869,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (58869,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(58870,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(58870,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (58898,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(58899,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (58917,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(58918,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (58921,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(58922,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (59022,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(59023,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (59029,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(59030,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (59034,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(59035,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(1931,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (59047,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(59048,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (59058,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(59059,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (59072,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(59073,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (59074,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(59075,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (59080,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(59081,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (59259,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(59260,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (59274,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(59275,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(1929,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (59294,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(59295,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (59296,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(59297,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (59311,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(59312,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (59342,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(59343,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (59406,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(59407,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (59443,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(59444,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (59445,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(59446,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (59477,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(59478,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (59489,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(59490,0)
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 22291744 (ipc=374.7) sim_rate=187325 (inst/sec) elapsed = 0:0:01:59 / Tue Mar 22 12:59:36 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (59505,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(59506,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (59522,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(59523,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(1956,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (59550,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(59551,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (59564,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(59565,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (59603,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(59604,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (59629,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(59630,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (59683,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(59684,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (59685,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(59686,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (59713,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(59714,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (59752,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(59753,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(1950,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (59824,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(59825,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (59838,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(59839,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (59840,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(59841,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (59854,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(59855,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (59860,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(59861,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (59868,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(59869,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (59930,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(59931,0)
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 22482656 (ipc=374.7) sim_rate=187355 (inst/sec) elapsed = 0:0:02:00 / Tue Mar 22 12:59:37 2016
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(1890,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (60055,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(60056,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (60058,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(60059,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (60074,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(60075,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (60097,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(60098,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (60244,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(60245,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (60248,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(60249,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (60251,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(60252,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (60262,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(60263,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (60268,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(60269,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (60311,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(60312,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (60315,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(60316,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(1967,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (60337,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(60338,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (60405,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(60406,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (60450,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(60451,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (60493,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(60494,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (60535,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(60536,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(1972,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (60666,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(60667,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (60684,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(60685,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (60685,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(60686,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (60707,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(60708,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (60717,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(60718,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (60734,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(60735,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (60742,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(60743,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (60751,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(60752,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (60763,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(60764,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (60797,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(60798,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(1992,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (60856,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(60857,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (60872,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(60873,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (60902,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(60903,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (60915,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(60916,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (60973,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(60974,0)
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 22848224 (ipc=374.6) sim_rate=188828 (inst/sec) elapsed = 0:0:02:01 / Tue Mar 22 12:59:38 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (61051,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(61052,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (61059,0), 5 CTAs running
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(2006,0,0) tid=(127,0,0)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(61060,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (61065,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(61066,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (61073,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(61074,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (61112,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(61113,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (61138,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(61139,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (61203,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(61204,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (61238,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(61239,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (61267,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(61268,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (61292,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(61293,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (61298,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(61299,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(1998,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (61305,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(61306,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (61309,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(61310,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (61327,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(61328,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (61352,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(61353,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (61366,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(61367,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (61368,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(61369,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 23052640 (ipc=374.8) sim_rate=188956 (inst/sec) elapsed = 0:0:02:02 / Tue Mar 22 12:59:39 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (61500,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(61501,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (61510,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(61511,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (61528,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(61529,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (61541,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(61542,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(2024,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (61544,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(61545,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (61618,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(61619,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (61620,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(61621,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (61661,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(61662,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (61766,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(61767,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (61780,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(61781,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (61787,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(61788,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (61797,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(61798,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(2032,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (61805,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(61806,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (61840,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(61841,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (61882,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(61883,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (61927,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(61928,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (62007,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(62008,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (62011,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(62012,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (62012,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(62013,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (62047,0), 5 CTAs running
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(2045,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (62115,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (62125,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (62211,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (62213,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (62232,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (62260,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (62272,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (62329,0), 4 CTAs running
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(2027,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (62420,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 62500  inst.: 23377248 (ipc=374.0) sim_rate=190058 (inst/sec) elapsed = 0:0:02:03 / Tue Mar 22 12:59:40 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (62510,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (62512,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (62603,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (62622,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (62630,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (62668,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (62690,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (62707,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (62718,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (62752,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (62787,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (62790,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (62802,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (62807,0), 4 CTAs running
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(2038,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (62831,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (62841,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (62866,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (62951,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (63005,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (63009,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (63029,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (63035,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (63037,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (63040,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (63041,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (63101,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (63149,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (63191,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (63203,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (63221,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (63254,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (63260,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (63275,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (63283,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (63298,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (63300,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (63328,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (63331,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (63403,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (63470,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (63480,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 23536672 (ipc=370.7) sim_rate=189811 (inst/sec) elapsed = 0:0:02:04 / Tue Mar 22 12:59:41 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (63598,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (63601,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (63604,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (63609,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (63624,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (63625,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (63663,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (63667,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (63669,0), 2 CTAs running
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(2045,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (63675,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (63677,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (63684,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (63734,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (63739,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (63756,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (63791,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (63801,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (63812,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (63869,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (63879,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (63895,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (63898,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (63960,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (64025,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (64029,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (64037,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (64037,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (64038,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (64041,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (64047,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (64048,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (64049,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (64093,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (64099,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (64109,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (64140,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (64157,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (64163,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (64358,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' finished on shader 13.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z11MapperCountPcS_P4int4PiS2_S2_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 64359
gpu_sim_insn = 23569920
gpu_ipc =     366.2257
gpu_tot_sim_cycle = 64359
gpu_tot_sim_insn = 23569920
gpu_tot_ipc =     366.2257
gpu_tot_issued_cta = 2046
gpu_stall_dramfull = 58962
gpu_stall_icnt2sh    = 180706
gpu_total_sim_rate=190080

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 409200
	L1I_total_cache_misses = 1649
	L1I_total_cache_miss_rate = 0.0040
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 6624, Miss = 3312, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 10306
	L1D_cache_core[1]: Access = 6576, Miss = 3289, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 12063
	L1D_cache_core[2]: Access = 6720, Miss = 3361, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 9592
	L1D_cache_core[3]: Access = 6480, Miss = 3246, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 12591
	L1D_cache_core[4]: Access = 6576, Miss = 3289, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 11169
	L1D_cache_core[5]: Access = 6624, Miss = 3313, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 10461
	L1D_cache_core[6]: Access = 6336, Miss = 3168, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 14520
	L1D_cache_core[7]: Access = 6720, Miss = 3360, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 10337
	L1D_cache_core[8]: Access = 6672, Miss = 3336, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 9657
	L1D_cache_core[9]: Access = 6432, Miss = 3218, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 13333
	L1D_cache_core[10]: Access = 6480, Miss = 3242, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 13588
	L1D_cache_core[11]: Access = 6432, Miss = 3217, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 12684
	L1D_cache_core[12]: Access = 6528, Miss = 3265, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 11407
	L1D_cache_core[13]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 11217
	L1D_cache_core[14]: Access = 6480, Miss = 3240, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 12138
	L1D_total_cache_accesses = 98208
	L1D_total_cache_misses = 49120
	L1D_total_cache_miss_rate = 0.5002
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 175063
	L1D_cache_data_port_util = 0.051
	L1D_cache_fill_port_util = 0.051
L1C_cache:
	L1C_total_cache_accesses = 81840
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0059
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3130
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 148020
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 81360
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49088
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 27043
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 407551
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1649
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 
gpgpu_n_tot_thrd_icount = 24617472
gpgpu_n_tot_w_icount = 769296
gpgpu_n_stall_shd_mem = 178193
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 49104
gpgpu_n_mem_write_global = 49104
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1571328
gpgpu_n_store_insn = 1571328
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2618880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3130
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3130
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 175063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:179802	W0_Idle:27355	W0_Scoreboard:945305	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:769296
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 392832 {8:49104,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6678144 {136:49104,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6678144 {136:49104,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392832 {8:49104,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 311 
maxdqlatency = 0 
maxmflatency = 960 
averagemflatency = 358 
max_icnt2mem_latency = 385 
max_icnt2sh_latency = 64358 
mrq_lat_table:16842 	1226 	3342 	4773 	9529 	18352 	29710 	8283 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	33357 	46632 	18234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	10485 	16371 	22040 	38004 	10827 	556 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7795 	31343 	9923 	58 	0 	0 	0 	34 	1672 	3714 	6504 	12790 	24390 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      3049      2953      4085      4227      3137      3109      4746      4781      4366      4136      3757      3915      3229      3194      3018      3111 
dram[1]:      2978      3083      4159      4449      3146      3137      4886      4841      4232      4104      3780      4050      3250      3407      3084      2933 
dram[2]:      2958      3041      4207      4072      3397      3279      4816      4595      4221      4289      3843      3048      3222      3259      2929      2897 
dram[3]:      2942      2968      4543      4049      3284      3249      4899      4781      4198      4291      3953      3071      3368      3236      3043      2898 
dram[4]:      2964      3019      4113      4069      3267      3306      4674      4708      4031      4337      3866      3037      3230      3152      2969      2919 
dram[5]:      2952      2878      4229      4122      3088      3319      4680      4653      3992      4370      3832      3047      3242      3299      3073      3029 
average row accesses per activate:
dram[0]:  3.272109  3.129870  3.388693  3.402135  3.627376  3.332168  3.440860  3.487273  3.381625  3.117264  3.636364  3.542435  3.678161  3.582090  3.444444  3.521898 
dram[1]:  3.031546  3.073483  3.314879  3.346154  3.395018  3.414286  3.310345  3.487273  3.381625  3.117647  3.428571  3.416370  3.636364  3.490909  3.498182  3.505455 
dram[2]:  3.120130  3.302406  3.161716  3.727627  3.452899  3.665385  3.636364  3.478261  3.214765  3.349650  3.392226  3.735409  3.555556  3.824701  3.317241  3.802372 
dram[3]:  3.178808  3.243243  3.193333  3.392226  3.327526  3.586466  3.265306  3.404255  3.311419  3.446043  3.333333  3.622642  3.503650  3.478261  3.239057  3.568773 
dram[4]:  3.407801  3.178808  3.196667  3.333333  3.478102  3.286207  3.478261  3.344948  3.258503  3.093548  3.453237  3.333333  3.465704  3.542435  3.520147  3.490909 
dram[5]:  3.076677  3.368421  3.186047  3.172185  3.398576  3.327526  3.416370  3.368421  3.197325  3.137705  3.380282  3.380282  3.465704  3.664122  3.599251  3.351916 
average row locality = 92069/27180 = 3.387380
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       513       514       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[1]:       512       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[2]:       512       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[3]:       512       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[4]:       512       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[5]:       514       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
total reads: 49109
bank skew: 514/508 = 1.01
chip skew: 8187/8184 = 1.00
number of total write accesses:
dram[0]:       449       450       447       444       446       445       448       447       445       445       448       448       448       448       449       453 
dram[1]:       449       450       446       445       446       448       448       447       445       442       448       448       448       448       450       452 
dram[2]:       449       449       446       446       445       445       448       448       446       446       448       448       448       448       450       450 
dram[3]:       448       448       446       448       447       446       448       448       445       446       448       448       448       448       450       448 
dram[4]:       449       448       447       448       445       445       448       448       446       447       448       448       448       448       449       448 
dram[5]:       449       448       447       446       447       447       448       448       444       445       448       448       448       448       449       450 
total reads: 42960
bank skew: 453/442 = 1.02
chip skew: 7160/7160 = 1.00
average mf latency per bank:
dram[0]:        391       371       385       378       394       384       398       383       387       378       390       383       399       386       387       378
dram[1]:        361       355       361       354       367       361       372       366       361       360       366       363       373       369       361       358
dram[2]:        420       420       422       423       432       423       427       433       421       423       426       421       434       431       418       428
dram[3]:        369       370       374       373       376       374       384       384       368       376       379       376       385       377       374       382
dram[4]:        362       361       363       367       367       373       372       377       364       370       371       370       368       376       364       374
dram[5]:        360       364       363       367       366       371       374       376       366       370       368       373       370       376       369       374
maximum mf latency per bank:
dram[0]:        786       676       780       742       890       747       779       730       713       754       789       778       803       755       814       765
dram[1]:        690       741       662       696       756       657       703       708       686       693       640       754       736       782       781       812
dram[2]:        892       774       805       771       822       960       839       844       860       800       866       808       824       763       866       919
dram[3]:        732       801       702       715       724       745       736       783       692       780       737       702       754       773       749       713
dram[4]:        672       696       714       786       700       694       709       750       690       666       750       742       749       776       732       713
dram[5]:        698       755       699       694       677       761       707       734       754       770       689       746       708       746       727       700

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84953 n_nop=45321 n_act=4477 n_pre=4461 n_req=15347 n_rd=16374 n_write=14320 bw_util=0.7226
n_activity=80791 dram_eff=0.7598
bk0: 1026a 47882i bk1: 1028a 48053i bk2: 1024a 48772i bk3: 1024a 47288i bk4: 1016a 48952i bk5: 1016a 47335i bk6: 1024a 48161i bk7: 1024a 46987i bk8: 1024a 50092i bk9: 1024a 48438i bk10: 1024a 51642i bk11: 1024a 48406i bk12: 1024a 49384i bk13: 1024a 47118i bk14: 1024a 49353i bk15: 1024a 46688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.3289
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84953 n_nop=45141 n_act=4570 n_pre=4554 n_req=15344 n_rd=16368 n_write=14320 bw_util=0.7225
n_activity=80675 dram_eff=0.7608
bk0: 1024a 49157i bk1: 1024a 48389i bk2: 1024a 49022i bk3: 1024a 48927i bk4: 1016a 49055i bk5: 1016a 48184i bk6: 1024a 46987i bk7: 1024a 46418i bk8: 1024a 50458i bk9: 1024a 48445i bk10: 1024a 49123i bk11: 1024a 48657i bk12: 1024a 49419i bk13: 1024a 48941i bk14: 1024a 49334i bk15: 1024a 47712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.9436
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84953 n_nop=45435 n_act=4423 n_pre=4407 n_req=15344 n_rd=16368 n_write=14320 bw_util=0.7225
n_activity=80622 dram_eff=0.7613
bk0: 1024a 48294i bk1: 1024a 48610i bk2: 1024a 46893i bk3: 1024a 50274i bk4: 1016a 47814i bk5: 1016a 47506i bk6: 1024a 46060i bk7: 1024a 46937i bk8: 1024a 48599i bk9: 1024a 49345i bk10: 1024a 48119i bk11: 1024a 50235i bk12: 1024a 47560i bk13: 1024a 48712i bk14: 1024a 45681i bk15: 1024a 48900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.5698
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84953 n_nop=45189 n_act=4546 n_pre=4530 n_req=15344 n_rd=16368 n_write=14320 bw_util=0.7225
n_activity=80861 dram_eff=0.759
bk0: 1024a 48441i bk1: 1024a 49303i bk2: 1024a 47493i bk3: 1024a 49439i bk4: 1016a 47624i bk5: 1016a 48654i bk6: 1024a 45698i bk7: 1024a 46253i bk8: 1024a 48292i bk9: 1024a 49638i bk10: 1024a 47608i bk11: 1024a 50052i bk12: 1024a 48033i bk13: 1024a 47423i bk14: 1024a 45545i bk15: 1024a 47716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.1573
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84953 n_nop=45151 n_act=4565 n_pre=4549 n_req=15344 n_rd=16368 n_write=14320 bw_util=0.7225
n_activity=80705 dram_eff=0.7605
bk0: 1024a 50962i bk1: 1024a 48929i bk2: 1024a 49180i bk3: 1024a 49333i bk4: 1016a 50506i bk5: 1016a 47951i bk6: 1024a 47477i bk7: 1024a 47277i bk8: 1024a 49678i bk9: 1024a 48657i bk10: 1024a 50127i bk11: 1024a 48003i bk12: 1024a 48806i bk13: 1024a 48305i bk14: 1024a 48212i bk15: 1024a 47576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.0338
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84953 n_nop=45077 n_act=4600 n_pre=4584 n_req=15346 n_rd=16372 n_write=14320 bw_util=0.7226
n_activity=81021 dram_eff=0.7576
bk0: 1028a 48953i bk1: 1024a 49561i bk2: 1024a 48739i bk3: 1024a 48700i bk4: 1016a 50326i bk5: 1016a 46999i bk6: 1024a 46691i bk7: 1024a 46004i bk8: 1024a 50399i bk9: 1024a 48563i bk10: 1024a 48534i bk11: 1024a 47444i bk12: 1024a 48846i bk13: 1024a 48439i bk14: 1024a 47682i bk15: 1024a 47592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.1093

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8199, Miss = 4093, Miss_rate = 0.499, Pending_hits = 3, Reservation_fails = 152
L2_cache_bank[1]: Access = 8214, Miss = 4094, Miss_rate = 0.498, Pending_hits = 5, Reservation_fails = 231
L2_cache_bank[2]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 53
L2_cache_bank[3]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 123
L2_cache_bank[4]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 51
L2_cache_bank[5]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 136
L2_cache_bank[6]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 49
L2_cache_bank[7]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 126
L2_cache_bank[8]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 31
L2_cache_bank[9]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 132
L2_cache_bank[10]: Access = 8214, Miss = 4094, Miss_rate = 0.498, Pending_hits = 6, Reservation_fails = 246
L2_cache_bank[11]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 130
L2_total_cache_accesses = 98283
L2_total_cache_misses = 49109
L2_total_cache_miss_rate = 0.4997
L2_total_cache_pending_hits = 14
L2_total_cache_reservation_fails = 1460
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1046
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49104
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 315
L2_cache_data_port_util = 0.477
L2_cache_fill_port_util = 0.254

icnt_total_pkts_mem_to_simt=294969
icnt_total_pkts_simt_to_mem=294699
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.2626
	minimum = 6
	maximum = 321
Network latency average = 21.6365
	minimum = 6
	maximum = 291
Slowest packet = 161809
Flit latency average = 17.5655
	minimum = 6
	maximum = 287
Slowest flit = 484927
Fragmentation average = 0.0903412
	minimum = 0
	maximum = 201
Injected packet rate average = 0.113119
	minimum = 0.0985255 (at node 6)
	maximum = 0.127628 (at node 16)
Accepted packet rate average = 0.113119
	minimum = 0.0985255 (at node 6)
	maximum = 0.127628 (at node 16)
Injected flit rate average = 0.33934
	minimum = 0.295421 (at node 6)
	maximum = 0.383816 (at node 16)
Accepted flit rate average= 0.33934
	minimum = 0.295701 (at node 6)
	maximum = 0.381951 (at node 16)
Injected packet length average = 2.99985
Accepted packet length average = 2.99985
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.2626 (1 samples)
	minimum = 6 (1 samples)
	maximum = 321 (1 samples)
Network latency average = 21.6365 (1 samples)
	minimum = 6 (1 samples)
	maximum = 291 (1 samples)
Flit latency average = 17.5655 (1 samples)
	minimum = 6 (1 samples)
	maximum = 287 (1 samples)
Fragmentation average = 0.0903412 (1 samples)
	minimum = 0 (1 samples)
	maximum = 201 (1 samples)
Injected packet rate average = 0.113119 (1 samples)
	minimum = 0.0985255 (1 samples)
	maximum = 0.127628 (1 samples)
Accepted packet rate average = 0.113119 (1 samples)
	minimum = 0.0985255 (1 samples)
	maximum = 0.127628 (1 samples)
Injected flit rate average = 0.33934 (1 samples)
	minimum = 0.295421 (1 samples)
	maximum = 0.383816 (1 samples)
Accepted flit rate average = 0.33934 (1 samples)
	minimum = 0.295701 (1 samples)
	maximum = 0.381951 (1 samples)
Injected packet size average = 2.99985 (1 samples)
Accepted packet size average = 2.99985 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 4 sec (124 sec)
gpgpu_simulation_rate = 190080 (inst/sec)
gpgpu_simulation_rate = 519 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402f0b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' to stream 0, gridDim= (1023,1,1) blockDim = (256,1,1) 
kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,64359)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,64359)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,64359)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,64359)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,64359)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,64359)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,64359)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,64359)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,64359)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,64359)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,64359)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,64359)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,64359)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,64359)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,64359)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,64359)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,64359)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,64359)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,64359)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,64359)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,64359)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,64359)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,64359)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,64359)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,64359)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,64359)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,64359)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,64359)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,64359)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,64359)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,64359)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,64359)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,64359)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,64359)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,64359)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,64359)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,64359)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,64359)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,64359)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,64359)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,64359)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,64359)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,64359)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,64359)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,64359)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,64359)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,64359)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,64359)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,64359)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,64359)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,64359)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,64359)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,64359)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,64359)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,64359)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,64359)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,64359)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,64359)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,64359)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,64359)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,64359)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,64359)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,64359)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,64359)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,64359)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,64359)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,64359)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,64359)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,64359)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,64359)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,64359)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,64359)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,64359)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,64359)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,64359)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,64359)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,64359)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,64359)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,64359)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,64359)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,64359)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,64359)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,64359)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,64359)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,64359)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,64359)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,64359)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,64359)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,64359)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,64359)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(44,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(23,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(12,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 65359  inst.: 23890144 (ipc=320.2) sim_rate=191121 (inst/sec) elapsed = 0:0:02:05 / Tue Mar 22 12:59:42 2016
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(40,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(23,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 66359  inst.: 24076800 (ipc=253.4) sim_rate=191085 (inst/sec) elapsed = 0:0:02:06 / Tue Mar 22 12:59:43 2016
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(74,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(89,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(34,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(9,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(42,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 67359  inst.: 24507296 (ipc=312.5) sim_rate=192970 (inst/sec) elapsed = 0:0:02:07 / Tue Mar 22 12:59:44 2016
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(58,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(45,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(9,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(22,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(39,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(42,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(42,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 68359  inst.: 25257664 (ipc=421.9) sim_rate=197325 (inst/sec) elapsed = 0:0:02:08 / Tue Mar 22 12:59:45 2016
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(45,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(36,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(55,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(3,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(62,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(60,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(5,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(2,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 69359  inst.: 26012864 (ipc=488.6) sim_rate=201650 (inst/sec) elapsed = 0:0:02:09 / Tue Mar 22 12:59:46 2016
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(44,0,0) tid=(227,0,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(85,0,0) tid=(208,0,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(82,0,0) tid=(101,0,0)
GPGPU-Sim uArch: cycles simulated: 69859  inst.: 26348118 (ipc=505.1) sim_rate=202677 (inst/sec) elapsed = 0:0:02:10 / Tue Mar 22 12:59:47 2016
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(74,0,0) tid=(221,0,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(37,0,0) tid=(194,0,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(47,0,0) tid=(86,0,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(44,0,0) tid=(22,0,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(71,0,0) tid=(116,0,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(8,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 70859  inst.: 26883770 (ipc=509.8) sim_rate=205219 (inst/sec) elapsed = 0:0:02:11 / Tue Mar 22 12:59:48 2016
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(61,0,0) tid=(150,0,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(33,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(4,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(80,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(1,0,0) tid=(250,0,0)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(60,0,0) tid=(173,0,0)
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(64,0,0) tid=(178,0,0)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(79,0,0) tid=(91,0,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(42,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 72359  inst.: 27756376 (ipc=523.3) sim_rate=210275 (inst/sec) elapsed = 0:0:02:12 / Tue Mar 22 12:59:49 2016
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(14,0,0) tid=(32,0,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(38,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(23,0,0) tid=(12,0,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(38,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(50,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(5,0,0) tid=(246,0,0)
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(23,0,0) tid=(162,0,0)
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(29,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 73359  inst.: 28516790 (ipc=549.7) sim_rate=214411 (inst/sec) elapsed = 0:0:02:13 / Tue Mar 22 12:59:50 2016
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(54,0,0) tid=(221,0,0)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(54,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(38,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9449,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9450,64359)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(34,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9498,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9499,64359)
GPGPU-Sim uArch: cycles simulated: 73859  inst.: 28890825 (ipc=560.1) sim_rate=215603 (inst/sec) elapsed = 0:0:02:14 / Tue Mar 22 12:59:51 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9553,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9554,64359)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9574,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9575,64359)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9658,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9659,64359)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9734,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9735,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9783,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9784,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9810,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9811,64359)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9834,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9835,64359)
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(68,0,0) tid=(50,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9954,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9955,64359)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10002,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10003,64359)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(50,0,0) tid=(158,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10049,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(10050,64359)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10114,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(10115,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10164,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(10165,64359)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10200,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(10201,64359)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(82,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10299,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(10300,64359)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10306,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(10307,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10359,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(10360,64359)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10368,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(10369,64359)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10369,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(10370,64359)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10487,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(10488,64359)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10499,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(10500,64359)
GPGPU-Sim uArch: cycles simulated: 74859  inst.: 29189649 (ipc=535.2) sim_rate=216219 (inst/sec) elapsed = 0:0:02:15 / Tue Mar 22 12:59:52 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10504,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(10505,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10538,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(10539,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10549,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10550,64359)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10613,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(10614,64359)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10615,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(10616,64359)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10634,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10635,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10643,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(10644,64359)
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(114,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (10745,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(10746,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10782,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(10783,64359)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(67,0,0) tid=(104,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (11039,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(11040,64359)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11209,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(11210,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (11228,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(11229,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11243,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(11244,64359)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (11252,64359), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (11252,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(11253,64359)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(11253,64359)
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(89,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (11298,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(11299,64359)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (11305,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(11306,64359)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (11353,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(11354,64359)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (11355,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(11356,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (11396,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(11397,64359)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11466,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(11467,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (11483,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(11484,64359)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(64,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 75859  inst.: 29547208 (ipc=519.8) sim_rate=217258 (inst/sec) elapsed = 0:0:02:16 / Tue Mar 22 12:59:53 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (11586,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(11587,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (11609,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(11610,64359)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (11621,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(11622,64359)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11673,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(11674,64359)
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(69,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (11738,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(11739,64359)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (11831,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(11832,64359)
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(86,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (11939,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(11940,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (11990,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(11991,64359)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (12010,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(12011,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (12063,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(12064,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (12075,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(12076,64359)
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(142,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (12110,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(12111,64359)
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(61,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (12321,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(12322,64359)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(75,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (12486,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(12487,64359)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (12488,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(12489,64359)
GPGPU-Sim uArch: cycles simulated: 76859  inst.: 30048362 (ipc=518.3) sim_rate=219331 (inst/sec) elapsed = 0:0:02:17 / Tue Mar 22 12:59:54 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (12527,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(12528,64359)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (12636,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(12637,64359)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(148,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (12771,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(12772,64359)
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(101,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (12937,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(12938,64359)
GPGPU-Sim uArch: cycles simulated: 77359  inst.: 30275498 (ipc=515.8) sim_rate=219387 (inst/sec) elapsed = 0:0:02:18 / Tue Mar 22 12:59:55 2016
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(144,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (13095,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(13096,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (13177,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(13178,64359)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (13234,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(13235,64359)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(79,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (13325,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(13326,64359)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(79,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (13406,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(13407,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (13427,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(13428,64359)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (13447,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(13448,64359)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (13550,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(13551,64359)
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(103,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (13631,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(13632,64359)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(105,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (13749,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(13750,64359)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(90,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (13872,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(13873,64359)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (13904,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(13905,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (13977,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(13978,64359)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (13978,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(13979,64359)
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(103,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 78359  inst.: 30905338 (ipc=524.0) sim_rate=222340 (inst/sec) elapsed = 0:0:02:19 / Tue Mar 22 12:59:56 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (14053,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(14054,64359)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(129,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (14127,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(14128,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (14192,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(14193,64359)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(109,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (14336,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(14337,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (14345,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(14346,64359)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(91,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(99,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 78859  inst.: 31288408 (ipc=532.3) sim_rate=223488 (inst/sec) elapsed = 0:0:02:20 / Tue Mar 22 12:59:57 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (14506,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(14507,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (14557,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(14558,64359)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(156,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (14648,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(14649,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (14681,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(14682,64359)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(120,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (14842,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(14843,64359)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(134,0,0) tid=(70,0,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(116,0,0) tid=(30,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (15035,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(15036,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (15141,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(15142,64359)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(138,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (15253,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(15254,64359)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(103,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(112,0,0) tid=(176,0,0)
GPGPU-Sim uArch: cycles simulated: 79859  inst.: 32041334 (ipc=546.5) sim_rate=227243 (inst/sec) elapsed = 0:0:02:21 / Tue Mar 22 12:59:58 2016
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(113,0,0) tid=(102,0,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(154,0,0) tid=(164,0,0)
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(115,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(111,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 80359  inst.: 32402405 (ipc=552.0) sim_rate=228185 (inst/sec) elapsed = 0:0:02:22 / Tue Mar 22 12:59:59 2016
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(116,0,0) tid=(155,0,0)
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(138,0,0) tid=(182,0,0)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(168,0,0) tid=(240,0,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(104,0,0) tid=(122,0,0)
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(94,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(171,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(113,0,0) tid=(238,0,0)
GPGPU-Sim uArch: cycles simulated: 81359  inst.: 33045442 (ipc=557.4) sim_rate=231087 (inst/sec) elapsed = 0:0:02:23 / Tue Mar 22 13:00:00 2016
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(137,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(94,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(175,0,0) tid=(26,0,0)
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(112,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(141,0,0) tid=(251,0,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(168,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 82359  inst.: 33687078 (ipc=562.1) sim_rate=233938 (inst/sec) elapsed = 0:0:02:24 / Tue Mar 22 13:00:01 2016
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(91,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(122,0,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18202,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(18203,64359)
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(110,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(137,0,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 82859  inst.: 34033153 (ipc=565.6) sim_rate=234711 (inst/sec) elapsed = 0:0:02:25 / Tue Mar 22 13:00:02 2016
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(110,0,0) tid=(214,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18604,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(18605,64359)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18668,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(18669,64359)
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(114,0,0) tid=(46,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18745,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(18746,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18747,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(18748,64359)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18798,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(18799,64359)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18828,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(18829,64359)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(181,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (18951,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(18952,64359)
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(163,0,0) tid=(254,0,0)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(185,0,0) tid=(178,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19233,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(19234,64359)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(122,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19257,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(19258,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19289,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(19290,64359)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (19301,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(19302,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19353,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(19354,64359)
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(192,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19478,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(19479,64359)
GPGPU-Sim uArch: cycles simulated: 83859  inst.: 34764250 (ipc=574.1) sim_rate=238111 (inst/sec) elapsed = 0:0:02:26 / Tue Mar 22 13:00:03 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (19504,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(19505,64359)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(178,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (19594,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(19595,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (19635,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(19636,64359)
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(165,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19671,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(19672,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (19688,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(19689,64359)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(127,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (19785,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(19786,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (19869,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(19870,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (19879,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(19880,64359)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(121,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (19933,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(19934,64359)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (19962,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(19963,64359)
GPGPU-Sim uArch: cycles simulated: 84359  inst.: 35113228 (ipc=577.2) sim_rate=238865 (inst/sec) elapsed = 0:0:02:27 / Tue Mar 22 13:00:04 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (20009,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(20010,64359)
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(138,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (20205,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(20206,64359)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (20230,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(20231,64359)
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(205,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (20271,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(20272,64359)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (20338,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(20339,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (20344,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(20345,64359)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(181,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (20431,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(20432,64359)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (20461,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(20462,64359)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (20531,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(20532,64359)
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(138,0,0) tid=(187,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (20557,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(20558,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (20578,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(20579,64359)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(210,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (20684,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(20685,64359)
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(140,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (20830,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(20831,64359)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(215,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 85359  inst.: 35775584 (ipc=581.2) sim_rate=241726 (inst/sec) elapsed = 0:0:02:28 / Tue Mar 22 13:00:05 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (21000,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(21001,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (21003,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(21004,64359)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (21035,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(21036,64359)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21074,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(21075,64359)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(145,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (21112,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(21113,64359)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (21200,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(21201,64359)
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(153,0,0) tid=(193,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (21215,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(21216,64359)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (21310,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(21311,64359)
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(186,0,0) tid=(146,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (21398,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(21399,64359)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (21452,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(21453,64359)
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(165,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 85859  inst.: 36145462 (ipc=584.9) sim_rate=242586 (inst/sec) elapsed = 0:0:02:29 / Tue Mar 22 13:00:06 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (21527,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(21528,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (21566,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(21567,64359)
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(190,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (21619,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(21620,64359)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (21634,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(21635,64359)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (21679,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(21680,64359)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(155,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (21797,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(21798,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (21867,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(21868,64359)
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(154,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (21949,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(21950,64359)
GPGPU-Sim uArch: cycles simulated: 86359  inst.: 36506193 (ipc=588.0) sim_rate=243374 (inst/sec) elapsed = 0:0:02:30 / Tue Mar 22 13:00:07 2016
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(162,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (22051,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(22052,64359)
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(193,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (22149,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(22150,64359)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(162,0,0) tid=(60,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (22282,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(22283,64359)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (22286,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(22287,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (22321,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(22322,64359)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (22359,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(22360,64359)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(191,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (22452,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(22453,64359)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (22487,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(22488,64359)
GPGPU-Sim uArch: cycles simulated: 86859  inst.: 36897763 (ipc=592.3) sim_rate=244356 (inst/sec) elapsed = 0:0:02:31 / Tue Mar 22 13:00:08 2016
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(184,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (22516,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(22517,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (22587,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(22588,64359)
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(215,0,0) tid=(125,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (22679,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(22680,64359)
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(210,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (22770,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(22771,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (22820,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(22821,64359)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (22822,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(22823,64359)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(199,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(201,0,0) tid=(234,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (23112,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(23113,64359)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (23132,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(23133,64359)
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(232,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (23153,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(23154,64359)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (23161,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(23162,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (23171,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(23172,64359)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (23213,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(23214,64359)
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(203,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(220,0,0) tid=(240,0,0)
GPGPU-Sim uArch: cycles simulated: 87859  inst.: 37668907 (ipc=600.0) sim_rate=247821 (inst/sec) elapsed = 0:0:02:32 / Tue Mar 22 13:00:09 2016
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(182,0,0) tid=(196,0,0)
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(215,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(198,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (23812,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(23813,64359)
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(207,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (23899,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(23900,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (23998,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(23999,64359)
GPGPU-Sim uArch: cycles simulated: 88359  inst.: 38052508 (ipc=603.4) sim_rate=248709 (inst/sec) elapsed = 0:0:02:33 / Tue Mar 22 13:00:10 2016
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(210,0,0) tid=(34,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (24102,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(24103,64359)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (24113,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(24114,64359)
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(193,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (24141,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(24142,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (24256,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(24257,64359)
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(181,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (24289,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(24290,64359)
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(247,0,0) tid=(197,0,0)
GPGPU-Sim uArch: cycles simulated: 88859  inst.: 38414846 (ipc=605.9) sim_rate=249447 (inst/sec) elapsed = 0:0:02:34 / Tue Mar 22 13:00:11 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (24504,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(24505,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (24516,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(24517,64359)
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(212,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (24566,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(24567,64359)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (24612,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(24613,64359)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (24670,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(24671,64359)
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(238,0,0) tid=(98,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (24746,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(24747,64359)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (24823,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(24824,64359)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(222,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(243,0,0) tid=(224,0,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(189,0,0) tid=(129,0,0)
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(198,0,0) tid=(198,0,0)
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(241,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 89859  inst.: 39104377 (ipc=609.2) sim_rate=252286 (inst/sec) elapsed = 0:0:02:35 / Tue Mar 22 13:00:12 2016
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(244,0,0) tid=(12,0,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(210,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (25745,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(25746,64359)
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(242,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(194,0,0) tid=(226,0,0)
GPGPU-Sim uArch: cycles simulated: 90359  inst.: 39436168 (ipc=610.2) sim_rate=252795 (inst/sec) elapsed = 0:0:02:36 / Tue Mar 22 13:00:13 2016
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(218,0,0) tid=(115,0,0)
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(223,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(184,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (26450,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(26451,64359)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(202,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (26655,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(26656,64359)
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(215,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(261,0,0) tid=(155,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (26847,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(26848,64359)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(202,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 91359  inst.: 40132240 (ipc=613.4) sim_rate=255619 (inst/sec) elapsed = 0:0:02:37 / Tue Mar 22 13:00:14 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (27085,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(27086,64359)
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(225,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27114,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(27115,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (27141,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(27142,64359)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(222,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (27229,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(27230,64359)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (27246,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(27247,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (27355,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(27356,64359)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(196,0,0) tid=(220,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (27469,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(27470,64359)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (27474,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(27475,64359)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(200,0,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 91859  inst.: 40492004 (ipc=615.3) sim_rate=256278 (inst/sec) elapsed = 0:0:02:38 / Tue Mar 22 13:00:15 2016
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(232,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (27647,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(27648,64359)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (27739,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(27740,64359)
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(201,0,0) tid=(98,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (27805,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(27806,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (27877,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(27878,64359)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(210,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (27909,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(27910,64359)
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(202,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (28069,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(28070,64359)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (28094,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(28095,64359)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (28098,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(28099,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (28159,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(28160,64359)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(220,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (28246,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(28247,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (28259,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(28260,64359)
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(224,0,0) tid=(136,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (28353,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(28354,64359)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (28375,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(28376,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (28376,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(28377,64359)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(282,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (28473,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(28474,64359)
GPGPU-Sim uArch: cycles simulated: 92859  inst.: 41218460 (ipc=619.2) sim_rate=259235 (inst/sec) elapsed = 0:0:02:39 / Tue Mar 22 13:00:16 2016
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(251,0,0) tid=(221,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (28591,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(28592,64359)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (28603,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(28604,64359)
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(219,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (28818,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(28819,64359)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(244,0,0) tid=(132,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (28919,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(28920,64359)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (28921,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(28922,64359)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (28931,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(28932,64359)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(225,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 93359  inst.: 41587173 (ipc=621.3) sim_rate=259919 (inst/sec) elapsed = 0:0:02:40 / Tue Mar 22 13:00:17 2016
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(252,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (29119,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(29120,64359)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (29123,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(29124,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (29201,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(29202,64359)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(223,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (29256,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(29257,64359)
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(268,0,0) tid=(154,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (29348,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(29349,64359)
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(257,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 93859  inst.: 41960155 (ipc=623.4) sim_rate=260622 (inst/sec) elapsed = 0:0:02:41 / Tue Mar 22 13:00:18 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (29523,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(29524,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (29535,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(29536,64359)
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(231,0,0) tid=(68,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (29668,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(29669,64359)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (29694,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(29695,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (29712,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(29713,64359)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(310,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (29773,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(29774,64359)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (29815,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(29816,64359)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(286,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (29977,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(29978,64359)
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(310,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(240,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (30190,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(30191,64359)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (30201,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(30202,64359)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (30207,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(30208,64359)
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(296,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (30300,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(30301,64359)
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(291,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (30399,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(30400,64359)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(257,0,0) tid=(236,0,0)
GPGPU-Sim uArch: cycles simulated: 94859  inst.: 42716603 (ipc=627.8) sim_rate=263682 (inst/sec) elapsed = 0:0:02:42 / Tue Mar 22 13:00:19 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (30507,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(30508,64359)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (30566,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(30567,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (30588,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(30589,64359)
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(240,0,0) tid=(76,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (30659,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(30660,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (30725,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(30726,64359)
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(264,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (30776,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(30777,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (30808,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(30809,64359)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (30852,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(30853,64359)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (30866,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(30867,64359)
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(243,0,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 95359  inst.: 43083685 (ipc=629.5) sim_rate=264317 (inst/sec) elapsed = 0:0:02:43 / Tue Mar 22 13:00:20 2016
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(244,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(243,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (31186,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(31187,64359)
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(254,0,0) tid=(182,0,0)
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(262,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 95859  inst.: 43461097 (ipc=631.5) sim_rate=265006 (inst/sec) elapsed = 0:0:02:44 / Tue Mar 22 13:00:21 2016
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(253,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (31641,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(31642,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (31662,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(31663,64359)
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(258,0,0) tid=(170,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (31696,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(31697,64359)
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(276,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (31831,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(31832,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (31916,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(31917,64359)
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(309,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (31934,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(31935,64359)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (31985,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(31986,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (31986,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(31987,64359)
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(264,0,0) tid=(94,0,0)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(312,0,0) tid=(204,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (32303,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(32304,64359)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (32316,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(32317,64359)
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(322,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (32351,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(32352,64359)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (32391,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(32392,64359)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(314,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 96859  inst.: 44190643 (ipc=634.5) sim_rate=267822 (inst/sec) elapsed = 0:0:02:45 / Tue Mar 22 13:00:22 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (32518,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(32519,64359)
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(290,0,0) tid=(214,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (32643,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(32644,64359)
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(327,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (32801,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(32802,64359)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(261,0,0) tid=(139,0,0)
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(298,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 97359  inst.: 44560581 (ipc=636.1) sim_rate=268437 (inst/sec) elapsed = 0:0:02:46 / Tue Mar 22 13:00:23 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (33063,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(33064,64359)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (33109,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(33110,64359)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(319,0,0) tid=(130,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (33162,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(33163,64359)
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(310,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (33325,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(33326,64359)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(277,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 97859  inst.: 44913412 (ipc=637.1) sim_rate=268942 (inst/sec) elapsed = 0:0:02:47 / Tue Mar 22 13:00:24 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (33514,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(33515,64359)
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(324,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (33548,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(33549,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (33578,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(33579,64359)
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(274,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (33741,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(33742,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (33770,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(33771,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (33791,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(33792,64359)
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(289,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (33891,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(33892,64359)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (33913,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(33914,64359)
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(356,0,0) tid=(38,0,0)
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(293,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (34157,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(34158,64359)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (34168,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(34169,64359)
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(345,0,0) tid=(245,0,0)
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(276,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (34441,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(34442,64359)
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(306,0,0) tid=(180,0,0)
GPGPU-Sim uArch: cycles simulated: 98859  inst.: 45621292 (ipc=639.2) sim_rate=271555 (inst/sec) elapsed = 0:0:02:48 / Tue Mar 22 13:00:25 2016
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(274,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(288,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (34790,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(34791,64359)
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(311,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (34933,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(34934,64359)
GPGPU-Sim uArch: cycles simulated: 99359  inst.: 45975098 (ipc=640.1) sim_rate=272042 (inst/sec) elapsed = 0:0:02:49 / Tue Mar 22 13:00:26 2016
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(292,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (35043,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(35044,64359)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (35132,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(35133,64359)
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(341,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (35203,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(35204,64359)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (35309,64359), 5 CTAs running
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(342,0,0) tid=(223,0,0)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(35310,64359)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(322,0,0) tid=(158,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (35447,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(35448,64359)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (35497,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(35498,64359)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (35544,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(35545,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (35550,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(35551,64359)
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(357,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (35696,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(35697,64359)
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(293,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (35802,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(35803,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (35812,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(35813,64359)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(283,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (35962,64359), 5 CTAs running
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(353,0,0) tid=(253,0,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(35963,64359)
GPGPU-Sim uArch: cycles simulated: 100359  inst.: 46710769 (ipc=642.8) sim_rate=274769 (inst/sec) elapsed = 0:0:02:50 / Tue Mar 22 13:00:27 2016
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(373,0,0) tid=(234,0,0)
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(351,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (36321,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(36322,64359)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (36337,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(36338,64359)
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(375,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (36383,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(36384,64359)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (36448,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(36449,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (36475,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(36476,64359)
GPGPU-Sim uArch: cycles simulated: 100859  inst.: 47067593 (ipc=643.8) sim_rate=275249 (inst/sec) elapsed = 0:0:02:51 / Tue Mar 22 13:00:28 2016
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(299,0,0) tid=(86,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (36507,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(36508,64359)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(324,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (36648,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(36649,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (36654,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(36655,64359)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (36678,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(36679,64359)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (36683,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(36684,64359)
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(307,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (36769,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(36770,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (36787,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(36788,64359)
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(310,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 101359  inst.: 47438341 (ipc=645.1) sim_rate=275804 (inst/sec) elapsed = 0:0:02:52 / Tue Mar 22 13:00:29 2016
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(339,0,0) tid=(22,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (37143,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(37144,64359)
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(356,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (37203,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(37204,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (37204,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(37205,64359)
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(342,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (37370,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(37371,64359)
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(305,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(367,0,0) tid=(176,0,0)
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(317,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (37756,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(37757,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (37768,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(37769,64359)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (37805,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(37806,64359)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (37821,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(37822,64359)
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(345,0,0) tid=(212,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (37887,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(37888,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (37935,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(37936,64359)
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(339,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (37967,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(37968,64359)
GPGPU-Sim uArch: cycles simulated: 102359  inst.: 48165291 (ipc=647.2) sim_rate=278412 (inst/sec) elapsed = 0:0:02:53 / Tue Mar 22 13:00:30 2016
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(377,0,0) tid=(150,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (38193,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(38194,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (38203,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(38204,64359)
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(358,0,0) tid=(86,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (38238,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(38239,64359)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (38240,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(38241,64359)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (38272,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(38273,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (38323,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(38324,64359)
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(364,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (38469,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(38470,64359)
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(348,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 102859  inst.: 48529124 (ipc=648.3) sim_rate=278903 (inst/sec) elapsed = 0:0:02:54 / Tue Mar 22 13:00:31 2016
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(326,0,0) tid=(250,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (38632,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(38633,64359)
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(323,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (38792,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(38793,64359)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (38842,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(38843,64359)
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(337,0,0) tid=(192,0,0)
GPGPU-Sim uArch: cycles simulated: 103359  inst.: 48904858 (ipc=649.6) sim_rate=279456 (inst/sec) elapsed = 0:0:02:55 / Tue Mar 22 13:00:32 2016
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(344,0,0) tid=(116,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (39058,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(39059,64359)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (39122,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(39123,64359)
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(371,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (39174,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(39175,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (39263,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(39264,64359)
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(386,0,0) tid=(193,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (39328,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(39329,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (39363,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(39364,64359)
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(361,0,0) tid=(85,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (39462,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(39463,64359)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (39498,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(39499,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (39532,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(39533,64359)
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(362,0,0) tid=(92,0,0)
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(341,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (39682,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(39683,64359)
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(417,0,0) tid=(214,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (39914,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(39915,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (39923,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(39924,64359)
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(332,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 104359  inst.: 49636515 (ipc=651.7) sim_rate=282025 (inst/sec) elapsed = 0:0:02:56 / Tue Mar 22 13:00:33 2016
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(379,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (40109,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(40110,64359)
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(388,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (40303,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(40304,64359)
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(416,0,0) tid=(50,0,0)
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(405,0,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 104859  inst.: 50007118 (ipc=652.8) sim_rate=282526 (inst/sec) elapsed = 0:0:02:57 / Tue Mar 22 13:00:34 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (40569,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(40570,64359)
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(372,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (40594,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(40595,64359)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (40640,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(40641,64359)
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(385,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(348,0,0) tid=(98,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (40897,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(40898,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (40914,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(40915,64359)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (40923,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(40924,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (40934,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(40935,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (40972,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(40973,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (40975,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(40976,64359)
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(357,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 105359  inst.: 50367485 (ipc=653.6) sim_rate=282963 (inst/sec) elapsed = 0:0:02:58 / Tue Mar 22 13:00:35 2016
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(428,0,0) tid=(57,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (41190,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(41191,64359)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (41243,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(41244,64359)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (41259,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(41260,64359)
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(350,0,0) tid=(118,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (41359,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(41360,64359)
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(398,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (41508,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(41509,64359)
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(387,0,0) tid=(66,0,0)
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(417,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (41737,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(41738,64359)
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(377,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (41790,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(41791,64359)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (41834,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(41835,64359)
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(437,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 106359  inst.: 51100499 (ipc=655.5) sim_rate=285477 (inst/sec) elapsed = 0:0:02:59 / Tue Mar 22 13:00:36 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (42005,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(42006,64359)
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(383,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (42141,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(42142,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (42144,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(42145,64359)
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(426,0,0) tid=(120,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (42248,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(42249,64359)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (42310,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(42311,64359)
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(412,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (42388,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(42389,64359)
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(419,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (42486,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(42487,64359)
GPGPU-Sim uArch: cycles simulated: 106859  inst.: 51456007 (ipc=656.1) sim_rate=285866 (inst/sec) elapsed = 0:0:03:00 / Tue Mar 22 13:00:37 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (42575,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(42576,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (42582,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(42583,64359)
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(363,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(363,0,0) tid=(176,0,0)
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(430,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (42973,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(42974,64359)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (42977,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(42978,64359)
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(363,0,0) tid=(16,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (42995,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(42996,64359)
GPGPU-Sim uArch: cycles simulated: 107359  inst.: 51818025 (ipc=656.9) sim_rate=286287 (inst/sec) elapsed = 0:0:03:01 / Tue Mar 22 13:00:38 2016
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(423,0,0) tid=(58,0,0)
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(374,0,0) tid=(196,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (43333,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(43334,64359)
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(405,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (43421,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(43422,64359)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (43422,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(43423,64359)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (43458,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(43459,64359)
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(445,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (43581,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(43582,64359)
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(414,0,0) tid=(112,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (43752,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(43753,64359)
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(435,0,0) tid=(194,0,0)
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(386,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (43935,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(43936,64359)
GPGPU-Sim uArch: cycles simulated: 108359  inst.: 52541615 (ipc=658.4) sim_rate=288690 (inst/sec) elapsed = 0:0:03:02 / Tue Mar 22 13:00:39 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (44011,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(44012,64359)
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(422,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (44130,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(44131,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (44138,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(44139,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (44176,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(44177,64359)
GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(383,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (44323,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(44324,64359)
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(405,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (44332,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(44333,64359)
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(442,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 108859  inst.: 52911790 (ipc=659.4) sim_rate=289135 (inst/sec) elapsed = 0:0:03:03 / Tue Mar 22 13:00:40 2016
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(439,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (44603,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(44604,64359)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (44669,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(44670,64359)
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(434,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (44762,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(44763,64359)
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(386,0,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (44864,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(44865,64359)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (44895,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(44896,64359)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (44967,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(44968,64359)
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(446,0,0) tid=(204,0,0)
GPGPU-Sim uArch: cycles simulated: 109359  inst.: 53272627 (ipc=660.1) sim_rate=289525 (inst/sec) elapsed = 0:0:03:04 / Tue Mar 22 13:00:41 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (45029,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(45030,64359)
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(456,0,0) tid=(218,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (45171,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(45172,64359)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (45209,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(45210,64359)
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(395,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (45280,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(45281,64359)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (45323,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(45324,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (45351,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(45352,64359)
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(465,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (45411,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(45412,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (45465,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(45466,64359)
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(476,0,0) tid=(112,0,0)
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(450,0,0) tid=(192,0,0)
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(421,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (45872,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(45873,64359)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (45886,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(45887,64359)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (45896,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(45897,64359)
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(464,0,0) tid=(200,0,0)
GPGPU-Sim uArch: cycles simulated: 110359  inst.: 54002096 (ipc=661.6) sim_rate=291903 (inst/sec) elapsed = 0:0:03:05 / Tue Mar 22 13:00:42 2016
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(443,0,0) tid=(34,0,0)
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(442,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (46298,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(46299,64359)
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(443,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (46394,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(46395,64359)
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(437,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (46459,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(46460,64359)
GPGPU-Sim uArch: cycles simulated: 110859  inst.: 54364747 (ipc=662.3) sim_rate=292283 (inst/sec) elapsed = 0:0:03:06 / Tue Mar 22 13:00:43 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (46544,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(46545,64359)
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(408,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (46624,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(46625,64359)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (46661,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(46662,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (46677,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(46678,64359)
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(482,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (46766,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(46767,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (46772,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(46773,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (46858,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(46859,64359)
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(416,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (46977,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(46978,64359)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (46990,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(46991,64359)
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(491,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 111359  inst.: 54718841 (ipc=662.7) sim_rate=292614 (inst/sec) elapsed = 0:0:03:07 / Tue Mar 22 13:00:44 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (47029,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(47030,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (47110,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(47111,64359)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (47125,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(47126,64359)
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(462,0,0) tid=(206,0,0)
GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(462,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (47340,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(47341,64359)
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(409,0,0) tid=(86,0,0)
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(474,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (47560,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(47561,64359)
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(413,0,0) tid=(152,0,0)
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(414,0,0) tid=(44,0,0)
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(414,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (47916,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(47917,64359)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (47968,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(47969,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (47997,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(47998,64359)
GPGPU-Sim uArch: cycles simulated: 112359  inst.: 55460865 (ipc=664.4) sim_rate=295004 (inst/sec) elapsed = 0:0:03:08 / Tue Mar 22 13:00:45 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (48024,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(48025,64359)
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(428,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(470,0,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (48195,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(48196,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (48227,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(48228,64359)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (48275,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(48276,64359)
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(502,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (48328,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(48329,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (48333,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(48334,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (48397,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(48398,64359)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (48416,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(48417,64359)
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(462,0,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 112859  inst.: 55818005 (ipc=664.9) sim_rate=295333 (inst/sec) elapsed = 0:0:03:09 / Tue Mar 22 13:00:46 2016
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(446,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (48594,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(48595,64359)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (48665,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(48666,64359)
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(431,0,0) tid=(16,0,0)
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(509,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (48952,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(48953,64359)
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(482,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 113359  inst.: 56183247 (ipc=665.6) sim_rate=295701 (inst/sec) elapsed = 0:0:03:10 / Tue Mar 22 13:00:47 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (49010,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(49011,64359)
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(441,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (49146,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(49147,64359)
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(437,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (49304,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(49305,64359)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (49339,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(49340,64359)
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(515,0,0) tid=(146,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (49386,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(49387,64359)
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(475,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(502,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (49660,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(49661,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (49717,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(49718,64359)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (49723,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(49724,64359)
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(443,0,0) tid=(86,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (49850,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(49851,64359)
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(440,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (49908,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(49909,64359)
GPGPU-Sim uArch: cycles simulated: 114359  inst.: 56918060 (ipc=667.0) sim_rate=298000 (inst/sec) elapsed = 0:0:03:11 / Tue Mar 22 13:00:48 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (50034,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(50035,64359)
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(485,0,0) tid=(230,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (50143,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(50144,64359)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (50167,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(50168,64359)
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(474,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (50223,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(50224,64359)
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(490,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (50303,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(50304,64359)
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(508,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (50483,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(50484,64359)
GPGPU-Sim uArch: cycles simulated: 114859  inst.: 57281935 (ipc=667.6) sim_rate=298343 (inst/sec) elapsed = 0:0:03:12 / Tue Mar 22 13:00:49 2016
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(471,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (50568,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(50569,64359)
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(446,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (50708,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(50709,64359)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (50818,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(50819,64359)
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(466,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (50894,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(50895,64359)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (50923,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(50924,64359)
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(460,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (50984,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(50985,64359)
GPGPU-Sim uArch: cycles simulated: 115359  inst.: 57641480 (ipc=668.1) sim_rate=298660 (inst/sec) elapsed = 0:0:03:13 / Tue Mar 22 13:00:50 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (51087,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(51088,64359)
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(527,0,0) tid=(168,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (51124,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(51125,64359)
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(454,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (51363,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(51364,64359)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (51364,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(51365,64359)
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(453,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (51425,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(51426,64359)
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(485,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (51613,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(51614,64359)
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(534,0,0) tid=(227,0,0)
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(457,0,0) tid=(206,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (51836,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(51837,64359)
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(540,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (51989,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(51990,64359)
GPGPU-Sim uArch: cycles simulated: 116359  inst.: 58372153 (ipc=669.3) sim_rate=300887 (inst/sec) elapsed = 0:0:03:14 / Tue Mar 22 13:00:51 2016
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(467,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (52072,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(52073,64359)
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(481,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (52226,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(52227,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (52250,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(52251,64359)
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(536,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (52382,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(52383,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (52434,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(52435,64359)
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(510,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (52469,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(52470,64359)
GPGPU-Sim uArch: cycles simulated: 116859  inst.: 58724623 (ipc=669.6) sim_rate=301151 (inst/sec) elapsed = 0:0:03:15 / Tue Mar 22 13:00:52 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (52500,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(52501,64359)
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(494,0,0) tid=(57,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (52591,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(52592,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (52662,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(52663,64359)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (52687,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(52688,64359)
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(469,0,0) tid=(72,0,0)
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(500,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (52894,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(52895,64359)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (52906,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(52907,64359)
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(522,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 117359  inst.: 59087807 (ipc=670.1) sim_rate=301468 (inst/sec) elapsed = 0:0:03:16 / Tue Mar 22 13:00:53 2016
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(551,0,0) tid=(192,0,0)
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(522,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (53272,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(53273,64359)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (53308,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(53309,64359)
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(466,0,0) tid=(237,0,0)
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(536,0,0) tid=(178,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (53562,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(53563,64359)
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(517,0,0) tid=(83,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (53673,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(53674,64359)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (53705,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(53706,64359)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (53766,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(53767,64359)
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(519,0,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (53786,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(53787,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (53863,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(53864,64359)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (53885,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(53886,64359)
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(537,0,0) tid=(64,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (53957,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(53958,64359)
GPGPU-Sim uArch: cycles simulated: 118359  inst.: 59811071 (ipc=671.1) sim_rate=303609 (inst/sec) elapsed = 0:0:03:17 / Tue Mar 22 13:00:54 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (54028,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(54029,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (54030,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(54031,64359)
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(541,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (54165,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(54166,64359)
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(535,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (54208,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(54209,64359)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (54211,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(54212,64359)
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(563,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (54355,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(54356,64359)
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(565,0,0) tid=(141,0,0)
GPGPU-Sim uArch: cycles simulated: 118859  inst.: 60174624 (ipc=671.6) sim_rate=303912 (inst/sec) elapsed = 0:0:03:18 / Tue Mar 22 13:00:55 2016
GPGPU-Sim PTX: 62500000 instructions simulated : ctaid=(483,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (54661,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(54662,64359)
GPGPU-Sim PTX: 62600000 instructions simulated : ctaid=(556,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (54743,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(54744,64359)
GPGPU-Sim PTX: 62700000 instructions simulated : ctaid=(550,0,0) tid=(148,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (54972,64359), 5 CTAs running
GPGPU-Sim PTX: 62800000 instructions simulated : ctaid=(522,0,0) tid=(44,0,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(54973,64359)
GPGPU-Sim uArch: cycles simulated: 119359  inst.: 60547240 (ipc=672.3) sim_rate=304257 (inst/sec) elapsed = 0:0:03:19 / Tue Mar 22 13:00:56 2016
GPGPU-Sim PTX: 62900000 instructions simulated : ctaid=(501,0,0) tid=(57,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (55136,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(55137,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (55168,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(55169,64359)
GPGPU-Sim PTX: 63000000 instructions simulated : ctaid=(510,0,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (55269,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(55270,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (55275,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(55276,64359)
GPGPU-Sim PTX: 63100000 instructions simulated : ctaid=(495,0,0) tid=(83,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (55412,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(55413,64359)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (55428,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(55429,64359)
GPGPU-Sim uArch: cycles simulated: 119859  inst.: 60901848 (ipc=672.6) sim_rate=304509 (inst/sec) elapsed = 0:0:03:20 / Tue Mar 22 13:00:57 2016
GPGPU-Sim PTX: 63200000 instructions simulated : ctaid=(518,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (55537,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(55538,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (55571,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(55572,64359)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (55607,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(55608,64359)
GPGPU-Sim PTX: 63300000 instructions simulated : ctaid=(501,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (55721,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(55722,64359)
GPGPU-Sim PTX: 63400000 instructions simulated : ctaid=(507,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (55907,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(55908,64359)
GPGPU-Sim PTX: 63500000 instructions simulated : ctaid=(499,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (56006,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(56007,64359)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (56036,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(56037,64359)
GPGPU-Sim PTX: 63600000 instructions simulated : ctaid=(502,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (56049,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(56050,64359)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (56123,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(56124,64359)
GPGPU-Sim PTX: 63700000 instructions simulated : ctaid=(550,0,0) tid=(214,0,0)
GPGPU-Sim PTX: 63800000 instructions simulated : ctaid=(587,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (56402,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(56403,64359)
GPGPU-Sim PTX: 63900000 instructions simulated : ctaid=(512,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 120859  inst.: 61640919 (ipc=673.8) sim_rate=306671 (inst/sec) elapsed = 0:0:03:21 / Tue Mar 22 13:00:58 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (56500,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(56501,64359)
GPGPU-Sim PTX: 64000000 instructions simulated : ctaid=(582,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (56662,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(56663,64359)
GPGPU-Sim PTX: 64100000 instructions simulated : ctaid=(568,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (56738,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(56739,64359)
GPGPU-Sim PTX: 64200000 instructions simulated : ctaid=(578,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (56837,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(56838,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (56874,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(56875,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (56913,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(56914,64359)
GPGPU-Sim PTX: 64300000 instructions simulated : ctaid=(558,0,0) tid=(218,0,0)
GPGPU-Sim uArch: cycles simulated: 121359  inst.: 62001291 (ipc=674.2) sim_rate=306937 (inst/sec) elapsed = 0:0:03:22 / Tue Mar 22 13:00:59 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (57100,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(57101,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (57101,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(57102,64359)
GPGPU-Sim PTX: 64400000 instructions simulated : ctaid=(532,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (57144,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(57145,64359)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (57226,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(57227,64359)
GPGPU-Sim PTX: 64500000 instructions simulated : ctaid=(568,0,0) tid=(120,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (57260,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(57261,64359)
GPGPU-Sim PTX: 64600000 instructions simulated : ctaid=(579,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 64700000 instructions simulated : ctaid=(564,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 121859  inst.: 62366725 (ipc=674.7) sim_rate=307225 (inst/sec) elapsed = 0:0:03:23 / Tue Mar 22 13:01:00 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (57542,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(57543,64359)
GPGPU-Sim PTX: 64800000 instructions simulated : ctaid=(574,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 64900000 instructions simulated : ctaid=(519,0,0) tid=(146,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (57783,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(57784,64359)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (57879,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(57880,64359)
GPGPU-Sim PTX: 65000000 instructions simulated : ctaid=(587,0,0) tid=(186,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (57919,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(57920,64359)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (57936,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(57937,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (57947,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(57948,64359)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (58001,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(58002,64359)
GPGPU-Sim PTX: 65100000 instructions simulated : ctaid=(578,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (58152,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(58153,64359)
GPGPU-Sim PTX: 65200000 instructions simulated : ctaid=(603,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (58247,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(58248,64359)
GPGPU-Sim PTX: 65300000 instructions simulated : ctaid=(526,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 65400000 instructions simulated : ctaid=(531,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (58464,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(58465,64359)
GPGPU-Sim uArch: cycles simulated: 122859  inst.: 63082652 (ipc=675.4) sim_rate=309228 (inst/sec) elapsed = 0:0:03:24 / Tue Mar 22 13:01:01 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (58512,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(58513,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (58558,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(58559,64359)
GPGPU-Sim PTX: 65500000 instructions simulated : ctaid=(567,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (58618,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(58619,64359)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (58627,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(58628,64359)
GPGPU-Sim PTX: 65600000 instructions simulated : ctaid=(573,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (58755,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(58756,64359)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (58812,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(58813,64359)
GPGPU-Sim PTX: 65700000 instructions simulated : ctaid=(613,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 65800000 instructions simulated : ctaid=(535,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 123359  inst.: 63449593 (ipc=675.9) sim_rate=309510 (inst/sec) elapsed = 0:0:03:25 / Tue Mar 22 13:01:02 2016
GPGPU-Sim PTX: 65900000 instructions simulated : ctaid=(535,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 66000000 instructions simulated : ctaid=(569,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (59286,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(59287,64359)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (59306,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(59307,64359)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (59363,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(59364,64359)
GPGPU-Sim PTX: 66100000 instructions simulated : ctaid=(616,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (59459,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(59460,64359)
GPGPU-Sim uArch: cycles simulated: 123859  inst.: 63815584 (ipc=676.4) sim_rate=309784 (inst/sec) elapsed = 0:0:03:26 / Tue Mar 22 13:01:03 2016
GPGPU-Sim PTX: 66200000 instructions simulated : ctaid=(594,0,0) tid=(86,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (59551,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(59552,64359)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (59593,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(59594,64359)
GPGPU-Sim PTX: 66300000 instructions simulated : ctaid=(583,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (59737,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(59738,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (59773,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(59774,64359)
GPGPU-Sim PTX: 66400000 instructions simulated : ctaid=(547,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (59869,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(59870,64359)
GPGPU-Sim PTX: 66500000 instructions simulated : ctaid=(592,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (59934,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(59935,64359)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (59967,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(59968,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (60038,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(60039,64359)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (60043,64359), 5 CTAs running
GPGPU-Sim PTX: 66600000 instructions simulated : ctaid=(619,0,0) tid=(29,0,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(60044,64359)
GPGPU-Sim PTX: 66700000 instructions simulated : ctaid=(551,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 66800000 instructions simulated : ctaid=(602,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (60326,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(60327,64359)
GPGPU-Sim PTX: 66900000 instructions simulated : ctaid=(595,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (60476,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(60477,64359)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (60488,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(60489,64359)
GPGPU-Sim uArch: cycles simulated: 124859  inst.: 64543118 (ipc=677.2) sim_rate=311802 (inst/sec) elapsed = 0:0:03:27 / Tue Mar 22 13:01:04 2016
GPGPU-Sim PTX: 67000000 instructions simulated : ctaid=(547,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (60594,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(60595,64359)
GPGPU-Sim PTX: 67100000 instructions simulated : ctaid=(586,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (60770,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(60771,64359)
GPGPU-Sim PTX: 67200000 instructions simulated : ctaid=(595,0,0) tid=(166,0,0)
GPGPU-Sim PTX: 67300000 instructions simulated : ctaid=(552,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (60985,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(60986,64359)
GPGPU-Sim uArch: cycles simulated: 125359  inst.: 64905054 (ipc=677.6) sim_rate=312043 (inst/sec) elapsed = 0:0:03:28 / Tue Mar 22 13:01:05 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (61013,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(61014,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (61018,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(61019,64359)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (61042,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(61043,64359)
GPGPU-Sim PTX: 67400000 instructions simulated : ctaid=(637,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (61107,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(61108,64359)
GPGPU-Sim PTX: 67500000 instructions simulated : ctaid=(560,0,0) tid=(136,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (61242,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(61243,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (61280,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(61281,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (61349,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(61350,64359)
GPGPU-Sim PTX: 67600000 instructions simulated : ctaid=(590,0,0) tid=(150,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (61395,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(61396,64359)
GPGPU-Sim uArch: cycles simulated: 125859  inst.: 65266711 (ipc=678.0) sim_rate=312280 (inst/sec) elapsed = 0:0:03:29 / Tue Mar 22 13:01:06 2016
GPGPU-Sim PTX: 67700000 instructions simulated : ctaid=(596,0,0) tid=(170,0,0)
GPGPU-Sim PTX: 67800000 instructions simulated : ctaid=(573,0,0) tid=(118,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (61686,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(61687,64359)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (61730,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(61731,64359)
GPGPU-Sim PTX: 67900000 instructions simulated : ctaid=(633,0,0) tid=(46,0,0)
GPGPU-Sim PTX: 68000000 instructions simulated : ctaid=(598,0,0) tid=(131,0,0)
GPGPU-Sim PTX: 68100000 instructions simulated : ctaid=(620,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (62073,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(62074,64359)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (62128,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(62129,64359)
GPGPU-Sim PTX: 68200000 instructions simulated : ctaid=(642,0,0) tid=(14,0,0)
GPGPU-Sim PTX: 68300000 instructions simulated : ctaid=(600,0,0) tid=(230,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (62363,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(62364,64359)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (62378,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(62379,64359)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (62404,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(62405,64359)
GPGPU-Sim PTX: 68400000 instructions simulated : ctaid=(593,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 126859  inst.: 65988244 (ipc=678.7) sim_rate=314229 (inst/sec) elapsed = 0:0:03:30 / Tue Mar 22 13:01:07 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (62511,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(62512,64359)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (62526,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(62527,64359)
GPGPU-Sim PTX: 68500000 instructions simulated : ctaid=(583,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (62606,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(62607,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (62657,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(62658,64359)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (62664,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(62665,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (62704,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(62705,64359)
GPGPU-Sim PTX: 68600000 instructions simulated : ctaid=(650,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (62799,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(62800,64359)
GPGPU-Sim PTX: 68700000 instructions simulated : ctaid=(655,0,0) tid=(246,0,0)
GPGPU-Sim PTX: 68800000 instructions simulated : ctaid=(579,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 127359  inst.: 66350887 (ipc=679.1) sim_rate=314459 (inst/sec) elapsed = 0:0:03:31 / Tue Mar 22 13:01:08 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (63017,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(63018,64359)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (63035,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(63036,64359)
GPGPU-Sim PTX: 68900000 instructions simulated : ctaid=(658,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (63160,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(63161,64359)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (63179,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(63180,64359)
GPGPU-Sim PTX: 69000000 instructions simulated : ctaid=(577,0,0) tid=(91,0,0)
GPGPU-Sim PTX: 69100000 instructions simulated : ctaid=(628,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (63372,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(63373,64359)
GPGPU-Sim PTX: 69200000 instructions simulated : ctaid=(614,0,0) tid=(212,0,0)
GPGPU-Sim uArch: cycles simulated: 127859  inst.: 66728150 (ipc=679.7) sim_rate=314755 (inst/sec) elapsed = 0:0:03:32 / Tue Mar 22 13:01:09 2016
GPGPU-Sim PTX: 69300000 instructions simulated : ctaid=(613,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (63653,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(63654,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (63761,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(63762,64359)
GPGPU-Sim PTX: 69400000 instructions simulated : ctaid=(659,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 69500000 instructions simulated : ctaid=(650,0,0) tid=(163,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (63919,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(63920,64359)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (63950,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(63951,64359)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (64028,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(64029,64359)
GPGPU-Sim PTX: 69600000 instructions simulated : ctaid=(639,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (64074,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(64075,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (64111,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(64112,64359)
GPGPU-Sim PTX: 69700000 instructions simulated : ctaid=(584,0,0) tid=(161,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (64223,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(64224,64359)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (64285,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(64286,64359)
GPGPU-Sim PTX: 69800000 instructions simulated : ctaid=(658,0,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (64301,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(64302,64359)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (64386,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(64387,64359)
GPGPU-Sim PTX: 69900000 instructions simulated : ctaid=(636,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 128859  inst.: 67449905 (ipc=680.3) sim_rate=316666 (inst/sec) elapsed = 0:0:03:33 / Tue Mar 22 13:01:10 2016
GPGPU-Sim PTX: 70000000 instructions simulated : ctaid=(602,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (64616,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(64617,64359)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (64639,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(64640,64359)
GPGPU-Sim PTX: 70100000 instructions simulated : ctaid=(654,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (64729,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(64730,64359)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (64732,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(64733,64359)
GPGPU-Sim PTX: 70200000 instructions simulated : ctaid=(588,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (64855,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(64856,64359)
GPGPU-Sim PTX: 70300000 instructions simulated : ctaid=(604,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 129359  inst.: 67821246 (ipc=680.8) sim_rate=316921 (inst/sec) elapsed = 0:0:03:34 / Tue Mar 22 13:01:11 2016
GPGPU-Sim PTX: 70400000 instructions simulated : ctaid=(647,0,0) tid=(216,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (65110,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(65111,64359)
GPGPU-Sim PTX: 70500000 instructions simulated : ctaid=(595,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (65300,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(65301,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (65302,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(65303,64359)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (65331,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(65332,64359)
GPGPU-Sim PTX: 70600000 instructions simulated : ctaid=(654,0,0) tid=(121,0,0)
GPGPU-Sim PTX: 70700000 instructions simulated : ctaid=(656,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 129859  inst.: 68186690 (ipc=681.2) sim_rate=317147 (inst/sec) elapsed = 0:0:03:35 / Tue Mar 22 13:01:12 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (65519,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(65520,64359)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (65548,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(65549,64359)
GPGPU-Sim PTX: 70800000 instructions simulated : ctaid=(683,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (65629,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(65630,64359)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (65719,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(65720,64359)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (65733,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(65734,64359)
GPGPU-Sim PTX: 70900000 instructions simulated : ctaid=(601,0,0) tid=(188,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (65814,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(65815,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (65820,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(65821,64359)
GPGPU-Sim PTX: 71000000 instructions simulated : ctaid=(685,0,0) tid=(126,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (65962,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(65963,64359)
GPGPU-Sim uArch: cycles simulated: 130359  inst.: 68549737 (ipc=681.5) sim_rate=317359 (inst/sec) elapsed = 0:0:03:36 / Tue Mar 22 13:01:13 2016
GPGPU-Sim PTX: 71100000 instructions simulated : ctaid=(615,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (66055,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(66056,64359)
GPGPU-Sim PTX: 71200000 instructions simulated : ctaid=(678,0,0) tid=(190,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (66273,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(66274,64359)
GPGPU-Sim PTX: 71300000 instructions simulated : ctaid=(603,0,0) tid=(250,0,0)
GPGPU-Sim PTX: 71400000 instructions simulated : ctaid=(632,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (66530,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(66531,64359)
GPGPU-Sim PTX: 71500000 instructions simulated : ctaid=(675,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (66657,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(66658,64359)
GPGPU-Sim PTX: 71600000 instructions simulated : ctaid=(661,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (66705,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(66706,64359)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (66725,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(66726,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (66763,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(66764,64359)
GPGPU-Sim PTX: 71700000 instructions simulated : ctaid=(612,0,0) tid=(67,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (66845,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(66846,64359)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (66932,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(66933,64359)
GPGPU-Sim PTX: 71800000 instructions simulated : ctaid=(696,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 131359  inst.: 69274708 (ipc=682.2) sim_rate=319238 (inst/sec) elapsed = 0:0:03:37 / Tue Mar 22 13:01:14 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (67033,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(67034,64359)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (67061,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(67062,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (67068,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(67069,64359)
GPGPU-Sim PTX: 71900000 instructions simulated : ctaid=(697,0,0) tid=(230,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (67170,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(67171,64359)
GPGPU-Sim PTX: 72000000 instructions simulated : ctaid=(617,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (67266,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(67267,64359)
GPGPU-Sim PTX: 72100000 instructions simulated : ctaid=(655,0,0) tid=(42,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (67362,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(67363,64359)
GPGPU-Sim PTX: 72200000 instructions simulated : ctaid=(655,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 131859  inst.: 69637260 (ipc=682.5) sim_rate=319436 (inst/sec) elapsed = 0:0:03:38 / Tue Mar 22 13:01:15 2016
GPGPU-Sim PTX: 72300000 instructions simulated : ctaid=(620,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (67717,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(67718,64359)
GPGPU-Sim PTX: 72400000 instructions simulated : ctaid=(676,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (67761,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(67762,64359)
GPGPU-Sim PTX: 72500000 instructions simulated : ctaid=(703,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (67971,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(67972,64359)
GPGPU-Sim uArch: cycles simulated: 132359  inst.: 70012743 (ipc=683.0) sim_rate=319692 (inst/sec) elapsed = 0:0:03:39 / Tue Mar 22 13:01:16 2016
GPGPU-Sim PTX: 72600000 instructions simulated : ctaid=(705,0,0) tid=(224,0,0)
GPGPU-Sim PTX: 72700000 instructions simulated : ctaid=(628,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (68151,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(68152,64359)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (68211,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(68212,64359)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (68226,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(68227,64359)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (68243,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(68244,64359)
GPGPU-Sim PTX: 72800000 instructions simulated : ctaid=(685,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (68313,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(68314,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (68411,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(68412,64359)
GPGPU-Sim PTX: 72900000 instructions simulated : ctaid=(627,0,0) tid=(202,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (68531,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(68532,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (68551,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(68552,64359)
GPGPU-Sim PTX: 73000000 instructions simulated : ctaid=(662,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (68610,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(68611,64359)
GPGPU-Sim PTX: 73100000 instructions simulated : ctaid=(713,0,0) tid=(83,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (68758,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(68759,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (68786,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(68787,64359)
GPGPU-Sim PTX: 73200000 instructions simulated : ctaid=(635,0,0) tid=(84,0,0)
GPGPU-Sim PTX: 73300000 instructions simulated : ctaid=(716,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 133359  inst.: 70736440 (ipc=683.6) sim_rate=321529 (inst/sec) elapsed = 0:0:03:40 / Tue Mar 22 13:01:17 2016
GPGPU-Sim PTX: 73400000 instructions simulated : ctaid=(635,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (69110,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(69111,64359)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (69115,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(69116,64359)
GPGPU-Sim PTX: 73500000 instructions simulated : ctaid=(639,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (69269,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(69270,64359)
GPGPU-Sim PTX: 73600000 instructions simulated : ctaid=(720,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (69434,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(69435,64359)
GPGPU-Sim PTX: 73700000 instructions simulated : ctaid=(701,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (69486,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(69487,64359)
GPGPU-Sim uArch: cycles simulated: 133859  inst.: 71100436 (ipc=683.9) sim_rate=321721 (inst/sec) elapsed = 0:0:03:41 / Tue Mar 22 13:01:18 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (69536,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(69537,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (69596,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(69597,64359)
GPGPU-Sim PTX: 73800000 instructions simulated : ctaid=(703,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (69739,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(69740,64359)
GPGPU-Sim PTX: 73900000 instructions simulated : ctaid=(687,0,0) tid=(46,0,0)
GPGPU-Sim PTX: 74000000 instructions simulated : ctaid=(720,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (69976,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(69977,64359)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (69980,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(69981,64359)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (69986,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(69987,64359)
GPGPU-Sim uArch: cycles simulated: 134359  inst.: 71452549 (ipc=684.0) sim_rate=321858 (inst/sec) elapsed = 0:0:03:42 / Tue Mar 22 13:01:19 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (70022,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(70023,64359)
GPGPU-Sim PTX: 74100000 instructions simulated : ctaid=(703,0,0) tid=(168,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (70027,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(70028,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (70104,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(70105,64359)
GPGPU-Sim PTX: 74200000 instructions simulated : ctaid=(704,0,0) tid=(186,0,0)
GPGPU-Sim PTX: 74300000 instructions simulated : ctaid=(722,0,0) tid=(118,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (70311,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(70312,64359)
GPGPU-Sim PTX: 74400000 instructions simulated : ctaid=(693,0,0) tid=(240,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (70432,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(70433,64359)
GPGPU-Sim PTX: 74500000 instructions simulated : ctaid=(647,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (70601,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(70602,64359)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (70660,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(70661,64359)
GPGPU-Sim PTX: 74600000 instructions simulated : ctaid=(653,0,0) tid=(217,0,0)
GPGPU-Sim PTX: 74700000 instructions simulated : ctaid=(704,0,0) tid=(211,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (70895,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(70896,64359)
GPGPU-Sim PTX: 74800000 instructions simulated : ctaid=(657,0,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 135359  inst.: 72184016 (ipc=684.7) sim_rate=323695 (inst/sec) elapsed = 0:0:03:43 / Tue Mar 22 13:01:20 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (71078,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(71079,64359)
GPGPU-Sim PTX: 74900000 instructions simulated : ctaid=(674,0,0) tid=(204,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (71116,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(71117,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (71127,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(71128,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (71168,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(71169,64359)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (71204,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(71205,64359)
GPGPU-Sim PTX: 75000000 instructions simulated : ctaid=(695,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (71280,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(71281,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (71323,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(71324,64359)
GPGPU-Sim PTX: 75100000 instructions simulated : ctaid=(683,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (71356,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(71357,64359)
GPGPU-Sim PTX: 75200000 instructions simulated : ctaid=(723,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 135859  inst.: 72545008 (ipc=685.0) sim_rate=323861 (inst/sec) elapsed = 0:0:03:44 / Tue Mar 22 13:01:21 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (71518,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(71519,64359)
GPGPU-Sim PTX: 75300000 instructions simulated : ctaid=(660,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (71717,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(71718,64359)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (71741,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(71742,64359)
GPGPU-Sim PTX: 75400000 instructions simulated : ctaid=(698,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (71802,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(71803,64359)
GPGPU-Sim PTX: 75500000 instructions simulated : ctaid=(747,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (71919,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(71920,64359)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (71947,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(71948,64359)
GPGPU-Sim uArch: cycles simulated: 136359  inst.: 72911455 (ipc=685.3) sim_rate=324050 (inst/sec) elapsed = 0:0:03:45 / Tue Mar 22 13:01:22 2016
GPGPU-Sim PTX: 75600000 instructions simulated : ctaid=(688,0,0) tid=(198,0,0)
GPGPU-Sim PTX: 75700000 instructions simulated : ctaid=(724,0,0) tid=(72,0,0)
GPGPU-Sim PTX: 75800000 instructions simulated : ctaid=(724,0,0) tid=(76,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (72276,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(72277,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (72321,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(72322,64359)
GPGPU-Sim PTX: 75900000 instructions simulated : ctaid=(744,0,0) tid=(131,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (72498,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(72499,64359)
GPGPU-Sim PTX: 76000000 instructions simulated : ctaid=(711,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (72549,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(72550,64359)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (72666,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(72667,64359)
GPGPU-Sim PTX: 76100000 instructions simulated : ctaid=(679,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (72698,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(72699,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (72775,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(72776,64359)
GPGPU-Sim PTX: 76200000 instructions simulated : ctaid=(692,0,0) tid=(67,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (72822,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(72823,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (72859,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(72860,64359)
GPGPU-Sim PTX: 76300000 instructions simulated : ctaid=(687,0,0) tid=(193,0,0)
GPGPU-Sim uArch: cycles simulated: 137359  inst.: 73634734 (ipc=685.8) sim_rate=325817 (inst/sec) elapsed = 0:0:03:46 / Tue Mar 22 13:01:23 2016
GPGPU-Sim PTX: 76400000 instructions simulated : ctaid=(681,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (73169,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(73170,64359)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (73175,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(73176,64359)
GPGPU-Sim PTX: 76500000 instructions simulated : ctaid=(745,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (73344,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(73345,64359)
GPGPU-Sim PTX: 76600000 instructions simulated : ctaid=(750,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (73367,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(73368,64359)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (73428,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(73429,64359)
GPGPU-Sim PTX: 76700000 instructions simulated : ctaid=(739,0,0) tid=(254,0,0)
GPGPU-Sim uArch: cycles simulated: 137859  inst.: 74004864 (ipc=686.2) sim_rate=326012 (inst/sec) elapsed = 0:0:03:47 / Tue Mar 22 13:01:24 2016
GPGPU-Sim PTX: 76800000 instructions simulated : ctaid=(680,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (73678,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(73679,64359)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (73728,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(73729,64359)
GPGPU-Sim PTX: 76900000 instructions simulated : ctaid=(766,0,0) tid=(44,0,0)
GPGPU-Sim PTX: 77000000 instructions simulated : ctaid=(759,0,0) tid=(38,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (73966,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(73967,64359)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (73985,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(73986,64359)
GPGPU-Sim uArch: cycles simulated: 138359  inst.: 74364388 (ipc=686.4) sim_rate=326159 (inst/sec) elapsed = 0:0:03:48 / Tue Mar 22 13:01:25 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (74001,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(74002,64359)
GPGPU-Sim PTX: 77100000 instructions simulated : ctaid=(696,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (74099,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(74100,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (74112,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(74113,64359)
GPGPU-Sim PTX: 77200000 instructions simulated : ctaid=(740,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (74224,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(74225,64359)
GPGPU-Sim PTX: 77300000 instructions simulated : ctaid=(687,0,0) tid=(150,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (74300,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(74301,64359)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (74367,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(74368,64359)
GPGPU-Sim PTX: 77400000 instructions simulated : ctaid=(745,0,0) tid=(148,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (74456,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(74457,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (74504,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(74505,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (74539,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(74540,64359)
GPGPU-Sim PTX: 77500000 instructions simulated : ctaid=(734,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (74602,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(74603,64359)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (74674,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(74675,64359)
GPGPU-Sim PTX: 77600000 instructions simulated : ctaid=(769,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 77700000 instructions simulated : ctaid=(728,0,0) tid=(192,0,0)
GPGPU-Sim PTX: 77800000 instructions simulated : ctaid=(705,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 139359  inst.: 75093094 (ipc=687.0) sim_rate=327917 (inst/sec) elapsed = 0:0:03:49 / Tue Mar 22 13:01:26 2016
GPGPU-Sim PTX: 77900000 instructions simulated : ctaid=(773,0,0) tid=(147,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (75191,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(75192,64359)
GPGPU-Sim PTX: 78000000 instructions simulated : ctaid=(762,0,0) tid=(83,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (75237,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(75238,64359)
GPGPU-Sim PTX: 78100000 instructions simulated : ctaid=(758,0,0) tid=(16,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (75409,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(75410,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (75419,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(75420,64359)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (75423,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(75424,64359)
GPGPU-Sim PTX: 78200000 instructions simulated : ctaid=(726,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 139859  inst.: 75452304 (ipc=687.2) sim_rate=328053 (inst/sec) elapsed = 0:0:03:50 / Tue Mar 22 13:01:27 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (75519,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(75520,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (75552,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(75553,64359)
GPGPU-Sim PTX: 78300000 instructions simulated : ctaid=(766,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (75663,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(75664,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (75674,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(75675,64359)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (75678,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(75679,64359)
GPGPU-Sim PTX: 78400000 instructions simulated : ctaid=(779,0,0) tid=(120,0,0)
GPGPU-Sim PTX: 78500000 instructions simulated : ctaid=(711,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (75888,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(75889,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (75963,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(75964,64359)
GPGPU-Sim uArch: cycles simulated: 140359  inst.: 75811829 (ipc=687.4) sim_rate=328189 (inst/sec) elapsed = 0:0:03:51 / Tue Mar 22 13:01:28 2016
GPGPU-Sim PTX: 78600000 instructions simulated : ctaid=(731,0,0) tid=(160,0,0)
GPGPU-Sim PTX: 78700000 instructions simulated : ctaid=(744,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 78800000 instructions simulated : ctaid=(777,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (76332,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(76333,64359)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (76368,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(76369,64359)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (76381,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(76382,64359)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (76393,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(76394,64359)
GPGPU-Sim PTX: 78900000 instructions simulated : ctaid=(765,0,0) tid=(197,0,0)
GPGPU-Sim uArch: cycles simulated: 140859  inst.: 76180395 (ipc=687.7) sim_rate=328363 (inst/sec) elapsed = 0:0:03:52 / Tue Mar 22 13:01:29 2016
GPGPU-Sim PTX: 79000000 instructions simulated : ctaid=(761,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (76565,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(76566,64359)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (76609,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(76610,64359)
GPGPU-Sim PTX: 79100000 instructions simulated : ctaid=(735,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 79200000 instructions simulated : ctaid=(714,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (76905,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(76906,64359)
GPGPU-Sim PTX: 79300000 instructions simulated : ctaid=(721,0,0) tid=(118,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (76983,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(76984,64359)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (77019,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(77020,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (77056,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(77057,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (77058,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(77059,64359)
GPGPU-Sim PTX: 79400000 instructions simulated : ctaid=(781,0,0) tid=(145,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (77086,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(77087,64359)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (77200,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(77201,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (77207,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(77208,64359)
GPGPU-Sim PTX: 79500000 instructions simulated : ctaid=(743,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 79600000 instructions simulated : ctaid=(800,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 79700000 instructions simulated : ctaid=(725,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 141859  inst.: 76905488 (ipc=688.2) sim_rate=330066 (inst/sec) elapsed = 0:0:03:53 / Tue Mar 22 13:01:30 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (77522,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(77523,64359)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (77586,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(77587,64359)
GPGPU-Sim PTX: 79800000 instructions simulated : ctaid=(769,0,0) tid=(100,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (77614,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(77615,64359)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (77669,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(77670,64359)
GPGPU-Sim PTX: 79900000 instructions simulated : ctaid=(732,0,0) tid=(12,0,0)
GPGPU-Sim PTX: 80000000 instructions simulated : ctaid=(766,0,0) tid=(152,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (77978,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(77979,64359)
GPGPU-Sim uArch: cycles simulated: 142359  inst.: 77273508 (ipc=688.5) sim_rate=330228 (inst/sec) elapsed = 0:0:03:54 / Tue Mar 22 13:01:31 2016
GPGPU-Sim PTX: 80100000 instructions simulated : ctaid=(792,0,0) tid=(195,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (78043,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(78044,64359)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (78048,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(78049,64359)
GPGPU-Sim PTX: 80200000 instructions simulated : ctaid=(793,0,0) tid=(217,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (78174,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(78175,64359)
GPGPU-Sim PTX: 80300000 instructions simulated : ctaid=(760,0,0) tid=(246,0,0)
GPGPU-Sim PTX: 80400000 instructions simulated : ctaid=(796,0,0) tid=(84,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (78427,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(78428,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (78429,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(78430,64359)
GPGPU-Sim uArch: cycles simulated: 142859  inst.: 77637029 (ipc=688.8) sim_rate=330370 (inst/sec) elapsed = 0:0:03:55 / Tue Mar 22 13:01:32 2016
GPGPU-Sim PTX: 80500000 instructions simulated : ctaid=(789,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (78578,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(78579,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (78630,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(78631,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (78636,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(78637,64359)
GPGPU-Sim PTX: 80600000 instructions simulated : ctaid=(758,0,0) tid=(133,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (78716,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(78717,64359)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (78796,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(78797,64359)
GPGPU-Sim PTX: 80700000 instructions simulated : ctaid=(818,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (78823,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(78824,64359)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (78872,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(78873,64359)
GPGPU-Sim PTX: 80800000 instructions simulated : ctaid=(787,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (78987,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(78988,64359)
GPGPU-Sim PTX: 80900000 instructions simulated : ctaid=(800,0,0) tid=(168,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (79176,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(79177,64359)
GPGPU-Sim PTX: 81000000 instructions simulated : ctaid=(816,0,0) tid=(22,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (79232,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(79233,64359)
GPGPU-Sim PTX: 81100000 instructions simulated : ctaid=(740,0,0) tid=(48,0,0)
GPGPU-Sim PTX: 81200000 instructions simulated : ctaid=(797,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 143859  inst.: 78368904 (ipc=689.3) sim_rate=332071 (inst/sec) elapsed = 0:0:03:56 / Tue Mar 22 13:01:33 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (79519,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(79520,64359)
GPGPU-Sim PTX: 81300000 instructions simulated : ctaid=(820,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 81400000 instructions simulated : ctaid=(809,0,0) tid=(188,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (79761,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(79762,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (79769,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(79770,64359)
GPGPU-Sim PTX: 81500000 instructions simulated : ctaid=(782,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (79900,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(79901,64359)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (79928,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(79929,64359)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (79942,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(79943,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (79990,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(79991,64359)
GPGPU-Sim uArch: cycles simulated: 144359  inst.: 78725520 (ipc=689.4) sim_rate=332175 (inst/sec) elapsed = 0:0:03:57 / Tue Mar 22 13:01:34 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (80004,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(80005,64359)
GPGPU-Sim PTX: 81600000 instructions simulated : ctaid=(749,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (80076,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(80077,64359)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (80125,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(80126,64359)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (80131,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(80132,64359)
GPGPU-Sim PTX: 81700000 instructions simulated : ctaid=(750,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 81800000 instructions simulated : ctaid=(789,0,0) tid=(234,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (80279,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(80280,64359)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (80385,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(80386,64359)
GPGPU-Sim PTX: 81900000 instructions simulated : ctaid=(839,0,0) tid=(106,0,0)
GPGPU-Sim uArch: cycles simulated: 144859  inst.: 79086879 (ipc=689.7) sim_rate=332297 (inst/sec) elapsed = 0:0:03:58 / Tue Mar 22 13:01:35 2016
GPGPU-Sim PTX: 82000000 instructions simulated : ctaid=(811,0,0) tid=(187,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (80556,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(80557,64359)
GPGPU-Sim PTX: 82100000 instructions simulated : ctaid=(752,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (80714,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(80715,64359)
GPGPU-Sim PTX: 82200000 instructions simulated : ctaid=(837,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 82300000 instructions simulated : ctaid=(801,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (80996,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(80997,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (81039,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(81040,64359)
GPGPU-Sim PTX: 82400000 instructions simulated : ctaid=(792,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (81094,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(81095,64359)
GPGPU-Sim PTX: 82500000 instructions simulated : ctaid=(829,0,0) tid=(233,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (81317,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(81318,64359)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (81318,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(81319,64359)
GPGPU-Sim PTX: 82600000 instructions simulated : ctaid=(813,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (81401,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(81402,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (81445,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(81446,64359)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (81468,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(81469,64359)
GPGPU-Sim PTX: 82700000 instructions simulated : ctaid=(813,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 145859  inst.: 79813093 (ipc=690.1) sim_rate=333945 (inst/sec) elapsed = 0:0:03:59 / Tue Mar 22 13:01:36 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (81516,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(81517,64359)
GPGPU-Sim PTX: 82800000 instructions simulated : ctaid=(775,0,0) tid=(43,0,0)
GPGPU-Sim PTX: 82900000 instructions simulated : ctaid=(807,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (81785,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(81786,64359)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (81793,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(81794,64359)
GPGPU-Sim PTX: 83000000 instructions simulated : ctaid=(811,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (81906,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(81907,64359)
GPGPU-Sim uArch: cycles simulated: 146359  inst.: 80171795 (ipc=690.3) sim_rate=334049 (inst/sec) elapsed = 0:0:04:00 / Tue Mar 22 13:01:37 2016
GPGPU-Sim PTX: 83100000 instructions simulated : ctaid=(812,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (82028,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(82029,64359)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (82141,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(82142,64359)
GPGPU-Sim PTX: 83200000 instructions simulated : ctaid=(818,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 83300000 instructions simulated : ctaid=(770,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (82297,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(82298,64359)
GPGPU-Sim PTX: 83400000 instructions simulated : ctaid=(777,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 146859  inst.: 80544095 (ipc=690.6) sim_rate=334207 (inst/sec) elapsed = 0:0:04:01 / Tue Mar 22 13:01:38 2016
GPGPU-Sim PTX: 83500000 instructions simulated : ctaid=(839,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (82652,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(82653,64359)
GPGPU-Sim PTX: 83600000 instructions simulated : ctaid=(855,0,0) tid=(130,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (82708,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(82709,64359)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (82729,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(82730,64359)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (82752,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(82753,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (82796,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(82797,64359)
GPGPU-Sim PTX: 83700000 instructions simulated : ctaid=(835,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 83800000 instructions simulated : ctaid=(835,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (82978,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(82979,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (82996,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(82997,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (83022,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(83023,64359)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (83073,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(83074,64359)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (83084,64359), 5 CTAs running
GPGPU-Sim PTX: 83900000 instructions simulated : ctaid=(862,0,0) tid=(161,0,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(83085,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (83123,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(83124,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (83159,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(83160,64359)
GPGPU-Sim PTX: 84000000 instructions simulated : ctaid=(813,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (83342,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(83343,64359)
GPGPU-Sim PTX: 84100000 instructions simulated : ctaid=(788,0,0) tid=(30,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (83434,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(83435,64359)
GPGPU-Sim PTX: 84200000 instructions simulated : ctaid=(830,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 147859  inst.: 81264162 (ipc=690.9) sim_rate=335802 (inst/sec) elapsed = 0:0:04:02 / Tue Mar 22 13:01:39 2016
GPGPU-Sim PTX: 84300000 instructions simulated : ctaid=(813,0,0) tid=(46,0,0)
GPGPU-Sim PTX: 84400000 instructions simulated : ctaid=(859,0,0) tid=(92,0,0)
GPGPU-Sim PTX: 84500000 instructions simulated : ctaid=(813,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (83949,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(83950,64359)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (83985,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(83986,64359)
GPGPU-Sim uArch: cycles simulated: 148359  inst.: 81627022 (ipc=691.2) sim_rate=335913 (inst/sec) elapsed = 0:0:04:03 / Tue Mar 22 13:01:40 2016
GPGPU-Sim PTX: 84600000 instructions simulated : ctaid=(824,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (84032,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(84033,64359)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (84087,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(84088,64359)
GPGPU-Sim PTX: 84700000 instructions simulated : ctaid=(837,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (84169,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(84170,64359)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (84223,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(84224,64359)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (84268,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(84269,64359)
GPGPU-Sim PTX: 84800000 instructions simulated : ctaid=(875,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (84307,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(84308,64359)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (84333,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(84334,64359)
GPGPU-Sim PTX: 84900000 instructions simulated : ctaid=(795,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 148859  inst.: 81981139 (ipc=691.3) sim_rate=335988 (inst/sec) elapsed = 0:0:04:04 / Tue Mar 22 13:01:41 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (84522,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(84523,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (84538,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(84539,64359)
GPGPU-Sim PTX: 85000000 instructions simulated : ctaid=(795,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (84599,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(84600,64359)
GPGPU-Sim PTX: 85100000 instructions simulated : ctaid=(851,0,0) tid=(10,0,0)
GPGPU-Sim PTX: 85200000 instructions simulated : ctaid=(879,0,0) tid=(222,0,0)
GPGPU-Sim PTX: 85300000 instructions simulated : ctaid=(866,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 149359  inst.: 82353139 (ipc=691.6) sim_rate=336135 (inst/sec) elapsed = 0:0:04:05 / Tue Mar 22 13:01:42 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (85047,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(85048,64359)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (85059,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(85060,64359)
GPGPU-Sim PTX: 85400000 instructions simulated : ctaid=(877,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (85113,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(85114,64359)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (85177,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(85178,64359)
GPGPU-Sim PTX: 85500000 instructions simulated : ctaid=(860,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (85238,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(85239,64359)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (85253,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(85254,64359)
GPGPU-Sim PTX: 85600000 instructions simulated : ctaid=(807,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 85700000 instructions simulated : ctaid=(811,0,0) tid=(186,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (85550,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(85551,64359)
GPGPU-Sim PTX: 85800000 instructions simulated : ctaid=(853,0,0) tid=(60,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (85610,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(85611,64359)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (85681,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(85682,64359)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (85697,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(85698,64359)
GPGPU-Sim PTX: 85900000 instructions simulated : ctaid=(868,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (85788,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(85789,64359)
GPGPU-Sim PTX: 86000000 instructions simulated : ctaid=(849,0,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (85887,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(85888,64359)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (85979,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(85980,64359)
GPGPU-Sim uArch: cycles simulated: 150359  inst.: 83077903 (ipc=692.0) sim_rate=337715 (inst/sec) elapsed = 0:0:04:06 / Tue Mar 22 13:01:43 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (86008,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(86009,64359)
GPGPU-Sim PTX: 86100000 instructions simulated : ctaid=(872,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (86037,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(86038,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (86113,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(86114,64359)
GPGPU-Sim PTX: 86200000 instructions simulated : ctaid=(809,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (86188,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(86189,64359)
GPGPU-Sim PTX: 86300000 instructions simulated : ctaid=(816,0,0) tid=(164,0,0)
GPGPU-Sim PTX: 86400000 instructions simulated : ctaid=(835,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 150859  inst.: 83446508 (ipc=692.2) sim_rate=337840 (inst/sec) elapsed = 0:0:04:07 / Tue Mar 22 13:01:44 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (86509,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(86510,64359)
GPGPU-Sim PTX: 86500000 instructions simulated : ctaid=(812,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (86544,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(86545,64359)
GPGPU-Sim PTX: 86600000 instructions simulated : ctaid=(848,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (86765,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(86766,64359)
GPGPU-Sim PTX: 86700000 instructions simulated : ctaid=(901,0,0) tid=(84,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (86892,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(86893,64359)
GPGPU-Sim PTX: 86800000 instructions simulated : ctaid=(865,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (86976,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(86977,64359)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (86997,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(86998,64359)
GPGPU-Sim uArch: cycles simulated: 151359  inst.: 83808390 (ipc=692.4) sim_rate=337937 (inst/sec) elapsed = 0:0:04:08 / Tue Mar 22 13:01:45 2016
GPGPU-Sim PTX: 86900000 instructions simulated : ctaid=(864,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (87112,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(87113,64359)
GPGPU-Sim PTX: 87000000 instructions simulated : ctaid=(852,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (87297,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(87298,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (87334,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(87335,64359)
GPGPU-Sim PTX: 87100000 instructions simulated : ctaid=(874,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (87456,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(87457,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (87474,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(87475,64359)
GPGPU-Sim PTX: 87200000 instructions simulated : ctaid=(839,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (87499,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(87500,64359)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (87568,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(87569,64359)
GPGPU-Sim PTX: 87300000 instructions simulated : ctaid=(833,0,0) tid=(105,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (87640,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(87641,64359)
GPGPU-Sim PTX: 87400000 instructions simulated : ctaid=(831,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (87759,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(87760,64359)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (87851,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(87852,64359)
GPGPU-Sim PTX: 87500000 instructions simulated : ctaid=(910,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 152359  inst.: 84535054 (ipc=692.8) sim_rate=339498 (inst/sec) elapsed = 0:0:04:09 / Tue Mar 22 13:01:46 2016
GPGPU-Sim PTX: 87600000 instructions simulated : ctaid=(869,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (88075,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(88076,64359)
GPGPU-Sim PTX: 87700000 instructions simulated : ctaid=(831,0,0) tid=(243,0,0)
GPGPU-Sim PTX: 87800000 instructions simulated : ctaid=(889,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (88377,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(88378,64359)
GPGPU-Sim PTX: 87900000 instructions simulated : ctaid=(898,0,0) tid=(101,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (88479,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(88480,64359)
GPGPU-Sim uArch: cycles simulated: 152859  inst.: 84900490 (ipc=693.0) sim_rate=339601 (inst/sec) elapsed = 0:0:04:10 / Tue Mar 22 13:01:47 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (88514,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(88515,64359)
GPGPU-Sim PTX: 88000000 instructions simulated : ctaid=(851,0,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (88583,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(88584,64359)
GPGPU-Sim PTX: 88100000 instructions simulated : ctaid=(857,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (88679,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(88680,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (88680,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(88681,64359)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (88724,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(88725,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (88794,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(88795,64359)
GPGPU-Sim PTX: 88200000 instructions simulated : ctaid=(904,0,0) tid=(74,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (88835,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(88836,64359)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (88837,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(88838,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (88899,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(88900,64359)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (88927,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(88928,64359)
GPGPU-Sim PTX: 88300000 instructions simulated : ctaid=(925,0,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 153359  inst.: 85260193 (ipc=693.1) sim_rate=339682 (inst/sec) elapsed = 0:0:04:11 / Tue Mar 22 13:01:48 2016
GPGPU-Sim PTX: 88400000 instructions simulated : ctaid=(855,0,0) tid=(252,0,0)
GPGPU-Sim PTX: 88500000 instructions simulated : ctaid=(888,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (89244,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(89245,64359)
GPGPU-Sim PTX: 88600000 instructions simulated : ctaid=(906,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (89364,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(89365,64359)
GPGPU-Sim PTX: 88700000 instructions simulated : ctaid=(909,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (89578,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(89579,64359)
GPGPU-Sim PTX: 88800000 instructions simulated : ctaid=(897,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (89623,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(89624,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (89680,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(89681,64359)
GPGPU-Sim PTX: 88900000 instructions simulated : ctaid=(896,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (89847,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(89848,64359)
GPGPU-Sim PTX: 89000000 instructions simulated : ctaid=(888,0,0) tid=(100,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (89914,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(89915,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (89984,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(89985,64359)
GPGPU-Sim uArch: cycles simulated: 154359  inst.: 85981690 (ipc=693.5) sim_rate=341197 (inst/sec) elapsed = 0:0:04:12 / Tue Mar 22 13:01:49 2016
GPGPU-Sim PTX: 89100000 instructions simulated : ctaid=(929,0,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (90059,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(90060,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (90105,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(90106,64359)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (90115,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(90116,64359)
GPGPU-Sim PTX: 89200000 instructions simulated : ctaid=(915,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (90153,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(90154,64359)
GPGPU-Sim PTX: 89300000 instructions simulated : ctaid=(865,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (90333,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(90334,64359)
GPGPU-Sim PTX: 89400000 instructions simulated : ctaid=(904,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (90496,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(90497,64359)
GPGPU-Sim uArch: cycles simulated: 154859  inst.: 86341154 (ipc=693.6) sim_rate=341269 (inst/sec) elapsed = 0:0:04:13 / Tue Mar 22 13:01:50 2016
GPGPU-Sim PTX: 89500000 instructions simulated : ctaid=(918,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (90594,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(90595,64359)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (90617,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(90618,64359)
GPGPU-Sim PTX: 89600000 instructions simulated : ctaid=(864,0,0) tid=(172,0,0)
GPGPU-Sim PTX: 89700000 instructions simulated : ctaid=(919,0,0) tid=(180,0,0)
GPGPU-Sim PTX: 89800000 instructions simulated : ctaid=(939,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (90942,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(90943,64359)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (90987,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(90988,64359)
GPGPU-Sim uArch: cycles simulated: 155359  inst.: 86716905 (ipc=693.9) sim_rate=341405 (inst/sec) elapsed = 0:0:04:14 / Tue Mar 22 13:01:51 2016
GPGPU-Sim PTX: 89900000 instructions simulated : ctaid=(910,0,0) tid=(180,0,0)
GPGPU-Sim PTX: 90000000 instructions simulated : ctaid=(919,0,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (91267,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(91268,64359)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (91285,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(91286,64359)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (91298,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(91299,64359)
GPGPU-Sim PTX: 90100000 instructions simulated : ctaid=(910,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (91370,64359), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (91370,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(91371,64359)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(91371,64359)
GPGPU-Sim PTX: 90200000 instructions simulated : ctaid=(864,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (91542,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(91543,64359)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (91558,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(91559,64359)
GPGPU-Sim PTX: 90300000 instructions simulated : ctaid=(929,0,0) tid=(173,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (91674,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(91675,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (91677,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(91678,64359)
GPGPU-Sim PTX: 90400000 instructions simulated : ctaid=(891,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (91831,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(91832,64359)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (91836,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(91837,64359)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (91863,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(91864,64359)
GPGPU-Sim PTX: 90500000 instructions simulated : ctaid=(882,0,0) tid=(217,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (91918,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(91919,64359)
GPGPU-Sim uArch: cycles simulated: 156359  inst.: 87435148 (ipc=694.2) sim_rate=342882 (inst/sec) elapsed = 0:0:04:15 / Tue Mar 22 13:01:52 2016
GPGPU-Sim PTX: 90600000 instructions simulated : ctaid=(924,0,0) tid=(89,0,0)
GPGPU-Sim PTX: 90700000 instructions simulated : ctaid=(915,0,0) tid=(116,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (92178,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(92179,64359)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (92199,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(92200,64359)
GPGPU-Sim PTX: 90800000 instructions simulated : ctaid=(890,0,0) tid=(142,0,0)
GPGPU-Sim PTX: 90900000 instructions simulated : ctaid=(914,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 156859  inst.: 87809395 (ipc=694.5) sim_rate=343005 (inst/sec) elapsed = 0:0:04:16 / Tue Mar 22 13:01:53 2016
GPGPU-Sim PTX: 91000000 instructions simulated : ctaid=(881,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (92656,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(92657,64359)
GPGPU-Sim PTX: 91100000 instructions simulated : ctaid=(909,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (92669,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(92670,64359)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (92774,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(92775,64359)
GPGPU-Sim PTX: 91200000 instructions simulated : ctaid=(926,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (92913,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(92914,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (92929,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(92930,64359)
GPGPU-Sim PTX: 91300000 instructions simulated : ctaid=(954,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (92991,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(92992,64359)
GPGPU-Sim uArch: cycles simulated: 157359  inst.: 88165869 (ipc=694.6) sim_rate=343057 (inst/sec) elapsed = 0:0:04:17 / Tue Mar 22 13:01:54 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (93030,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(93031,64359)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (93057,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(93058,64359)
GPGPU-Sim PTX: 91400000 instructions simulated : ctaid=(899,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (93137,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(93138,64359)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (93146,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(93147,64359)
GPGPU-Sim PTX: 91500000 instructions simulated : ctaid=(944,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (93281,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(93282,64359)
GPGPU-Sim PTX: 91600000 instructions simulated : ctaid=(889,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 91700000 instructions simulated : ctaid=(921,0,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 157859  inst.: 88533935 (ipc=694.8) sim_rate=343154 (inst/sec) elapsed = 0:0:04:18 / Tue Mar 22 13:01:55 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (93504,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(93505,64359)
GPGPU-Sim PTX: 91800000 instructions simulated : ctaid=(965,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (93694,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(93695,64359)
GPGPU-Sim PTX: 91900000 instructions simulated : ctaid=(910,0,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (93760,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(93761,64359)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (93787,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(93788,64359)
GPGPU-Sim PTX: 92000000 instructions simulated : ctaid=(968,0,0) tid=(250,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (93948,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(93949,64359)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (93953,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(93954,64359)
GPGPU-Sim PTX: 92100000 instructions simulated : ctaid=(896,0,0) tid=(131,0,0)
GPGPU-Sim PTX: 92200000 instructions simulated : ctaid=(952,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (94242,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(94243,64359)
GPGPU-Sim PTX: 92300000 instructions simulated : ctaid=(950,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (94315,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(94316,64359)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (94378,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(94379,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (94385,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(94386,64359)
GPGPU-Sim PTX: 92400000 instructions simulated : ctaid=(981,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (94442,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(94443,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (94495,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(94496,64359)
GPGPU-Sim uArch: cycles simulated: 158859  inst.: 89263814 (ipc=695.2) sim_rate=344647 (inst/sec) elapsed = 0:0:04:19 / Tue Mar 22 13:01:56 2016
GPGPU-Sim PTX: 92500000 instructions simulated : ctaid=(955,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (94628,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(94629,64359)
GPGPU-Sim PTX: 92600000 instructions simulated : ctaid=(964,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (94735,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(94736,64359)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (94749,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(94750,64359)
GPGPU-Sim PTX: 92700000 instructions simulated : ctaid=(905,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (94820,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(94821,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (94850,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(94851,64359)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (94926,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(94927,64359)
GPGPU-Sim PTX: 92800000 instructions simulated : ctaid=(982,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 159359  inst.: 89620749 (ipc=695.3) sim_rate=344695 (inst/sec) elapsed = 0:0:04:20 / Tue Mar 22 13:01:57 2016
GPGPU-Sim PTX: 92900000 instructions simulated : ctaid=(972,0,0) tid=(118,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (95181,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(95182,64359)
GPGPU-Sim PTX: 93000000 instructions simulated : ctaid=(972,0,0) tid=(72,0,0)
GPGPU-Sim PTX: 93100000 instructions simulated : ctaid=(916,0,0) tid=(104,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (95366,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(95367,64359)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (95445,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(95446,64359)
GPGPU-Sim PTX: 93200000 instructions simulated : ctaid=(965,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 159859  inst.: 89985529 (ipc=695.5) sim_rate=344772 (inst/sec) elapsed = 0:0:04:21 / Tue Mar 22 13:01:58 2016
GPGPU-Sim PTX: 93300000 instructions simulated : ctaid=(951,0,0) tid=(161,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (95676,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(95677,64359)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (95698,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(95699,64359)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (95701,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(95702,64359)
GPGPU-Sim PTX: 93400000 instructions simulated : ctaid=(922,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (95854,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(95855,64359)
GPGPU-Sim PTX: 93500000 instructions simulated : ctaid=(950,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (95969,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(95970,64359)
GPGPU-Sim PTX: 93600000 instructions simulated : ctaid=(995,0,0) tid=(173,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (96010,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(96011,64359)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (96096,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(96097,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (96112,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(96113,64359)
GPGPU-Sim PTX: 93700000 instructions simulated : ctaid=(978,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (96172,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(96173,64359)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (96223,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(96224,64359)
GPGPU-Sim PTX: 93800000 instructions simulated : ctaid=(920,0,0) tid=(180,0,0)
GPGPU-Sim PTX: 93900000 instructions simulated : ctaid=(921,0,0) tid=(126,0,0)
GPGPU-Sim uArch: cycles simulated: 160859  inst.: 90712736 (ipc=695.8) sim_rate=346231 (inst/sec) elapsed = 0:0:04:22 / Tue Mar 22 13:01:59 2016
GPGPU-Sim PTX: 94000000 instructions simulated : ctaid=(980,0,0) tid=(98,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (96618,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(96619,64359)
GPGPU-Sim PTX: 94100000 instructions simulated : ctaid=(928,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (96692,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(96693,64359)
GPGPU-Sim PTX: 94200000 instructions simulated : ctaid=(921,0,0) tid=(120,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (96882,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(96883,64359)
GPGPU-Sim PTX: 94300000 instructions simulated : ctaid=(979,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 161359  inst.: 91086096 (ipc=696.0) sim_rate=346334 (inst/sec) elapsed = 0:0:04:23 / Tue Mar 22 13:02:00 2016
GPGPU-Sim PTX: 94400000 instructions simulated : ctaid=(978,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (97057,64359), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(97058,64359)
GPGPU-Sim PTX: 94500000 instructions simulated : ctaid=(971,0,0) tid=(106,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (97224,64359), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(97225,64359)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (97305,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(97306,64359)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (97306,64359), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(97307,64359)
GPGPU-Sim PTX: 94600000 instructions simulated : ctaid=(958,0,0) tid=(125,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (97363,64359), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(97364,64359)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (97437,64359), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(97438,64359)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (97465,64359), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(97466,64359)
GPGPU-Sim PTX: 94700000 instructions simulated : ctaid=(933,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (97495,64359), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(97496,64359)
GPGPU-Sim uArch: cycles simulated: 161859  inst.: 91434680 (ipc=696.0) sim_rate=346343 (inst/sec) elapsed = 0:0:04:24 / Tue Mar 22 13:02:01 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (97550,64359), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(97551,64359)
GPGPU-Sim PTX: 94800000 instructions simulated : ctaid=(939,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (97629,64359), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(97630,64359)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (97666,64359), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(97667,64359)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (97699,64359), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(97700,64359)
GPGPU-Sim PTX: 94900000 instructions simulated : ctaid=(945,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (97796,64359), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(97797,64359)
GPGPU-Sim PTX: 95000000 instructions simulated : ctaid=(968,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (97961,64359), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(97962,64359)
GPGPU-Sim PTX: 95100000 instructions simulated : ctaid=(999,0,0) tid=(216,0,0)
GPGPU-Sim PTX: 95200000 instructions simulated : ctaid=(972,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (98242,64359), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(98243,64359)
GPGPU-Sim PTX: 95300000 instructions simulated : ctaid=(995,0,0) tid=(187,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (98324,64359), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(98325,64359)
GPGPU-Sim PTX: 95400000 instructions simulated : ctaid=(993,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 162859  inst.: 92166628 (ipc=696.4) sim_rate=347798 (inst/sec) elapsed = 0:0:04:25 / Tue Mar 22 13:02:02 2016
GPGPU-Sim PTX: 95500000 instructions simulated : ctaid=(954,0,0) tid=(187,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (98544,64359), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (98550,64359), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (98617,64359), 5 CTAs running
GPGPU-Sim PTX: 95600000 instructions simulated : ctaid=(1020,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (98744,64359), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (98745,64359), 5 CTAs running
GPGPU-Sim PTX: 95700000 instructions simulated : ctaid=(1000,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (98886,64359), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (98894,64359), 5 CTAs running
GPGPU-Sim PTX: 95800000 instructions simulated : ctaid=(970,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (98978,64359), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 163359  inst.: 92519106 (ipc=696.5) sim_rate=347816 (inst/sec) elapsed = 0:0:04:26 / Tue Mar 22 13:02:03 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (99059,64359), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (99073,64359), 5 CTAs running
GPGPU-Sim PTX: 95900000 instructions simulated : ctaid=(979,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 96000000 instructions simulated : ctaid=(967,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (99302,64359), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (99343,64359), 5 CTAs running
GPGPU-Sim PTX: 96100000 instructions simulated : ctaid=(987,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (99420,64359), 4 CTAs running
GPGPU-Sim PTX: 96200000 instructions simulated : ctaid=(954,0,0) tid=(51,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (99611,64359), 5 CTAs running
GPGPU-Sim PTX: 96300000 instructions simulated : ctaid=(1015,0,0) tid=(126,0,0)
GPGPU-Sim PTX: 96400000 instructions simulated : ctaid=(956,0,0) tid=(240,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (99809,64359), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (99827,64359), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (99837,64359), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (99934,64359), 5 CTAs running
GPGPU-Sim PTX: 96500000 instructions simulated : ctaid=(960,0,0) tid=(201,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (99980,64359), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (99988,64359), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 164359  inst.: 93199253 (ipc=696.3) sim_rate=349060 (inst/sec) elapsed = 0:0:04:27 / Tue Mar 22 13:02:04 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (100019,64359), 4 CTAs running
GPGPU-Sim PTX: 96600000 instructions simulated : ctaid=(986,0,0) tid=(222,0,0)
GPGPU-Sim PTX: 96700000 instructions simulated : ctaid=(1022,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (100251,64359), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (100336,64359), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (100374,64359), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (100391,64359), 4 CTAs running
GPGPU-Sim PTX: 96800000 instructions simulated : ctaid=(1017,0,0) tid=(42,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (100472,64359), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 164859  inst.: 93521928 (ipc=696.0) sim_rate=348962 (inst/sec) elapsed = 0:0:04:28 / Tue Mar 22 13:02:05 2016
GPGPU-Sim PTX: 96900000 instructions simulated : ctaid=(985,0,0) tid=(216,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (100595,64359), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (100611,64359), 4 CTAs running
GPGPU-Sim PTX: 97000000 instructions simulated : ctaid=(1005,0,0) tid=(153,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (100810,64359), 3 CTAs running
GPGPU-Sim PTX: 97100000 instructions simulated : ctaid=(971,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (100929,64359), 4 CTAs running
GPGPU-Sim PTX: 97200000 instructions simulated : ctaid=(974,0,0) tid=(112,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (101031,64359), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (101069,64359), 3 CTAs running
GPGPU-Sim PTX: 97300000 instructions simulated : ctaid=(968,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (101268,64359), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (101304,64359), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (101336,64359), 3 CTAs running
GPGPU-Sim PTX: 97400000 instructions simulated : ctaid=(981,0,0) tid=(233,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (101354,64359), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (101390,64359), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 165859  inst.: 94110520 (ipc=695.0) sim_rate=349853 (inst/sec) elapsed = 0:0:04:29 / Tue Mar 22 13:02:06 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (101520,64359), 3 CTAs running
GPGPU-Sim PTX: 97500000 instructions simulated : ctaid=(1014,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (101626,64359), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (101645,64359), 3 CTAs running
GPGPU-Sim PTX: 97600000 instructions simulated : ctaid=(989,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (101727,64359), 3 CTAs running
GPGPU-Sim PTX: 97700000 instructions simulated : ctaid=(1004,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (101958,64359), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (101980,64359), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (101982,64359), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (102073,64359), 2 CTAs running
GPGPU-Sim PTX: 97800000 instructions simulated : ctaid=(1013,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (102269,64359), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (102299,64359), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (102306,64359), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (102310,64359), 3 CTAs running
GPGPU-Sim PTX: 97900000 instructions simulated : ctaid=(991,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (102383,64359), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (102435,64359), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (102436,64359), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (102462,64359), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 166859  inst.: 94589720 (ipc=692.9) sim_rate=350332 (inst/sec) elapsed = 0:0:04:30 / Tue Mar 22 13:02:07 2016
GPGPU-Sim PTX: 98000000 instructions simulated : ctaid=(1021,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (102612,64359), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (102634,64359), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (102771,64359), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (102797,64359), 2 CTAs running
GPGPU-Sim PTX: 98100000 instructions simulated : ctaid=(1002,0,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (102885,64359), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (103031,64359), 1 CTAs running
GPGPU-Sim PTX: 98200000 instructions simulated : ctaid=(999,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (103207,64359), 2 CTAs running
GPGPU-Sim PTX: 98300000 instructions simulated : ctaid=(1003,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (103379,64359), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (103469,64359), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (103497,64359), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (103575,64359), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (103623,64359), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (103654,64359), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (103681,64359), 1 CTAs running
GPGPU-Sim PTX: 98400000 instructions simulated : ctaid=(1009,0,0) tid=(187,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (103714,64359), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (103738,64359), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (103788,64359), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (103874,64359), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 168359  inst.: 95088839 (ipc=687.7) sim_rate=350881 (inst/sec) elapsed = 0:0:04:31 / Tue Mar 22 13:02:08 2016
GPGPU-Sim PTX: 98500000 instructions simulated : ctaid=(1019,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (104116,64359), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (104225,64359), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (104282,64359), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (104296,64359), 1 CTAs running
GPGPU-Sim PTX: 98600000 instructions simulated : ctaid=(1009,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (104500,64359), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (104599,64359), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (104649,64359), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (104684,64359), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (104806,64359), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (104837,64359), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (104841,64359), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (104940,64359), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (104989,64359), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (105043,64359), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (105091,64359), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim PTX: 98700000 instructions simulated : ctaid=(1021,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (105289,64359), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (105324,64359), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (105618,64359), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (105746,64359), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' finished on shader 5.

GPGPU-Sim PTX: cudaLaunch for 0x0x402f0b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
kernel_name = _Z7prescanILb1ELb0EEvPiPKiS0_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 105747
gpu_sim_insn = 71733783
gpu_ipc =     678.3529
gpu_tot_sim_cycle = 170106
gpu_tot_sim_insn = 95303703
gpu_tot_ipc =     560.2607
gpu_tot_issued_cta = 3069
gpu_stall_dramfull = 100008
gpu_stall_icnt2sh    = 184553
gpu_total_sim_rate=351674

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1839354
	L1I_total_cache_misses = 4734
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8415
L1D_cache:
	L1D_cache_core[0]: Access = 8868, Miss = 5556, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 12117
	L1D_cache_core[1]: Access = 8820, Miss = 5533, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 13785
	L1D_cache_core[2]: Access = 8964, Miss = 5605, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 10897
	L1D_cache_core[3]: Access = 8724, Miss = 5490, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 13890
	L1D_cache_core[4]: Access = 8820, Miss = 5533, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 11933
	L1D_cache_core[5]: Access = 8901, Miss = 5590, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 11741
	L1D_cache_core[6]: Access = 8580, Miss = 5412, Miss_rate = 0.631, Pending_hits = 0, Reservation_fails = 16072
	L1D_cache_core[7]: Access = 8997, Miss = 5637, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 10685
	L1D_cache_core[8]: Access = 8949, Miss = 5613, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 10778
	L1D_cache_core[9]: Access = 8676, Miss = 5462, Miss_rate = 0.630, Pending_hits = 0, Reservation_fails = 14769
	L1D_cache_core[10]: Access = 8724, Miss = 5486, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 15351
	L1D_cache_core[11]: Access = 8676, Miss = 5461, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 13455
	L1D_cache_core[12]: Access = 8772, Miss = 5509, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 13310
	L1D_cache_core[13]: Access = 8772, Miss = 5508, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 12903
	L1D_cache_core[14]: Access = 8724, Miss = 5484, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 13512
	L1D_total_cache_accesses = 131967
	L1D_total_cache_misses = 82879
	L1D_total_cache_miss_rate = 0.6280
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 195198
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 108438
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0044
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3130
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 157226
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 107958
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49088
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17407
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 37972
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1834620
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4734
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
8413, 5005, 4477, 4477, 3949, 3949, 3949, 3949, 8413, 5005, 4477, 4477, 3949, 3949, 3949, 3949, 7802, 4678, 4194, 4194, 3710, 3710, 3710, 3710, 7802, 4678, 4194, 4194, 3710, 3710, 3710, 3710, 7802, 4678, 4194, 4194, 3710, 3710, 3710, 3710, 7802, 4678, 4194, 4194, 3710, 3710, 3710, 3710, 
gpgpu_n_tot_thrd_icount = 105148032
gpgpu_n_tot_w_icount = 3285876
gpgpu_n_stall_shd_mem = 345640
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65472
gpgpu_n_mem_write_global = 66495
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2095104
gpgpu_n_store_insn = 2096127
gpgpu_n_shmem_insn = 5231622
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3406590
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3130
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3130
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 147312
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 195198
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:319469	W0_Idle:107651	W0_Scoreboard:1357656	W1:65472	W2:45012	W3:0	W4:45012	W5:0	W6:0	W7:0	W8:45012	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:45012	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3040356
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 523776 {8:65472,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8945112 {40:1023,136:65472,}
traffic_breakdown_coretomem[INST_ACC_R] = 1560 {8:195,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8904192 {136:65472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 531960 {8:66495,}
traffic_breakdown_memtocore[INST_ACC_R] = 26520 {136:195,}
maxmrqlatency = 1481 
maxdqlatency = 0 
maxmflatency = 2163 
averagemflatency = 358 
max_icnt2mem_latency = 1408 
max_icnt2sh_latency = 170105 
mrq_lat_table:41702 	5750 	5818 	8742 	15581 	24194 	34448 	10438 	527 	239 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	34942 	74863 	20980 	1192 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	25853 	23412 	31335 	38778 	11283 	1215 	285 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	21329 	33907 	10188 	63 	0 	0 	0 	34 	1672 	3714 	6504 	12790 	24390 	10343 	7048 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	301 	13 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     10594     10911     10834     12060     10166     10780     10454     10742     11051     11018     10272     10598     10731     10746     10397     10913 
dram[1]:     10613     10622     10884     12057     10180     10813     10488     10765     10359     11025     10315     10619     10752     10796     10410     10941 
dram[2]:     10662     10685     10957     11941     10197     10516     10479     10586     10366     10878     10310     10352     10752     10970     10426     10546 
dram[3]:     10718     11940     10948     11888     10630     10529     10513     10634     11215     10869     10328     10486     10744     10981     10501     10541 
dram[4]:     10830     12038     12130     12081     10769     10523     10676     10653     10667     10906     10544     10512     10606     11065     10890     10572 
dram[5]:     10940     11027     12075     10739     10784     10571     10732     10675     10698     10920     10532     10631     10652     11090     10916     10660 
average row accesses per activate:
dram[0]:  4.622699  4.495522  4.931148  4.996678  5.453287  5.067524  5.194805  5.351171  4.819277  4.605797  4.947369  4.820513  5.115646  4.899023  4.963696  4.980133 
dram[1]:  4.340058  4.384840  4.867314  4.867314  5.150327  5.150327  5.015674  5.315615  4.841945  4.586705  4.700000  4.714734  5.063973  4.805112  5.030100  4.899023 
dram[2]:  4.416422  4.700000  4.627692  5.410072  5.270903  5.568904  5.460751  5.315615  4.604046  4.898461  4.656347  5.046980  4.963696  5.204152  4.851613  5.390681 
dram[3]:  4.452663  4.613497  4.656347  4.996678  5.051282  5.453287  4.907976  5.245902  4.679412  4.947041  4.543807  4.883117  4.931148  4.867314  4.714734  5.030100 
dram[4]:  4.836013  4.585366  4.729560  4.851613  5.253334  5.019108  5.351171  5.095541  4.786145  4.498584  4.714734  4.436578  4.883117  4.820513  4.931148  4.947369 
dram[5]:  4.352601  4.842444  4.714734  4.613497  5.167213  5.083871  5.194805  5.128205  4.729167  4.670588  4.502994  4.516517  4.820513  5.013333  4.996678  4.599389 
average row locality = 147453/30194 = 4.883520
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       835       834       832       832       880       880       896       896       888       886       832       832       832       832       832       832 
dram[1]:       834       832       832       832       880       880       896       896       888       886       832       832       832       832       832       832 
dram[2]:       834       832       832       832       880       880       896       896       888       886       832       832       832       832       832       832 
dram[3]:       833       832       832       832       880       880       896       896       888       886       832       832       832       832       832       832 
dram[4]:       832       832       832       832       880       880       896       896       886       886       832       832       832       832       832       832 
dram[5]:       834       834       832       832       880       880       896       896       886       886       832       832       832       832       832       832 
total reads: 81886
bank skew: 896/832 = 1.08
chip skew: 13651/13644 = 1.00
number of total write accesses:
dram[0]:       672       672       672       672       696       696       704       704       712       703       672       672       672       672       672       672 
dram[1]:       672       672       672       672       696       696       704       704       705       701       672       672       672       672       672       672 
dram[2]:       672       672       672       672       696       696       704       704       705       706       672       672       672       672       672       672 
dram[3]:       672       672       672       672       696       696       704       704       703       702       672       672       672       672       672       672 
dram[4]:       672       672       672       672       696       696       704       704       703       702       672       672       672       672       672       672 
dram[5]:       672       672       672       672       696       696       704       704       703       702       672       672       672       672       672       672 
total reads: 65567
bank skew: 712/672 = 1.06
chip skew: 10935/10925 = 1.00
average mf latency per bank:
dram[0]:        327       315       307       301       320       318       335       327       341       328       322       317       339       327       332       328
dram[1]:        307       304       292       287       304       305       318       316       325       316       306       305       321       317       313       314
dram[2]:        343       344       330       331       345       338       352       354       357       352       343       340       356       354       350       356
dram[3]:        309       311       300       300       311       310       326       324       323       323       312       310       326       320       320       325
dram[4]:        308       308       292       297       304       307       318       324       316       323       310       310       315       321       316       323
dram[5]:        305       308       292       296       304       307       318       322       317       322       307       312       315       322       318       323
maximum mf latency per bank:
dram[0]:       1133      1295       876       742      1237      1326      2163      1999      2042      1886      1236      1274      2021      1603      1478      1406
dram[1]:       1140      1075       984       727      1278      1264      2010      2031      1809      1834      1177      1277      1908      1451      1437      1333
dram[2]:       1097      1205       805       771      1207      1288      1990      1883      1849      1887      1042      1110      1541      1652      1347      1540
dram[3]:        969      1127       704       715      1219      1290      1938      1985      1898      1725       979      1168      1630      1688      1366      1418
dram[4]:       1121      1485       714       844      1226      1292      1926      2015      1918      2151      1157      1440      1618      1503      1405      1669
dram[5]:       1338      1396       699       851      1224      1308      1934      2026      1814      2149      1166      1297      1479      1719      1460      1634

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=224538 n_nop=165452 n_act=4974 n_pre=4958 n_req=24586 n_rd=27302 n_write=21852 bw_util=0.4378
n_activity=175884 dram_eff=0.5589
bk0: 1670a 177174i bk1: 1668a 177083i bk2: 1664a 179564i bk3: 1664a 178102i bk4: 1760a 176668i bk5: 1760a 174801i bk6: 1792a 175750i bk7: 1792a 174249i bk8: 1776a 176964i bk9: 1772a 175981i bk10: 1664a 180588i bk11: 1664a 177039i bk12: 1664a 179068i bk13: 1664a 176183i bk14: 1664a 177761i bk15: 1664a 174714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.64511
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=224538 n_nop=165276 n_act=5070 n_pre=5054 n_req=24574 n_rd=27296 n_write=21842 bw_util=0.4377
n_activity=175454 dram_eff=0.5601
bk0: 1668a 178448i bk1: 1664a 177362i bk2: 1664a 179729i bk3: 1664a 179689i bk4: 1760a 177045i bk5: 1760a 175604i bk6: 1792a 174831i bk7: 1792a 173291i bk8: 1776a 177747i bk9: 1772a 175729i bk10: 1664a 178098i bk11: 1664a 177282i bk12: 1664a 179123i bk13: 1664a 178189i bk14: 1664a 178470i bk15: 1664a 176067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.46639
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=224538 n_nop=165585 n_act=4913 n_pre=4897 n_req=24579 n_rd=27296 n_write=21847 bw_util=0.4377
n_activity=175579 dram_eff=0.5598
bk0: 1668a 177883i bk1: 1664a 177761i bk2: 1664a 178177i bk3: 1664a 180950i bk4: 1760a 175994i bk5: 1760a 175252i bk6: 1792a 173602i bk7: 1792a 174457i bk8: 1776a 176326i bk9: 1772a 177026i bk10: 1664a 176901i bk11: 1664a 177980i bk12: 1664a 177426i bk13: 1664a 177914i bk14: 1664a 174655i bk15: 1664a 177336i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.72719
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x81cf8d80, atomic=0 1 entries : 0x7f5a18faaa70 :  mf: uid=2352068, sid05:w19, part=3, addr=0x81cf8d80, load , size=128, unknown  status = IN_PARTITION_DRAM (170097), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=224538 n_nop=165315 n_act=5052 n_pre=5036 n_req=24572 n_rd=27294 n_write=21841 bw_util=0.4377
n_activity=176263 dram_eff=0.5575
bk0: 1666a 177622i bk1: 1664a 178553i bk2: 1664a 178778i bk3: 1664a 180176i bk4: 1760a 175332i bk5: 1760a 176268i bk6: 1792a 173069i bk7: 1792a 174298i bk8: 1776a 176036i bk9: 1772a 177015i bk10: 1664a 176574i bk11: 1664a 178164i bk12: 1664a 178048i bk13: 1664a 176580i bk14: 1664a 174527i bk15: 1664a 176053i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.52456
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x81cf8e80, atomic=0 1 entries : 0x7f5a18fc2e70 :  mf: uid=2352069, sid05:w21, part=4, addr=0x81cf8e80, load , size=128, unknown  status = IN_PARTITION_DRAM (170103), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=224538 n_nop=165293 n_act=5066 n_pre=5050 n_req=24569 n_rd=27288 n_write=21841 bw_util=0.4376
n_activity=175462 dram_eff=0.56
bk0: 1664a 180549i bk1: 1664a 178238i bk2: 1664a 180486i bk3: 1664a 180349i bk4: 1760a 178461i bk5: 1760a 175409i bk6: 1792a 175194i bk7: 1792a 174725i bk8: 1772a 177740i bk9: 1772a 176349i bk10: 1664a 179224i bk11: 1664a 175920i bk12: 1664a 178621i bk13: 1664a 177795i bk14: 1664a 176629i bk15: 1664a 175416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.49109
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x81cf8f80, atomic=0 1 entries : 0x7f5a18fe84c0 :  mf: uid=2352067, sid05:w23, part=5, addr=0x81cf8f80, load , size=128, unknown  status = IN_PARTITION_DRAM (170098), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=224538 n_nop=165177 n_act=5120 n_pre=5104 n_req=24573 n_rd=27296 n_write=21841 bw_util=0.4377
n_activity=176140 dram_eff=0.5579
bk0: 1668a 178214i bk1: 1668a 178833i bk2: 1664a 180352i bk3: 1664a 179227i bk4: 1760a 178435i bk5: 1760a 174606i bk6: 1792a 174674i bk7: 1792a 173363i bk8: 1772a 178717i bk9: 1772a 176192i bk10: 1664a 177985i bk11: 1664a 175369i bk12: 1664a 178616i bk13: 1664a 177723i bk14: 1664a 176144i bk15: 1664a 175350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.48792

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11085, Miss = 6827, Miss_rate = 0.616, Pending_hits = 18, Reservation_fails = 968
L2_cache_bank[1]: Access = 11006, Miss = 6824, Miss_rate = 0.620, Pending_hits = 8, Reservation_fails = 295
L2_cache_bank[2]: Access = 11070, Miss = 6826, Miss_rate = 0.617, Pending_hits = 9, Reservation_fails = 270
L2_cache_bank[3]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 1, Reservation_fails = 180
L2_cache_bank[4]: Access = 11070, Miss = 6826, Miss_rate = 0.617, Pending_hits = 9, Reservation_fails = 356
L2_cache_bank[5]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 6, Reservation_fails = 288
L2_cache_bank[6]: Access = 11054, Miss = 6825, Miss_rate = 0.617, Pending_hits = 4, Reservation_fails = 250
L2_cache_bank[7]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 2, Reservation_fails = 303
L2_cache_bank[8]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 3, Reservation_fails = 124
L2_cache_bank[9]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 2, Reservation_fails = 216
L2_cache_bank[10]: Access = 11006, Miss = 6824, Miss_rate = 0.620, Pending_hits = 9, Reservation_fails = 413
L2_cache_bank[11]: Access = 11006, Miss = 6824, Miss_rate = 0.620, Pending_hits = 8, Reservation_fails = 538
L2_total_cache_accesses = 132177
L2_total_cache_misses = 81886
L2_total_cache_miss_rate = 0.6195
L2_total_cache_pending_hits = 79
L2_total_cache_reservation_fails = 4201
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2174
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50057
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 433
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 144
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1495
L2_cache_data_port_util = 0.189
L2_cache_fill_port_util = 0.160

icnt_total_pkts_mem_to_simt=394875
icnt_total_pkts_simt_to_mem=395088
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.7311
	minimum = 6
	maximum = 703
Network latency average = 12.2792
	minimum = 6
	maximum = 568
Slowest packet = 200459
Flit latency average = 10.3766
	minimum = 6
	maximum = 567
Slowest flit = 604202
Fragmentation average = 0.14653
	minimum = 0
	maximum = 471
Injected packet rate average = 0.0237422
	minimum = 0.0213056 (at node 0)
	maximum = 0.0272916 (at node 15)
Accepted packet rate average = 0.0237422
	minimum = 0.0213056 (at node 0)
	maximum = 0.0272916 (at node 15)
Injected flit rate average = 0.0701517
	minimum = 0.0631034 (at node 0)
	maximum = 0.0800212 (at node 15)
Accepted flit rate average= 0.0701517
	minimum = 0.0628008 (at node 0)
	maximum = 0.0800968 (at node 15)
Injected packet length average = 2.95473
Accepted packet length average = 2.95473
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.4969 (2 samples)
	minimum = 6 (2 samples)
	maximum = 512 (2 samples)
Network latency average = 16.9579 (2 samples)
	minimum = 6 (2 samples)
	maximum = 429.5 (2 samples)
Flit latency average = 13.971 (2 samples)
	minimum = 6 (2 samples)
	maximum = 427 (2 samples)
Fragmentation average = 0.118436 (2 samples)
	minimum = 0 (2 samples)
	maximum = 336 (2 samples)
Injected packet rate average = 0.0684306 (2 samples)
	minimum = 0.0599155 (2 samples)
	maximum = 0.0774597 (2 samples)
Accepted packet rate average = 0.0684306 (2 samples)
	minimum = 0.0599155 (2 samples)
	maximum = 0.0774597 (2 samples)
Injected flit rate average = 0.204746 (2 samples)
	minimum = 0.179262 (2 samples)
	maximum = 0.231918 (2 samples)
Accepted flit rate average = 0.204746 (2 samples)
	minimum = 0.179251 (2 samples)
	maximum = 0.231024 (2 samples)
Injected packet size average = 2.99202 (2 samples)
Accepted packet size average = 2.99202 (2 samples)
Hops average = 1 (2 samples)
