<stg><name>picnic_verify</name>


<trans_list>

<trans id="120" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="2" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="ret2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="ret2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln466" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln466" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln466_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln466_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="5" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="7" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:0  %signature_len_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %signature_len)

]]></Node>
<StgValue><ssdm name="signature_len_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:1  %signature_offset_rea = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %signature_offset)

]]></Node>
<StgValue><ssdm name="signature_offset_rea"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:3  %pk_0_params_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %pk_0_params_read)

]]></Node>
<StgValue><ssdm name="pk_0_params_read_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="64">
<![CDATA[
_ifconv:4  %sig_0_proofs_seed1 = alloca [3504 x i8], align 1

]]></Node>
<StgValue><ssdm name="sig_0_proofs_seed1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="64">
<![CDATA[
_ifconv:5  %sig_0_proofs_seed2 = alloca [3504 x i8], align 1

]]></Node>
<StgValue><ssdm name="sig_0_proofs_seed2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:6  %sig_0_proofs_inputS = alloca [876 x i32], align 4

]]></Node>
<StgValue><ssdm name="sig_0_proofs_inputS"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="64">
<![CDATA[
_ifconv:7  %sig_0_proofs_commun = alloca [16425 x i8], align 1

]]></Node>
<StgValue><ssdm name="sig_0_proofs_commun"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="64">
<![CDATA[
_ifconv:8  %sig_0_proofs_view3C = alloca [7008 x i8], align 1

]]></Node>
<StgValue><ssdm name="sig_0_proofs_view3C"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="64">
<![CDATA[
_ifconv:9  %sig_0_challengeBits = alloca [55 x i8], align 1

]]></Node>
<StgValue><ssdm name="sig_0_challengeBits"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="64">
<![CDATA[
_ifconv:10  %sig_0_salt = alloca [32 x i8], align 1

]]></Node>
<StgValue><ssdm name="sig_0_salt"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:11  %temp = alloca [8 x i32], align 16

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:12  %temp2 = alloca [8 x i32], align 16

]]></Node>
<StgValue><ssdm name="temp2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:13  %icmp_ln33 = icmp eq i4 %pk_0_params_read_1, 2

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:14  %icmp_ln33_1 = icmp eq i4 %pk_0_params_read_1, 4

]]></Node>
<StgValue><ssdm name="icmp_ln33_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:15  %icmp_ln33_2 = icmp eq i4 %pk_0_params_read_1, 6

]]></Node>
<StgValue><ssdm name="icmp_ln33_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:16  %or_ln33 = or i1 %icmp_ln33_1, %icmp_ln33_2

]]></Node>
<StgValue><ssdm name="or_ln33"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17  %or_ln33_1 = or i1 %or_ln33, %icmp_ln33

]]></Node>
<StgValue><ssdm name="or_ln33_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:18  %icmp_ln33_3 = icmp eq i4 %pk_0_params_read_1, 1

]]></Node>
<StgValue><ssdm name="icmp_ln33_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:19  %icmp_ln33_4 = icmp eq i4 %pk_0_params_read_1, 3

]]></Node>
<StgValue><ssdm name="icmp_ln33_4"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:20  %icmp_ln33_5 = icmp eq i4 %pk_0_params_read_1, 5

]]></Node>
<StgValue><ssdm name="icmp_ln33_5"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:21  %icmp_ln33_6 = icmp eq i4 %pk_0_params_read_1, 7

]]></Node>
<StgValue><ssdm name="icmp_ln33_6"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:22  %icmp_ln33_7 = icmp eq i4 %pk_0_params_read_1, -8

]]></Node>
<StgValue><ssdm name="icmp_ln33_7"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:23  %icmp_ln33_8 = icmp eq i4 %pk_0_params_read_1, -7

]]></Node>
<StgValue><ssdm name="icmp_ln33_8"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:24  %or_ln33_2 = or i1 %icmp_ln33_4, %icmp_ln33_5

]]></Node>
<StgValue><ssdm name="or_ln33_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:25  %or_ln33_3 = or i1 %or_ln33_2, %icmp_ln33_3

]]></Node>
<StgValue><ssdm name="or_ln33_3"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:26  %or_ln33_4 = or i1 %icmp_ln33_7, %icmp_ln33_8

]]></Node>
<StgValue><ssdm name="or_ln33_4"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:27  %or_ln33_5 = or i1 %or_ln33_4, %icmp_ln33_6

]]></Node>
<StgValue><ssdm name="or_ln33_5"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:28  %or_ln33_6 = or i1 %or_ln33_5, %or_ln33_3

]]></Node>
<StgValue><ssdm name="or_ln33_6"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:29  %select_ln33 = select i1 %or_ln33_6, i2 0, i2 1

]]></Node>
<StgValue><ssdm name="select_ln33"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:30  %or_ln33_7 = or i1 %or_ln33_6, %or_ln33_1

]]></Node>
<StgValue><ssdm name="or_ln33_7"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:31  %paramset_transform = select i1 %or_ln33_7, i2 %select_ln33, i2 -1

]]></Node>
<StgValue><ssdm name="paramset_transform"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:32  %icmp_ln157 = icmp eq i2 %paramset_transform, 1

]]></Node>
<StgValue><ssdm name="icmp_ln157"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ifconv:33  %paramset_UnruhGWitho = select i1 %icmp_ln157, i7 -37, i7 0

]]></Node>
<StgValue><ssdm name="paramset_UnruhGWitho"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="64" op_10_bw="32" op_11_bw="7" op_12_bw="2">
<![CDATA[
_ifconv:34  %ret2 = call fastcc i1 @deserializeSignature([3504 x i8]* %sig_0_proofs_seed1, [3504 x i8]* %sig_0_proofs_seed2, [876 x i32]* %sig_0_proofs_inputS, [16425 x i8]* %sig_0_proofs_commun, [7008 x i8]* %sig_0_proofs_view3C, [55 x i8]* %sig_0_challengeBits, [32 x i8]* %sig_0_salt, [37336 x i8]* %message, i64 %signature_offset_rea, i32 %signature_len_read, i7 %paramset_UnruhGWitho, i2 %paramset_transform)

]]></Node>
<StgValue><ssdm name="ret2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:2  %message_len_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %message_len)

]]></Node>
<StgValue><ssdm name="message_len_read"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="64" op_10_bw="32" op_11_bw="7" op_12_bw="2">
<![CDATA[
_ifconv:34  %ret2 = call fastcc i1 @deserializeSignature([3504 x i8]* %sig_0_proofs_seed1, [3504 x i8]* %sig_0_proofs_seed2, [876 x i32]* %sig_0_proofs_inputS, [16425 x i8]* %sig_0_proofs_commun, [7008 x i8]* %sig_0_proofs_view3C, [55 x i8]* %sig_0_challengeBits, [32 x i8]* %sig_0_salt, [37336 x i8]* %message, i64 %signature_offset_rea, i32 %signature_len_read, i7 %paramset_UnruhGWitho, i2 %paramset_transform)

]]></Node>
<StgValue><ssdm name="ret2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:35  br i1 %ret2, label %UnifiedReturnBlock, label %meminst.preheader

]]></Node>
<StgValue><ssdm name="br_ln457"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
meminst.preheader:0  br label %meminst

]]></Node>
<StgValue><ssdm name="br_ln466"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
meminst:0  %phi_ln466 = phi i3 [ %add_ln466, %meminst ], [ 0, %meminst.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln466"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst:1  %add_ln466 = add i3 %phi_ln466, 1

]]></Node>
<StgValue><ssdm name="add_ln466"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="3">
<![CDATA[
meminst:2  %zext_ln466 = zext i3 %phi_ln466 to i64

]]></Node>
<StgValue><ssdm name="zext_ln466"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst:3  %temp_addr = getelementptr [8 x i32]* %temp, i64 0, i64 %zext_ln466

]]></Node>
<StgValue><ssdm name="temp_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
meminst:4  store i32 0, i32* %temp_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst:5  %icmp_ln466 = icmp eq i3 %phi_ln466, -1

]]></Node>
<StgValue><ssdm name="icmp_ln466"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst:6  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_temp_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst:7  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst:8  br i1 %icmp_ln466, label %meminst2.preheader, label %meminst

]]></Node>
<StgValue><ssdm name="br_ln466"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln466" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
meminst2.preheader:0  br label %meminst2

]]></Node>
<StgValue><ssdm name="br_ln466"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
meminst2:0  %phi_ln466_1 = phi i3 [ %add_ln466_1, %meminst2 ], [ 0, %meminst2.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln466_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst2:1  %add_ln466_1 = add i3 %phi_ln466_1, 1

]]></Node>
<StgValue><ssdm name="add_ln466_1"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="3">
<![CDATA[
meminst2:2  %zext_ln466_1 = zext i3 %phi_ln466_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln466_1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst2:3  %temp2_addr = getelementptr [8 x i32]* %temp2, i64 0, i64 %zext_ln466_1

]]></Node>
<StgValue><ssdm name="temp2_addr"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
meminst2:4  store i32 0, i32* %temp2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst2:5  %icmp_ln466_1 = icmp eq i3 %phi_ln466_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln466_1"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst2:6  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @memset_temp2_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst2:7  %empty_234 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_234"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst2:8  br i1 %icmp_ln466_1, label %.preheader.preheader, label %meminst2

]]></Node>
<StgValue><ssdm name="br_ln466"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln466_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln467"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:0  %loop_0 = phi i6 [ %loop, %0 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="loop_0"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader:1  %tmp = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %loop_0, i32 5)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_235 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %tmp, label %1, label %0

]]></Node>
<StgValue><ssdm name="br_ln467"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln468 = zext i6 %loop_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln468"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %pk_0_ciphertext_add = getelementptr [32 x i8]* %pk_0_ciphertext, i64 0, i64 %zext_ln468

]]></Node>
<StgValue><ssdm name="pk_0_ciphertext_add"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="5">
<![CDATA[
:2  %pk_0_ciphertext_loa = load i8* %pk_0_ciphertext_add, align 1

]]></Node>
<StgValue><ssdm name="pk_0_ciphertext_loa"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="6">
<![CDATA[
:3  %trunc_ln467 = trunc i6 %loop_0 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln467"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %or_ln468 = or i5 %trunc_ln467, 1

]]></Node>
<StgValue><ssdm name="or_ln468"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="5">
<![CDATA[
:5  %zext_ln468_1 = zext i5 %or_ln468 to i64

]]></Node>
<StgValue><ssdm name="zext_ln468_1"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %pk_0_ciphertext_add_1 = getelementptr [32 x i8]* %pk_0_ciphertext, i64 0, i64 %zext_ln468_1

]]></Node>
<StgValue><ssdm name="pk_0_ciphertext_add_1"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="5">
<![CDATA[
:7  %pk_0_ciphertext_loa_1 = load i8* %pk_0_ciphertext_add_1, align 1

]]></Node>
<StgValue><ssdm name="pk_0_ciphertext_loa_1"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %trunc_ln468_1 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %loop_0, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln468_1"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %pk_0_plaintext_addr = getelementptr [32 x i8]* %pk_0_plaintext, i64 0, i64 %zext_ln468

]]></Node>
<StgValue><ssdm name="pk_0_plaintext_addr"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="5">
<![CDATA[
:22  %pk_0_plaintext_load = load i8* %pk_0_plaintext_addr, align 1

]]></Node>
<StgValue><ssdm name="pk_0_plaintext_load"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %pk_0_plaintext_addr_1 = getelementptr [32 x i8]* %pk_0_plaintext, i64 0, i64 %zext_ln468_1

]]></Node>
<StgValue><ssdm name="pk_0_plaintext_addr_1"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="5">
<![CDATA[
:24  %pk_0_plaintext_load_1 = load i8* %pk_0_plaintext_addr_1, align 1

]]></Node>
<StgValue><ssdm name="pk_0_plaintext_load_1"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:32  %loop = add i6 4, %loop_0

]]></Node>
<StgValue><ssdm name="loop"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="32" op_9_bw="32" op_10_bw="8" op_11_bw="64" op_12_bw="6" op_13_bw="64" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="1">
<![CDATA[
:0  %ret = call fastcc i32 @verify([3504 x i8]* %sig_0_proofs_seed1, [3504 x i8]* %sig_0_proofs_seed2, [876 x i32]* %sig_0_proofs_inputS, [16425 x i8]* %sig_0_proofs_commun, [7008 x i8]* %sig_0_proofs_view3C, [55 x i8]* %sig_0_challengeBits, [32 x i8]* %sig_0_salt, [8 x i32]* %temp, [8 x i32]* %temp2, [37336 x i8]* %message, i64 %message_len_read)

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="87" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="5">
<![CDATA[
:2  %pk_0_ciphertext_loa = load i8* %pk_0_ciphertext_add, align 1

]]></Node>
<StgValue><ssdm name="pk_0_ciphertext_loa"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="5">
<![CDATA[
:7  %pk_0_ciphertext_loa_1 = load i8* %pk_0_ciphertext_add_1, align 1

]]></Node>
<StgValue><ssdm name="pk_0_ciphertext_loa_1"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %or_ln468_1 = or i5 %trunc_ln467, 2

]]></Node>
<StgValue><ssdm name="or_ln468_1"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="5">
<![CDATA[
:9  %zext_ln468_2 = zext i5 %or_ln468_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln468_2"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %pk_0_ciphertext_add_2 = getelementptr [32 x i8]* %pk_0_ciphertext, i64 0, i64 %zext_ln468_2

]]></Node>
<StgValue><ssdm name="pk_0_ciphertext_add_2"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="5">
<![CDATA[
:11  %pk_0_ciphertext_loa_2 = load i8* %pk_0_ciphertext_add_2, align 1

]]></Node>
<StgValue><ssdm name="pk_0_ciphertext_loa_2"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:12  %or_ln468_2 = or i5 %trunc_ln467, 3

]]></Node>
<StgValue><ssdm name="or_ln468_2"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="5">
<![CDATA[
:13  %zext_ln468_3 = zext i5 %or_ln468_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln468_3"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %pk_0_ciphertext_add_3 = getelementptr [32 x i8]* %pk_0_ciphertext, i64 0, i64 %zext_ln468_3

]]></Node>
<StgValue><ssdm name="pk_0_ciphertext_add_3"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="5">
<![CDATA[
:15  %pk_0_ciphertext_loa_3 = load i8* %pk_0_ciphertext_add_3, align 1

]]></Node>
<StgValue><ssdm name="pk_0_ciphertext_loa_3"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="5">
<![CDATA[
:22  %pk_0_plaintext_load = load i8* %pk_0_plaintext_addr, align 1

]]></Node>
<StgValue><ssdm name="pk_0_plaintext_load"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="5">
<![CDATA[
:24  %pk_0_plaintext_load_1 = load i8* %pk_0_plaintext_addr_1, align 1

]]></Node>
<StgValue><ssdm name="pk_0_plaintext_load_1"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %pk_0_plaintext_addr_2 = getelementptr [32 x i8]* %pk_0_plaintext, i64 0, i64 %zext_ln468_2

]]></Node>
<StgValue><ssdm name="pk_0_plaintext_addr_2"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="5">
<![CDATA[
:26  %pk_0_plaintext_load_2 = load i8* %pk_0_plaintext_addr_2, align 1

]]></Node>
<StgValue><ssdm name="pk_0_plaintext_load_2"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %pk_0_plaintext_addr_3 = getelementptr [32 x i8]* %pk_0_plaintext, i64 0, i64 %zext_ln468_3

]]></Node>
<StgValue><ssdm name="pk_0_plaintext_addr_3"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="5">
<![CDATA[
:28  %pk_0_plaintext_load_3 = load i8* %pk_0_plaintext_addr_3, align 1

]]></Node>
<StgValue><ssdm name="pk_0_plaintext_load_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="103" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="5">
<![CDATA[
:11  %pk_0_ciphertext_loa_2 = load i8* %pk_0_ciphertext_add_2, align 1

]]></Node>
<StgValue><ssdm name="pk_0_ciphertext_loa_2"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="5">
<![CDATA[
:15  %pk_0_ciphertext_loa_3 = load i8* %pk_0_ciphertext_add_3, align 1

]]></Node>
<StgValue><ssdm name="pk_0_ciphertext_loa_3"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:16  %or_ln468_5 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %pk_0_ciphertext_loa_3, i8 %pk_0_ciphertext_loa_2, i8 %pk_0_ciphertext_loa_1, i8 %pk_0_ciphertext_loa)

]]></Node>
<StgValue><ssdm name="or_ln468_5"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="3">
<![CDATA[
:18  %zext_ln468_4 = zext i3 %trunc_ln468_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln468_4"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %temp_addr_3 = getelementptr inbounds [8 x i32]* %temp, i64 0, i64 %zext_ln468_4

]]></Node>
<StgValue><ssdm name="temp_addr_3"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:20  store i32 %or_ln468_5, i32* %temp_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln468"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="5">
<![CDATA[
:26  %pk_0_plaintext_load_2 = load i8* %pk_0_plaintext_addr_2, align 1

]]></Node>
<StgValue><ssdm name="pk_0_plaintext_load_2"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="5">
<![CDATA[
:28  %pk_0_plaintext_load_3 = load i8* %pk_0_plaintext_addr_3, align 1

]]></Node>
<StgValue><ssdm name="pk_0_plaintext_load_3"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:29  %or_ln469_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %pk_0_plaintext_load_3, i8 %pk_0_plaintext_load_2, i8 %pk_0_plaintext_load_1, i8 %pk_0_plaintext_load)

]]></Node>
<StgValue><ssdm name="or_ln469_2"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %temp2_addr_1 = getelementptr inbounds [8 x i32]* %temp2, i64 0, i64 %zext_ln468_4

]]></Node>
<StgValue><ssdm name="temp2_addr_1"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:31  store i32 %or_ln469_2, i32* %temp2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln467"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="115" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="32" op_9_bw="32" op_10_bw="8" op_11_bw="64" op_12_bw="6" op_13_bw="64" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="1">
<![CDATA[
:0  %ret = call fastcc i32 @verify([3504 x i8]* %sig_0_proofs_seed1, [3504 x i8]* %sig_0_proofs_seed2, [876 x i32]* %sig_0_proofs_inputS, [16425 x i8]* %sig_0_proofs_commun, [7008 x i8]* %sig_0_proofs_view3C, [55 x i8]* %sig_0_challengeBits, [32 x i8]* %sig_0_salt, [8 x i32]* %temp, [8 x i32]* %temp2, [37336 x i8]* %message, i64 %message_len_read)

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln475 = icmp ne i32 %ret, 0

]]></Node>
<StgValue><ssdm name="icmp_ln475"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln515"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
UnifiedReturnBlock:0  %UnifiedRetVal = phi i1 [ %icmp_ln475, %1 ], [ true, %_ifconv ]

]]></Node>
<StgValue><ssdm name="UnifiedRetVal"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1">
<![CDATA[
UnifiedReturnBlock:1  ret i1 %UnifiedRetVal

]]></Node>
<StgValue><ssdm name="ret_ln515"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
