INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/vivado/riscvcpu-vivado/riscvcpu-vivado.sim/sim_1/impl/func/xsim/seg_wishbone_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_top
INFO: [VRFC 10-311] analyzing module seg_wishbone
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/seg/seg_wishbone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_wishbone
WARNING: [VRFC 10-756] identifier current_number is used before its declaration [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/seg/seg_wishbone.v:15]
WARNING: [VRFC 10-2845] overwriting previous definition of module seg_wishbone [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/seg/seg_wishbone.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/seg/seg_wishbone_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_wishbone_tb
