Warning (10268): Verilog HDL information at aluVectorial.sv(14): always construct contains both blocking and non-blocking assignments File: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial.sv Line: 14
