

================================================================
== Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s'
================================================================
* Date:           Sun Oct 19 15:31:47 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_cnn_2d_100s_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.096 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  30.000 ns|  30.000 ns|    6|    6|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                 |                                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                     Instance                                    |                                Module                                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |call_ln286_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_fu_156       |shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s              |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s_fu_248  |dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s  |        4|        4|  20.000 ns|  20.000 ns|    4|    4|      yes|
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     515|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   200|    9246|   28621|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     100|    -|
|Register         |        -|     -|    1052|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   200|   10298|   29236|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      960|  1824|  433920|  216960|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    10|       2|      13|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-----+------+-------+-----+
    |                                     Instance                                    |                                Module                                | BRAM_18K| DSP |  FF  |  LUT  | URAM|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-----+------+-------+-----+
    |grp_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s_fu_248  |dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s  |        0|  200|  9053|  28201|    0|
    |call_ln286_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_fu_156       |shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s              |        0|    0|   193|    420|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-----+------+-------+-----+
    |Total                                                                            |                                                                      |        0|  200|  9246|  28621|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln313_fu_384_p2                       |         +|   0|  0|  39|          32|           1|
    |add_ln317_fu_434_p2                       |         +|   0|  0|  39|          32|           1|
    |add_ln323_fu_458_p2                       |         +|   0|  0|  39|          32|           1|
    |add_ln328_fu_402_p2                       |         +|   0|  0|  39|          32|           1|
    |and_ln289_1_fu_378_p2                     |       and|   0|  0|   2|           1|           1|
    |and_ln289_fu_372_p2                       |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp10  |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter1          |       and|   0|  0|   2|           1|           1|
    |ap_condition_447                          |       and|   0|  0|   2|           1|           1|
    |ap_condition_617                          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op43_call_state2             |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op43_call_state2_state1      |       and|   0|  0|   2|           1|           1|
    |icmp_ln289_1_fu_354_p2                    |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln289_2_fu_360_p2                    |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln289_3_fu_366_p2                    |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln289_fu_336_p2                      |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln313_fu_390_p2                      |      icmp|   0|  0|  39|          32|           9|
    |icmp_ln317_fu_440_p2                      |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln323_fu_452_p2                      |      icmp|   0|  0|  39|          32|           2|
    |ap_block_pp0_stage0_subdone               |        or|   0|  0|   2|           1|           1|
    |select_ln323_fu_464_p3                    |    select|   0|  0|  32|           1|           2|
    |select_ln328_fu_408_p3                    |    select|   0|  0|  32|           1|           4|
    |ap_enable_pp0                             |       xor|   0|  0|   2|           1|           2|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0| 515|         365|          48|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  37|          7|    1|          7|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_storemerge_reg_145  |   9|          2|   32|         64|
    |layer2_out_blk_n                         |   9|          2|    1|          2|
    |pX                                       |   9|          2|   32|         64|
    |pY                                       |   9|          2|   32|         64|
    |sX                                       |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 100|         21|  132|        269|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                             Name                                             | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln289_1_reg_593                                                                           |   1|   0|    1|          0|
    |ap_CS_fsm                                                                                     |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0_reg                                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_storemerge_reg_145                                                       |  32|   0|   32|          0|
    |grp_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s_fu_248_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln289_reg_589                                                                            |   1|   0|    1|          0|
    |icmp_ln313_reg_597                                                                            |   1|   0|    1|          0|
    |pX                                                                                            |  32|   0|   32|          0|
    |pY                                                                                            |  32|   0|   32|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9             |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_1           |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_10          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_11          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_12          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_13          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_14          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_15          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_16          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_17          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_18          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_19          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_2           |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_20          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_21          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_22          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_23          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_24          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_25          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_26          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_27          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_28          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_29          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_3           |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_4           |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_5           |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_6           |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_7           |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_8           |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_9           |  16|   0|   16|          0|
    |res_out_19_reg_659                                                                            |  12|   0|   12|          0|
    |res_out_1_reg_614                                                                             |  12|   0|   12|          0|
    |res_out_20_reg_664                                                                            |  12|   0|   12|          0|
    |res_out_21_reg_669                                                                            |  12|   0|   12|          0|
    |res_out_22_reg_674                                                                            |  12|   0|   12|          0|
    |res_out_23_reg_679                                                                            |  12|   0|   12|          0|
    |res_out_24_reg_684                                                                            |  12|   0|   12|          0|
    |res_out_25_reg_689                                                                            |  12|   0|   12|          0|
    |res_out_26_reg_694                                                                            |  12|   0|   12|          0|
    |res_out_27_reg_699                                                                            |  12|   0|   12|          0|
    |res_out_28_reg_704                                                                            |  12|   0|   12|          0|
    |res_out_2_reg_619                                                                             |  12|   0|   12|          0|
    |res_out_3_reg_624                                                                             |  12|   0|   12|          0|
    |res_out_4_reg_629                                                                             |  12|   0|   12|          0|
    |res_out_5_reg_634                                                                             |  12|   0|   12|          0|
    |res_out_6_reg_639                                                                             |  12|   0|   12|          0|
    |res_out_7_reg_644                                                                             |  12|   0|   12|          0|
    |res_out_8_reg_649                                                                             |  12|   0|   12|          0|
    |res_out_9_reg_654                                                                             |  12|   0|   12|          0|
    |res_out_reg_609                                                                               |  12|   0|   12|          0|
    |sX                                                                                            |  32|   0|   32|          0|
    |sY                                                                                            |  32|   0|   32|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig                     |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1                   |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2                   |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3                   |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4                   |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5                   |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6                   |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7                   |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8                   |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9                   |  16|   0|   16|          0|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                         |1052|   0| 1052|          0|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2>|  return value|
|ap_ce                      |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2>|  return value|
|layer2_out_blk_n           |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2>|  return value|
|in_elem_0_0_0_0_0_val      |   in|   16|     ap_none|                                                    in_elem_0_0_0_0_0_val|        scalar|
|layer2_out_din             |  out|  240|     ap_fifo|                                                               layer2_out|       pointer|
|layer2_out_num_data_valid  |   in|    9|     ap_fifo|                                                               layer2_out|       pointer|
|layer2_out_fifo_cap        |   in|    9|     ap_fifo|                                                               layer2_out|       pointer|
|layer2_out_full_n          |   in|    1|     ap_fifo|                                                               layer2_out|       pointer|
|layer2_out_write           |  out|    1|     ap_fifo|                                                               layer2_out|       pointer|
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 6, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.74>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i240 %layer2_out, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_elem_0_0_0_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %in_elem_0_0_0_0_0_val"   --->   Operation 9 'read' 'in_elem_0_0_0_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.15ns)   --->   "%call_ln286 = call void @shift_line_buffer<array<ap_fixed<16, 2, 5, 3, 0>, 1u>, config2>, i16 %in_elem_0_0_0_0_0_val_read, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_28, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_29, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_18, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_19, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_27, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_17, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_7, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_26, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_25, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_24, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_14, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_23, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_22, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_21, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_1, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_20, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9, i16 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2, i16 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1, i16 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 10 'call' 'call_ln286' <Predicate = true> <Delay = 2.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sX_load = load i32 %sX" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 11 'load' 'sX_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.01ns)   --->   "%icmp_ln289 = icmp_eq  i32 %sX_load, i32 9" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 12 'icmp' 'icmp_ln289' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sY_load = load i32 %sY" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 13 'load' 'sY_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%pY_load = load i32 %pY" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 14 'load' 'pY_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%pX_load = load i32 %pX" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 15 'load' 'pX_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %icmp_ln289, void %if.end, void %land.lhs.true" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 16 'br' 'br_ln289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.01ns)   --->   "%icmp_ln289_1 = icmp_eq  i32 %sY_load, i32 3" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 17 'icmp' 'icmp_ln289_1' <Predicate = (icmp_ln289)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.01ns)   --->   "%icmp_ln289_2 = icmp_sgt  i32 %pY_load, i32 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 18 'icmp' 'icmp_ln289_2' <Predicate = (icmp_ln289)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.01ns)   --->   "%icmp_ln289_3 = icmp_sgt  i32 %pX_load, i32 8" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 19 'icmp' 'icmp_ln289_3' <Predicate = (icmp_ln289)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_1)   --->   "%and_ln289 = and i1 %icmp_ln289_2, i1 %icmp_ln289_3" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 20 'and' 'and_ln289' <Predicate = (icmp_ln289)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln289_1 = and i1 %and_ln289, i1 %icmp_ln289_1" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 21 'and' 'and_ln289_1' <Predicate = (icmp_ln289)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %and_ln289_1, void %if.end, void %if.then" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 22 'br' 'br_ln289' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.01ns)   --->   "%add_ln313 = add i32 %pX_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 23 'add' 'add_ln313' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.01ns)   --->   "%icmp_ln313 = icmp_eq  i32 %add_ln313, i32 256" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 24 'icmp' 'icmp_ln313' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln313 = br i1 %icmp_ln313, void %if.else20, void %if.then9" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 25 'br' 'br_ln313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln326 = store i32 %add_ln313, i32 %pX" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 26 'store' 'store_ln326' <Predicate = (!icmp_ln313)> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (1.01ns)   --->   "%add_ln328 = add i32 %sX_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 27 'add' 'add_ln328' <Predicate = (!icmp_ln313)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.41ns)   --->   "%select_ln328 = select i1 %icmp_ln289, i32 9, i32 %add_ln328" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 28 'select' 'select_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln328 = store i32 %select_ln328, i32 %sX" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 29 'store' 'store_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end31"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln315 = store i32 0, i32 %pX" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 31 'store' 'store_ln315' <Predicate = (icmp_ln313)> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln316 = store i32 0, i32 %sX" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 32 'store' 'store_ln316' <Predicate = (icmp_ln313)> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (1.01ns)   --->   "%add_ln317 = add i32 %pY_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 33 'add' 'add_ln317' <Predicate = (icmp_ln313)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.01ns)   --->   "%icmp_ln317 = icmp_eq  i32 %add_ln317, i32 4" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 34 'icmp' 'icmp_ln317' <Predicate = (icmp_ln313)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln317 = br i1 %icmp_ln317, void %if.else, void %if.then12" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 35 'br' 'br_ln317' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln321 = store i32 %add_ln317, i32 %pY" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 36 'store' 'store_ln321' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (1.01ns)   --->   "%icmp_ln323 = icmp_eq  i32 %sY_load, i32 3" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 37 'icmp' 'icmp_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.01ns)   --->   "%add_ln323 = add i32 %sY_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 38 'add' 'add_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.41ns)   --->   "%select_ln323 = select i1 %icmp_ln323, i32 3, i32 %add_ln323" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 39 'select' 'select_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%br_ln0 = br void %if.end19"   --->   Operation 40 'br' 'br_ln0' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln318 = store i32 0, i32 %pY" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 41 'store' 'store_ln318' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%br_ln320 = br void %if.end19" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 42 'br' 'br_ln320' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 43 [5/5] (0.00ns)   --->   "%tmp = call i240 @dense_latency<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<12, 2, 5, 3, 0>, config2_mult>, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_29, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_28, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_27, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_26, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_25, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_24, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_23, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_22, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_21, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_20, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_19, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_18, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_17, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_14, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_9, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 43 'call' 'tmp' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %select_ln323, void %if.else, i32 0, void %if.then12" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 44 'phi' 'storemerge' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln319 = store i32 %storemerge, i32 %sY" [firmware/nnet_utils/nnet_conv_stream.h:319]   --->   Operation 45 'store' 'store_ln319' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln325 = br void %if.end31" [firmware/nnet_utils/nnet_conv_stream.h:325]   --->   Operation 46 'br' 'br_ln325' <Predicate = (icmp_ln313)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.09>
ST_3 : Operation 47 [4/5] (4.09ns)   --->   "%tmp = call i240 @dense_latency<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<12, 2, 5, 3, 0>, config2_mult>, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_29, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_28, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_27, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_26, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_25, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_24, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_23, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_22, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_21, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_20, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_19, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_18, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_17, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_14, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_9, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 47 'call' 'tmp' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 4.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.09>
ST_4 : Operation 48 [3/5] (4.09ns)   --->   "%tmp = call i240 @dense_latency<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<12, 2, 5, 3, 0>, config2_mult>, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_29, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_28, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_27, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_26, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_25, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_24, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_23, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_22, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_21, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_20, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_19, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_18, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_17, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_14, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_9, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 48 'call' 'tmp' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 4.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.09>
ST_5 : Operation 49 [2/5] (4.09ns)   --->   "%tmp = call i240 @dense_latency<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<12, 2, 5, 3, 0>, config2_mult>, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_29, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_28, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_27, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_26, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_25, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_24, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_23, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_22, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_21, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_20, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_19, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_18, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_17, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_14, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_9, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 49 'call' 'tmp' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 4.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.76>
ST_6 : Operation 50 [1/5] (3.76ns)   --->   "%tmp = call i240 @dense_latency<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<12, 2, 5, 3, 0>, config2_mult>, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_29, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_28, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_27, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_26, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_25, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_24, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_23, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_22, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_21, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_20, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_19, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_18, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_17, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_14, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_9, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 50 'call' 'tmp' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 3.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%res_out = extractvalue i240 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 51 'extractvalue' 'res_out' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%res_out_1 = extractvalue i240 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 52 'extractvalue' 'res_out_1' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%res_out_2 = extractvalue i240 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 53 'extractvalue' 'res_out_2' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%res_out_3 = extractvalue i240 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 54 'extractvalue' 'res_out_3' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%res_out_4 = extractvalue i240 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 55 'extractvalue' 'res_out_4' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%res_out_5 = extractvalue i240 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 56 'extractvalue' 'res_out_5' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%res_out_6 = extractvalue i240 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 57 'extractvalue' 'res_out_6' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%res_out_7 = extractvalue i240 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 58 'extractvalue' 'res_out_7' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%res_out_8 = extractvalue i240 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 59 'extractvalue' 'res_out_8' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%res_out_9 = extractvalue i240 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 60 'extractvalue' 'res_out_9' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%res_out_19 = extractvalue i240 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 61 'extractvalue' 'res_out_19' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%res_out_20 = extractvalue i240 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 62 'extractvalue' 'res_out_20' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%res_out_21 = extractvalue i240 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 63 'extractvalue' 'res_out_21' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%res_out_22 = extractvalue i240 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 64 'extractvalue' 'res_out_22' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%res_out_23 = extractvalue i240 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 65 'extractvalue' 'res_out_23' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%res_out_24 = extractvalue i240 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 66 'extractvalue' 'res_out_24' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%res_out_25 = extractvalue i240 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 67 'extractvalue' 'res_out_25' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%res_out_26 = extractvalue i240 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 68 'extractvalue' 'res_out_26' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%res_out_27 = extractvalue i240 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 69 'extractvalue' 'res_out_27' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%res_out_28 = extractvalue i240 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 70 'extractvalue' 'res_out_28' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.66>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i240 @_ssdm_op_BitConcatenate.i240.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12, i12 %res_out_28, i12 %res_out_27, i12 %res_out_26, i12 %res_out_25, i12 %res_out_24, i12 %res_out_23, i12 %res_out_22, i12 %res_out_21, i12 %res_out_20, i12 %res_out_19, i12 %res_out_9, i12 %res_out_8, i12 %res_out_7, i12 %res_out_6, i12 %res_out_5, i12 %res_out_4, i12 %res_out_3, i12 %res_out_2, i12 %res_out_1, i12 %res_out" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 71 'bitconcatenate' 'p_0' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (1.66ns)   --->   "%write_ln309 = write void @_ssdm_op_Write.ap_fifo.volatile.i240P0A, i240 %layer2_out, i240 %p_0" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 72 'write' 'write_ln309' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 1.66> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.66> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 240> <Depth = 247> <FIFO>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln310 = br void %if.end" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 73 'br' 'br_ln310' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln330 = ret" [firmware/nnet_utils/nnet_conv_stream.h:330]   --->   Operation 74 'ret' 'ret_ln330' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_elem_0_0_0_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_28]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_29]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_18]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_19]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_27]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_17]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_26]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_16]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_25]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_24]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_23]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_22]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_21]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_20]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sY]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pY]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pX]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0          (specinterface ) [ 00000000]
in_elem_0_0_0_0_0_val_read (read          ) [ 00000000]
call_ln286                 (call          ) [ 00000000]
sX_load                    (load          ) [ 00000000]
icmp_ln289                 (icmp          ) [ 01111111]
sY_load                    (load          ) [ 00000000]
pY_load                    (load          ) [ 00000000]
pX_load                    (load          ) [ 00000000]
br_ln289                   (br            ) [ 00000000]
icmp_ln289_1               (icmp          ) [ 00000000]
icmp_ln289_2               (icmp          ) [ 00000000]
icmp_ln289_3               (icmp          ) [ 00000000]
and_ln289                  (and           ) [ 00000000]
and_ln289_1                (and           ) [ 01111111]
br_ln289                   (br            ) [ 00000000]
add_ln313                  (add           ) [ 00000000]
icmp_ln313                 (icmp          ) [ 01100000]
br_ln313                   (br            ) [ 00000000]
store_ln326                (store         ) [ 00000000]
add_ln328                  (add           ) [ 00000000]
select_ln328               (select        ) [ 00000000]
store_ln328                (store         ) [ 00000000]
br_ln0                     (br            ) [ 00000000]
store_ln315                (store         ) [ 00000000]
store_ln316                (store         ) [ 00000000]
add_ln317                  (add           ) [ 00000000]
icmp_ln317                 (icmp          ) [ 01000000]
br_ln317                   (br            ) [ 00000000]
store_ln321                (store         ) [ 00000000]
icmp_ln323                 (icmp          ) [ 00000000]
add_ln323                  (add           ) [ 00000000]
select_ln323               (select        ) [ 01100000]
br_ln0                     (br            ) [ 01100000]
store_ln318                (store         ) [ 00000000]
br_ln320                   (br            ) [ 01100000]
storemerge                 (phi           ) [ 00100000]
store_ln319                (store         ) [ 00000000]
br_ln325                   (br            ) [ 00000000]
tmp                        (call          ) [ 00000000]
res_out                    (extractvalue  ) [ 01000001]
res_out_1                  (extractvalue  ) [ 01000001]
res_out_2                  (extractvalue  ) [ 01000001]
res_out_3                  (extractvalue  ) [ 01000001]
res_out_4                  (extractvalue  ) [ 01000001]
res_out_5                  (extractvalue  ) [ 01000001]
res_out_6                  (extractvalue  ) [ 01000001]
res_out_7                  (extractvalue  ) [ 01000001]
res_out_8                  (extractvalue  ) [ 01000001]
res_out_9                  (extractvalue  ) [ 01000001]
res_out_19                 (extractvalue  ) [ 01000001]
res_out_20                 (extractvalue  ) [ 01000001]
res_out_21                 (extractvalue  ) [ 01000001]
res_out_22                 (extractvalue  ) [ 01000001]
res_out_23                 (extractvalue  ) [ 01000001]
res_out_24                 (extractvalue  ) [ 01000001]
res_out_25                 (extractvalue  ) [ 01000001]
res_out_26                 (extractvalue  ) [ 01000001]
res_out_27                 (extractvalue  ) [ 01000001]
res_out_28                 (extractvalue  ) [ 01000001]
p_0                        (bitconcatenate) [ 00000000]
write_ln309                (write         ) [ 00000000]
br_ln310                   (br            ) [ 00000000]
ret_ln330                  (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_elem_0_0_0_0_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_0_0_0_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer2_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_28">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_28"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_29">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_29"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_18">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_18"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_19">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_19"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_27">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_27"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_17">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_17"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_7">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_26">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_26"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_6">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_25">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_25"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_15">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_15"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_24">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_24"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_14">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_14"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_4">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_23">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_23"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_13">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_13"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_3">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_22">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_22"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_12">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_12"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_2">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_21">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_21"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_11">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_11"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_1">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_20">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_20"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_10">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_10"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="sX">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="sY">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="pY">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="pX">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_line_buffer<array<ap_fixed<16, 2, 5, 3, 0>, 1u>, config2>"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<12, 2, 5, 3, 0>, config2_mult>"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i240.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i240P0A"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="in_elem_0_0_0_0_0_val_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_0_0_0_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln309_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="240" slack="0"/>
<pin id="141" dir="0" index="2" bw="240" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln309/7 "/>
</bind>
</comp>

<comp id="145" class="1005" name="storemerge_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="storemerge_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="1" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="call_ln286_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="0" index="2" bw="16" slack="0"/>
<pin id="160" dir="0" index="3" bw="16" slack="0"/>
<pin id="161" dir="0" index="4" bw="16" slack="0"/>
<pin id="162" dir="0" index="5" bw="16" slack="0"/>
<pin id="163" dir="0" index="6" bw="16" slack="0"/>
<pin id="164" dir="0" index="7" bw="16" slack="0"/>
<pin id="165" dir="0" index="8" bw="16" slack="0"/>
<pin id="166" dir="0" index="9" bw="16" slack="0"/>
<pin id="167" dir="0" index="10" bw="16" slack="0"/>
<pin id="168" dir="0" index="11" bw="16" slack="0"/>
<pin id="169" dir="0" index="12" bw="16" slack="0"/>
<pin id="170" dir="0" index="13" bw="16" slack="0"/>
<pin id="171" dir="0" index="14" bw="16" slack="0"/>
<pin id="172" dir="0" index="15" bw="16" slack="0"/>
<pin id="173" dir="0" index="16" bw="16" slack="0"/>
<pin id="174" dir="0" index="17" bw="16" slack="0"/>
<pin id="175" dir="0" index="18" bw="16" slack="0"/>
<pin id="176" dir="0" index="19" bw="16" slack="0"/>
<pin id="177" dir="0" index="20" bw="16" slack="0"/>
<pin id="178" dir="0" index="21" bw="16" slack="0"/>
<pin id="179" dir="0" index="22" bw="16" slack="0"/>
<pin id="180" dir="0" index="23" bw="16" slack="0"/>
<pin id="181" dir="0" index="24" bw="16" slack="0"/>
<pin id="182" dir="0" index="25" bw="16" slack="0"/>
<pin id="183" dir="0" index="26" bw="16" slack="0"/>
<pin id="184" dir="0" index="27" bw="16" slack="0"/>
<pin id="185" dir="0" index="28" bw="16" slack="0"/>
<pin id="186" dir="0" index="29" bw="16" slack="0"/>
<pin id="187" dir="0" index="30" bw="16" slack="0"/>
<pin id="188" dir="0" index="31" bw="16" slack="0"/>
<pin id="189" dir="0" index="32" bw="16" slack="0"/>
<pin id="190" dir="0" index="33" bw="16" slack="0"/>
<pin id="191" dir="0" index="34" bw="16" slack="0"/>
<pin id="192" dir="0" index="35" bw="16" slack="0"/>
<pin id="193" dir="0" index="36" bw="16" slack="0"/>
<pin id="194" dir="0" index="37" bw="16" slack="0"/>
<pin id="195" dir="0" index="38" bw="16" slack="0"/>
<pin id="196" dir="0" index="39" bw="16" slack="0"/>
<pin id="197" dir="0" index="40" bw="16" slack="0"/>
<pin id="198" dir="0" index="41" bw="16" slack="0"/>
<pin id="199" dir="0" index="42" bw="16" slack="0"/>
<pin id="200" dir="0" index="43" bw="16" slack="0"/>
<pin id="201" dir="0" index="44" bw="16" slack="0"/>
<pin id="202" dir="1" index="45" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln286/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="240" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="0" index="2" bw="16" slack="0"/>
<pin id="252" dir="0" index="3" bw="16" slack="0"/>
<pin id="253" dir="0" index="4" bw="16" slack="0"/>
<pin id="254" dir="0" index="5" bw="16" slack="0"/>
<pin id="255" dir="0" index="6" bw="16" slack="0"/>
<pin id="256" dir="0" index="7" bw="16" slack="0"/>
<pin id="257" dir="0" index="8" bw="16" slack="0"/>
<pin id="258" dir="0" index="9" bw="16" slack="0"/>
<pin id="259" dir="0" index="10" bw="16" slack="0"/>
<pin id="260" dir="0" index="11" bw="16" slack="0"/>
<pin id="261" dir="0" index="12" bw="16" slack="0"/>
<pin id="262" dir="0" index="13" bw="16" slack="0"/>
<pin id="263" dir="0" index="14" bw="16" slack="0"/>
<pin id="264" dir="0" index="15" bw="16" slack="0"/>
<pin id="265" dir="0" index="16" bw="16" slack="0"/>
<pin id="266" dir="0" index="17" bw="16" slack="0"/>
<pin id="267" dir="0" index="18" bw="16" slack="0"/>
<pin id="268" dir="0" index="19" bw="16" slack="0"/>
<pin id="269" dir="0" index="20" bw="16" slack="0"/>
<pin id="270" dir="0" index="21" bw="16" slack="0"/>
<pin id="271" dir="0" index="22" bw="16" slack="0"/>
<pin id="272" dir="0" index="23" bw="16" slack="0"/>
<pin id="273" dir="0" index="24" bw="16" slack="0"/>
<pin id="274" dir="0" index="25" bw="16" slack="0"/>
<pin id="275" dir="0" index="26" bw="16" slack="0"/>
<pin id="276" dir="0" index="27" bw="16" slack="0"/>
<pin id="277" dir="0" index="28" bw="16" slack="0"/>
<pin id="278" dir="0" index="29" bw="16" slack="0"/>
<pin id="279" dir="0" index="30" bw="16" slack="0"/>
<pin id="280" dir="0" index="31" bw="16" slack="0"/>
<pin id="281" dir="0" index="32" bw="16" slack="0"/>
<pin id="282" dir="0" index="33" bw="16" slack="0"/>
<pin id="283" dir="0" index="34" bw="16" slack="0"/>
<pin id="284" dir="0" index="35" bw="16" slack="0"/>
<pin id="285" dir="0" index="36" bw="16" slack="0"/>
<pin id="286" dir="0" index="37" bw="16" slack="0"/>
<pin id="287" dir="0" index="38" bw="16" slack="0"/>
<pin id="288" dir="0" index="39" bw="16" slack="0"/>
<pin id="289" dir="0" index="40" bw="16" slack="0"/>
<pin id="290" dir="1" index="41" bw="240" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sX_load_load_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_load/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln289_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sY_load_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_load/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="pY_load_load_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_load/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="pX_load_load_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_load/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="icmp_ln289_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_1/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp_ln289_2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_2/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="icmp_ln289_3_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_3/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="and_ln289_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="and_ln289_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289_1/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln313_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln313/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp_ln313_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln313/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln326_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln326/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="add_ln328_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln328/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="select_ln328_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="0" index="2" bw="32" slack="0"/>
<pin id="412" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln328/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln328_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln328/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln315_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln315/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln316_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln316/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="add_ln317_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln317/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln317_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln317/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln321_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="icmp_ln323_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln323/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln323_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln323/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="select_ln323_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="0" index="2" bw="32" slack="0"/>
<pin id="468" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln323/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="store_ln318_store_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="0"/>
<pin id="475" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln318/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="store_ln319_store_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="0"/>
<pin id="481" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="res_out_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="240" slack="0"/>
<pin id="486" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="res_out_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="240" slack="0"/>
<pin id="490" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_1/6 "/>
</bind>
</comp>

<comp id="492" class="1004" name="res_out_2_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="240" slack="0"/>
<pin id="494" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_2/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="res_out_3_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="240" slack="0"/>
<pin id="498" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_3/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="res_out_4_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="240" slack="0"/>
<pin id="502" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_4/6 "/>
</bind>
</comp>

<comp id="504" class="1004" name="res_out_5_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="240" slack="0"/>
<pin id="506" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_5/6 "/>
</bind>
</comp>

<comp id="508" class="1004" name="res_out_6_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="240" slack="0"/>
<pin id="510" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_6/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="res_out_7_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="240" slack="0"/>
<pin id="514" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_7/6 "/>
</bind>
</comp>

<comp id="516" class="1004" name="res_out_8_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="240" slack="0"/>
<pin id="518" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_8/6 "/>
</bind>
</comp>

<comp id="520" class="1004" name="res_out_9_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="240" slack="0"/>
<pin id="522" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_9/6 "/>
</bind>
</comp>

<comp id="524" class="1004" name="res_out_19_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="240" slack="0"/>
<pin id="526" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_19/6 "/>
</bind>
</comp>

<comp id="528" class="1004" name="res_out_20_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="240" slack="0"/>
<pin id="530" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_20/6 "/>
</bind>
</comp>

<comp id="532" class="1004" name="res_out_21_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="240" slack="0"/>
<pin id="534" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_21/6 "/>
</bind>
</comp>

<comp id="536" class="1004" name="res_out_22_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="240" slack="0"/>
<pin id="538" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_22/6 "/>
</bind>
</comp>

<comp id="540" class="1004" name="res_out_23_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="240" slack="0"/>
<pin id="542" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_23/6 "/>
</bind>
</comp>

<comp id="544" class="1004" name="res_out_24_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="240" slack="0"/>
<pin id="546" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_24/6 "/>
</bind>
</comp>

<comp id="548" class="1004" name="res_out_25_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="240" slack="0"/>
<pin id="550" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_25/6 "/>
</bind>
</comp>

<comp id="552" class="1004" name="res_out_26_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="240" slack="0"/>
<pin id="554" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_26/6 "/>
</bind>
</comp>

<comp id="556" class="1004" name="res_out_27_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="240" slack="0"/>
<pin id="558" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_27/6 "/>
</bind>
</comp>

<comp id="560" class="1004" name="res_out_28_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="240" slack="0"/>
<pin id="562" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_28/6 "/>
</bind>
</comp>

<comp id="564" class="1004" name="p_0_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="240" slack="0"/>
<pin id="566" dir="0" index="1" bw="12" slack="1"/>
<pin id="567" dir="0" index="2" bw="12" slack="1"/>
<pin id="568" dir="0" index="3" bw="12" slack="1"/>
<pin id="569" dir="0" index="4" bw="12" slack="1"/>
<pin id="570" dir="0" index="5" bw="12" slack="1"/>
<pin id="571" dir="0" index="6" bw="12" slack="1"/>
<pin id="572" dir="0" index="7" bw="12" slack="1"/>
<pin id="573" dir="0" index="8" bw="12" slack="1"/>
<pin id="574" dir="0" index="9" bw="12" slack="1"/>
<pin id="575" dir="0" index="10" bw="12" slack="1"/>
<pin id="576" dir="0" index="11" bw="12" slack="1"/>
<pin id="577" dir="0" index="12" bw="12" slack="1"/>
<pin id="578" dir="0" index="13" bw="12" slack="1"/>
<pin id="579" dir="0" index="14" bw="12" slack="1"/>
<pin id="580" dir="0" index="15" bw="12" slack="1"/>
<pin id="581" dir="0" index="16" bw="12" slack="1"/>
<pin id="582" dir="0" index="17" bw="12" slack="1"/>
<pin id="583" dir="0" index="18" bw="12" slack="1"/>
<pin id="584" dir="0" index="19" bw="12" slack="1"/>
<pin id="585" dir="0" index="20" bw="12" slack="1"/>
<pin id="586" dir="1" index="21" bw="240" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/7 "/>
</bind>
</comp>

<comp id="589" class="1005" name="icmp_ln289_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="1"/>
<pin id="591" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln289 "/>
</bind>
</comp>

<comp id="593" class="1005" name="and_ln289_1_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="1"/>
<pin id="595" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln289_1 "/>
</bind>
</comp>

<comp id="597" class="1005" name="icmp_ln313_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="1"/>
<pin id="599" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln313 "/>
</bind>
</comp>

<comp id="604" class="1005" name="select_ln323_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln323 "/>
</bind>
</comp>

<comp id="609" class="1005" name="res_out_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="12" slack="1"/>
<pin id="611" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="res_out "/>
</bind>
</comp>

<comp id="614" class="1005" name="res_out_1_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="12" slack="1"/>
<pin id="616" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="res_out_1 "/>
</bind>
</comp>

<comp id="619" class="1005" name="res_out_2_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="12" slack="1"/>
<pin id="621" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="res_out_2 "/>
</bind>
</comp>

<comp id="624" class="1005" name="res_out_3_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="12" slack="1"/>
<pin id="626" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="res_out_3 "/>
</bind>
</comp>

<comp id="629" class="1005" name="res_out_4_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="12" slack="1"/>
<pin id="631" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="res_out_4 "/>
</bind>
</comp>

<comp id="634" class="1005" name="res_out_5_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="12" slack="1"/>
<pin id="636" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="res_out_5 "/>
</bind>
</comp>

<comp id="639" class="1005" name="res_out_6_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="12" slack="1"/>
<pin id="641" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="res_out_6 "/>
</bind>
</comp>

<comp id="644" class="1005" name="res_out_7_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="12" slack="1"/>
<pin id="646" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="res_out_7 "/>
</bind>
</comp>

<comp id="649" class="1005" name="res_out_8_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="12" slack="1"/>
<pin id="651" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="res_out_8 "/>
</bind>
</comp>

<comp id="654" class="1005" name="res_out_9_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="12" slack="1"/>
<pin id="656" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="res_out_9 "/>
</bind>
</comp>

<comp id="659" class="1005" name="res_out_19_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="12" slack="1"/>
<pin id="661" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="res_out_19 "/>
</bind>
</comp>

<comp id="664" class="1005" name="res_out_20_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="12" slack="1"/>
<pin id="666" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="res_out_20 "/>
</bind>
</comp>

<comp id="669" class="1005" name="res_out_21_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="12" slack="1"/>
<pin id="671" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="res_out_21 "/>
</bind>
</comp>

<comp id="674" class="1005" name="res_out_22_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="12" slack="1"/>
<pin id="676" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="res_out_22 "/>
</bind>
</comp>

<comp id="679" class="1005" name="res_out_23_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="12" slack="1"/>
<pin id="681" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="res_out_23 "/>
</bind>
</comp>

<comp id="684" class="1005" name="res_out_24_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="12" slack="1"/>
<pin id="686" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="res_out_24 "/>
</bind>
</comp>

<comp id="689" class="1005" name="res_out_25_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="12" slack="1"/>
<pin id="691" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="res_out_25 "/>
</bind>
</comp>

<comp id="694" class="1005" name="res_out_26_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="12" slack="1"/>
<pin id="696" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="res_out_26 "/>
</bind>
</comp>

<comp id="699" class="1005" name="res_out_27_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="12" slack="1"/>
<pin id="701" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="res_out_27 "/>
</bind>
</comp>

<comp id="704" class="1005" name="res_out_28_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="12" slack="1"/>
<pin id="706" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="res_out_28 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="136"><net_src comp="108" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="130" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="102" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="203"><net_src comp="110" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="204"><net_src comp="132" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="206"><net_src comp="6" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="207"><net_src comp="8" pin="0"/><net_sink comp="156" pin=4"/></net>

<net id="208"><net_src comp="10" pin="0"/><net_sink comp="156" pin=5"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="156" pin=6"/></net>

<net id="210"><net_src comp="14" pin="0"/><net_sink comp="156" pin=7"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="156" pin=8"/></net>

<net id="212"><net_src comp="18" pin="0"/><net_sink comp="156" pin=9"/></net>

<net id="213"><net_src comp="20" pin="0"/><net_sink comp="156" pin=10"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="156" pin=11"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="156" pin=12"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="156" pin=13"/></net>

<net id="217"><net_src comp="28" pin="0"/><net_sink comp="156" pin=14"/></net>

<net id="218"><net_src comp="30" pin="0"/><net_sink comp="156" pin=15"/></net>

<net id="219"><net_src comp="32" pin="0"/><net_sink comp="156" pin=16"/></net>

<net id="220"><net_src comp="34" pin="0"/><net_sink comp="156" pin=17"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="156" pin=18"/></net>

<net id="222"><net_src comp="38" pin="0"/><net_sink comp="156" pin=19"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="156" pin=20"/></net>

<net id="224"><net_src comp="42" pin="0"/><net_sink comp="156" pin=21"/></net>

<net id="225"><net_src comp="44" pin="0"/><net_sink comp="156" pin=22"/></net>

<net id="226"><net_src comp="46" pin="0"/><net_sink comp="156" pin=23"/></net>

<net id="227"><net_src comp="48" pin="0"/><net_sink comp="156" pin=24"/></net>

<net id="228"><net_src comp="50" pin="0"/><net_sink comp="156" pin=25"/></net>

<net id="229"><net_src comp="52" pin="0"/><net_sink comp="156" pin=26"/></net>

<net id="230"><net_src comp="54" pin="0"/><net_sink comp="156" pin=27"/></net>

<net id="231"><net_src comp="56" pin="0"/><net_sink comp="156" pin=28"/></net>

<net id="232"><net_src comp="58" pin="0"/><net_sink comp="156" pin=29"/></net>

<net id="233"><net_src comp="60" pin="0"/><net_sink comp="156" pin=30"/></net>

<net id="234"><net_src comp="62" pin="0"/><net_sink comp="156" pin=31"/></net>

<net id="235"><net_src comp="64" pin="0"/><net_sink comp="156" pin=32"/></net>

<net id="236"><net_src comp="66" pin="0"/><net_sink comp="156" pin=33"/></net>

<net id="237"><net_src comp="68" pin="0"/><net_sink comp="156" pin=34"/></net>

<net id="238"><net_src comp="70" pin="0"/><net_sink comp="156" pin=35"/></net>

<net id="239"><net_src comp="72" pin="0"/><net_sink comp="156" pin=36"/></net>

<net id="240"><net_src comp="74" pin="0"/><net_sink comp="156" pin=37"/></net>

<net id="241"><net_src comp="76" pin="0"/><net_sink comp="156" pin=38"/></net>

<net id="242"><net_src comp="78" pin="0"/><net_sink comp="156" pin=39"/></net>

<net id="243"><net_src comp="80" pin="0"/><net_sink comp="156" pin=40"/></net>

<net id="244"><net_src comp="82" pin="0"/><net_sink comp="156" pin=41"/></net>

<net id="245"><net_src comp="84" pin="0"/><net_sink comp="156" pin=42"/></net>

<net id="246"><net_src comp="86" pin="0"/><net_sink comp="156" pin=43"/></net>

<net id="247"><net_src comp="88" pin="0"/><net_sink comp="156" pin=44"/></net>

<net id="291"><net_src comp="126" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="292"><net_src comp="6" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="293"><net_src comp="4" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="294"><net_src comp="20" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="295"><net_src comp="28" pin="0"/><net_sink comp="248" pin=4"/></net>

<net id="296"><net_src comp="36" pin="0"/><net_sink comp="248" pin=5"/></net>

<net id="297"><net_src comp="44" pin="0"/><net_sink comp="248" pin=6"/></net>

<net id="298"><net_src comp="52" pin="0"/><net_sink comp="248" pin=7"/></net>

<net id="299"><net_src comp="60" pin="0"/><net_sink comp="248" pin=8"/></net>

<net id="300"><net_src comp="68" pin="0"/><net_sink comp="248" pin=9"/></net>

<net id="301"><net_src comp="76" pin="0"/><net_sink comp="248" pin=10"/></net>

<net id="302"><net_src comp="10" pin="0"/><net_sink comp="248" pin=11"/></net>

<net id="303"><net_src comp="8" pin="0"/><net_sink comp="248" pin=12"/></net>

<net id="304"><net_src comp="22" pin="0"/><net_sink comp="248" pin=13"/></net>

<net id="305"><net_src comp="30" pin="0"/><net_sink comp="248" pin=14"/></net>

<net id="306"><net_src comp="38" pin="0"/><net_sink comp="248" pin=15"/></net>

<net id="307"><net_src comp="46" pin="0"/><net_sink comp="248" pin=16"/></net>

<net id="308"><net_src comp="54" pin="0"/><net_sink comp="248" pin=17"/></net>

<net id="309"><net_src comp="62" pin="0"/><net_sink comp="248" pin=18"/></net>

<net id="310"><net_src comp="70" pin="0"/><net_sink comp="248" pin=19"/></net>

<net id="311"><net_src comp="78" pin="0"/><net_sink comp="248" pin=20"/></net>

<net id="312"><net_src comp="14" pin="0"/><net_sink comp="248" pin=21"/></net>

<net id="313"><net_src comp="12" pin="0"/><net_sink comp="248" pin=22"/></net>

<net id="314"><net_src comp="24" pin="0"/><net_sink comp="248" pin=23"/></net>

<net id="315"><net_src comp="32" pin="0"/><net_sink comp="248" pin=24"/></net>

<net id="316"><net_src comp="40" pin="0"/><net_sink comp="248" pin=25"/></net>

<net id="317"><net_src comp="48" pin="0"/><net_sink comp="248" pin=26"/></net>

<net id="318"><net_src comp="56" pin="0"/><net_sink comp="248" pin=27"/></net>

<net id="319"><net_src comp="64" pin="0"/><net_sink comp="248" pin=28"/></net>

<net id="320"><net_src comp="72" pin="0"/><net_sink comp="248" pin=29"/></net>

<net id="321"><net_src comp="80" pin="0"/><net_sink comp="248" pin=30"/></net>

<net id="322"><net_src comp="18" pin="0"/><net_sink comp="248" pin=31"/></net>

<net id="323"><net_src comp="16" pin="0"/><net_sink comp="248" pin=32"/></net>

<net id="324"><net_src comp="26" pin="0"/><net_sink comp="248" pin=33"/></net>

<net id="325"><net_src comp="34" pin="0"/><net_sink comp="248" pin=34"/></net>

<net id="326"><net_src comp="42" pin="0"/><net_sink comp="248" pin=35"/></net>

<net id="327"><net_src comp="50" pin="0"/><net_sink comp="248" pin=36"/></net>

<net id="328"><net_src comp="58" pin="0"/><net_sink comp="248" pin=37"/></net>

<net id="329"><net_src comp="66" pin="0"/><net_sink comp="248" pin=38"/></net>

<net id="330"><net_src comp="74" pin="0"/><net_sink comp="248" pin=39"/></net>

<net id="331"><net_src comp="82" pin="0"/><net_sink comp="248" pin=40"/></net>

<net id="335"><net_src comp="90" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="112" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="92" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="94" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="96" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="342" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="114" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="346" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="116" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="350" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="118" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="360" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="366" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="354" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="350" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="120" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="122" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="384" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="96" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="332" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="120" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="413"><net_src comp="336" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="112" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="402" pin="2"/><net_sink comp="408" pin=2"/></net>

<net id="420"><net_src comp="408" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="90" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="102" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="96" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="102" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="90" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="346" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="120" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="124" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="434" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="94" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="342" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="114" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="342" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="120" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="452" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="114" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="458" pin="2"/><net_sink comp="464" pin=2"/></net>

<net id="476"><net_src comp="102" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="94" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="149" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="92" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="248" pin="41"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="248" pin="41"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="248" pin="41"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="248" pin="41"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="248" pin="41"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="248" pin="41"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="248" pin="41"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="248" pin="41"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="248" pin="41"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="248" pin="41"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="248" pin="41"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="248" pin="41"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="248" pin="41"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="248" pin="41"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="248" pin="41"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="248" pin="41"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="248" pin="41"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="248" pin="41"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="248" pin="41"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="248" pin="41"/><net_sink comp="560" pin=0"/></net>

<net id="587"><net_src comp="128" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="588"><net_src comp="564" pin="21"/><net_sink comp="138" pin=2"/></net>

<net id="592"><net_src comp="336" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="378" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="390" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="607"><net_src comp="464" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="612"><net_src comp="484" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="564" pin=20"/></net>

<net id="617"><net_src comp="488" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="564" pin=19"/></net>

<net id="622"><net_src comp="492" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="564" pin=18"/></net>

<net id="627"><net_src comp="496" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="564" pin=17"/></net>

<net id="632"><net_src comp="500" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="564" pin=16"/></net>

<net id="637"><net_src comp="504" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="564" pin=15"/></net>

<net id="642"><net_src comp="508" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="564" pin=14"/></net>

<net id="647"><net_src comp="512" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="564" pin=13"/></net>

<net id="652"><net_src comp="516" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="564" pin=12"/></net>

<net id="657"><net_src comp="520" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="564" pin=11"/></net>

<net id="662"><net_src comp="524" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="564" pin=10"/></net>

<net id="667"><net_src comp="528" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="564" pin=9"/></net>

<net id="672"><net_src comp="532" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="564" pin=8"/></net>

<net id="677"><net_src comp="536" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="564" pin=7"/></net>

<net id="682"><net_src comp="540" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="564" pin=6"/></net>

<net id="687"><net_src comp="544" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="564" pin=5"/></net>

<net id="692"><net_src comp="548" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="564" pin=4"/></net>

<net id="697"><net_src comp="552" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="564" pin=3"/></net>

<net id="702"><net_src comp="556" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="707"><net_src comp="560" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="564" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_elem_0_0_0_0_0_val | {}
	Port: layer2_out | {7 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_28 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_29 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_18 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_19 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_8 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_9 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_27 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_17 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_7 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_26 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_16 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_6 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_25 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_15 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_5 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_24 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_14 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_4 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_23 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_13 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_3 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_22 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_12 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_2 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_21 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_11 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_1 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_20 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_10 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9 | {1 }
	Port: void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2 | {1 }
	Port: void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1 | {1 }
	Port: void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer | {1 }
	Port: sX | {1 }
	Port: sY | {2 }
	Port: pY | {1 }
	Port: pX | {1 }
 - Input state : 
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : in_elem_0_0_0_0_0_val | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : layer2_out | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_28 | {1 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_29 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_18 | {1 4 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_19 | {3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_8 | {1 4 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_9 | {4 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_27 | {1 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_17 | {1 4 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_7 | {1 5 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_26 | {1 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_16 | {1 4 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_6 | {1 5 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_25 | {1 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_15 | {1 4 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_5 | {1 5 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_24 | {1 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_14 | {1 4 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_4 | {1 5 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_23 | {1 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_13 | {1 4 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_3 | {1 5 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_22 | {1 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_12 | {1 4 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_2 | {1 5 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_21 | {1 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_11 | {1 4 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_1 | {1 5 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_20 | {1 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_10 | {1 4 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9 | {1 5 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : sX | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : sY | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : pY | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2> : pX | {1 }
  - Chain level:
	State 1
		icmp_ln289 : 1
		br_ln289 : 2
		icmp_ln289_1 : 1
		icmp_ln289_2 : 1
		icmp_ln289_3 : 1
		and_ln289 : 2
		and_ln289_1 : 2
		br_ln289 : 2
		add_ln313 : 1
		icmp_ln313 : 2
		br_ln313 : 3
		store_ln326 : 2
		add_ln328 : 1
		select_ln328 : 2
		store_ln328 : 3
		add_ln317 : 1
		icmp_ln317 : 2
		br_ln317 : 3
		store_ln321 : 2
		icmp_ln323 : 1
		add_ln323 : 1
		select_ln323 : 2
	State 2
		store_ln319 : 1
	State 3
	State 4
	State 5
	State 6
		res_out : 1
		res_out_1 : 1
		res_out_2 : 1
		res_out_3 : 1
		res_out_4 : 1
		res_out_5 : 1
		res_out_6 : 1
		res_out_7 : 1
		res_out_8 : 1
		res_out_9 : 1
		res_out_19 : 1
		res_out_20 : 1
		res_out_21 : 1
		res_out_22 : 1
		res_out_23 : 1
		res_out_24 : 1
		res_out_25 : 1
		res_out_26 : 1
		res_out_27 : 1
		res_out_28 : 1
	State 7
		write_ln309 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                 Functional Unit                                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   |    call_ln286_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_fu_156   |    0    |    0    |    0    |    0    |
|          | grp_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s_fu_248 |   200   | 205.198 |   9047  |  22909  |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                icmp_ln289_fu_336                                |    0    |    0    |    0    |    39   |
|          |                               icmp_ln289_1_fu_354                               |    0    |    0    |    0    |    39   |
|          |                               icmp_ln289_2_fu_360                               |    0    |    0    |    0    |    39   |
|   icmp   |                               icmp_ln289_3_fu_366                               |    0    |    0    |    0    |    39   |
|          |                                icmp_ln313_fu_390                                |    0    |    0    |    0    |    39   |
|          |                                icmp_ln317_fu_440                                |    0    |    0    |    0    |    39   |
|          |                                icmp_ln323_fu_452                                |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                 add_ln313_fu_384                                |    0    |    0    |    0    |    39   |
|    add   |                                 add_ln328_fu_402                                |    0    |    0    |    0    |    39   |
|          |                                 add_ln317_fu_434                                |    0    |    0    |    0    |    39   |
|          |                                 add_ln323_fu_458                                |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                               select_ln328_fu_408                               |    0    |    0    |    0    |    32   |
|          |                               select_ln323_fu_464                               |    0    |    0    |    0    |    32   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|    and   |                                 and_ln289_fu_372                                |    0    |    0    |    0    |    2    |
|          |                                and_ln289_1_fu_378                               |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                      in_elem_0_0_0_0_0_val_read_read_fu_132                     |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                             write_ln309_write_fu_138                            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  res_out_fu_484                                 |    0    |    0    |    0    |    0    |
|          |                                 res_out_1_fu_488                                |    0    |    0    |    0    |    0    |
|          |                                 res_out_2_fu_492                                |    0    |    0    |    0    |    0    |
|          |                                 res_out_3_fu_496                                |    0    |    0    |    0    |    0    |
|          |                                 res_out_4_fu_500                                |    0    |    0    |    0    |    0    |
|          |                                 res_out_5_fu_504                                |    0    |    0    |    0    |    0    |
|          |                                 res_out_6_fu_508                                |    0    |    0    |    0    |    0    |
|          |                                 res_out_7_fu_512                                |    0    |    0    |    0    |    0    |
|          |                                 res_out_8_fu_516                                |    0    |    0    |    0    |    0    |
|extractvalue|                                 res_out_9_fu_520                                |    0    |    0    |    0    |    0    |
|          |                                res_out_19_fu_524                                |    0    |    0    |    0    |    0    |
|          |                                res_out_20_fu_528                                |    0    |    0    |    0    |    0    |
|          |                                res_out_21_fu_532                                |    0    |    0    |    0    |    0    |
|          |                                res_out_22_fu_536                                |    0    |    0    |    0    |    0    |
|          |                                res_out_23_fu_540                                |    0    |    0    |    0    |    0    |
|          |                                res_out_24_fu_544                                |    0    |    0    |    0    |    0    |
|          |                                res_out_25_fu_548                                |    0    |    0    |    0    |    0    |
|          |                                res_out_26_fu_552                                |    0    |    0    |    0    |    0    |
|          |                                res_out_27_fu_556                                |    0    |    0    |    0    |    0    |
|          |                                res_out_28_fu_560                                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                    p_0_fu_564                                   |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                 |   200   | 205.198 |   9047  |  23406  |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| and_ln289_1_reg_593|    1   |
| icmp_ln289_reg_589 |    1   |
| icmp_ln313_reg_597 |    1   |
| res_out_19_reg_659 |   12   |
|  res_out_1_reg_614 |   12   |
| res_out_20_reg_664 |   12   |
| res_out_21_reg_669 |   12   |
| res_out_22_reg_674 |   12   |
| res_out_23_reg_679 |   12   |
| res_out_24_reg_684 |   12   |
| res_out_25_reg_689 |   12   |
| res_out_26_reg_694 |   12   |
| res_out_27_reg_699 |   12   |
| res_out_28_reg_704 |   12   |
|  res_out_2_reg_619 |   12   |
|  res_out_3_reg_624 |   12   |
|  res_out_4_reg_629 |   12   |
|  res_out_5_reg_634 |   12   |
|  res_out_6_reg_639 |   12   |
|  res_out_7_reg_644 |   12   |
|  res_out_8_reg_649 |   12   |
|  res_out_9_reg_654 |   12   |
|   res_out_reg_609  |   12   |
|select_ln323_reg_604|   32   |
| storemerge_reg_145 |   32   |
+--------------------+--------+
|        Total       |   307  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   200  |   205  |  9047  |  23406 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   307  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   200  |   205  |  9354  |  23406 |
+-----------+--------+--------+--------+--------+
