#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5fa3c0436520 .scope module, "test" "test" 2 4;
 .timescale -9 -9;
P_0x5fa3c0437c70 .param/l "BODY_SIZE" 1 2 9, +C4<00000000000000000000000000010000>;
P_0x5fa3c0437cb0 .param/l "HEADER_SIZE" 1 2 10, +C4<00000000000000000000000000001000>;
P_0x5fa3c0437cf0 .param/l "HEADER_VALUE" 1 2 11, C4<10100101>;
v0x5fa3c04915b0_0 .var "ack", 0 0;
v0x5fa3c0491670_0 .net "dout", 7 0, L_0x5fa3c0491b70;  1 drivers
v0x5fa3c0491740_0 .net "ready", 0 0, L_0x5fa3c0491a80;  1 drivers
v0x5fa3c0491840_0 .var "rst", 0 0;
v0x5fa3c0491910_0 .var "sclk", 0 0;
v0x5fa3c04919b0_0 .var "sdata", 0 0;
S_0x5fa3c0471430 .scope begin, "MAIN_LOOP" "MAIN_LOOP" 2 30, 2 30 0, S_0x5fa3c0436520;
 .timescale -9 -9;
E_0x5fa3c0474e20 .event negedge, v0x5fa3c0490e00_0;
S_0x5fa3c0471610 .scope module, "r1" "rcvr" 2 16, 3 3 0, S_0x5fa3c0436520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "SCLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "SDATA";
    .port_info 3 /INPUT 1 "ACK";
    .port_info 4 /OUTPUT 1 "READY";
    .port_info 5 /OUTPUT 8 "DOUT";
P_0x5fa3c04647a0 .param/l "ACK_COUNT" 1 3 20, +C4<00000000000000000000000000000010>;
P_0x5fa3c04647e0 .param/l "ACK_SIZE" 1 3 21, +C4<00000000000000000000000000000010>;
P_0x5fa3c0464820 .param/l "BODY_SIZE" 0 3 7, +C4<00000000000000000000000000010000>;
P_0x5fa3c0464860 .param/l "COUNTER_SIZE" 1 3 19, +C4<00000000000000000000000000000100>;
P_0x5fa3c04648a0 .param/l "HEADER_SIZE" 0 3 5, +C4<00000000000000000000000000001000>;
P_0x5fa3c04648e0 .param/l "HEADER_VALUE" 0 3 6, +C4<00000000000000000000000010100101>;
P_0x5fa3c0464920 .param/l "SHIFTB" 1 3 24, +C4<00000000000000000000000000000001>;
P_0x5fa3c0464960 .param/l "SHIFTH" 1 3 23, +C4<00000000000000000000000000000000>;
v0x5fa3c0490ab0_0 .net "ACK", 0 0, v0x5fa3c04915b0_0;  1 drivers
v0x5fa3c0490b90_0 .net "DOUT", 7 0, L_0x5fa3c0491b70;  alias, 1 drivers
v0x5fa3c0490c70_0 .net "READY", 0 0, L_0x5fa3c0491a80;  alias, 1 drivers
v0x5fa3c0490d40_0 .net "RST", 0 0, v0x5fa3c0491840_0;  1 drivers
v0x5fa3c0490e00_0 .net "SCLK", 0 0, v0x5fa3c0491910_0;  1 drivers
v0x5fa3c0490f10_0 .net "SDATA", 0 0, v0x5fa3c04919b0_0;  1 drivers
v0x5fa3c0490fd0_0 .var "body", 15 0;
v0x5fa3c04910b0_0 .var "buffer", 15 0;
v0x5fa3c0491190_0 .var "count", 3 0;
v0x5fa3c0491270_0 .var "header", 7 0;
v0x5fa3c0491350_0 .var "rdycnt", 1 0;
v0x5fa3c0491430_0 .var "state", 0 0;
E_0x5fa3c0472ea0 .event posedge, v0x5fa3c0490e00_0;
L_0x5fa3c0491a80 .part v0x5fa3c0491350_0, 0, 1;
L_0x5fa3c0491b70 .part v0x5fa3c04910b0_0, 8, 8;
S_0x5fa3c0464da0 .scope begin, "BEHAVIOR" "BEHAVIOR" 3 42, 3 42 0, S_0x5fa3c0471610;
 .timescale -9 -9;
v0x5fa3c0464f80_0 .var "body_next", 15 0;
v0x5fa3c04909d0_0 .var "header_next", 7 0;
    .scope S_0x5fa3c0471610;
T_0 ;
    %wait E_0x5fa3c0472ea0;
    %load/vec4 v0x5fa3c0490d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa3c0491430_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5fa3c0491270_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fa3c0491190_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5fa3c0491350_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %fork t_1, S_0x5fa3c0464da0;
    %jmp t_0;
    .scope S_0x5fa3c0464da0;
t_1 ;
    %load/vec4 v0x5fa3c0491270_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5fa3c0490f10_0;
    %pad/u 8;
    %or;
    %store/vec4 v0x5fa3c04909d0_0, 0, 8;
    %load/vec4 v0x5fa3c0490fd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5fa3c0490f10_0;
    %pad/u 16;
    %or;
    %store/vec4 v0x5fa3c0464f80_0, 0, 16;
    %load/vec4 v0x5fa3c0491430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x5fa3c04909d0_0;
    %pad/u 32;
    %cmpi/e 165, 0, 32;
    %jmp/0xz  T_0.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa3c0491430_0, 0;
T_0.5 ;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x5fa3c0491190_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_0.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa3c0491430_0, 0;
T_0.7 ;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %load/vec4 v0x5fa3c0491430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.9, 4;
    %load/vec4 v0x5fa3c04909d0_0;
    %pad/u 32;
    %cmpi/e 165, 0, 32;
    %jmp/0xz  T_0.11, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5fa3c0491270_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0x5fa3c04909d0_0;
    %assign/vec4 v0x5fa3c0491270_0, 0;
T_0.12 ;
T_0.9 ;
    %load/vec4 v0x5fa3c0491430_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.13, 4;
    %load/vec4 v0x5fa3c0464f80_0;
    %assign/vec4 v0x5fa3c0490fd0_0, 0;
T_0.13 ;
    %load/vec4 v0x5fa3c0491430_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.15, 4;
    %load/vec4 v0x5fa3c0491190_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_0.17, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fa3c0491190_0, 0;
    %jmp T_0.18;
T_0.17 ;
    %load/vec4 v0x5fa3c0491190_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5fa3c0491190_0, 0;
T_0.18 ;
T_0.15 ;
    %load/vec4 v0x5fa3c0491190_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_0.19, 4;
    %load/vec4 v0x5fa3c0464f80_0;
    %assign/vec4 v0x5fa3c04910b0_0, 0;
    %jmp T_0.20;
T_0.19 ;
    %load/vec4 v0x5fa3c0490ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.21, 8;
    %load/vec4 v0x5fa3c04910b0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x5fa3c04910b0_0, 0;
T_0.21 ;
T_0.20 ;
    %load/vec4 v0x5fa3c0491190_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_0.23, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5fa3c0491350_0, 0;
    %jmp T_0.24;
T_0.23 ;
    %load/vec4 v0x5fa3c0490ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.25, 8;
    %load/vec4 v0x5fa3c0491350_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.27, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5fa3c0491350_0, 0;
    %jmp T_0.28;
T_0.27 ;
    %load/vec4 v0x5fa3c0491350_0;
    %pad/u 3;
    %addi 2, 0, 3;
    %pad/u 2;
    %assign/vec4 v0x5fa3c0491350_0, 0;
T_0.28 ;
T_0.25 ;
T_0.24 ;
    %end;
    .scope S_0x5fa3c0471610;
t_0 %join;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5fa3c0436520;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fa3c0491910_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x5fa3c0436520;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x5fa3c0491910_0;
    %inv;
    %store/vec4 v0x5fa3c0491910_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5fa3c0436520;
T_3 ;
    %fork t_3, S_0x5fa3c0471430;
    %jmp t_2;
    .scope S_0x5fa3c0471430;
t_3 ;
    %vpi_call 2 31 "$timeformat", 32'sb11111111111111111111111111110111, 32'sb00000000000000000000000000000001, " ns", 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 32 "$display", "Initialinzing the testbench" {0 0 0};
    %wait E_0x5fa3c0474e20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fa3c0491840_0, 0, 1;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .scope S_0x5fa3c0436520;
t_2 %join;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test.v";
    "rcvr.v";
