// Seed: 2336265341
`timescale 1 ps / 1 ps
module module_0 (
    input id_1,
    input id_2,
    output id_3,
    output logic id_4,
    output id_5,
    input id_6,
    output logic id_7
);
  logic id_8;
  assign id_7 = id_1;
  type_12 id_9 (
      .id_0(1'h0),
      .id_1(id_6),
      .id_2(id_3),
      .id_3(1)
  );
endmodule
