INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/VHDL/Lab Training/VGA/VGA01/VGA01.srcs/sources_1/new/VGA_Output.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_Output'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/VHDL/Lab Training/VGA/VGA01/VGA01.gen/sources_1/bd/top/hdl/top_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_wrapper'
