#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '+v2k' '+vc' '-Mupdate' '-line' '-full64' '+memcbk' 'sys_defs.vh' 'verilog/branch_predictor.v' 'verilog/branch_target_buffer.v' 'verilog/cm_stage.v' 'verilog/decode.v' 'verilog/ex_stage_submodules.v' 'verilog/ex_stage.v' 'verilog/icache.v' 'verilog/if_stage.v' 'verilog/LSQ.v' 'verilog/map_table.v' 'verilog/memory_arbiter.v' 'verilog/mem_stage.v' 'verilog/pipeline.v' 'verilog/register_file.v' 'verilog/reorder_buffer.v' 'verilog/reservation_station.v' 'verilog/wb_stage.v' 'verilog/cache/cachemem.v' 'testbench/mem.v' 'testbench/testbench.v' 'testbench/pipe_print.c' '-o' 'dve_simv' '-R' '-gui'  -static_dbgen_only -daidir=$1 2>&1
