
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//grn_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004012d0 <.init>:
  4012d0:	stp	x29, x30, [sp, #-16]!
  4012d4:	mov	x29, sp
  4012d8:	bl	40190c <printf@plt+0x2dc>
  4012dc:	ldp	x29, x30, [sp], #16
  4012e0:	ret

Disassembly of section .plt:

00000000004012f0 <_Znam@plt-0x20>:
  4012f0:	stp	x16, x30, [sp, #-16]!
  4012f4:	adrp	x16, 41e000 <_ZdlPvm@@Base+0x134a0>
  4012f8:	ldr	x17, [x16, #4088]
  4012fc:	add	x16, x16, #0xff8
  401300:	br	x17
  401304:	nop
  401308:	nop
  40130c:	nop

0000000000401310 <_Znam@plt>:
  401310:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401314:	ldr	x17, [x16]
  401318:	add	x16, x16, #0x0
  40131c:	br	x17

0000000000401320 <fputs@plt>:
  401320:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401324:	ldr	x17, [x16, #8]
  401328:	add	x16, x16, #0x8
  40132c:	br	x17

0000000000401330 <frexp@plt>:
  401330:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401334:	ldr	x17, [x16, #16]
  401338:	add	x16, x16, #0x10
  40133c:	br	x17

0000000000401340 <memcpy@plt>:
  401340:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401344:	ldr	x17, [x16, #24]
  401348:	add	x16, x16, #0x18
  40134c:	br	x17

0000000000401350 <hypot@plt>:
  401350:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401354:	ldr	x17, [x16, #32]
  401358:	add	x16, x16, #0x20
  40135c:	br	x17

0000000000401360 <puts@plt>:
  401360:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401364:	ldr	x17, [x16, #40]
  401368:	add	x16, x16, #0x28
  40136c:	br	x17

0000000000401370 <tolower@plt>:
  401370:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401374:	ldr	x17, [x16, #48]
  401378:	add	x16, x16, #0x30
  40137c:	br	x17

0000000000401380 <strlen@plt>:
  401380:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401384:	ldr	x17, [x16, #56]
  401388:	add	x16, x16, #0x38
  40138c:	br	x17

0000000000401390 <fprintf@plt>:
  401390:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401394:	ldr	x17, [x16, #64]
  401398:	add	x16, x16, #0x40
  40139c:	br	x17

00000000004013a0 <putc@plt>:
  4013a0:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  4013a4:	ldr	x17, [x16, #72]
  4013a8:	add	x16, x16, #0x48
  4013ac:	br	x17

00000000004013b0 <fclose@plt>:
  4013b0:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  4013b4:	ldr	x17, [x16, #80]
  4013b8:	add	x16, x16, #0x50
  4013bc:	br	x17

00000000004013c0 <strtol@plt>:
  4013c0:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  4013c4:	ldr	x17, [x16, #88]
  4013c8:	add	x16, x16, #0x58
  4013cc:	br	x17

00000000004013d0 <free@plt>:
  4013d0:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  4013d4:	ldr	x17, [x16, #96]
  4013d8:	add	x16, x16, #0x60
  4013dc:	br	x17

00000000004013e0 <memset@plt>:
  4013e0:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  4013e4:	ldr	x17, [x16, #104]
  4013e8:	add	x16, x16, #0x68
  4013ec:	br	x17

00000000004013f0 <strchr@plt>:
  4013f0:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  4013f4:	ldr	x17, [x16, #112]
  4013f8:	add	x16, x16, #0x70
  4013fc:	br	x17

0000000000401400 <__isoc99_fscanf@plt>:
  401400:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401404:	ldr	x17, [x16, #120]
  401408:	add	x16, x16, #0x78
  40140c:	br	x17

0000000000401410 <realloc@plt>:
  401410:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401414:	ldr	x17, [x16, #128]
  401418:	add	x16, x16, #0x80
  40141c:	br	x17

0000000000401420 <_exit@plt>:
  401420:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401424:	ldr	x17, [x16, #136]
  401428:	add	x16, x16, #0x88
  40142c:	br	x17

0000000000401430 <strcpy@plt>:
  401430:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401434:	ldr	x17, [x16, #144]
  401438:	add	x16, x16, #0x90
  40143c:	br	x17

0000000000401440 <strtok@plt>:
  401440:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401444:	ldr	x17, [x16, #152]
  401448:	add	x16, x16, #0x98
  40144c:	br	x17

0000000000401450 <sprintf@plt>:
  401450:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401454:	ldr	x17, [x16, #160]
  401458:	add	x16, x16, #0xa0
  40145c:	br	x17

0000000000401460 <__libc_start_main@plt>:
  401460:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401464:	ldr	x17, [x16, #168]
  401468:	add	x16, x16, #0xa8
  40146c:	br	x17

0000000000401470 <setlocale@plt>:
  401470:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401474:	ldr	x17, [x16, #176]
  401478:	add	x16, x16, #0xb0
  40147c:	br	x17

0000000000401480 <getc@plt>:
  401480:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401484:	ldr	x17, [x16, #184]
  401488:	add	x16, x16, #0xb8
  40148c:	br	x17

0000000000401490 <isupper@plt>:
  401490:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401494:	ldr	x17, [x16, #192]
  401498:	add	x16, x16, #0xc0
  40149c:	br	x17

00000000004014a0 <fputc@plt>:
  4014a0:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  4014a4:	ldr	x17, [x16, #200]
  4014a8:	add	x16, x16, #0xc8
  4014ac:	br	x17

00000000004014b0 <fgets_unlocked@plt>:
  4014b0:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  4014b4:	ldr	x17, [x16, #208]
  4014b8:	add	x16, x16, #0xd0
  4014bc:	br	x17

00000000004014c0 <__ctype_b_loc@plt>:
  4014c0:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  4014c4:	ldr	x17, [x16, #216]
  4014c8:	add	x16, x16, #0xd8
  4014cc:	br	x17

00000000004014d0 <__isoc99_sscanf@plt>:
  4014d0:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  4014d4:	ldr	x17, [x16, #224]
  4014d8:	add	x16, x16, #0xe0
  4014dc:	br	x17

00000000004014e0 <__cxa_atexit@plt>:
  4014e0:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  4014e4:	ldr	x17, [x16, #232]
  4014e8:	add	x16, x16, #0xe8
  4014ec:	br	x17

00000000004014f0 <fflush@plt>:
  4014f0:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  4014f4:	ldr	x17, [x16, #240]
  4014f8:	add	x16, x16, #0xf0
  4014fc:	br	x17

0000000000401500 <_ZdaPv@plt>:
  401500:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401504:	ldr	x17, [x16, #248]
  401508:	add	x16, x16, #0xf8
  40150c:	br	x17

0000000000401510 <__errno_location@plt>:
  401510:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401514:	ldr	x17, [x16, #256]
  401518:	add	x16, x16, #0x100
  40151c:	br	x17

0000000000401520 <wcwidth@plt>:
  401520:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401524:	ldr	x17, [x16, #264]
  401528:	add	x16, x16, #0x108
  40152c:	br	x17

0000000000401530 <fopen@plt>:
  401530:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401534:	ldr	x17, [x16, #272]
  401538:	add	x16, x16, #0x110
  40153c:	br	x17

0000000000401540 <strcmp@plt>:
  401540:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401544:	ldr	x17, [x16, #280]
  401548:	add	x16, x16, #0x118
  40154c:	br	x17

0000000000401550 <fgets@plt>:
  401550:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401554:	ldr	x17, [x16, #288]
  401558:	add	x16, x16, #0x120
  40155c:	br	x17

0000000000401560 <write@plt>:
  401560:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401564:	ldr	x17, [x16, #296]
  401568:	add	x16, x16, #0x128
  40156c:	br	x17

0000000000401570 <malloc@plt>:
  401570:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401574:	ldr	x17, [x16, #304]
  401578:	add	x16, x16, #0x130
  40157c:	br	x17

0000000000401580 <abort@plt>:
  401580:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401584:	ldr	x17, [x16, #312]
  401588:	add	x16, x16, #0x138
  40158c:	br	x17

0000000000401590 <getenv@plt>:
  401590:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401594:	ldr	x17, [x16, #320]
  401598:	add	x16, x16, #0x140
  40159c:	br	x17

00000000004015a0 <strcasecmp@plt>:
  4015a0:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  4015a4:	ldr	x17, [x16, #328]
  4015a8:	add	x16, x16, #0x148
  4015ac:	br	x17

00000000004015b0 <__gxx_personality_v0@plt>:
  4015b0:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  4015b4:	ldr	x17, [x16, #336]
  4015b8:	add	x16, x16, #0x150
  4015bc:	br	x17

00000000004015c0 <tan@plt>:
  4015c0:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  4015c4:	ldr	x17, [x16, #344]
  4015c8:	add	x16, x16, #0x158
  4015cc:	br	x17

00000000004015d0 <exit@plt>:
  4015d0:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  4015d4:	ldr	x17, [x16, #352]
  4015d8:	add	x16, x16, #0x160
  4015dc:	br	x17

00000000004015e0 <strtod@plt>:
  4015e0:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  4015e4:	ldr	x17, [x16, #360]
  4015e8:	add	x16, x16, #0x168
  4015ec:	br	x17

00000000004015f0 <fwrite@plt>:
  4015f0:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  4015f4:	ldr	x17, [x16, #368]
  4015f8:	add	x16, x16, #0x170
  4015fc:	br	x17

0000000000401600 <_Unwind_Resume@plt>:
  401600:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401604:	ldr	x17, [x16, #376]
  401608:	add	x16, x16, #0x178
  40160c:	br	x17

0000000000401610 <__gmon_start__@plt>:
  401610:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401614:	ldr	x17, [x16, #384]
  401618:	add	x16, x16, #0x180
  40161c:	br	x17

0000000000401620 <strcat@plt>:
  401620:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401624:	ldr	x17, [x16, #392]
  401628:	add	x16, x16, #0x188
  40162c:	br	x17

0000000000401630 <printf@plt>:
  401630:	adrp	x16, 41f000 <_Znam@GLIBCXX_3.4>
  401634:	ldr	x17, [x16, #400]
  401638:	add	x16, x16, #0x190
  40163c:	br	x17

Disassembly of section .text:

0000000000401640 <_Znwm@@Base-0x9470>:
  401640:	stp	x29, x30, [sp, #-16]!
  401644:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  401648:	add	x0, x0, #0x21d
  40164c:	mov	x29, sp
  401650:	bl	401590 <getenv@plt>
  401654:	cbz	x0, 401660 <printf@plt+0x30>
  401658:	adrp	x8, 41f000 <_Znam@GLIBCXX_3.4>
  40165c:	str	x0, [x8, #728]
  401660:	ldp	x29, x30, [sp], #16
  401664:	ret
  401668:	stp	x29, x30, [sp, #-16]!
  40166c:	mov	x29, sp
  401670:	adrp	x0, 421000 <stderr@@GLIBC_2.17+0xe0>
  401674:	add	x0, x0, #0x200
  401678:	bl	40ba10 <_ZdlPvm@@Base+0xeb0>
  40167c:	adrp	x0, 421000 <stderr@@GLIBC_2.17+0xe0>
  401680:	add	x0, x0, #0x201
  401684:	ldp	x29, x30, [sp], #16
  401688:	b	40ab6c <_ZdlPvm@@Base+0xc>
  40168c:	stp	x29, x30, [sp, #-32]!
  401690:	str	x19, [sp, #16]
  401694:	mov	x29, sp
  401698:	adrp	x19, 421000 <stderr@@GLIBC_2.17+0xe0>
  40169c:	add	x19, x19, #0x208
  4016a0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  4016a4:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  4016a8:	add	x1, x1, #0xa2d
  4016ac:	add	x2, x2, #0xa3d
  4016b0:	mov	x0, x19
  4016b4:	mov	w3, wzr
  4016b8:	mov	w4, wzr
  4016bc:	bl	40b000 <_ZdlPvm@@Base+0x4a0>
  4016c0:	mov	x1, x19
  4016c4:	ldr	x19, [sp, #16]
  4016c8:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  4016cc:	adrp	x2, 41f000 <_Znam@GLIBCXX_3.4>
  4016d0:	add	x0, x0, #0x1ac
  4016d4:	add	x2, x2, #0x1a0
  4016d8:	ldp	x29, x30, [sp], #32
  4016dc:	b	4014e0 <__cxa_atexit@plt>
  4016e0:	stp	x29, x30, [sp, #-48]!
  4016e4:	str	x21, [sp, #16]
  4016e8:	stp	x20, x19, [sp, #32]
  4016ec:	mov	x29, sp
  4016f0:	adrp	x19, 421000 <stderr@@GLIBC_2.17+0xe0>
  4016f4:	add	x19, x19, #0x280
  4016f8:	mov	w8, #0x11                  	// #17
  4016fc:	mov	w0, #0x110                 	// #272
  401700:	str	w8, [x19, #8]
  401704:	bl	401310 <_Znam@plt>
  401708:	movi	v0.2d, #0x0
  40170c:	str	x0, [x19]
  401710:	stp	q0, q0, [x0]
  401714:	stp	q0, q0, [x0, #32]
  401718:	stp	q0, q0, [x0, #64]
  40171c:	stp	q0, q0, [x0, #96]
  401720:	stp	q0, q0, [x0, #128]
  401724:	stp	q0, q0, [x0, #160]
  401728:	stp	q0, q0, [x0, #192]
  40172c:	stp	q0, q0, [x0, #224]
  401730:	str	q0, [x0, #256]
  401734:	adrp	x0, 409000 <printf@plt+0x79d0>
  401738:	adrp	x2, 41f000 <_Znam@GLIBCXX_3.4>
  40173c:	add	x0, x0, #0x4e0
  401740:	add	x2, x2, #0x1a0
  401744:	mov	x1, x19
  401748:	str	wzr, [x19, #12]
  40174c:	bl	4014e0 <__cxa_atexit@plt>
  401750:	adrp	x21, 41f000 <_Znam@GLIBCXX_3.4>
  401754:	mov	x20, #0xffffffffffffe500    	// #-6912
  401758:	add	x21, x21, #0x2f0
  40175c:	mov	w0, #0x8                   	// #8
  401760:	bl	401310 <_Znam@plt>
  401764:	add	x8, x21, x20
  401768:	ldr	x9, [x8, #6920]
  40176c:	ldr	x1, [x8, #6912]
  401770:	mov	x2, x0
  401774:	str	x9, [x0]
  401778:	mov	x0, x19
  40177c:	bl	40954c <printf@plt+0x7f1c>
  401780:	adds	x20, x20, #0x10
  401784:	b.ne	40175c <printf@plt+0x12c>  // b.any
  401788:	ldp	x20, x19, [sp, #32]
  40178c:	ldr	x21, [sp, #16]
  401790:	ldp	x29, x30, [sp], #48
  401794:	ret
  401798:	stp	x29, x30, [sp, #-64]!
  40179c:	str	x23, [sp, #16]
  4017a0:	stp	x22, x21, [sp, #32]
  4017a4:	stp	x20, x19, [sp, #48]
  4017a8:	mov	x29, sp
  4017ac:	adrp	x19, 421000 <stderr@@GLIBC_2.17+0xe0>
  4017b0:	adrp	x20, 40d000 <_ZdlPvm@@Base+0x24a0>
  4017b4:	adrp	x21, 40d000 <_ZdlPvm@@Base+0x24a0>
  4017b8:	add	x19, x19, #0x2c0
  4017bc:	add	x20, x20, #0x6fc
  4017c0:	add	x21, x21, #0x70c
  4017c4:	mov	w3, #0x1                   	// #1
  4017c8:	mov	w4, #0x1                   	// #1
  4017cc:	mov	x0, x19
  4017d0:	mov	x1, x20
  4017d4:	mov	x2, x21
  4017d8:	bl	40b000 <_ZdlPvm@@Base+0x4a0>
  4017dc:	adrp	x22, 40b000 <_ZdlPvm@@Base+0x4a0>
  4017e0:	adrp	x23, 41f000 <_Znam@GLIBCXX_3.4>
  4017e4:	add	x22, x22, #0x1ac
  4017e8:	add	x23, x23, #0x1a0
  4017ec:	mov	x0, x22
  4017f0:	mov	x1, x19
  4017f4:	mov	x2, x23
  4017f8:	bl	4014e0 <__cxa_atexit@plt>
  4017fc:	adrp	x19, 421000 <stderr@@GLIBC_2.17+0xe0>
  401800:	add	x19, x19, #0x2d0
  401804:	mov	w3, #0x1                   	// #1
  401808:	mov	x0, x19
  40180c:	mov	x1, x20
  401810:	mov	x2, x21
  401814:	mov	w4, wzr
  401818:	bl	40b000 <_ZdlPvm@@Base+0x4a0>
  40181c:	mov	x0, x22
  401820:	mov	x1, x19
  401824:	mov	x2, x23
  401828:	bl	4014e0 <__cxa_atexit@plt>
  40182c:	adrp	x19, 421000 <stderr@@GLIBC_2.17+0xe0>
  401830:	add	x19, x19, #0x2e0
  401834:	mov	x0, x19
  401838:	mov	x1, x20
  40183c:	mov	x2, x21
  401840:	mov	w3, wzr
  401844:	mov	w4, wzr
  401848:	bl	40b000 <_ZdlPvm@@Base+0x4a0>
  40184c:	mov	x0, x22
  401850:	mov	x1, x19
  401854:	mov	x2, x23
  401858:	ldp	x20, x19, [sp, #48]
  40185c:	ldp	x22, x21, [sp, #32]
  401860:	ldr	x23, [sp, #16]
  401864:	ldp	x29, x30, [sp], #64
  401868:	b	4014e0 <__cxa_atexit@plt>
  40186c:	stp	x29, x30, [sp, #-32]!
  401870:	str	x19, [sp, #16]
  401874:	mov	x29, sp
  401878:	adrp	x19, 421000 <stderr@@GLIBC_2.17+0xe0>
  40187c:	add	x19, x19, #0x2f0
  401880:	mov	x0, x19
  401884:	bl	40a444 <printf@plt+0x8e14>
  401888:	mov	x1, x19
  40188c:	ldr	x19, [sp, #16]
  401890:	adrp	x0, 40a000 <printf@plt+0x89d0>
  401894:	adrp	x2, 41f000 <_Znam@GLIBCXX_3.4>
  401898:	add	x0, x0, #0x5b8
  40189c:	add	x2, x2, #0x1a0
  4018a0:	ldp	x29, x30, [sp], #32
  4018a4:	b	4014e0 <__cxa_atexit@plt>
  4018a8:	b	40ab6c <_ZdlPvm@@Base+0xc>
  4018ac:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x10e0>
  4018b0:	add	x0, x0, #0x700
  4018b4:	b	40ba10 <_ZdlPvm@@Base+0xeb0>
  4018b8:	b	40ba10 <_ZdlPvm@@Base+0xeb0>
  4018bc:	mov	x29, #0x0                   	// #0
  4018c0:	mov	x30, #0x0                   	// #0
  4018c4:	mov	x5, x0
  4018c8:	ldr	x1, [sp]
  4018cc:	add	x2, sp, #0x8
  4018d0:	mov	x6, sp
  4018d4:	movz	x0, #0x0, lsl #48
  4018d8:	movk	x0, #0x0, lsl #32
  4018dc:	movk	x0, #0x40, lsl #16
  4018e0:	movk	x0, #0x45bc
  4018e4:	movz	x3, #0x0, lsl #48
  4018e8:	movk	x3, #0x0, lsl #32
  4018ec:	movk	x3, #0x40, lsl #16
  4018f0:	movk	x3, #0xbbd0
  4018f4:	movz	x4, #0x0, lsl #48
  4018f8:	movk	x4, #0x0, lsl #32
  4018fc:	movk	x4, #0x40, lsl #16
  401900:	movk	x4, #0xbc50
  401904:	bl	401460 <__libc_start_main@plt>
  401908:	bl	401580 <abort@plt>
  40190c:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x134a0>
  401910:	ldr	x0, [x0, #4064]
  401914:	cbz	x0, 40191c <printf@plt+0x2ec>
  401918:	b	401610 <__gmon_start__@plt>
  40191c:	ret
  401920:	adrp	x0, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401924:	add	x0, x0, #0xf08
  401928:	adrp	x1, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40192c:	add	x1, x1, #0xf08
  401930:	cmp	x1, x0
  401934:	b.eq	40194c <printf@plt+0x31c>  // b.none
  401938:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x4a0>
  40193c:	ldr	x1, [x1, #3192]
  401940:	cbz	x1, 40194c <printf@plt+0x31c>
  401944:	mov	x16, x1
  401948:	br	x16
  40194c:	ret
  401950:	adrp	x0, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401954:	add	x0, x0, #0xf08
  401958:	adrp	x1, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40195c:	add	x1, x1, #0xf08
  401960:	sub	x1, x1, x0
  401964:	lsr	x2, x1, #63
  401968:	add	x1, x2, x1, asr #3
  40196c:	cmp	xzr, x1, asr #1
  401970:	asr	x1, x1, #1
  401974:	b.eq	40198c <printf@plt+0x35c>  // b.none
  401978:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x4a0>
  40197c:	ldr	x2, [x2, #3200]
  401980:	cbz	x2, 40198c <printf@plt+0x35c>
  401984:	mov	x16, x2
  401988:	br	x16
  40198c:	ret
  401990:	stp	x29, x30, [sp, #-32]!
  401994:	mov	x29, sp
  401998:	str	x19, [sp, #16]
  40199c:	adrp	x19, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4019a0:	ldrb	w0, [x19, #3880]
  4019a4:	cbnz	w0, 4019b4 <printf@plt+0x384>
  4019a8:	bl	401920 <printf@plt+0x2f0>
  4019ac:	mov	w0, #0x1                   	// #1
  4019b0:	strb	w0, [x19, #3880]
  4019b4:	ldr	x19, [sp, #16]
  4019b8:	ldp	x29, x30, [sp], #32
  4019bc:	ret
  4019c0:	b	401950 <printf@plt+0x320>
  4019c4:	mov	x0, xzr
  4019c8:	ret
  4019cc:	stp	x29, x30, [sp, #-64]!
  4019d0:	stp	x24, x23, [sp, #16]
  4019d4:	mov	w24, w0
  4019d8:	mov	w0, #0x30                  	// #48
  4019dc:	stp	x22, x21, [sp, #32]
  4019e0:	stp	x20, x19, [sp, #48]
  4019e4:	mov	x29, sp
  4019e8:	mov	x19, x5
  4019ec:	mov	x20, x4
  4019f0:	mov	w21, w3
  4019f4:	mov	w22, w2
  4019f8:	mov	x23, x1
  4019fc:	bl	401570 <malloc@plt>
  401a00:	ldr	x8, [x19]
  401a04:	stp	w24, w22, [x0]
  401a08:	str	w21, [x0, #8]
  401a0c:	stp	x20, x23, [x0, #16]
  401a10:	str	x8, [x0, #32]
  401a14:	str	x0, [x19]
  401a18:	ldp	x20, x19, [sp, #48]
  401a1c:	ldp	x22, x21, [sp, #32]
  401a20:	ldp	x24, x23, [sp, #16]
  401a24:	ldp	x29, x30, [sp], #64
  401a28:	ret
  401a2c:	sub	sp, sp, #0x130
  401a30:	stp	d9, d8, [sp, #192]
  401a34:	stp	x29, x30, [sp, #208]
  401a38:	stp	x28, x27, [sp, #224]
  401a3c:	stp	x26, x25, [sp, #240]
  401a40:	stp	x24, x23, [sp, #256]
  401a44:	stp	x22, x21, [sp, #272]
  401a48:	stp	x20, x19, [sp, #288]
  401a4c:	add	x29, sp, #0xc0
  401a50:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x4a0>
  401a54:	adrp	x21, 421000 <stderr@@GLIBC_2.17+0xe0>
  401a58:	add	x1, x1, #0xc9e
  401a5c:	add	x2, sp, #0x30
  401a60:	mov	x19, x0
  401a64:	str	wzr, [x21, #464]
  401a68:	bl	401400 <__isoc99_fscanf@plt>
  401a6c:	ldr	x8, [sp, #48]
  401a70:	ldr	w9, [sp, #56]
  401a74:	mov	x10, #0x7267                	// #29287
  401a78:	movk	x10, #0x6d65, lsl #16
  401a7c:	movk	x10, #0x696c, lsl #32
  401a80:	mov	w11, #0x6c69                	// #27753
  401a84:	movk	x10, #0x666e, lsl #48
  401a88:	movk	w11, #0x65, lsl #16
  401a8c:	eor	x8, x8, x10
  401a90:	eor	x9, x9, x11
  401a94:	orr	x8, x8, x9
  401a98:	cbz	x8, 401b10 <printf@plt+0x4e0>
  401a9c:	ldr	x8, [sp, #48]
  401aa0:	ldur	x9, [sp, #55]
  401aa4:	mov	x10, #0x7573                	// #30067
  401aa8:	mov	x11, #0x696c                	// #26988
  401aac:	movk	x10, #0x676e, lsl #16
  401ab0:	movk	x11, #0x666e, lsl #16
  401ab4:	movk	x10, #0x6572, lsl #32
  401ab8:	movk	x11, #0x6c69, lsl #32
  401abc:	movk	x10, #0x6c6d, lsl #48
  401ac0:	movk	x11, #0x65, lsl #48
  401ac4:	eor	x8, x8, x10
  401ac8:	eor	x9, x9, x11
  401acc:	orr	x8, x8, x9
  401ad0:	cbz	x8, 401b08 <printf@plt+0x4d8>
  401ad4:	adrp	x1, 421000 <stderr@@GLIBC_2.17+0xe0>
  401ad8:	add	x1, x1, #0x16c
  401adc:	mov	x0, sp
  401ae0:	bl	405b20 <printf@plt+0x44f0>
  401ae4:	adrp	x2, 421000 <stderr@@GLIBC_2.17+0xe0>
  401ae8:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  401aec:	add	x2, x2, #0x1e0
  401af0:	add	x0, x0, #0xcba
  401af4:	mov	x1, sp
  401af8:	mov	x3, x2
  401afc:	bl	405d70 <printf@plt+0x4740>
  401b00:	mov	x20, xzr
  401b04:	b	401da8 <printf@plt+0x778>
  401b08:	mov	w8, #0x1                   	// #1
  401b0c:	str	w8, [x21, #464]
  401b10:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x4a0>
  401b14:	add	x1, x1, #0xcd5
  401b18:	add	x2, sp, #0x14
  401b1c:	add	x3, sp, #0x28
  401b20:	add	x4, sp, #0x20
  401b24:	mov	x0, x19
  401b28:	bl	401400 <__isoc99_fscanf@plt>
  401b2c:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x4a0>
  401b30:	add	x1, x1, #0xcdf
  401b34:	add	x2, sp, #0x30
  401b38:	mov	x0, x19
  401b3c:	bl	401400 <__isoc99_fscanf@plt>
  401b40:	cmn	w0, #0x1
  401b44:	b.eq	401d70 <printf@plt+0x740>  // b.none
  401b48:	mov	x23, #0xf00000000000        	// #263882790666240
  401b4c:	adrp	x22, 40b000 <_ZdlPvm@@Base+0x4a0>
  401b50:	mov	x20, xzr
  401b54:	movk	x23, #0x407f, lsl #48
  401b58:	add	x22, x22, #0xd0b
  401b5c:	fmov	d9, #-1.000000000000000000e+00
  401b60:	adrp	x24, 421000 <stderr@@GLIBC_2.17+0xe0>
  401b64:	b	401bbc <printf@plt+0x58c>
  401b68:	ldr	w28, [sp, #28]
  401b6c:	ldur	x25, [x29, #-16]
  401b70:	ldp	w21, w24, [sp, #20]
  401b74:	mov	w0, #0x30                  	// #48
  401b78:	strb	wzr, [x27, w28, sxtw]
  401b7c:	bl	401570 <malloc@plt>
  401b80:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x4a0>
  401b84:	mov	x28, x0
  401b88:	stp	x25, x20, [x0, #24]
  401b8c:	stp	w26, w24, [x0]
  401b90:	str	w21, [x0, #8]
  401b94:	str	x27, [x0, #16]
  401b98:	add	x2, sp, #0x30
  401b9c:	mov	x0, x19
  401ba0:	add	x1, x1, #0xcdf
  401ba4:	bl	401400 <__isoc99_fscanf@plt>
  401ba8:	cmn	w0, #0x1
  401bac:	mov	x20, x28
  401bb0:	adrp	x21, 421000 <stderr@@GLIBC_2.17+0xe0>
  401bb4:	adrp	x24, 421000 <stderr@@GLIBC_2.17+0xe0>
  401bb8:	b.eq	401d78 <printf@plt+0x748>  // b.none
  401bbc:	add	x0, sp, #0x30
  401bc0:	bl	401dd0 <printf@plt+0x7a0>
  401bc4:	tbnz	w0, #31, 401da8 <printf@plt+0x778>
  401bc8:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x4a0>
  401bcc:	mov	w26, w0
  401bd0:	add	x2, sp, #0x28
  401bd4:	add	x3, sp, #0x20
  401bd8:	mov	x0, x19
  401bdc:	add	x1, x1, #0xcd7
  401be0:	bl	401400 <__isoc99_fscanf@plt>
  401be4:	bl	401fb8 <printf@plt+0x988>
  401be8:	sub	w8, w26, #0x3
  401bec:	cmp	w8, #0x6
  401bf0:	stur	x0, [x29, #-16]
  401bf4:	b.ls	401c80 <printf@plt+0x650>  // b.plast
  401bf8:	ldp	d0, d8, [sp, #32]
  401bfc:	fmov	d1, x23
  401c00:	sub	x0, x29, #0x10
  401c04:	fsub	d1, d1, d0
  401c08:	mov	v0.16b, v8.16b
  401c0c:	str	d1, [sp, #32]
  401c10:	bl	401fc0 <printf@plt+0x990>
  401c14:	ldr	d1, [sp, #32]
  401c18:	mov	v0.16b, v8.16b
  401c1c:	bl	405aa4 <printf@plt+0x4474>
  401c20:	add	x0, sp, #0x30
  401c24:	mov	w1, #0x80                  	// #128
  401c28:	mov	x2, x19
  401c2c:	bl	401550 <fgets@plt>
  401c30:	ldrb	w8, [sp, #48]
  401c34:	cmp	w8, #0x2a
  401c38:	b.eq	401cf8 <printf@plt+0x6c8>  // b.none
  401c3c:	add	x0, sp, #0x30
  401c40:	add	x2, sp, #0x28
  401c44:	add	x3, sp, #0x20
  401c48:	mov	x1, x22
  401c4c:	bl	4014d0 <__isoc99_sscanf@plt>
  401c50:	ldp	d1, d0, [sp, #32]
  401c54:	fcmp	d0, d9
  401c58:	b.ne	401c6c <printf@plt+0x63c>  // b.any
  401c5c:	fcmp	d1, d9
  401c60:	b.ne	401c6c <printf@plt+0x63c>  // b.any
  401c64:	ldr	w8, [x21, #464]
  401c68:	cbz	w8, 401cf8 <printf@plt+0x6c8>
  401c6c:	ldr	w8, [x24, #468]
  401c70:	cbz	w8, 401c20 <printf@plt+0x5f0>
  401c74:	fmov	d2, x23
  401c78:	fsub	d1, d2, d1
  401c7c:	b	401c1c <printf@plt+0x5ec>
  401c80:	ldp	d0, d8, [sp, #32]
  401c84:	fmov	d1, x23
  401c88:	sub	x0, x29, #0x10
  401c8c:	fsub	d1, d1, d0
  401c90:	mov	v0.16b, v8.16b
  401c94:	str	d1, [sp, #32]
  401c98:	bl	401fc0 <printf@plt+0x990>
  401c9c:	ldr	d1, [sp, #32]
  401ca0:	mov	v0.16b, v8.16b
  401ca4:	bl	405aa4 <printf@plt+0x4474>
  401ca8:	add	x0, sp, #0x30
  401cac:	mov	w1, #0x80                  	// #128
  401cb0:	mov	x2, x19
  401cb4:	bl	401550 <fgets@plt>
  401cb8:	ldrb	w8, [sp, #48]
  401cbc:	cmp	w8, #0x2a
  401cc0:	b.eq	401cf8 <printf@plt+0x6c8>  // b.none
  401cc4:	add	x0, sp, #0x30
  401cc8:	add	x2, sp, #0x28
  401ccc:	add	x3, sp, #0x20
  401cd0:	mov	x1, x22
  401cd4:	bl	4014d0 <__isoc99_sscanf@plt>
  401cd8:	ldr	d0, [sp, #40]
  401cdc:	fcmp	d0, d9
  401ce0:	b.ne	401c80 <printf@plt+0x650>  // b.any
  401ce4:	ldr	d0, [sp, #32]
  401ce8:	fcmp	d0, d9
  401cec:	b.ne	401c80 <printf@plt+0x650>  // b.any
  401cf0:	ldr	w8, [x21, #464]
  401cf4:	cbnz	w8, 401c80 <printf@plt+0x650>
  401cf8:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x4a0>
  401cfc:	add	x2, sp, #0x18
  401d00:	add	x3, sp, #0x14
  401d04:	mov	x0, x19
  401d08:	add	x1, x1, #0xd12
  401d0c:	bl	401400 <__isoc99_fscanf@plt>
  401d10:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  401d14:	add	x2, sp, #0x1c
  401d18:	mov	x0, x19
  401d1c:	add	x1, x1, #0x618
  401d20:	bl	401400 <__isoc99_fscanf@plt>
  401d24:	mov	x0, x19
  401d28:	bl	401480 <getc@plt>
  401d2c:	ldr	w28, [sp, #28]
  401d30:	add	w0, w28, #0x1
  401d34:	bl	401570 <malloc@plt>
  401d38:	cmp	w28, #0x1
  401d3c:	mov	x27, x0
  401d40:	b.lt	401b6c <printf@plt+0x53c>  // b.tstop
  401d44:	mov	x25, xzr
  401d48:	mov	x0, x19
  401d4c:	bl	401480 <getc@plt>
  401d50:	cmn	w0, #0x1
  401d54:	b.eq	401b68 <printf@plt+0x538>  // b.none
  401d58:	ldrsw	x28, [sp, #28]
  401d5c:	strb	w0, [x27, x25]
  401d60:	add	x25, x25, #0x1
  401d64:	cmp	x25, x28
  401d68:	b.lt	401d48 <printf@plt+0x718>  // b.tstop
  401d6c:	b	401b6c <printf@plt+0x53c>
  401d70:	mov	x20, xzr
  401d74:	b	401d7c <printf@plt+0x74c>
  401d78:	mov	x20, x28
  401d7c:	adrp	x1, 421000 <stderr@@GLIBC_2.17+0xe0>
  401d80:	add	x1, x1, #0x16c
  401d84:	mov	x0, sp
  401d88:	bl	405b20 <printf@plt+0x44f0>
  401d8c:	adrp	x2, 421000 <stderr@@GLIBC_2.17+0xe0>
  401d90:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  401d94:	add	x2, x2, #0x1e0
  401d98:	add	x0, x0, #0xcf0
  401d9c:	mov	x1, sp
  401da0:	mov	x3, x2
  401da4:	bl	405d70 <printf@plt+0x4740>
  401da8:	mov	x0, x20
  401dac:	ldp	x20, x19, [sp, #288]
  401db0:	ldp	x22, x21, [sp, #272]
  401db4:	ldp	x24, x23, [sp, #256]
  401db8:	ldp	x26, x25, [sp, #240]
  401dbc:	ldp	x28, x27, [sp, #224]
  401dc0:	ldp	x29, x30, [sp, #208]
  401dc4:	ldp	d9, d8, [sp, #192]
  401dc8:	add	sp, sp, #0x130
  401dcc:	ret
  401dd0:	stp	x29, x30, [sp, #-32]!
  401dd4:	str	x19, [sp, #16]
  401dd8:	mov	x29, sp
  401ddc:	ldrb	w8, [x0]
  401de0:	mov	x19, x0
  401de4:	cmp	w8, #0x2d
  401de8:	b.eq	401e28 <printf@plt+0x7f8>  // b.none
  401dec:	sub	w9, w8, #0x30
  401df0:	cmp	w9, #0x9
  401df4:	b.ls	401e28 <printf@plt+0x7f8>  // b.plast
  401df8:	sub	w8, w8, #0x41
  401dfc:	cmp	w8, #0x15
  401e00:	b.hi	401f68 <printf@plt+0x938>  // b.pmore
  401e04:	adrp	x9, 40b000 <_ZdlPvm@@Base+0x4a0>
  401e08:	add	x9, x9, #0xc88
  401e0c:	adr	x10, 401e20 <printf@plt+0x7f0>
  401e10:	ldrb	w11, [x9, x8]
  401e14:	add	x10, x10, x11, lsl #2
  401e18:	mov	w0, #0x6                   	// #6
  401e1c:	br	x10
  401e20:	mov	w0, #0x4                   	// #4
  401e24:	b	401e38 <printf@plt+0x808>
  401e28:	mov	w2, #0xa                   	// #10
  401e2c:	mov	x0, x19
  401e30:	mov	x1, xzr
  401e34:	bl	4013c0 <strtol@plt>
  401e38:	ldr	x19, [sp, #16]
  401e3c:	ldp	x29, x30, [sp], #32
  401e40:	ret
  401e44:	ldrb	w8, [x19, #1]
  401e48:	cmp	w8, #0x55
  401e4c:	b.ne	401e80 <printf@plt+0x850>  // b.any
  401e50:	ldrb	w8, [x19, #5]
  401e54:	cmp	w8, #0xa
  401e58:	b.eq	401e70 <printf@plt+0x840>  // b.none
  401e5c:	ldrb	w8, [x19, #7]
  401e60:	cmp	w8, #0x53
  401e64:	b.eq	401f8c <printf@plt+0x95c>  // b.none
  401e68:	cmp	w8, #0x45
  401e6c:	b.eq	401f94 <printf@plt+0x964>  // b.none
  401e70:	mov	w0, #0x5                   	// #5
  401e74:	b	401e38 <printf@plt+0x808>
  401e78:	mov	w0, #0x3                   	// #3
  401e7c:	b	401e38 <printf@plt+0x808>
  401e80:	ldrb	w8, [x19, #4]
  401e84:	cmp	w8, #0x52
  401e88:	b.eq	401ea4 <printf@plt+0x874>  // b.none
  401e8c:	cmp	w8, #0x4c
  401e90:	b.eq	401eac <printf@plt+0x87c>  // b.none
  401e94:	cmp	w8, #0x43
  401e98:	b.ne	401eb4 <printf@plt+0x884>  // b.any
  401e9c:	mov	w0, #0x2                   	// #2
  401ea0:	b	401e38 <printf@plt+0x808>
  401ea4:	mov	w0, #0xe                   	// #14
  401ea8:	b	401e38 <printf@plt+0x808>
  401eac:	mov	w0, #0xd                   	// #13
  401eb0:	b	401e38 <printf@plt+0x808>
  401eb4:	adrp	x1, 421000 <stderr@@GLIBC_2.17+0xe0>
  401eb8:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  401ebc:	add	x1, x1, #0x1e0
  401ec0:	add	x0, x0, #0xd4d
  401ec4:	mov	x2, x1
  401ec8:	mov	x3, x1
  401ecc:	bl	405dd8 <printf@plt+0x47a8>
  401ed0:	ldrb	w8, [x19, #3]
  401ed4:	cmp	w8, #0x52
  401ed8:	b.eq	401ef4 <printf@plt+0x8c4>  // b.none
  401edc:	cmp	w8, #0x4c
  401ee0:	b.eq	401f84 <printf@plt+0x954>  // b.none
  401ee4:	cmp	w8, #0x43
  401ee8:	b.ne	401efc <printf@plt+0x8cc>  // b.any
  401eec:	mov	w0, #0xf                   	// #15
  401ef0:	b	401e38 <printf@plt+0x808>
  401ef4:	mov	w0, #0x1                   	// #1
  401ef8:	b	401e38 <printf@plt+0x808>
  401efc:	adrp	x1, 421000 <stderr@@GLIBC_2.17+0xe0>
  401f00:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  401f04:	add	x1, x1, #0x1e0
  401f08:	add	x0, x0, #0xd4d
  401f0c:	mov	x2, x1
  401f10:	mov	x3, x1
  401f14:	bl	405dd8 <printf@plt+0x47a8>
  401f18:	ldrb	w8, [x19, #3]
  401f1c:	cmp	w8, #0x52
  401f20:	b.eq	401f3c <printf@plt+0x90c>  // b.none
  401f24:	cmp	w8, #0x4c
  401f28:	b.eq	401f44 <printf@plt+0x914>  // b.none
  401f2c:	cmp	w8, #0x43
  401f30:	b.ne	401f4c <printf@plt+0x91c>  // b.any
  401f34:	mov	w0, #0xb                   	// #11
  401f38:	b	401e38 <printf@plt+0x808>
  401f3c:	mov	w0, #0xc                   	// #12
  401f40:	b	401e38 <printf@plt+0x808>
  401f44:	mov	w0, #0xa                   	// #10
  401f48:	b	401e38 <printf@plt+0x808>
  401f4c:	adrp	x1, 421000 <stderr@@GLIBC_2.17+0xe0>
  401f50:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  401f54:	add	x1, x1, #0x1e0
  401f58:	add	x0, x0, #0xd4d
  401f5c:	mov	x2, x1
  401f60:	mov	x3, x1
  401f64:	bl	405dd8 <printf@plt+0x47a8>
  401f68:	adrp	x1, 421000 <stderr@@GLIBC_2.17+0xe0>
  401f6c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  401f70:	add	x1, x1, #0x1e0
  401f74:	add	x0, x0, #0xd4d
  401f78:	mov	x2, x1
  401f7c:	mov	x3, x1
  401f80:	bl	405dd8 <printf@plt+0x47a8>
  401f84:	mov	w0, wzr
  401f88:	b	401e38 <printf@plt+0x808>
  401f8c:	mov	w0, #0x7                   	// #7
  401f90:	b	401e38 <printf@plt+0x808>
  401f94:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401f98:	ldr	x3, [x8, #3872]
  401f9c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  401fa0:	add	x0, x0, #0xd18
  401fa4:	mov	w1, #0x34                  	// #52
  401fa8:	mov	w2, #0x1                   	// #1
  401fac:	bl	4015f0 <fwrite@plt>
  401fb0:	mov	w0, #0x7                   	// #7
  401fb4:	b	401e38 <printf@plt+0x808>
  401fb8:	mov	x0, xzr
  401fbc:	ret
  401fc0:	stp	d9, d8, [sp, #-48]!
  401fc4:	stp	x29, x30, [sp, #16]
  401fc8:	ldr	x8, [x0]
  401fcc:	str	x19, [sp, #32]
  401fd0:	mov	x19, x0
  401fd4:	mov	v8.16b, v1.16b
  401fd8:	mov	v9.16b, v0.16b
  401fdc:	mov	x29, sp
  401fe0:	cbz	x8, 401ff4 <printf@plt+0x9c4>
  401fe4:	mov	x9, x8
  401fe8:	ldr	x8, [x8, #16]
  401fec:	cbnz	x8, 401fe4 <printf@plt+0x9b4>
  401ff0:	add	x19, x9, #0x10
  401ff4:	mov	w0, #0x18                  	// #24
  401ff8:	bl	401570 <malloc@plt>
  401ffc:	str	x0, [x19]
  402000:	ldr	x19, [sp, #32]
  402004:	ldp	x29, x30, [sp, #16]
  402008:	stp	d9, d8, [x0]
  40200c:	str	xzr, [x0, #16]
  402010:	ldp	d9, d8, [sp], #48
  402014:	ret
  402018:	stp	d9, d8, [sp, #-112]!
  40201c:	stp	x29, x30, [sp, #16]
  402020:	stp	x28, x27, [sp, #32]
  402024:	stp	x26, x25, [sp, #48]
  402028:	stp	x24, x23, [sp, #64]
  40202c:	stp	x22, x21, [sp, #80]
  402030:	stp	x20, x19, [sp, #96]
  402034:	mov	x29, sp
  402038:	sub	sp, sp, #0x660
  40203c:	cbz	x0, 402778 <printf@plt+0x1148>
  402040:	ldr	x21, [x0, #24]
  402044:	mov	x19, x0
  402048:	cbz	x21, 402778 <printf@plt+0x1148>
  40204c:	ldp	w9, w8, [x19]
  402050:	sub	w9, w9, #0x3
  402054:	cmp	w9, #0x7
  402058:	b.cc	4020e8 <printf@plt+0xab8>  // b.lo, b.ul, b.last
  40205c:	ldrsw	x9, [x19, #8]
  402060:	adrp	x10, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402064:	sub	w8, w8, #0x1
  402068:	add	x10, x10, #0xfb8
  40206c:	ldr	x1, [x10, w8, sxtw #3]
  402070:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402074:	add	x8, x8, #0xfe0
  402078:	add	x8, x8, x9, lsl #2
  40207c:	ldur	w2, [x8, #-4]
  402080:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402084:	add	x0, x0, #0xe1d
  402088:	bl	401630 <printf@plt>
  40208c:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402090:	mov	x9, #0xbff0000000000000    	// #-4616189618054758400
  402094:	str	x9, [x8, #3896]
  402098:	ldr	w8, [x19, #8]
  40209c:	sub	w8, w8, #0x1
  4020a0:	cmp	w8, #0x3
  4020a4:	b.hi	4020c4 <printf@plt+0xa94>  // b.pmore
  4020a8:	adrp	x9, 40b000 <_ZdlPvm@@Base+0x4a0>
  4020ac:	add	x9, x9, #0xda0
  4020b0:	ldr	x8, [x9, w8, sxtw #3]
  4020b4:	ldr	d1, [x21, #8]
  4020b8:	ldr	d0, [x8]
  4020bc:	fadd	d0, d0, d1
  4020c0:	str	d0, [x21, #8]
  4020c4:	ldr	x8, [x21, #16]
  4020c8:	ldr	q0, [x21]
  4020cc:	ldr	w0, [x19]
  4020d0:	mov	x1, sp
  4020d4:	str	x8, [sp, #16]
  4020d8:	str	q0, [sp]
  4020dc:	ldr	x2, [x19, #16]
  4020e0:	bl	4027e4 <printf@plt+0x11b4>
  4020e4:	b	402778 <printf@plt+0x1148>
  4020e8:	cbz	w8, 402174 <printf@plt+0xb44>
  4020ec:	adrp	x10, 41f000 <_Znam@GLIBCXX_3.4>
  4020f0:	adrp	x9, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4020f4:	sub	w8, w8, #0x1
  4020f8:	add	x10, x10, #0x298
  4020fc:	ldr	w11, [x9, #3904]
  402100:	ldr	w10, [x10, w8, sxtw #2]
  402104:	sxtw	x8, w8
  402108:	cmp	w11, w10
  40210c:	b.ne	402118 <printf@plt+0xae8>  // b.any
  402110:	mov	w9, wzr
  402114:	b	402120 <printf@plt+0xaf0>
  402118:	str	w10, [x9, #3904]
  40211c:	mov	w9, #0x1                   	// #1
  402120:	adrp	x11, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402124:	adrp	x10, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402128:	add	x11, x11, #0xf88
  40212c:	ldr	d1, [x10, #3896]
  402130:	ldr	d0, [x11, x8, lsl #3]
  402134:	fcmp	d1, d0
  402138:	b.eq	402154 <printf@plt+0xb24>  // b.none
  40213c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402140:	add	x0, x0, #0xe2c
  402144:	mov	v1.16b, v0.16b
  402148:	str	d0, [x10, #3896]
  40214c:	bl	401630 <printf@plt>
  402150:	b	402158 <printf@plt+0xb28>
  402154:	cbz	w9, 402174 <printf@plt+0xb44>
  402158:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  40215c:	add	x0, x0, #0xe8c
  402160:	bl	401360 <puts@plt>
  402164:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  402168:	ldr	w8, [x8, #152]
  40216c:	adrp	x9, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402170:	str	w8, [x9, #3908]
  402174:	ldr	w8, [x19]
  402178:	sub	w8, w8, #0x3
  40217c:	cmp	w8, #0x4
  402180:	b.hi	402778 <printf@plt+0x1148>  // b.pmore
  402184:	adrp	x9, 40b000 <_ZdlPvm@@Base+0x4a0>
  402188:	add	x9, x9, #0xd68
  40218c:	adr	x10, 40219c <printf@plt+0xb6c>
  402190:	ldrb	w11, [x9, x8]
  402194:	add	x10, x10, x11, lsl #2
  402198:	br	x10
  40219c:	adrp	x20, 421000 <stderr@@GLIBC_2.17+0xe0>
  4021a0:	ldr	d0, [x20, #72]
  4021a4:	ldp	d1, d2, [x21]
  4021a8:	adrp	x23, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4021ac:	ldr	w8, [x23, #3912]
  4021b0:	fmul	d1, d1, d0
  4021b4:	fmul	d0, d0, d2
  4021b8:	fcvtzs	w24, d0
  4021bc:	subs	w1, w24, w8
  4021c0:	fcvtzs	w19, d1
  4021c4:	b.eq	4021d4 <printf@plt+0xba4>  // b.none
  4021c8:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  4021cc:	add	x0, x0, #0xe57
  4021d0:	bl	401630 <printf@plt>
  4021d4:	adrp	x22, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4021d8:	ldr	w8, [x22, #3908]
  4021dc:	adrp	x9, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4021e0:	str	w24, [x23, #3912]
  4021e4:	str	w24, [x9, #3916]
  4021e8:	subs	w1, w19, w8
  4021ec:	b.eq	402200 <printf@plt+0xbd0>  // b.none
  4021f0:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  4021f4:	add	x0, x0, #0xe4f
  4021f8:	bl	401630 <printf@plt>
  4021fc:	str	w19, [x22, #3908]
  402200:	ldr	x21, [x21, #16]
  402204:	cbz	x21, 402550 <printf@plt+0xf20>
  402208:	adrp	x19, 40b000 <_ZdlPvm@@Base+0x4a0>
  40220c:	mov	w23, wzr
  402210:	add	x19, x19, #0xde5
  402214:	b	402224 <printf@plt+0xbf4>
  402218:	add	w23, w23, #0x1
  40221c:	ldr	x21, [x21, #16]
  402220:	cbz	x21, 402550 <printf@plt+0xf20>
  402224:	ldr	d0, [x20, #72]
  402228:	ldp	d1, d2, [x21]
  40222c:	fmul	d1, d1, d0
  402230:	fmul	d0, d0, d2
  402234:	fcvtzs	w0, d1
  402238:	fcvtzs	w1, d0
  40223c:	bl	402bb8 <printf@plt+0x1588>
  402240:	cmp	w23, #0x2
  402244:	b.lt	402218 <printf@plt+0xbe8>  // b.tstop
  402248:	mov	x0, x19
  40224c:	bl	401360 <puts@plt>
  402250:	mov	w23, wzr
  402254:	ldr	x21, [x21, #16]
  402258:	cbnz	x21, 402224 <printf@plt+0xbf4>
  40225c:	b	402550 <printf@plt+0xf20>
  402260:	ldr	x20, [x21, #16]
  402264:	adrp	x22, 421000 <stderr@@GLIBC_2.17+0xe0>
  402268:	ldr	d0, [x22, #72]
  40226c:	adrp	x25, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402270:	ldp	d1, d2, [x20]
  402274:	ldr	w8, [x25, #3912]
  402278:	fmul	d1, d1, d0
  40227c:	fmul	d0, d0, d2
  402280:	fcvtzs	w26, d0
  402284:	subs	w1, w26, w8
  402288:	fcvtzs	w24, d1
  40228c:	b.eq	40229c <printf@plt+0xc6c>  // b.none
  402290:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402294:	add	x0, x0, #0xe57
  402298:	bl	401630 <printf@plt>
  40229c:	adrp	x23, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4022a0:	ldr	w8, [x23, #3908]
  4022a4:	adrp	x9, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4022a8:	str	w26, [x25, #3912]
  4022ac:	str	w26, [x9, #3916]
  4022b0:	subs	w1, w24, w8
  4022b4:	b.eq	4022c8 <printf@plt+0xc98>  // b.none
  4022b8:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  4022bc:	add	x0, x0, #0xe4f
  4022c0:	bl	401630 <printf@plt>
  4022c4:	str	w24, [x23, #3908]
  4022c8:	ldp	d0, d1, [x21]
  4022cc:	ldr	d2, [x22, #72]
  4022d0:	ldp	d3, d4, [x20]
  4022d4:	ldr	w4, [x19, #8]
  4022d8:	fmul	d0, d0, d2
  4022dc:	fmul	d1, d1, d2
  4022e0:	fmul	d3, d3, d2
  4022e4:	fmul	d2, d4, d2
  4022e8:	fcvtzs	w0, d0
  4022ec:	fcvtzs	w1, d1
  4022f0:	fcvtzs	w2, d3
  4022f4:	fcvtzs	w3, d2
  4022f8:	bl	4030f8 <printf@plt+0x1ac8>
  4022fc:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402300:	add	x0, x0, #0xe8c
  402304:	bl	401360 <puts@plt>
  402308:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  40230c:	ldr	w8, [x8, #152]
  402310:	b	402774 <printf@plt+0x1144>
  402314:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  402318:	ldr	d0, [x8, #72]
  40231c:	add	x8, sp, #0x20
  402320:	add	x9, sp, #0x340
  402324:	mov	x2, xzr
  402328:	add	x8, x8, #0x4
  40232c:	add	x9, x9, #0x4
  402330:	ldr	d1, [x21]
  402334:	lsl	x11, x2, #2
  402338:	add	x2, x2, #0x1
  40233c:	fmul	d1, d0, d1
  402340:	fcvtzs	w10, d1
  402344:	str	w10, [x9, x11]
  402348:	ldr	d1, [x21, #8]
  40234c:	fmul	d1, d0, d1
  402350:	fcvtzs	w10, d1
  402354:	str	w10, [x8, x11]
  402358:	ldr	x21, [x21, #16]
  40235c:	cbnz	x21, 402330 <printf@plt+0xd00>
  402360:	cbz	w2, 402438 <printf@plt+0xe08>
  402364:	add	x0, sp, #0x340
  402368:	add	x1, sp, #0x20
  40236c:	bl	403358 <printf@plt+0x1d28>
  402370:	b	402438 <printf@plt+0xe08>
  402374:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402378:	ldr	w8, [x8, #3936]
  40237c:	ldp	d9, d8, [x21]
  402380:	sub	w9, w8, #0x1
  402384:	cmp	w9, #0x1
  402388:	b.hi	402458 <printf@plt+0xe28>  // b.pmore
  40238c:	cmp	w8, #0x2
  402390:	mov	w20, #0x50                  	// #80
  402394:	b.ne	4023a8 <printf@plt+0xd78>  // b.any
  402398:	ldr	w8, [x19, #4]
  40239c:	cmp	w8, #0x0
  4023a0:	mov	w8, #0x70                  	// #112
  4023a4:	csel	w20, w20, w8, eq  // eq = none
  4023a8:	ldr	w8, [x19, #8]
  4023ac:	sub	w8, w8, #0x1
  4023b0:	cmp	w8, #0x16
  4023b4:	b.hi	40256c <printf@plt+0xf3c>  // b.pmore
  4023b8:	adrp	x9, 40b000 <_ZdlPvm@@Base+0x4a0>
  4023bc:	add	x9, x9, #0xd6d
  4023c0:	adr	x10, 4023d4 <printf@plt+0xda4>
  4023c4:	ldrb	w11, [x9, x8]
  4023c8:	add	x10, x10, x11, lsl #2
  4023cc:	mov	w8, #0x1                   	// #1
  4023d0:	br	x10
  4023d4:	mov	w8, #0x2                   	// #2
  4023d8:	b	4025a0 <printf@plt+0xf70>
  4023dc:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  4023e0:	ldr	d0, [x8, #72]
  4023e4:	add	x8, sp, #0x20
  4023e8:	add	x9, sp, #0x340
  4023ec:	mov	x2, xzr
  4023f0:	add	x8, x8, #0x4
  4023f4:	add	x9, x9, #0x4
  4023f8:	ldr	d1, [x21]
  4023fc:	lsl	x11, x2, #2
  402400:	add	x2, x2, #0x1
  402404:	fmul	d1, d0, d1
  402408:	fcvtzs	w10, d1
  40240c:	str	w10, [x9, x11]
  402410:	ldr	d1, [x21, #8]
  402414:	fmul	d1, d0, d1
  402418:	fcvtzs	w10, d1
  40241c:	str	w10, [x8, x11]
  402420:	ldr	x21, [x21, #16]
  402424:	cbnz	x21, 4023f8 <printf@plt+0xdc8>
  402428:	cbz	w2, 402438 <printf@plt+0xe08>
  40242c:	add	x0, sp, #0x340
  402430:	add	x1, sp, #0x20
  402434:	bl	403780 <printf@plt+0x2150>
  402438:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  40243c:	add	x0, x0, #0xe8c
  402440:	bl	401360 <puts@plt>
  402444:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  402448:	ldr	w8, [x8, #152]
  40244c:	adrp	x9, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402450:	str	w8, [x9, #3908]
  402454:	b	402778 <printf@plt+0x1148>
  402458:	ldr	w8, [x19, #4]
  40245c:	cbz	w8, 402778 <printf@plt+0x1148>
  402460:	adrp	x20, 421000 <stderr@@GLIBC_2.17+0xe0>
  402464:	ldr	d0, [x20, #72]
  402468:	adrp	x23, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40246c:	ldr	w8, [x23, #3912]
  402470:	fmul	d1, d9, d0
  402474:	fmul	d0, d8, d0
  402478:	fcvtzs	w24, d0
  40247c:	subs	w1, w24, w8
  402480:	fcvtzs	w19, d1
  402484:	b.eq	402494 <printf@plt+0xe64>  // b.none
  402488:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  40248c:	add	x0, x0, #0xe57
  402490:	bl	401630 <printf@plt>
  402494:	adrp	x22, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402498:	ldr	w8, [x22, #3908]
  40249c:	adrp	x9, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4024a0:	str	w24, [x23, #3912]
  4024a4:	str	w24, [x9, #3916]
  4024a8:	subs	w1, w19, w8
  4024ac:	b.eq	4024c0 <printf@plt+0xe90>  // b.none
  4024b0:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  4024b4:	add	x0, x0, #0xe4f
  4024b8:	bl	401630 <printf@plt>
  4024bc:	str	w19, [x22, #3908]
  4024c0:	ldr	x8, [x21, #16]
  4024c4:	cbz	x8, 402520 <printf@plt+0xef0>
  4024c8:	adrp	x19, 40b000 <_ZdlPvm@@Base+0x4a0>
  4024cc:	mov	w23, wzr
  4024d0:	add	x19, x19, #0xde5
  4024d4:	b	4024ec <printf@plt+0xebc>
  4024d8:	mov	x0, x19
  4024dc:	bl	401360 <puts@plt>
  4024e0:	mov	w23, wzr
  4024e4:	ldr	x8, [x21, #16]
  4024e8:	cbz	x8, 402520 <printf@plt+0xef0>
  4024ec:	ldr	d0, [x20, #72]
  4024f0:	ldp	d1, d2, [x8]
  4024f4:	mov	x21, x8
  4024f8:	fmul	d1, d1, d0
  4024fc:	fmul	d0, d0, d2
  402500:	fcvtzs	w0, d1
  402504:	fcvtzs	w1, d0
  402508:	bl	402bb8 <printf@plt+0x1588>
  40250c:	cmp	w23, #0x2
  402510:	b.ge	4024d8 <printf@plt+0xea8>  // b.tcont
  402514:	add	w23, w23, #0x1
  402518:	ldr	x8, [x21, #16]
  40251c:	cbnz	x8, 4024ec <printf@plt+0xebc>
  402520:	ldr	d0, [x21]
  402524:	fcmp	d9, d0
  402528:	b.ne	402538 <printf@plt+0xf08>  // b.any
  40252c:	ldr	d0, [x21, #8]
  402530:	fcmp	d8, d0
  402534:	b.eq	402550 <printf@plt+0xf20>  // b.none
  402538:	ldr	d0, [x20, #72]
  40253c:	fmul	d1, d9, d0
  402540:	fmul	d0, d8, d0
  402544:	fcvtzs	w0, d1
  402548:	fcvtzs	w1, d0
  40254c:	bl	402bb8 <printf@plt+0x1588>
  402550:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402554:	add	x0, x0, #0xe8c
  402558:	bl	401360 <puts@plt>
  40255c:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  402560:	ldr	w8, [x8, #152]
  402564:	str	w8, [x22, #3908]
  402568:	b	402778 <printf@plt+0x1148>
  40256c:	mov	w8, #0x10                  	// #16
  402570:	b	4025a0 <printf@plt+0xf70>
  402574:	mov	w8, #0x3                   	// #3
  402578:	b	4025a0 <printf@plt+0xf70>
  40257c:	mov	w8, #0x4                   	// #4
  402580:	b	4025a0 <printf@plt+0xf70>
  402584:	mov	w8, #0x5                   	// #5
  402588:	b	4025a0 <printf@plt+0xf70>
  40258c:	mov	w8, #0x6                   	// #6
  402590:	b	4025a0 <printf@plt+0xf70>
  402594:	mov	w8, #0x7                   	// #7
  402598:	b	4025a0 <printf@plt+0xf70>
  40259c:	mov	w8, #0x8                   	// #8
  4025a0:	adrp	x9, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4025a4:	add	x9, x9, #0xff0
  4025a8:	ldr	w8, [x9, x8, lsl #2]
  4025ac:	mov	w9, #0x3e8                 	// #1000
  4025b0:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  4025b4:	add	x0, x0, #0xdc8
  4025b8:	sub	w8, w9, w8
  4025bc:	mov	x9, #0x400000000000        	// #70368744177664
  4025c0:	movk	x9, #0x408f, lsl #48
  4025c4:	scvtf	d0, w8
  4025c8:	fmov	d1, x9
  4025cc:	fdiv	d0, d0, d1
  4025d0:	bl	401630 <printf@plt>
  4025d4:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  4025d8:	add	x0, x0, #0xe8c
  4025dc:	bl	401360 <puts@plt>
  4025e0:	adrp	x22, 421000 <stderr@@GLIBC_2.17+0xe0>
  4025e4:	ldr	w8, [x22, #152]
  4025e8:	adrp	x23, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4025ec:	adrp	x24, 421000 <stderr@@GLIBC_2.17+0xe0>
  4025f0:	ldr	d0, [x24, #72]
  4025f4:	str	w8, [x23, #3908]
  4025f8:	ldp	d1, d2, [x21]
  4025fc:	adrp	x25, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402600:	ldr	w9, [x25, #3912]
  402604:	fmul	d1, d1, d0
  402608:	fmul	d0, d0, d2
  40260c:	fcvtzs	w26, d0
  402610:	subs	w1, w26, w9
  402614:	fcvtzs	w19, d1
  402618:	b.eq	40262c <printf@plt+0xffc>  // b.none
  40261c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402620:	add	x0, x0, #0xe57
  402624:	bl	401630 <printf@plt>
  402628:	ldr	w8, [x23, #3908]
  40262c:	str	w26, [x25, #3912]
  402630:	adrp	x25, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402634:	subs	w1, w19, w8
  402638:	str	w26, [x25, #3916]
  40263c:	b.eq	402650 <printf@plt+0x1020>  // b.none
  402640:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402644:	add	x0, x0, #0xe4f
  402648:	bl	401630 <printf@plt>
  40264c:	str	w19, [x23, #3908]
  402650:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402654:	add	x0, x0, #0xdd4
  402658:	mov	w1, w20
  40265c:	bl	401630 <printf@plt>
  402660:	ldr	x8, [x21, #16]
  402664:	cbz	x8, 4026f4 <printf@plt+0x10c4>
  402668:	adrp	x19, 40b000 <_ZdlPvm@@Base+0x4a0>
  40266c:	adrp	x20, 40b000 <_ZdlPvm@@Base+0x4a0>
  402670:	mov	w26, wzr
  402674:	add	x19, x19, #0xe42
  402678:	add	x20, x20, #0xde5
  40267c:	b	402694 <printf@plt+0x1064>
  402680:	mov	x0, x20
  402684:	bl	401360 <puts@plt>
  402688:	mov	w26, wzr
  40268c:	ldr	x8, [x21, #16]
  402690:	cbz	x8, 4026f4 <printf@plt+0x10c4>
  402694:	ldr	d0, [x8]
  402698:	ldr	d1, [x24, #72]
  40269c:	mov	x21, x8
  4026a0:	ldr	w8, [x23, #3908]
  4026a4:	mov	x0, x19
  4026a8:	fmul	d0, d0, d1
  4026ac:	fcvtzs	w27, d0
  4026b0:	sub	w1, w27, w8
  4026b4:	bl	401630 <printf@plt>
  4026b8:	str	w27, [x23, #3908]
  4026bc:	ldr	d0, [x21, #8]
  4026c0:	ldr	d1, [x24, #72]
  4026c4:	ldr	w8, [x25, #3916]
  4026c8:	mov	x0, x19
  4026cc:	fmul	d0, d0, d1
  4026d0:	fcvtzs	w27, d0
  4026d4:	sub	w1, w27, w8
  4026d8:	bl	401630 <printf@plt>
  4026dc:	cmp	w26, #0x2
  4026e0:	str	w27, [x25, #3916]
  4026e4:	b.ge	402680 <printf@plt+0x1050>  // b.tcont
  4026e8:	add	w26, w26, #0x1
  4026ec:	ldr	x8, [x21, #16]
  4026f0:	cbnz	x8, 402694 <printf@plt+0x1064>
  4026f4:	ldr	d0, [x21]
  4026f8:	fcmp	d9, d0
  4026fc:	b.ne	40270c <printf@plt+0x10dc>  // b.any
  402700:	ldr	d0, [x21, #8]
  402704:	fcmp	d8, d0
  402708:	b.eq	402754 <printf@plt+0x1124>  // b.none
  40270c:	ldr	d0, [x24, #72]
  402710:	ldr	w8, [x23, #3908]
  402714:	adrp	x19, 40b000 <_ZdlPvm@@Base+0x4a0>
  402718:	add	x19, x19, #0xe42
  40271c:	fmul	d0, d9, d0
  402720:	fcvtzs	w20, d0
  402724:	sub	w1, w20, w8
  402728:	mov	x0, x19
  40272c:	bl	401630 <printf@plt>
  402730:	ldr	d0, [x24, #72]
  402734:	ldr	w8, [x25, #3916]
  402738:	str	w20, [x23, #3908]
  40273c:	mov	x0, x19
  402740:	fmul	d0, d8, d0
  402744:	fcvtzs	w20, d0
  402748:	sub	w1, w20, w8
  40274c:	bl	401630 <printf@plt>
  402750:	str	w20, [x25, #3916]
  402754:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402758:	ldr	x1, [x8, #3864]
  40275c:	mov	w0, #0x27                  	// #39
  402760:	bl	4013a0 <putc@plt>
  402764:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402768:	add	x0, x0, #0xe8c
  40276c:	bl	401360 <puts@plt>
  402770:	ldr	w8, [x22, #152]
  402774:	str	w8, [x23, #3908]
  402778:	add	sp, sp, #0x660
  40277c:	ldp	x20, x19, [sp, #96]
  402780:	ldp	x22, x21, [sp, #80]
  402784:	ldp	x24, x23, [sp, #64]
  402788:	ldp	x26, x25, [sp, #48]
  40278c:	ldp	x28, x27, [sp, #32]
  402790:	ldp	x29, x30, [sp, #16]
  402794:	ldp	d9, d8, [sp], #112
  402798:	ret
  40279c:	stp	x29, x30, [sp, #-16]!
  4027a0:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4027a4:	adrp	x9, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4027a8:	add	x8, x8, #0xfb8
  4027ac:	add	x9, x9, #0xfe0
  4027b0:	add	x8, x8, w0, sxtw #3
  4027b4:	add	x9, x9, w1, sxtw #2
  4027b8:	ldur	x1, [x8, #-8]
  4027bc:	ldur	w2, [x9, #-4]
  4027c0:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  4027c4:	add	x0, x0, #0xe1d
  4027c8:	mov	x29, sp
  4027cc:	bl	401630 <printf@plt>
  4027d0:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4027d4:	mov	x9, #0xbff0000000000000    	// #-4616189618054758400
  4027d8:	str	x9, [x8, #3896]
  4027dc:	ldp	x29, x30, [sp], #16
  4027e0:	ret
  4027e4:	stp	x29, x30, [sp, #-80]!
  4027e8:	stp	x24, x23, [sp, #32]
  4027ec:	adrp	x23, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4027f0:	ldr	w24, [x23, #3912]
  4027f4:	stp	x20, x19, [sp, #64]
  4027f8:	mov	w19, w0
  4027fc:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402800:	add	x0, x0, #0xe6b
  402804:	stp	x26, x25, [sp, #16]
  402808:	stp	x22, x21, [sp, #48]
  40280c:	mov	x29, sp
  402810:	mov	x21, x2
  402814:	mov	x20, x1
  402818:	bl	401360 <puts@plt>
  40281c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402820:	add	x0, x0, #0xdda
  402824:	bl	401630 <printf@plt>
  402828:	adrp	x22, 40b000 <_ZdlPvm@@Base+0x4a0>
  40282c:	add	x22, x22, #0xde3
  402830:	adrp	x25, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402834:	b	402848 <printf@plt+0x1218>
  402838:	cbz	w0, 402880 <printf@plt+0x1250>
  40283c:	ldr	x1, [x25, #3864]
  402840:	add	x21, x21, #0x1
  402844:	bl	4013a0 <putc@plt>
  402848:	ldrb	w0, [x21]
  40284c:	cmp	w0, #0x5c
  402850:	b.ne	402838 <printf@plt+0x1208>  // b.any
  402854:	mov	x26, x21
  402858:	ldrb	w8, [x26, #1]!
  40285c:	cmp	w8, #0x5c
  402860:	b.ne	402878 <printf@plt+0x1248>  // b.any
  402864:	mov	x0, x22
  402868:	bl	401630 <printf@plt>
  40286c:	ldrb	w0, [x26]
  402870:	mov	x21, x26
  402874:	b	40283c <printf@plt+0x120c>
  402878:	mov	w0, #0x5c                  	// #92
  40287c:	b	40283c <printf@plt+0x120c>
  402880:	ldr	x1, [x25, #3864]
  402884:	mov	w0, #0xa                   	// #10
  402888:	bl	4013a0 <putc@plt>
  40288c:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  402890:	ldr	d0, [x8, #72]
  402894:	ldp	d1, d2, [x20]
  402898:	ldr	w8, [x23, #3912]
  40289c:	fmul	d1, d1, d0
  4028a0:	fmul	d0, d0, d2
  4028a4:	fcvtzs	w22, d0
  4028a8:	subs	w1, w22, w8
  4028ac:	fcvtzs	w21, d1
  4028b0:	b.eq	4028c0 <printf@plt+0x1290>  // b.none
  4028b4:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  4028b8:	add	x0, x0, #0xe57
  4028bc:	bl	401630 <printf@plt>
  4028c0:	adrp	x20, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4028c4:	ldr	w8, [x20, #3908]
  4028c8:	adrp	x9, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4028cc:	str	w22, [x23, #3912]
  4028d0:	str	w22, [x9, #3916]
  4028d4:	subs	w1, w21, w8
  4028d8:	b.eq	4028ec <printf@plt+0x12bc>  // b.none
  4028dc:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  4028e0:	add	x0, x0, #0xe4f
  4028e4:	bl	401630 <printf@plt>
  4028e8:	str	w21, [x20, #3908]
  4028ec:	sub	w8, w19, #0x1
  4028f0:	cmp	w8, #0xe
  4028f4:	b.hi	402960 <printf@plt+0x1330>  // b.pmore
  4028f8:	adrp	x9, 40b000 <_ZdlPvm@@Base+0x4a0>
  4028fc:	add	x9, x9, #0xd84
  402900:	adr	x10, 402918 <printf@plt+0x12e8>
  402904:	ldrb	w11, [x9, x8]
  402908:	add	x10, x10, x11, lsl #2
  40290c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402910:	add	x0, x0, #0xde7
  402914:	br	x10
  402918:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  40291c:	add	x0, x0, #0xdf1
  402920:	bl	401630 <printf@plt>
  402924:	sub	w8, w19, #0x2
  402928:	cmp	w8, #0xc
  40292c:	b.hi	402960 <printf@plt+0x1330>  // b.pmore
  402930:	adrp	x9, 40b000 <_ZdlPvm@@Base+0x4a0>
  402934:	add	x9, x9, #0xd93
  402938:	adr	x10, 402948 <printf@plt+0x1318>
  40293c:	ldrb	w11, [x9, x8]
  402940:	add	x10, x10, x11, lsl #2
  402944:	br	x10
  402948:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  40294c:	add	x0, x0, #0xdfa
  402950:	b	40295c <printf@plt+0x132c>
  402954:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402958:	add	x0, x0, #0xe0d
  40295c:	bl	401630 <printf@plt>
  402960:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402964:	add	x0, x0, #0xe78
  402968:	bl	401360 <puts@plt>
  40296c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402970:	add	x0, x0, #0xe80
  402974:	bl	401360 <puts@plt>
  402978:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  40297c:	ldr	w8, [x8, #152]
  402980:	str	w24, [x23, #3912]
  402984:	ldp	x22, x21, [sp, #48]
  402988:	ldp	x24, x23, [sp, #32]
  40298c:	str	w8, [x20, #3908]
  402990:	ldp	x20, x19, [sp, #64]
  402994:	ldp	x26, x25, [sp, #16]
  402998:	ldp	x29, x30, [sp], #80
  40299c:	ret
  4029a0:	stp	x29, x30, [sp, #-16]!
  4029a4:	sxtw	x8, w0
  4029a8:	adrp	x10, 41f000 <_Znam@GLIBCXX_3.4>
  4029ac:	adrp	x9, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4029b0:	sub	x8, x8, #0x1
  4029b4:	add	x10, x10, #0x298
  4029b8:	ldr	w11, [x9, #3904]
  4029bc:	ldr	w10, [x10, x8, lsl #2]
  4029c0:	mov	x29, sp
  4029c4:	cmp	w11, w10
  4029c8:	b.ne	4029d4 <printf@plt+0x13a4>  // b.any
  4029cc:	mov	w9, wzr
  4029d0:	b	4029dc <printf@plt+0x13ac>
  4029d4:	str	w10, [x9, #3904]
  4029d8:	mov	w9, #0x1                   	// #1
  4029dc:	adrp	x11, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4029e0:	adrp	x10, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4029e4:	add	x11, x11, #0xf88
  4029e8:	ldr	d1, [x10, #3896]
  4029ec:	ldr	d0, [x11, x8, lsl #3]
  4029f0:	fcmp	d1, d0
  4029f4:	b.eq	402a10 <printf@plt+0x13e0>  // b.none
  4029f8:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  4029fc:	add	x0, x0, #0xe2c
  402a00:	mov	v1.16b, v0.16b
  402a04:	str	d0, [x10, #3896]
  402a08:	bl	401630 <printf@plt>
  402a0c:	b	402a14 <printf@plt+0x13e4>
  402a10:	cbz	w9, 402a30 <printf@plt+0x1400>
  402a14:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402a18:	add	x0, x0, #0xe8c
  402a1c:	bl	401360 <puts@plt>
  402a20:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  402a24:	ldr	w8, [x8, #152]
  402a28:	adrp	x9, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402a2c:	str	w8, [x9, #3908]
  402a30:	ldp	x29, x30, [sp], #16
  402a34:	ret
  402a38:	stp	x29, x30, [sp, #-48]!
  402a3c:	stp	x22, x21, [sp, #16]
  402a40:	stp	x20, x19, [sp, #32]
  402a44:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  402a48:	ldr	d0, [x8, #72]
  402a4c:	ldp	d1, d2, [x0]
  402a50:	adrp	x20, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402a54:	ldr	w8, [x20, #3912]
  402a58:	mov	x29, sp
  402a5c:	fmul	d1, d1, d0
  402a60:	fmul	d0, d0, d2
  402a64:	fcvtzs	w21, d0
  402a68:	subs	w1, w21, w8
  402a6c:	fcvtzs	w19, d1
  402a70:	b.eq	402a80 <printf@plt+0x1450>  // b.none
  402a74:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402a78:	add	x0, x0, #0xe57
  402a7c:	bl	401630 <printf@plt>
  402a80:	adrp	x22, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402a84:	ldr	w8, [x22, #3908]
  402a88:	adrp	x9, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402a8c:	str	w21, [x20, #3912]
  402a90:	str	w21, [x9, #3916]
  402a94:	subs	w1, w19, w8
  402a98:	b.eq	402aac <printf@plt+0x147c>  // b.none
  402a9c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402aa0:	add	x0, x0, #0xe4f
  402aa4:	bl	401630 <printf@plt>
  402aa8:	str	w19, [x22, #3908]
  402aac:	ldp	x20, x19, [sp, #32]
  402ab0:	ldp	x22, x21, [sp, #16]
  402ab4:	ldp	x29, x30, [sp], #48
  402ab8:	ret
  402abc:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  402ac0:	ldr	d0, [x8, #72]
  402ac4:	ldp	d3, d4, [x1]
  402ac8:	ldp	d1, d2, [x0]
  402acc:	mov	w4, w2
  402ad0:	fmul	d3, d0, d3
  402ad4:	fmul	d1, d1, d0
  402ad8:	fmul	d2, d0, d2
  402adc:	fmul	d0, d0, d4
  402ae0:	fcvtzs	w8, d3
  402ae4:	fcvtzs	w0, d1
  402ae8:	fcvtzs	w1, d2
  402aec:	fcvtzs	w3, d0
  402af0:	mov	w2, w8
  402af4:	b	4030f8 <printf@plt+0x1ac8>
  402af8:	stp	x29, x30, [sp, #-16]!
  402afc:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402b00:	add	x0, x0, #0xe8c
  402b04:	mov	x29, sp
  402b08:	bl	401360 <puts@plt>
  402b0c:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  402b10:	ldr	w8, [x8, #152]
  402b14:	adrp	x9, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402b18:	str	w8, [x9, #3908]
  402b1c:	ldp	x29, x30, [sp], #16
  402b20:	ret
  402b24:	stp	x29, x30, [sp, #-32]!
  402b28:	str	x28, [sp, #16]
  402b2c:	mov	x29, sp
  402b30:	sub	sp, sp, #0x640
  402b34:	cbz	x0, 402ba8 <printf@plt+0x1578>
  402b38:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  402b3c:	ldr	d0, [x8, #72]
  402b40:	mov	x8, sp
  402b44:	add	x9, sp, #0x320
  402b48:	mov	x2, xzr
  402b4c:	add	x8, x8, #0x4
  402b50:	add	x9, x9, #0x4
  402b54:	ldr	d1, [x0]
  402b58:	lsl	x11, x2, #2
  402b5c:	add	x2, x2, #0x1
  402b60:	fmul	d1, d1, d0
  402b64:	fcvtzs	w10, d1
  402b68:	str	w10, [x9, x11]
  402b6c:	ldr	d1, [x0, #8]
  402b70:	fmul	d1, d0, d1
  402b74:	fcvtzs	w10, d1
  402b78:	str	w10, [x8, x11]
  402b7c:	ldr	x0, [x0, #16]
  402b80:	cbnz	x0, 402b54 <printf@plt+0x1524>
  402b84:	cbz	w2, 402ba8 <printf@plt+0x1578>
  402b88:	add	x0, sp, #0x320
  402b8c:	cmp	w1, #0x5
  402b90:	b.ne	402ba0 <printf@plt+0x1570>  // b.any
  402b94:	mov	x1, sp
  402b98:	bl	403358 <printf@plt+0x1d28>
  402b9c:	b	402ba8 <printf@plt+0x1578>
  402ba0:	mov	x1, sp
  402ba4:	bl	403780 <printf@plt+0x2150>
  402ba8:	add	sp, sp, #0x640
  402bac:	ldr	x28, [sp, #16]
  402bb0:	ldp	x29, x30, [sp], #32
  402bb4:	ret
  402bb8:	sub	sp, sp, #0x80
  402bbc:	stp	x29, x30, [sp, #32]
  402bc0:	stp	x28, x27, [sp, #48]
  402bc4:	stp	x26, x25, [sp, #64]
  402bc8:	stp	x24, x23, [sp, #80]
  402bcc:	stp	x22, x21, [sp, #96]
  402bd0:	stp	x20, x19, [sp, #112]
  402bd4:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402bd8:	ldr	w8, [x8, #3904]
  402bdc:	mov	w26, w1
  402be0:	mov	w23, w0
  402be4:	adrp	x20, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402be8:	cmn	w8, #0x1
  402bec:	adrp	x13, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402bf0:	add	x29, sp, #0x20
  402bf4:	b.eq	402dc0 <printf@plt+0x1790>  // b.none
  402bf8:	ldr	w24, [x20, #3908]
  402bfc:	ldr	w21, [x13, #3912]
  402c00:	adrp	x9, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402c04:	ldr	w9, [x9, #3892]
  402c08:	sub	w11, w23, w24
  402c0c:	mov	w10, #0xffffffff            	// #-1
  402c10:	sub	w12, w26, w21
  402c14:	cmp	w11, #0x0
  402c18:	cneg	w14, w11, mi  // mi = first
  402c1c:	cneg	w11, w10, ge  // ge = tcont
  402c20:	cmp	w12, #0x0
  402c24:	stur	w11, [x29, #-8]
  402c28:	cneg	w11, w12, mi  // mi = first
  402c2c:	cneg	w10, w10, ge  // ge = tcont
  402c30:	cmp	w14, w11
  402c34:	lsl	w8, w8, w9
  402c38:	stur	w10, [x29, #-12]
  402c3c:	stp	w11, w14, [sp, #12]
  402c40:	stur	w8, [x29, #-4]
  402c44:	str	w23, [sp, #4]
  402c48:	b.ge	402e0c <printf@plt+0x17dc>  // b.tcont
  402c4c:	cmp	w21, w26
  402c50:	b.eq	40300c <printf@plt+0x19dc>  // b.none
  402c54:	str	w26, [sp, #8]
  402c58:	ldur	w9, [x29, #-12]
  402c5c:	mov	w27, wzr
  402c60:	mov	w8, wzr
  402c64:	mov	w19, wzr
  402c68:	neg	w9, w9
  402c6c:	adrp	x20, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402c70:	mov	w22, w24
  402c74:	adrp	x28, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402c78:	str	w9, [sp]
  402c7c:	b	402c9c <printf@plt+0x166c>
  402c80:	ldur	w9, [x29, #-12]
  402c84:	add	w21, w21, w9
  402c88:	ldr	w9, [sp, #8]
  402c8c:	cmp	w9, w21
  402c90:	ldr	w9, [sp, #16]
  402c94:	add	w19, w19, w9
  402c98:	b.eq	402f74 <printf@plt+0x1944>  // b.none
  402c9c:	ldur	w9, [x29, #-4]
  402ca0:	ands	w9, w21, w9
  402ca4:	b.eq	402d08 <printf@plt+0x16d8>  // b.none
  402ca8:	cbnz	w8, 402d08 <printf@plt+0x16d8>
  402cac:	ldr	w8, [x13, #3912]
  402cb0:	subs	w1, w21, w8
  402cb4:	b.eq	402cc8 <printf@plt+0x1698>  // b.none
  402cb8:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402cbc:	add	x0, x0, #0xe47
  402cc0:	bl	401630 <printf@plt>
  402cc4:	adrp	x13, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402cc8:	adrp	x26, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402ccc:	ldr	w8, [x26, #3908]
  402cd0:	str	w21, [x13, #3912]
  402cd4:	subs	w1, w24, w8
  402cd8:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402cdc:	str	w21, [x8, #3916]
  402ce0:	b.eq	402cf8 <printf@plt+0x16c8>  // b.none
  402ce4:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402ce8:	add	x0, x0, #0xe4f
  402cec:	bl	401630 <printf@plt>
  402cf0:	adrp	x13, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402cf4:	str	w24, [x26, #3908]
  402cf8:	mov	w8, #0x1                   	// #1
  402cfc:	cmp	w19, w27
  402d00:	b.le	402c80 <printf@plt+0x1650>
  402d04:	b	402da0 <printf@plt+0x1770>
  402d08:	cbnz	w9, 402d98 <printf@plt+0x1768>
  402d0c:	cbz	w8, 402d98 <printf@plt+0x1768>
  402d10:	ldr	w8, [sp]
  402d14:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402d18:	add	x0, x0, #0xe60
  402d1c:	add	w23, w8, w21
  402d20:	bl	401630 <printf@plt>
  402d24:	adrp	x26, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402d28:	ldr	w8, [x26, #3908]
  402d2c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402d30:	add	x0, x0, #0xe42
  402d34:	sub	w1, w22, w8
  402d38:	bl	401630 <printf@plt>
  402d3c:	ldr	w8, [x28, #3916]
  402d40:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402d44:	add	x0, x0, #0xe65
  402d48:	sub	w1, w23, w8
  402d4c:	bl	401630 <printf@plt>
  402d50:	ldr	w8, [x20, #3884]
  402d54:	adrp	x13, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402d58:	mov	w25, w22
  402d5c:	str	w22, [x26, #3908]
  402d60:	add	w9, w8, #0x1
  402d64:	cmp	w8, #0x2
  402d68:	str	w23, [x13, #3912]
  402d6c:	str	w23, [x28, #3916]
  402d70:	str	w9, [x20, #3884]
  402d74:	b.lt	402d8c <printf@plt+0x175c>  // b.tstop
  402d78:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402d7c:	add	x0, x0, #0xde5
  402d80:	str	wzr, [x20, #3884]
  402d84:	bl	401360 <puts@plt>
  402d88:	adrp	x13, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402d8c:	ldr	w23, [sp, #4]
  402d90:	mov	w8, wzr
  402d94:	mov	w22, w25
  402d98:	cmp	w19, w27
  402d9c:	b.le	402c80 <printf@plt+0x1650>
  402da0:	ldr	w9, [sp, #12]
  402da4:	ldur	w10, [x29, #-8]
  402da8:	mov	w22, w24
  402dac:	sub	w9, w9, w19
  402db0:	add	w24, w24, w10
  402db4:	add	w27, w9, w27
  402db8:	mov	w19, wzr
  402dbc:	b	402c80 <printf@plt+0x1650>
  402dc0:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402dc4:	add	x0, x0, #0xe60
  402dc8:	mov	x21, x13
  402dcc:	bl	401630 <printf@plt>
  402dd0:	ldr	w8, [x20, #3908]
  402dd4:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402dd8:	add	x0, x0, #0xe42
  402ddc:	sub	w1, w23, w8
  402de0:	bl	401630 <printf@plt>
  402de4:	adrp	x19, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402de8:	ldr	w8, [x19, #3916]
  402dec:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402df0:	add	x0, x0, #0xe65
  402df4:	sub	w1, w26, w8
  402df8:	bl	401630 <printf@plt>
  402dfc:	str	w23, [x20, #3908]
  402e00:	str	w26, [x21, #3912]
  402e04:	str	w26, [x19, #3916]
  402e08:	b	403050 <printf@plt+0x1a20>
  402e0c:	cmp	w24, w23
  402e10:	b.eq	40300c <printf@plt+0x19dc>  // b.none
  402e14:	str	w26, [sp, #8]
  402e18:	ldur	w9, [x29, #-8]
  402e1c:	mov	w27, wzr
  402e20:	mov	w8, wzr
  402e24:	mov	w19, wzr
  402e28:	neg	w9, w9
  402e2c:	mov	w20, w21
  402e30:	adrp	x22, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402e34:	str	w9, [sp]
  402e38:	b	402e54 <printf@plt+0x1824>
  402e3c:	ldur	w9, [x29, #-8]
  402e40:	add	w24, w24, w9
  402e44:	ldr	w9, [sp, #12]
  402e48:	cmp	w23, w24
  402e4c:	add	w19, w19, w9
  402e50:	b.eq	402f74 <printf@plt+0x1944>  // b.none
  402e54:	ldur	w9, [x29, #-4]
  402e58:	and	w9, w24, w9
  402e5c:	cbnz	w8, 402ec0 <printf@plt+0x1890>
  402e60:	cbz	w9, 402ec0 <printf@plt+0x1890>
  402e64:	ldr	w8, [x13, #3912]
  402e68:	subs	w1, w20, w8
  402e6c:	b.eq	402e80 <printf@plt+0x1850>  // b.none
  402e70:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402e74:	add	x0, x0, #0xe47
  402e78:	bl	401630 <printf@plt>
  402e7c:	adrp	x13, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402e80:	adrp	x26, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402e84:	ldr	w8, [x26, #3908]
  402e88:	str	w20, [x13, #3912]
  402e8c:	subs	w1, w24, w8
  402e90:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402e94:	str	w20, [x8, #3916]
  402e98:	b.eq	402eb0 <printf@plt+0x1880>  // b.none
  402e9c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402ea0:	add	x0, x0, #0xe4f
  402ea4:	bl	401630 <printf@plt>
  402ea8:	adrp	x13, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402eac:	str	w24, [x26, #3908]
  402eb0:	mov	w8, #0x1                   	// #1
  402eb4:	cmp	w19, w27
  402eb8:	b.le	402e3c <printf@plt+0x180c>
  402ebc:	b	402f54 <printf@plt+0x1924>
  402ec0:	cbz	w8, 402f4c <printf@plt+0x191c>
  402ec4:	cbnz	w9, 402f4c <printf@plt+0x191c>
  402ec8:	ldr	w8, [sp]
  402ecc:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402ed0:	add	x0, x0, #0xe60
  402ed4:	add	w23, w8, w24
  402ed8:	bl	401630 <printf@plt>
  402edc:	adrp	x26, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402ee0:	ldr	w8, [x26, #3908]
  402ee4:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402ee8:	add	x0, x0, #0xe42
  402eec:	sub	w1, w23, w8
  402ef0:	bl	401630 <printf@plt>
  402ef4:	ldr	w8, [x22, #3916]
  402ef8:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402efc:	add	x0, x0, #0xe65
  402f00:	sub	w1, w21, w8
  402f04:	bl	401630 <printf@plt>
  402f08:	adrp	x10, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402f0c:	ldr	w8, [x10, #3884]
  402f10:	adrp	x13, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402f14:	str	w23, [x26, #3908]
  402f18:	str	w21, [x13, #3912]
  402f1c:	add	w9, w8, #0x1
  402f20:	cmp	w8, #0x2
  402f24:	str	w21, [x22, #3916]
  402f28:	str	w9, [x10, #3884]
  402f2c:	b.lt	402f44 <printf@plt+0x1914>  // b.tstop
  402f30:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402f34:	add	x0, x0, #0xde5
  402f38:	str	wzr, [x10, #3884]
  402f3c:	bl	401360 <puts@plt>
  402f40:	adrp	x13, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402f44:	ldr	w23, [sp, #4]
  402f48:	mov	w8, wzr
  402f4c:	cmp	w19, w27
  402f50:	b.le	402e3c <printf@plt+0x180c>
  402f54:	ldr	w9, [sp, #16]
  402f58:	ldur	w10, [x29, #-12]
  402f5c:	mov	w21, w20
  402f60:	sub	w9, w9, w19
  402f64:	add	w20, w20, w10
  402f68:	add	w27, w9, w27
  402f6c:	mov	w19, wzr
  402f70:	b	402e3c <printf@plt+0x180c>
  402f74:	ldr	w26, [sp, #8]
  402f78:	adrp	x20, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402f7c:	cbz	w8, 40300c <printf@plt+0x19dc>
  402f80:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402f84:	add	x0, x0, #0xe60
  402f88:	mov	x21, x13
  402f8c:	bl	401630 <printf@plt>
  402f90:	ldr	w8, [x20, #3908]
  402f94:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402f98:	add	x0, x0, #0xe42
  402f9c:	sub	w1, w23, w8
  402fa0:	bl	401630 <printf@plt>
  402fa4:	adrp	x19, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402fa8:	ldr	w8, [x19, #3916]
  402fac:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  402fb0:	add	x0, x0, #0xe65
  402fb4:	sub	w1, w26, w8
  402fb8:	bl	401630 <printf@plt>
  402fbc:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402fc0:	ldr	w9, [x8, #3884]
  402fc4:	str	w23, [x20, #3908]
  402fc8:	str	w26, [x21, #3912]
  402fcc:	str	w26, [x19, #3916]
  402fd0:	add	w10, w9, #0x1
  402fd4:	cmp	w9, #0x2
  402fd8:	str	w10, [x8, #3884]
  402fdc:	b.lt	403050 <printf@plt+0x1a20>  // b.tstop
  402fe0:	str	wzr, [x8, #3884]
  402fe4:	ldp	x20, x19, [sp, #112]
  402fe8:	ldp	x22, x21, [sp, #96]
  402fec:	ldp	x24, x23, [sp, #80]
  402ff0:	ldp	x26, x25, [sp, #64]
  402ff4:	ldp	x28, x27, [sp, #48]
  402ff8:	ldp	x29, x30, [sp, #32]
  402ffc:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  403000:	add	x0, x0, #0xde5
  403004:	add	sp, sp, #0x80
  403008:	b	401360 <puts@plt>
  40300c:	ldr	w8, [x13, #3912]
  403010:	subs	w1, w26, w8
  403014:	b.eq	403028 <printf@plt+0x19f8>  // b.none
  403018:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  40301c:	add	x0, x0, #0xe47
  403020:	bl	401630 <printf@plt>
  403024:	adrp	x13, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403028:	ldr	w8, [x20, #3908]
  40302c:	adrp	x9, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403030:	str	w26, [x13, #3912]
  403034:	str	w26, [x9, #3916]
  403038:	subs	w1, w23, w8
  40303c:	b.eq	403050 <printf@plt+0x1a20>  // b.none
  403040:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  403044:	add	x0, x0, #0xe4f
  403048:	bl	401630 <printf@plt>
  40304c:	str	w23, [x20, #3908]
  403050:	ldp	x20, x19, [sp, #112]
  403054:	ldp	x22, x21, [sp, #96]
  403058:	ldp	x24, x23, [sp, #80]
  40305c:	ldp	x26, x25, [sp, #64]
  403060:	ldp	x28, x27, [sp, #48]
  403064:	ldp	x29, x30, [sp, #32]
  403068:	add	sp, sp, #0x80
  40306c:	ret
  403070:	stp	x29, x30, [sp, #-32]!
  403074:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  403078:	ldr	d1, [x8, #72]
  40307c:	stp	x20, x19, [sp, #16]
  403080:	adrp	x19, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403084:	ldr	w8, [x19, #3908]
  403088:	fmul	d0, d1, d0
  40308c:	fcvtzs	w20, d0
  403090:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  403094:	sub	w1, w20, w8
  403098:	add	x0, x0, #0xe42
  40309c:	mov	x29, sp
  4030a0:	bl	401630 <printf@plt>
  4030a4:	str	w20, [x19, #3908]
  4030a8:	ldp	x20, x19, [sp, #16]
  4030ac:	ldp	x29, x30, [sp], #32
  4030b0:	ret
  4030b4:	stp	x29, x30, [sp, #-32]!
  4030b8:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  4030bc:	ldr	d1, [x8, #72]
  4030c0:	stp	x20, x19, [sp, #16]
  4030c4:	adrp	x19, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4030c8:	ldr	w8, [x19, #3916]
  4030cc:	fmul	d0, d1, d0
  4030d0:	fcvtzs	w20, d0
  4030d4:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  4030d8:	sub	w1, w20, w8
  4030dc:	add	x0, x0, #0xe42
  4030e0:	mov	x29, sp
  4030e4:	bl	401630 <printf@plt>
  4030e8:	str	w20, [x19, #3916]
  4030ec:	ldp	x20, x19, [sp, #16]
  4030f0:	ldp	x29, x30, [sp], #32
  4030f4:	ret
  4030f8:	stp	d11, d10, [sp, #-112]!
  4030fc:	stp	d9, d8, [sp, #16]
  403100:	stp	x29, x30, [sp, #32]
  403104:	str	x25, [sp, #48]
  403108:	stp	x24, x23, [sp, #64]
  40310c:	stp	x22, x21, [sp, #80]
  403110:	stp	x20, x19, [sp, #96]
  403114:	mov	x29, sp
  403118:	sub	w8, w2, w0
  40311c:	sub	w9, w3, w1
  403120:	scvtf	d8, w8
  403124:	scvtf	d9, w9
  403128:	mov	v0.16b, v8.16b
  40312c:	mov	v1.16b, v9.16b
  403130:	mov	w23, w4
  403134:	mov	w21, w3
  403138:	mov	w22, w2
  40313c:	mov	w19, w1
  403140:	mov	w20, w0
  403144:	bl	409a44 <printf@plt+0x8414>
  403148:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40314c:	ldr	s1, [x8, #3888]
  403150:	fmov	d11, #1.000000000000000000e+00
  403154:	mov	x8, #0x4050000000000000    	// #4634204016564240384
  403158:	add	x0, x29, #0x3c
  40315c:	sxtl	v1.2d, v1.2s
  403160:	scvtf	d1, d1
  403164:	fdiv	d0, d0, d1
  403168:	fadd	d0, d0, d11
  40316c:	fmov	d1, x8
  403170:	fmul	d10, d0, d1
  403174:	mov	v0.16b, v10.16b
  403178:	bl	401330 <frexp@plt>
  40317c:	ldr	w8, [x29, #60]
  403180:	mov	w9, #0x1                   	// #1
  403184:	mov	w25, w9
  403188:	cmp	w9, w8
  40318c:	lsl	w9, w9, #1
  403190:	b.lt	403184 <printf@plt+0x1b54>  // b.tstop
  403194:	adrp	x8, 40b000 <_ZdlPvm@@Base+0x4a0>
  403198:	ldr	d0, [x8, #3520]
  40319c:	fmul	d0, d10, d0
  4031a0:	cbz	w23, 4031bc <printf@plt+0x1b8c>
  4031a4:	mov	x8, #0x800000000000        	// #140737488355328
  4031a8:	scvtf	d1, w23
  4031ac:	movk	x8, #0x4076, lsl #48
  4031b0:	fmul	d0, d0, d1
  4031b4:	fmov	d1, x8
  4031b8:	fdiv	d0, d0, d1
  4031bc:	mov	w0, w22
  4031c0:	mov	w1, w21
  4031c4:	fcvtzs	w23, d0
  4031c8:	bl	402bb8 <printf@plt+0x1588>
  4031cc:	cmp	w23, #0x1
  4031d0:	b.lt	403254 <printf@plt+0x1c24>  // b.tstop
  4031d4:	adrp	x21, 40b000 <_ZdlPvm@@Base+0x4a0>
  4031d8:	mov	w24, wzr
  4031dc:	sub	w22, w25, #0x1
  4031e0:	fdiv	d10, d11, d10
  4031e4:	add	w23, w23, #0x1
  4031e8:	fmov	d11, #5.000000000000000000e-01
  4031ec:	add	x21, x21, #0xde5
  4031f0:	b	40320c <printf@plt+0x1bdc>
  4031f4:	mov	x0, x21
  4031f8:	bl	401360 <puts@plt>
  4031fc:	mov	w24, wzr
  403200:	sub	w23, w23, #0x1
  403204:	cmp	w23, #0x1
  403208:	b.le	403254 <printf@plt+0x1c24>
  40320c:	fmul	d0, d10, d9
  403210:	fadd	d8, d0, d8
  403214:	sub	w8, w23, #0x2
  403218:	fmul	d0, d10, d8
  40321c:	tst	w8, w22
  403220:	fsub	d9, d9, d0
  403224:	b.ne	403200 <printf@plt+0x1bd0>  // b.any
  403228:	fadd	d0, d9, d11
  40322c:	fadd	d1, d8, d11
  403230:	fcvtzs	w8, d0
  403234:	fcvtzs	w9, d1
  403238:	add	w1, w8, w19
  40323c:	add	w0, w9, w20
  403240:	bl	402bb8 <printf@plt+0x1588>
  403244:	cmp	w24, #0x2
  403248:	b.ge	4031f4 <printf@plt+0x1bc4>  // b.tcont
  40324c:	add	w24, w24, #0x1
  403250:	b	403200 <printf@plt+0x1bd0>
  403254:	ldp	x20, x19, [sp, #96]
  403258:	ldp	x22, x21, [sp, #80]
  40325c:	ldp	x24, x23, [sp, #64]
  403260:	ldr	x25, [sp, #48]
  403264:	ldp	x29, x30, [sp, #32]
  403268:	ldp	d9, d8, [sp, #16]
  40326c:	ldp	d11, d10, [sp], #112
  403270:	ret
  403274:	stp	x29, x30, [sp, #-48]!
  403278:	stp	x22, x21, [sp, #16]
  40327c:	adrp	x21, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403280:	ldr	w8, [x21, #3912]
  403284:	stp	x20, x19, [sp, #32]
  403288:	mov	w20, w1
  40328c:	mov	w19, w0
  403290:	subs	w1, w1, w8
  403294:	mov	x29, sp
  403298:	b.eq	4032a8 <printf@plt+0x1c78>  // b.none
  40329c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  4032a0:	add	x0, x0, #0xe47
  4032a4:	bl	401630 <printf@plt>
  4032a8:	adrp	x22, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4032ac:	ldr	w8, [x22, #3908]
  4032b0:	adrp	x9, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4032b4:	str	w20, [x21, #3912]
  4032b8:	str	w20, [x9, #3916]
  4032bc:	subs	w1, w19, w8
  4032c0:	b.eq	4032d4 <printf@plt+0x1ca4>  // b.none
  4032c4:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  4032c8:	add	x0, x0, #0xe4f
  4032cc:	bl	401630 <printf@plt>
  4032d0:	str	w19, [x22, #3908]
  4032d4:	ldp	x20, x19, [sp, #32]
  4032d8:	ldp	x22, x21, [sp, #16]
  4032dc:	ldp	x29, x30, [sp], #48
  4032e0:	ret
  4032e4:	stp	x29, x30, [sp, #-48]!
  4032e8:	stp	x20, x19, [sp, #32]
  4032ec:	mov	w20, w0
  4032f0:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  4032f4:	add	x0, x0, #0xe60
  4032f8:	stp	x22, x21, [sp, #16]
  4032fc:	mov	x29, sp
  403300:	mov	w19, w1
  403304:	bl	401630 <printf@plt>
  403308:	adrp	x21, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40330c:	ldr	w8, [x21, #3908]
  403310:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  403314:	add	x0, x0, #0xe42
  403318:	sub	w1, w20, w8
  40331c:	bl	401630 <printf@plt>
  403320:	adrp	x22, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403324:	ldr	w8, [x22, #3916]
  403328:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  40332c:	add	x0, x0, #0xe65
  403330:	sub	w1, w19, w8
  403334:	bl	401630 <printf@plt>
  403338:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40333c:	str	w20, [x21, #3908]
  403340:	str	w19, [x8, #3912]
  403344:	str	w19, [x22, #3916]
  403348:	ldp	x20, x19, [sp, #32]
  40334c:	ldp	x22, x21, [sp, #16]
  403350:	ldp	x29, x30, [sp], #48
  403354:	ret
  403358:	stp	d15, d14, [sp, #-160]!
  40335c:	stp	d13, d12, [sp, #16]
  403360:	stp	d11, d10, [sp, #32]
  403364:	stp	d9, d8, [sp, #48]
  403368:	stp	x29, x30, [sp, #64]
  40336c:	stp	x28, x27, [sp, #80]
  403370:	stp	x26, x25, [sp, #96]
  403374:	stp	x24, x23, [sp, #112]
  403378:	stp	x22, x21, [sp, #128]
  40337c:	stp	x20, x19, [sp, #144]
  403380:	mov	x29, sp
  403384:	sub	sp, sp, #0x2, lsl #12
  403388:	sub	sp, sp, #0xbe0
  40338c:	adrp	x23, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403390:	ldr	w22, [x1, #4]
  403394:	ldr	w8, [x23, #3912]
  403398:	ldr	w21, [x0, #4]
  40339c:	mov	x19, x1
  4033a0:	mov	x20, x0
  4033a4:	subs	w1, w22, w8
  4033a8:	mov	w25, w2
  4033ac:	b.eq	4033bc <printf@plt+0x1d8c>  // b.none
  4033b0:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  4033b4:	add	x0, x0, #0xe47
  4033b8:	bl	401630 <printf@plt>
  4033bc:	adrp	x24, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4033c0:	ldr	w8, [x24, #3908]
  4033c4:	adrp	x9, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4033c8:	str	w22, [x23, #3912]
  4033cc:	str	w22, [x9, #3916]
  4033d0:	subs	w1, w21, w8
  4033d4:	b.eq	4033e8 <printf@plt+0x1db8>  // b.none
  4033d8:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  4033dc:	add	x0, x0, #0xe4f
  4033e0:	bl	401630 <printf@plt>
  4033e4:	str	w21, [x24, #3908]
  4033e8:	cmp	w25, #0x1
  4033ec:	b.lt	403538 <printf@plt+0x1f08>  // b.tstop
  4033f0:	add	x27, sp, #0x2, lsl #12
  4033f4:	mov	x22, xzr
  4033f8:	add	w23, w25, #0x1
  4033fc:	add	x8, x19, #0x8
  403400:	add	x21, x20, #0x8
  403404:	mov	w26, #0x1                   	// #1
  403408:	add	x27, x27, #0x598
  40340c:	stp	x25, x8, [sp, #8]
  403410:	b	403424 <printf@plt+0x1df4>
  403414:	add	x26, x26, #0x1
  403418:	cmp	x26, x23
  40341c:	add	x22, x22, #0x1
  403420:	b.eq	403478 <printf@plt+0x1e48>  // b.none
  403424:	cmp	x26, #0x2
  403428:	str	xzr, [x27, x26, lsl #3]
  40342c:	b.cc	403414 <printf@plt+0x1de4>  // b.lo, b.ul, b.last
  403430:	ldr	x24, [sp, #16]
  403434:	fmov	d8, xzr
  403438:	mov	x28, x22
  40343c:	mov	x25, x21
  403440:	ldp	w9, w8, [x25, #-4]
  403444:	ldp	w11, w10, [x24, #-4]
  403448:	sub	w8, w8, w9
  40344c:	sub	w9, w10, w11
  403450:	scvtf	d0, w8
  403454:	scvtf	d1, w9
  403458:	bl	409a44 <printf@plt+0x8414>
  40345c:	fadd	d8, d8, d0
  403460:	add	x24, x24, #0x4
  403464:	subs	x28, x28, #0x1
  403468:	add	x25, x25, #0x4
  40346c:	str	d8, [x27, x26, lsl #3]
  403470:	b.ne	403440 <printf@plt+0x1e10>  // b.any
  403474:	b	403414 <printf@plt+0x1de4>
  403478:	ldr	x25, [sp, #8]
  40347c:	cmp	w25, #0x2
  403480:	b.lt	403538 <printf@plt+0x1f08>  // b.tstop
  403484:	ldr	d0, [sp, #9632]
  403488:	mov	w8, w25
  40348c:	sub	x10, x8, #0x1
  403490:	cmp	x10, #0x3
  403494:	b.hi	4034a0 <printf@plt+0x1e70>  // b.pmore
  403498:	mov	w9, #0x1                   	// #1
  40349c:	b	4034fc <printf@plt+0x1ecc>
  4034a0:	add	x12, sp, #0x2, lsl #12
  4034a4:	add	x13, sp, #0x1, lsl #12
  4034a8:	and	x11, x10, #0xfffffffffffffffc
  4034ac:	add	x12, x12, #0x598
  4034b0:	add	x13, x13, #0xf58
  4034b4:	dup	v0.2d, v0.d[0]
  4034b8:	orr	x9, x11, #0x1
  4034bc:	add	x12, x12, #0x20
  4034c0:	add	x13, x13, #0x18
  4034c4:	mov	x14, x11
  4034c8:	ldur	q1, [x12, #-16]
  4034cc:	subs	x14, x14, #0x4
  4034d0:	ext	v2.16b, v0.16b, v1.16b, #8
  4034d4:	ldr	q0, [x12], #32
  4034d8:	fsub	v2.2d, v1.2d, v2.2d
  4034dc:	ext	v1.16b, v1.16b, v0.16b, #8
  4034e0:	fsub	v1.2d, v0.2d, v1.2d
  4034e4:	stp	q2, q1, [x13, #-16]
  4034e8:	add	x13, x13, #0x20
  4034ec:	b.ne	4034c8 <printf@plt+0x1e98>  // b.any
  4034f0:	cmp	x10, x11
  4034f4:	b.eq	403538 <printf@plt+0x1f08>  // b.none
  4034f8:	mov	d0, v0.d[1]
  4034fc:	add	x11, sp, #0x1, lsl #12
  403500:	add	x12, sp, #0x2, lsl #12
  403504:	lsl	x10, x9, #3
  403508:	add	x11, x11, #0xf58
  40350c:	add	x12, x12, #0x598
  403510:	sub	x8, x8, x9
  403514:	add	x9, x11, x10
  403518:	add	x10, x10, x12
  40351c:	add	x10, x10, #0x8
  403520:	ldr	d1, [x10], #8
  403524:	subs	x8, x8, #0x1
  403528:	fsub	d0, d1, d0
  40352c:	str	d0, [x9], #8
  403530:	mov	v0.16b, v1.16b
  403534:	b.ne	403520 <printf@plt+0x1ef0>  // b.any
  403538:	ldr	w8, [x20, #4]
  40353c:	ldr	w9, [x20, w25, sxtw #2]
  403540:	cmp	w8, w9
  403544:	b.ne	4035b4 <printf@plt+0x1f84>  // b.any
  403548:	sxtw	x8, w25
  40354c:	ldr	w9, [x19, #4]
  403550:	ldr	w8, [x19, x8, lsl #2]
  403554:	cmp	w9, w8
  403558:	b.ne	4035b4 <printf@plt+0x1f84>  // b.any
  40355c:	add	x0, sp, #0x1, lsl #12
  403560:	add	x2, sp, #0x2, lsl #12
  403564:	add	x3, sp, #0x1, lsl #12
  403568:	add	x0, x0, #0xf58
  40356c:	add	x2, x2, #0x598
  403570:	add	x3, x3, #0x2d8
  403574:	add	x4, sp, #0x658
  403578:	mov	x1, x20
  40357c:	mov	w5, w25
  403580:	bl	403bcc <printf@plt+0x259c>
  403584:	add	x0, sp, #0x1, lsl #12
  403588:	add	x2, sp, #0x1, lsl #12
  40358c:	add	x0, x0, #0xf58
  403590:	add	x2, x2, #0x918
  403594:	add	x3, sp, #0xc98
  403598:	add	x4, sp, #0x18
  40359c:	mov	x1, x19
  4035a0:	mov	w5, w25
  4035a4:	bl	403bcc <printf@plt+0x259c>
  4035a8:	cmp	w25, #0x2
  4035ac:	b.ge	403608 <printf@plt+0x1fd8>  // b.tcont
  4035b0:	b	40374c <printf@plt+0x211c>
  4035b4:	add	x0, sp, #0x1, lsl #12
  4035b8:	add	x2, sp, #0x2, lsl #12
  4035bc:	add	x3, sp, #0x1, lsl #12
  4035c0:	add	x0, x0, #0xf58
  4035c4:	add	x2, x2, #0x598
  4035c8:	add	x3, x3, #0x2d8
  4035cc:	add	x4, sp, #0x658
  4035d0:	mov	x1, x20
  4035d4:	mov	w5, w25
  4035d8:	bl	4040b4 <printf@plt+0x2a84>
  4035dc:	add	x0, sp, #0x1, lsl #12
  4035e0:	add	x2, sp, #0x1, lsl #12
  4035e4:	add	x0, x0, #0xf58
  4035e8:	add	x2, x2, #0x918
  4035ec:	add	x3, sp, #0xc98
  4035f0:	add	x4, sp, #0x18
  4035f4:	mov	x1, x19
  4035f8:	mov	w5, w25
  4035fc:	bl	4040b4 <printf@plt+0x2a84>
  403600:	cmp	w25, #0x2
  403604:	b.lt	40374c <printf@plt+0x211c>  // b.tstop
  403608:	adrp	x21, 40b000 <_ZdlPvm@@Base+0x4a0>
  40360c:	mov	w24, wzr
  403610:	mov	w22, w25
  403614:	mov	w27, #0x1                   	// #1
  403618:	add	x25, sp, #0x18
  40361c:	mov	x26, #0x3f90000000000000    	// #4580160821035794432
  403620:	add	x21, x21, #0xde5
  403624:	b	403634 <printf@plt+0x2004>
  403628:	cmp	x28, x22
  40362c:	mov	x27, x28
  403630:	b.eq	40374c <printf@plt+0x211c>  // b.none
  403634:	add	x28, x27, #0x1
  403638:	ldr	w8, [x20, x27, lsl #2]
  40363c:	ldr	w9, [x20, x28, lsl #2]
  403640:	cmp	w8, w9
  403644:	b.ne	403658 <printf@plt+0x2028>  // b.any
  403648:	ldr	w9, [x19, x27, lsl #2]
  40364c:	ldr	w10, [x19, x28, lsl #2]
  403650:	cmp	w9, w10
  403654:	b.eq	403628 <printf@plt+0x1ff8>  // b.none
  403658:	add	x10, sp, #0x1, lsl #12
  40365c:	lsl	x9, x27, #3
  403660:	add	x10, x10, #0xf58
  403664:	ldr	d11, [x10, x9]
  403668:	add	x10, sp, #0x2, lsl #12
  40366c:	add	x10, x10, #0x598
  403670:	ldr	d12, [x10, x9]
  403674:	add	x10, sp, #0x1, lsl #12
  403678:	add	x10, x10, #0x2d8
  40367c:	ldr	d13, [x10, x9]
  403680:	add	x10, sp, #0x658
  403684:	ldr	d14, [x10, x9]
  403688:	add	x10, sp, #0x1, lsl #12
  40368c:	add	x10, x10, #0x918
  403690:	ldr	d15, [x10, x9]
  403694:	add	x10, sp, #0xc98
  403698:	ldr	d10, [x10, x9]
  40369c:	ldr	d8, [x25, x9]
  4036a0:	fmov	d9, xzr
  4036a4:	mov	w23, #0x40                  	// #64
  4036a8:	fmul	d0, d11, d9
  4036ac:	fmov	d1, x26
  4036b0:	fmul	d0, d0, d1
  4036b4:	fmul	d1, d0, d0
  4036b8:	fmul	d4, d1, d13
  4036bc:	fmov	d5, #5.000000000000000000e-01
  4036c0:	fmul	d2, d0, d12
  4036c4:	fmul	d3, d0, d15
  4036c8:	fmul	d0, d0, d1
  4036cc:	fmul	d1, d1, d10
  4036d0:	fmul	d4, d4, d5
  4036d4:	fadd	d2, d2, d4
  4036d8:	fmul	d4, d0, d14
  4036dc:	fmul	d1, d1, d5
  4036e0:	fmov	d5, #6.000000000000000000e+00
  4036e4:	ldr	w9, [x19, x27, lsl #2]
  4036e8:	fmul	d0, d0, d8
  4036ec:	fdiv	d4, d4, d5
  4036f0:	fadd	d1, d3, d1
  4036f4:	fdiv	d0, d0, d5
  4036f8:	fadd	d2, d2, d4
  4036fc:	fadd	d0, d1, d0
  403700:	fcvtzs	w10, d2
  403704:	add	w0, w8, w10
  403708:	fcvtzs	w8, d0
  40370c:	add	w1, w9, w8
  403710:	bl	402bb8 <printf@plt+0x1588>
  403714:	cmp	w24, #0x2
  403718:	b.ge	403728 <printf@plt+0x20f8>  // b.tcont
  40371c:	add	w24, w24, #0x1
  403720:	cbnz	w23, 403738 <printf@plt+0x2108>
  403724:	b	403628 <printf@plt+0x1ff8>
  403728:	mov	x0, x21
  40372c:	bl	401360 <puts@plt>
  403730:	mov	w24, wzr
  403734:	cbz	w23, 403628 <printf@plt+0x1ff8>
  403738:	ldr	w8, [x20, x27, lsl #2]
  40373c:	fmov	d0, #1.000000000000000000e+00
  403740:	fadd	d9, d9, d0
  403744:	sub	w23, w23, #0x1
  403748:	b	4036a8 <printf@plt+0x2078>
  40374c:	add	sp, sp, #0x2, lsl #12
  403750:	add	sp, sp, #0xbe0
  403754:	ldp	x20, x19, [sp, #144]
  403758:	ldp	x22, x21, [sp, #128]
  40375c:	ldp	x24, x23, [sp, #112]
  403760:	ldp	x26, x25, [sp, #96]
  403764:	ldp	x28, x27, [sp, #80]
  403768:	ldp	x29, x30, [sp, #64]
  40376c:	ldp	d9, d8, [sp, #48]
  403770:	ldp	d11, d10, [sp, #32]
  403774:	ldp	d13, d12, [sp, #16]
  403778:	ldp	d15, d14, [sp], #160
  40377c:	ret
  403780:	stp	d11, d10, [sp, #-128]!
  403784:	stp	d9, d8, [sp, #16]
  403788:	stp	x29, x30, [sp, #32]
  40378c:	str	x27, [sp, #48]
  403790:	stp	x26, x25, [sp, #64]
  403794:	stp	x24, x23, [sp, #80]
  403798:	stp	x22, x21, [sp, #96]
  40379c:	stp	x20, x19, [sp, #112]
  4037a0:	mov	x29, sp
  4037a4:	add	x10, x0, w2, sxtw #2
  4037a8:	ldr	w11, [x0, #4]
  4037ac:	ldr	w8, [x10]
  4037b0:	mov	w19, w2
  4037b4:	sxtw	x9, w19
  4037b8:	mov	x21, x1
  4037bc:	mov	x20, x0
  4037c0:	cmp	w11, w8
  4037c4:	lsl	x8, x9, #2
  4037c8:	b.ne	4037fc <printf@plt+0x21cc>  // b.any
  4037cc:	ldr	w12, [x21, #4]
  4037d0:	ldr	w13, [x21, x9, lsl #2]
  4037d4:	cmp	w12, w13
  4037d8:	b.ne	4037fc <printf@plt+0x21cc>  // b.any
  4037dc:	sub	x9, x8, #0x4
  4037e0:	ldr	w10, [x20, x9]
  4037e4:	str	w10, [x20]
  4037e8:	ldr	w9, [x21, x9]
  4037ec:	add	x10, x20, #0x8
  4037f0:	str	w9, [x21]
  4037f4:	mov	w9, #0x2                   	// #2
  4037f8:	b	403808 <printf@plt+0x21d8>
  4037fc:	str	w11, [x20]
  403800:	ldr	w11, [x21, #4]
  403804:	str	w11, [x21]
  403808:	ldr	w10, [x10]
  40380c:	add	x8, x8, #0x4
  403810:	adrp	x23, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403814:	str	w10, [x20, x8]
  403818:	ldr	w9, [x21, x9, lsl #2]
  40381c:	str	w9, [x21, x8]
  403820:	ldp	w8, w9, [x20]
  403824:	ldp	w10, w11, [x21]
  403828:	add	w8, w9, w8
  40382c:	add	w9, w11, w10
  403830:	ldr	w10, [x23, #3912]
  403834:	cmp	w8, #0x0
  403838:	cinc	w8, w8, lt  // lt = tstop
  40383c:	cmp	w9, #0x0
  403840:	cinc	w9, w9, lt  // lt = tstop
  403844:	asr	w24, w9, #1
  403848:	subs	w1, w24, w10
  40384c:	asr	w22, w8, #1
  403850:	b.eq	403860 <printf@plt+0x2230>  // b.none
  403854:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  403858:	add	x0, x0, #0xe47
  40385c:	bl	401630 <printf@plt>
  403860:	adrp	x25, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403864:	ldr	w8, [x25, #3908]
  403868:	adrp	x9, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40386c:	str	w24, [x23, #3912]
  403870:	str	w24, [x9, #3916]
  403874:	subs	w1, w22, w8
  403878:	b.eq	40388c <printf@plt+0x225c>  // b.none
  40387c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  403880:	add	x0, x0, #0xe4f
  403884:	bl	401630 <printf@plt>
  403888:	str	w22, [x25, #3908]
  40388c:	cbz	w19, 403a28 <printf@plt+0x23f8>
  403890:	adrp	x22, 40b000 <_ZdlPvm@@Base+0x4a0>
  403894:	mov	w24, wzr
  403898:	adrp	x23, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40389c:	fmov	d8, #1.000000000000000000e+00
  4038a0:	fmov	d9, #2.000000000000000000e+00
  4038a4:	add	x22, x22, #0xde5
  4038a8:	mov	x25, x20
  4038ac:	mov	x26, x21
  4038b0:	b	4038c0 <printf@plt+0x2290>
  4038b4:	mov	x20, x25
  4038b8:	mov	x21, x26
  4038bc:	cbz	w19, 403a28 <printf@plt+0x23f8>
  4038c0:	ldr	w8, [x20]
  4038c4:	ldr	w9, [x25, #4]!
  4038c8:	ldr	w10, [x21]
  4038cc:	ldr	w11, [x26, #4]!
  4038d0:	sub	w19, w19, #0x1
  4038d4:	sub	w8, w8, w9
  4038d8:	scvtf	d0, w8
  4038dc:	sub	w9, w10, w11
  4038e0:	scvtf	d1, w9
  4038e4:	bl	409a44 <printf@plt+0x8414>
  4038e8:	ldr	w8, [x25]
  4038ec:	ldr	w9, [x20, #8]
  4038f0:	ldr	w10, [x26]
  4038f4:	ldr	w11, [x21, #8]
  4038f8:	fcvtzs	w27, d0
  4038fc:	sub	w8, w8, w9
  403900:	scvtf	d0, w8
  403904:	sub	w9, w10, w11
  403908:	scvtf	d1, w9
  40390c:	bl	409a44 <printf@plt+0x8414>
  403910:	ldr	s1, [x23, #3888]
  403914:	fcvtzs	w8, d0
  403918:	add	w8, w8, w27
  40391c:	scvtf	d0, w8
  403920:	sxtl	v1.2d, v1.2s
  403924:	scvtf	d1, d1
  403928:	fdiv	d0, d0, d1
  40392c:	fcvtzs	w8, d0, #6
  403930:	cmp	w8, #0x2
  403934:	b.lt	4038b4 <printf@plt+0x2284>  // b.tstop
  403938:	scvtf	d10, w8
  40393c:	sub	w27, w8, #0x1
  403940:	mov	v11.16b, v8.16b
  403944:	b	403958 <printf@plt+0x2328>
  403948:	add	w24, w24, #0x1
  40394c:	subs	w27, w27, #0x1
  403950:	fadd	d11, d11, d8
  403954:	b.eq	4038b4 <printf@plt+0x2284>  // b.none
  403958:	fdiv	d0, d11, d10
  40395c:	fmul	d5, d0, d0
  403960:	fadd	d0, d0, d0
  403964:	fadd	d6, d5, d8
  403968:	ldp	s2, s1, [x20, #4]
  40396c:	fsub	d0, d6, d0
  403970:	ldp	s6, s4, [x21, #4]
  403974:	ldr	s3, [x20]
  403978:	ldr	s7, [x21]
  40397c:	sxtl	v1.2d, v1.2s
  403980:	sxtl	v4.2d, v4.2s
  403984:	scvtf	d1, d1
  403988:	scvtf	d4, d4
  40398c:	fmul	d1, d5, d1
  403990:	fmul	d4, d5, d4
  403994:	fadd	d5, d5, d0
  403998:	sxtl	v2.2d, v2.2s
  40399c:	sxtl	v6.2d, v6.2s
  4039a0:	fsub	d5, d9, d5
  4039a4:	scvtf	d2, d2
  4039a8:	scvtf	d6, d6
  4039ac:	sxtl	v3.2d, v3.2s
  4039b0:	fmul	d2, d5, d2
  4039b4:	fmul	d5, d5, d6
  4039b8:	sxtl	v6.2d, v7.2s
  4039bc:	scvtf	d3, d3
  4039c0:	scvtf	d6, d6
  4039c4:	fmul	d3, d0, d3
  4039c8:	fadd	d1, d1, d2
  4039cc:	fmul	d0, d0, d6
  4039d0:	fadd	d2, d4, d5
  4039d4:	fadd	d1, d1, d3
  4039d8:	fadd	d0, d2, d0
  4039dc:	fcvtzs	w8, d1
  4039e0:	fcvtzs	w9, d0
  4039e4:	add	w10, w8, #0x1
  4039e8:	add	w11, w8, #0x2
  4039ec:	cmp	w10, #0x0
  4039f0:	add	w10, w9, #0x1
  4039f4:	csinc	w8, w11, w8, lt  // lt = tstop
  4039f8:	add	w11, w9, #0x2
  4039fc:	cmp	w10, #0x0
  403a00:	asr	w0, w8, #1
  403a04:	csinc	w8, w11, w9, lt  // lt = tstop
  403a08:	asr	w1, w8, #1
  403a0c:	bl	402bb8 <printf@plt+0x1588>
  403a10:	cmp	w24, #0x2
  403a14:	b.lt	403948 <printf@plt+0x2318>  // b.tstop
  403a18:	mov	x0, x22
  403a1c:	bl	401360 <puts@plt>
  403a20:	mov	w24, wzr
  403a24:	b	40394c <printf@plt+0x231c>
  403a28:	ldp	x20, x19, [sp, #112]
  403a2c:	ldp	x22, x21, [sp, #96]
  403a30:	ldp	x24, x23, [sp, #80]
  403a34:	ldp	x26, x25, [sp, #64]
  403a38:	ldr	x27, [sp, #48]
  403a3c:	ldp	x29, x30, [sp, #32]
  403a40:	ldp	d9, d8, [sp, #16]
  403a44:	ldp	d11, d10, [sp], #128
  403a48:	ret
  403a4c:	str	d8, [sp, #-112]!
  403a50:	stp	x29, x30, [sp, #16]
  403a54:	stp	x28, x27, [sp, #32]
  403a58:	stp	x26, x25, [sp, #48]
  403a5c:	stp	x24, x23, [sp, #64]
  403a60:	stp	x22, x21, [sp, #80]
  403a64:	stp	x20, x19, [sp, #96]
  403a68:	mov	x29, sp
  403a6c:	sub	sp, sp, #0x650
  403a70:	cmp	w3, #0x1
  403a74:	b.lt	403ba8 <printf@plt+0x2578>  // b.tstop
  403a78:	mov	w20, w3
  403a7c:	mov	x21, xzr
  403a80:	add	w22, w3, #0x1
  403a84:	add	x19, x1, #0x8
  403a88:	add	x24, x0, #0x8
  403a8c:	mov	w25, #0x1                   	// #1
  403a90:	add	x26, sp, #0x8
  403a94:	str	x2, [x29, #8]
  403a98:	b	403aac <printf@plt+0x247c>
  403a9c:	add	x25, x25, #0x1
  403aa0:	cmp	x25, x22
  403aa4:	add	x21, x21, #0x1
  403aa8:	b.eq	403b00 <printf@plt+0x24d0>  // b.none
  403aac:	cmp	x25, #0x2
  403ab0:	str	xzr, [x26, x25, lsl #3]
  403ab4:	b.cc	403a9c <printf@plt+0x246c>  // b.lo, b.ul, b.last
  403ab8:	fmov	d8, xzr
  403abc:	mov	x27, x21
  403ac0:	mov	x28, x24
  403ac4:	mov	x23, x19
  403ac8:	ldp	w9, w8, [x28, #-4]
  403acc:	ldp	w11, w10, [x23, #-4]
  403ad0:	sub	w8, w8, w9
  403ad4:	sub	w9, w10, w11
  403ad8:	scvtf	d0, w8
  403adc:	scvtf	d1, w9
  403ae0:	bl	409a44 <printf@plt+0x8414>
  403ae4:	fadd	d8, d8, d0
  403ae8:	add	x23, x23, #0x4
  403aec:	subs	x27, x27, #0x1
  403af0:	add	x28, x28, #0x4
  403af4:	str	d8, [x26, x25, lsl #3]
  403af8:	b.ne	403ac8 <printf@plt+0x2498>  // b.any
  403afc:	b	403a9c <printf@plt+0x246c>
  403b00:	ldr	x15, [x29, #8]
  403b04:	cmp	w20, #0x2
  403b08:	b.lt	403ba8 <printf@plt+0x2578>  // b.tstop
  403b0c:	ldr	d0, [sp, #16]
  403b10:	mov	w8, w20
  403b14:	sub	x10, x8, #0x1
  403b18:	cmp	x10, #0x3
  403b1c:	b.hi	403b28 <printf@plt+0x24f8>  // b.pmore
  403b20:	mov	w9, #0x1                   	// #1
  403b24:	b	403b78 <printf@plt+0x2548>
  403b28:	and	x11, x10, #0xfffffffffffffffc
  403b2c:	add	x12, sp, #0x8
  403b30:	dup	v0.2d, v0.d[0]
  403b34:	orr	x9, x11, #0x1
  403b38:	add	x12, x12, #0x20
  403b3c:	add	x13, x15, #0x18
  403b40:	mov	x14, x11
  403b44:	ldur	q1, [x12, #-16]
  403b48:	subs	x14, x14, #0x4
  403b4c:	ext	v2.16b, v0.16b, v1.16b, #8
  403b50:	ldr	q0, [x12], #32
  403b54:	fsub	v2.2d, v1.2d, v2.2d
  403b58:	ext	v1.16b, v1.16b, v0.16b, #8
  403b5c:	fsub	v1.2d, v0.2d, v1.2d
  403b60:	stp	q2, q1, [x13, #-16]
  403b64:	add	x13, x13, #0x20
  403b68:	b.ne	403b44 <printf@plt+0x2514>  // b.any
  403b6c:	cmp	x10, x11
  403b70:	b.eq	403ba8 <printf@plt+0x2578>  // b.none
  403b74:	mov	d0, v0.d[1]
  403b78:	lsl	x10, x9, #3
  403b7c:	add	x11, sp, #0x8
  403b80:	sub	x8, x8, x9
  403b84:	add	x9, x15, x10
  403b88:	add	x10, x10, x11
  403b8c:	add	x10, x10, #0x8
  403b90:	ldr	d1, [x10], #8
  403b94:	subs	x8, x8, #0x1
  403b98:	fsub	d0, d1, d0
  403b9c:	str	d0, [x9], #8
  403ba0:	mov	v0.16b, v1.16b
  403ba4:	b.ne	403b90 <printf@plt+0x2560>  // b.any
  403ba8:	add	sp, sp, #0x650
  403bac:	ldp	x20, x19, [sp, #96]
  403bb0:	ldp	x22, x21, [sp, #80]
  403bb4:	ldp	x24, x23, [sp, #64]
  403bb8:	ldp	x26, x25, [sp, #48]
  403bbc:	ldp	x28, x27, [sp, #32]
  403bc0:	ldp	x29, x30, [sp, #16]
  403bc4:	ldr	d8, [sp], #112
  403bc8:	ret
  403bcc:	str	x29, [sp, #-16]!
  403bd0:	sub	sp, sp, #0x2, lsl #12
  403bd4:	sub	sp, sp, #0xbc0
  403bd8:	cmp	w5, #0x2
  403bdc:	b.lt	403ca0 <printf@plt+0x2670>  // b.tstop
  403be0:	mov	w8, w5
  403be4:	sub	x10, x8, #0x1
  403be8:	cmp	x10, #0x2
  403bec:	b.cs	403bf8 <printf@plt+0x25c8>  // b.hs, b.nlast
  403bf0:	mov	w9, #0x1                   	// #1
  403bf4:	b	403cf0 <printf@plt+0x26c0>
  403bf8:	add	x14, sp, #0x1, lsl #12
  403bfc:	and	x11, x10, #0xfffffffffffffffe
  403c00:	add	x14, x14, #0xf40
  403c04:	orr	x9, x10, #0x1
  403c08:	add	x12, x0, #0x10
  403c0c:	add	x13, x1, #0x8
  403c10:	add	x14, x14, #0x10
  403c14:	fmov	d0, xzr
  403c18:	mov	x15, x11
  403c1c:	b	403c60 <printf@plt+0x2630>
  403c20:	sub	w16, w16, w18
  403c24:	sub	w17, w17, w6
  403c28:	scvtf	d3, w16
  403c2c:	fcmp	d2, #0.0
  403c30:	scvtf	d4, w17
  403c34:	fdiv	d2, d3, d2
  403c38:	fdiv	d3, d4, d1
  403c3c:	fcsel	d2, d2, d0, ne  // ne = any
  403c40:	fcmp	d1, #0.0
  403c44:	fcsel	d1, d3, d0, ne  // ne = any
  403c48:	add	x12, x12, #0x10
  403c4c:	add	x13, x13, #0x8
  403c50:	stp	d2, d1, [x14, #-8]
  403c54:	subs	x15, x15, #0x2
  403c58:	add	x14, x14, #0x10
  403c5c:	b.eq	403c98 <printf@plt+0x2668>  // b.none
  403c60:	ldp	d2, d1, [x12, #-8]
  403c64:	fcmp	d2, #0.0
  403c68:	b.eq	403c70 <printf@plt+0x2640>  // b.none
  403c6c:	ldr	w16, [x13]
  403c70:	fcmp	d1, #0.0
  403c74:	b.eq	403c7c <printf@plt+0x264c>  // b.none
  403c78:	ldr	w17, [x13, #4]
  403c7c:	fcmp	d2, #0.0
  403c80:	b.eq	403c88 <printf@plt+0x2658>  // b.none
  403c84:	ldur	w18, [x13, #-4]
  403c88:	fcmp	d1, #0.0
  403c8c:	b.eq	403c20 <printf@plt+0x25f0>  // b.none
  403c90:	ldr	w6, [x13]
  403c94:	b	403c20 <printf@plt+0x25f0>
  403c98:	cmp	x10, x11
  403c9c:	b.ne	403cf0 <printf@plt+0x26c0>  // b.any
  403ca0:	sub	w8, w5, #0x1
  403ca4:	sbfiz	x10, x8, #3, #32
  403ca8:	ldr	x9, [x0, x10]
  403cac:	add	x11, sp, #0x1, lsl #12
  403cb0:	add	x11, x11, #0xf40
  403cb4:	sxtw	x8, w8
  403cb8:	str	x9, [x0]
  403cbc:	ldr	x10, [x11, x10]
  403cc0:	cmp	w5, #0x2
  403cc4:	fmov	d1, x9
  403cc8:	fmov	d2, x10
  403ccc:	str	x10, [sp, #8000]
  403cd0:	b.le	403de4 <printf@plt+0x27b4>
  403cd4:	ldr	d0, [sp, #8008]
  403cd8:	and	x10, x8, #0xffffffff
  403cdc:	sub	x12, x10, #0x1
  403ce0:	cmp	x12, #0x4
  403ce4:	b.cs	403d4c <printf@plt+0x271c>  // b.hs, b.nlast
  403ce8:	mov	w11, #0x1                   	// #1
  403cec:	b	403da8 <printf@plt+0x2778>
  403cf0:	add	x12, sp, #0x1, lsl #12
  403cf4:	add	x10, x1, x9, lsl #2
  403cf8:	lsl	x11, x9, #3
  403cfc:	add	x12, x12, #0xf40
  403d00:	sub	x8, x8, x9
  403d04:	add	x9, x10, #0x4
  403d08:	add	x10, x12, x11
  403d0c:	add	x11, x0, x11
  403d10:	b	403d38 <printf@plt+0x2708>
  403d14:	ldp	w13, w12, [x9, #-4]
  403d18:	sub	w12, w12, w13
  403d1c:	scvtf	d1, w12
  403d20:	fdiv	d0, d1, d0
  403d24:	str	d0, [x10], #8
  403d28:	subs	x8, x8, #0x1
  403d2c:	add	x9, x9, #0x4
  403d30:	add	x11, x11, #0x8
  403d34:	b.eq	403ca0 <printf@plt+0x2670>  // b.none
  403d38:	ldr	d0, [x11]
  403d3c:	fcmp	d0, #0.0
  403d40:	b.ne	403d14 <printf@plt+0x26e4>  // b.any
  403d44:	fmov	d0, xzr
  403d48:	b	403d24 <printf@plt+0x26f4>
  403d4c:	add	x14, sp, #0x1, lsl #12
  403d50:	add	x15, sp, #0x2, lsl #12
  403d54:	and	x13, x12, #0xfffffffffffffffc
  403d58:	add	x14, x14, #0xf40
  403d5c:	add	x15, x15, #0x580
  403d60:	dup	v0.2d, v0.d[0]
  403d64:	orr	x11, x13, #0x1
  403d68:	add	x14, x14, #0x20
  403d6c:	add	x15, x15, #0x18
  403d70:	mov	x16, x13
  403d74:	ldur	q3, [x14, #-16]
  403d78:	subs	x16, x16, #0x4
  403d7c:	ext	v4.16b, v0.16b, v3.16b, #8
  403d80:	ldr	q0, [x14], #32
  403d84:	fsub	v4.2d, v3.2d, v4.2d
  403d88:	ext	v3.16b, v3.16b, v0.16b, #8
  403d8c:	fsub	v3.2d, v0.2d, v3.2d
  403d90:	stp	q4, q3, [x15, #-16]
  403d94:	add	x15, x15, #0x20
  403d98:	b.ne	403d74 <printf@plt+0x2744>  // b.any
  403d9c:	cmp	x12, x13
  403da0:	b.eq	403de4 <printf@plt+0x27b4>  // b.none
  403da4:	mov	d0, v0.d[1]
  403da8:	add	x13, sp, #0x2, lsl #12
  403dac:	add	x14, sp, #0x1, lsl #12
  403db0:	lsl	x12, x11, #3
  403db4:	add	x13, x13, #0x580
  403db8:	add	x14, x14, #0xf40
  403dbc:	sub	x10, x10, x11
  403dc0:	add	x11, x13, x12
  403dc4:	add	x12, x12, x14
  403dc8:	add	x12, x12, #0x8
  403dcc:	ldr	d3, [x12], #8
  403dd0:	subs	x10, x10, #0x1
  403dd4:	fsub	d0, d3, d0
  403dd8:	str	d0, [x11], #8
  403ddc:	mov	v0.16b, v3.16b
  403de0:	b.ne	403dcc <printf@plt+0x279c>  // b.any
  403de4:	ldr	d0, [sp, #8008]
  403de8:	cmp	w5, #0x4
  403dec:	fsub	d2, d0, d2
  403df0:	str	d2, [sp, #9600]
  403df4:	ldr	d3, [x0, #8]
  403df8:	str	d2, [sp, #4808]
  403dfc:	str	x9, [sp, #3208]
  403e00:	fadd	d4, d3, d1
  403e04:	fadd	d4, d4, d4
  403e08:	str	d4, [sp, #6408]
  403e0c:	b.lt	403e9c <printf@plt+0x286c>  // b.tstop
  403e10:	add	x10, sp, #0x2, lsl #12
  403e14:	add	x12, sp, #0x1, lsl #12
  403e18:	add	x13, sp, #0x1, lsl #12
  403e1c:	and	x14, x8, #0xffffffff
  403e20:	add	x10, x10, #0x580
  403e24:	add	x11, sp, #0xc80
  403e28:	add	x12, x12, #0x2c0
  403e2c:	add	x13, x13, #0x900
  403e30:	add	x9, x0, #0x10
  403e34:	add	x10, x10, #0x8
  403e38:	add	x11, x11, #0x10
  403e3c:	add	x12, x12, #0x10
  403e40:	add	x13, x13, #0x10
  403e44:	sub	x14, x14, #0x2
  403e48:	mov	v5.16b, v1.16b
  403e4c:	ldr	d6, [x9], #8
  403e50:	fmul	d7, d3, d3
  403e54:	fmul	d2, d3, d2
  403e58:	fneg	d16, d3
  403e5c:	fadd	d3, d3, d6
  403e60:	fdiv	d7, d7, d4
  403e64:	fadd	d3, d3, d3
  403e68:	fsub	d3, d3, d7
  403e6c:	str	d3, [x13], #8
  403e70:	ldr	d7, [x10], #8
  403e74:	fdiv	d2, d2, d4
  403e78:	fmul	d5, d5, d16
  403e7c:	fdiv	d5, d5, d4
  403e80:	fsub	d2, d7, d2
  403e84:	subs	x14, x14, #0x1
  403e88:	str	d2, [x12], #8
  403e8c:	str	d5, [x11], #8
  403e90:	mov	v4.16b, v3.16b
  403e94:	mov	v3.16b, v6.16b
  403e98:	b.ne	403e4c <printf@plt+0x281c>  // b.any
  403e9c:	lsl	x9, x8, #3
  403ea0:	add	x15, sp, #0x640
  403ea4:	mov	x11, #0x3ff0000000000000    	// #4607182418800017408
  403ea8:	mov	x14, sp
  403eac:	subs	w10, w5, #0x2
  403eb0:	fmov	d2, #6.000000000000000000e+00
  403eb4:	str	x11, [x15, x9]
  403eb8:	str	xzr, [x14, x9]
  403ebc:	b.le	403f50 <printf@plt+0x2920>
  403ec0:	mov	w11, w10
  403ec4:	lsl	x16, x11, #3
  403ec8:	add	x16, x16, #0x8
  403ecc:	add	x13, sp, #0x1, lsl #12
  403ed0:	add	x14, x14, x16
  403ed4:	add	x15, x15, x16
  403ed8:	add	x16, sp, #0x1, lsl #12
  403edc:	add	x12, sp, #0xc80
  403ee0:	add	x13, x13, #0x900
  403ee4:	add	x16, x16, #0x2c0
  403ee8:	lsl	x17, x11, #3
  403eec:	ldr	d3, [x15]
  403ef0:	ldr	d4, [x0, x17]
  403ef4:	ldr	d5, [x14]
  403ef8:	ldr	d6, [x12, x17]
  403efc:	subs	x11, x11, #0x1
  403f00:	fmul	d3, d4, d3
  403f04:	fmul	d4, d4, d5
  403f08:	ldr	d5, [x16, x17]
  403f0c:	fadd	d3, d3, d6
  403f10:	ldr	d6, [x13, x17]
  403f14:	fneg	d3, d3
  403f18:	fmul	d5, d5, d2
  403f1c:	fsub	d4, d5, d4
  403f20:	fdiv	d4, d4, d6
  403f24:	fdiv	d3, d3, d6
  403f28:	str	d3, [x15, #-8]!
  403f2c:	str	d4, [x14, #-8]!
  403f30:	b.gt	403ee8 <printf@plt+0x28b8>
  403f34:	sbfiz	x11, x10, #3, #32
  403f38:	mov	x12, sp
  403f3c:	add	x13, sp, #0x640
  403f40:	ldr	d4, [x12, x11]
  403f44:	ldr	d3, [x13, x11]
  403f48:	sxtw	x10, w10
  403f4c:	b	403f54 <printf@plt+0x2924>
  403f50:	sxtw	x10, w10
  403f54:	ldr	d7, [x0, x9]
  403f58:	add	x11, sp, #0x2, lsl #12
  403f5c:	lsl	x10, x10, #3
  403f60:	add	x11, x11, #0x580
  403f64:	ldr	d5, [sp, #8]
  403f68:	ldr	d6, [sp, #1608]
  403f6c:	ldr	d16, [x11, x10]
  403f70:	fmul	d4, d7, d4
  403f74:	fmul	d3, d7, d3
  403f78:	ldr	d7, [x0, x10]
  403f7c:	fmul	d2, d16, d2
  403f80:	fmul	d16, d6, d1
  403f84:	fadd	d3, d16, d3
  403f88:	fadd	d7, d7, d1
  403f8c:	fmul	d1, d5, d1
  403f90:	fsub	d1, d2, d1
  403f94:	fadd	d2, d7, d7
  403f98:	fsub	d1, d1, d4
  403f9c:	fadd	d2, d3, d2
  403fa0:	fdiv	d1, d1, d2
  403fa4:	cmp	w5, #0x2
  403fa8:	str	d1, [x3, x9]
  403fac:	b.le	404000 <printf@plt+0x29d0>
  403fb0:	fmul	d1, d6, d1
  403fb4:	fadd	d1, d1, d5
  403fb8:	cmp	w8, #0x2
  403fbc:	str	d1, [x3, #8]
  403fc0:	b.eq	404000 <printf@plt+0x29d0>  // b.none
  403fc4:	and	x10, x8, #0xffffffff
  403fc8:	add	x11, sp, #0x640
  403fcc:	mov	x12, sp
  403fd0:	add	x9, x3, #0x10
  403fd4:	sub	x10, x10, #0x2
  403fd8:	add	x11, x11, #0x10
  403fdc:	add	x12, x12, #0x10
  403fe0:	ldr	d1, [x11], #8
  403fe4:	ldr	d2, [x3, x8, lsl #3]
  403fe8:	ldr	d3, [x12], #8
  403fec:	subs	x10, x10, #0x1
  403ff0:	fmul	d1, d1, d2
  403ff4:	fadd	d1, d1, d3
  403ff8:	str	d1, [x9], #8
  403ffc:	b.ne	403fe0 <printf@plt+0x29b0>  // b.any
  404000:	ldr	x8, [x3, #8]
  404004:	cmp	w5, #0x2
  404008:	str	x8, [x3, w5, sxtw #3]
  40400c:	b.lt	4040a4 <printf@plt+0x2a74>  // b.tstop
  404010:	add	x12, sp, #0x1, lsl #12
  404014:	mov	w13, w5
  404018:	add	x12, x12, #0xf40
  40401c:	add	x8, x4, #0x8
  404020:	add	x9, x2, #0x8
  404024:	add	x10, x3, #0x10
  404028:	add	x11, x0, #0x8
  40402c:	add	x12, x12, #0x10
  404030:	sub	x13, x13, #0x2
  404034:	fmov	d1, #-6.000000000000000000e+00
  404038:	ldp	d2, d3, [x10, #-8]
  40403c:	ldr	d4, [x11]
  404040:	fadd	d2, d2, d2
  404044:	fadd	d2, d2, d3
  404048:	fmul	d2, d4, d2
  40404c:	fdiv	d2, d2, d1
  404050:	fadd	d0, d0, d2
  404054:	str	d0, [x9]
  404058:	ldr	d0, [x11]
  40405c:	fcmp	d0, #0.0
  404060:	b.eq	40407c <printf@plt+0x2a4c>  // b.none
  404064:	ldp	d3, d2, [x10, #-8]
  404068:	fsub	d2, d2, d3
  40406c:	fdiv	d0, d2, d0
  404070:	str	d0, [x8]
  404074:	cbnz	x13, 404088 <printf@plt+0x2a58>
  404078:	b	4040a4 <printf@plt+0x2a74>
  40407c:	fmov	d0, xzr
  404080:	str	d0, [x8]
  404084:	cbz	x13, 4040a4 <printf@plt+0x2a74>
  404088:	ldr	d0, [x12], #8
  40408c:	add	x8, x8, #0x8
  404090:	add	x9, x9, #0x8
  404094:	add	x10, x10, #0x8
  404098:	add	x11, x11, #0x8
  40409c:	sub	x13, x13, #0x1
  4040a0:	b	404038 <printf@plt+0x2a08>
  4040a4:	add	sp, sp, #0x2, lsl #12
  4040a8:	add	sp, sp, #0xbc0
  4040ac:	ldr	x29, [sp], #16
  4040b0:	ret
  4040b4:	str	x29, [sp, #-16]!
  4040b8:	sub	sp, sp, #0x1, lsl #12
  4040bc:	sub	sp, sp, #0x900
  4040c0:	cmp	w5, #0x2
  4040c4:	b.lt	404184 <printf@plt+0x2b54>  // b.tstop
  4040c8:	mov	w8, w5
  4040cc:	sub	x10, x8, #0x1
  4040d0:	cmp	x10, #0x2
  4040d4:	b.cs	4040e0 <printf@plt+0x2ab0>  // b.hs, b.nlast
  4040d8:	mov	w9, #0x1                   	// #1
  4040dc:	b	4041bc <printf@plt+0x2b8c>
  4040e0:	and	x11, x10, #0xfffffffffffffffe
  4040e4:	add	x14, sp, #0xc80
  4040e8:	orr	x9, x10, #0x1
  4040ec:	add	x12, x0, #0x10
  4040f0:	add	x13, x1, #0x8
  4040f4:	add	x14, x14, #0x10
  4040f8:	fmov	d0, xzr
  4040fc:	mov	x15, x11
  404100:	b	404144 <printf@plt+0x2b14>
  404104:	sub	w16, w16, w18
  404108:	sub	w17, w17, w6
  40410c:	scvtf	d3, w16
  404110:	fcmp	d2, #0.0
  404114:	scvtf	d4, w17
  404118:	fdiv	d2, d3, d2
  40411c:	fdiv	d3, d4, d1
  404120:	fcsel	d2, d2, d0, ne  // ne = any
  404124:	fcmp	d1, #0.0
  404128:	fcsel	d1, d3, d0, ne  // ne = any
  40412c:	add	x12, x12, #0x10
  404130:	add	x13, x13, #0x8
  404134:	stp	d2, d1, [x14, #-8]
  404138:	subs	x15, x15, #0x2
  40413c:	add	x14, x14, #0x10
  404140:	b.eq	40417c <printf@plt+0x2b4c>  // b.none
  404144:	ldp	d2, d1, [x12, #-8]
  404148:	fcmp	d2, #0.0
  40414c:	b.eq	404154 <printf@plt+0x2b24>  // b.none
  404150:	ldr	w16, [x13]
  404154:	fcmp	d1, #0.0
  404158:	b.eq	404160 <printf@plt+0x2b30>  // b.none
  40415c:	ldr	w17, [x13, #4]
  404160:	fcmp	d2, #0.0
  404164:	b.eq	40416c <printf@plt+0x2b3c>  // b.none
  404168:	ldur	w18, [x13, #-4]
  40416c:	fcmp	d1, #0.0
  404170:	b.eq	404104 <printf@plt+0x2ad4>  // b.none
  404174:	ldr	w6, [x13]
  404178:	b	404104 <printf@plt+0x2ad4>
  40417c:	cmp	x10, x11
  404180:	b.ne	4041bc <printf@plt+0x2b8c>  // b.any
  404184:	sub	w8, w5, #0x1
  404188:	add	x9, sp, #0xc80
  40418c:	ldr	x10, [x9, w8, sxtw #3]
  404190:	subs	w9, w5, #0x2
  404194:	fmov	d1, x10
  404198:	str	x10, [sp, #3200]
  40419c:	b.le	4042a8 <printf@plt+0x2c78>
  4041a0:	ldr	d0, [sp, #3208]
  4041a4:	mov	w10, w8
  4041a8:	sub	x12, x10, #0x1
  4041ac:	cmp	x12, #0x4
  4041b0:	b.cs	404214 <printf@plt+0x2be4>  // b.hs, b.nlast
  4041b4:	mov	w11, #0x1                   	// #1
  4041b8:	b	40426c <printf@plt+0x2c3c>
  4041bc:	add	x10, x1, x9, lsl #2
  4041c0:	lsl	x11, x9, #3
  4041c4:	add	x12, sp, #0xc80
  4041c8:	sub	x8, x8, x9
  4041cc:	add	x9, x10, #0x4
  4041d0:	add	x10, x12, x11
  4041d4:	add	x11, x0, x11
  4041d8:	b	404200 <printf@plt+0x2bd0>
  4041dc:	ldp	w13, w12, [x9, #-4]
  4041e0:	sub	w12, w12, w13
  4041e4:	scvtf	d1, w12
  4041e8:	fdiv	d0, d1, d0
  4041ec:	str	d0, [x10], #8
  4041f0:	subs	x8, x8, #0x1
  4041f4:	add	x9, x9, #0x4
  4041f8:	add	x11, x11, #0x8
  4041fc:	b.eq	404184 <printf@plt+0x2b54>  // b.none
  404200:	ldr	d0, [x11]
  404204:	fcmp	d0, #0.0
  404208:	b.ne	4041dc <printf@plt+0x2bac>  // b.any
  40420c:	fmov	d0, xzr
  404210:	b	4041ec <printf@plt+0x2bbc>
  404214:	add	x15, sp, #0x1, lsl #12
  404218:	and	x13, x12, #0xfffffffffffffffc
  40421c:	add	x14, sp, #0xc80
  404220:	add	x15, x15, #0x2c0
  404224:	dup	v0.2d, v0.d[0]
  404228:	orr	x11, x13, #0x1
  40422c:	add	x14, x14, #0x20
  404230:	add	x15, x15, #0x18
  404234:	mov	x16, x13
  404238:	ldur	q2, [x14, #-16]
  40423c:	subs	x16, x16, #0x4
  404240:	ext	v3.16b, v0.16b, v2.16b, #8
  404244:	ldr	q0, [x14], #32
  404248:	fsub	v3.2d, v2.2d, v3.2d
  40424c:	ext	v2.16b, v2.16b, v0.16b, #8
  404250:	fsub	v2.2d, v0.2d, v2.2d
  404254:	stp	q3, q2, [x15, #-16]
  404258:	add	x15, x15, #0x20
  40425c:	b.ne	404238 <printf@plt+0x2c08>  // b.any
  404260:	cmp	x12, x13
  404264:	b.eq	4042a4 <printf@plt+0x2c74>  // b.none
  404268:	mov	d0, v0.d[1]
  40426c:	add	x13, sp, #0x1, lsl #12
  404270:	lsl	x12, x11, #3
  404274:	add	x13, x13, #0x2c0
  404278:	add	x14, sp, #0xc80
  40427c:	sub	x10, x10, x11
  404280:	add	x11, x13, x12
  404284:	add	x12, x12, x14
  404288:	add	x12, x12, #0x8
  40428c:	ldr	d2, [x12], #8
  404290:	subs	x10, x10, #0x1
  404294:	fsub	d0, d2, d0
  404298:	str	d0, [x11], #8
  40429c:	mov	v0.16b, v2.16b
  4042a0:	b.ne	40428c <printf@plt+0x2c5c>  // b.any
  4042a4:	ldr	d2, [sp, #4808]
  4042a8:	ldr	d0, [sp, #3208]
  4042ac:	subs	w10, w5, #0x3
  4042b0:	fsub	d1, d0, d1
  4042b4:	str	d1, [sp, #4800]
  4042b8:	ldp	d3, d1, [x0, #8]
  4042bc:	str	d2, [sp]
  4042c0:	fadd	d3, d1, d3
  4042c4:	fadd	d3, d3, d3
  4042c8:	str	d3, [sp, #1600]
  4042cc:	b.le	404334 <printf@plt+0x2d04>
  4042d0:	add	x14, sp, #0x1, lsl #12
  4042d4:	mov	x12, sp
  4042d8:	add	x13, sp, #0x640
  4042dc:	add	x14, x14, #0x2c0
  4042e0:	add	x11, x0, #0x18
  4042e4:	sub	x9, x9, #0x1
  4042e8:	add	x12, x12, #0x8
  4042ec:	add	x13, x13, #0x8
  4042f0:	add	x14, x14, #0x10
  4042f4:	ldr	d4, [x11], #8
  4042f8:	fmul	d5, d1, d1
  4042fc:	fdiv	d5, d5, d3
  404300:	subs	x9, x9, #0x1
  404304:	fadd	d6, d1, d4
  404308:	fadd	d6, d6, d6
  40430c:	fsub	d5, d6, d5
  404310:	str	d5, [x13], #8
  404314:	ldr	d6, [x14], #8
  404318:	fmul	d1, d1, d2
  40431c:	fdiv	d1, d1, d3
  404320:	mov	v3.16b, v5.16b
  404324:	fsub	d2, d6, d1
  404328:	str	d2, [x12], #8
  40432c:	mov	v1.16b, v4.16b
  404330:	b.ne	4042f4 <printf@plt+0x2cc4>  // b.any
  404334:	cmp	w5, #0x2
  404338:	str	xzr, [x3, #8]
  40433c:	str	xzr, [x3, w5, sxtw #3]
  404340:	b.le	404398 <printf@plt+0x2d68>
  404344:	sbfiz	x11, x10, #3, #32
  404348:	mov	x10, sp
  40434c:	add	x12, x3, w8, uxtw #3
  404350:	add	x13, sp, #0x640
  404354:	mov	w9, w8
  404358:	add	x8, x10, x11
  40435c:	add	x10, x12, #0x8
  404360:	add	x11, x13, x11
  404364:	fmov	d1, #6.000000000000000000e+00
  404368:	ldr	d2, [x8], #-8
  40436c:	ldr	d3, [x0, x9, lsl #3]
  404370:	ldr	d4, [x10]
  404374:	ldr	d5, [x11], #-8
  404378:	fmul	d2, d2, d1
  40437c:	cmp	x9, #0x2
  404380:	fmul	d3, d3, d4
  404384:	fsub	d2, d2, d3
  404388:	fdiv	d2, d2, d5
  40438c:	sub	x9, x9, #0x1
  404390:	str	d2, [x10, #-8]!
  404394:	b.gt	404368 <printf@plt+0x2d38>
  404398:	cmp	w5, #0x2
  40439c:	b.lt	404430 <printf@plt+0x2e00>  // b.tstop
  4043a0:	mov	w13, w5
  4043a4:	add	x12, sp, #0xc80
  4043a8:	add	x8, x4, #0x8
  4043ac:	add	x9, x2, #0x8
  4043b0:	add	x10, x3, #0x10
  4043b4:	add	x11, x0, #0x8
  4043b8:	add	x12, x12, #0x10
  4043bc:	sub	x13, x13, #0x2
  4043c0:	fmov	d1, #-6.000000000000000000e+00
  4043c4:	ldp	d2, d3, [x10, #-8]
  4043c8:	ldr	d4, [x11]
  4043cc:	fadd	d2, d2, d2
  4043d0:	fadd	d2, d2, d3
  4043d4:	fmul	d2, d4, d2
  4043d8:	fdiv	d2, d2, d1
  4043dc:	fadd	d0, d0, d2
  4043e0:	str	d0, [x9]
  4043e4:	ldr	d0, [x11]
  4043e8:	fcmp	d0, #0.0
  4043ec:	b.eq	404408 <printf@plt+0x2dd8>  // b.none
  4043f0:	ldp	d3, d2, [x10, #-8]
  4043f4:	fsub	d2, d2, d3
  4043f8:	fdiv	d0, d2, d0
  4043fc:	str	d0, [x8]
  404400:	cbnz	x13, 404414 <printf@plt+0x2de4>
  404404:	b	404430 <printf@plt+0x2e00>
  404408:	fmov	d0, xzr
  40440c:	str	d0, [x8]
  404410:	cbz	x13, 404430 <printf@plt+0x2e00>
  404414:	ldr	d0, [x12], #8
  404418:	add	x8, x8, #0x8
  40441c:	add	x9, x9, #0x8
  404420:	add	x10, x10, #0x8
  404424:	add	x11, x11, #0x8
  404428:	sub	x13, x13, #0x1
  40442c:	b	4043c4 <printf@plt+0x2d94>
  404430:	add	sp, sp, #0x1, lsl #12
  404434:	add	sp, sp, #0x900
  404438:	ldr	x29, [sp], #16
  40443c:	ret
  404440:	stp	x29, x30, [sp, #-48]!
  404444:	stp	x20, x19, [sp, #32]
  404448:	mov	w20, w1
  40444c:	mov	w19, w0
  404450:	stp	x22, x21, [sp, #16]
  404454:	mov	x29, sp
  404458:	cbz	w2, 4044dc <printf@plt+0x2eac>
  40445c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  404460:	add	x0, x0, #0xe60
  404464:	bl	401630 <printf@plt>
  404468:	adrp	x21, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40446c:	ldr	w8, [x21, #3908]
  404470:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  404474:	add	x0, x0, #0xe42
  404478:	sub	w1, w19, w8
  40447c:	bl	401630 <printf@plt>
  404480:	adrp	x22, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404484:	ldr	w8, [x22, #3916]
  404488:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  40448c:	add	x0, x0, #0xe65
  404490:	sub	w1, w20, w8
  404494:	bl	401630 <printf@plt>
  404498:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40449c:	ldr	w9, [x8, #3884]
  4044a0:	adrp	x10, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4044a4:	str	w20, [x10, #3912]
  4044a8:	str	w19, [x21, #3908]
  4044ac:	add	w10, w9, #0x1
  4044b0:	cmp	w9, #0x2
  4044b4:	str	w20, [x22, #3916]
  4044b8:	str	w10, [x8, #3884]
  4044bc:	b.lt	404524 <printf@plt+0x2ef4>  // b.tstop
  4044c0:	str	wzr, [x8, #3884]
  4044c4:	ldp	x20, x19, [sp, #32]
  4044c8:	ldp	x22, x21, [sp, #16]
  4044cc:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  4044d0:	add	x0, x0, #0xde5
  4044d4:	ldp	x29, x30, [sp], #48
  4044d8:	b	401360 <puts@plt>
  4044dc:	adrp	x21, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4044e0:	ldr	w8, [x21, #3912]
  4044e4:	subs	w1, w20, w8
  4044e8:	b.eq	4044f8 <printf@plt+0x2ec8>  // b.none
  4044ec:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  4044f0:	add	x0, x0, #0xe47
  4044f4:	bl	401630 <printf@plt>
  4044f8:	adrp	x22, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4044fc:	ldr	w8, [x22, #3908]
  404500:	adrp	x9, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404504:	str	w20, [x21, #3912]
  404508:	str	w20, [x9, #3916]
  40450c:	subs	w1, w19, w8
  404510:	b.eq	404524 <printf@plt+0x2ef4>  // b.none
  404514:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  404518:	add	x0, x0, #0xe4f
  40451c:	bl	401630 <printf@plt>
  404520:	str	w19, [x22, #3908]
  404524:	ldp	x20, x19, [sp, #32]
  404528:	ldp	x22, x21, [sp, #16]
  40452c:	ldp	x29, x30, [sp], #48
  404530:	ret
  404534:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x10e0>
  404538:	ldr	x2, [x8, #1784]
  40453c:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x4a0>
  404540:	add	x1, x1, #0xf90
  404544:	b	401390 <fprintf@plt>
  404548:	stp	x29, x30, [sp, #-32]!
  40454c:	stp	x20, x19, [sp, #16]
  404550:	mov	x29, sp
  404554:	ldr	w9, [x2]
  404558:	ldr	w8, [x3]
  40455c:	mov	x19, x2
  404560:	mov	x20, x1
  404564:	cmp	w9, w8
  404568:	b.lt	4045a0 <printf@plt+0x2f70>  // b.tstop
  40456c:	add	w8, w8, #0x32
  404570:	sbfiz	x1, x8, #3, #32
  404574:	str	w8, [x3]
  404578:	bl	401410 <realloc@plt>
  40457c:	cbnz	x0, 4045a0 <printf@plt+0x2f70>
  404580:	adrp	x1, 421000 <stderr@@GLIBC_2.17+0xe0>
  404584:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  404588:	add	x1, x1, #0x1e0
  40458c:	add	x0, x0, #0xfce
  404590:	mov	x2, x1
  404594:	mov	x3, x1
  404598:	bl	405dd8 <printf@plt+0x47a8>
  40459c:	mov	x0, xzr
  4045a0:	ldrsw	x8, [x19]
  4045a4:	str	x20, [x0, x8, lsl #3]
  4045a8:	add	w8, w8, #0x1
  4045ac:	str	w8, [x19]
  4045b0:	ldp	x20, x19, [sp, #16]
  4045b4:	ldp	x29, x30, [sp], #32
  4045b8:	ret
  4045bc:	sub	sp, sp, #0x70
  4045c0:	stp	x29, x30, [sp, #16]
  4045c4:	stp	x28, x27, [sp, #32]
  4045c8:	stp	x26, x25, [sp, #48]
  4045cc:	stp	x24, x23, [sp, #64]
  4045d0:	stp	x22, x21, [sp, #80]
  4045d4:	stp	x20, x19, [sp, #96]
  4045d8:	add	x29, sp, #0x10
  4045dc:	mov	x23, x1
  4045e0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  4045e4:	mov	w25, w0
  4045e8:	add	x1, x1, #0xfc9
  4045ec:	mov	w0, #0x1                   	// #1
  4045f0:	bl	401470 <setlocale@plt>
  4045f4:	ldr	x8, [x23]
  4045f8:	adrp	x9, 422000 <stderr@@GLIBC_2.17+0x10e0>
  4045fc:	mov	w0, #0x190                 	// #400
  404600:	str	x8, [x9, #1784]
  404604:	bl	401570 <malloc@plt>
  404608:	mov	x19, x0
  40460c:	cbnz	x0, 40462c <printf@plt+0x2ffc>
  404610:	adrp	x1, 421000 <stderr@@GLIBC_2.17+0xe0>
  404614:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  404618:	add	x1, x1, #0x1e0
  40461c:	add	x0, x0, #0xfea
  404620:	mov	x2, x1
  404624:	mov	x3, x1
  404628:	bl	405dd8 <printf@plt+0x47a8>
  40462c:	mov	w27, wzr
  404630:	subs	w28, w25, #0x1
  404634:	b.eq	4047b0 <printf@plt+0x3180>  // b.none
  404638:	adrp	x26, 421000 <stderr@@GLIBC_2.17+0xe0>
  40463c:	adrp	x20, 40b000 <_ZdlPvm@@Base+0x4a0>
  404640:	mov	w22, #0x32                  	// #50
  404644:	add	x26, x26, #0x1e0
  404648:	add	x20, x20, #0xe94
  40464c:	mov	x21, x23
  404650:	b	40466c <printf@plt+0x303c>
  404654:	str	x24, [x19, w27, sxtw #3]
  404658:	add	w27, w27, #0x1
  40465c:	mov	w25, w28
  404660:	subs	w28, w28, #0x1
  404664:	mov	x23, x21
  404668:	b.eq	4047b0 <printf@plt+0x3180>  // b.none
  40466c:	ldr	x24, [x21, #8]!
  404670:	ldrb	w8, [x24]
  404674:	cmp	w8, #0x2d
  404678:	b.ne	4046ac <printf@plt+0x307c>  // b.any
  40467c:	ldrb	w1, [x24, #1]
  404680:	sub	w8, w1, #0x2d
  404684:	cmp	w8, #0x49
  404688:	b.hi	4046e8 <printf@plt+0x30b8>  // b.pmore
  40468c:	adr	x9, 40469c <printf@plt+0x306c>
  404690:	ldrb	w10, [x20, x8]
  404694:	add	x9, x9, x10, lsl #2
  404698:	br	x9
  40469c:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  4046a0:	mov	w9, #0x1                   	// #1
  4046a4:	str	w9, [x8, #468]
  4046a8:	b	40465c <printf@plt+0x302c>
  4046ac:	cmp	w27, w22
  4046b0:	b.lt	404654 <printf@plt+0x3024>  // b.tstop
  4046b4:	add	w22, w22, #0x32
  4046b8:	sbfiz	x1, x22, #3, #32
  4046bc:	mov	x0, x19
  4046c0:	bl	401410 <realloc@plt>
  4046c4:	mov	x19, x0
  4046c8:	cbnz	x0, 404654 <printf@plt+0x3024>
  4046cc:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  4046d0:	add	x0, x0, #0xfce
  4046d4:	mov	x1, x26
  4046d8:	mov	x2, x26
  4046dc:	mov	x3, x26
  4046e0:	bl	405dd8 <printf@plt+0x47a8>
  4046e4:	b	404654 <printf@plt+0x3024>
  4046e8:	cbnz	w1, 4049e0 <printf@plt+0x33b0>
  4046ec:	cmp	w27, w22
  4046f0:	b.lt	404724 <printf@plt+0x30f4>  // b.tstop
  4046f4:	add	w22, w22, #0x32
  4046f8:	sbfiz	x1, x22, #3, #32
  4046fc:	mov	x0, x19
  404700:	bl	401410 <realloc@plt>
  404704:	mov	x19, x0
  404708:	cbnz	x0, 404724 <printf@plt+0x30f4>
  40470c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  404710:	add	x0, x0, #0xfce
  404714:	mov	x1, x26
  404718:	mov	x2, x26
  40471c:	mov	x3, x26
  404720:	bl	405dd8 <printf@plt+0x47a8>
  404724:	str	xzr, [x19, w27, sxtw #3]
  404728:	b	404658 <printf@plt+0x3028>
  40472c:	mov	w8, #0x1                   	// #1
  404730:	adrp	x9, 421000 <stderr@@GLIBC_2.17+0xe0>
  404734:	str	w8, [x9, #104]
  404738:	b	40465c <printf@plt+0x302c>
  40473c:	ldrb	w8, [x24, #2]!
  404740:	cbnz	w8, 404754 <printf@plt+0x3124>
  404744:	subs	w28, w25, #0x2
  404748:	b.le	404a18 <printf@plt+0x33e8>
  40474c:	ldr	x24, [x23, #16]!
  404750:	mov	x21, x23
  404754:	adrp	x8, 41f000 <_Znam@GLIBCXX_3.4>
  404758:	str	x24, [x8, #728]
  40475c:	b	40465c <printf@plt+0x302c>
  404760:	ldrb	w8, [x24, #2]!
  404764:	cbnz	w8, 404778 <printf@plt+0x3148>
  404768:	subs	w28, w25, #0x2
  40476c:	b.le	404a18 <printf@plt+0x33e8>
  404770:	ldr	x24, [x23, #16]!
  404774:	mov	x21, x23
  404778:	mov	x0, x24
  40477c:	bl	4093e0 <printf@plt+0x7db0>
  404780:	b	40465c <printf@plt+0x302c>
  404784:	ldrb	w8, [x24, #2]!
  404788:	cbnz	w8, 40479c <printf@plt+0x316c>
  40478c:	subs	w28, w25, #0x2
  404790:	b.le	404a18 <printf@plt+0x33e8>
  404794:	ldr	x24, [x23, #16]!
  404798:	mov	x21, x23
  40479c:	adrp	x0, 421000 <stderr@@GLIBC_2.17+0xe0>
  4047a0:	add	x0, x0, #0x2c0
  4047a4:	mov	x1, x24
  4047a8:	bl	40b1bc <_ZdlPvm@@Base+0x65c>
  4047ac:	b	40465c <printf@plt+0x302c>
  4047b0:	bl	408694 <printf@plt+0x7064>
  4047b4:	cbnz	w0, 4047d4 <printf@plt+0x31a4>
  4047b8:	adrp	x1, 421000 <stderr@@GLIBC_2.17+0xe0>
  4047bc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  4047c0:	add	x1, x1, #0x1e0
  4047c4:	add	x0, x0, #0x79
  4047c8:	mov	x2, x1
  4047cc:	mov	x3, x1
  4047d0:	bl	405dd8 <printf@plt+0x47a8>
  4047d4:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  4047d8:	ldr	w8, [x8, #536]
  4047dc:	adrp	x9, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4047e0:	str	w8, [x9, #3888]
  4047e4:	asr	w9, w8, #9
  4047e8:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4047ec:	str	wzr, [x8, #3892]
  4047f0:	cbz	w9, 404808 <printf@plt+0x31d8>
  4047f4:	mov	w10, wzr
  4047f8:	asr	w9, w9, #1
  4047fc:	add	w10, w10, #0x1
  404800:	cbnz	w9, 4047f8 <printf@plt+0x31c8>
  404804:	str	w10, [x8, #3892]
  404808:	cbz	w27, 404838 <printf@plt+0x3208>
  40480c:	cmp	w27, #0x1
  404810:	b.ge	404840 <printf@plt+0x3210>  // b.tcont
  404814:	ldp	x20, x19, [sp, #96]
  404818:	ldp	x22, x21, [sp, #80]
  40481c:	ldp	x24, x23, [sp, #64]
  404820:	ldp	x26, x25, [sp, #48]
  404824:	ldp	x28, x27, [sp, #32]
  404828:	ldp	x29, x30, [sp, #16]
  40482c:	mov	w0, wzr
  404830:	add	sp, sp, #0x70
  404834:	ret
  404838:	str	xzr, [x19]
  40483c:	mov	w27, #0x1                   	// #1
  404840:	adrp	x20, 421000 <stderr@@GLIBC_2.17+0xe0>
  404844:	mov	x25, xzr
  404848:	mov	w27, w27
  40484c:	add	x20, x20, #0xa4
  404850:	adrp	x22, 41f000 <_Znam@GLIBCXX_3.4>
  404854:	adrp	x28, 41f000 <_Znam@GLIBCXX_3.4>
  404858:	adrp	x23, 41f000 <_Znam@GLIBCXX_3.4>
  40485c:	adrp	x26, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404860:	adrp	x21, 421000 <stderr@@GLIBC_2.17+0xe0>
  404864:	b	404874 <printf@plt+0x3244>
  404868:	add	x25, x25, #0x1
  40486c:	cmp	x25, x27
  404870:	b.cs	404814 <printf@plt+0x31e4>  // b.hs, b.nlast
  404874:	ldr	x0, [x19, x25, lsl #3]
  404878:	cbz	x0, 4048bc <printf@plt+0x328c>
  40487c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x24a0>
  404880:	add	x1, x1, #0x1b9
  404884:	bl	401530 <fopen@plt>
  404888:	mov	x24, x0
  40488c:	cbnz	x0, 4048d4 <printf@plt+0x32a4>
  404890:	ldr	x1, [x19, x25, lsl #3]
  404894:	mov	x0, sp
  404898:	bl	405b20 <printf@plt+0x44f0>
  40489c:	adrp	x2, 421000 <stderr@@GLIBC_2.17+0xe0>
  4048a0:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  4048a4:	add	x2, x2, #0x1e0
  4048a8:	mov	x1, sp
  4048ac:	add	x0, x0, #0x46
  4048b0:	mov	x3, x2
  4048b4:	bl	405dd8 <printf@plt+0x47a8>
  4048b8:	b	4048d4 <printf@plt+0x32a4>
  4048bc:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4048c0:	ldr	x24, [x8, #3856]
  4048c4:	b	4048d4 <printf@plt+0x32a4>
  4048c8:	ldr	x1, [x26, #3864]
  4048cc:	mov	x0, x20
  4048d0:	bl	401320 <fputs@plt>
  4048d4:	mov	w1, #0x64                  	// #100
  4048d8:	mov	x0, x20
  4048dc:	mov	x2, x24
  4048e0:	bl	401550 <fgets@plt>
  4048e4:	cbz	x0, 404868 <printf@plt+0x3238>
  4048e8:	mov	w1, #0xa                   	// #10
  4048ec:	mov	x0, x20
  4048f0:	bl	4013f0 <strchr@plt>
  4048f4:	cbz	x0, 404904 <printf@plt+0x32d4>
  4048f8:	ldr	w8, [x21, #160]
  4048fc:	add	w8, w8, #0x1
  404900:	str	w8, [x21, #160]
  404904:	ldr	x8, [x22, #696]
  404908:	ldrb	w8, [x8]
  40490c:	cmp	w8, #0x2e
  404910:	b.ne	4048c8 <printf@plt+0x3298>  // b.any
  404914:	ldr	x8, [x28, #704]
  404918:	ldrb	w8, [x8]
  40491c:	cmp	w8, #0x47
  404920:	b.ne	4048c8 <printf@plt+0x3298>  // b.any
  404924:	ldr	x8, [x23, #712]
  404928:	ldrb	w8, [x8]
  40492c:	cmp	w8, #0x53
  404930:	b.ne	4048c8 <printf@plt+0x3298>  // b.any
  404934:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  404938:	ldr	w8, [x8, #468]
  40493c:	cbnz	w8, 40496c <printf@plt+0x333c>
  404940:	adrp	x8, 41f000 <_Znam@GLIBCXX_3.4>
  404944:	ldr	x8, [x8, #720]
  404948:	ldrb	w8, [x8]
  40494c:	cmp	w8, #0x20
  404950:	b.hi	4048c8 <printf@plt+0x3298>  // b.pmore
  404954:	mov	w9, #0x1                   	// #1
  404958:	lsl	x8, x9, x8
  40495c:	mov	x9, #0x401                 	// #1025
  404960:	movk	x9, #0x1, lsl #32
  404964:	tst	x8, x9
  404968:	b.eq	4048c8 <printf@plt+0x3298>  // b.none
  40496c:	ldr	w1, [x21, #160]
  404970:	mov	x0, x24
  404974:	bl	404b58 <printf@plt+0x3528>
  404978:	b	4048d4 <printf@plt+0x32a4>
  40497c:	adrp	x8, 40c000 <_ZdlPvm@@Base+0x14a0>
  404980:	add	x8, x8, #0x6
  404984:	mov	x0, x24
  404988:	mov	w19, w1
  40498c:	mov	x1, x8
  404990:	bl	401540 <strcmp@plt>
  404994:	cbnz	w0, 4049b4 <printf@plt+0x3384>
  404998:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40499c:	ldr	x1, [x8, #3840]
  4049a0:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  4049a4:	add	x0, x0, #0x10
  4049a8:	bl	401630 <printf@plt>
  4049ac:	mov	w0, wzr
  4049b0:	bl	4015d0 <exit@plt>
  4049b4:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  4049b8:	add	x1, x1, #0x2c
  4049bc:	mov	x0, x24
  4049c0:	bl	401540 <strcmp@plt>
  4049c4:	mov	w1, w19
  4049c8:	cbnz	w0, 4049e0 <printf@plt+0x33b0>
  4049cc:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4049d0:	ldr	x0, [x8, #3864]
  4049d4:	bl	404534 <printf@plt+0x2f04>
  4049d8:	mov	w0, wzr
  4049dc:	bl	4015d0 <exit@plt>
  4049e0:	mov	x0, sp
  4049e4:	bl	405b68 <printf@plt+0x4538>
  4049e8:	adrp	x2, 421000 <stderr@@GLIBC_2.17+0xe0>
  4049ec:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  4049f0:	add	x2, x2, #0x1e0
  4049f4:	add	x0, x0, #0x33
  4049f8:	mov	x1, sp
  4049fc:	mov	x3, x2
  404a00:	bl	405d70 <printf@plt+0x4740>
  404a04:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404a08:	ldr	x0, [x8, #3872]
  404a0c:	bl	404534 <printf@plt+0x2f04>
  404a10:	mov	w0, #0x1                   	// #1
  404a14:	bl	4015d0 <exit@plt>
  404a18:	adrp	x1, 421000 <stderr@@GLIBC_2.17+0xe0>
  404a1c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  404a20:	add	x1, x1, #0x1e0
  404a24:	add	x0, x0, #0x54
  404a28:	mov	x2, x1
  404a2c:	mov	x3, x1
  404a30:	bl	405d70 <printf@plt+0x4740>
  404a34:	mov	w0, #0x8                   	// #8
  404a38:	bl	4015d0 <exit@plt>
  404a3c:	stp	x29, x30, [sp, #-16]!
  404a40:	mov	x29, sp
  404a44:	ldr	x9, [x1]
  404a48:	ldr	x8, [x9]
  404a4c:	ldrb	w10, [x8, #2]!
  404a50:	cbnz	w10, 404a70 <printf@plt+0x3440>
  404a54:	ldr	w8, [x0]
  404a58:	subs	w8, w8, #0x1
  404a5c:	str	w8, [x0]
  404a60:	b.le	404a7c <printf@plt+0x344c>
  404a64:	add	x8, x9, #0x8
  404a68:	str	x8, [x1]
  404a6c:	ldr	x8, [x9, #8]
  404a70:	mov	x0, x8
  404a74:	ldp	x29, x30, [sp], #16
  404a78:	ret
  404a7c:	adrp	x1, 421000 <stderr@@GLIBC_2.17+0xe0>
  404a80:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  404a84:	add	x1, x1, #0x1e0
  404a88:	add	x0, x0, #0x54
  404a8c:	mov	x2, x1
  404a90:	mov	x3, x1
  404a94:	bl	405d70 <printf@plt+0x4740>
  404a98:	mov	w0, #0x8                   	// #8
  404a9c:	bl	4015d0 <exit@plt>
  404aa0:	stp	x29, x30, [sp, #-16]!
  404aa4:	mov	x29, sp
  404aa8:	bl	408694 <printf@plt+0x7064>
  404aac:	cbnz	w0, 404acc <printf@plt+0x349c>
  404ab0:	adrp	x1, 421000 <stderr@@GLIBC_2.17+0xe0>
  404ab4:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  404ab8:	add	x1, x1, #0x1e0
  404abc:	add	x0, x0, #0x79
  404ac0:	mov	x2, x1
  404ac4:	mov	x3, x1
  404ac8:	bl	405dd8 <printf@plt+0x47a8>
  404acc:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  404ad0:	ldr	w8, [x8, #536]
  404ad4:	adrp	x9, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404ad8:	str	w8, [x9, #3888]
  404adc:	asr	w9, w8, #9
  404ae0:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404ae4:	str	wzr, [x8, #3892]
  404ae8:	cbz	w9, 404b00 <printf@plt+0x34d0>
  404aec:	mov	w10, wzr
  404af0:	asr	w9, w9, #1
  404af4:	add	w10, w10, #0x1
  404af8:	cbnz	w9, 404af0 <printf@plt+0x34c0>
  404afc:	str	w10, [x8, #3892]
  404b00:	ldp	x29, x30, [sp], #16
  404b04:	ret
  404b08:	stp	x29, x30, [sp, #-16]!
  404b0c:	mov	x2, x0
  404b10:	adrp	x0, 421000 <stderr@@GLIBC_2.17+0xe0>
  404b14:	add	x0, x0, #0xa4
  404b18:	mov	w1, #0x64                  	// #100
  404b1c:	mov	x29, sp
  404b20:	bl	401550 <fgets@plt>
  404b24:	cbz	x0, 404b50 <printf@plt+0x3520>
  404b28:	adrp	x0, 421000 <stderr@@GLIBC_2.17+0xe0>
  404b2c:	add	x0, x0, #0xa4
  404b30:	mov	w1, #0xa                   	// #10
  404b34:	bl	4013f0 <strchr@plt>
  404b38:	cbz	x0, 404b4c <printf@plt+0x351c>
  404b3c:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  404b40:	ldr	w9, [x8, #160]
  404b44:	add	w9, w9, #0x1
  404b48:	str	w9, [x8, #160]
  404b4c:	mov	w0, #0x1                   	// #1
  404b50:	ldp	x29, x30, [sp], #16
  404b54:	ret
  404b58:	sub	sp, sp, #0xb0
  404b5c:	str	d10, [sp, #48]
  404b60:	stp	d9, d8, [sp, #64]
  404b64:	stp	x29, x30, [sp, #80]
  404b68:	stp	x28, x27, [sp, #96]
  404b6c:	stp	x26, x25, [sp, #112]
  404b70:	stp	x24, x23, [sp, #128]
  404b74:	stp	x22, x21, [sp, #144]
  404b78:	stp	x20, x19, [sp, #160]
  404b7c:	add	x29, sp, #0x30
  404b80:	adrp	x8, 41f000 <_Znam@GLIBCXX_3.4>
  404b84:	add	x8, x8, #0x1d8
  404b88:	ldp	q0, q1, [x8]
  404b8c:	adrp	x9, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404b90:	adrp	x10, 41f000 <_Znam@GLIBCXX_3.4>
  404b94:	add	x9, x9, #0xf88
  404b98:	add	x10, x10, #0x1a8
  404b9c:	stp	q0, q1, [x9]
  404ba0:	ldp	q0, q1, [x10]
  404ba4:	adrp	x11, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404ba8:	ldr	q2, [x8, #32]
  404bac:	adrp	x8, 41f000 <_Znam@GLIBCXX_3.4>
  404bb0:	add	x11, x11, #0xfb8
  404bb4:	add	x8, x8, #0x1c8
  404bb8:	stp	q0, q1, [x11]
  404bbc:	adrp	x10, 41f000 <_Znam@GLIBCXX_3.4>
  404bc0:	ldr	q0, [x8]
  404bc4:	ldr	x8, [x10, #656]
  404bc8:	str	q2, [x9, #32]
  404bcc:	adrp	x9, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404bd0:	str	q0, [x9, #4064]
  404bd4:	ldr	q0, [x8]
  404bd8:	adrp	x14, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404bdc:	add	x14, x14, #0xff0
  404be0:	mov	x9, #0xe000                	// #57344
  404be4:	str	q0, [x14]
  404be8:	ldr	q0, [x8, #16]
  404bec:	movk	x9, #0xa1ff, lsl #16
  404bf0:	movk	x9, #0x1a94, lsl #32
  404bf4:	adrp	x11, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404bf8:	str	q0, [x14, #16]
  404bfc:	ldr	q0, [x8, #32]
  404c00:	mov	x12, #0xbff0000000000000    	// #-4616189618054758400
  404c04:	mov	w19, w1
  404c08:	adrp	x18, 421000 <stderr@@GLIBC_2.17+0xe0>
  404c0c:	str	q0, [x14, #32]
  404c10:	ldr	q0, [x8, #48]
  404c14:	movk	x9, #0x426d, lsl #48
  404c18:	mov	x10, #0xe000                	// #57344
  404c1c:	adrp	x1, 421000 <stderr@@GLIBC_2.17+0xe0>
  404c20:	str	q0, [x14, #48]
  404c24:	adrp	x3, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404c28:	ldr	w8, [x8, #64]
  404c2c:	str	x12, [x11, #3896]
  404c30:	adrp	x12, 41f000 <_Znam@GLIBCXX_3.4>
  404c34:	adrp	x13, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404c38:	movk	x10, #0xa1ff, lsl #16
  404c3c:	ldr	w11, [x3, #3920]
  404c40:	str	x9, [x18, #112]
  404c44:	str	x9, [x1, #128]
  404c48:	ldr	x9, [x12, #688]
  404c4c:	movk	x10, #0x1a94, lsl #32
  404c50:	ldr	x13, [x13, #3928]
  404c54:	mov	x23, x0
  404c58:	adrp	x0, 421000 <stderr@@GLIBC_2.17+0xe0>
  404c5c:	movk	x10, #0xc26d, lsl #48
  404c60:	adrp	x28, 421000 <stderr@@GLIBC_2.17+0xe0>
  404c64:	adrp	x2, 421000 <stderr@@GLIBC_2.17+0xe0>
  404c68:	adrp	x4, 421000 <stderr@@GLIBC_2.17+0xe0>
  404c6c:	adrp	x5, 421000 <stderr@@GLIBC_2.17+0xe0>
  404c70:	str	x10, [x0, #120]
  404c74:	adrp	x0, 421000 <stderr@@GLIBC_2.17+0xe0>
  404c78:	add	x28, x28, #0xa4
  404c7c:	adrp	x15, 421000 <stderr@@GLIBC_2.17+0xe0>
  404c80:	adrp	x16, 421000 <stderr@@GLIBC_2.17+0xe0>
  404c84:	adrp	x17, 421000 <stderr@@GLIBC_2.17+0xe0>
  404c88:	str	x10, [x2, #136]
  404c8c:	adrp	x10, 421000 <stderr@@GLIBC_2.17+0xe0>
  404c90:	str	w11, [x4, #96]
  404c94:	adrp	x11, 421000 <stderr@@GLIBC_2.17+0xe0>
  404c98:	str	x9, [x5, #64]
  404c9c:	adrp	x9, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404ca0:	str	w8, [x14, #64]
  404ca4:	mov	w8, #0xffffffff            	// #-1
  404ca8:	add	x0, x0, #0x108
  404cac:	mov	x1, x28
  404cb0:	str	x13, [x15, #56]
  404cb4:	strb	wzr, [x16, #364]
  404cb8:	str	wzr, [x17, #100]
  404cbc:	str	xzr, [x10, #80]
  404cc0:	str	xzr, [x11, #88]
  404cc4:	str	w8, [x9, #3904]
  404cc8:	bl	401430 <strcpy@plt>
  404ccc:	adrp	x8, 40b000 <_ZdlPvm@@Base+0x4a0>
  404cd0:	adrp	x9, 40b000 <_ZdlPvm@@Base+0x4a0>
  404cd4:	adrp	x10, 40b000 <_ZdlPvm@@Base+0x4a0>
  404cd8:	ldr	d8, [x8, #3960]
  404cdc:	ldr	d9, [x9, #3968]
  404ce0:	ldr	d10, [x10, #3976]
  404ce4:	adrp	x26, 40c000 <_ZdlPvm@@Base+0x14a0>
  404ce8:	adrp	x27, 40c000 <_ZdlPvm@@Base+0x14a0>
  404cec:	adrp	x25, 421000 <stderr@@GLIBC_2.17+0xe0>
  404cf0:	adrp	x24, 421000 <stderr@@GLIBC_2.17+0xe0>
  404cf4:	adrp	x20, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404cf8:	adrp	x22, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404cfc:	adrp	x21, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404d00:	add	x26, x26, #0x212
  404d04:	add	x27, x27, #0x216
  404d08:	fmov	v0.2d, #5.000000000000000000e-01
  404d0c:	str	q0, [sp]
  404d10:	str	x23, [sp, #24]
  404d14:	b	404d70 <printf@plt+0x3740>
  404d18:	mov	x0, x28
  404d1c:	mov	x24, x25
  404d20:	mov	x25, x21
  404d24:	mov	x21, x27
  404d28:	mov	x27, x22
  404d2c:	mov	x22, x26
  404d30:	mov	x26, x20
  404d34:	mov	x20, x28
  404d38:	mov	x28, x23
  404d3c:	mov	w23, w13
  404d40:	bl	405570 <printf@plt+0x3f40>
  404d44:	mov	w8, w23
  404d48:	mov	x23, x28
  404d4c:	mov	x28, x20
  404d50:	mov	x20, x26
  404d54:	mov	x26, x22
  404d58:	mov	x22, x27
  404d5c:	mov	x27, x21
  404d60:	mov	x21, x25
  404d64:	mov	x25, x24
  404d68:	adrp	x24, 421000 <stderr@@GLIBC_2.17+0xe0>
  404d6c:	cbnz	w8, 4052d4 <printf@plt+0x3ca4>
  404d70:	mov	w1, #0x64                  	// #100
  404d74:	mov	x0, x28
  404d78:	mov	x2, x23
  404d7c:	bl	401550 <fgets@plt>
  404d80:	cbz	x0, 404dac <printf@plt+0x377c>
  404d84:	mov	w1, #0xa                   	// #10
  404d88:	mov	x0, x28
  404d8c:	bl	4013f0 <strchr@plt>
  404d90:	mov	w8, wzr
  404d94:	cbz	x0, 404db0 <printf@plt+0x3780>
  404d98:	adrp	x10, 421000 <stderr@@GLIBC_2.17+0xe0>
  404d9c:	ldr	w9, [x10, #160]
  404da0:	add	w9, w9, #0x1
  404da4:	str	w9, [x10, #160]
  404da8:	b	404db0 <printf@plt+0x3780>
  404dac:	mov	w8, #0x1                   	// #1
  404db0:	adrp	x9, 41f000 <_Znam@GLIBCXX_3.4>
  404db4:	ldr	x9, [x9, #712]
  404db8:	adrp	x10, 421000 <stderr@@GLIBC_2.17+0xe0>
  404dbc:	ldr	w10, [x10, #468]
  404dc0:	ldrb	w12, [x9]
  404dc4:	cbz	w10, 404dd0 <printf@plt+0x37a0>
  404dc8:	mov	w9, #0x1                   	// #1
  404dcc:	b	404dfc <printf@plt+0x37cc>
  404dd0:	adrp	x9, 41f000 <_Znam@GLIBCXX_3.4>
  404dd4:	ldr	x9, [x9, #720]
  404dd8:	ldrb	w9, [x9]
  404ddc:	cmp	w9, #0x20
  404de0:	b.hi	404df8 <printf@plt+0x37c8>  // b.pmore
  404de4:	mov	x10, #0x401                 	// #1025
  404de8:	movk	x10, #0x1, lsl #32
  404dec:	lsr	x9, x10, x9
  404df0:	and	w9, w9, #0x1
  404df4:	b	404dfc <printf@plt+0x37cc>
  404df8:	mov	w9, wzr
  404dfc:	adrp	x10, 41f000 <_Znam@GLIBCXX_3.4>
  404e00:	ldr	x10, [x10, #696]
  404e04:	ldrb	w10, [x10]
  404e08:	cmp	w10, #0x2e
  404e0c:	b.ne	404e38 <printf@plt+0x3808>  // b.any
  404e10:	adrp	x10, 41f000 <_Znam@GLIBCXX_3.4>
  404e14:	ldr	x10, [x10, #704]
  404e18:	ldrb	w10, [x10]
  404e1c:	cmp	w10, #0x47
  404e20:	b.ne	404e38 <printf@plt+0x3808>  // b.any
  404e24:	sub	w10, w12, #0x45
  404e28:	cmp	w10, #0x2
  404e2c:	cset	w10, cc  // cc = lo, ul, last
  404e30:	and	w9, w10, w9
  404e34:	b	404e3c <printf@plt+0x380c>
  404e38:	mov	w9, wzr
  404e3c:	orr	w13, w8, w9
  404e40:	cmp	w13, #0x1
  404e44:	b.ne	404d18 <printf@plt+0x36e8>  // b.any
  404e48:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  404e4c:	ldr	w8, [x8, #100]
  404e50:	cbz	w8, 404f70 <printf@plt+0x3940>
  404e54:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404e58:	add	x8, x8, #0xf88
  404e5c:	ldp	q0, q1, [x8]
  404e60:	ldr	q2, [x8, #32]
  404e64:	adrp	x8, 41f000 <_Znam@GLIBCXX_3.4>
  404e68:	adrp	x9, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404e6c:	add	x8, x8, #0x1d8
  404e70:	add	x9, x9, #0xfb8
  404e74:	stp	q0, q1, [x8]
  404e78:	ldp	q0, q3, [x9]
  404e7c:	str	q2, [x8, #32]
  404e80:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404e84:	adrp	x11, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404e88:	ldr	q1, [x8, #4064]
  404e8c:	adrp	x8, 41f000 <_Znam@GLIBCXX_3.4>
  404e90:	add	x11, x11, #0xff0
  404e94:	ldr	x8, [x8, #656]
  404e98:	ldr	w9, [x11]
  404e9c:	adrp	x10, 41f000 <_Znam@GLIBCXX_3.4>
  404ea0:	add	x10, x10, #0x1a8
  404ea4:	stp	q0, q3, [x10]
  404ea8:	adrp	x10, 41f000 <_Znam@GLIBCXX_3.4>
  404eac:	add	x10, x10, #0x1c8
  404eb0:	str	q1, [x10]
  404eb4:	str	w9, [x8]
  404eb8:	ldr	w9, [x11, #4]
  404ebc:	adrp	x10, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404ec0:	str	w9, [x8, #4]
  404ec4:	ldr	w9, [x11, #8]
  404ec8:	str	w9, [x8, #8]
  404ecc:	ldr	w9, [x11, #12]
  404ed0:	str	w9, [x8, #12]
  404ed4:	ldr	w9, [x11, #16]
  404ed8:	str	w9, [x8, #16]
  404edc:	ldr	w9, [x11, #20]
  404ee0:	str	w9, [x8, #20]
  404ee4:	ldr	w9, [x11, #24]
  404ee8:	str	w9, [x8, #24]
  404eec:	ldr	w9, [x11, #28]
  404ef0:	str	w9, [x8, #28]
  404ef4:	ldr	w9, [x11, #32]
  404ef8:	str	w9, [x8, #32]
  404efc:	ldr	w9, [x11, #36]
  404f00:	str	w9, [x8, #36]
  404f04:	ldr	w9, [x11, #40]
  404f08:	str	w9, [x8, #40]
  404f0c:	ldr	w9, [x11, #44]
  404f10:	str	w9, [x8, #44]
  404f14:	ldr	w9, [x11, #48]
  404f18:	str	w9, [x8, #48]
  404f1c:	ldr	w9, [x11, #52]
  404f20:	str	w9, [x8, #52]
  404f24:	ldr	w9, [x11, #56]
  404f28:	str	w9, [x8, #56]
  404f2c:	ldr	w9, [x11, #60]
  404f30:	str	w9, [x8, #60]
  404f34:	ldr	w9, [x11, #64]
  404f38:	adrp	x11, 41f000 <_Znam@GLIBCXX_3.4>
  404f3c:	str	w9, [x8, #64]
  404f40:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  404f44:	adrp	x9, 421000 <stderr@@GLIBC_2.17+0xe0>
  404f48:	ldr	x8, [x8, #56]
  404f4c:	ldr	d0, [x9, #64]
  404f50:	ldr	d1, [x11, #688]
  404f54:	adrp	x9, 421000 <stderr@@GLIBC_2.17+0xe0>
  404f58:	ldr	w9, [x9, #96]
  404f5c:	str	x8, [x10, #3928]
  404f60:	fmul	d0, d0, d1
  404f64:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404f68:	str	d0, [x11, #688]
  404f6c:	str	w9, [x8, #3920]
  404f70:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  404f74:	ldrb	w8, [x8, #364]
  404f78:	cbz	w8, 4052a0 <printf@plt+0x3c70>
  404f7c:	adrp	x0, 421000 <stderr@@GLIBC_2.17+0xe0>
  404f80:	adrp	x1, 421000 <stderr@@GLIBC_2.17+0xe0>
  404f84:	sub	x2, x29, #0x10
  404f88:	add	x0, x0, #0x2c0
  404f8c:	add	x1, x1, #0x16c
  404f90:	stp	w13, w12, [x29, #8]
  404f94:	bl	40b2c4 <_ZdlPvm@@Base+0x764>
  404f98:	cbz	x0, 4052d4 <printf@plt+0x3ca4>
  404f9c:	mov	x28, x0
  404fa0:	bl	401a2c <printf@plt+0x3fc>
  404fa4:	mov	x23, x0
  404fa8:	mov	x0, x28
  404fac:	bl	4013b0 <fclose@plt>
  404fb0:	ldur	x0, [x29, #-16]
  404fb4:	bl	4013d0 <free@plt>
  404fb8:	cbz	x23, 4052d4 <printf@plt+0x3ca4>
  404fbc:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  404fc0:	ldr	x8, [x8, #56]
  404fc4:	adrp	x28, 421000 <stderr@@GLIBC_2.17+0xe0>
  404fc8:	add	x28, x28, #0xa4
  404fcc:	cbnz	x8, 404ffc <printf@plt+0x39cc>
  404fd0:	mov	x8, x23
  404fd4:	ldr	w9, [x8]
  404fd8:	cmp	w9, #0x6
  404fdc:	b.eq	404fec <printf@plt+0x39bc>  // b.none
  404fe0:	ldr	x8, [x8, #32]
  404fe4:	cbnz	x8, 404fd4 <printf@plt+0x39a4>
  404fe8:	b	404ffc <printf@plt+0x39cc>
  404fec:	adrp	x9, 40c000 <_ZdlPvm@@Base+0x14a0>
  404ff0:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  404ff4:	add	x9, x9, #0xb3
  404ff8:	str	x9, [x8, #56]
  404ffc:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  405000:	ldr	d2, [x8, #88]
  405004:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  405008:	ldr	d0, [x8, #120]
  40500c:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  405010:	ldr	d1, [x8, #112]
  405014:	fcmp	d2, #0.0
  405018:	mov	v5.16b, v8.16b
  40501c:	b.eq	405030 <printf@plt+0x3a00>  // b.none
  405020:	fsub	d3, d0, d1
  405024:	fmax	d3, d3, d9
  405028:	fmul	d3, d3, d10
  40502c:	fdiv	d5, d2, d3
  405030:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  405034:	ldr	d2, [x8, #136]
  405038:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  40503c:	ldr	d3, [x8, #128]
  405040:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  405044:	ldr	d6, [x8, #80]
  405048:	adrp	x9, 421000 <stderr@@GLIBC_2.17+0xe0>
  40504c:	fsub	d4, d2, d3
  405050:	fmax	d7, d4, d9
  405054:	fcmp	d6, #0.0
  405058:	mov	v4.16b, v8.16b
  40505c:	str	d7, [x9, #72]
  405060:	b.eq	40506c <printf@plt+0x3a3c>  // b.none
  405064:	fmul	d4, d7, d10
  405068:	fdiv	d4, d6, d4
  40506c:	fcmp	d5, d8
  405070:	str	d4, [x9, #72]
  405074:	b.ne	405094 <printf@plt+0x3a64>  // b.any
  405078:	fcmp	d4, d8
  40507c:	b.ne	405094 <printf@plt+0x3a64>  // b.any
  405080:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  405084:	ldr	x8, [x8, #64]
  405088:	str	x8, [x9, #72]
  40508c:	fmov	d4, x8
  405090:	b	4050a4 <printf@plt+0x3a74>
  405094:	fcmp	d5, d4
  405098:	b.pl	4050a4 <printf@plt+0x3a74>  // b.nfrst
  40509c:	mov	v4.16b, v5.16b
  4050a0:	str	d5, [x9, #72]
  4050a4:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  4050a8:	ldr	w8, [x8, #96]
  4050ac:	cbz	w8, 4050f0 <printf@plt+0x3ac0>
  4050b0:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4050b4:	ldr	q5, [x8, #4064]
  4050b8:	ldr	q7, [sp]
  4050bc:	sxtl2	v6.2d, v5.4s
  4050c0:	sxtl	v5.2d, v5.2s
  4050c4:	scvtf	v5.2d, v5.2d
  4050c8:	scvtf	v6.2d, v6.2d
  4050cc:	fmul	v5.2d, v5.2d, v4.d[0]
  4050d0:	fmul	v6.2d, v6.2d, v4.d[0]
  4050d4:	fadd	v5.2d, v5.2d, v7.2d
  4050d8:	fadd	v6.2d, v6.2d, v7.2d
  4050dc:	fcvtzs	v5.2d, v5.2d
  4050e0:	xtn	v5.2s, v5.2d
  4050e4:	fcvtzs	v6.2d, v6.2d
  4050e8:	xtn2	v5.4s, v6.2d
  4050ec:	str	q5, [x8, #4064]
  4050f0:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4050f4:	ldr	s5, [x8, #3888]
  4050f8:	adrp	x12, 421000 <stderr@@GLIBC_2.17+0xe0>
  4050fc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  405100:	adrp	x3, 421000 <stderr@@GLIBC_2.17+0xe0>
  405104:	sxtl	v5.2d, v5.2s
  405108:	scvtf	d5, d5
  40510c:	fmul	d5, d5, d10
  405110:	fmul	d4, d4, d5
  405114:	fmul	d1, d1, d4
  405118:	fmul	d0, d0, d4
  40511c:	fmul	d3, d3, d4
  405120:	fmul	d2, d2, d4
  405124:	str	d4, [x9, #72]
  405128:	fcvtzs	w8, d1
  40512c:	fcvtzs	w9, d0
  405130:	fcvtzs	w10, d3
  405134:	fcvtzs	w11, d2
  405138:	str	w9, [x12, #148]
  40513c:	adrp	x12, 421000 <stderr@@GLIBC_2.17+0xe0>
  405140:	sub	w1, w11, w10
  405144:	sub	w2, w9, w8
  405148:	add	x0, x0, #0xb6
  40514c:	add	x3, x3, #0x108
  405150:	str	w8, [x25, #144]
  405154:	str	w10, [x24, #152]
  405158:	str	w11, [x12, #156]
  40515c:	bl	401630 <printf@plt>
  405160:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  405164:	ldr	w9, [x24, #152]
  405168:	ldr	w10, [x25, #144]
  40516c:	ldr	w8, [x8, #104]
  405170:	str	w9, [x20, #3908]
  405174:	str	w10, [x22, #3912]
  405178:	str	w10, [x21, #3916]
  40517c:	cbnz	w8, 4051ec <printf@plt+0x3bbc>
  405180:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405184:	mov	w9, #0x1                   	// #1
  405188:	mov	x28, x23
  40518c:	str	w9, [x8, #3936]
  405190:	b	4051b8 <printf@plt+0x3b88>
  405194:	mov	x0, x27
  405198:	bl	401360 <puts@plt>
  40519c:	ldr	w8, [x24, #152]
  4051a0:	ldr	w9, [x25, #144]
  4051a4:	str	w8, [x20, #3908]
  4051a8:	str	w9, [x22, #3912]
  4051ac:	str	w9, [x21, #3916]
  4051b0:	ldr	x28, [x28, #32]
  4051b4:	cbz	x28, 4051dc <printf@plt+0x3bac>
  4051b8:	mov	x0, x26
  4051bc:	bl	401360 <puts@plt>
  4051c0:	ldr	w8, [x28]
  4051c4:	cmp	w8, #0x6
  4051c8:	b.ne	405194 <printf@plt+0x3b64>  // b.any
  4051cc:	mov	x0, x28
  4051d0:	mov	w1, w19
  4051d4:	bl	402018 <printf@plt+0x9e8>
  4051d8:	b	405194 <printf@plt+0x3b64>
  4051dc:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  4051e0:	ldr	w8, [x8, #104]
  4051e4:	adrp	x28, 421000 <stderr@@GLIBC_2.17+0xe0>
  4051e8:	add	x28, x28, #0xa4
  4051ec:	cmp	w8, #0x0
  4051f0:	cset	w8, ne  // ne = any
  4051f4:	lsl	w8, w8, #1
  4051f8:	adrp	x9, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4051fc:	str	w8, [x9, #3936]
  405200:	mov	x0, x26
  405204:	bl	401360 <puts@plt>
  405208:	mov	x0, x23
  40520c:	mov	w1, w19
  405210:	bl	402018 <printf@plt+0x9e8>
  405214:	mov	x0, x27
  405218:	bl	401360 <puts@plt>
  40521c:	ldr	w8, [x24, #152]
  405220:	ldr	w9, [x25, #144]
  405224:	str	w8, [x20, #3908]
  405228:	str	w9, [x22, #3912]
  40522c:	str	w9, [x21, #3916]
  405230:	ldr	x23, [x23, #32]
  405234:	cbnz	x23, 405200 <printf@plt+0x3bd0>
  405238:	ldr	w8, [x29, #12]
  40523c:	cmp	w8, #0x46
  405240:	b.ne	405264 <printf@plt+0x3c34>  // b.any
  405244:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  405248:	mov	w1, #0xffffffff            	// #-1
  40524c:	add	x0, x0, #0xf7
  405250:	bl	401630 <printf@plt>
  405254:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x4a0>
  405258:	add	x0, x0, #0xe8d
  40525c:	bl	401360 <puts@plt>
  405260:	b	405280 <printf@plt+0x3c50>
  405264:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  405268:	add	x0, x0, #0x207
  40526c:	bl	401360 <puts@plt>
  405270:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  405274:	mov	w1, #0xffffffff            	// #-1
  405278:	add	x0, x0, #0xf7
  40527c:	bl	401630 <printf@plt>
  405280:	ldr	x23, [sp, #24]
  405284:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  405288:	add	x0, x0, #0x102
  40528c:	mov	x1, x28
  405290:	bl	401630 <printf@plt>
  405294:	ldr	w8, [x29, #8]
  405298:	cbz	w8, 404d70 <printf@plt+0x3740>
  40529c:	b	4052d4 <printf@plt+0x3ca4>
  4052a0:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  4052a4:	ldr	w8, [x8, #100]
  4052a8:	cbnz	w8, 4052d4 <printf@plt+0x3ca4>
  4052ac:	sub	x0, x29, #0x10
  4052b0:	mov	w1, w19
  4052b4:	bl	405b48 <printf@plt+0x4518>
  4052b8:	adrp	x2, 421000 <stderr@@GLIBC_2.17+0xe0>
  4052bc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  4052c0:	add	x2, x2, #0x1e0
  4052c4:	add	x0, x0, #0x91
  4052c8:	sub	x1, x29, #0x10
  4052cc:	mov	x3, x2
  4052d0:	bl	405d70 <printf@plt+0x4740>
  4052d4:	ldp	x20, x19, [sp, #160]
  4052d8:	ldp	x22, x21, [sp, #144]
  4052dc:	ldp	x24, x23, [sp, #128]
  4052e0:	ldp	x26, x25, [sp, #112]
  4052e4:	ldp	x28, x27, [sp, #96]
  4052e8:	ldp	x29, x30, [sp, #80]
  4052ec:	ldp	d9, d8, [sp, #64]
  4052f0:	ldr	d10, [sp, #48]
  4052f4:	add	sp, sp, #0xb0
  4052f8:	ret
  4052fc:	adrp	x8, 41f000 <_Znam@GLIBCXX_3.4>
  405300:	add	x8, x8, #0x1d8
  405304:	ldp	q0, q1, [x8]
  405308:	adrp	x9, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40530c:	adrp	x10, 41f000 <_Znam@GLIBCXX_3.4>
  405310:	add	x9, x9, #0xf88
  405314:	add	x10, x10, #0x1a8
  405318:	stp	q0, q1, [x9]
  40531c:	ldp	q0, q1, [x10]
  405320:	adrp	x11, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405324:	adrp	x12, 41f000 <_Znam@GLIBCXX_3.4>
  405328:	add	x11, x11, #0xfb8
  40532c:	add	x12, x12, #0x1c8
  405330:	ldr	q2, [x8, #32]
  405334:	adrp	x8, 41f000 <_Znam@GLIBCXX_3.4>
  405338:	stp	q0, q1, [x11]
  40533c:	ldr	q0, [x12]
  405340:	ldr	x8, [x8, #656]
  405344:	str	q2, [x9, #32]
  405348:	adrp	x9, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40534c:	str	q0, [x9, #4064]
  405350:	ldr	q0, [x8]
  405354:	adrp	x9, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405358:	add	x9, x9, #0xff0
  40535c:	adrp	x10, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405360:	str	q0, [x9]
  405364:	ldr	q0, [x8, #16]
  405368:	ldr	x10, [x10, #3928]
  40536c:	adrp	x11, 421000 <stderr@@GLIBC_2.17+0xe0>
  405370:	adrp	x12, 421000 <stderr@@GLIBC_2.17+0xe0>
  405374:	str	q0, [x9, #16]
  405378:	ldr	q0, [x8, #32]
  40537c:	str	q0, [x9, #32]
  405380:	ldr	q0, [x8, #48]
  405384:	str	q0, [x9, #48]
  405388:	ldr	w8, [x8, #64]
  40538c:	str	x10, [x11, #56]
  405390:	mov	x10, #0xe000                	// #57344
  405394:	movk	x10, #0xa1ff, lsl #16
  405398:	movk	x10, #0x1a94, lsl #32
  40539c:	movk	x10, #0x426d, lsl #48
  4053a0:	str	x10, [x12, #112]
  4053a4:	adrp	x12, 421000 <stderr@@GLIBC_2.17+0xe0>
  4053a8:	str	x10, [x12, #128]
  4053ac:	mov	x10, #0xe000                	// #57344
  4053b0:	movk	x10, #0xa1ff, lsl #16
  4053b4:	movk	x10, #0x1a94, lsl #32
  4053b8:	adrp	x11, 421000 <stderr@@GLIBC_2.17+0xe0>
  4053bc:	movk	x10, #0xc26d, lsl #48
  4053c0:	adrp	x12, 421000 <stderr@@GLIBC_2.17+0xe0>
  4053c4:	str	x10, [x11, #120]
  4053c8:	adrp	x11, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4053cc:	ldr	w11, [x11, #3920]
  4053d0:	str	x10, [x12, #136]
  4053d4:	adrp	x10, 41f000 <_Znam@GLIBCXX_3.4>
  4053d8:	ldr	x10, [x10, #688]
  4053dc:	adrp	x12, 421000 <stderr@@GLIBC_2.17+0xe0>
  4053e0:	str	w11, [x12, #96]
  4053e4:	adrp	x11, 421000 <stderr@@GLIBC_2.17+0xe0>
  4053e8:	str	x10, [x11, #64]
  4053ec:	adrp	x10, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4053f0:	mov	x11, #0xbff0000000000000    	// #-4616189618054758400
  4053f4:	str	x11, [x10, #3896]
  4053f8:	adrp	x10, 421000 <stderr@@GLIBC_2.17+0xe0>
  4053fc:	str	w8, [x9, #64]
  405400:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  405404:	adrp	x9, 421000 <stderr@@GLIBC_2.17+0xe0>
  405408:	strb	wzr, [x10, #364]
  40540c:	adrp	x10, 421000 <stderr@@GLIBC_2.17+0xe0>
  405410:	str	wzr, [x8, #100]
  405414:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405418:	str	xzr, [x9, #80]
  40541c:	mov	w9, #0xffffffff            	// #-1
  405420:	str	xzr, [x10, #88]
  405424:	str	w9, [x8, #3904]
  405428:	ret
  40542c:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405430:	add	x8, x8, #0xf88
  405434:	ldp	q0, q1, [x8]
  405438:	adrp	x9, 41f000 <_Znam@GLIBCXX_3.4>
  40543c:	add	x9, x9, #0x1d8
  405440:	adrp	x10, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405444:	stp	q0, q1, [x9]
  405448:	ldr	q0, [x8, #32]
  40544c:	add	x10, x10, #0xfb8
  405450:	adrp	x8, 41f000 <_Znam@GLIBCXX_3.4>
  405454:	add	x8, x8, #0x1a8
  405458:	str	q0, [x9, #32]
  40545c:	ldp	q0, q1, [x10]
  405460:	adrp	x10, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405464:	adrp	x11, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405468:	adrp	x9, 41f000 <_Znam@GLIBCXX_3.4>
  40546c:	add	x10, x10, #0xff0
  405470:	stp	q0, q1, [x8]
  405474:	ldr	q0, [x11, #4064]
  405478:	ldr	x9, [x9, #656]
  40547c:	ldr	w11, [x10]
  405480:	adrp	x8, 41f000 <_Znam@GLIBCXX_3.4>
  405484:	add	x8, x8, #0x1c8
  405488:	str	q0, [x8]
  40548c:	str	w11, [x9]
  405490:	ldr	w8, [x10, #4]
  405494:	str	w8, [x9, #4]
  405498:	ldr	w8, [x10, #8]
  40549c:	str	w8, [x9, #8]
  4054a0:	ldr	w8, [x10, #12]
  4054a4:	str	w8, [x9, #12]
  4054a8:	ldr	w8, [x10, #16]
  4054ac:	str	w8, [x9, #16]
  4054b0:	ldr	w8, [x10, #20]
  4054b4:	str	w8, [x9, #20]
  4054b8:	ldr	w8, [x10, #24]
  4054bc:	str	w8, [x9, #24]
  4054c0:	ldr	w8, [x10, #28]
  4054c4:	str	w8, [x9, #28]
  4054c8:	ldr	w8, [x10, #32]
  4054cc:	str	w8, [x9, #32]
  4054d0:	ldr	w8, [x10, #36]
  4054d4:	str	w8, [x9, #36]
  4054d8:	ldr	w8, [x10, #40]
  4054dc:	str	w8, [x9, #40]
  4054e0:	ldr	w8, [x10, #44]
  4054e4:	str	w8, [x9, #44]
  4054e8:	ldr	w8, [x10, #48]
  4054ec:	str	w8, [x9, #48]
  4054f0:	ldr	w8, [x10, #52]
  4054f4:	str	w8, [x9, #52]
  4054f8:	ldr	w8, [x10, #56]
  4054fc:	str	w8, [x9, #56]
  405500:	ldr	w8, [x10, #60]
  405504:	str	w8, [x9, #60]
  405508:	ldr	w8, [x10, #64]
  40550c:	adrp	x10, 421000 <stderr@@GLIBC_2.17+0xe0>
  405510:	str	w8, [x9, #64]
  405514:	ldr	x10, [x10, #56]
  405518:	adrp	x9, 421000 <stderr@@GLIBC_2.17+0xe0>
  40551c:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405520:	ldr	d0, [x9, #64]
  405524:	adrp	x9, 41f000 <_Znam@GLIBCXX_3.4>
  405528:	ldr	d1, [x9, #688]
  40552c:	str	x10, [x8, #3928]
  405530:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  405534:	ldr	w8, [x8, #96]
  405538:	adrp	x10, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40553c:	fmul	d0, d0, d1
  405540:	str	d0, [x9, #688]
  405544:	str	w8, [x10, #3920]
  405548:	ret
  40554c:	cbz	x0, 405564 <printf@plt+0x3f34>
  405550:	ldr	w8, [x0]
  405554:	cmp	w8, #0x6
  405558:	b.eq	405568 <printf@plt+0x3f38>  // b.none
  40555c:	ldr	x0, [x0, #32]
  405560:	cbnz	x0, 405550 <printf@plt+0x3f20>
  405564:	ret
  405568:	mov	w0, #0x1                   	// #1
  40556c:	ret
  405570:	sub	sp, sp, #0x120
  405574:	str	d8, [sp, #240]
  405578:	stp	x29, x30, [sp, #248]
  40557c:	str	x28, [sp, #264]
  405580:	stp	x20, x19, [sp, #272]
  405584:	add	x29, sp, #0xf0
  405588:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  40558c:	add	x1, x1, #0x11d
  405590:	sub	x2, x29, #0x64
  405594:	add	x3, sp, #0x28
  405598:	strb	wzr, [sp, #40]
  40559c:	sub	x19, x29, #0x64
  4055a0:	bl	4014d0 <__isoc99_sscanf@plt>
  4055a4:	ldurb	w8, [x29, #-100]
  4055a8:	cbz	w8, 405a64 <printf@plt+0x4434>
  4055ac:	orr	x20, x19, #0x1
  4055b0:	b	4055bc <printf@plt+0x3f8c>
  4055b4:	ldrb	w8, [x20], #1
  4055b8:	cbz	w8, 4055dc <printf@plt+0x3fac>
  4055bc:	and	w19, w8, #0xff
  4055c0:	mov	w0, w19
  4055c4:	bl	401490 <isupper@plt>
  4055c8:	cbz	w0, 4055b4 <printf@plt+0x3f84>
  4055cc:	mov	w0, w19
  4055d0:	bl	401370 <tolower@plt>
  4055d4:	sturb	w0, [x20, #-1]
  4055d8:	b	4055b4 <printf@plt+0x3f84>
  4055dc:	ldurb	w8, [x29, #-100]
  4055e0:	sub	w8, w8, #0x31
  4055e4:	cmp	w8, #0x47
  4055e8:	b.hi	405a64 <printf@plt+0x4434>  // b.pmore
  4055ec:	adrp	x9, 40b000 <_ZdlPvm@@Base+0x4a0>
  4055f0:	add	x9, x9, #0xede
  4055f4:	adr	x10, 405604 <printf@plt+0x3fd4>
  4055f8:	ldrh	w11, [x9, x8, lsl #1]
  4055fc:	add	x10, x10, x11, lsl #2
  405600:	br	x10
  405604:	add	x0, sp, #0x28
  405608:	mov	w2, #0xa                   	// #10
  40560c:	mov	x1, xzr
  405610:	bl	4013c0 <strtol@plt>
  405614:	sub	w8, w0, #0x1
  405618:	cmp	w8, #0x3e6
  40561c:	b.hi	405638 <printf@plt+0x4008>  // b.pmore
  405620:	ldurb	w8, [x29, #-100]
  405624:	adrp	x9, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405628:	add	x9, x9, #0xfe0
  40562c:	add	x8, x9, x8, lsl #2
  405630:	stur	w0, [x8, #-196]
  405634:	b	405a4c <printf@plt+0x441c>
  405638:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  40563c:	ldr	w1, [x8, #160]
  405640:	add	x0, sp, #0x18
  405644:	bl	405b48 <printf@plt+0x4518>
  405648:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  40564c:	add	x0, x0, #0x126
  405650:	b	4058fc <printf@plt+0x42cc>
  405654:	adrp	x8, 41f000 <_Znam@GLIBCXX_3.4>
  405658:	ldr	d8, [x8, #472]
  40565c:	add	x0, sp, #0x28
  405660:	mov	x1, xzr
  405664:	bl	4015e0 <strtod@plt>
  405668:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40566c:	fmul	d0, d8, d0
  405670:	add	x8, x8, #0xf88
  405674:	stp	d0, d0, [x8, #24]
  405678:	stp	d0, d0, [x8]
  40567c:	b	405a4c <printf@plt+0x441c>
  405680:	add	x0, sp, #0x28
  405684:	mov	x1, xzr
  405688:	bl	4015e0 <strtod@plt>
  40568c:	ldurb	w8, [x29, #-99]
  405690:	sub	w8, w8, #0x31
  405694:	cmp	w8, #0x3
  405698:	b.hi	4059f4 <printf@plt+0x43c4>  // b.pmore
  40569c:	adrp	x9, 40b000 <_ZdlPvm@@Base+0x4a0>
  4056a0:	add	x9, x9, #0xf6e
  4056a4:	adr	x10, 4056b4 <printf@plt+0x4084>
  4056a8:	ldrb	w11, [x9, x8]
  4056ac:	add	x10, x10, x11, lsl #2
  4056b0:	br	x10
  4056b4:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4056b8:	str	d0, [x8, #3944]
  4056bc:	b	405a4c <printf@plt+0x441c>
  4056c0:	ldrb	w8, [sp, #40]
  4056c4:	cmp	w8, #0x30
  4056c8:	b.cc	4058e4 <printf@plt+0x42b4>  // b.lo, b.ul, b.last
  4056cc:	add	x0, sp, #0x28
  4056d0:	bl	401380 <strlen@plt>
  4056d4:	add	x0, x0, #0x1
  4056d8:	bl	401570 <malloc@plt>
  4056dc:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4056e0:	str	x0, [x8, #4040]
  4056e4:	b	405a44 <printf@plt+0x4414>
  4056e8:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  4056ec:	mov	w9, #0x1                   	// #1
  4056f0:	str	w9, [x8, #100]
  4056f4:	b	405a4c <printf@plt+0x441c>
  4056f8:	add	x0, sp, #0x28
  4056fc:	mov	x1, xzr
  405700:	bl	4015e0 <strtod@plt>
  405704:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  405708:	fcmp	d0, #0.0
  40570c:	str	d0, [x8, #88]
  405710:	b.pl	405a4c <printf@plt+0x441c>  // b.nfrst
  405714:	fneg	d0, d0
  405718:	str	d0, [x8, #88]
  40571c:	b	405a4c <printf@plt+0x441c>
  405720:	ldurb	w8, [x29, #-99]
  405724:	sub	w8, w8, #0x30
  405728:	cmp	w8, #0x9
  40572c:	b.hi	40595c <printf@plt+0x432c>  // b.pmore
  405730:	sub	x8, x29, #0x64
  405734:	orr	x0, x8, #0x1
  405738:	mov	w2, #0xa                   	// #10
  40573c:	mov	x1, xzr
  405740:	bl	4013c0 <strtol@plt>
  405744:	mov	x19, x0
  405748:	cmp	w19, #0x11
  40574c:	b.cc	405914 <printf@plt+0x42e4>  // b.lo, b.ul, b.last
  405750:	add	x0, sp, #0x18
  405754:	mov	w1, w19
  405758:	bl	405b48 <printf@plt+0x4518>
  40575c:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  405760:	ldr	w1, [x8, #160]
  405764:	add	x0, sp, #0x8
  405768:	bl	405b48 <printf@plt+0x4518>
  40576c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  405770:	adrp	x3, 421000 <stderr@@GLIBC_2.17+0xe0>
  405774:	add	x0, x0, #0x166
  405778:	add	x3, x3, #0x1e0
  40577c:	add	x1, sp, #0x18
  405780:	add	x2, sp, #0x8
  405784:	bl	405d70 <printf@plt+0x4740>
  405788:	b	405a4c <printf@plt+0x441c>
  40578c:	ldr	w8, [sp, #40]
  405790:	mov	w9, #0x666f                	// #26223
  405794:	movk	w9, #0x66, lsl #16
  405798:	cmp	w8, w9
  40579c:	b.ne	4058c8 <printf@plt+0x4298>  // b.any
  4057a0:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  4057a4:	str	wzr, [x8, #96]
  4057a8:	b	405a4c <printf@plt+0x441c>
  4057ac:	adrp	x8, 41f000 <_Znam@GLIBCXX_3.4>
  4057b0:	ldr	d8, [x8, #472]
  4057b4:	add	x0, sp, #0x28
  4057b8:	mov	x1, xzr
  4057bc:	bl	4015e0 <strtod@plt>
  4057c0:	fmul	d0, d8, d0
  4057c4:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4057c8:	str	d0, [x8, #3992]
  4057cc:	b	405a4c <printf@plt+0x441c>
  4057d0:	add	x0, sp, #0x28
  4057d4:	mov	x1, xzr
  4057d8:	bl	4015e0 <strtod@plt>
  4057dc:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  4057e0:	fcmp	d0, #0.0
  4057e4:	str	d0, [x8, #80]
  4057e8:	b.pl	405a4c <printf@plt+0x441c>  // b.nfrst
  4057ec:	fneg	d0, d0
  4057f0:	str	d0, [x8, #80]
  4057f4:	b	405a4c <printf@plt+0x441c>
  4057f8:	adrp	x0, 421000 <stderr@@GLIBC_2.17+0xe0>
  4057fc:	add	x0, x0, #0x16c
  405800:	b	405a44 <printf@plt+0x4414>
  405804:	ldrb	w8, [sp, #40]
  405808:	cmp	w8, #0x30
  40580c:	b.cc	4058e4 <printf@plt+0x42b4>  // b.lo, b.ul, b.last
  405810:	add	x0, sp, #0x28
  405814:	bl	401380 <strlen@plt>
  405818:	add	x0, x0, #0x1
  40581c:	bl	401570 <malloc@plt>
  405820:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405824:	str	x0, [x8, #4032]
  405828:	b	405a44 <printf@plt+0x4414>
  40582c:	adrp	x8, 41f000 <_Znam@GLIBCXX_3.4>
  405830:	ldr	d8, [x8, #472]
  405834:	add	x0, sp, #0x28
  405838:	mov	x1, xzr
  40583c:	bl	4015e0 <strtod@plt>
  405840:	fmul	d0, d8, d0
  405844:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405848:	str	d0, [x8, #4016]
  40584c:	b	405a4c <printf@plt+0x441c>
  405850:	ldrb	w8, [sp, #40]
  405854:	cmp	w8, #0x30
  405858:	b.cc	4058e4 <printf@plt+0x42b4>  // b.lo, b.ul, b.last
  40585c:	add	x0, sp, #0x28
  405860:	bl	401380 <strlen@plt>
  405864:	add	x0, x0, #0x1
  405868:	bl	401570 <malloc@plt>
  40586c:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405870:	str	x0, [x8, #4024]
  405874:	b	405a44 <printf@plt+0x4414>
  405878:	ldurb	w8, [x29, #-99]
  40587c:	cmp	w8, #0x63
  405880:	b.ne	4058d8 <printf@plt+0x42a8>  // b.any
  405884:	add	x0, sp, #0x28
  405888:	mov	x1, xzr
  40588c:	bl	4015e0 <strtod@plt>
  405890:	fcmp	d0, #0.0
  405894:	b.le	4058ac <printf@plt+0x427c>
  405898:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  40589c:	ldr	d1, [x8, #64]
  4058a0:	fmul	d0, d0, d1
  4058a4:	str	d0, [x8, #64]
  4058a8:	b	405a4c <printf@plt+0x441c>
  4058ac:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  4058b0:	ldr	w1, [x8, #160]
  4058b4:	add	x0, sp, #0x18
  4058b8:	bl	405b48 <printf@plt+0x4518>
  4058bc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  4058c0:	add	x0, x0, #0x1c8
  4058c4:	b	4058fc <printf@plt+0x42cc>
  4058c8:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  4058cc:	mov	w9, #0x1                   	// #1
  4058d0:	str	w9, [x8, #96]
  4058d4:	b	405a4c <printf@plt+0x441c>
  4058d8:	ldrb	w9, [sp, #40]
  4058dc:	cmp	w9, #0x2f
  4058e0:	b.hi	405954 <printf@plt+0x4324>  // b.pmore
  4058e4:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  4058e8:	ldr	w1, [x8, #160]
  4058ec:	add	x0, sp, #0x18
  4058f0:	bl	405b48 <printf@plt+0x4518>
  4058f4:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  4058f8:	add	x0, x0, #0x145
  4058fc:	adrp	x2, 421000 <stderr@@GLIBC_2.17+0xe0>
  405900:	add	x2, x2, #0x1e0
  405904:	add	x1, sp, #0x18
  405908:	mov	x3, x2
  40590c:	bl	405d70 <printf@plt+0x4740>
  405910:	b	405a4c <printf@plt+0x441c>
  405914:	adrp	x8, 41f000 <_Znam@GLIBCXX_3.4>
  405918:	ldr	x9, [x8, #656]
  40591c:	cbnz	x9, 40592c <printf@plt+0x42fc>
  405920:	adrp	x9, 41f000 <_Znam@GLIBCXX_3.4>
  405924:	add	x9, x9, #0x24c
  405928:	str	x9, [x8, #656]
  40592c:	add	x0, sp, #0x28
  405930:	mov	w2, #0xa                   	// #10
  405934:	mov	x1, xzr
  405938:	bl	4013c0 <strtol@plt>
  40593c:	cmp	w0, #0xff
  405940:	b.hi	405a10 <printf@plt+0x43e0>  // b.pmore
  405944:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405948:	add	x8, x8, #0xff0
  40594c:	str	w0, [x8, w19, uxtw #2]
  405950:	b	405a4c <printf@plt+0x441c>
  405954:	cmp	w8, #0x74
  405958:	b.ne	405a2c <printf@plt+0x43fc>  // b.any
  40595c:	add	x0, sp, #0x28
  405960:	bl	401380 <strlen@plt>
  405964:	add	x0, x0, #0x1
  405968:	bl	401570 <malloc@plt>
  40596c:	adrp	x19, 421000 <stderr@@GLIBC_2.17+0xe0>
  405970:	add	x1, sp, #0x28
  405974:	str	x0, [x19, #56]
  405978:	bl	401430 <strcpy@plt>
  40597c:	ldr	x0, [x19, #56]
  405980:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  405984:	add	x1, x1, #0xb3
  405988:	bl	401540 <strcmp@plt>
  40598c:	adrp	x8, 41f000 <_Znam@GLIBCXX_3.4>
  405990:	adrp	x9, 41f000 <_Znam@GLIBCXX_3.4>
  405994:	add	x8, x8, #0x24c
  405998:	add	x9, x9, #0x208
  40599c:	cmp	w0, #0x0
  4059a0:	csel	x8, x9, x8, eq  // eq = none
  4059a4:	ldp	q1, q0, [x8]
  4059a8:	adrp	x9, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4059ac:	add	x9, x9, #0xff0
  4059b0:	ldr	w10, [x8, #64]
  4059b4:	stp	q1, q0, [x9]
  4059b8:	ldp	q0, q2, [x8, #32]
  4059bc:	adrp	x11, 41f000 <_Znam@GLIBCXX_3.4>
  4059c0:	str	x8, [x11, #656]
  4059c4:	str	w10, [x9, #64]
  4059c8:	stp	q0, q2, [x9, #32]
  4059cc:	b	405a4c <printf@plt+0x441c>
  4059d0:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4059d4:	str	d0, [x8, #3952]
  4059d8:	b	405a4c <printf@plt+0x441c>
  4059dc:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4059e0:	str	d0, [x8, #3960]
  4059e4:	b	405a4c <printf@plt+0x441c>
  4059e8:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4059ec:	str	d0, [x8, #3968]
  4059f0:	b	405a4c <printf@plt+0x441c>
  4059f4:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  4059f8:	ldr	w1, [x8, #160]
  4059fc:	add	x0, sp, #0x18
  405a00:	bl	405b48 <printf@plt+0x4518>
  405a04:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  405a08:	add	x0, x0, #0x1aa
  405a0c:	b	4058fc <printf@plt+0x42cc>
  405a10:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  405a14:	ldr	w1, [x8, #160]
  405a18:	add	x0, sp, #0x18
  405a1c:	bl	405b48 <printf@plt+0x4518>
  405a20:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  405a24:	add	x0, x0, #0x187
  405a28:	b	4058fc <printf@plt+0x42cc>
  405a2c:	add	x0, sp, #0x28
  405a30:	bl	401380 <strlen@plt>
  405a34:	add	x0, x0, #0x1
  405a38:	bl	401570 <malloc@plt>
  405a3c:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405a40:	str	x0, [x8, #4048]
  405a44:	add	x1, sp, #0x28
  405a48:	bl	401430 <strcpy@plt>
  405a4c:	ldp	x20, x19, [sp, #272]
  405a50:	ldr	x28, [sp, #264]
  405a54:	ldp	x29, x30, [sp, #248]
  405a58:	ldr	d8, [sp, #240]
  405a5c:	add	sp, sp, #0x120
  405a60:	ret
  405a64:	add	x0, sp, #0x18
  405a68:	sub	x1, x29, #0x64
  405a6c:	bl	405b20 <printf@plt+0x44f0>
  405a70:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  405a74:	ldr	w1, [x8, #160]
  405a78:	add	x0, sp, #0x8
  405a7c:	bl	405b48 <printf@plt+0x4518>
  405a80:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  405a84:	adrp	x3, 421000 <stderr@@GLIBC_2.17+0xe0>
  405a88:	add	x0, x0, #0x1e7
  405a8c:	add	x3, x3, #0x1e0
  405a90:	add	x1, sp, #0x18
  405a94:	add	x2, sp, #0x8
  405a98:	bl	405d70 <printf@plt+0x4740>
  405a9c:	mov	w0, #0x8                   	// #8
  405aa0:	bl	4015d0 <exit@plt>
  405aa4:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  405aa8:	ldr	d2, [x8, #128]
  405aac:	fcmp	d2, d0
  405ab0:	b.le	405ab8 <printf@plt+0x4488>
  405ab4:	str	d0, [x8, #128]
  405ab8:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  405abc:	ldr	d2, [x8, #136]
  405ac0:	fcmp	d2, d0
  405ac4:	b.pl	405acc <printf@plt+0x449c>  // b.nfrst
  405ac8:	str	d0, [x8, #136]
  405acc:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  405ad0:	ldr	d0, [x8, #112]
  405ad4:	fcmp	d0, d1
  405ad8:	b.le	405ae0 <printf@plt+0x44b0>
  405adc:	str	d1, [x8, #112]
  405ae0:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  405ae4:	ldr	d0, [x8, #120]
  405ae8:	fcmp	d0, d1
  405aec:	b.pl	405af4 <printf@plt+0x44c4>  // b.nfrst
  405af0:	str	d1, [x8, #120]
  405af4:	ret
  405af8:	stp	x29, x30, [sp, #-16]!
  405afc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  405b00:	add	x0, x0, #0x21d
  405b04:	mov	x29, sp
  405b08:	bl	401590 <getenv@plt>
  405b0c:	cbz	x0, 405b18 <printf@plt+0x44e8>
  405b10:	adrp	x8, 41f000 <_Znam@GLIBCXX_3.4>
  405b14:	str	x0, [x8, #728]
  405b18:	ldp	x29, x30, [sp], #16
  405b1c:	ret
  405b20:	adrp	x9, 40c000 <_ZdlPvm@@Base+0x14a0>
  405b24:	mov	w8, #0x1                   	// #1
  405b28:	add	x9, x9, #0x242
  405b2c:	cmp	x1, #0x0
  405b30:	str	w8, [x0]
  405b34:	csel	x8, x9, x1, eq  // eq = none
  405b38:	str	x8, [x0, #8]
  405b3c:	ret
  405b40:	str	wzr, [x0]
  405b44:	ret
  405b48:	mov	w8, #0x3                   	// #3
  405b4c:	str	w8, [x0]
  405b50:	str	w1, [x0, #8]
  405b54:	ret
  405b58:	mov	w8, #0x4                   	// #4
  405b5c:	str	w8, [x0]
  405b60:	str	w1, [x0, #8]
  405b64:	ret
  405b68:	mov	w8, #0x2                   	// #2
  405b6c:	str	w8, [x0]
  405b70:	strb	w1, [x0, #8]
  405b74:	ret
  405b78:	mov	w8, #0x2                   	// #2
  405b7c:	str	w8, [x0]
  405b80:	strb	w1, [x0, #8]
  405b84:	ret
  405b88:	mov	w8, #0x5                   	// #5
  405b8c:	str	w8, [x0]
  405b90:	str	d0, [x0, #8]
  405b94:	ret
  405b98:	ldr	w8, [x0]
  405b9c:	cmp	w8, #0x0
  405ba0:	cset	w0, eq  // eq = none
  405ba4:	ret
  405ba8:	stp	x29, x30, [sp, #-16]!
  405bac:	mov	x29, sp
  405bb0:	ldr	w8, [x0]
  405bb4:	sub	w8, w8, #0x1
  405bb8:	cmp	w8, #0x4
  405bbc:	b.hi	405bec <printf@plt+0x45bc>  // b.pmore
  405bc0:	adrp	x9, 40c000 <_ZdlPvm@@Base+0x14a0>
  405bc4:	add	x9, x9, #0x22e
  405bc8:	adr	x10, 405bd8 <printf@plt+0x45a8>
  405bcc:	ldrb	w11, [x9, x8]
  405bd0:	add	x10, x10, x11, lsl #2
  405bd4:	br	x10
  405bd8:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405bdc:	ldrb	w0, [x0, #8]
  405be0:	ldr	x1, [x8, #3872]
  405be4:	ldp	x29, x30, [sp], #16
  405be8:	b	4013a0 <putc@plt>
  405bec:	ldp	x29, x30, [sp], #16
  405bf0:	ret
  405bf4:	ldr	x0, [x0, #8]
  405bf8:	b	405c10 <printf@plt+0x45e0>
  405bfc:	ldr	w0, [x0, #8]
  405c00:	bl	409a48 <printf@plt+0x8418>
  405c04:	b	405c10 <printf@plt+0x45e0>
  405c08:	ldr	w0, [x0, #8]
  405c0c:	bl	409ae4 <printf@plt+0x84b4>
  405c10:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405c14:	ldr	x1, [x8, #3872]
  405c18:	ldp	x29, x30, [sp], #16
  405c1c:	b	401320 <fputs@plt>
  405c20:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405c24:	ldr	x8, [x8, #3872]
  405c28:	ldr	d0, [x0, #8]
  405c2c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  405c30:	add	x1, x1, #0x249
  405c34:	mov	x0, x8
  405c38:	ldp	x29, x30, [sp], #16
  405c3c:	b	401390 <fprintf@plt>
  405c40:	stp	x29, x30, [sp, #-80]!
  405c44:	stp	x26, x25, [sp, #16]
  405c48:	stp	x24, x23, [sp, #32]
  405c4c:	stp	x22, x21, [sp, #48]
  405c50:	stp	x20, x19, [sp, #64]
  405c54:	mov	x29, sp
  405c58:	mov	x19, x3
  405c5c:	mov	x20, x2
  405c60:	mov	x21, x1
  405c64:	mov	x23, x0
  405c68:	cbnz	x0, 405c7c <printf@plt+0x464c>
  405c6c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  405c70:	add	x1, x1, #0x24c
  405c74:	mov	w0, #0x62                  	// #98
  405c78:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  405c7c:	adrp	x22, 40c000 <_ZdlPvm@@Base+0x14a0>
  405c80:	adrp	x24, 40c000 <_ZdlPvm@@Base+0x14a0>
  405c84:	add	x22, x22, #0x24c
  405c88:	add	x24, x24, #0x233
  405c8c:	adrp	x25, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405c90:	b	405ca0 <printf@plt+0x4670>
  405c94:	mov	w0, #0x78                  	// #120
  405c98:	mov	x1, x22
  405c9c:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  405ca0:	mov	x26, x23
  405ca4:	ldrb	w0, [x26], #1
  405ca8:	cmp	w0, #0x25
  405cac:	b.eq	405cc4 <printf@plt+0x4694>  // b.none
  405cb0:	cbz	w0, 405d58 <printf@plt+0x4728>
  405cb4:	ldr	x1, [x25, #3872]
  405cb8:	bl	4013a0 <putc@plt>
  405cbc:	mov	x23, x26
  405cc0:	b	405ca0 <printf@plt+0x4670>
  405cc4:	ldrb	w8, [x23, #1]
  405cc8:	add	x23, x23, #0x2
  405ccc:	sub	w8, w8, #0x25
  405cd0:	cmp	w8, #0xe
  405cd4:	b.hi	405c94 <printf@plt+0x4664>  // b.pmore
  405cd8:	adr	x9, 405c94 <printf@plt+0x4664>
  405cdc:	ldrb	w10, [x24, x8]
  405ce0:	add	x9, x9, x10, lsl #2
  405ce4:	br	x9
  405ce8:	ldr	w8, [x21]
  405cec:	cbnz	w8, 405cfc <printf@plt+0x46cc>
  405cf0:	mov	w0, #0x6c                  	// #108
  405cf4:	mov	x1, x22
  405cf8:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  405cfc:	mov	x0, x21
  405d00:	bl	405ba8 <printf@plt+0x4578>
  405d04:	b	405ca0 <printf@plt+0x4670>
  405d08:	ldr	w8, [x20]
  405d0c:	cbnz	w8, 405d1c <printf@plt+0x46ec>
  405d10:	mov	w0, #0x70                  	// #112
  405d14:	mov	x1, x22
  405d18:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  405d1c:	mov	x0, x20
  405d20:	bl	405ba8 <printf@plt+0x4578>
  405d24:	b	405ca0 <printf@plt+0x4670>
  405d28:	ldr	w8, [x19]
  405d2c:	cbnz	w8, 405d3c <printf@plt+0x470c>
  405d30:	mov	w0, #0x74                  	// #116
  405d34:	mov	x1, x22
  405d38:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  405d3c:	mov	x0, x19
  405d40:	bl	405ba8 <printf@plt+0x4578>
  405d44:	b	405ca0 <printf@plt+0x4670>
  405d48:	ldr	x1, [x25, #3872]
  405d4c:	mov	w0, #0x25                  	// #37
  405d50:	bl	4014a0 <fputc@plt>
  405d54:	b	405ca0 <printf@plt+0x4670>
  405d58:	ldp	x20, x19, [sp, #64]
  405d5c:	ldp	x22, x21, [sp, #48]
  405d60:	ldp	x24, x23, [sp, #32]
  405d64:	ldp	x26, x25, [sp, #16]
  405d68:	ldp	x29, x30, [sp], #80
  405d6c:	ret
  405d70:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  405d74:	adrp	x9, 421000 <stderr@@GLIBC_2.17+0xe0>
  405d78:	adrp	x10, 421000 <stderr@@GLIBC_2.17+0xe0>
  405d7c:	ldr	x8, [x8, #496]
  405d80:	mov	x6, x2
  405d84:	mov	x5, x1
  405d88:	ldr	x1, [x9, #504]
  405d8c:	ldr	w2, [x10, #700]
  405d90:	mov	x7, x3
  405d94:	mov	w3, #0x1                   	// #1
  405d98:	mov	x4, x0
  405d9c:	mov	x0, x8
  405da0:	b	405e2c <printf@plt+0x47fc>
  405da4:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  405da8:	adrp	x9, 421000 <stderr@@GLIBC_2.17+0xe0>
  405dac:	adrp	x10, 421000 <stderr@@GLIBC_2.17+0xe0>
  405db0:	ldr	x8, [x8, #496]
  405db4:	mov	x6, x2
  405db8:	mov	x5, x1
  405dbc:	ldr	x1, [x9, #504]
  405dc0:	ldr	w2, [x10, #700]
  405dc4:	mov	x7, x3
  405dc8:	mov	x4, x0
  405dcc:	mov	x0, x8
  405dd0:	mov	w3, wzr
  405dd4:	b	405e2c <printf@plt+0x47fc>
  405dd8:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  405ddc:	adrp	x9, 421000 <stderr@@GLIBC_2.17+0xe0>
  405de0:	adrp	x10, 421000 <stderr@@GLIBC_2.17+0xe0>
  405de4:	ldr	x8, [x8, #496]
  405de8:	mov	x6, x2
  405dec:	mov	x5, x1
  405df0:	ldr	x1, [x9, #504]
  405df4:	ldr	w2, [x10, #700]
  405df8:	mov	x7, x3
  405dfc:	mov	w3, #0x2                   	// #2
  405e00:	mov	x4, x0
  405e04:	mov	x0, x8
  405e08:	b	405e2c <printf@plt+0x47fc>
  405e0c:	mov	x7, x5
  405e10:	mov	x6, x4
  405e14:	mov	x5, x3
  405e18:	mov	x4, x2
  405e1c:	mov	w2, w1
  405e20:	mov	w3, #0x1                   	// #1
  405e24:	mov	x1, xzr
  405e28:	b	405e2c <printf@plt+0x47fc>
  405e2c:	stp	x29, x30, [sp, #-96]!
  405e30:	str	x27, [sp, #16]
  405e34:	stp	x26, x25, [sp, #32]
  405e38:	stp	x24, x23, [sp, #48]
  405e3c:	stp	x22, x21, [sp, #64]
  405e40:	stp	x20, x19, [sp, #80]
  405e44:	mov	x29, sp
  405e48:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x10e0>
  405e4c:	mov	w24, w2
  405e50:	ldr	x2, [x8, #1784]
  405e54:	mov	x20, x7
  405e58:	mov	x21, x6
  405e5c:	mov	x22, x5
  405e60:	mov	x23, x4
  405e64:	mov	w19, w3
  405e68:	mov	x25, x1
  405e6c:	mov	x26, x0
  405e70:	adrp	x27, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405e74:	cbnz	x2, 405e84 <printf@plt+0x4854>
  405e78:	mov	w8, wzr
  405e7c:	cbnz	x26, 405e9c <printf@plt+0x486c>
  405e80:	b	405ee0 <printf@plt+0x48b0>
  405e84:	ldr	x0, [x27, #3872]
  405e88:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  405e8c:	add	x1, x1, #0x269
  405e90:	bl	401390 <fprintf@plt>
  405e94:	mov	w8, #0x1                   	// #1
  405e98:	cbz	x26, 405ee0 <printf@plt+0x48b0>
  405e9c:	tbnz	w24, #31, 405ee0 <printf@plt+0x48b0>
  405ea0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  405ea4:	add	x1, x1, #0xd66
  405ea8:	mov	x0, x26
  405eac:	bl	401540 <strcmp@plt>
  405eb0:	mov	w8, w0
  405eb4:	ldr	x0, [x27, #3872]
  405eb8:	adrp	x9, 40c000 <_ZdlPvm@@Base+0x14a0>
  405ebc:	add	x9, x9, #0x26d
  405ec0:	cmp	w8, #0x0
  405ec4:	csel	x2, x9, x26, eq  // eq = none
  405ec8:	cbnz	x25, 405f04 <printf@plt+0x48d4>
  405ecc:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  405ed0:	add	x1, x1, #0x28a
  405ed4:	mov	w3, w24
  405ed8:	bl	401390 <fprintf@plt>
  405edc:	b	405f18 <printf@plt+0x48e8>
  405ee0:	cbnz	w8, 405f18 <printf@plt+0x48e8>
  405ee4:	cbz	w19, 405f28 <printf@plt+0x48f8>
  405ee8:	cmp	w19, #0x2
  405eec:	b.ne	405f4c <printf@plt+0x491c>  // b.any
  405ef0:	ldr	x3, [x27, #3872]
  405ef4:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  405ef8:	add	x0, x0, #0x291
  405efc:	mov	w1, #0xc                   	// #12
  405f00:	b	405f38 <printf@plt+0x4908>
  405f04:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  405f08:	add	x1, x1, #0x27e
  405f0c:	mov	x3, x25
  405f10:	mov	w4, w24
  405f14:	bl	401390 <fprintf@plt>
  405f18:	ldr	x1, [x27, #3872]
  405f1c:	mov	w0, #0x20                  	// #32
  405f20:	bl	4014a0 <fputc@plt>
  405f24:	cbnz	w19, 405ee8 <printf@plt+0x48b8>
  405f28:	ldr	x3, [x27, #3872]
  405f2c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  405f30:	add	x0, x0, #0x29e
  405f34:	mov	w1, #0x8                   	// #8
  405f38:	mov	w2, #0x1                   	// #1
  405f3c:	bl	4015f0 <fwrite@plt>
  405f40:	ldr	x1, [x27, #3872]
  405f44:	mov	w0, #0x20                  	// #32
  405f48:	bl	4014a0 <fputc@plt>
  405f4c:	mov	x0, x23
  405f50:	mov	x1, x22
  405f54:	mov	x2, x21
  405f58:	mov	x3, x20
  405f5c:	bl	405c40 <printf@plt+0x4610>
  405f60:	ldr	x1, [x27, #3872]
  405f64:	mov	w0, #0xa                   	// #10
  405f68:	bl	4014a0 <fputc@plt>
  405f6c:	ldr	x0, [x27, #3872]
  405f70:	bl	4014f0 <fflush@plt>
  405f74:	cmp	w19, #0x2
  405f78:	b.ne	405f98 <printf@plt+0x4968>  // b.any
  405f7c:	ldp	x20, x19, [sp, #80]
  405f80:	ldp	x22, x21, [sp, #64]
  405f84:	ldp	x24, x23, [sp, #48]
  405f88:	ldp	x26, x25, [sp, #32]
  405f8c:	ldr	x27, [sp, #16]
  405f90:	ldp	x29, x30, [sp], #96
  405f94:	b	405ff4 <printf@plt+0x49c4>
  405f98:	ldp	x20, x19, [sp, #80]
  405f9c:	ldp	x22, x21, [sp, #64]
  405fa0:	ldp	x24, x23, [sp, #48]
  405fa4:	ldp	x26, x25, [sp, #32]
  405fa8:	ldr	x27, [sp, #16]
  405fac:	ldp	x29, x30, [sp], #96
  405fb0:	ret
  405fb4:	mov	x7, x5
  405fb8:	mov	x6, x4
  405fbc:	mov	x5, x3
  405fc0:	mov	x4, x2
  405fc4:	mov	w2, w1
  405fc8:	mov	x1, xzr
  405fcc:	mov	w3, wzr
  405fd0:	b	405e2c <printf@plt+0x47fc>
  405fd4:	mov	x7, x5
  405fd8:	mov	x6, x4
  405fdc:	mov	x5, x3
  405fe0:	mov	x4, x2
  405fe4:	mov	w2, w1
  405fe8:	mov	w3, #0x2                   	// #2
  405fec:	mov	x1, xzr
  405ff0:	b	405e2c <printf@plt+0x47fc>
  405ff4:	stp	x29, x30, [sp, #-16]!
  405ff8:	mov	w0, #0x3                   	// #3
  405ffc:	mov	x29, sp
  406000:	bl	4015d0 <exit@plt>
  406004:	adrp	x8, 40c000 <_ZdlPvm@@Base+0x14a0>
  406008:	ldr	d0, [x8, #680]
  40600c:	stp	x1, x2, [x0]
  406010:	str	xzr, [x0, #16]
  406014:	str	xzr, [x0, #32]
  406018:	str	d0, [x0, #24]
  40601c:	ret
  406020:	stp	x29, x30, [sp, #-32]!
  406024:	str	x19, [sp, #16]
  406028:	mov	x29, sp
  40602c:	mov	x19, x0
  406030:	ldr	x0, [x0, #32]
  406034:	cbz	x0, 40603c <printf@plt+0x4a0c>
  406038:	bl	401500 <_ZdaPv@plt>
  40603c:	ldr	x0, [x19, #8]
  406040:	bl	4013d0 <free@plt>
  406044:	ldr	x0, [x19]
  406048:	cbz	x0, 406058 <printf@plt+0x4a28>
  40604c:	ldr	x19, [sp, #16]
  406050:	ldp	x29, x30, [sp], #32
  406054:	b	4013b0 <fclose@plt>
  406058:	ldr	x19, [sp, #16]
  40605c:	ldp	x29, x30, [sp], #32
  406060:	ret
  406064:	sub	sp, sp, #0x70
  406068:	stp	x29, x30, [sp, #16]
  40606c:	stp	x28, x27, [sp, #32]
  406070:	stp	x26, x25, [sp, #48]
  406074:	stp	x24, x23, [sp, #64]
  406078:	stp	x22, x21, [sp, #80]
  40607c:	stp	x20, x19, [sp, #96]
  406080:	add	x29, sp, #0x10
  406084:	ldr	x20, [x0]
  406088:	cbz	x20, 4061f8 <printf@plt+0x4bc8>
  40608c:	ldr	x8, [x0, #32]
  406090:	mov	x19, x0
  406094:	cbnz	x8, 4060ac <printf@plt+0x4a7c>
  406098:	mov	w0, #0x80                  	// #128
  40609c:	mov	w21, #0x80                  	// #128
  4060a0:	bl	401310 <_Znam@plt>
  4060a4:	str	x0, [x19, #32]
  4060a8:	str	w21, [x19, #20]
  4060ac:	mov	x0, x20
  4060b0:	bl	401480 <getc@plt>
  4060b4:	cmn	w0, #0x1
  4060b8:	b.eq	4061f8 <printf@plt+0x4bc8>  // b.none
  4060bc:	adrp	x26, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4060c0:	adrp	x21, 421000 <stderr@@GLIBC_2.17+0xe0>
  4060c4:	adrp	x27, 422000 <stderr@@GLIBC_2.17+0x10e0>
  4060c8:	mov	w22, w0
  4060cc:	mov	w20, wzr
  4060d0:	add	x26, x26, #0xdf0
  4060d4:	add	x21, x21, #0x1e0
  4060d8:	add	x27, x27, #0xc04
  4060dc:	b	4060fc <printf@plt+0x4acc>
  4060e0:	ldr	x0, [x19]
  4060e4:	bl	401480 <getc@plt>
  4060e8:	mov	w22, w0
  4060ec:	mov	w20, wzr
  4060f0:	cmn	w0, #0x1
  4060f4:	mov	w0, wzr
  4060f8:	b.eq	4061fc <printf@plt+0x4bcc>  // b.none
  4060fc:	tbnz	w22, #31, 406144 <printf@plt+0x4b14>
  406100:	ldrb	w8, [x26, w22, uxtw]
  406104:	cbz	w8, 406144 <printf@plt+0x4b14>
  406108:	mov	x0, sp
  40610c:	mov	w1, w22
  406110:	bl	405b48 <printf@plt+0x4518>
  406114:	ldr	w8, [x19, #28]
  406118:	cbnz	w8, 40613c <printf@plt+0x4b0c>
  40611c:	ldr	x0, [x19, #8]
  406120:	ldr	w1, [x19, #16]
  406124:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  406128:	mov	x3, sp
  40612c:	add	x2, x2, #0x408
  406130:	mov	x4, x21
  406134:	mov	x5, x21
  406138:	bl	405e0c <printf@plt+0x47dc>
  40613c:	mov	w28, w20
  406140:	b	4061a0 <printf@plt+0x4b70>
  406144:	ldrsw	x24, [x19, #20]
  406148:	add	w28, w20, #0x1
  40614c:	cmp	w28, w24
  406150:	b.lt	40618c <printf@plt+0x4b5c>  // b.tstop
  406154:	ldr	x25, [x19, #32]
  406158:	lsl	x23, x24, #1
  40615c:	mov	x0, x23
  406160:	bl	401310 <_Znam@plt>
  406164:	mov	x1, x25
  406168:	mov	x2, x24
  40616c:	str	x0, [x19, #32]
  406170:	bl	401340 <memcpy@plt>
  406174:	cbz	x25, 406188 <printf@plt+0x4b58>
  406178:	mov	x0, x25
  40617c:	bl	401500 <_ZdaPv@plt>
  406180:	ldr	w8, [x19, #20]
  406184:	lsl	w23, w8, #1
  406188:	str	w23, [x19, #20]
  40618c:	ldr	x8, [x19, #32]
  406190:	cmp	w22, #0xa
  406194:	strb	w22, [x8, w20, sxtw]
  406198:	mov	w20, w28
  40619c:	b.eq	4061b4 <printf@plt+0x4b84>  // b.none
  4061a0:	ldr	x0, [x19]
  4061a4:	bl	401480 <getc@plt>
  4061a8:	mov	w22, w0
  4061ac:	cmn	w0, #0x1
  4061b0:	b.ne	4060fc <printf@plt+0x4acc>  // b.any
  4061b4:	cbz	w28, 4061f8 <printf@plt+0x4bc8>
  4061b8:	ldr	x8, [x19, #32]
  4061bc:	strb	wzr, [x8, w28, sxtw]
  4061c0:	ldr	w8, [x19, #16]
  4061c4:	ldr	x9, [x19, #32]
  4061c8:	add	w8, w8, #0x1
  4061cc:	str	w8, [x19, #16]
  4061d0:	ldrb	w8, [x9], #1
  4061d4:	ldrb	w10, [x27, x8]
  4061d8:	cbnz	w10, 4061d0 <printf@plt+0x4ba0>
  4061dc:	cbz	w8, 4060e0 <printf@plt+0x4ab0>
  4061e0:	cmp	w8, #0x23
  4061e4:	mov	w0, #0x1                   	// #1
  4061e8:	b.ne	4061fc <printf@plt+0x4bcc>  // b.any
  4061ec:	ldr	w8, [x19, #24]
  4061f0:	cbnz	w8, 4060e0 <printf@plt+0x4ab0>
  4061f4:	b	4061fc <printf@plt+0x4bcc>
  4061f8:	mov	w0, wzr
  4061fc:	ldp	x20, x19, [sp, #96]
  406200:	ldp	x22, x21, [sp, #80]
  406204:	ldp	x24, x23, [sp, #64]
  406208:	ldp	x26, x25, [sp, #48]
  40620c:	ldp	x28, x27, [sp, #32]
  406210:	ldp	x29, x30, [sp, #16]
  406214:	add	sp, sp, #0x70
  406218:	ret
  40621c:	ldr	w8, [x0, #28]
  406220:	cbz	w8, 406228 <printf@plt+0x4bf8>
  406224:	ret
  406228:	ldr	x8, [x0, #8]
  40622c:	mov	x5, x4
  406230:	mov	x4, x3
  406234:	mov	x3, x2
  406238:	mov	x2, x1
  40623c:	ldr	w1, [x0, #16]
  406240:	mov	x0, x8
  406244:	b	405e0c <printf@plt+0x47dc>
  406248:	sub	sp, sp, #0x30
  40624c:	stp	x29, x30, [sp, #16]
  406250:	str	x19, [sp, #32]
  406254:	add	x29, sp, #0x10
  406258:	bl	40a7f0 <printf@plt+0x91c0>
  40625c:	cbz	x0, 40635c <printf@plt+0x4d2c>
  406260:	ldrb	w8, [x0]
  406264:	mov	x19, x0
  406268:	cmp	w8, #0x63
  40626c:	b.ne	406300 <printf@plt+0x4cd0>  // b.any
  406270:	ldrb	w8, [x19, #1]
  406274:	cmp	w8, #0x68
  406278:	b.ne	406300 <printf@plt+0x4cd0>  // b.any
  40627c:	ldrb	w8, [x19, #2]
  406280:	cmp	w8, #0x61
  406284:	b.ne	406300 <printf@plt+0x4cd0>  // b.any
  406288:	ldrb	w8, [x19, #3]
  40628c:	cmp	w8, #0x72
  406290:	b.ne	406300 <printf@plt+0x4cd0>  // b.any
  406294:	ldrb	w9, [x19, #4]
  406298:	sub	w0, w9, #0x30
  40629c:	cmp	w0, #0x9
  4062a0:	b.hi	406300 <printf@plt+0x4cd0>  // b.pmore
  4062a4:	ldrb	w8, [x19, #5]
  4062a8:	cbz	w8, 406360 <printf@plt+0x4d30>
  4062ac:	cmp	w9, #0x31
  4062b0:	b.cc	406300 <printf@plt+0x4cd0>  // b.lo, b.ul, b.last
  4062b4:	sub	w9, w8, #0x30
  4062b8:	and	w9, w9, #0xff
  4062bc:	cmp	w9, #0x9
  4062c0:	b.hi	406300 <printf@plt+0x4cd0>  // b.pmore
  4062c4:	ldrb	w9, [x19, #6]
  4062c8:	mov	w10, #0xa                   	// #10
  4062cc:	madd	w8, w0, w10, w8
  4062d0:	sub	w0, w8, #0x30
  4062d4:	cbz	w9, 406360 <printf@plt+0x4d30>
  4062d8:	sub	w8, w9, #0x30
  4062dc:	cmp	w8, #0x9
  4062e0:	b.hi	406300 <printf@plt+0x4cd0>  // b.pmore
  4062e4:	mov	w8, #0xa                   	// #10
  4062e8:	madd	w8, w0, w8, w9
  4062ec:	sub	w0, w8, #0x30
  4062f0:	cmp	w0, #0x7f
  4062f4:	b.gt	406300 <printf@plt+0x4cd0>
  4062f8:	ldrb	w8, [x19, #7]
  4062fc:	cbz	w8, 406360 <printf@plt+0x4d30>
  406300:	mov	x0, x19
  406304:	bl	40b6e0 <_ZdlPvm@@Base+0xb80>
  406308:	cbz	x0, 406320 <printf@plt+0x4cf0>
  40630c:	add	x0, x19, #0x1
  406310:	add	x1, x29, #0x18
  406314:	mov	w2, #0x10                  	// #16
  406318:	bl	4013c0 <strtol@plt>
  40631c:	b	406360 <printf@plt+0x4d30>
  406320:	mov	w8, #0x5c                  	// #92
  406324:	sturb	wzr, [x29, #-2]
  406328:	sturh	w8, [x29, #-4]
  40632c:	ldrb	w8, [x19, #1]
  406330:	cbnz	w8, 406340 <printf@plt+0x4d10>
  406334:	ldrb	w8, [x19]
  406338:	sub	x19, x29, #0x4
  40633c:	sturb	w8, [x29, #-3]
  406340:	mov	x0, x19
  406344:	bl	409994 <printf@plt+0x8364>
  406348:	cbz	x0, 40635c <printf@plt+0x4d2c>
  40634c:	mov	w1, #0x5f                  	// #95
  406350:	mov	x19, x0
  406354:	bl	4013f0 <strchr@plt>
  406358:	cbz	x0, 406370 <printf@plt+0x4d40>
  40635c:	mov	w0, #0xffffffff            	// #-1
  406360:	ldr	x19, [sp, #32]
  406364:	ldp	x29, x30, [sp, #16]
  406368:	add	sp, sp, #0x30
  40636c:	ret
  406370:	add	x1, x29, #0x18
  406374:	mov	w2, #0x10                  	// #16
  406378:	mov	x0, x19
  40637c:	b	406318 <printf@plt+0x4ce8>
  406380:	stp	x29, x30, [sp, #-32]!
  406384:	stp	x20, x19, [sp, #16]
  406388:	mov	x29, sp
  40638c:	adrp	x8, 40c000 <_ZdlPvm@@Base+0x14a0>
  406390:	add	x8, x8, #0x338
  406394:	mov	x20, x0
  406398:	str	wzr, [x0, #8]
  40639c:	str	xzr, [x0, #64]
  4063a0:	str	wzr, [x0, #72]
  4063a4:	stp	xzr, xzr, [x0, #16]
  4063a8:	stp	xzr, xzr, [x0, #88]
  4063ac:	str	x8, [x0]
  4063b0:	str	xzr, [x0, #80]
  4063b4:	mov	x0, x1
  4063b8:	mov	x19, x1
  4063bc:	bl	401380 <strlen@plt>
  4063c0:	add	x0, x0, #0x1
  4063c4:	bl	401310 <_Znam@plt>
  4063c8:	mov	x1, x19
  4063cc:	str	x0, [x20, #32]
  4063d0:	bl	401430 <strcpy@plt>
  4063d4:	stp	xzr, xzr, [x20, #40]
  4063d8:	str	wzr, [x20, #56]
  4063dc:	ldp	x20, x19, [sp, #16]
  4063e0:	ldp	x29, x30, [sp], #32
  4063e4:	ret
  4063e8:	stp	x29, x30, [sp, #-48]!
  4063ec:	stp	x20, x19, [sp, #32]
  4063f0:	ldr	w9, [x0, #88]
  4063f4:	mov	x19, x0
  4063f8:	ldr	x0, [x0, #80]
  4063fc:	adrp	x8, 40c000 <_ZdlPvm@@Base+0x14a0>
  406400:	add	x8, x8, #0x338
  406404:	cmp	w9, #0x1
  406408:	str	x21, [sp, #16]
  40640c:	mov	x29, sp
  406410:	str	x8, [x19]
  406414:	b.lt	406450 <printf@plt+0x4e20>  // b.tstop
  406418:	mov	x20, xzr
  40641c:	mov	w21, #0x20                  	// #32
  406420:	b	406434 <printf@plt+0x4e04>
  406424:	add	x20, x20, #0x1
  406428:	cmp	x20, w9, sxtw
  40642c:	add	x21, x21, #0x28
  406430:	b.ge	406450 <printf@plt+0x4e20>  // b.tcont
  406434:	ldr	x8, [x0, x21]
  406438:	cbz	x8, 406424 <printf@plt+0x4df4>
  40643c:	mov	x0, x8
  406440:	bl	401500 <_ZdaPv@plt>
  406444:	ldr	w9, [x19, #88]
  406448:	ldr	x0, [x19, #80]
  40644c:	b	406424 <printf@plt+0x4df4>
  406450:	cbz	x0, 406458 <printf@plt+0x4e28>
  406454:	bl	401500 <_ZdaPv@plt>
  406458:	ldr	x0, [x19, #64]
  40645c:	cbz	x0, 406464 <printf@plt+0x4e34>
  406460:	bl	401500 <_ZdaPv@plt>
  406464:	ldr	x0, [x19, #16]
  406468:	cbz	x0, 4064ac <printf@plt+0x4e7c>
  40646c:	mov	x20, xzr
  406470:	b	406480 <printf@plt+0x4e50>
  406474:	add	x20, x20, #0x1
  406478:	cmp	x20, #0x1f7
  40647c:	b.eq	4064a4 <printf@plt+0x4e74>  // b.none
  406480:	ldr	x8, [x0, x20, lsl #3]
  406484:	cbz	x8, 406474 <printf@plt+0x4e44>
  406488:	ldr	x21, [x8, #24]
  40648c:	mov	x0, x8
  406490:	bl	40ab54 <_ZdlPv@@Base>
  406494:	mov	x8, x21
  406498:	cbnz	x21, 406488 <printf@plt+0x4e58>
  40649c:	ldr	x0, [x19, #16]
  4064a0:	b	406474 <printf@plt+0x4e44>
  4064a4:	cbz	x0, 4064ac <printf@plt+0x4e7c>
  4064a8:	bl	401500 <_ZdaPv@plt>
  4064ac:	ldr	x0, [x19, #32]
  4064b0:	cbz	x0, 4064b8 <printf@plt+0x4e88>
  4064b4:	bl	401500 <_ZdaPv@plt>
  4064b8:	ldr	x0, [x19, #40]
  4064bc:	cbz	x0, 4064d0 <printf@plt+0x4ea0>
  4064c0:	bl	401500 <_ZdaPv@plt>
  4064c4:	b	4064d0 <printf@plt+0x4ea0>
  4064c8:	mov	x0, x20
  4064cc:	bl	40ab54 <_ZdlPv@@Base>
  4064d0:	ldr	x20, [x19, #96]
  4064d4:	cbz	x20, 4064f0 <printf@plt+0x4ec0>
  4064d8:	ldr	x8, [x20]
  4064dc:	str	x8, [x19, #96]
  4064e0:	ldr	x0, [x20, #16]
  4064e4:	cbz	x0, 4064c8 <printf@plt+0x4e98>
  4064e8:	bl	401500 <_ZdaPv@plt>
  4064ec:	b	4064c8 <printf@plt+0x4e98>
  4064f0:	ldp	x20, x19, [sp, #32]
  4064f4:	ldr	x21, [sp, #16]
  4064f8:	ldp	x29, x30, [sp], #48
  4064fc:	ret
  406500:	stp	x29, x30, [sp, #-32]!
  406504:	str	x19, [sp, #16]
  406508:	mov	x29, sp
  40650c:	mov	x19, x0
  406510:	bl	4063e8 <printf@plt+0x4db8>
  406514:	mov	x0, x19
  406518:	ldr	x19, [sp, #16]
  40651c:	ldp	x29, x30, [sp], #32
  406520:	b	40ab54 <_ZdlPv@@Base>
  406524:	stp	x29, x30, [sp, #-16]!
  406528:	mov	x29, sp
  40652c:	and	w8, w1, #0xff
  406530:	sub	w8, w8, #0x50
  406534:	cmp	w8, #0x20
  406538:	b.hi	406560 <printf@plt+0x4f30>  // b.pmore
  40653c:	adrp	x9, 40c000 <_ZdlPvm@@Base+0x14a0>
  406540:	add	x9, x9, #0x2c0
  406544:	adr	x10, 406558 <printf@plt+0x4f28>
  406548:	ldrb	w11, [x9, x8]
  40654c:	add	x10, x10, x11, lsl #2
  406550:	fmov	d0, #1.000000000000000000e+00
  406554:	br	x10
  406558:	fmov	d0, #6.000000000000000000e+00
  40655c:	b	406590 <printf@plt+0x4f60>
  406560:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  406564:	add	x1, x1, #0x42a
  406568:	mov	w0, #0x11f                 	// #287
  40656c:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  406570:	mov	w0, wzr
  406574:	ldp	x29, x30, [sp], #16
  406578:	ret
  40657c:	adrp	x8, 40c000 <_ZdlPvm@@Base+0x14a0>
  406580:	ldr	d0, [x8, #688]
  406584:	b	406590 <printf@plt+0x4f60>
  406588:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  40658c:	fmov	d0, x8
  406590:	ldr	d1, [x0]
  406594:	fdiv	d0, d1, d0
  406598:	str	d0, [x0]
  40659c:	mov	w0, #0x1                   	// #1
  4065a0:	ldp	x29, x30, [sp], #16
  4065a4:	ret
  4065a8:	str	d8, [sp, #-64]!
  4065ac:	stp	x29, x30, [sp, #16]
  4065b0:	stp	x22, x21, [sp, #32]
  4065b4:	stp	x20, x19, [sp, #48]
  4065b8:	mov	x29, sp
  4065bc:	ldrsw	x22, [x1]
  4065c0:	mov	w19, w3
  4065c4:	mov	w21, w2
  4065c8:	mov	x20, x0
  4065cc:	tbz	w22, #31, 4065e0 <printf@plt+0x4fb0>
  4065d0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  4065d4:	add	x1, x1, #0x42a
  4065d8:	mov	w0, #0x190                 	// #400
  4065dc:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  4065e0:	ldr	w8, [x20, #72]
  4065e4:	cmp	w22, w8
  4065e8:	b.ge	40661c <printf@plt+0x4fec>  // b.tcont
  4065ec:	ldr	x8, [x20, #64]
  4065f0:	ldr	w8, [x8, x22, lsl #2]
  4065f4:	tbnz	w8, #31, 40661c <printf@plt+0x4fec>
  4065f8:	ldr	x9, [x20, #80]
  4065fc:	mov	w10, #0x28                  	// #40
  406600:	mov	x0, x20
  406604:	mov	w2, w21
  406608:	madd	x8, x8, x10, x9
  40660c:	ldr	w1, [x8, #12]
  406610:	bl	409284 <printf@plt+0x7c54>
  406614:	scvtf	d8, w0
  406618:	b	40662c <printf@plt+0x4ffc>
  40661c:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  406620:	ldr	w8, [x8, #584]
  406624:	fmov	d8, xzr
  406628:	cbz	w8, 40667c <printf@plt+0x504c>
  40662c:	ldr	d0, [x20, #48]
  406630:	adrp	x8, 40c000 <_ZdlPvm@@Base+0x14a0>
  406634:	ldr	d1, [x8, #696]
  406638:	scvtf	d2, w19
  40663c:	mov	x8, #0x800000000000        	// #140737488355328
  406640:	fadd	d0, d0, d2
  406644:	movk	x8, #0x4066, lsl #48
  406648:	fmul	d0, d0, d1
  40664c:	fmov	d1, x8
  406650:	fdiv	d0, d0, d1
  406654:	bl	4015c0 <tan@plt>
  406658:	ldp	x20, x19, [sp, #48]
  40665c:	ldp	x22, x21, [sp, #32]
  406660:	ldp	x29, x30, [sp, #16]
  406664:	fmul	d0, d8, d0
  406668:	fmov	d1, #5.000000000000000000e-01
  40666c:	fadd	d0, d0, d1
  406670:	fcvtzs	w0, d0
  406674:	ldr	d8, [sp], #64
  406678:	ret
  40667c:	bl	401580 <abort@plt>
  406680:	stp	x29, x30, [sp, #-48]!
  406684:	str	x21, [sp, #16]
  406688:	stp	x20, x19, [sp, #32]
  40668c:	mov	x29, sp
  406690:	ldrsw	x21, [x1]
  406694:	mov	w19, w2
  406698:	mov	x20, x0
  40669c:	tbz	w21, #31, 4066b0 <printf@plt+0x5080>
  4066a0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  4066a4:	add	x1, x1, #0x42a
  4066a8:	mov	w0, #0x190                 	// #400
  4066ac:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  4066b0:	ldr	w8, [x20, #72]
  4066b4:	cmp	w21, w8
  4066b8:	b.ge	4066f0 <printf@plt+0x50c0>  // b.tcont
  4066bc:	ldr	x8, [x20, #64]
  4066c0:	ldr	w8, [x8, x21, lsl #2]
  4066c4:	tbnz	w8, #31, 4066f0 <printf@plt+0x50c0>
  4066c8:	ldr	x9, [x20, #80]
  4066cc:	mov	w10, #0x28                  	// #40
  4066d0:	mov	x0, x20
  4066d4:	mov	w2, w19
  4066d8:	madd	x8, x8, x10, x9
  4066dc:	ldr	w1, [x8, #12]
  4066e0:	ldp	x20, x19, [sp, #32]
  4066e4:	ldr	x21, [sp, #16]
  4066e8:	ldp	x29, x30, [sp], #48
  4066ec:	b	409284 <printf@plt+0x7c54>
  4066f0:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  4066f4:	ldr	w8, [x8, #584]
  4066f8:	cbz	w8, 406710 <printf@plt+0x50e0>
  4066fc:	ldp	x20, x19, [sp, #32]
  406700:	ldr	x21, [sp, #16]
  406704:	mov	w0, wzr
  406708:	ldp	x29, x30, [sp], #48
  40670c:	ret
  406710:	bl	401580 <abort@plt>
  406714:	stp	x29, x30, [sp, #-48]!
  406718:	str	x21, [sp, #16]
  40671c:	stp	x20, x19, [sp, #32]
  406720:	mov	x29, sp
  406724:	ldrsw	x21, [x1]
  406728:	mov	x19, x1
  40672c:	mov	x20, x0
  406730:	tbz	w21, #31, 406744 <printf@plt+0x5114>
  406734:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  406738:	add	x1, x1, #0x42a
  40673c:	mov	w0, #0x132                 	// #306
  406740:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  406744:	ldr	w8, [x20, #72]
  406748:	cmp	w21, w8
  40674c:	b.ge	40675c <printf@plt+0x512c>  // b.tcont
  406750:	ldr	x8, [x20, #64]
  406754:	ldr	w8, [x8, x21, lsl #2]
  406758:	tbz	w8, #31, 40677c <printf@plt+0x514c>
  40675c:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  406760:	ldr	w8, [x8, #584]
  406764:	cbz	w8, 406784 <printf@plt+0x5154>
  406768:	mov	x0, x19
  40676c:	bl	406248 <printf@plt+0x4c18>
  406770:	tbz	w0, #31, 40677c <printf@plt+0x514c>
  406774:	ldr	w8, [x19, #4]
  406778:	tbnz	w8, #31, 406784 <printf@plt+0x5154>
  40677c:	mov	w0, #0x1                   	// #1
  406780:	b	406788 <printf@plt+0x5158>
  406784:	mov	w0, wzr
  406788:	ldp	x20, x19, [sp, #32]
  40678c:	ldr	x21, [sp, #16]
  406790:	ldp	x29, x30, [sp], #48
  406794:	ret
  406798:	ldr	w0, [x0, #28]
  40679c:	ret
  4067a0:	stp	x29, x30, [sp, #-32]!
  4067a4:	stp	x20, x19, [sp, #16]
  4067a8:	mov	x29, sp
  4067ac:	mov	w19, w2
  4067b0:	sxtw	x8, w19
  4067b4:	sbfiz	x9, x19, #2, #32
  4067b8:	cmp	xzr, x8, lsr #62
  4067bc:	mov	x20, x0
  4067c0:	str	x3, [x0]
  4067c4:	str	w1, [x0, #8]
  4067c8:	csinv	x0, x9, xzr, eq  // eq = none
  4067cc:	bl	401310 <_Znam@plt>
  4067d0:	cmp	w19, #0x1
  4067d4:	str	x0, [x20, #16]
  4067d8:	b.lt	4067ec <printf@plt+0x51bc>  // b.tstop
  4067dc:	mov	w8, w19
  4067e0:	lsl	x2, x8, #2
  4067e4:	mov	w1, #0xff                  	// #255
  4067e8:	bl	4013e0 <memset@plt>
  4067ec:	ldp	x20, x19, [sp, #16]
  4067f0:	ldp	x29, x30, [sp], #32
  4067f4:	ret
  4067f8:	ldr	x0, [x0, #16]
  4067fc:	cbz	x0, 406804 <printf@plt+0x51d4>
  406800:	b	401500 <_ZdaPv@plt>
  406804:	ret
  406808:	stp	x29, x30, [sp, #-80]!
  40680c:	str	x25, [sp, #16]
  406810:	stp	x24, x23, [sp, #32]
  406814:	stp	x22, x21, [sp, #48]
  406818:	stp	x20, x19, [sp, #64]
  40681c:	mov	x29, sp
  406820:	ldrsw	x23, [x1]
  406824:	mov	w19, w2
  406828:	mov	x21, x1
  40682c:	mov	x20, x0
  406830:	tbz	w23, #31, 406844 <printf@plt+0x5214>
  406834:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  406838:	add	x1, x1, #0x42a
  40683c:	mov	w0, #0x158                 	// #344
  406840:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  406844:	ldr	w8, [x20, #56]
  406848:	mov	w22, w19
  40684c:	cbz	w8, 4068b0 <printf@plt+0x5280>
  406850:	mov	w9, #0xfe0b                	// #65035
  406854:	movk	w9, #0x7fff, lsl #16
  406858:	sdiv	w9, w9, w8
  40685c:	cmp	w9, w19
  406860:	b.ge	406890 <printf@plt+0x5260>  // b.tcont
  406864:	scvtf	d1, w8
  406868:	mov	x8, #0x400000000000        	// #70368744177664
  40686c:	scvtf	d0, w19
  406870:	movk	x8, #0x408f, lsl #48
  406874:	fmul	d0, d0, d1
  406878:	fmov	d1, x8
  40687c:	fdiv	d0, d0, d1
  406880:	fmov	d1, #5.000000000000000000e-01
  406884:	fadd	d0, d0, d1
  406888:	fcvtzs	w22, d0
  40688c:	b	4068b0 <printf@plt+0x5280>
  406890:	mul	w8, w8, w19
  406894:	mov	w9, #0x4dd3                	// #19923
  406898:	movk	w9, #0x1062, lsl #16
  40689c:	add	w8, w8, #0x1f4
  4068a0:	smull	x8, w8, w9
  4068a4:	lsr	x9, x8, #63
  4068a8:	asr	x8, x8, #38
  4068ac:	add	w22, w8, w9
  4068b0:	ldr	w8, [x20, #72]
  4068b4:	cmp	w23, w8
  4068b8:	b.ge	406900 <printf@plt+0x52d0>  // b.tcont
  4068bc:	ldr	x9, [x20, #64]
  4068c0:	ldr	w23, [x9, x23, lsl #2]
  4068c4:	tbnz	w23, #31, 406900 <printf@plt+0x52d0>
  4068c8:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  4068cc:	ldr	w8, [x8, #540]
  4068d0:	cmp	w22, w8
  4068d4:	b.eq	4069cc <printf@plt+0x539c>  // b.none
  4068d8:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  4068dc:	ldr	w8, [x8, #576]
  4068e0:	cbnz	w8, 4069cc <printf@plt+0x539c>
  4068e4:	ldr	x24, [x20, #96]
  4068e8:	cbz	x24, 4069e0 <printf@plt+0x53b0>
  4068ec:	ldr	w8, [x24, #8]
  4068f0:	cmp	w8, w22
  4068f4:	b.ne	406a10 <printf@plt+0x53e0>  // b.any
  4068f8:	mov	x21, x24
  4068fc:	b	406a88 <printf@plt+0x5458>
  406900:	adrp	x23, 421000 <stderr@@GLIBC_2.17+0xe0>
  406904:	ldr	w9, [x23, #584]
  406908:	cbz	w9, 406ad8 <printf@plt+0x54a8>
  40690c:	ldrsw	x24, [x21]
  406910:	tbnz	w24, #31, 406920 <printf@plt+0x52f0>
  406914:	cmp	w24, w8
  406918:	b.lt	40693c <printf@plt+0x530c>  // b.tstop
  40691c:	b	40695c <printf@plt+0x532c>
  406920:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  406924:	add	x1, x1, #0x42a
  406928:	mov	w0, #0x224                 	// #548
  40692c:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  406930:	ldr	w8, [x20, #72]
  406934:	cmp	w24, w8
  406938:	b.ge	40695c <printf@plt+0x532c>  // b.tcont
  40693c:	ldr	x8, [x20, #64]
  406940:	ldr	w8, [x8, x24, lsl #2]
  406944:	tbnz	w8, #31, 40695c <printf@plt+0x532c>
  406948:	ldr	x9, [x20, #80]
  40694c:	mov	w10, #0x28                  	// #40
  406950:	madd	x8, x8, x10, x9
  406954:	ldr	w0, [x8, #4]
  406958:	b	406978 <printf@plt+0x5348>
  40695c:	ldr	w8, [x23, #584]
  406960:	cbz	w8, 406ad8 <printf@plt+0x54a8>
  406964:	mov	x0, x21
  406968:	bl	406248 <printf@plt+0x4c18>
  40696c:	tbz	w0, #31, 406978 <printf@plt+0x5348>
  406970:	ldr	w0, [x21, #4]
  406974:	tbnz	w0, #31, 406ad8 <printf@plt+0x54a8>
  406978:	bl	401520 <wcwidth@plt>
  40697c:	adrp	x9, 421000 <stderr@@GLIBC_2.17+0xe0>
  406980:	ldr	w9, [x9, #540]
  406984:	add	w8, w0, w0, lsl #1
  406988:	lsl	w8, w8, #3
  40698c:	cmp	w0, #0x1
  406990:	mov	w10, #0x18                  	// #24
  406994:	csel	w1, w8, w10, gt
  406998:	cmp	w22, w9
  40699c:	b.eq	406abc <printf@plt+0x548c>  // b.none
  4069a0:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  4069a4:	ldr	w8, [x8, #576]
  4069a8:	cbnz	w8, 406abc <printf@plt+0x548c>
  4069ac:	mov	x0, x20
  4069b0:	mov	w2, w19
  4069b4:	ldp	x20, x19, [sp, #64]
  4069b8:	ldp	x22, x21, [sp, #48]
  4069bc:	ldp	x24, x23, [sp, #32]
  4069c0:	ldr	x25, [sp, #16]
  4069c4:	ldp	x29, x30, [sp], #80
  4069c8:	b	409284 <printf@plt+0x7c54>
  4069cc:	ldr	x8, [x20, #80]
  4069d0:	mov	w9, #0x28                  	// #40
  4069d4:	madd	x8, x23, x9, x8
  4069d8:	ldr	w1, [x8, #8]
  4069dc:	b	406abc <printf@plt+0x548c>
  4069e0:	mov	w0, #0x18                  	// #24
  4069e4:	bl	40aab0 <_Znwm@@Base>
  4069e8:	ldrsw	x24, [x20, #92]
  4069ec:	mov	x21, x0
  4069f0:	str	xzr, [x0]
  4069f4:	str	w22, [x0, #8]
  4069f8:	lsl	x8, x24, #2
  4069fc:	cmp	xzr, x24, lsr #62
  406a00:	csinv	x0, x8, xzr, eq  // eq = none
  406a04:	bl	401310 <_Znam@plt>
  406a08:	and	x8, x24, #0xffffffff
  406a0c:	b	406a6c <printf@plt+0x543c>
  406a10:	mov	x21, x24
  406a14:	mov	x8, x21
  406a18:	ldr	x21, [x21]
  406a1c:	cbz	x21, 406a40 <printf@plt+0x5410>
  406a20:	ldr	w9, [x21, #8]
  406a24:	cmp	w9, w22
  406a28:	b.ne	406a14 <printf@plt+0x53e4>  // b.any
  406a2c:	ldr	x9, [x21]
  406a30:	str	x9, [x8]
  406a34:	ldr	x8, [x20, #96]
  406a38:	str	x8, [x21]
  406a3c:	b	406a84 <printf@plt+0x5454>
  406a40:	mov	w0, #0x18                  	// #24
  406a44:	bl	40aab0 <_Znwm@@Base>
  406a48:	ldrsw	x25, [x20, #92]
  406a4c:	mov	x21, x0
  406a50:	str	x24, [x0]
  406a54:	str	w22, [x0, #8]
  406a58:	lsl	x8, x25, #2
  406a5c:	cmp	xzr, x25, lsr #62
  406a60:	csinv	x0, x8, xzr, eq  // eq = none
  406a64:	bl	401310 <_Znam@plt>
  406a68:	and	x8, x25, #0xffffffff
  406a6c:	cmp	w8, #0x1
  406a70:	str	x0, [x21, #16]
  406a74:	b.lt	406a84 <printf@plt+0x5454>  // b.tstop
  406a78:	lsl	x2, x8, #2
  406a7c:	mov	w1, #0xff                  	// #255
  406a80:	bl	4013e0 <memset@plt>
  406a84:	str	x21, [x20, #96]
  406a88:	ldr	x21, [x21, #16]
  406a8c:	ldr	w1, [x21, w23, sxtw #2]
  406a90:	tbz	w1, #31, 406abc <printf@plt+0x548c>
  406a94:	ldr	x8, [x20, #80]
  406a98:	sxtw	x22, w23
  406a9c:	mov	w9, #0x28                  	// #40
  406aa0:	mov	x0, x20
  406aa4:	madd	x8, x22, x9, x8
  406aa8:	ldr	w1, [x8, #8]
  406aac:	mov	w2, w19
  406ab0:	bl	409284 <printf@plt+0x7c54>
  406ab4:	mov	w1, w0
  406ab8:	str	w0, [x21, x22, lsl #2]
  406abc:	ldp	x20, x19, [sp, #64]
  406ac0:	ldp	x22, x21, [sp, #48]
  406ac4:	ldp	x24, x23, [sp, #32]
  406ac8:	ldr	x25, [sp, #16]
  406acc:	mov	w0, w1
  406ad0:	ldp	x29, x30, [sp], #80
  406ad4:	ret
  406ad8:	bl	401580 <abort@plt>
  406adc:	b	406ae0 <printf@plt+0x54b0>
  406ae0:	mov	x19, x0
  406ae4:	mov	x0, x21
  406ae8:	bl	40ab54 <_ZdlPv@@Base>
  406aec:	mov	x0, x19
  406af0:	bl	401600 <_Unwind_Resume@plt>
  406af4:	stp	x29, x30, [sp, #-48]!
  406af8:	str	x21, [sp, #16]
  406afc:	stp	x20, x19, [sp, #32]
  406b00:	mov	x29, sp
  406b04:	ldrsw	x21, [x1]
  406b08:	mov	x19, x1
  406b0c:	mov	x20, x0
  406b10:	tbz	w21, #31, 406b24 <printf@plt+0x54f4>
  406b14:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  406b18:	add	x1, x1, #0x42a
  406b1c:	mov	w0, #0x224                 	// #548
  406b20:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  406b24:	ldr	w8, [x20, #72]
  406b28:	cmp	w21, w8
  406b2c:	b.ge	406b50 <printf@plt+0x5520>  // b.tcont
  406b30:	ldr	x8, [x20, #64]
  406b34:	ldr	w8, [x8, x21, lsl #2]
  406b38:	tbnz	w8, #31, 406b50 <printf@plt+0x5520>
  406b3c:	ldr	x9, [x20, #80]
  406b40:	mov	w10, #0x28                  	// #40
  406b44:	madd	x8, x8, x10, x9
  406b48:	ldr	w0, [x8, #4]
  406b4c:	b	406b70 <printf@plt+0x5540>
  406b50:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  406b54:	ldr	w8, [x8, #584]
  406b58:	cbz	w8, 406b80 <printf@plt+0x5550>
  406b5c:	mov	x0, x19
  406b60:	bl	406248 <printf@plt+0x4c18>
  406b64:	tbz	w0, #31, 406b70 <printf@plt+0x5540>
  406b68:	ldr	w0, [x19, #4]
  406b6c:	tbnz	w0, #31, 406b80 <printf@plt+0x5550>
  406b70:	ldp	x20, x19, [sp, #32]
  406b74:	ldr	x21, [sp, #16]
  406b78:	ldp	x29, x30, [sp], #48
  406b7c:	ret
  406b80:	bl	401580 <abort@plt>
  406b84:	stp	x29, x30, [sp, #-48]!
  406b88:	str	x21, [sp, #16]
  406b8c:	stp	x20, x19, [sp, #32]
  406b90:	mov	x29, sp
  406b94:	ldrsw	x21, [x1]
  406b98:	mov	w19, w2
  406b9c:	mov	x20, x0
  406ba0:	tbz	w21, #31, 406bb4 <printf@plt+0x5584>
  406ba4:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  406ba8:	add	x1, x1, #0x42a
  406bac:	mov	w0, #0x19f                 	// #415
  406bb0:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  406bb4:	ldr	w8, [x20, #72]
  406bb8:	cmp	w21, w8
  406bbc:	b.ge	406bf4 <printf@plt+0x55c4>  // b.tcont
  406bc0:	ldr	x8, [x20, #64]
  406bc4:	ldr	w8, [x8, x21, lsl #2]
  406bc8:	tbnz	w8, #31, 406bf4 <printf@plt+0x55c4>
  406bcc:	ldr	x9, [x20, #80]
  406bd0:	mov	w10, #0x28                  	// #40
  406bd4:	mov	x0, x20
  406bd8:	mov	w2, w19
  406bdc:	madd	x8, x8, x10, x9
  406be0:	ldr	w1, [x8, #16]
  406be4:	ldp	x20, x19, [sp, #32]
  406be8:	ldr	x21, [sp, #16]
  406bec:	ldp	x29, x30, [sp], #48
  406bf0:	b	409284 <printf@plt+0x7c54>
  406bf4:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  406bf8:	ldr	w8, [x8, #584]
  406bfc:	cbz	w8, 406c14 <printf@plt+0x55e4>
  406c00:	ldp	x20, x19, [sp, #32]
  406c04:	ldr	x21, [sp, #16]
  406c08:	mov	w0, wzr
  406c0c:	ldp	x29, x30, [sp], #48
  406c10:	ret
  406c14:	bl	401580 <abort@plt>
  406c18:	stp	x29, x30, [sp, #-48]!
  406c1c:	str	x21, [sp, #16]
  406c20:	stp	x20, x19, [sp, #32]
  406c24:	mov	x29, sp
  406c28:	ldrsw	x21, [x1]
  406c2c:	mov	w19, w2
  406c30:	mov	x20, x0
  406c34:	tbz	w21, #31, 406c48 <printf@plt+0x5618>
  406c38:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  406c3c:	add	x1, x1, #0x42a
  406c40:	mov	w0, #0x1ae                 	// #430
  406c44:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  406c48:	ldr	w8, [x20, #72]
  406c4c:	cmp	w21, w8
  406c50:	b.ge	406c88 <printf@plt+0x5658>  // b.tcont
  406c54:	ldr	x8, [x20, #64]
  406c58:	ldr	w8, [x8, x21, lsl #2]
  406c5c:	tbnz	w8, #31, 406c88 <printf@plt+0x5658>
  406c60:	ldr	x9, [x20, #80]
  406c64:	mov	w10, #0x28                  	// #40
  406c68:	mov	x0, x20
  406c6c:	mov	w2, w19
  406c70:	madd	x8, x8, x10, x9
  406c74:	ldr	w1, [x8, #24]
  406c78:	ldp	x20, x19, [sp, #32]
  406c7c:	ldr	x21, [sp, #16]
  406c80:	ldp	x29, x30, [sp], #48
  406c84:	b	409284 <printf@plt+0x7c54>
  406c88:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  406c8c:	ldr	w8, [x8, #584]
  406c90:	cbz	w8, 406ca8 <printf@plt+0x5678>
  406c94:	ldp	x20, x19, [sp, #32]
  406c98:	ldr	x21, [sp, #16]
  406c9c:	mov	w0, wzr
  406ca0:	ldp	x29, x30, [sp], #48
  406ca4:	ret
  406ca8:	bl	401580 <abort@plt>
  406cac:	stp	x29, x30, [sp, #-48]!
  406cb0:	str	x21, [sp, #16]
  406cb4:	stp	x20, x19, [sp, #32]
  406cb8:	mov	x29, sp
  406cbc:	ldrsw	x21, [x1]
  406cc0:	mov	w19, w2
  406cc4:	mov	x20, x0
  406cc8:	tbz	w21, #31, 406cdc <printf@plt+0x56ac>
  406ccc:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  406cd0:	add	x1, x1, #0x42a
  406cd4:	mov	w0, #0x1bd                 	// #445
  406cd8:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  406cdc:	ldr	w8, [x20, #72]
  406ce0:	cmp	w21, w8
  406ce4:	b.ge	406d1c <printf@plt+0x56ec>  // b.tcont
  406ce8:	ldr	x8, [x20, #64]
  406cec:	ldr	w8, [x8, x21, lsl #2]
  406cf0:	tbnz	w8, #31, 406d1c <printf@plt+0x56ec>
  406cf4:	ldr	x9, [x20, #80]
  406cf8:	mov	w10, #0x28                  	// #40
  406cfc:	mov	x0, x20
  406d00:	mov	w2, w19
  406d04:	madd	x8, x8, x10, x9
  406d08:	ldr	w1, [x8, #20]
  406d0c:	ldp	x20, x19, [sp, #32]
  406d10:	ldr	x21, [sp, #16]
  406d14:	ldp	x29, x30, [sp], #48
  406d18:	b	409284 <printf@plt+0x7c54>
  406d1c:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  406d20:	ldr	w8, [x8, #584]
  406d24:	cbz	w8, 406d3c <printf@plt+0x570c>
  406d28:	ldp	x20, x19, [sp, #32]
  406d2c:	ldr	x21, [sp, #16]
  406d30:	mov	w0, wzr
  406d34:	ldp	x29, x30, [sp], #48
  406d38:	ret
  406d3c:	bl	401580 <abort@plt>
  406d40:	stp	x29, x30, [sp, #-48]!
  406d44:	str	x21, [sp, #16]
  406d48:	stp	x20, x19, [sp, #32]
  406d4c:	mov	x29, sp
  406d50:	ldrsw	x21, [x1]
  406d54:	mov	w19, w2
  406d58:	mov	x20, x0
  406d5c:	tbz	w21, #31, 406d70 <printf@plt+0x5740>
  406d60:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  406d64:	add	x1, x1, #0x42a
  406d68:	mov	w0, #0x1cc                 	// #460
  406d6c:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  406d70:	ldr	w8, [x20, #72]
  406d74:	cmp	w21, w8
  406d78:	b.ge	406db0 <printf@plt+0x5780>  // b.tcont
  406d7c:	ldr	x8, [x20, #64]
  406d80:	ldr	w8, [x8, x21, lsl #2]
  406d84:	tbnz	w8, #31, 406db0 <printf@plt+0x5780>
  406d88:	ldr	x9, [x20, #80]
  406d8c:	mov	w10, #0x28                  	// #40
  406d90:	mov	x0, x20
  406d94:	mov	w2, w19
  406d98:	madd	x8, x8, x10, x9
  406d9c:	ldr	w1, [x8, #28]
  406da0:	ldp	x20, x19, [sp, #32]
  406da4:	ldr	x21, [sp, #16]
  406da8:	ldp	x29, x30, [sp], #48
  406dac:	b	409284 <printf@plt+0x7c54>
  406db0:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  406db4:	ldr	w8, [x8, #584]
  406db8:	cbz	w8, 406dd0 <printf@plt+0x57a0>
  406dbc:	ldp	x20, x19, [sp, #32]
  406dc0:	ldr	x21, [sp, #16]
  406dc4:	mov	w0, wzr
  406dc8:	ldp	x29, x30, [sp], #48
  406dcc:	ret
  406dd0:	bl	401580 <abort@plt>
  406dd4:	stp	x29, x30, [sp, #-32]!
  406dd8:	stp	x20, x19, [sp, #16]
  406ddc:	mov	x29, sp
  406de0:	mov	w20, w1
  406de4:	mov	x19, x0
  406de8:	tbz	w1, #31, 406dfc <printf@plt+0x57cc>
  406dec:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  406df0:	add	x1, x1, #0x42a
  406df4:	mov	w0, #0x1da                 	// #474
  406df8:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  406dfc:	cmp	w20, #0x3e8
  406e00:	csel	w8, wzr, w20, eq  // eq = none
  406e04:	str	w8, [x19, #56]
  406e08:	ldp	x20, x19, [sp, #16]
  406e0c:	ldp	x29, x30, [sp], #32
  406e10:	ret
  406e14:	ldr	w0, [x0, #56]
  406e18:	ret
  406e1c:	ldr	w8, [x0, #24]
  406e20:	mov	w2, w1
  406e24:	mov	w1, w8
  406e28:	b	409284 <printf@plt+0x7c54>
  406e2c:	stp	x1, x2, [x0]
  406e30:	str	w3, [x0, #16]
  406e34:	str	x4, [x0, #24]
  406e38:	ret
  406e3c:	stp	x29, x30, [sp, #-64]!
  406e40:	str	x23, [sp, #16]
  406e44:	stp	x22, x21, [sp, #32]
  406e48:	stp	x20, x19, [sp, #48]
  406e4c:	mov	x29, sp
  406e50:	ldr	x22, [x0, #16]
  406e54:	mov	w19, w3
  406e58:	mov	x20, x2
  406e5c:	mov	x21, x1
  406e60:	cbnz	x22, 406e90 <printf@plt+0x5860>
  406e64:	mov	x23, x0
  406e68:	mov	w0, #0xfb8                 	// #4024
  406e6c:	bl	401310 <_Znam@plt>
  406e70:	mov	x22, x0
  406e74:	mov	x8, xzr
  406e78:	str	x0, [x23, #16]
  406e7c:	str	xzr, [x22, x8]
  406e80:	ldr	x22, [x23, #16]
  406e84:	add	x8, x8, #0x8
  406e88:	cmp	x8, #0xfb8
  406e8c:	b.ne	406e7c <printf@plt+0x584c>  // b.any
  406e90:	ldr	w8, [x21]
  406e94:	ldr	w9, [x20]
  406e98:	mov	w10, #0x4e61                	// #20065
  406e9c:	movk	w10, #0x824a, lsl #16
  406ea0:	mov	w0, #0x20                  	// #32
  406ea4:	add	w8, w9, w8, lsl #10
  406ea8:	smull	x9, w8, w10
  406eac:	lsr	x9, x9, #32
  406eb0:	add	w9, w9, w8
  406eb4:	asr	w10, w9, #8
  406eb8:	add	w9, w10, w9, lsr #31
  406ebc:	mov	w10, #0x1f7                 	// #503
  406ec0:	msub	w8, w9, w10, w8
  406ec4:	cmp	w8, #0x0
  406ec8:	cneg	w8, w8, mi  // mi = first
  406ecc:	lsl	x23, x8, #3
  406ed0:	bl	40aab0 <_Znwm@@Base>
  406ed4:	ldr	x8, [x22, x23]
  406ed8:	stp	x21, x20, [x0]
  406edc:	str	w19, [x0, #16]
  406ee0:	str	x8, [x0, #24]
  406ee4:	str	x0, [x22, x23]
  406ee8:	ldp	x20, x19, [sp, #48]
  406eec:	ldp	x22, x21, [sp, #32]
  406ef0:	ldr	x23, [sp, #16]
  406ef4:	ldp	x29, x30, [sp], #64
  406ef8:	ret
  406efc:	ldr	x8, [x0, #16]
  406f00:	cbz	x8, 406f44 <printf@plt+0x5914>
  406f04:	ldr	w9, [x1]
  406f08:	ldr	w10, [x2]
  406f0c:	mov	w11, #0x4e61                	// #20065
  406f10:	movk	w11, #0x824a, lsl #16
  406f14:	add	w9, w10, w9, lsl #10
  406f18:	smull	x10, w9, w11
  406f1c:	lsr	x10, x10, #32
  406f20:	add	w10, w10, w9
  406f24:	asr	w11, w10, #8
  406f28:	add	w10, w11, w10, lsr #31
  406f2c:	mov	w11, #0x1f7                 	// #503
  406f30:	msub	w9, w10, w11, w9
  406f34:	cmp	w9, #0x0
  406f38:	cneg	w9, w9, mi  // mi = first
  406f3c:	ldr	x8, [x8, w9, uxtw #3]
  406f40:	cbnz	x8, 406f54 <printf@plt+0x5924>
  406f44:	mov	w0, wzr
  406f48:	ret
  406f4c:	ldr	x8, [x8, #24]
  406f50:	cbz	x8, 406f44 <printf@plt+0x5914>
  406f54:	ldr	x9, [x8]
  406f58:	cmp	x9, x1
  406f5c:	b.ne	406f4c <printf@plt+0x591c>  // b.any
  406f60:	ldr	x9, [x8, #8]
  406f64:	cmp	x9, x2
  406f68:	b.ne	406f4c <printf@plt+0x591c>  // b.any
  406f6c:	ldr	w1, [x8, #16]
  406f70:	mov	w2, w3
  406f74:	b	409284 <printf@plt+0x7c54>
  406f78:	ldr	w8, [x0, #8]
  406f7c:	and	w0, w8, w1
  406f80:	ret
  406f84:	stp	x29, x30, [sp, #-32]!
  406f88:	stp	x20, x19, [sp, #16]
  406f8c:	mov	x29, sp
  406f90:	ldrsw	x20, [x1]
  406f94:	mov	x19, x0
  406f98:	tbz	w20, #31, 406fac <printf@plt+0x597c>
  406f9c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  406fa0:	add	x1, x1, #0x42a
  406fa4:	mov	w0, #0x215                 	// #533
  406fa8:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  406fac:	ldr	w8, [x19, #72]
  406fb0:	cmp	w20, w8
  406fb4:	b.ge	406fd8 <printf@plt+0x59a8>  // b.tcont
  406fb8:	ldr	x8, [x19, #64]
  406fbc:	ldr	w8, [x8, x20, lsl #2]
  406fc0:	tbnz	w8, #31, 406fd8 <printf@plt+0x59a8>
  406fc4:	ldr	x9, [x19, #80]
  406fc8:	mov	w10, #0x28                  	// #40
  406fcc:	mul	x8, x8, x10
  406fd0:	ldrb	w0, [x9, x8]
  406fd4:	b	406fe8 <printf@plt+0x59b8>
  406fd8:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  406fdc:	ldr	w8, [x8, #584]
  406fe0:	cbz	w8, 406ff4 <printf@plt+0x59c4>
  406fe4:	mov	w0, wzr
  406fe8:	ldp	x20, x19, [sp, #16]
  406fec:	ldp	x29, x30, [sp], #32
  406ff0:	ret
  406ff4:	bl	401580 <abort@plt>
  406ff8:	ldr	x0, [x0, #32]
  406ffc:	ret
  407000:	ldr	x0, [x0, #40]
  407004:	ret
  407008:	stp	x29, x30, [sp, #-32]!
  40700c:	stp	x20, x19, [sp, #16]
  407010:	mov	x29, sp
  407014:	ldrsw	x20, [x1]
  407018:	mov	x19, x0
  40701c:	tbz	w20, #31, 407030 <printf@plt+0x5a00>
  407020:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  407024:	add	x1, x1, #0x42a
  407028:	mov	w0, #0x245                 	// #581
  40702c:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  407030:	ldr	w8, [x19, #72]
  407034:	cmp	w20, w8
  407038:	b.ge	40705c <printf@plt+0x5a2c>  // b.tcont
  40703c:	ldr	x8, [x19, #64]
  407040:	ldr	w8, [x8, x20, lsl #2]
  407044:	tbnz	w8, #31, 40705c <printf@plt+0x5a2c>
  407048:	ldr	x9, [x19, #80]
  40704c:	mov	w10, #0x28                  	// #40
  407050:	madd	x8, x8, x10, x9
  407054:	ldr	x0, [x8, #32]
  407058:	b	40706c <printf@plt+0x5a3c>
  40705c:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  407060:	ldr	w8, [x8, #584]
  407064:	cbz	w8, 407078 <printf@plt+0x5a48>
  407068:	mov	x0, xzr
  40706c:	ldp	x20, x19, [sp, #16]
  407070:	ldp	x29, x30, [sp], #32
  407074:	ret
  407078:	bl	401580 <abort@plt>
  40707c:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  407080:	ldr	x0, [x8, #592]
  407084:	ret
  407088:	stp	x29, x30, [sp, #-64]!
  40708c:	stp	x24, x23, [sp, #16]
  407090:	stp	x22, x21, [sp, #32]
  407094:	stp	x20, x19, [sp, #48]
  407098:	mov	x29, sp
  40709c:	ldrsw	x23, [x0, #72]
  4070a0:	mov	x21, x0
  4070a4:	cbz	w23, 40715c <printf@plt+0x5b2c>
  4070a8:	lsl	w8, w23, #1
  4070ac:	add	w9, w1, #0xa
  4070b0:	cmp	w8, w1
  4070b4:	csel	w24, w8, w9, gt
  4070b8:	ldr	x19, [x21, #64]
  4070bc:	sxtw	x22, w24
  4070c0:	sbfiz	x8, x24, #2, #32
  4070c4:	cmp	xzr, x22, lsr #62
  4070c8:	csinv	x0, x8, xzr, eq  // eq = none
  4070cc:	str	w24, [x21, #72]
  4070d0:	bl	401310 <_Znam@plt>
  4070d4:	lsl	x2, x23, #2
  4070d8:	mov	x1, x19
  4070dc:	mov	x20, x0
  4070e0:	str	x0, [x21, #64]
  4070e4:	bl	401340 <memcpy@plt>
  4070e8:	cmp	w23, w24
  4070ec:	b.ge	407140 <printf@plt+0x5b10>  // b.tcont
  4070f0:	sub	x8, x22, x23
  4070f4:	cmp	x8, #0x7
  4070f8:	b.ls	40712c <printf@plt+0x5afc>  // b.plast
  4070fc:	and	x9, x8, #0xfffffffffffffff8
  407100:	add	x10, x20, x23, lsl #2
  407104:	add	x23, x9, x23
  407108:	add	x10, x10, #0x10
  40710c:	movi	v0.2d, #0xffffffffffffffff
  407110:	mov	x11, x9
  407114:	stp	q0, q0, [x10, #-16]
  407118:	subs	x11, x11, #0x8
  40711c:	add	x10, x10, #0x20
  407120:	b.ne	407114 <printf@plt+0x5ae4>  // b.any
  407124:	cmp	x8, x9
  407128:	b.eq	407140 <printf@plt+0x5b10>  // b.none
  40712c:	mov	w8, #0xffffffff            	// #-1
  407130:	str	w8, [x20, x23, lsl #2]
  407134:	add	x23, x23, #0x1
  407138:	cmp	x23, x22
  40713c:	b.lt	407130 <printf@plt+0x5b00>  // b.tstop
  407140:	cbz	x19, 4071dc <printf@plt+0x5bac>
  407144:	mov	x0, x19
  407148:	ldp	x20, x19, [sp, #48]
  40714c:	ldp	x22, x21, [sp, #32]
  407150:	ldp	x24, x23, [sp, #16]
  407154:	ldp	x29, x30, [sp], #64
  407158:	b	401500 <_ZdaPv@plt>
  40715c:	add	w8, w1, #0xa
  407160:	cmp	w1, #0x80
  407164:	mov	w9, #0x80                  	// #128
  407168:	csel	w20, w9, w8, lt  // lt = tstop
  40716c:	sxtw	x19, w20
  407170:	sbfiz	x8, x20, #2, #32
  407174:	cmp	xzr, x19, lsr #62
  407178:	csinv	x0, x8, xzr, eq  // eq = none
  40717c:	str	w20, [x21, #72]
  407180:	bl	401310 <_Znam@plt>
  407184:	cmp	w20, #0x1
  407188:	str	x0, [x21, #64]
  40718c:	b.lt	4071dc <printf@plt+0x5bac>  // b.tstop
  407190:	cmp	w19, #0x8
  407194:	b.cs	4071a0 <printf@plt+0x5b70>  // b.hs, b.nlast
  407198:	mov	x8, xzr
  40719c:	b	4071c8 <printf@plt+0x5b98>
  4071a0:	and	x8, x19, #0xfffffffffffffff8
  4071a4:	add	x9, x0, #0x10
  4071a8:	movi	v0.2d, #0xffffffffffffffff
  4071ac:	mov	x10, x8
  4071b0:	stp	q0, q0, [x9, #-16]
  4071b4:	subs	x10, x10, #0x8
  4071b8:	add	x9, x9, #0x20
  4071bc:	b.ne	4071b0 <printf@plt+0x5b80>  // b.any
  4071c0:	cmp	x8, x19
  4071c4:	b.eq	4071dc <printf@plt+0x5bac>  // b.none
  4071c8:	mov	w9, #0xffffffff            	// #-1
  4071cc:	str	w9, [x0, x8, lsl #2]
  4071d0:	add	x8, x8, #0x1
  4071d4:	cmp	x8, x19
  4071d8:	b.lt	4071cc <printf@plt+0x5b9c>  // b.tstop
  4071dc:	ldp	x20, x19, [sp, #48]
  4071e0:	ldp	x22, x21, [sp, #32]
  4071e4:	ldp	x24, x23, [sp, #16]
  4071e8:	ldp	x29, x30, [sp], #64
  4071ec:	ret
  4071f0:	stp	x29, x30, [sp, #-48]!
  4071f4:	str	x21, [sp, #16]
  4071f8:	stp	x20, x19, [sp, #32]
  4071fc:	mov	x29, sp
  407200:	ldr	x20, [x0, #80]
  407204:	mov	x19, x0
  407208:	cbz	x20, 407258 <printf@plt+0x5c28>
  40720c:	ldrsw	x8, [x19, #92]
  407210:	mov	w9, #0x28                  	// #40
  407214:	lsl	x10, x8, #1
  407218:	add	x21, x8, x8, lsl #2
  40721c:	umulh	x8, x10, x9
  407220:	lsl	x9, x21, #4
  407224:	cmp	xzr, x8
  407228:	csinv	x0, x9, xzr, eq  // eq = none
  40722c:	str	w10, [x19, #92]
  407230:	bl	401310 <_Znam@plt>
  407234:	lsl	x2, x21, #3
  407238:	mov	x1, x20
  40723c:	str	x0, [x19, #80]
  407240:	bl	401340 <memcpy@plt>
  407244:	mov	x0, x20
  407248:	ldp	x20, x19, [sp, #32]
  40724c:	ldr	x21, [sp, #16]
  407250:	ldp	x29, x30, [sp], #48
  407254:	b	401500 <_ZdaPv@plt>
  407258:	mov	w8, #0x10                  	// #16
  40725c:	mov	w0, #0x280                 	// #640
  407260:	str	w8, [x19, #92]
  407264:	bl	401310 <_Znam@plt>
  407268:	str	x0, [x19, #80]
  40726c:	ldp	x20, x19, [sp, #32]
  407270:	ldr	x21, [sp, #16]
  407274:	ldp	x29, x30, [sp], #48
  407278:	ret
  40727c:	stp	x29, x30, [sp, #-48]!
  407280:	stp	x22, x21, [sp, #16]
  407284:	stp	x20, x19, [sp, #32]
  407288:	mov	x29, sp
  40728c:	ldrsw	x8, [x0, #72]
  407290:	mov	x19, x0
  407294:	mov	x10, #0xffffffff00000000    	// #-4294967296
  407298:	lsl	x12, x8, #32
  40729c:	mov	x11, x8
  4072a0:	mov	x22, x11
  4072a4:	subs	x11, x11, #0x1
  4072a8:	mov	x9, x12
  4072ac:	b.lt	4072c4 <printf@plt+0x5c94>  // b.tstop
  4072b0:	ldr	x12, [x19, #64]
  4072b4:	add	x12, x12, x22, lsl #2
  4072b8:	ldur	w13, [x12, #-4]
  4072bc:	add	x12, x9, x10
  4072c0:	tbnz	w13, #31, 4072a0 <printf@plt+0x5c70>
  4072c4:	cmp	w8, w22
  4072c8:	b.le	407304 <printf@plt+0x5cd4>
  4072cc:	ldr	x20, [x19, #64]
  4072d0:	asr	x8, x9, #32
  4072d4:	cmp	xzr, x8, lsr #62
  4072d8:	asr	x21, x9, #30
  4072dc:	csinv	x0, x21, xzr, eq  // eq = none
  4072e0:	bl	401310 <_Znam@plt>
  4072e4:	mov	x1, x20
  4072e8:	mov	x2, x21
  4072ec:	str	x0, [x19, #64]
  4072f0:	bl	401340 <memcpy@plt>
  4072f4:	cbz	x20, 407300 <printf@plt+0x5cd0>
  4072f8:	mov	x0, x20
  4072fc:	bl	401500 <_ZdaPv@plt>
  407300:	str	w22, [x19, #72]
  407304:	ldp	w22, w8, [x19, #88]
  407308:	cmp	w22, w8
  40730c:	b.ge	407358 <printf@plt+0x5d28>  // b.tcont
  407310:	sxtw	x8, w22
  407314:	mov	w9, #0x28                  	// #40
  407318:	ldr	x20, [x19, #80]
  40731c:	umulh	x9, x8, x9
  407320:	add	x8, x8, x8, lsl #2
  407324:	lsl	x21, x8, #3
  407328:	cmp	xzr, x9
  40732c:	csinv	x0, x21, xzr, eq  // eq = none
  407330:	bl	401310 <_Znam@plt>
  407334:	mov	x1, x20
  407338:	mov	x2, x21
  40733c:	str	x0, [x19, #80]
  407340:	bl	401340 <memcpy@plt>
  407344:	cbz	x20, 407354 <printf@plt+0x5d24>
  407348:	mov	x0, x20
  40734c:	bl	401500 <_ZdaPv@plt>
  407350:	ldr	w22, [x19, #88]
  407354:	str	w22, [x19, #92]
  407358:	ldp	x20, x19, [sp, #32]
  40735c:	ldp	x22, x21, [sp, #16]
  407360:	ldp	x29, x30, [sp], #48
  407364:	ret
  407368:	stp	x29, x30, [sp, #-80]!
  40736c:	str	x25, [sp, #16]
  407370:	stp	x24, x23, [sp, #32]
  407374:	stp	x22, x21, [sp, #48]
  407378:	stp	x20, x19, [sp, #64]
  40737c:	mov	x29, sp
  407380:	ldrsw	x21, [x1]
  407384:	mov	x19, x2
  407388:	mov	x20, x0
  40738c:	tbz	w21, #31, 4073a0 <printf@plt+0x5d70>
  407390:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  407394:	add	x1, x1, #0x42a
  407398:	mov	w0, #0x296                 	// #662
  40739c:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  4073a0:	ldr	w8, [x20, #72]
  4073a4:	cmp	w21, w8
  4073a8:	b.lt	4073bc <printf@plt+0x5d8c>  // b.tstop
  4073ac:	mov	x0, x20
  4073b0:	mov	w1, w21
  4073b4:	bl	407088 <printf@plt+0x5a58>
  4073b8:	ldr	w8, [x20, #72]
  4073bc:	cmp	w21, w8
  4073c0:	b.lt	4073d4 <printf@plt+0x5da4>  // b.tstop
  4073c4:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  4073c8:	add	x1, x1, #0x42a
  4073cc:	mov	w0, #0x299                 	// #665
  4073d0:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  4073d4:	ldp	w23, w24, [x20, #88]
  4073d8:	add	w25, w23, #0x1
  4073dc:	cmp	w25, w24
  4073e0:	b.lt	407434 <printf@plt+0x5e04>  // b.tstop
  4073e4:	ldr	x22, [x20, #80]
  4073e8:	cbz	x22, 407498 <printf@plt+0x5e68>
  4073ec:	sxtw	x8, w24
  4073f0:	mov	w9, #0x28                  	// #40
  4073f4:	lsl	x10, x8, #1
  4073f8:	add	x23, x8, x8, lsl #2
  4073fc:	umulh	x8, x10, x9
  407400:	lsl	x9, x23, #4
  407404:	cmp	xzr, x8
  407408:	csinv	x0, x9, xzr, eq  // eq = none
  40740c:	str	w10, [x20, #92]
  407410:	bl	401310 <_Znam@plt>
  407414:	lsl	x2, x23, #3
  407418:	mov	x1, x22
  40741c:	str	x0, [x20, #80]
  407420:	bl	401340 <memcpy@plt>
  407424:	mov	x0, x22
  407428:	bl	401500 <_ZdaPv@plt>
  40742c:	ldp	w23, w24, [x20, #88]
  407430:	add	w25, w23, #0x1
  407434:	cmp	w25, w24
  407438:	b.lt	407450 <printf@plt+0x5e20>  // b.tstop
  40743c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  407440:	add	x1, x1, #0x42a
  407444:	mov	w0, #0x29c                 	// #668
  407448:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  40744c:	ldr	w23, [x20, #88]
  407450:	ldr	x8, [x20, #64]
  407454:	mov	w11, #0x28                  	// #40
  407458:	str	w23, [x8, x21, lsl #2]
  40745c:	ldrsw	x8, [x20, #88]
  407460:	ldr	x9, [x20, #80]
  407464:	add	w10, w8, #0x1
  407468:	str	w10, [x20, #88]
  40746c:	ldr	x10, [x19, #32]
  407470:	ldp	q0, q1, [x19]
  407474:	madd	x8, x8, x11, x9
  407478:	str	x10, [x8, #32]
  40747c:	stp	q0, q1, [x8]
  407480:	ldp	x20, x19, [sp, #64]
  407484:	ldp	x22, x21, [sp, #48]
  407488:	ldp	x24, x23, [sp, #32]
  40748c:	ldr	x25, [sp, #16]
  407490:	ldp	x29, x30, [sp], #80
  407494:	ret
  407498:	mov	w24, #0x10                  	// #16
  40749c:	mov	w0, #0x280                 	// #640
  4074a0:	str	w24, [x20, #92]
  4074a4:	bl	401310 <_Znam@plt>
  4074a8:	str	x0, [x20, #80]
  4074ac:	cmp	w25, w24
  4074b0:	b.ge	40743c <printf@plt+0x5e0c>  // b.tcont
  4074b4:	b	407450 <printf@plt+0x5e20>
  4074b8:	stp	x29, x30, [sp, #-48]!
  4074bc:	str	x21, [sp, #16]
  4074c0:	stp	x20, x19, [sp, #32]
  4074c4:	mov	x29, sp
  4074c8:	ldrsw	x19, [x1]
  4074cc:	ldrsw	x21, [x2]
  4074d0:	mov	x20, x0
  4074d4:	orr	w8, w21, w19
  4074d8:	tbnz	w8, #31, 4074e8 <printf@plt+0x5eb8>
  4074dc:	ldr	w8, [x20, #72]
  4074e0:	cmp	w21, w8
  4074e4:	b.lt	4074fc <printf@plt+0x5ecc>  // b.tstop
  4074e8:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  4074ec:	add	x1, x1, #0x42a
  4074f0:	mov	w0, #0x2a5                 	// #677
  4074f4:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  4074f8:	ldr	w8, [x20, #72]
  4074fc:	cmp	w19, w8
  407500:	b.lt	407510 <printf@plt+0x5ee0>  // b.tstop
  407504:	mov	x0, x20
  407508:	mov	w1, w19
  40750c:	bl	407088 <printf@plt+0x5a58>
  407510:	ldr	x8, [x20, #64]
  407514:	ldr	w9, [x8, x21, lsl #2]
  407518:	ldr	x21, [sp, #16]
  40751c:	str	w9, [x8, x19, lsl #2]
  407520:	ldp	x20, x19, [sp, #32]
  407524:	ldp	x29, x30, [sp], #48
  407528:	ret
  40752c:	stp	x29, x30, [sp, #-48]!
  407530:	stp	x22, x21, [sp, #16]
  407534:	stp	x20, x19, [sp, #32]
  407538:	mov	x29, sp
  40753c:	mov	x22, x0
  407540:	mov	w0, #0x68                  	// #104
  407544:	mov	w20, w2
  407548:	mov	x21, x1
  40754c:	bl	40aab0 <_Znwm@@Base>
  407550:	adrp	x8, 40c000 <_ZdlPvm@@Base+0x14a0>
  407554:	add	x8, x8, #0x338
  407558:	mov	x19, x0
  40755c:	str	wzr, [x0, #8]
  407560:	str	xzr, [x0, #64]
  407564:	str	wzr, [x0, #72]
  407568:	stp	xzr, xzr, [x0, #16]
  40756c:	stp	xzr, xzr, [x0, #88]
  407570:	str	x8, [x0]
  407574:	str	xzr, [x0, #80]
  407578:	mov	x0, x22
  40757c:	bl	401380 <strlen@plt>
  407580:	add	x0, x0, #0x1
  407584:	bl	401310 <_Znam@plt>
  407588:	mov	x1, x22
  40758c:	str	x0, [x19, #32]
  407590:	bl	401430 <strcpy@plt>
  407594:	mov	x0, x19
  407598:	mov	x1, x21
  40759c:	mov	w2, w20
  4075a0:	stp	xzr, xzr, [x19, #40]
  4075a4:	str	wzr, [x19, #56]
  4075a8:	bl	4075ec <printf@plt+0x5fbc>
  4075ac:	cbnz	w0, 4075c4 <printf@plt+0x5f94>
  4075b0:	ldr	x8, [x19]
  4075b4:	mov	x0, x19
  4075b8:	ldr	x8, [x8, #8]
  4075bc:	blr	x8
  4075c0:	mov	x19, xzr
  4075c4:	mov	x0, x19
  4075c8:	ldp	x20, x19, [sp, #32]
  4075cc:	ldp	x22, x21, [sp, #16]
  4075d0:	ldp	x29, x30, [sp], #48
  4075d4:	ret
  4075d8:	mov	x20, x0
  4075dc:	mov	x0, x19
  4075e0:	bl	40ab54 <_ZdlPv@@Base>
  4075e4:	mov	x0, x20
  4075e8:	bl	401600 <_Unwind_Resume@plt>
  4075ec:	sub	sp, sp, #0x130
  4075f0:	stp	x29, x30, [sp, #208]
  4075f4:	stp	x28, x27, [sp, #224]
  4075f8:	stp	x26, x25, [sp, #240]
  4075fc:	stp	x24, x23, [sp, #256]
  407600:	stp	x22, x21, [sp, #272]
  407604:	stp	x20, x19, [sp, #288]
  407608:	add	x29, sp, #0xd0
  40760c:	ldr	x21, [x0, #32]
  407610:	mov	x20, x1
  407614:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  407618:	mov	x19, x0
  40761c:	add	x1, x1, #0x464
  407620:	mov	x0, x21
  407624:	mov	w24, w2
  407628:	bl	401540 <strcmp@plt>
  40762c:	cbz	w0, 40798c <printf@plt+0x635c>
  407630:	sub	x1, x29, #0x10
  407634:	mov	x0, x21
  407638:	bl	4093f4 <printf@plt+0x7dc4>
  40763c:	cbz	x0, 4079ac <printf@plt+0x637c>
  407640:	ldur	x8, [x29, #-16]
  407644:	adrp	x21, 40c000 <_ZdlPvm@@Base+0x14a0>
  407648:	adrp	x22, 40c000 <_ZdlPvm@@Base+0x14a0>
  40764c:	adrp	x23, 40c000 <_ZdlPvm@@Base+0x14a0>
  407650:	adrp	x28, 40c000 <_ZdlPvm@@Base+0x14a0>
  407654:	adrp	x25, 40c000 <_ZdlPvm@@Base+0x14a0>
  407658:	adrp	x27, 40b000 <_ZdlPvm@@Base+0x4a0>
  40765c:	mov	x20, #0x800000000000        	// #140737488355328
  407660:	adrp	x26, 422000 <stderr@@GLIBC_2.17+0x10e0>
  407664:	mov	w9, #0x1                   	// #1
  407668:	add	x21, x21, #0x4a8
  40766c:	add	x22, x22, #0x489
  407670:	add	x23, x23, #0x4ad
  407674:	add	x28, x28, #0x618
  407678:	add	x25, x25, #0x4de
  40767c:	add	x27, x27, #0xd0e
  407680:	movk	x20, #0xc056, lsl #48
  407684:	add	x26, x26, #0xc04
  407688:	stur	xzr, [x29, #-40]
  40768c:	stur	xzr, [x29, #-24]
  407690:	stp	w9, w24, [x29, #-32]
  407694:	str	w24, [sp, #60]
  407698:	stp	x0, x8, [x29, #-56]
  40769c:	sub	x0, x29, #0x38
  4076a0:	bl	406064 <printf@plt+0x4a34>
  4076a4:	cbz	w0, 407e84 <printf@plt+0x6854>
  4076a8:	ldur	x0, [x29, #-24]
  4076ac:	mov	x1, x21
  4076b0:	bl	401440 <strtok@plt>
  4076b4:	mov	x1, x22
  4076b8:	mov	x24, x0
  4076bc:	bl	401540 <strcmp@plt>
  4076c0:	cbz	w0, 40769c <printf@plt+0x606c>
  4076c4:	mov	x0, x24
  4076c8:	mov	x1, x23
  4076cc:	bl	401540 <strcmp@plt>
  4076d0:	cbz	w0, 4077ac <printf@plt+0x617c>
  4076d4:	mov	x0, x24
  4076d8:	mov	x1, x25
  4076dc:	bl	401540 <strcmp@plt>
  4076e0:	cbz	w0, 4077e4 <printf@plt+0x61b4>
  4076e4:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  4076e8:	mov	x0, x24
  4076ec:	add	x1, x1, #0x505
  4076f0:	bl	401540 <strcmp@plt>
  4076f4:	cbz	w0, 40783c <printf@plt+0x620c>
  4076f8:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  4076fc:	mov	x0, x24
  407700:	add	x1, x1, #0x535
  407704:	bl	401540 <strcmp@plt>
  407708:	cbz	w0, 407910 <printf@plt+0x62e0>
  40770c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  407710:	mov	x0, x24
  407714:	add	x1, x1, #0x8f9
  407718:	bl	401540 <strcmp@plt>
  40771c:	cbz	w0, 407940 <printf@plt+0x6310>
  407720:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  407724:	mov	x0, x24
  407728:	add	x1, x1, #0x56b
  40772c:	bl	401540 <strcmp@plt>
  407730:	cbz	w0, 407a5c <printf@plt+0x642c>
  407734:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  407738:	mov	x0, x24
  40773c:	add	x1, x1, #0x575
  407740:	bl	401540 <strcmp@plt>
  407744:	cbz	w0, 407a5c <printf@plt+0x642c>
  407748:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  40774c:	mov	x0, xzr
  407750:	add	x1, x1, #0x100
  407754:	mov	x20, x27
  407758:	mov	x27, x23
  40775c:	mov	x23, x25
  407760:	mov	x25, x28
  407764:	bl	401440 <strtok@plt>
  407768:	cbz	x0, 40794c <printf@plt+0x631c>
  40776c:	sub	x28, x0, #0x1
  407770:	ldrb	w8, [x28, #1]!
  407774:	ldrb	w8, [x26, x8]
  407778:	cbnz	w8, 407770 <printf@plt+0x6140>
  40777c:	mov	x0, x28
  407780:	bl	401380 <strlen@plt>
  407784:	add	x9, x28, x0
  407788:	mov	x8, x9
  40778c:	cmp	x9, x28
  407790:	b.ls	4077a4 <printf@plt+0x6174>  // b.plast
  407794:	mov	x9, x8
  407798:	ldrb	w10, [x9, #-1]!
  40779c:	ldrb	w10, [x26, x10]
  4077a0:	cbnz	w10, 407788 <printf@plt+0x6158>
  4077a4:	strb	wzr, [x8]
  4077a8:	b	407950 <printf@plt+0x6320>
  4077ac:	mov	x0, xzr
  4077b0:	mov	x1, x21
  4077b4:	bl	401440 <strtok@plt>
  4077b8:	cbz	x0, 4079f0 <printf@plt+0x63c0>
  4077bc:	sub	x2, x29, #0x60
  4077c0:	mov	x1, x28
  4077c4:	bl	4014d0 <__isoc99_sscanf@plt>
  4077c8:	cmp	w0, #0x1
  4077cc:	b.ne	4079f0 <printf@plt+0x63c0>  // b.any
  4077d0:	ldur	w8, [x29, #-96]
  4077d4:	cmp	w8, #0x0
  4077d8:	b.le	4079f0 <printf@plt+0x63c0>
  4077dc:	str	w8, [x19, #24]
  4077e0:	b	40769c <printf@plt+0x606c>
  4077e4:	mov	x0, xzr
  4077e8:	mov	x1, x21
  4077ec:	bl	401440 <strtok@plt>
  4077f0:	mov	x24, x0
  4077f4:	cbz	x0, 407a20 <printf@plt+0x63f0>
  4077f8:	add	x2, sp, #0x60
  4077fc:	mov	x0, x24
  407800:	mov	x1, x27
  407804:	bl	4014d0 <__isoc99_sscanf@plt>
  407808:	ldr	d0, [sp, #96]
  40780c:	fmov	d1, x20
  407810:	fcmp	d0, d1
  407814:	b.ls	407a20 <printf@plt+0x63f0>  // b.plast
  407818:	cmp	w0, #0x1
  40781c:	b.ne	407a20 <printf@plt+0x63f0>  // b.any
  407820:	mov	x8, #0x800000000000        	// #140737488355328
  407824:	movk	x8, #0x4056, lsl #48
  407828:	fmov	d1, x8
  40782c:	fcmp	d0, d1
  407830:	b.ge	407a20 <printf@plt+0x63f0>  // b.tcont
  407834:	str	d0, [x19, #48]
  407838:	b	40769c <printf@plt+0x606c>
  40783c:	mov	x0, xzr
  407840:	mov	x1, x21
  407844:	bl	401440 <strtok@plt>
  407848:	cbz	x0, 40769c <printf@plt+0x606c>
  40784c:	mov	x24, x0
  407850:	b	407878 <printf@plt+0x6248>
  407854:	mov	w8, #0x1                   	// #1
  407858:	ldr	w9, [x19, #8]
  40785c:	mov	x0, xzr
  407860:	mov	x1, x21
  407864:	orr	w8, w9, w8
  407868:	str	w8, [x19, #8]
  40786c:	bl	401440 <strtok@plt>
  407870:	mov	x24, x0
  407874:	cbz	x0, 40769c <printf@plt+0x606c>
  407878:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x24a0>
  40787c:	mov	x0, x24
  407880:	add	x1, x1, #0x280
  407884:	bl	401540 <strcmp@plt>
  407888:	cbz	w0, 40769c <printf@plt+0x606c>
  40788c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  407890:	mov	x0, x24
  407894:	add	x1, x1, #0x50f
  407898:	bl	401540 <strcmp@plt>
  40789c:	cbz	w0, 407854 <printf@plt+0x6224>
  4078a0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  4078a4:	mov	x0, x24
  4078a8:	add	x1, x1, #0x513
  4078ac:	bl	401540 <strcmp@plt>
  4078b0:	cbz	w0, 4078f8 <printf@plt+0x62c8>
  4078b4:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  4078b8:	mov	x0, x24
  4078bc:	add	x1, x1, #0x517
  4078c0:	bl	401540 <strcmp@plt>
  4078c4:	cbz	w0, 407900 <printf@plt+0x62d0>
  4078c8:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  4078cc:	mov	x0, x24
  4078d0:	add	x1, x1, #0x512
  4078d4:	bl	401540 <strcmp@plt>
  4078d8:	cbz	w0, 407908 <printf@plt+0x62d8>
  4078dc:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  4078e0:	mov	x0, x24
  4078e4:	add	x1, x1, #0x516
  4078e8:	bl	401540 <strcmp@plt>
  4078ec:	cbnz	w0, 407f94 <printf@plt+0x6964>
  4078f0:	mov	w8, #0x10                  	// #16
  4078f4:	b	407858 <printf@plt+0x6228>
  4078f8:	mov	w8, #0x2                   	// #2
  4078fc:	b	407858 <printf@plt+0x6228>
  407900:	mov	w8, #0x4                   	// #4
  407904:	b	407858 <printf@plt+0x6228>
  407908:	mov	w8, #0x8                   	// #8
  40790c:	b	407858 <printf@plt+0x6228>
  407910:	mov	x0, xzr
  407914:	mov	x1, x21
  407918:	bl	401440 <strtok@plt>
  40791c:	cbz	x0, 408034 <printf@plt+0x6a04>
  407920:	mov	x24, x0
  407924:	bl	401380 <strlen@plt>
  407928:	add	x0, x0, #0x1
  40792c:	bl	401310 <_Znam@plt>
  407930:	mov	x1, x24
  407934:	str	x0, [x19, #40]
  407938:	bl	401430 <strcpy@plt>
  40793c:	b	40769c <printf@plt+0x606c>
  407940:	mov	w8, #0x1                   	// #1
  407944:	str	w8, [x19, #28]
  407948:	b	40769c <printf@plt+0x606c>
  40794c:	mov	x28, xzr
  407950:	ldr	x8, [x19]
  407954:	ldur	x3, [x29, #-48]
  407958:	ldur	w4, [x29, #-40]
  40795c:	ldr	x8, [x8, #16]
  407960:	mov	x0, x19
  407964:	mov	x1, x24
  407968:	mov	x2, x28
  40796c:	blr	x8
  407970:	mov	x28, x25
  407974:	mov	x25, x23
  407978:	mov	x23, x27
  40797c:	mov	x27, x20
  407980:	mov	x20, #0x800000000000        	// #140737488355328
  407984:	movk	x20, #0xc056, lsl #48
  407988:	b	40769c <printf@plt+0x606c>
  40798c:	cbnz	x20, 4079b0 <printf@plt+0x6380>
  407990:	adrp	x1, 421000 <stderr@@GLIBC_2.17+0xe0>
  407994:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  407998:	add	x1, x1, #0x1e0
  40799c:	add	x0, x0, #0x469
  4079a0:	mov	x2, x1
  4079a4:	mov	x3, x1
  4079a8:	b	4079e4 <printf@plt+0x63b4>
  4079ac:	cbz	x20, 4079c0 <printf@plt+0x6390>
  4079b0:	mov	w19, wzr
  4079b4:	mov	w8, #0x1                   	// #1
  4079b8:	str	w8, [x20]
  4079bc:	b	408380 <printf@plt+0x6d50>
  4079c0:	ldr	x1, [x19, #32]
  4079c4:	sub	x0, x29, #0x38
  4079c8:	bl	405b20 <printf@plt+0x44f0>
  4079cc:	adrp	x2, 421000 <stderr@@GLIBC_2.17+0xe0>
  4079d0:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  4079d4:	add	x2, x2, #0x1e0
  4079d8:	add	x0, x0, #0x48e
  4079dc:	sub	x1, x29, #0x38
  4079e0:	mov	x3, x2
  4079e4:	bl	405d70 <printf@plt+0x4740>
  4079e8:	mov	w19, wzr
  4079ec:	b	408380 <printf@plt+0x6d50>
  4079f0:	ldur	w8, [x29, #-28]
  4079f4:	cbnz	w8, 40835c <printf@plt+0x6d2c>
  4079f8:	ldur	x0, [x29, #-48]
  4079fc:	ldur	w1, [x29, #-40]
  407a00:	adrp	x3, 421000 <stderr@@GLIBC_2.17+0xe0>
  407a04:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  407a08:	add	x3, x3, #0x1e0
  407a0c:	add	x2, x2, #0x4b8
  407a10:	mov	x4, x3
  407a14:	mov	x5, x3
  407a18:	bl	405e0c <printf@plt+0x47dc>
  407a1c:	b	40835c <printf@plt+0x6d2c>
  407a20:	sub	x0, x29, #0x60
  407a24:	mov	x1, x24
  407a28:	bl	405b20 <printf@plt+0x44f0>
  407a2c:	ldur	w8, [x29, #-28]
  407a30:	cbnz	w8, 40835c <printf@plt+0x6d2c>
  407a34:	ldur	x0, [x29, #-48]
  407a38:	ldur	w1, [x29, #-40]
  407a3c:	adrp	x4, 421000 <stderr@@GLIBC_2.17+0xe0>
  407a40:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  407a44:	add	x4, x4, #0x1e0
  407a48:	add	x2, x2, #0x4e4
  407a4c:	sub	x3, x29, #0x60
  407a50:	mov	x5, x4
  407a54:	bl	405e0c <printf@plt+0x47dc>
  407a58:	b	40835c <printf@plt+0x6d2c>
  407a5c:	cbz	x24, 407e84 <printf@plt+0x6854>
  407a60:	sub	x8, x29, #0x60
  407a64:	add	x9, x8, #0xc
  407a68:	str	x9, [sp, #48]
  407a6c:	add	x9, x8, #0x10
  407a70:	str	x9, [sp, #40]
  407a74:	add	x9, x8, #0x14
  407a78:	adrp	x23, 40c000 <_ZdlPvm@@Base+0x14a0>
  407a7c:	adrp	x22, 40c000 <_ZdlPvm@@Base+0x14a0>
  407a80:	adrp	x25, 40c000 <_ZdlPvm@@Base+0x14a0>
  407a84:	adrp	x26, 40c000 <_ZdlPvm@@Base+0x14a0>
  407a88:	adrp	x27, 40c000 <_ZdlPvm@@Base+0x14a0>
  407a8c:	str	x9, [sp, #32]
  407a90:	add	x9, x8, #0x18
  407a94:	mov	w21, wzr
  407a98:	add	x23, x23, #0x56b
  407a9c:	add	x22, x22, #0x4a8
  407aa0:	add	x25, x25, #0x5df
  407aa4:	add	x26, x26, #0x42a
  407aa8:	add	x27, x27, #0x609
  407aac:	str	x9, [sp, #24]
  407ab0:	add	x9, x8, #0x1c
  407ab4:	add	x8, x8, #0x8
  407ab8:	stur	wzr, [x29, #-32]
  407abc:	stp	x8, x9, [sp, #8]
  407ac0:	mov	x0, x24
  407ac4:	mov	x1, x23
  407ac8:	bl	401540 <strcmp@plt>
  407acc:	cbz	w0, 407d30 <printf@plt+0x6700>
  407ad0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  407ad4:	mov	x0, x24
  407ad8:	add	x1, x1, #0x575
  407adc:	bl	401540 <strcmp@plt>
  407ae0:	cbnz	w0, 408184 <printf@plt+0x6b54>
  407ae4:	ldr	w8, [sp, #60]
  407ae8:	cbnz	w8, 407ea4 <printf@plt+0x6874>
  407aec:	mov	x20, xzr
  407af0:	b	407b00 <printf@plt+0x64d0>
  407af4:	ldr	x8, [x19, #64]
  407af8:	ldr	w9, [x8, x21, lsl #2]
  407afc:	str	w9, [x8, x24, lsl #2]
  407b00:	sub	x0, x29, #0x38
  407b04:	bl	406064 <printf@plt+0x4a34>
  407b08:	cbz	w0, 407e48 <printf@plt+0x6818>
  407b0c:	ldur	x0, [x29, #-24]
  407b10:	mov	x1, x22
  407b14:	bl	401440 <strtok@plt>
  407b18:	cbz	x0, 407b00 <printf@plt+0x64d0>
  407b1c:	mov	x24, x0
  407b20:	mov	x0, xzr
  407b24:	mov	x1, x22
  407b28:	bl	401440 <strtok@plt>
  407b2c:	cbz	x0, 407e4c <printf@plt+0x681c>
  407b30:	ldrb	w8, [x0]
  407b34:	cmp	w8, #0x22
  407b38:	b.ne	407b9c <printf@plt+0x656c>  // b.any
  407b3c:	cbz	x20, 4080a8 <printf@plt+0x6a78>
  407b40:	mov	x0, x24
  407b44:	mov	x1, x25
  407b48:	bl	401540 <strcmp@plt>
  407b4c:	cbz	w0, 4080d8 <printf@plt+0x6aa8>
  407b50:	mov	x0, x24
  407b54:	bl	40a710 <printf@plt+0x90e0>
  407b58:	ldrsw	x24, [x0]
  407b5c:	ldrsw	x21, [x20]
  407b60:	orr	w8, w21, w24
  407b64:	tbnz	w8, #31, 407b74 <printf@plt+0x6544>
  407b68:	ldr	w8, [x19, #72]
  407b6c:	cmp	w21, w8
  407b70:	b.lt	407b84 <printf@plt+0x6554>  // b.tstop
  407b74:	mov	w0, #0x2a5                 	// #677
  407b78:	mov	x1, x26
  407b7c:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  407b80:	ldr	w8, [x19, #72]
  407b84:	cmp	w24, w8
  407b88:	b.lt	407af4 <printf@plt+0x64c4>  // b.tstop
  407b8c:	mov	x0, x19
  407b90:	mov	w1, w24
  407b94:	bl	407088 <printf@plt+0x5a58>
  407b98:	b	407af4 <printf@plt+0x64c4>
  407b9c:	ldp	x4, x3, [sp, #40]
  407ba0:	ldp	x2, x7, [sp, #8]
  407ba4:	ldp	x5, x6, [sp, #24]
  407ba8:	mov	x1, x27
  407bac:	stp	xzr, xzr, [x3]
  407bb0:	str	wzr, [x3, #16]
  407bb4:	bl	4014d0 <__isoc99_sscanf@plt>
  407bb8:	cmp	w0, #0x0
  407bbc:	b.le	4081f0 <printf@plt+0x6bc0>
  407bc0:	mov	x0, xzr
  407bc4:	mov	x1, x22
  407bc8:	bl	401440 <strtok@plt>
  407bcc:	cbz	x0, 40822c <printf@plt+0x6bfc>
  407bd0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  407bd4:	add	x2, sp, #0x5c
  407bd8:	add	x1, x1, #0x618
  407bdc:	bl	4014d0 <__isoc99_sscanf@plt>
  407be0:	cmp	w0, #0x1
  407be4:	b.ne	408268 <printf@plt+0x6c38>  // b.any
  407be8:	ldr	w1, [sp, #92]
  407bec:	cmp	w1, #0x100
  407bf0:	b.cs	4082a4 <printf@plt+0x6c74>  // b.hs, b.nlast
  407bf4:	sturb	w1, [x29, #-96]
  407bf8:	mov	x0, xzr
  407bfc:	mov	x1, x22
  407c00:	bl	401440 <strtok@plt>
  407c04:	cbz	x0, 4082dc <printf@plt+0x6cac>
  407c08:	add	x1, sp, #0x50
  407c0c:	mov	w2, wzr
  407c10:	mov	x20, x0
  407c14:	bl	4013c0 <strtol@plt>
  407c18:	stur	w0, [x29, #-92]
  407c1c:	cbnz	w0, 407c2c <printf@plt+0x65fc>
  407c20:	ldr	x8, [sp, #80]
  407c24:	cmp	x8, x20
  407c28:	b.eq	408318 <printf@plt+0x6ce8>  // b.none
  407c2c:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  407c30:	ldr	w8, [x8, #584]
  407c34:	cbz	w8, 407c50 <printf@plt+0x6620>
  407c38:	bl	401520 <wcwidth@plt>
  407c3c:	cmp	w0, #0x2
  407c40:	b.lt	407c50 <printf@plt+0x6620>  // b.tstop
  407c44:	ldur	w8, [x29, #-88]
  407c48:	mul	w8, w8, w0
  407c4c:	stur	w8, [x29, #-88]
  407c50:	mov	x0, xzr
  407c54:	mov	x1, x22
  407c58:	bl	401440 <strtok@plt>
  407c5c:	cbz	x0, 407c94 <printf@plt+0x6664>
  407c60:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  407c64:	add	x1, x1, #0x5e0
  407c68:	mov	x20, x0
  407c6c:	bl	401540 <strcmp@plt>
  407c70:	cbz	w0, 407c90 <printf@plt+0x6660>
  407c74:	mov	x0, x20
  407c78:	bl	401380 <strlen@plt>
  407c7c:	add	x0, x0, #0x1
  407c80:	bl	401310 <_Znam@plt>
  407c84:	mov	x1, x20
  407c88:	bl	401430 <strcpy@plt>
  407c8c:	b	407c94 <printf@plt+0x6664>
  407c90:	mov	x0, xzr
  407c94:	stur	x0, [x29, #-64]
  407c98:	mov	x0, x24
  407c9c:	mov	x1, x25
  407ca0:	bl	401540 <strcmp@plt>
  407ca4:	cbz	w0, 407d10 <printf@plt+0x66e0>
  407ca8:	mov	x0, x24
  407cac:	bl	40a710 <printf@plt+0x90e0>
  407cb0:	mov	x20, x0
  407cb4:	sub	x2, x29, #0x60
  407cb8:	mov	x0, x19
  407cbc:	mov	x1, x20
  407cc0:	bl	407368 <printf@plt+0x5d38>
  407cc4:	ldur	w0, [x29, #-92]
  407cc8:	bl	40a6fc <printf@plt+0x90cc>
  407ccc:	ldrsw	x24, [x0]
  407cd0:	ldrsw	x21, [x20]
  407cd4:	orr	w8, w21, w24
  407cd8:	tbnz	w8, #31, 407ce8 <printf@plt+0x66b8>
  407cdc:	ldr	w8, [x19, #72]
  407ce0:	cmp	w21, w8
  407ce4:	b.lt	407cf8 <printf@plt+0x66c8>  // b.tstop
  407ce8:	mov	w0, #0x2a5                 	// #677
  407cec:	mov	x1, x26
  407cf0:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  407cf4:	ldr	w8, [x19, #72]
  407cf8:	cmp	w24, w8
  407cfc:	b.lt	407af4 <printf@plt+0x64c4>  // b.tstop
  407d00:	mov	x0, x19
  407d04:	mov	w1, w24
  407d08:	bl	407088 <printf@plt+0x5a58>
  407d0c:	b	407af4 <printf@plt+0x64c4>
  407d10:	ldur	w0, [x29, #-92]
  407d14:	bl	40a6fc <printf@plt+0x90cc>
  407d18:	mov	x20, x0
  407d1c:	sub	x2, x29, #0x60
  407d20:	mov	x0, x19
  407d24:	mov	x1, x20
  407d28:	bl	407368 <printf@plt+0x5d38>
  407d2c:	b	407b00 <printf@plt+0x64d0>
  407d30:	ldr	w8, [sp, #60]
  407d34:	cbnz	w8, 407ea4 <printf@plt+0x6874>
  407d38:	sub	x0, x29, #0x38
  407d3c:	bl	406064 <printf@plt+0x4a34>
  407d40:	cbz	w0, 407e70 <printf@plt+0x6840>
  407d44:	ldur	x0, [x29, #-24]
  407d48:	mov	x1, x22
  407d4c:	bl	401440 <strtok@plt>
  407d50:	cbz	x0, 407d38 <printf@plt+0x6708>
  407d54:	mov	x24, x0
  407d58:	mov	x0, xzr
  407d5c:	mov	x1, x22
  407d60:	bl	401440 <strtok@plt>
  407d64:	cbz	x0, 407e5c <printf@plt+0x682c>
  407d68:	mov	x27, x0
  407d6c:	mov	x0, xzr
  407d70:	mov	x1, x22
  407d74:	bl	401440 <strtok@plt>
  407d78:	cbz	x0, 408118 <printf@plt+0x6ae8>
  407d7c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  407d80:	add	x2, sp, #0x60
  407d84:	add	x1, x1, #0x618
  407d88:	mov	x20, x0
  407d8c:	bl	4014d0 <__isoc99_sscanf@plt>
  407d90:	cmp	w0, #0x1
  407d94:	b.ne	408148 <printf@plt+0x6b18>  // b.any
  407d98:	mov	x0, x24
  407d9c:	mov	x26, x23
  407da0:	bl	40a710 <printf@plt+0x90e0>
  407da4:	mov	x20, x0
  407da8:	mov	x0, x27
  407dac:	bl	40a710 <printf@plt+0x90e0>
  407db0:	ldr	x27, [x19, #16]
  407db4:	ldr	w28, [sp, #96]
  407db8:	mov	x24, x0
  407dbc:	cbnz	x27, 407de8 <printf@plt+0x67b8>
  407dc0:	mov	w0, #0xfb8                 	// #4024
  407dc4:	bl	401310 <_Znam@plt>
  407dc8:	mov	x27, x0
  407dcc:	mov	x8, xzr
  407dd0:	str	x0, [x19, #16]
  407dd4:	str	xzr, [x27, x8]
  407dd8:	ldr	x27, [x19, #16]
  407ddc:	add	x8, x8, #0x8
  407de0:	cmp	x8, #0xfb8
  407de4:	b.ne	407dd4 <printf@plt+0x67a4>  // b.any
  407de8:	ldr	w8, [x20]
  407dec:	ldr	w9, [x24]
  407df0:	add	w8, w9, w8, lsl #10
  407df4:	mov	w9, #0x4e61                	// #20065
  407df8:	movk	w9, #0x824a, lsl #16
  407dfc:	smull	x9, w8, w9
  407e00:	lsr	x9, x9, #32
  407e04:	add	w9, w9, w8
  407e08:	asr	w10, w9, #8
  407e0c:	add	w9, w10, w9, lsr #31
  407e10:	mov	w10, #0x1f7                 	// #503
  407e14:	msub	w8, w9, w10, w8
  407e18:	cmp	w8, #0x0
  407e1c:	cneg	w23, w8, mi  // mi = first
  407e20:	mov	w0, #0x20                  	// #32
  407e24:	bl	40aab0 <_Znwm@@Base>
  407e28:	lsl	x8, x23, #3
  407e2c:	ldr	x9, [x27, x8]
  407e30:	stp	x20, x24, [x0]
  407e34:	str	w28, [x0, #16]
  407e38:	mov	x23, x26
  407e3c:	str	x9, [x0, #24]
  407e40:	str	x0, [x27, x8]
  407e44:	b	407d38 <printf@plt+0x6708>
  407e48:	mov	x24, xzr
  407e4c:	cbz	x20, 4081c0 <printf@plt+0x6b90>
  407e50:	mov	w21, #0x1                   	// #1
  407e54:	cbnz	x24, 407ac0 <printf@plt+0x6490>
  407e58:	b	407e70 <printf@plt+0x6840>
  407e5c:	adrp	x26, 40c000 <_ZdlPvm@@Base+0x14a0>
  407e60:	adrp	x27, 40c000 <_ZdlPvm@@Base+0x14a0>
  407e64:	add	x26, x26, #0x42a
  407e68:	add	x27, x27, #0x609
  407e6c:	cbnz	x24, 407ac0 <printf@plt+0x6490>
  407e70:	mov	x0, x19
  407e74:	bl	40727c <printf@plt+0x5c4c>
  407e78:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  407e7c:	ldr	w8, [x8, #584]
  407e80:	b	407e94 <printf@plt+0x6864>
  407e84:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  407e88:	ldr	w8, [x8, #584]
  407e8c:	cbz	w8, 407eac <printf@plt+0x687c>
  407e90:	mov	w21, wzr
  407e94:	orr	w8, w8, w21
  407e98:	cbz	w8, 407edc <printf@plt+0x68ac>
  407e9c:	ldr	w8, [x19, #24]
  407ea0:	cbz	w8, 407f0c <printf@plt+0x68dc>
  407ea4:	mov	w19, #0x1                   	// #1
  407ea8:	b	408360 <printf@plt+0x6d30>
  407eac:	ldur	w8, [x29, #-28]
  407eb0:	cbnz	w8, 40835c <printf@plt+0x6d2c>
  407eb4:	ldur	x0, [x29, #-48]
  407eb8:	ldur	w1, [x29, #-40]
  407ebc:	adrp	x3, 421000 <stderr@@GLIBC_2.17+0xe0>
  407ec0:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  407ec4:	add	x3, x3, #0x1e0
  407ec8:	add	x2, x2, #0x57d
  407ecc:	mov	x4, x3
  407ed0:	mov	x5, x3
  407ed4:	bl	405e0c <printf@plt+0x47dc>
  407ed8:	b	40835c <printf@plt+0x6d2c>
  407edc:	ldur	w8, [x29, #-28]
  407ee0:	cbnz	w8, 40835c <printf@plt+0x6d2c>
  407ee4:	ldur	x0, [x29, #-48]
  407ee8:	ldur	w1, [x29, #-40]
  407eec:	adrp	x3, 421000 <stderr@@GLIBC_2.17+0xe0>
  407ef0:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  407ef4:	add	x3, x3, #0x1e0
  407ef8:	add	x2, x2, #0x728
  407efc:	mov	x4, x3
  407f00:	mov	x5, x3
  407f04:	bl	405e0c <printf@plt+0x47dc>
  407f08:	b	40835c <printf@plt+0x6d2c>
  407f0c:	adrp	x10, 41f000 <_Znam@GLIBCXX_3.4>
  407f10:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  407f14:	adrp	x9, 421000 <stderr@@GLIBC_2.17+0xe0>
  407f18:	ldr	w24, [x10, #744]
  407f1c:	ldr	w23, [x19, #56]
  407f20:	ldr	w20, [x8, #540]
  407f24:	ldr	w22, [x9, #536]
  407f28:	mov	w8, #0xd8                  	// #216
  407f2c:	mul	w21, w24, w8
  407f30:	cbz	w23, 407fd0 <printf@plt+0x69a0>
  407f34:	cmp	w23, #0x1
  407f38:	b.lt	407f48 <printf@plt+0x6918>  // b.tstop
  407f3c:	tbnz	w22, #31, 407f48 <printf@plt+0x6918>
  407f40:	cmp	w24, #0x0
  407f44:	b.gt	407f58 <printf@plt+0x6928>
  407f48:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  407f4c:	add	x1, x1, #0x42a
  407f50:	mov	w0, #0xfc                  	// #252
  407f54:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  407f58:	cbz	w22, 40802c <printf@plt+0x69fc>
  407f5c:	mov	x8, #0x400000000000        	// #70368744177664
  407f60:	scvtf	d0, w20
  407f64:	scvtf	d1, w22
  407f68:	movk	x8, #0x408f, lsl #48
  407f6c:	scvtf	d2, w21
  407f70:	scvtf	d3, w23
  407f74:	fmul	d0, d0, d1
  407f78:	fmov	d1, x8
  407f7c:	fdiv	d0, d0, d2
  407f80:	fdiv	d1, d3, d1
  407f84:	fmul	d0, d1, d0
  407f88:	tbnz	w20, #31, 408090 <printf@plt+0x6a60>
  407f8c:	fmov	d1, #5.000000000000000000e-01
  407f90:	b	408094 <printf@plt+0x6a64>
  407f94:	sub	x0, x29, #0x60
  407f98:	mov	x1, x24
  407f9c:	bl	405b20 <printf@plt+0x44f0>
  407fa0:	ldur	w8, [x29, #-28]
  407fa4:	cbnz	w8, 40835c <printf@plt+0x6d2c>
  407fa8:	ldur	x0, [x29, #-48]
  407fac:	ldur	w1, [x29, #-40]
  407fb0:	adrp	x4, 421000 <stderr@@GLIBC_2.17+0xe0>
  407fb4:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  407fb8:	add	x4, x4, #0x1e0
  407fbc:	add	x2, x2, #0x51a
  407fc0:	sub	x3, x29, #0x60
  407fc4:	mov	x5, x4
  407fc8:	bl	405e0c <printf@plt+0x47dc>
  407fcc:	b	40835c <printf@plt+0x6d2c>
  407fd0:	tbnz	w22, #31, 407fdc <printf@plt+0x69ac>
  407fd4:	cmp	w24, #0x0
  407fd8:	b.gt	407fec <printf@plt+0x69bc>
  407fdc:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  407fe0:	add	x1, x1, #0x42a
  407fe4:	mov	w0, #0xea                  	// #234
  407fe8:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  407fec:	cbz	w22, 40802c <printf@plt+0x69fc>
  407ff0:	mov	w8, #0x6c                  	// #108
  407ff4:	mul	w8, w24, w8
  407ff8:	tbnz	w20, #31, 408064 <printf@plt+0x6a34>
  407ffc:	mov	w9, #0x7fffffff            	// #2147483647
  408000:	sub	w9, w9, w8
  408004:	sdiv	w9, w9, w22
  408008:	cmp	w9, w20
  40800c:	b.ge	40810c <printf@plt+0x6adc>  // b.tcont
  408010:	scvtf	d0, w20
  408014:	scvtf	d1, w22
  408018:	scvtf	d2, w21
  40801c:	fmul	d0, d0, d1
  408020:	fdiv	d0, d0, d2
  408024:	fmov	d1, #5.000000000000000000e-01
  408028:	b	408094 <printf@plt+0x6a64>
  40802c:	mov	w8, wzr
  408030:	b	40809c <printf@plt+0x6a6c>
  408034:	ldur	w8, [x29, #-28]
  408038:	cbnz	w8, 40835c <printf@plt+0x6d2c>
  40803c:	ldur	x0, [x29, #-48]
  408040:	ldur	w1, [x29, #-40]
  408044:	adrp	x3, 421000 <stderr@@GLIBC_2.17+0xe0>
  408048:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  40804c:	add	x3, x3, #0x1e0
  408050:	add	x2, x2, #0x542
  408054:	mov	x4, x3
  408058:	mov	x5, x3
  40805c:	bl	405e0c <printf@plt+0x47dc>
  408060:	b	40835c <printf@plt+0x6d2c>
  408064:	mov	w10, #0x80000000            	// #-2147483648
  408068:	sub	w10, w10, w8
  40806c:	neg	w9, w20
  408070:	udiv	w10, w10, w22
  408074:	cmp	w10, w9
  408078:	b.cs	408108 <printf@plt+0x6ad8>  // b.hs, b.nlast
  40807c:	scvtf	d0, w20
  408080:	scvtf	d1, w22
  408084:	scvtf	d2, w21
  408088:	fmul	d0, d0, d1
  40808c:	fdiv	d0, d0, d2
  408090:	fmov	d1, #-5.000000000000000000e-01
  408094:	fadd	d0, d0, d1
  408098:	fcvtzs	w8, d0
  40809c:	str	w8, [x19, #24]
  4080a0:	mov	w19, #0x1                   	// #1
  4080a4:	b	408360 <printf@plt+0x6d30>
  4080a8:	ldur	w8, [x29, #-28]
  4080ac:	cbnz	w8, 40835c <printf@plt+0x6d2c>
  4080b0:	ldur	x0, [x29, #-48]
  4080b4:	ldur	w1, [x29, #-40]
  4080b8:	adrp	x3, 421000 <stderr@@GLIBC_2.17+0xe0>
  4080bc:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  4080c0:	add	x3, x3, #0x1e0
  4080c4:	add	x2, x2, #0x5be
  4080c8:	mov	x4, x3
  4080cc:	mov	x5, x3
  4080d0:	bl	405e0c <printf@plt+0x47dc>
  4080d4:	b	40835c <printf@plt+0x6d2c>
  4080d8:	ldur	w8, [x29, #-28]
  4080dc:	cbnz	w8, 40835c <printf@plt+0x6d2c>
  4080e0:	ldur	x0, [x29, #-48]
  4080e4:	ldur	w1, [x29, #-40]
  4080e8:	adrp	x3, 421000 <stderr@@GLIBC_2.17+0xe0>
  4080ec:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  4080f0:	add	x3, x3, #0x1e0
  4080f4:	add	x2, x2, #0x5e3
  4080f8:	mov	x4, x3
  4080fc:	mov	x5, x3
  408100:	bl	405e0c <printf@plt+0x47dc>
  408104:	b	40835c <printf@plt+0x6d2c>
  408108:	neg	w8, w8
  40810c:	madd	w8, w22, w20, w8
  408110:	sdiv	w8, w8, w21
  408114:	b	40809c <printf@plt+0x6a6c>
  408118:	ldur	w8, [x29, #-28]
  40811c:	cbnz	w8, 40835c <printf@plt+0x6d2c>
  408120:	ldur	x0, [x29, #-48]
  408124:	ldur	w1, [x29, #-40]
  408128:	adrp	x3, 421000 <stderr@@GLIBC_2.17+0xe0>
  40812c:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  408130:	add	x3, x3, #0x1e0
  408134:	add	x2, x2, #0x595
  408138:	mov	x4, x3
  40813c:	mov	x5, x3
  408140:	bl	405e0c <printf@plt+0x47dc>
  408144:	b	40835c <printf@plt+0x6d2c>
  408148:	sub	x0, x29, #0x60
  40814c:	mov	x1, x20
  408150:	bl	405b20 <printf@plt+0x44f0>
  408154:	ldur	w8, [x29, #-28]
  408158:	cbnz	w8, 40835c <printf@plt+0x6d2c>
  40815c:	ldur	x0, [x29, #-48]
  408160:	ldur	w1, [x29, #-40]
  408164:	adrp	x4, 421000 <stderr@@GLIBC_2.17+0xe0>
  408168:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  40816c:	add	x4, x4, #0x1e0
  408170:	add	x2, x2, #0x5a9
  408174:	sub	x3, x29, #0x60
  408178:	mov	x5, x4
  40817c:	bl	405e0c <printf@plt+0x47dc>
  408180:	b	40835c <printf@plt+0x6d2c>
  408184:	sub	x0, x29, #0x60
  408188:	mov	x1, x24
  40818c:	bl	405b20 <printf@plt+0x44f0>
  408190:	ldur	w8, [x29, #-28]
  408194:	cbnz	w8, 40835c <printf@plt+0x6d2c>
  408198:	ldur	x0, [x29, #-48]
  40819c:	ldur	w1, [x29, #-40]
  4081a0:	adrp	x4, 421000 <stderr@@GLIBC_2.17+0xe0>
  4081a4:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  4081a8:	add	x4, x4, #0x1e0
  4081ac:	add	x2, x2, #0x6e7
  4081b0:	sub	x3, x29, #0x60
  4081b4:	mov	x5, x4
  4081b8:	bl	405e0c <printf@plt+0x47dc>
  4081bc:	b	40835c <printf@plt+0x6d2c>
  4081c0:	ldur	w8, [x29, #-28]
  4081c4:	cbnz	w8, 40835c <printf@plt+0x6d2c>
  4081c8:	ldur	x0, [x29, #-48]
  4081cc:	ldur	w1, [x29, #-40]
  4081d0:	adrp	x3, 421000 <stderr@@GLIBC_2.17+0xe0>
  4081d4:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  4081d8:	add	x3, x3, #0x1e0
  4081dc:	add	x2, x2, #0x6c2
  4081e0:	mov	x4, x3
  4081e4:	mov	x5, x3
  4081e8:	bl	405e0c <printf@plt+0x47dc>
  4081ec:	b	40835c <printf@plt+0x6d2c>
  4081f0:	add	x0, sp, #0x60
  4081f4:	mov	x1, x24
  4081f8:	bl	405b20 <printf@plt+0x44f0>
  4081fc:	ldur	w8, [x29, #-28]
  408200:	cbnz	w8, 40835c <printf@plt+0x6d2c>
  408204:	ldur	x0, [x29, #-48]
  408208:	ldur	w1, [x29, #-40]
  40820c:	adrp	x4, 421000 <stderr@@GLIBC_2.17+0xe0>
  408210:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  408214:	add	x4, x4, #0x1e0
  408218:	add	x2, x2, #0x61b
  40821c:	add	x3, sp, #0x60
  408220:	mov	x5, x4
  408224:	bl	405e0c <printf@plt+0x47dc>
  408228:	b	40835c <printf@plt+0x6d2c>
  40822c:	add	x0, sp, #0x60
  408230:	mov	x1, x24
  408234:	bl	405b20 <printf@plt+0x44f0>
  408238:	ldur	w8, [x29, #-28]
  40823c:	cbnz	w8, 40835c <printf@plt+0x6d2c>
  408240:	ldur	x0, [x29, #-48]
  408244:	ldur	w1, [x29, #-40]
  408248:	adrp	x4, 421000 <stderr@@GLIBC_2.17+0xe0>
  40824c:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  408250:	add	x4, x4, #0x1e0
  408254:	add	x2, x2, #0x62e
  408258:	add	x3, sp, #0x60
  40825c:	mov	x5, x4
  408260:	bl	405e0c <printf@plt+0x47dc>
  408264:	b	40835c <printf@plt+0x6d2c>
  408268:	add	x0, sp, #0x60
  40826c:	mov	x1, x24
  408270:	bl	405b20 <printf@plt+0x44f0>
  408274:	ldur	w8, [x29, #-28]
  408278:	cbnz	w8, 40835c <printf@plt+0x6d2c>
  40827c:	ldur	x0, [x29, #-48]
  408280:	ldur	w1, [x29, #-40]
  408284:	adrp	x4, 421000 <stderr@@GLIBC_2.17+0xe0>
  408288:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  40828c:	add	x4, x4, #0x1e0
  408290:	add	x2, x2, #0x64e
  408294:	add	x3, sp, #0x60
  408298:	mov	x5, x4
  40829c:	bl	405e0c <printf@plt+0x47dc>
  4082a0:	b	40835c <printf@plt+0x6d2c>
  4082a4:	add	x0, sp, #0x60
  4082a8:	bl	405b48 <printf@plt+0x4518>
  4082ac:	ldur	w8, [x29, #-28]
  4082b0:	cbnz	w8, 40835c <printf@plt+0x6d2c>
  4082b4:	ldur	x0, [x29, #-48]
  4082b8:	ldur	w1, [x29, #-40]
  4082bc:	adrp	x4, 421000 <stderr@@GLIBC_2.17+0xe0>
  4082c0:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  4082c4:	add	x4, x4, #0x1e0
  4082c8:	add	x2, x2, #0x66a
  4082cc:	add	x3, sp, #0x60
  4082d0:	mov	x5, x4
  4082d4:	bl	405e0c <printf@plt+0x47dc>
  4082d8:	b	40835c <printf@plt+0x6d2c>
  4082dc:	add	x0, sp, #0x60
  4082e0:	mov	x1, x24
  4082e4:	bl	405b20 <printf@plt+0x44f0>
  4082e8:	ldur	w8, [x29, #-28]
  4082ec:	cbnz	w8, 40835c <printf@plt+0x6d2c>
  4082f0:	ldur	x0, [x29, #-48]
  4082f4:	ldur	w1, [x29, #-40]
  4082f8:	adrp	x4, 421000 <stderr@@GLIBC_2.17+0xe0>
  4082fc:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  408300:	add	x4, x4, #0x1e0
  408304:	add	x2, x2, #0x68b
  408308:	add	x3, sp, #0x60
  40830c:	mov	x5, x4
  408310:	bl	405e0c <printf@plt+0x47dc>
  408314:	b	40835c <printf@plt+0x6d2c>
  408318:	add	x0, sp, #0x60
  40831c:	mov	x1, x20
  408320:	bl	405b20 <printf@plt+0x44f0>
  408324:	add	x0, sp, #0x40
  408328:	mov	x1, x24
  40832c:	bl	405b20 <printf@plt+0x44f0>
  408330:	ldur	w8, [x29, #-28]
  408334:	cbnz	w8, 40835c <printf@plt+0x6d2c>
  408338:	ldur	x0, [x29, #-48]
  40833c:	ldur	w1, [x29, #-40]
  408340:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  408344:	adrp	x5, 421000 <stderr@@GLIBC_2.17+0xe0>
  408348:	add	x2, x2, #0x6a1
  40834c:	add	x5, x5, #0x1e0
  408350:	add	x3, sp, #0x60
  408354:	add	x4, sp, #0x40
  408358:	bl	405e0c <printf@plt+0x47dc>
  40835c:	mov	w19, wzr
  408360:	ldur	x0, [x29, #-24]
  408364:	cbz	x0, 40836c <printf@plt+0x6d3c>
  408368:	bl	401500 <_ZdaPv@plt>
  40836c:	ldur	x0, [x29, #-48]
  408370:	bl	4013d0 <free@plt>
  408374:	ldur	x0, [x29, #-56]
  408378:	cbz	x0, 408380 <printf@plt+0x6d50>
  40837c:	bl	4013b0 <fclose@plt>
  408380:	mov	w0, w19
  408384:	ldp	x20, x19, [sp, #288]
  408388:	ldp	x22, x21, [sp, #272]
  40838c:	ldp	x24, x23, [sp, #256]
  408390:	ldp	x26, x25, [sp, #240]
  408394:	ldp	x28, x27, [sp, #224]
  408398:	ldp	x29, x30, [sp, #208]
  40839c:	add	sp, sp, #0x130
  4083a0:	ret
  4083a4:	b	40840c <printf@plt+0x6ddc>
  4083a8:	b	40840c <printf@plt+0x6ddc>
  4083ac:	b	40840c <printf@plt+0x6ddc>
  4083b0:	b	40840c <printf@plt+0x6ddc>
  4083b4:	b	40840c <printf@plt+0x6ddc>
  4083b8:	b	40840c <printf@plt+0x6ddc>
  4083bc:	b	40840c <printf@plt+0x6ddc>
  4083c0:	b	40840c <printf@plt+0x6ddc>
  4083c4:	b	40840c <printf@plt+0x6ddc>
  4083c8:	b	40840c <printf@plt+0x6ddc>
  4083cc:	b	40840c <printf@plt+0x6ddc>
  4083d0:	b	40840c <printf@plt+0x6ddc>
  4083d4:	b	40840c <printf@plt+0x6ddc>
  4083d8:	b	40840c <printf@plt+0x6ddc>
  4083dc:	b	40840c <printf@plt+0x6ddc>
  4083e0:	b	40840c <printf@plt+0x6ddc>
  4083e4:	b	40840c <printf@plt+0x6ddc>
  4083e8:	b	40840c <printf@plt+0x6ddc>
  4083ec:	b	40840c <printf@plt+0x6ddc>
  4083f0:	b	40840c <printf@plt+0x6ddc>
  4083f4:	b	40840c <printf@plt+0x6ddc>
  4083f8:	b	40840c <printf@plt+0x6ddc>
  4083fc:	b	40840c <printf@plt+0x6ddc>
  408400:	b	40840c <printf@plt+0x6ddc>
  408404:	b	40840c <printf@plt+0x6ddc>
  408408:	b	40840c <printf@plt+0x6ddc>
  40840c:	mov	x19, x0
  408410:	ldur	x0, [x29, #-24]
  408414:	cbz	x0, 40841c <printf@plt+0x6dec>
  408418:	bl	401500 <_ZdaPv@plt>
  40841c:	ldur	x0, [x29, #-48]
  408420:	bl	4013d0 <free@plt>
  408424:	ldur	x0, [x29, #-56]
  408428:	cbz	x0, 408430 <printf@plt+0x6e00>
  40842c:	bl	4013b0 <fclose@plt>
  408430:	mov	x0, x19
  408434:	bl	401600 <_Unwind_Resume@plt>
  408438:	sub	sp, sp, #0x190
  40843c:	stp	x29, x30, [sp, #304]
  408440:	stp	x28, x27, [sp, #320]
  408444:	stp	x26, x25, [sp, #336]
  408448:	stp	x24, x23, [sp, #352]
  40844c:	stp	x22, x21, [sp, #368]
  408450:	stp	x20, x19, [sp, #384]
  408454:	add	x29, sp, #0x130
  408458:	ldrb	w8, [x0]
  40845c:	adrp	x27, 422000 <stderr@@GLIBC_2.17+0x10e0>
  408460:	add	x27, x27, #0xa04
  408464:	mov	x21, x2
  408468:	ldrb	w8, [x27, x8]
  40846c:	mov	x22, x0
  408470:	mov	x20, x1
  408474:	str	x3, [sp, #8]
  408478:	cbz	w8, 4084fc <printf@plt+0x6ecc>
  40847c:	mov	x24, x22
  408480:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  408484:	add	x1, x1, #0x445
  408488:	sub	x2, x29, #0x10
  40848c:	sub	x3, x29, #0x1c
  408490:	sub	x4, x29, #0x18
  408494:	sub	x5, x29, #0x20
  408498:	mov	x0, x24
  40849c:	bl	4014d0 <__isoc99_sscanf@plt>
  4084a0:	cmp	w0, #0x4
  4084a4:	mov	w0, wzr
  4084a8:	b.ne	408674 <printf@plt+0x7044>  // b.any
  4084ac:	ldur	d2, [x29, #-16]
  4084b0:	fcmp	d2, #0.0
  4084b4:	b.le	408674 <printf@plt+0x7044>
  4084b8:	ldur	d0, [x29, #-24]
  4084bc:	fcmp	d0, #0.0
  4084c0:	b.le	408674 <printf@plt+0x7044>
  4084c4:	ldurb	w8, [x29, #-28]
  4084c8:	sub	w8, w8, #0x50
  4084cc:	cmp	w8, #0x20
  4084d0:	b.hi	408618 <printf@plt+0x6fe8>  // b.pmore
  4084d4:	adrp	x9, 40c000 <_ZdlPvm@@Base+0x14a0>
  4084d8:	add	x9, x9, #0x2e1
  4084dc:	fmov	d1, #1.000000000000000000e+00
  4084e0:	adr	x10, 4084f4 <printf@plt+0x6ec4>
  4084e4:	ldrb	w11, [x9, x8]
  4084e8:	add	x10, x10, x11, lsl #2
  4084ec:	mov	v3.16b, v1.16b
  4084f0:	br	x10
  4084f4:	fmov	d3, #6.000000000000000000e+00
  4084f8:	b	4085e0 <printf@plt+0x6fb0>
  4084fc:	add	x8, sp, #0x10
  408500:	adrp	x26, 422000 <stderr@@GLIBC_2.17+0x10e0>
  408504:	mov	w23, #0x1                   	// #1
  408508:	add	x26, x26, #0x318
  40850c:	sub	x28, x8, #0x1
  408510:	mov	x24, x22
  408514:	mov	x19, xzr
  408518:	ldr	x25, [x26, x19]
  40851c:	mov	x1, x24
  408520:	mov	x0, x25
  408524:	bl	4015a0 <strcasecmp@plt>
  408528:	cbz	w0, 40859c <printf@plt+0x6f6c>
  40852c:	add	x19, x19, #0x18
  408530:	cmp	x19, #0x3d8
  408534:	b.ne	408518 <printf@plt+0x6ee8>  // b.any
  408538:	cbz	w23, 408628 <printf@plt+0x6ff8>
  40853c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x24a0>
  408540:	mov	x0, x22
  408544:	add	x1, x1, #0x1b9
  408548:	bl	401530 <fopen@plt>
  40854c:	cbz	x0, 408674 <printf@plt+0x7044>
  408550:	mov	x24, x0
  408554:	add	x0, sp, #0x10
  408558:	mov	w1, #0xfe                  	// #254
  40855c:	mov	x2, x24
  408560:	bl	4014b0 <fgets_unlocked@plt>
  408564:	mov	x0, x24
  408568:	bl	4013b0 <fclose@plt>
  40856c:	add	x0, sp, #0x10
  408570:	bl	401380 <strlen@plt>
  408574:	ldrb	w8, [x28, x0]
  408578:	cmp	w8, #0xa
  40857c:	b.ne	408584 <printf@plt+0x6f54>  // b.any
  408580:	strb	wzr, [x28, x0]
  408584:	ldrb	w8, [sp, #16]
  408588:	mov	w23, wzr
  40858c:	add	x24, sp, #0x10
  408590:	ldrb	w8, [x27, x8]
  408594:	cbz	w8, 408514 <printf@plt+0x6ee4>
  408598:	b	408480 <printf@plt+0x6e50>
  40859c:	cbz	x21, 4085ac <printf@plt+0x6f7c>
  4085a0:	add	x8, x26, x19
  4085a4:	ldr	x8, [x8, #8]
  4085a8:	str	x8, [x21]
  4085ac:	ldr	x9, [sp, #8]
  4085b0:	cbz	x9, 4085c0 <printf@plt+0x6f90>
  4085b4:	add	x8, x26, x19
  4085b8:	ldr	x8, [x8, #16]
  4085bc:	str	x8, [x9]
  4085c0:	cbz	x20, 408670 <printf@plt+0x7040>
  4085c4:	str	x25, [x20]
  4085c8:	b	408670 <printf@plt+0x7040>
  4085cc:	adrp	x8, 40c000 <_ZdlPvm@@Base+0x14a0>
  4085d0:	ldr	d3, [x8, #688]
  4085d4:	b	4085e0 <printf@plt+0x6fb0>
  4085d8:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  4085dc:	fmov	d3, x8
  4085e0:	ldurb	w8, [x29, #-32]
  4085e4:	fdiv	d2, d2, d3
  4085e8:	stur	d2, [x29, #-16]
  4085ec:	sub	w8, w8, #0x50
  4085f0:	cmp	w8, #0x20
  4085f4:	b.hi	408618 <printf@plt+0x6fe8>  // b.pmore
  4085f8:	adrp	x9, 40c000 <_ZdlPvm@@Base+0x14a0>
  4085fc:	add	x9, x9, #0x302
  408600:	adr	x10, 408610 <printf@plt+0x6fe0>
  408604:	ldrb	w11, [x9, x8]
  408608:	add	x10, x10, x11, lsl #2
  40860c:	br	x10
  408610:	fmov	d1, #6.000000000000000000e+00
  408614:	b	408644 <printf@plt+0x7014>
  408618:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  40861c:	add	x1, x1, #0x42a
  408620:	mov	w0, #0x11f                 	// #287
  408624:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  408628:	mov	w0, wzr
  40862c:	b	408674 <printf@plt+0x7044>
  408630:	adrp	x8, 40c000 <_ZdlPvm@@Base+0x14a0>
  408634:	ldr	d1, [x8, #688]
  408638:	b	408644 <printf@plt+0x7014>
  40863c:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  408640:	fmov	d1, x8
  408644:	fdiv	d0, d0, d1
  408648:	stur	d0, [x29, #-24]
  40864c:	cbz	x21, 408654 <printf@plt+0x7024>
  408650:	str	d2, [x21]
  408654:	ldr	x8, [sp, #8]
  408658:	cbz	x8, 408660 <printf@plt+0x7030>
  40865c:	str	d0, [x8]
  408660:	cbz	x20, 408670 <printf@plt+0x7040>
  408664:	adrp	x8, 40c000 <_ZdlPvm@@Base+0x14a0>
  408668:	add	x8, x8, #0x45d
  40866c:	str	x8, [x20]
  408670:	mov	w0, #0x1                   	// #1
  408674:	ldp	x20, x19, [sp, #384]
  408678:	ldp	x22, x21, [sp, #368]
  40867c:	ldp	x24, x23, [sp, #352]
  408680:	ldp	x26, x25, [sp, #336]
  408684:	ldp	x28, x27, [sp, #320]
  408688:	ldp	x29, x30, [sp, #304]
  40868c:	add	sp, sp, #0x190
  408690:	ret
  408694:	sub	sp, sp, #0xc0
  408698:	str	d8, [sp, #80]
  40869c:	stp	x29, x30, [sp, #96]
  4086a0:	stp	x28, x27, [sp, #112]
  4086a4:	stp	x26, x25, [sp, #128]
  4086a8:	stp	x24, x23, [sp, #144]
  4086ac:	stp	x22, x21, [sp, #160]
  4086b0:	stp	x20, x19, [sp, #176]
  4086b4:	add	x29, sp, #0x50
  4086b8:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  4086bc:	add	x0, x0, #0x464
  4086c0:	sub	x1, x29, #0x8
  4086c4:	str	wzr, [x29, #12]
  4086c8:	bl	4093f4 <printf@plt+0x7dc4>
  4086cc:	cbz	x0, 408d58 <printf@plt+0x7728>
  4086d0:	adrp	x9, 40c000 <_ZdlPvm@@Base+0x14a0>
  4086d4:	ldur	x8, [x29, #-8]
  4086d8:	ldr	d0, [x9, #680]
  4086dc:	adrp	x19, 40c000 <_ZdlPvm@@Base+0x14a0>
  4086e0:	adrp	x23, 40c000 <_ZdlPvm@@Base+0x14a0>
  4086e4:	adrp	x24, 421000 <stderr@@GLIBC_2.17+0xe0>
  4086e8:	adrp	x10, 421000 <stderr@@GLIBC_2.17+0xe0>
  4086ec:	add	x19, x19, #0x4a8
  4086f0:	add	x23, x23, #0x350
  4086f4:	add	x24, x24, #0x228
  4086f8:	fmov	d8, #5.000000000000000000e-01
  4086fc:	adrp	x22, 421000 <stderr@@GLIBC_2.17+0xe0>
  408700:	stp	x8, xzr, [sp, #40]
  408704:	str	xzr, [sp, #64]
  408708:	str	d0, [sp, #56]
  40870c:	str	x0, [sp, #32]
  408710:	str	wzr, [x10, #536]
  408714:	add	x0, sp, #0x20
  408718:	bl	406064 <printf@plt+0x4a34>
  40871c:	cbz	w0, 408dac <printf@plt+0x777c>
  408720:	ldr	x0, [sp, #64]
  408724:	mov	x1, x19
  408728:	bl	401440 <strtok@plt>
  40872c:	mov	x27, x0
  408730:	mov	x25, xzr
  408734:	mov	w21, wzr
  408738:	mov	x20, x23
  40873c:	ldr	x0, [x20], #16
  408740:	mov	x1, x27
  408744:	bl	401540 <strcmp@plt>
  408748:	cmp	w0, #0x0
  40874c:	csinc	w21, w21, wzr, ne  // ne = any
  408750:	cmp	x25, #0x8
  408754:	b.hi	408760 <printf@plt+0x7130>  // b.pmore
  408758:	add	x25, x25, #0x1
  40875c:	cbz	w21, 40873c <printf@plt+0x710c>
  408760:	cbz	w21, 408794 <printf@plt+0x7164>
  408764:	mov	x0, xzr
  408768:	mov	x1, x19
  40876c:	bl	401440 <strtok@plt>
  408770:	cbz	x0, 408e44 <printf@plt+0x7814>
  408774:	ldur	x2, [x20, #-8]
  408778:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  40877c:	add	x1, x1, #0x618
  408780:	mov	x28, x0
  408784:	bl	4014d0 <__isoc99_sscanf@plt>
  408788:	cmp	w0, #0x1
  40878c:	b.eq	408714 <printf@plt+0x70e4>  // b.none
  408790:	b	408e80 <printf@plt+0x7850>
  408794:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  408798:	add	x0, x0, #0x788
  40879c:	mov	x1, x27
  4087a0:	bl	401540 <strcmp@plt>
  4087a4:	cbz	w0, 4088f8 <printf@plt+0x72c8>
  4087a8:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  4087ac:	add	x0, x0, #0x818
  4087b0:	mov	x1, x27
  4087b4:	bl	401540 <strcmp@plt>
  4087b8:	adrp	x25, 421000 <stderr@@GLIBC_2.17+0xe0>
  4087bc:	cbz	w0, 40892c <printf@plt+0x72fc>
  4087c0:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  4087c4:	add	x0, x0, #0x81e
  4087c8:	mov	x1, x27
  4087cc:	bl	401540 <strcmp@plt>
  4087d0:	cbz	w0, 408a04 <printf@plt+0x73d4>
  4087d4:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  4087d8:	add	x0, x0, #0x85e
  4087dc:	mov	x1, x27
  4087e0:	bl	401540 <strcmp@plt>
  4087e4:	cbz	w0, 408a3c <printf@plt+0x740c>
  4087e8:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  4087ec:	add	x0, x0, #0x872
  4087f0:	mov	x1, x27
  4087f4:	bl	401540 <strcmp@plt>
  4087f8:	cbz	w0, 408a8c <printf@plt+0x745c>
  4087fc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  408800:	add	x0, x0, #0x8d2
  408804:	mov	x1, x27
  408808:	bl	401540 <strcmp@plt>
  40880c:	cbz	w0, 408a9c <printf@plt+0x746c>
  408810:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  408814:	add	x0, x0, #0x8d8
  408818:	mov	x1, x27
  40881c:	bl	401540 <strcmp@plt>
  408820:	cbz	w0, 408bd0 <printf@plt+0x75a0>
  408824:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  408828:	add	x0, x0, #0x8df
  40882c:	mov	x1, x27
  408830:	bl	401540 <strcmp@plt>
  408834:	cbz	w0, 408ce4 <printf@plt+0x76b4>
  408838:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  40883c:	add	x0, x0, #0x8e8
  408840:	mov	x1, x27
  408844:	bl	401540 <strcmp@plt>
  408848:	cbz	w0, 408cf4 <printf@plt+0x76c4>
  40884c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  408850:	add	x0, x0, #0x901
  408854:	mov	x1, x27
  408858:	bl	401540 <strcmp@plt>
  40885c:	cbz	w0, 408d04 <printf@plt+0x76d4>
  408860:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  408864:	add	x0, x0, #0x909
  408868:	mov	x1, x27
  40886c:	bl	401540 <strcmp@plt>
  408870:	cbz	w0, 408d14 <printf@plt+0x76e4>
  408874:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  408878:	add	x0, x0, #0x575
  40887c:	mov	x1, x27
  408880:	bl	401540 <strcmp@plt>
  408884:	cbz	w0, 408dac <printf@plt+0x777c>
  408888:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  40888c:	ldr	x8, [x8, #632]
  408890:	cbz	x8, 408714 <printf@plt+0x70e4>
  408894:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  408898:	mov	x0, xzr
  40889c:	add	x1, x1, #0x100
  4088a0:	bl	401440 <strtok@plt>
  4088a4:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  4088a8:	ldr	x20, [x8, #632]
  4088ac:	cbz	x0, 408d3c <printf@plt+0x770c>
  4088b0:	adrp	x21, 422000 <stderr@@GLIBC_2.17+0x10e0>
  4088b4:	sub	x28, x0, #0x1
  4088b8:	add	x21, x21, #0xc04
  4088bc:	ldrb	w8, [x28, #1]!
  4088c0:	ldrb	w8, [x21, x8]
  4088c4:	cbnz	w8, 4088bc <printf@plt+0x728c>
  4088c8:	mov	x0, x28
  4088cc:	bl	401380 <strlen@plt>
  4088d0:	add	x9, x28, x0
  4088d4:	mov	x8, x9
  4088d8:	cmp	x9, x28
  4088dc:	b.ls	4088f0 <printf@plt+0x72c0>  // b.plast
  4088e0:	mov	x9, x8
  4088e4:	ldrb	w10, [x9, #-1]!
  4088e8:	ldrb	w10, [x21, x10]
  4088ec:	cbnz	w10, 4088d4 <printf@plt+0x72a4>
  4088f0:	strb	wzr, [x8]
  4088f4:	b	408d40 <printf@plt+0x7710>
  4088f8:	mov	x0, xzr
  4088fc:	mov	x1, x19
  408900:	bl	401440 <strtok@plt>
  408904:	cbz	x0, 408fb8 <printf@plt+0x7988>
  408908:	mov	x27, x0
  40890c:	bl	401380 <strlen@plt>
  408910:	add	x0, x0, #0x1
  408914:	bl	401310 <_Znam@plt>
  408918:	mov	x1, x27
  40891c:	bl	401430 <strcpy@plt>
  408920:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  408924:	str	x0, [x8, #616]
  408928:	b	408714 <printf@plt+0x70e4>
  40892c:	mov	x0, xzr
  408930:	mov	x1, x19
  408934:	bl	401440 <strtok@plt>
  408938:	mov	x27, x0
  40893c:	cbz	x0, 408f4c <printf@plt+0x791c>
  408940:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  408944:	add	x2, x29, #0xc
  408948:	mov	x0, x27
  40894c:	add	x1, x1, #0x618
  408950:	bl	4014d0 <__isoc99_sscanf@plt>
  408954:	cmp	w0, #0x1
  408958:	b.ne	408f4c <printf@plt+0x791c>  // b.any
  40895c:	ldr	w8, [x29, #12]
  408960:	cmp	w8, #0x0
  408964:	b.le	408f4c <printf@plt+0x791c>
  408968:	add	w8, w8, #0x1
  40896c:	sbfiz	x0, x8, #3, #32
  408970:	bl	401310 <_Znam@plt>
  408974:	str	x0, [x25, #600]
  408978:	mov	x0, xzr
  40897c:	mov	x1, x19
  408980:	bl	401440 <strtok@plt>
  408984:	mov	x27, x0
  408988:	mov	x21, xzr
  40898c:	cbnz	x27, 4089b0 <printf@plt+0x7380>
  408990:	add	x0, sp, #0x20
  408994:	bl	406064 <printf@plt+0x4a34>
  408998:	cbz	w0, 408d7c <printf@plt+0x774c>
  40899c:	ldr	x0, [sp, #64]
  4089a0:	mov	x1, x19
  4089a4:	bl	401440 <strtok@plt>
  4089a8:	cbz	x0, 408990 <printf@plt+0x7360>
  4089ac:	mov	x27, x0
  4089b0:	mov	x0, x27
  4089b4:	bl	401380 <strlen@plt>
  4089b8:	add	x0, x0, #0x1
  4089bc:	bl	401310 <_Znam@plt>
  4089c0:	mov	x1, x27
  4089c4:	bl	401430 <strcpy@plt>
  4089c8:	ldr	x8, [x25, #600]
  4089cc:	mov	x1, x19
  4089d0:	str	x0, [x8, x21, lsl #3]
  4089d4:	ldrsw	x20, [x29, #12]
  4089d8:	mov	x0, xzr
  4089dc:	add	x21, x21, #0x1
  4089e0:	bl	401440 <strtok@plt>
  4089e4:	cmp	x21, x20
  4089e8:	mov	x27, x0
  4089ec:	b.lt	40898c <printf@plt+0x735c>  // b.tstop
  4089f0:	cbnz	x27, 409114 <printf@plt+0x7ae4>
  4089f4:	ldr	x8, [x25, #600]
  4089f8:	ldrsw	x9, [x29, #12]
  4089fc:	str	xzr, [x8, x9, lsl #3]
  408a00:	b	408714 <printf@plt+0x70e4>
  408a04:	mov	x0, xzr
  408a08:	mov	x1, x19
  408a0c:	bl	401440 <strtok@plt>
  408a10:	cbz	x0, 409084 <printf@plt+0x7a54>
  408a14:	add	x2, sp, #0x8
  408a18:	add	x3, sp, #0x10
  408a1c:	mov	x1, x24
  408a20:	bl	408438 <printf@plt+0x6e08>
  408a24:	cbnz	w0, 408a4c <printf@plt+0x741c>
  408a28:	mov	x0, xzr
  408a2c:	mov	x1, x19
  408a30:	bl	401440 <strtok@plt>
  408a34:	cbnz	x0, 408a14 <printf@plt+0x73e4>
  408a38:	b	408e14 <printf@plt+0x77e4>
  408a3c:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  408a40:	mov	w9, #0x1                   	// #1
  408a44:	str	w9, [x8, #576]
  408a48:	b	408714 <printf@plt+0x70e4>
  408a4c:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  408a50:	ldr	s0, [x8, #536]
  408a54:	ldp	d2, d1, [sp, #8]
  408a58:	adrp	x10, 421000 <stderr@@GLIBC_2.17+0xe0>
  408a5c:	sxtl	v0.2d, v0.2s
  408a60:	scvtf	d0, d0
  408a64:	fmul	d1, d1, d0
  408a68:	fmul	d0, d2, d0
  408a6c:	fadd	d1, d1, d8
  408a70:	fadd	d0, d0, d8
  408a74:	fcvtzs	w8, d1
  408a78:	fcvtzs	w9, d0
  408a7c:	str	w8, [x10, #544]
  408a80:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  408a84:	str	w9, [x8, #548]
  408a88:	b	408714 <printf@plt+0x70e4>
  408a8c:	mov	w8, #0x1                   	// #1
  408a90:	adrp	x9, 421000 <stderr@@GLIBC_2.17+0xe0>
  408a94:	str	w8, [x9, #572]
  408a98:	b	408714 <printf@plt+0x70e4>
  408a9c:	mov	w0, #0x40                  	// #64
  408aa0:	bl	401310 <_Znam@plt>
  408aa4:	mov	x28, xzr
  408aa8:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  408aac:	mov	w21, #0x10                  	// #16
  408ab0:	str	x0, [x8, #608]
  408ab4:	mov	x0, xzr
  408ab8:	mov	x1, x19
  408abc:	bl	401440 <strtok@plt>
  408ac0:	mov	x27, x0
  408ac4:	cbnz	x0, 408ae8 <printf@plt+0x74b8>
  408ac8:	add	x0, sp, #0x20
  408acc:	bl	406064 <printf@plt+0x4a34>
  408ad0:	cbz	w0, 408eec <printf@plt+0x78bc>
  408ad4:	ldr	x0, [sp, #64]
  408ad8:	mov	x1, x19
  408adc:	bl	401440 <strtok@plt>
  408ae0:	cbz	x0, 408ac8 <printf@plt+0x7498>
  408ae4:	mov	x27, x0
  408ae8:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  408aec:	add	x2, sp, #0x8
  408af0:	add	x3, x29, #0x8
  408af4:	mov	x0, x27
  408af8:	add	x1, x1, #0x8a9
  408afc:	bl	4014d0 <__isoc99_sscanf@plt>
  408b00:	cmp	w0, #0x1
  408b04:	b.eq	408b1c <printf@plt+0x74ec>  // b.none
  408b08:	cmp	w0, #0x2
  408b0c:	b.ne	409018 <printf@plt+0x79e8>  // b.any
  408b10:	ldr	w25, [sp, #8]
  408b14:	ldr	w8, [x29, #8]
  408b18:	b	408b28 <printf@plt+0x74f8>
  408b1c:	ldr	w8, [sp, #8]
  408b20:	mov	w25, w8
  408b24:	str	w8, [x29, #8]
  408b28:	tbnz	w25, #31, 409018 <printf@plt+0x79e8>
  408b2c:	cmp	w25, w8
  408b30:	b.gt	409018 <printf@plt+0x79e8>
  408b34:	add	x26, x28, #0x2
  408b38:	cmp	w21, w26
  408b3c:	b.ge	408b9c <printf@plt+0x756c>  // b.tcont
  408b40:	str	x28, [sp]
  408b44:	mov	x28, x23
  408b48:	mov	x23, x24
  408b4c:	adrp	x24, 421000 <stderr@@GLIBC_2.17+0xe0>
  408b50:	ldr	x27, [x24, #608]
  408b54:	lsl	w20, w21, #1
  408b58:	sxtw	x8, w20
  408b5c:	sbfiz	x9, x20, #2, #32
  408b60:	cmp	xzr, x8, lsr #62
  408b64:	csinv	x0, x9, xzr, eq  // eq = none
  408b68:	bl	401310 <_Znam@plt>
  408b6c:	sbfiz	x2, x21, #2, #32
  408b70:	mov	x1, x27
  408b74:	str	x0, [x24, #608]
  408b78:	bl	401340 <memcpy@plt>
  408b7c:	cbz	x27, 408b8c <printf@plt+0x755c>
  408b80:	mov	x0, x27
  408b84:	bl	401500 <_ZdaPv@plt>
  408b88:	ldr	w25, [sp, #8]
  408b8c:	mov	x24, x23
  408b90:	mov	x23, x28
  408b94:	ldr	x28, [sp]
  408b98:	b	408ba0 <printf@plt+0x7570>
  408b9c:	mov	w20, w21
  408ba0:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  408ba4:	ldr	x8, [x8, #608]
  408ba8:	str	w25, [x8, x28, lsl #2]
  408bac:	ldr	w9, [sp, #8]
  408bb0:	cbz	w9, 408d34 <printf@plt+0x7704>
  408bb4:	ldr	w9, [x29, #8]
  408bb8:	lsl	x10, x28, #2
  408bbc:	orr	x10, x10, #0x4
  408bc0:	mov	x28, x26
  408bc4:	str	w9, [x8, x10]
  408bc8:	mov	w21, w20
  408bcc:	b	408ab4 <printf@plt+0x7484>
  408bd0:	mov	w0, #0x28                  	// #40
  408bd4:	bl	401310 <_Znam@plt>
  408bd8:	movi	v0.2d, #0x0
  408bdc:	str	x0, [x22, #624]
  408be0:	str	xzr, [x0, #32]
  408be4:	stp	q0, q0, [x0]
  408be8:	mov	x0, xzr
  408bec:	mov	x1, x19
  408bf0:	bl	401440 <strtok@plt>
  408bf4:	cbz	x0, 408714 <printf@plt+0x70e4>
  408bf8:	mov	x27, x0
  408bfc:	mov	x21, xzr
  408c00:	mov	w26, #0x5                   	// #5
  408c04:	add	x25, x21, #0x1
  408c08:	cmp	w26, w25
  408c0c:	b.gt	408ca8 <printf@plt+0x7678>
  408c10:	ldr	x28, [x22, #624]
  408c14:	lsl	w26, w26, #1
  408c18:	sxtw	x8, w26
  408c1c:	sbfiz	x9, x26, #3, #32
  408c20:	cmp	xzr, x8, lsr #61
  408c24:	csinv	x0, x9, xzr, eq  // eq = none
  408c28:	bl	401310 <_Znam@plt>
  408c2c:	str	x0, [x22, #624]
  408c30:	cbz	x21, 408c74 <printf@plt+0x7644>
  408c34:	ldr	x8, [x28]
  408c38:	cmp	x21, #0x1
  408c3c:	str	x8, [x0]
  408c40:	b.eq	408c64 <printf@plt+0x7634>  // b.none
  408c44:	mov	w8, #0x1                   	// #1
  408c48:	lsl	x10, x8, #3
  408c4c:	ldr	x9, [x22, #624]
  408c50:	ldr	x11, [x28, x10]
  408c54:	add	x8, x8, #0x1
  408c58:	cmp	x21, x8
  408c5c:	str	x11, [x9, x10]
  408c60:	b.ne	408c48 <printf@plt+0x7618>  // b.any
  408c64:	mov	w8, w21
  408c68:	cmp	w8, w26
  408c6c:	b.lt	408c80 <printf@plt+0x7650>  // b.tstop
  408c70:	b	408c9c <printf@plt+0x766c>
  408c74:	mov	w8, wzr
  408c78:	cmp	w8, w26
  408c7c:	b.ge	408c9c <printf@plt+0x766c>  // b.tcont
  408c80:	mov	w8, w8
  408c84:	mov	w9, w26
  408c88:	ldr	x10, [x22, #624]
  408c8c:	str	xzr, [x10, x8, lsl #3]
  408c90:	add	x8, x8, #0x1
  408c94:	cmp	x9, x8
  408c98:	b.ne	408c88 <printf@plt+0x7658>  // b.any
  408c9c:	cbz	x28, 408ca8 <printf@plt+0x7678>
  408ca0:	mov	x0, x28
  408ca4:	bl	401500 <_ZdaPv@plt>
  408ca8:	mov	x0, x27
  408cac:	bl	401380 <strlen@plt>
  408cb0:	add	x0, x0, #0x1
  408cb4:	bl	401310 <_Znam@plt>
  408cb8:	mov	x1, x27
  408cbc:	bl	401430 <strcpy@plt>
  408cc0:	ldr	x8, [x22, #624]
  408cc4:	mov	x1, x19
  408cc8:	str	x0, [x8, x21, lsl #3]
  408ccc:	mov	x0, xzr
  408cd0:	bl	401440 <strtok@plt>
  408cd4:	mov	x27, x0
  408cd8:	mov	x21, x25
  408cdc:	cbnz	x0, 408c04 <printf@plt+0x75d4>
  408ce0:	b	408714 <printf@plt+0x70e4>
  408ce4:	mov	w8, #0x1                   	// #1
  408ce8:	adrp	x9, 421000 <stderr@@GLIBC_2.17+0xe0>
  408cec:	str	w8, [x9, #568]
  408cf0:	b	408714 <printf@plt+0x70e4>
  408cf4:	mov	w8, #0x1                   	// #1
  408cf8:	adrp	x9, 421000 <stderr@@GLIBC_2.17+0xe0>
  408cfc:	str	w8, [x9, #580]
  408d00:	b	408714 <printf@plt+0x70e4>
  408d04:	mov	w8, #0x1                   	// #1
  408d08:	adrp	x9, 421000 <stderr@@GLIBC_2.17+0xe0>
  408d0c:	str	w8, [x9, #584]
  408d10:	b	408714 <printf@plt+0x70e4>
  408d14:	mov	x0, xzr
  408d18:	mov	x1, x19
  408d1c:	bl	401440 <strtok@plt>
  408d20:	cbz	x0, 40918c <printf@plt+0x7b5c>
  408d24:	bl	40b6ac <_ZdlPvm@@Base+0xb4c>
  408d28:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  408d2c:	str	x0, [x8, #592]
  408d30:	b	408714 <printf@plt+0x70e4>
  408d34:	cbnz	w28, 408714 <printf@plt+0x70e4>
  408d38:	b	4091bc <printf@plt+0x7b8c>
  408d3c:	mov	x28, xzr
  408d40:	ldr	x2, [sp, #40]
  408d44:	ldr	w3, [sp, #48]
  408d48:	mov	x0, x27
  408d4c:	mov	x1, x28
  408d50:	blr	x20
  408d54:	b	408714 <printf@plt+0x70e4>
  408d58:	adrp	x1, 421000 <stderr@@GLIBC_2.17+0xe0>
  408d5c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x14a0>
  408d60:	add	x1, x1, #0x1e0
  408d64:	add	x0, x0, #0x742
  408d68:	mov	x2, x1
  408d6c:	mov	x3, x1
  408d70:	bl	405d70 <printf@plt+0x4740>
  408d74:	mov	w19, wzr
  408d78:	b	409164 <printf@plt+0x7b34>
  408d7c:	ldr	w8, [sp, #60]
  408d80:	cbnz	w8, 409140 <printf@plt+0x7b10>
  408d84:	ldr	x0, [sp, #40]
  408d88:	ldr	w1, [sp, #48]
  408d8c:	adrp	x3, 421000 <stderr@@GLIBC_2.17+0xe0>
  408d90:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  408d94:	add	x3, x3, #0x1e0
  408d98:	add	x2, x2, #0x7cc
  408d9c:	mov	x4, x3
  408da0:	mov	x5, x3
  408da4:	bl	405e0c <printf@plt+0x47dc>
  408da8:	b	409140 <printf@plt+0x7b10>
  408dac:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  408db0:	ldr	w8, [x8, #536]
  408db4:	cbz	w8, 408ebc <printf@plt+0x788c>
  408db8:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  408dbc:	ldr	w8, [x8, #540]
  408dc0:	cbz	w8, 408f1c <printf@plt+0x78ec>
  408dc4:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  408dc8:	ldr	x8, [x8, #600]
  408dcc:	cbz	x8, 408f88 <printf@plt+0x7958>
  408dd0:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  408dd4:	ldr	x8, [x8, #608]
  408dd8:	cbz	x8, 408fe8 <printf@plt+0x79b8>
  408ddc:	adrp	x8, 41f000 <_Znam@GLIBCXX_3.4>
  408de0:	ldr	w8, [x8, #744]
  408de4:	cmp	w8, #0x0
  408de8:	b.le	409054 <printf@plt+0x7a24>
  408dec:	adrp	x8, 41f000 <_Znam@GLIBCXX_3.4>
  408df0:	ldr	w8, [x8, #736]
  408df4:	cmp	w8, #0x0
  408df8:	b.le	4090b4 <printf@plt+0x7a84>
  408dfc:	adrp	x8, 41f000 <_Znam@GLIBCXX_3.4>
  408e00:	ldr	w8, [x8, #740]
  408e04:	cmp	w8, #0x0
  408e08:	b.le	4090e4 <printf@plt+0x7ab4>
  408e0c:	mov	w19, #0x1                   	// #1
  408e10:	b	409144 <printf@plt+0x7b14>
  408e14:	ldr	w8, [sp, #60]
  408e18:	cbnz	w8, 409140 <printf@plt+0x7b10>
  408e1c:	ldr	x0, [sp, #40]
  408e20:	ldr	w1, [sp, #48]
  408e24:	adrp	x3, 421000 <stderr@@GLIBC_2.17+0xe0>
  408e28:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  408e2c:	add	x3, x3, #0x1e0
  408e30:	add	x2, x2, #0x84f
  408e34:	mov	x4, x3
  408e38:	mov	x5, x3
  408e3c:	bl	405e0c <printf@plt+0x47dc>
  408e40:	b	409140 <printf@plt+0x7b10>
  408e44:	add	x0, sp, #0x10
  408e48:	mov	x1, x27
  408e4c:	bl	405b20 <printf@plt+0x44f0>
  408e50:	ldr	w8, [sp, #60]
  408e54:	cbnz	w8, 409140 <printf@plt+0x7b10>
  408e58:	ldr	x0, [sp, #40]
  408e5c:	ldr	w1, [sp, #48]
  408e60:	adrp	x4, 421000 <stderr@@GLIBC_2.17+0xe0>
  408e64:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  408e68:	add	x4, x4, #0x1e0
  408e6c:	add	x2, x2, #0x759
  408e70:	add	x3, sp, #0x10
  408e74:	mov	x5, x4
  408e78:	bl	405e0c <printf@plt+0x47dc>
  408e7c:	b	409140 <printf@plt+0x7b10>
  408e80:	add	x0, sp, #0x10
  408e84:	mov	x1, x28
  408e88:	bl	405b20 <printf@plt+0x44f0>
  408e8c:	ldr	w8, [sp, #60]
  408e90:	cbnz	w8, 409140 <printf@plt+0x7b10>
  408e94:	ldr	x0, [sp, #40]
  408e98:	ldr	w1, [sp, #48]
  408e9c:	adrp	x4, 421000 <stderr@@GLIBC_2.17+0xe0>
  408ea0:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  408ea4:	add	x4, x4, #0x1e0
  408ea8:	add	x2, x2, #0x778
  408eac:	add	x3, sp, #0x10
  408eb0:	mov	x5, x4
  408eb4:	bl	405e0c <printf@plt+0x47dc>
  408eb8:	b	409140 <printf@plt+0x7b10>
  408ebc:	ldr	w8, [sp, #60]
  408ec0:	cbnz	w8, 409140 <printf@plt+0x7b10>
  408ec4:	ldr	x0, [sp, #40]
  408ec8:	ldr	w1, [sp, #48]
  408ecc:	adrp	x3, 421000 <stderr@@GLIBC_2.17+0xe0>
  408ed0:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  408ed4:	add	x3, x3, #0x1e0
  408ed8:	add	x2, x2, #0x946
  408edc:	mov	x4, x3
  408ee0:	mov	x5, x3
  408ee4:	bl	405e0c <printf@plt+0x47dc>
  408ee8:	b	409140 <printf@plt+0x7b10>
  408eec:	ldr	w8, [sp, #60]
  408ef0:	cbnz	w8, 409140 <printf@plt+0x7b10>
  408ef4:	ldr	x0, [sp, #40]
  408ef8:	ldr	w1, [sp, #48]
  408efc:	adrp	x3, 421000 <stderr@@GLIBC_2.17+0xe0>
  408f00:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  408f04:	add	x3, x3, #0x1e0
  408f08:	add	x2, x2, #0x881
  408f0c:	mov	x4, x3
  408f10:	mov	x5, x3
  408f14:	bl	405e0c <printf@plt+0x47dc>
  408f18:	b	409140 <printf@plt+0x7b10>
  408f1c:	ldr	w8, [sp, #60]
  408f20:	cbnz	w8, 409140 <printf@plt+0x7b10>
  408f24:	ldr	x0, [sp, #40]
  408f28:	ldr	w1, [sp, #48]
  408f2c:	adrp	x3, 421000 <stderr@@GLIBC_2.17+0xe0>
  408f30:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  408f34:	add	x3, x3, #0x1e0
  408f38:	add	x2, x2, #0x95c
  408f3c:	mov	x4, x3
  408f40:	mov	x5, x3
  408f44:	bl	405e0c <printf@plt+0x47dc>
  408f48:	b	409140 <printf@plt+0x7b10>
  408f4c:	add	x0, sp, #0x10
  408f50:	mov	x1, x27
  408f54:	bl	405b20 <printf@plt+0x44f0>
  408f58:	ldr	w8, [sp, #60]
  408f5c:	cbnz	w8, 409140 <printf@plt+0x7b10>
  408f60:	ldr	x0, [sp, #40]
  408f64:	ldr	w1, [sp, #48]
  408f68:	adrp	x4, 421000 <stderr@@GLIBC_2.17+0xe0>
  408f6c:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  408f70:	add	x4, x4, #0x1e0
  408f74:	add	x2, x2, #0x7b3
  408f78:	add	x3, sp, #0x10
  408f7c:	mov	x5, x4
  408f80:	bl	405e0c <printf@plt+0x47dc>
  408f84:	b	409140 <printf@plt+0x7b10>
  408f88:	ldr	w8, [sp, #60]
  408f8c:	cbnz	w8, 409140 <printf@plt+0x7b10>
  408f90:	ldr	x0, [sp, #40]
  408f94:	ldr	w1, [sp, #48]
  408f98:	adrp	x3, 421000 <stderr@@GLIBC_2.17+0xe0>
  408f9c:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  408fa0:	add	x3, x3, #0x1e0
  408fa4:	add	x2, x2, #0x978
  408fa8:	mov	x4, x3
  408fac:	mov	x5, x3
  408fb0:	bl	405e0c <printf@plt+0x47dc>
  408fb4:	b	409140 <printf@plt+0x7b10>
  408fb8:	ldr	w8, [sp, #60]
  408fbc:	cbnz	w8, 409140 <printf@plt+0x7b10>
  408fc0:	ldr	x0, [sp, #40]
  408fc4:	ldr	w1, [sp, #48]
  408fc8:	adrp	x3, 421000 <stderr@@GLIBC_2.17+0xe0>
  408fcc:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  408fd0:	add	x3, x3, #0x1e0
  408fd4:	add	x2, x2, #0x78f
  408fd8:	mov	x4, x3
  408fdc:	mov	x5, x3
  408fe0:	bl	405e0c <printf@plt+0x47dc>
  408fe4:	b	409140 <printf@plt+0x7b10>
  408fe8:	ldr	w8, [sp, #60]
  408fec:	cbnz	w8, 409140 <printf@plt+0x7b10>
  408ff0:	ldr	x0, [sp, #40]
  408ff4:	ldr	w1, [sp, #48]
  408ff8:	adrp	x3, 421000 <stderr@@GLIBC_2.17+0xe0>
  408ffc:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  409000:	add	x3, x3, #0x1e0
  409004:	add	x2, x2, #0x990
  409008:	mov	x4, x3
  40900c:	mov	x5, x3
  409010:	bl	405e0c <printf@plt+0x47dc>
  409014:	b	409140 <printf@plt+0x7b10>
  409018:	add	x0, sp, #0x10
  40901c:	mov	x1, x27
  409020:	bl	405b20 <printf@plt+0x44f0>
  409024:	ldr	w8, [sp, #60]
  409028:	cbnz	w8, 409140 <printf@plt+0x7b10>
  40902c:	ldr	x0, [sp, #40]
  409030:	ldr	w1, [sp, #48]
  409034:	adrp	x4, 421000 <stderr@@GLIBC_2.17+0xe0>
  409038:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  40903c:	add	x4, x4, #0x1e0
  409040:	add	x2, x2, #0x8af
  409044:	add	x3, sp, #0x10
  409048:	mov	x5, x4
  40904c:	bl	405e0c <printf@plt+0x47dc>
  409050:	b	409140 <printf@plt+0x7b10>
  409054:	ldr	w8, [sp, #60]
  409058:	cbnz	w8, 409140 <printf@plt+0x7b10>
  40905c:	ldr	x0, [sp, #40]
  409060:	ldr	w1, [sp, #48]
  409064:	adrp	x3, 421000 <stderr@@GLIBC_2.17+0xe0>
  409068:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  40906c:	add	x3, x3, #0x1e0
  409070:	add	x2, x2, #0x9a8
  409074:	mov	x4, x3
  409078:	mov	x5, x3
  40907c:	bl	405e0c <printf@plt+0x47dc>
  409080:	b	409140 <printf@plt+0x7b10>
  409084:	ldr	w8, [sp, #60]
  409088:	cbnz	w8, 409140 <printf@plt+0x7b10>
  40908c:	ldr	x0, [sp, #40]
  409090:	ldr	w1, [sp, #48]
  409094:	adrp	x3, 421000 <stderr@@GLIBC_2.17+0xe0>
  409098:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  40909c:	add	x3, x3, #0x1e0
  4090a0:	add	x2, x2, #0x828
  4090a4:	mov	x4, x3
  4090a8:	mov	x5, x3
  4090ac:	bl	405e0c <printf@plt+0x47dc>
  4090b0:	b	409140 <printf@plt+0x7b10>
  4090b4:	ldr	w8, [sp, #60]
  4090b8:	cbnz	w8, 409140 <printf@plt+0x7b10>
  4090bc:	ldr	x0, [sp, #40]
  4090c0:	ldr	w1, [sp, #48]
  4090c4:	adrp	x3, 421000 <stderr@@GLIBC_2.17+0xe0>
  4090c8:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  4090cc:	add	x3, x3, #0x1e0
  4090d0:	add	x2, x2, #0x9be
  4090d4:	mov	x4, x3
  4090d8:	mov	x5, x3
  4090dc:	bl	405e0c <printf@plt+0x47dc>
  4090e0:	b	409140 <printf@plt+0x7b10>
  4090e4:	ldr	w8, [sp, #60]
  4090e8:	cbnz	w8, 409140 <printf@plt+0x7b10>
  4090ec:	ldr	x0, [sp, #40]
  4090f0:	ldr	w1, [sp, #48]
  4090f4:	adrp	x3, 421000 <stderr@@GLIBC_2.17+0xe0>
  4090f8:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  4090fc:	add	x3, x3, #0x1e0
  409100:	add	x2, x2, #0x9ce
  409104:	mov	x4, x3
  409108:	mov	x5, x3
  40910c:	bl	405e0c <printf@plt+0x47dc>
  409110:	b	409140 <printf@plt+0x7b10>
  409114:	ldr	w8, [sp, #60]
  409118:	cbnz	w8, 409140 <printf@plt+0x7b10>
  40911c:	ldr	x0, [sp, #40]
  409120:	ldr	w1, [sp, #48]
  409124:	adrp	x3, 421000 <stderr@@GLIBC_2.17+0xe0>
  409128:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  40912c:	add	x3, x3, #0x1e0
  409130:	add	x2, x2, #0x7f4
  409134:	mov	x4, x3
  409138:	mov	x5, x3
  40913c:	bl	405e0c <printf@plt+0x47dc>
  409140:	mov	w19, wzr
  409144:	ldr	x0, [sp, #64]
  409148:	cbz	x0, 409150 <printf@plt+0x7b20>
  40914c:	bl	401500 <_ZdaPv@plt>
  409150:	ldr	x0, [sp, #40]
  409154:	bl	4013d0 <free@plt>
  409158:	ldr	x0, [sp, #32]
  40915c:	cbz	x0, 409164 <printf@plt+0x7b34>
  409160:	bl	4013b0 <fclose@plt>
  409164:	mov	w0, w19
  409168:	ldp	x20, x19, [sp, #176]
  40916c:	ldp	x22, x21, [sp, #160]
  409170:	ldp	x24, x23, [sp, #144]
  409174:	ldp	x26, x25, [sp, #128]
  409178:	ldp	x28, x27, [sp, #112]
  40917c:	ldp	x29, x30, [sp, #96]
  409180:	ldr	d8, [sp, #80]
  409184:	add	sp, sp, #0xc0
  409188:	ret
  40918c:	ldr	w8, [sp, #60]
  409190:	cbnz	w8, 409140 <printf@plt+0x7b10>
  409194:	ldr	x0, [sp, #40]
  409198:	ldr	w1, [sp, #48]
  40919c:	adrp	x3, 421000 <stderr@@GLIBC_2.17+0xe0>
  4091a0:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  4091a4:	add	x3, x3, #0x1e0
  4091a8:	add	x2, x2, #0x919
  4091ac:	mov	x4, x3
  4091b0:	mov	x5, x3
  4091b4:	bl	405e0c <printf@plt+0x47dc>
  4091b8:	b	409140 <printf@plt+0x7b10>
  4091bc:	ldr	w8, [sp, #60]
  4091c0:	cbnz	w8, 409140 <printf@plt+0x7b10>
  4091c4:	ldr	x0, [sp, #40]
  4091c8:	ldr	w1, [sp, #48]
  4091cc:	adrp	x3, 421000 <stderr@@GLIBC_2.17+0xe0>
  4091d0:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x14a0>
  4091d4:	add	x3, x3, #0x1e0
  4091d8:	add	x2, x2, #0x8c3
  4091dc:	mov	x4, x3
  4091e0:	mov	x5, x3
  4091e4:	bl	405e0c <printf@plt+0x47dc>
  4091e8:	b	409140 <printf@plt+0x7b10>
  4091ec:	b	409240 <printf@plt+0x7c10>
  4091f0:	b	409240 <printf@plt+0x7c10>
  4091f4:	b	409240 <printf@plt+0x7c10>
  4091f8:	b	409240 <printf@plt+0x7c10>
  4091fc:	b	409240 <printf@plt+0x7c10>
  409200:	b	409240 <printf@plt+0x7c10>
  409204:	b	409240 <printf@plt+0x7c10>
  409208:	b	409240 <printf@plt+0x7c10>
  40920c:	b	409240 <printf@plt+0x7c10>
  409210:	b	409240 <printf@plt+0x7c10>
  409214:	b	409240 <printf@plt+0x7c10>
  409218:	b	409240 <printf@plt+0x7c10>
  40921c:	b	409240 <printf@plt+0x7c10>
  409220:	b	409240 <printf@plt+0x7c10>
  409224:	b	409240 <printf@plt+0x7c10>
  409228:	b	409240 <printf@plt+0x7c10>
  40922c:	b	409240 <printf@plt+0x7c10>
  409230:	b	409240 <printf@plt+0x7c10>
  409234:	b	409240 <printf@plt+0x7c10>
  409238:	b	409240 <printf@plt+0x7c10>
  40923c:	b	409240 <printf@plt+0x7c10>
  409240:	mov	x19, x0
  409244:	ldr	x0, [sp, #64]
  409248:	cbz	x0, 409250 <printf@plt+0x7c20>
  40924c:	bl	401500 <_ZdaPv@plt>
  409250:	ldr	x0, [sp, #40]
  409254:	bl	4013d0 <free@plt>
  409258:	ldr	x0, [sp, #32]
  40925c:	cbz	x0, 409264 <printf@plt+0x7c34>
  409260:	bl	4013b0 <fclose@plt>
  409264:	mov	x0, x19
  409268:	bl	401600 <_Unwind_Resume@plt>
  40926c:	ret
  409270:	adrp	x9, 421000 <stderr@@GLIBC_2.17+0xe0>
  409274:	ldr	x8, [x9, #632]
  409278:	str	x0, [x9, #632]
  40927c:	mov	x0, x8
  409280:	ret
  409284:	stp	x29, x30, [sp, #-48]!
  409288:	stp	x22, x21, [sp, #16]
  40928c:	stp	x20, x19, [sp, #32]
  409290:	mov	x29, sp
  409294:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  409298:	ldr	w22, [x0, #56]
  40929c:	ldr	w21, [x8, #540]
  4092a0:	mov	w20, w2
  4092a4:	mov	w19, w1
  4092a8:	cbz	w22, 4092c8 <printf@plt+0x7c98>
  4092ac:	cmp	w22, #0x1
  4092b0:	b.lt	409330 <printf@plt+0x7d00>  // b.tstop
  4092b4:	tbnz	w20, #31, 409330 <printf@plt+0x7d00>
  4092b8:	cmp	w21, #0x0
  4092bc:	b.le	409330 <printf@plt+0x7d00>
  4092c0:	cbnz	w20, 409344 <printf@plt+0x7d14>
  4092c4:	b	40937c <printf@plt+0x7d4c>
  4092c8:	cmp	w21, w20
  4092cc:	b.eq	4093bc <printf@plt+0x7d8c>  // b.none
  4092d0:	tbnz	w20, #31, 4092dc <printf@plt+0x7cac>
  4092d4:	cmp	w21, #0x0
  4092d8:	b.gt	4092ec <printf@plt+0x7cbc>
  4092dc:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  4092e0:	add	x1, x1, #0x42a
  4092e4:	mov	w0, #0xea                  	// #234
  4092e8:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  4092ec:	cmp	w21, #0x0
  4092f0:	cinc	w8, w21, lt  // lt = tstop
  4092f4:	cbz	w20, 40937c <printf@plt+0x7d4c>
  4092f8:	asr	w8, w8, #1
  4092fc:	tbnz	w19, #31, 409384 <printf@plt+0x7d54>
  409300:	mov	w9, #0x7fffffff            	// #2147483647
  409304:	sub	w9, w9, w8
  409308:	sdiv	w9, w9, w20
  40930c:	cmp	w9, w19
  409310:	b.ge	4093d4 <printf@plt+0x7da4>  // b.tcont
  409314:	scvtf	d0, w19
  409318:	scvtf	d1, w20
  40931c:	scvtf	d2, w21
  409320:	fmul	d0, d0, d1
  409324:	fdiv	d0, d0, d2
  409328:	fmov	d1, #5.000000000000000000e-01
  40932c:	b	4093b4 <printf@plt+0x7d84>
  409330:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  409334:	add	x1, x1, #0x42a
  409338:	mov	w0, #0xfc                  	// #252
  40933c:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  409340:	cbz	w20, 40937c <printf@plt+0x7d4c>
  409344:	mov	x8, #0x400000000000        	// #70368744177664
  409348:	scvtf	d0, w19
  40934c:	scvtf	d1, w20
  409350:	movk	x8, #0x408f, lsl #48
  409354:	scvtf	d2, w21
  409358:	scvtf	d3, w22
  40935c:	fmul	d0, d0, d1
  409360:	fmov	d1, x8
  409364:	fdiv	d0, d0, d2
  409368:	fdiv	d1, d3, d1
  40936c:	fmul	d0, d1, d0
  409370:	tbnz	w19, #31, 4093b0 <printf@plt+0x7d80>
  409374:	fmov	d1, #5.000000000000000000e-01
  409378:	b	4093b4 <printf@plt+0x7d84>
  40937c:	mov	w19, wzr
  409380:	b	4093bc <printf@plt+0x7d8c>
  409384:	mov	w10, #0x80000000            	// #-2147483648
  409388:	sub	w10, w10, w8
  40938c:	neg	w9, w19
  409390:	udiv	w10, w10, w20
  409394:	cmp	w10, w9
  409398:	b.cs	4093d0 <printf@plt+0x7da0>  // b.hs, b.nlast
  40939c:	scvtf	d0, w19
  4093a0:	scvtf	d1, w20
  4093a4:	scvtf	d2, w21
  4093a8:	fmul	d0, d0, d1
  4093ac:	fdiv	d0, d0, d2
  4093b0:	fmov	d1, #-5.000000000000000000e-01
  4093b4:	fadd	d0, d0, d1
  4093b8:	fcvtzs	w19, d0
  4093bc:	mov	w0, w19
  4093c0:	ldp	x20, x19, [sp, #32]
  4093c4:	ldp	x22, x21, [sp, #16]
  4093c8:	ldp	x29, x30, [sp], #48
  4093cc:	ret
  4093d0:	neg	w8, w8
  4093d4:	madd	w8, w20, w19, w8
  4093d8:	sdiv	w19, w8, w21
  4093dc:	b	4093bc <printf@plt+0x7d8c>
  4093e0:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  4093e4:	add	x8, x8, #0x208
  4093e8:	mov	x1, x0
  4093ec:	mov	x0, x8
  4093f0:	b	40b1bc <_ZdlPvm@@Base+0x65c>
  4093f4:	stp	x29, x30, [sp, #-48]!
  4093f8:	stp	x22, x21, [sp, #16]
  4093fc:	stp	x20, x19, [sp, #32]
  409400:	mov	x29, sp
  409404:	mov	x19, x1
  409408:	mov	x20, x0
  40940c:	bl	401380 <strlen@plt>
  409410:	adrp	x8, 41f000 <_Znam@GLIBCXX_3.4>
  409414:	ldr	x21, [x8, #728]
  409418:	mov	x22, x0
  40941c:	mov	x0, x21
  409420:	bl	401380 <strlen@plt>
  409424:	add	x8, x22, x0
  409428:	add	x0, x8, #0x5
  40942c:	bl	401310 <_Znam@plt>
  409430:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  409434:	add	x1, x1, #0xa83
  409438:	mov	x2, x21
  40943c:	mov	x3, x20
  409440:	mov	x22, x0
  409444:	bl	401450 <sprintf@plt>
  409448:	adrp	x0, 421000 <stderr@@GLIBC_2.17+0xe0>
  40944c:	add	x0, x0, #0x208
  409450:	mov	x1, x22
  409454:	mov	x2, x19
  409458:	bl	40b2c4 <_ZdlPvm@@Base+0x764>
  40945c:	mov	x19, x0
  409460:	mov	x0, x22
  409464:	bl	401500 <_ZdaPv@plt>
  409468:	mov	x0, x19
  40946c:	ldp	x20, x19, [sp, #32]
  409470:	ldp	x22, x21, [sp, #16]
  409474:	ldp	x29, x30, [sp], #48
  409478:	ret
  40947c:	stp	xzr, xzr, [x0]
  409480:	ret
  409484:	stp	x29, x30, [sp, #-32]!
  409488:	str	x19, [sp, #16]
  40948c:	mov	x29, sp
  409490:	mov	w8, #0x11                  	// #17
  409494:	mov	x19, x0
  409498:	str	w8, [x0, #8]
  40949c:	mov	w0, #0x110                 	// #272
  4094a0:	bl	401310 <_Znam@plt>
  4094a4:	movi	v0.2d, #0x0
  4094a8:	stp	q0, q0, [x0]
  4094ac:	stp	q0, q0, [x0, #32]
  4094b0:	stp	q0, q0, [x0, #64]
  4094b4:	stp	q0, q0, [x0, #96]
  4094b8:	stp	q0, q0, [x0, #128]
  4094bc:	stp	q0, q0, [x0, #160]
  4094c0:	stp	q0, q0, [x0, #192]
  4094c4:	stp	q0, q0, [x0, #224]
  4094c8:	str	q0, [x0, #256]
  4094cc:	str	x0, [x19]
  4094d0:	str	wzr, [x19, #12]
  4094d4:	ldr	x19, [sp, #16]
  4094d8:	ldp	x29, x30, [sp], #32
  4094dc:	ret
  4094e0:	stp	x29, x30, [sp, #-48]!
  4094e4:	stp	x20, x19, [sp, #32]
  4094e8:	mov	x19, x0
  4094ec:	ldr	w8, [x0, #8]
  4094f0:	ldr	x0, [x0]
  4094f4:	str	x21, [sp, #16]
  4094f8:	mov	x29, sp
  4094fc:	cbz	w8, 409528 <printf@plt+0x7ef8>
  409500:	mov	x20, xzr
  409504:	mov	x21, xzr
  409508:	ldr	x0, [x0, x20]
  40950c:	bl	4013d0 <free@plt>
  409510:	ldr	w8, [x19, #8]
  409514:	ldr	x0, [x19]
  409518:	add	x21, x21, #0x1
  40951c:	add	x20, x20, #0x10
  409520:	cmp	x21, x8
  409524:	b.cc	409508 <printf@plt+0x7ed8>  // b.lo, b.ul, b.last
  409528:	cbz	x0, 40953c <printf@plt+0x7f0c>
  40952c:	ldp	x20, x19, [sp, #32]
  409530:	ldr	x21, [sp, #16]
  409534:	ldp	x29, x30, [sp], #48
  409538:	b	401500 <_ZdaPv@plt>
  40953c:	ldp	x20, x19, [sp, #32]
  409540:	ldr	x21, [sp, #16]
  409544:	ldp	x29, x30, [sp], #48
  409548:	ret
  40954c:	stp	x29, x30, [sp, #-96]!
  409550:	stp	x28, x27, [sp, #16]
  409554:	stp	x26, x25, [sp, #32]
  409558:	stp	x24, x23, [sp, #48]
  40955c:	stp	x22, x21, [sp, #64]
  409560:	stp	x20, x19, [sp, #80]
  409564:	mov	x29, sp
  409568:	mov	x19, x2
  40956c:	mov	x21, x1
  409570:	mov	x20, x0
  409574:	cbnz	x1, 409588 <printf@plt+0x7f58>
  409578:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  40957c:	add	x1, x1, #0xa8c
  409580:	mov	w0, #0x1f                  	// #31
  409584:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  409588:	mov	x0, x21
  40958c:	bl	40af14 <_ZdlPvm@@Base+0x3b4>
  409590:	ldr	w24, [x20, #8]
  409594:	ldr	x22, [x20]
  409598:	mov	x23, x0
  40959c:	udiv	x8, x0, x24
  4095a0:	msub	x27, x8, x24, x0
  4095a4:	lsl	x8, x27, #4
  4095a8:	ldr	x25, [x22, x8]
  4095ac:	cbz	x25, 4095f8 <printf@plt+0x7fc8>
  4095b0:	mov	x0, x25
  4095b4:	mov	x1, x21
  4095b8:	bl	401540 <strcmp@plt>
  4095bc:	cbz	w0, 4095ec <printf@plt+0x7fbc>
  4095c0:	cmp	w27, #0x0
  4095c4:	csel	w8, w24, w27, eq  // eq = none
  4095c8:	sub	w27, w8, #0x1
  4095cc:	lsl	x8, x27, #4
  4095d0:	ldr	x25, [x22, x8]
  4095d4:	cbz	x25, 4095f8 <printf@plt+0x7fc8>
  4095d8:	mov	x0, x25
  4095dc:	mov	x1, x21
  4095e0:	bl	401540 <strcmp@plt>
  4095e4:	cbnz	w0, 4095c0 <printf@plt+0x7f90>
  4095e8:	mov	w27, w27
  4095ec:	add	x8, x22, x27, lsl #4
  4095f0:	str	x19, [x8, #8]
  4095f4:	b	409744 <printf@plt+0x8114>
  4095f8:	cbz	x19, 4096cc <printf@plt+0x809c>
  4095fc:	ldr	w8, [x20, #12]
  409600:	cmp	w24, w8, lsl #2
  409604:	b.hi	409710 <printf@plt+0x80e0>  // b.pmore
  409608:	mov	w0, w24
  40960c:	bl	40af88 <_ZdlPvm@@Base+0x428>
  409610:	mov	w28, w0
  409614:	lsl	x27, x28, #4
  409618:	mov	w25, w0
  40961c:	str	w0, [x20, #8]
  409620:	mov	x0, x27
  409624:	bl	401310 <_Znam@plt>
  409628:	mov	x26, x0
  40962c:	cbz	w25, 409640 <printf@plt+0x8010>
  409630:	mov	x0, x26
  409634:	mov	w1, wzr
  409638:	mov	x2, x27
  40963c:	bl	4013e0 <memset@plt>
  409640:	str	x26, [x20]
  409644:	cbz	w24, 4096e0 <printf@plt+0x80b0>
  409648:	mov	x25, xzr
  40964c:	b	409660 <printf@plt+0x8030>
  409650:	bl	4013d0 <free@plt>
  409654:	add	x25, x25, #0x1
  409658:	cmp	x25, x24
  40965c:	b.eq	4096d4 <printf@plt+0x80a4>  // b.none
  409660:	add	x26, x22, x25, lsl #4
  409664:	ldr	x0, [x26]
  409668:	cbz	x0, 409654 <printf@plt+0x8024>
  40966c:	mov	x27, x26
  409670:	ldr	x8, [x27, #8]!
  409674:	cbz	x8, 409650 <printf@plt+0x8020>
  409678:	bl	40af14 <_ZdlPvm@@Base+0x3b4>
  40967c:	ldr	w10, [x20, #8]
  409680:	ldr	x8, [x20]
  409684:	udiv	x9, x0, x10
  409688:	msub	x9, x9, x10, x0
  40968c:	add	x11, x8, x9, lsl #4
  409690:	ldr	x12, [x11]
  409694:	cbz	x12, 4096b4 <printf@plt+0x8084>
  409698:	cmp	w9, #0x0
  40969c:	csel	w9, w10, w9, eq  // eq = none
  4096a0:	sub	w9, w9, #0x1
  4096a4:	add	x11, x8, w9, uxtw #4
  4096a8:	ldr	x12, [x11]
  4096ac:	cbnz	x12, 409698 <printf@plt+0x8068>
  4096b0:	mov	w9, w9
  4096b4:	ldr	x10, [x26]
  4096b8:	add	x8, x8, x9, lsl #4
  4096bc:	str	x10, [x11]
  4096c0:	ldr	x10, [x27]
  4096c4:	str	x10, [x8, #8]
  4096c8:	b	409654 <printf@plt+0x8024>
  4096cc:	mov	x25, xzr
  4096d0:	b	409744 <printf@plt+0x8114>
  4096d4:	ldr	w28, [x20, #8]
  4096d8:	ldr	x26, [x20]
  4096dc:	mov	w25, w28
  4096e0:	udiv	x8, x23, x28
  4096e4:	msub	x27, x8, x28, x23
  4096e8:	lsl	x8, x27, #4
  4096ec:	ldr	x8, [x26, x8]
  4096f0:	cbz	x8, 409704 <printf@plt+0x80d4>
  4096f4:	cmp	w27, #0x0
  4096f8:	csel	w8, w25, w27, eq  // eq = none
  4096fc:	sub	w27, w8, #0x1
  409700:	b	4096e8 <printf@plt+0x80b8>
  409704:	cbz	x22, 409710 <printf@plt+0x80e0>
  409708:	mov	x0, x22
  40970c:	bl	401500 <_ZdaPv@plt>
  409710:	mov	x0, x21
  409714:	bl	401380 <strlen@plt>
  409718:	add	x0, x0, #0x1
  40971c:	bl	401570 <malloc@plt>
  409720:	mov	x1, x21
  409724:	mov	x25, x0
  409728:	bl	401430 <strcpy@plt>
  40972c:	ldr	x8, [x20]
  409730:	add	x8, x8, w27, uxtw #4
  409734:	stp	x0, x19, [x8]
  409738:	ldr	w8, [x20, #12]
  40973c:	add	w8, w8, #0x1
  409740:	str	w8, [x20, #12]
  409744:	mov	x0, x25
  409748:	ldp	x20, x19, [sp, #80]
  40974c:	ldp	x22, x21, [sp, #64]
  409750:	ldp	x24, x23, [sp, #48]
  409754:	ldp	x26, x25, [sp, #32]
  409758:	ldp	x28, x27, [sp, #16]
  40975c:	ldp	x29, x30, [sp], #96
  409760:	ret
  409764:	stp	x29, x30, [sp, #-48]!
  409768:	stp	x22, x21, [sp, #16]
  40976c:	stp	x20, x19, [sp, #32]
  409770:	mov	x29, sp
  409774:	mov	x19, x1
  409778:	mov	x20, x0
  40977c:	cbnz	x1, 409790 <printf@plt+0x8160>
  409780:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  409784:	add	x1, x1, #0xa8c
  409788:	mov	w0, #0x1f                  	// #31
  40978c:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  409790:	mov	x0, x19
  409794:	bl	40af14 <_ZdlPvm@@Base+0x3b4>
  409798:	ldr	w22, [x20, #8]
  40979c:	ldr	x20, [x20]
  4097a0:	udiv	x8, x0, x22
  4097a4:	msub	x21, x8, x22, x0
  4097a8:	lsl	x8, x21, #4
  4097ac:	ldr	x0, [x20, x8]
  4097b0:	cbz	x0, 4097f0 <printf@plt+0x81c0>
  4097b4:	mov	x1, x19
  4097b8:	bl	401540 <strcmp@plt>
  4097bc:	cbz	w0, 4097e8 <printf@plt+0x81b8>
  4097c0:	cmp	w21, #0x0
  4097c4:	csel	w8, w22, w21, eq  // eq = none
  4097c8:	sub	w21, w8, #0x1
  4097cc:	lsl	x8, x21, #4
  4097d0:	ldr	x0, [x20, x8]
  4097d4:	cbz	x0, 4097f0 <printf@plt+0x81c0>
  4097d8:	mov	x1, x19
  4097dc:	bl	401540 <strcmp@plt>
  4097e0:	cbnz	w0, 4097c0 <printf@plt+0x8190>
  4097e4:	mov	w21, w21
  4097e8:	add	x8, x20, x21, lsl #4
  4097ec:	ldr	x0, [x8, #8]
  4097f0:	ldp	x20, x19, [sp, #32]
  4097f4:	ldp	x22, x21, [sp, #16]
  4097f8:	ldp	x29, x30, [sp], #48
  4097fc:	ret
  409800:	stp	x29, x30, [sp, #-80]!
  409804:	str	x25, [sp, #16]
  409808:	stp	x24, x23, [sp, #32]
  40980c:	stp	x22, x21, [sp, #48]
  409810:	stp	x20, x19, [sp, #64]
  409814:	mov	x29, sp
  409818:	ldr	x21, [x1]
  40981c:	mov	x19, x1
  409820:	mov	x20, x0
  409824:	cbnz	x21, 409838 <printf@plt+0x8208>
  409828:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  40982c:	add	x1, x1, #0xa8c
  409830:	mov	w0, #0x1f                  	// #31
  409834:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  409838:	mov	x0, x21
  40983c:	bl	40af14 <_ZdlPvm@@Base+0x3b4>
  409840:	ldr	w24, [x20, #8]
  409844:	ldr	x25, [x20]
  409848:	udiv	x8, x0, x24
  40984c:	msub	x23, x8, x24, x0
  409850:	lsl	x8, x23, #4
  409854:	ldr	x22, [x25, x8]
  409858:	cbz	x22, 4098ac <printf@plt+0x827c>
  40985c:	mov	x0, x22
  409860:	mov	x1, x21
  409864:	bl	401540 <strcmp@plt>
  409868:	cbz	w0, 409898 <printf@plt+0x8268>
  40986c:	cmp	w23, #0x0
  409870:	csel	w8, w24, w23, eq  // eq = none
  409874:	sub	w23, w8, #0x1
  409878:	lsl	x8, x23, #4
  40987c:	ldr	x22, [x25, x8]
  409880:	cbz	x22, 4098ac <printf@plt+0x827c>
  409884:	mov	x0, x22
  409888:	mov	x1, x21
  40988c:	bl	401540 <strcmp@plt>
  409890:	cbnz	w0, 40986c <printf@plt+0x823c>
  409894:	mov	w23, w23
  409898:	str	x22, [x19]
  40989c:	ldr	x8, [x20]
  4098a0:	add	x8, x8, x23, lsl #4
  4098a4:	ldr	x0, [x8, #8]
  4098a8:	b	4098b0 <printf@plt+0x8280>
  4098ac:	mov	x0, xzr
  4098b0:	ldp	x20, x19, [sp, #64]
  4098b4:	ldp	x22, x21, [sp, #48]
  4098b8:	ldp	x24, x23, [sp, #32]
  4098bc:	ldr	x25, [sp, #16]
  4098c0:	ldp	x29, x30, [sp], #80
  4098c4:	ret
  4098c8:	str	x1, [x0]
  4098cc:	str	wzr, [x0, #8]
  4098d0:	ret
  4098d4:	ldr	x10, [x0]
  4098d8:	ldr	w8, [x0, #8]
  4098dc:	ldr	w9, [x10, #8]
  4098e0:	cmp	w8, w9
  4098e4:	b.cs	40990c <printf@plt+0x82dc>  // b.hs, b.nlast
  4098e8:	ldr	x10, [x10]
  4098ec:	add	x11, x10, x8, lsl #4
  4098f0:	ldr	x12, [x11]
  4098f4:	cbnz	x12, 409914 <printf@plt+0x82e4>
  4098f8:	add	x8, x8, #0x1
  4098fc:	cmp	w9, w8
  409900:	add	x11, x11, #0x10
  409904:	str	w8, [x0, #8]
  409908:	b.ne	4098f0 <printf@plt+0x82c0>  // b.any
  40990c:	mov	w0, wzr
  409910:	ret
  409914:	str	x12, [x1]
  409918:	add	x9, x10, w8, uxtw #4
  40991c:	ldr	x9, [x9, #8]
  409920:	add	w8, w8, #0x1
  409924:	str	x9, [x2]
  409928:	str	w8, [x0, #8]
  40992c:	mov	w0, #0x1                   	// #1
  409930:	ret
  409934:	stp	x29, x30, [sp, #-48]!
  409938:	str	x21, [sp, #16]
  40993c:	stp	x20, x19, [sp, #32]
  409940:	mov	x29, sp
  409944:	adrp	x21, 41f000 <_Znam@GLIBCXX_3.4>
  409948:	adrp	x19, 421000 <stderr@@GLIBC_2.17+0xe0>
  40994c:	mov	x20, #0xffffffffffffe500    	// #-6912
  409950:	add	x21, x21, #0x2f0
  409954:	add	x19, x19, #0x280
  409958:	mov	w0, #0x8                   	// #8
  40995c:	bl	401310 <_Znam@plt>
  409960:	add	x8, x21, x20
  409964:	ldr	x9, [x8, #6920]
  409968:	ldr	x1, [x8, #6912]
  40996c:	mov	x2, x0
  409970:	str	x9, [x0]
  409974:	mov	x0, x19
  409978:	bl	40954c <printf@plt+0x7f1c>
  40997c:	adds	x20, x20, #0x10
  409980:	b.ne	409958 <printf@plt+0x8328>  // b.any
  409984:	ldp	x20, x19, [sp, #32]
  409988:	ldr	x21, [sp, #16]
  40998c:	ldp	x29, x30, [sp], #48
  409990:	ret
  409994:	stp	x29, x30, [sp, #-48]!
  409998:	stp	x22, x21, [sp, #16]
  40999c:	stp	x20, x19, [sp, #32]
  4099a0:	mov	x29, sp
  4099a4:	mov	x19, x0
  4099a8:	cbnz	x0, 4099bc <printf@plt+0x838c>
  4099ac:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  4099b0:	add	x1, x1, #0xa8c
  4099b4:	mov	w0, #0x1f                  	// #31
  4099b8:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  4099bc:	mov	x0, x19
  4099c0:	bl	40af14 <_ZdlPvm@@Base+0x3b4>
  4099c4:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  4099c8:	add	x8, x8, #0x280
  4099cc:	ldr	w22, [x8, #8]
  4099d0:	ldr	x20, [x8]
  4099d4:	udiv	x8, x0, x22
  4099d8:	msub	x21, x8, x22, x0
  4099dc:	lsl	x8, x21, #4
  4099e0:	ldr	x0, [x20, x8]
  4099e4:	cbz	x0, 409a34 <printf@plt+0x8404>
  4099e8:	mov	x1, x19
  4099ec:	bl	401540 <strcmp@plt>
  4099f0:	cbz	w0, 409a1c <printf@plt+0x83ec>
  4099f4:	cmp	w21, #0x0
  4099f8:	csel	w8, w22, w21, eq  // eq = none
  4099fc:	sub	w21, w8, #0x1
  409a00:	lsl	x8, x21, #4
  409a04:	ldr	x0, [x20, x8]
  409a08:	cbz	x0, 409a34 <printf@plt+0x8404>
  409a0c:	mov	x1, x19
  409a10:	bl	401540 <strcmp@plt>
  409a14:	cbnz	w0, 4099f4 <printf@plt+0x83c4>
  409a18:	mov	w21, w21
  409a1c:	add	x8, x20, x21, lsl #4
  409a20:	ldr	x8, [x8, #8]
  409a24:	cbz	x8, 409a30 <printf@plt+0x8400>
  409a28:	ldr	x0, [x8]
  409a2c:	b	409a34 <printf@plt+0x8404>
  409a30:	mov	x0, xzr
  409a34:	ldp	x20, x19, [sp, #32]
  409a38:	ldp	x22, x21, [sp, #16]
  409a3c:	ldp	x29, x30, [sp], #48
  409a40:	ret
  409a44:	b	401350 <hypot@plt>
  409a48:	mov	w8, w0
  409a4c:	tbnz	w0, #31, 409a94 <printf@plt+0x8464>
  409a50:	adrp	x0, 421000 <stderr@@GLIBC_2.17+0xe0>
  409a54:	mov	w9, #0x6667                	// #26215
  409a58:	add	x0, x0, #0x2a4
  409a5c:	movk	w9, #0x6666, lsl #16
  409a60:	mov	w10, #0xa                   	// #10
  409a64:	smull	x11, w8, w9
  409a68:	lsr	x13, x11, #63
  409a6c:	asr	x11, x11, #34
  409a70:	add	w11, w11, w13
  409a74:	add	w12, w8, #0x9
  409a78:	msub	w8, w11, w10, w8
  409a7c:	add	w8, w8, #0x30
  409a80:	cmp	w12, #0x12
  409a84:	strb	w8, [x0, #-1]!
  409a88:	mov	w8, w11
  409a8c:	b.hi	409a64 <printf@plt+0x8434>  // b.pmore
  409a90:	ret
  409a94:	adrp	x0, 421000 <stderr@@GLIBC_2.17+0xe0>
  409a98:	mov	w9, #0x6667                	// #26215
  409a9c:	add	x0, x0, #0x2a3
  409aa0:	movk	w9, #0x6666, lsl #16
  409aa4:	mov	w10, #0xa                   	// #10
  409aa8:	smull	x11, w8, w9
  409aac:	lsr	x13, x11, #63
  409ab0:	asr	x11, x11, #34
  409ab4:	neg	w12, w8
  409ab8:	add	w11, w11, w13
  409abc:	madd	w12, w11, w10, w12
  409ac0:	add	w8, w8, #0x9
  409ac4:	add	w12, w12, #0x30
  409ac8:	cmp	w8, #0x12
  409acc:	strb	w12, [x0], #-1
  409ad0:	mov	w8, w11
  409ad4:	b.hi	409aa8 <printf@plt+0x8478>  // b.pmore
  409ad8:	mov	w8, #0x2d                  	// #45
  409adc:	strb	w8, [x0]
  409ae0:	ret
  409ae4:	mov	w8, w0
  409ae8:	adrp	x0, 421000 <stderr@@GLIBC_2.17+0xe0>
  409aec:	mov	w9, #0xcccd                	// #52429
  409af0:	add	x0, x0, #0x2b9
  409af4:	movk	w9, #0xcccc, lsl #16
  409af8:	mov	w10, #0xa                   	// #10
  409afc:	umull	x11, w8, w9
  409b00:	lsr	x11, x11, #35
  409b04:	msub	w12, w11, w10, w8
  409b08:	orr	w12, w12, #0x30
  409b0c:	cmp	w8, #0x9
  409b10:	strb	w12, [x0, #-1]!
  409b14:	mov	w8, w11
  409b18:	b.hi	409afc <printf@plt+0x84cc>  // b.pmore
  409b1c:	ret
  409b20:	stp	xzr, xzr, [x0]
  409b24:	ret
  409b28:	stp	x29, x30, [sp, #-32]!
  409b2c:	str	x19, [sp, #16]
  409b30:	mov	x29, sp
  409b34:	mov	w8, #0x11                  	// #17
  409b38:	mov	x19, x0
  409b3c:	str	w8, [x0, #8]
  409b40:	mov	w0, #0x110                 	// #272
  409b44:	bl	401310 <_Znam@plt>
  409b48:	movi	v0.2d, #0x0
  409b4c:	stp	q0, q0, [x0]
  409b50:	stp	q0, q0, [x0, #32]
  409b54:	stp	q0, q0, [x0, #64]
  409b58:	stp	q0, q0, [x0, #96]
  409b5c:	stp	q0, q0, [x0, #128]
  409b60:	stp	q0, q0, [x0, #160]
  409b64:	stp	q0, q0, [x0, #192]
  409b68:	stp	q0, q0, [x0, #224]
  409b6c:	str	q0, [x0, #256]
  409b70:	str	x0, [x19]
  409b74:	str	wzr, [x19, #12]
  409b78:	ldr	x19, [sp, #16]
  409b7c:	ldp	x29, x30, [sp], #32
  409b80:	ret
  409b84:	stp	x29, x30, [sp, #-48]!
  409b88:	stp	x20, x19, [sp, #32]
  409b8c:	mov	x19, x0
  409b90:	ldr	w8, [x0, #8]
  409b94:	ldr	x0, [x0]
  409b98:	str	x21, [sp, #16]
  409b9c:	mov	x29, sp
  409ba0:	cbz	w8, 409bcc <printf@plt+0x859c>
  409ba4:	mov	x20, xzr
  409ba8:	mov	x21, xzr
  409bac:	ldr	x0, [x0, x20]
  409bb0:	bl	4013d0 <free@plt>
  409bb4:	ldr	w8, [x19, #8]
  409bb8:	ldr	x0, [x19]
  409bbc:	add	x21, x21, #0x1
  409bc0:	add	x20, x20, #0x10
  409bc4:	cmp	x21, x8
  409bc8:	b.cc	409bac <printf@plt+0x857c>  // b.lo, b.ul, b.last
  409bcc:	cbz	x0, 409be0 <printf@plt+0x85b0>
  409bd0:	ldp	x20, x19, [sp, #32]
  409bd4:	ldr	x21, [sp, #16]
  409bd8:	ldp	x29, x30, [sp], #48
  409bdc:	b	401500 <_ZdaPv@plt>
  409be0:	ldp	x20, x19, [sp, #32]
  409be4:	ldr	x21, [sp, #16]
  409be8:	ldp	x29, x30, [sp], #48
  409bec:	ret
  409bf0:	stp	x29, x30, [sp, #-96]!
  409bf4:	stp	x28, x27, [sp, #16]
  409bf8:	stp	x26, x25, [sp, #32]
  409bfc:	stp	x24, x23, [sp, #48]
  409c00:	stp	x22, x21, [sp, #64]
  409c04:	stp	x20, x19, [sp, #80]
  409c08:	mov	x29, sp
  409c0c:	mov	x19, x2
  409c10:	mov	x21, x1
  409c14:	mov	x20, x0
  409c18:	cbnz	x1, 409c2c <printf@plt+0x85fc>
  409c1c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x24a0>
  409c20:	add	x1, x1, #0x75d
  409c24:	mov	w0, #0x28                  	// #40
  409c28:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  409c2c:	mov	x0, x21
  409c30:	bl	40af14 <_ZdlPvm@@Base+0x3b4>
  409c34:	ldr	w24, [x20, #8]
  409c38:	ldr	x22, [x20]
  409c3c:	mov	x23, x0
  409c40:	udiv	x8, x0, x24
  409c44:	msub	x27, x8, x24, x0
  409c48:	lsl	x8, x27, #4
  409c4c:	ldr	x25, [x22, x8]
  409c50:	cbz	x25, 409c9c <printf@plt+0x866c>
  409c54:	mov	x0, x25
  409c58:	mov	x1, x21
  409c5c:	bl	401540 <strcmp@plt>
  409c60:	cbz	w0, 409c90 <printf@plt+0x8660>
  409c64:	cmp	w27, #0x0
  409c68:	csel	w8, w24, w27, eq  // eq = none
  409c6c:	sub	w27, w8, #0x1
  409c70:	lsl	x8, x27, #4
  409c74:	ldr	x25, [x22, x8]
  409c78:	cbz	x25, 409c9c <printf@plt+0x866c>
  409c7c:	mov	x0, x25
  409c80:	mov	x1, x21
  409c84:	bl	401540 <strcmp@plt>
  409c88:	cbnz	w0, 409c64 <printf@plt+0x8634>
  409c8c:	mov	w27, w27
  409c90:	add	x8, x22, x27, lsl #4
  409c94:	str	x19, [x8, #8]
  409c98:	b	409de8 <printf@plt+0x87b8>
  409c9c:	cbz	x19, 409d70 <printf@plt+0x8740>
  409ca0:	ldr	w8, [x20, #12]
  409ca4:	cmp	w24, w8, lsl #2
  409ca8:	b.hi	409db4 <printf@plt+0x8784>  // b.pmore
  409cac:	mov	w0, w24
  409cb0:	bl	40af88 <_ZdlPvm@@Base+0x428>
  409cb4:	mov	w28, w0
  409cb8:	lsl	x27, x28, #4
  409cbc:	mov	w25, w0
  409cc0:	str	w0, [x20, #8]
  409cc4:	mov	x0, x27
  409cc8:	bl	401310 <_Znam@plt>
  409ccc:	mov	x26, x0
  409cd0:	cbz	w25, 409ce4 <printf@plt+0x86b4>
  409cd4:	mov	x0, x26
  409cd8:	mov	w1, wzr
  409cdc:	mov	x2, x27
  409ce0:	bl	4013e0 <memset@plt>
  409ce4:	str	x26, [x20]
  409ce8:	cbz	w24, 409d84 <printf@plt+0x8754>
  409cec:	mov	x25, xzr
  409cf0:	b	409d04 <printf@plt+0x86d4>
  409cf4:	bl	4013d0 <free@plt>
  409cf8:	add	x25, x25, #0x1
  409cfc:	cmp	x25, x24
  409d00:	b.eq	409d78 <printf@plt+0x8748>  // b.none
  409d04:	add	x26, x22, x25, lsl #4
  409d08:	ldr	x0, [x26]
  409d0c:	cbz	x0, 409cf8 <printf@plt+0x86c8>
  409d10:	mov	x27, x26
  409d14:	ldr	x8, [x27, #8]!
  409d18:	cbz	x8, 409cf4 <printf@plt+0x86c4>
  409d1c:	bl	40af14 <_ZdlPvm@@Base+0x3b4>
  409d20:	ldr	w10, [x20, #8]
  409d24:	ldr	x8, [x20]
  409d28:	udiv	x9, x0, x10
  409d2c:	msub	x9, x9, x10, x0
  409d30:	add	x11, x8, x9, lsl #4
  409d34:	ldr	x12, [x11]
  409d38:	cbz	x12, 409d58 <printf@plt+0x8728>
  409d3c:	cmp	w9, #0x0
  409d40:	csel	w9, w10, w9, eq  // eq = none
  409d44:	sub	w9, w9, #0x1
  409d48:	add	x11, x8, w9, uxtw #4
  409d4c:	ldr	x12, [x11]
  409d50:	cbnz	x12, 409d3c <printf@plt+0x870c>
  409d54:	mov	w9, w9
  409d58:	ldr	x10, [x26]
  409d5c:	add	x8, x8, x9, lsl #4
  409d60:	str	x10, [x11]
  409d64:	ldr	x10, [x27]
  409d68:	str	x10, [x8, #8]
  409d6c:	b	409cf8 <printf@plt+0x86c8>
  409d70:	mov	x25, xzr
  409d74:	b	409de8 <printf@plt+0x87b8>
  409d78:	ldr	w28, [x20, #8]
  409d7c:	ldr	x26, [x20]
  409d80:	mov	w25, w28
  409d84:	udiv	x8, x23, x28
  409d88:	msub	x27, x8, x28, x23
  409d8c:	lsl	x8, x27, #4
  409d90:	ldr	x8, [x26, x8]
  409d94:	cbz	x8, 409da8 <printf@plt+0x8778>
  409d98:	cmp	w27, #0x0
  409d9c:	csel	w8, w25, w27, eq  // eq = none
  409da0:	sub	w27, w8, #0x1
  409da4:	b	409d8c <printf@plt+0x875c>
  409da8:	cbz	x22, 409db4 <printf@plt+0x8784>
  409dac:	mov	x0, x22
  409db0:	bl	401500 <_ZdaPv@plt>
  409db4:	mov	x0, x21
  409db8:	bl	401380 <strlen@plt>
  409dbc:	add	x0, x0, #0x1
  409dc0:	bl	401570 <malloc@plt>
  409dc4:	mov	x1, x21
  409dc8:	mov	x25, x0
  409dcc:	bl	401430 <strcpy@plt>
  409dd0:	ldr	x8, [x20]
  409dd4:	add	x8, x8, w27, uxtw #4
  409dd8:	stp	x0, x19, [x8]
  409ddc:	ldr	w8, [x20, #12]
  409de0:	add	w8, w8, #0x1
  409de4:	str	w8, [x20, #12]
  409de8:	mov	x0, x25
  409dec:	ldp	x20, x19, [sp, #80]
  409df0:	ldp	x22, x21, [sp, #64]
  409df4:	ldp	x24, x23, [sp, #48]
  409df8:	ldp	x26, x25, [sp, #32]
  409dfc:	ldp	x28, x27, [sp, #16]
  409e00:	ldp	x29, x30, [sp], #96
  409e04:	ret
  409e08:	stp	x29, x30, [sp, #-48]!
  409e0c:	stp	x22, x21, [sp, #16]
  409e10:	stp	x20, x19, [sp, #32]
  409e14:	mov	x29, sp
  409e18:	mov	x19, x1
  409e1c:	mov	x20, x0
  409e20:	cbnz	x1, 409e34 <printf@plt+0x8804>
  409e24:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x24a0>
  409e28:	add	x1, x1, #0x75d
  409e2c:	mov	w0, #0x28                  	// #40
  409e30:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  409e34:	mov	x0, x19
  409e38:	bl	40af14 <_ZdlPvm@@Base+0x3b4>
  409e3c:	ldr	w22, [x20, #8]
  409e40:	ldr	x20, [x20]
  409e44:	udiv	x8, x0, x22
  409e48:	msub	x21, x8, x22, x0
  409e4c:	lsl	x8, x21, #4
  409e50:	ldr	x0, [x20, x8]
  409e54:	cbz	x0, 409e94 <printf@plt+0x8864>
  409e58:	mov	x1, x19
  409e5c:	bl	401540 <strcmp@plt>
  409e60:	cbz	w0, 409e8c <printf@plt+0x885c>
  409e64:	cmp	w21, #0x0
  409e68:	csel	w8, w22, w21, eq  // eq = none
  409e6c:	sub	w21, w8, #0x1
  409e70:	lsl	x8, x21, #4
  409e74:	ldr	x0, [x20, x8]
  409e78:	cbz	x0, 409e94 <printf@plt+0x8864>
  409e7c:	mov	x1, x19
  409e80:	bl	401540 <strcmp@plt>
  409e84:	cbnz	w0, 409e64 <printf@plt+0x8834>
  409e88:	mov	w21, w21
  409e8c:	add	x8, x20, x21, lsl #4
  409e90:	ldr	x0, [x8, #8]
  409e94:	ldp	x20, x19, [sp, #32]
  409e98:	ldp	x22, x21, [sp, #16]
  409e9c:	ldp	x29, x30, [sp], #48
  409ea0:	ret
  409ea4:	stp	x29, x30, [sp, #-80]!
  409ea8:	str	x25, [sp, #16]
  409eac:	stp	x24, x23, [sp, #32]
  409eb0:	stp	x22, x21, [sp, #48]
  409eb4:	stp	x20, x19, [sp, #64]
  409eb8:	mov	x29, sp
  409ebc:	ldr	x21, [x1]
  409ec0:	mov	x19, x1
  409ec4:	mov	x20, x0
  409ec8:	cbnz	x21, 409edc <printf@plt+0x88ac>
  409ecc:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x24a0>
  409ed0:	add	x1, x1, #0x75d
  409ed4:	mov	w0, #0x28                  	// #40
  409ed8:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  409edc:	mov	x0, x21
  409ee0:	bl	40af14 <_ZdlPvm@@Base+0x3b4>
  409ee4:	ldr	w24, [x20, #8]
  409ee8:	ldr	x25, [x20]
  409eec:	udiv	x8, x0, x24
  409ef0:	msub	x23, x8, x24, x0
  409ef4:	lsl	x8, x23, #4
  409ef8:	ldr	x22, [x25, x8]
  409efc:	cbz	x22, 409f50 <printf@plt+0x8920>
  409f00:	mov	x0, x22
  409f04:	mov	x1, x21
  409f08:	bl	401540 <strcmp@plt>
  409f0c:	cbz	w0, 409f3c <printf@plt+0x890c>
  409f10:	cmp	w23, #0x0
  409f14:	csel	w8, w24, w23, eq  // eq = none
  409f18:	sub	w23, w8, #0x1
  409f1c:	lsl	x8, x23, #4
  409f20:	ldr	x22, [x25, x8]
  409f24:	cbz	x22, 409f50 <printf@plt+0x8920>
  409f28:	mov	x0, x22
  409f2c:	mov	x1, x21
  409f30:	bl	401540 <strcmp@plt>
  409f34:	cbnz	w0, 409f10 <printf@plt+0x88e0>
  409f38:	mov	w23, w23
  409f3c:	str	x22, [x19]
  409f40:	ldr	x8, [x20]
  409f44:	add	x8, x8, x23, lsl #4
  409f48:	ldr	x0, [x8, #8]
  409f4c:	b	409f54 <printf@plt+0x8924>
  409f50:	mov	x0, xzr
  409f54:	ldp	x20, x19, [sp, #64]
  409f58:	ldp	x22, x21, [sp, #48]
  409f5c:	ldp	x24, x23, [sp, #32]
  409f60:	ldr	x25, [sp, #16]
  409f64:	ldp	x29, x30, [sp], #80
  409f68:	ret
  409f6c:	str	x1, [x0]
  409f70:	str	wzr, [x0, #8]
  409f74:	ret
  409f78:	ldr	x10, [x0]
  409f7c:	ldr	w8, [x0, #8]
  409f80:	ldr	w9, [x10, #8]
  409f84:	cmp	w8, w9
  409f88:	b.cs	409fb0 <printf@plt+0x8980>  // b.hs, b.nlast
  409f8c:	ldr	x10, [x10]
  409f90:	add	x11, x10, x8, lsl #4
  409f94:	ldr	x12, [x11]
  409f98:	cbnz	x12, 409fb8 <printf@plt+0x8988>
  409f9c:	add	x8, x8, #0x1
  409fa0:	cmp	w9, w8
  409fa4:	add	x11, x11, #0x10
  409fa8:	str	w8, [x0, #8]
  409fac:	b.ne	409f94 <printf@plt+0x8964>  // b.any
  409fb0:	mov	w0, wzr
  409fb4:	ret
  409fb8:	str	x12, [x1]
  409fbc:	add	x9, x10, w8, uxtw #4
  409fc0:	ldr	x9, [x9, #8]
  409fc4:	add	w8, w8, #0x1
  409fc8:	str	x9, [x2]
  409fcc:	str	w8, [x0, #8]
  409fd0:	mov	w0, #0x1                   	// #1
  409fd4:	ret
  409fd8:	mov	w8, #0xffffffff            	// #-1
  409fdc:	str	w8, [x0]
  409fe0:	str	xzr, [x0, #8]
  409fe4:	ret
  409fe8:	stp	x29, x30, [sp, #-32]!
  409fec:	str	x19, [sp, #16]
  409ff0:	mov	x29, sp
  409ff4:	mov	w8, #0x11                  	// #17
  409ff8:	mov	x19, x0
  409ffc:	str	w8, [x0, #8]
  40a000:	mov	w0, #0x110                 	// #272
  40a004:	bl	401310 <_Znam@plt>
  40a008:	mov	w8, #0xffffffff            	// #-1
  40a00c:	str	xzr, [x0, #8]
  40a010:	str	xzr, [x0, #24]
  40a014:	str	xzr, [x0, #40]
  40a018:	str	xzr, [x0, #56]
  40a01c:	str	xzr, [x0, #72]
  40a020:	str	xzr, [x0, #88]
  40a024:	str	xzr, [x0, #104]
  40a028:	str	xzr, [x0, #120]
  40a02c:	str	xzr, [x0, #136]
  40a030:	str	xzr, [x0, #152]
  40a034:	str	xzr, [x0, #168]
  40a038:	str	xzr, [x0, #184]
  40a03c:	str	xzr, [x0, #200]
  40a040:	str	xzr, [x0, #216]
  40a044:	str	xzr, [x0, #232]
  40a048:	str	xzr, [x0, #248]
  40a04c:	str	xzr, [x0, #264]
  40a050:	str	w8, [x0]
  40a054:	str	w8, [x0, #16]
  40a058:	str	w8, [x0, #32]
  40a05c:	str	w8, [x0, #48]
  40a060:	str	w8, [x0, #64]
  40a064:	str	w8, [x0, #80]
  40a068:	str	w8, [x0, #96]
  40a06c:	str	w8, [x0, #112]
  40a070:	str	w8, [x0, #128]
  40a074:	str	w8, [x0, #144]
  40a078:	str	w8, [x0, #160]
  40a07c:	str	w8, [x0, #176]
  40a080:	str	w8, [x0, #192]
  40a084:	str	w8, [x0, #208]
  40a088:	str	w8, [x0, #224]
  40a08c:	str	w8, [x0, #240]
  40a090:	str	w8, [x0, #256]
  40a094:	str	x0, [x19]
  40a098:	str	wzr, [x19, #12]
  40a09c:	ldr	x19, [sp, #16]
  40a0a0:	ldp	x29, x30, [sp], #32
  40a0a4:	ret
  40a0a8:	stp	x29, x30, [sp, #-48]!
  40a0ac:	stp	x20, x19, [sp, #32]
  40a0b0:	mov	x19, x0
  40a0b4:	ldr	w9, [x0, #8]
  40a0b8:	ldr	x0, [x0]
  40a0bc:	str	x21, [sp, #16]
  40a0c0:	mov	x29, sp
  40a0c4:	cbz	w9, 40a100 <printf@plt+0x8ad0>
  40a0c8:	mov	x20, xzr
  40a0cc:	mov	w21, #0x8                   	// #8
  40a0d0:	b	40a0e4 <printf@plt+0x8ab4>
  40a0d4:	add	x20, x20, #0x1
  40a0d8:	cmp	x20, w9, uxtw
  40a0dc:	add	x21, x21, #0x10
  40a0e0:	b.cs	40a100 <printf@plt+0x8ad0>  // b.hs, b.nlast
  40a0e4:	ldr	x8, [x0, x21]
  40a0e8:	cbz	x8, 40a0d4 <printf@plt+0x8aa4>
  40a0ec:	mov	x0, x8
  40a0f0:	bl	401500 <_ZdaPv@plt>
  40a0f4:	ldr	w9, [x19, #8]
  40a0f8:	ldr	x0, [x19]
  40a0fc:	b	40a0d4 <printf@plt+0x8aa4>
  40a100:	cbz	x0, 40a114 <printf@plt+0x8ae4>
  40a104:	ldp	x20, x19, [sp, #32]
  40a108:	ldr	x21, [sp, #16]
  40a10c:	ldp	x29, x30, [sp], #48
  40a110:	b	401500 <_ZdaPv@plt>
  40a114:	ldp	x20, x19, [sp, #32]
  40a118:	ldr	x21, [sp, #16]
  40a11c:	ldp	x29, x30, [sp], #48
  40a120:	ret
  40a124:	stp	x29, x30, [sp, #-80]!
  40a128:	stp	x26, x25, [sp, #16]
  40a12c:	stp	x24, x23, [sp, #32]
  40a130:	stp	x22, x21, [sp, #48]
  40a134:	stp	x20, x19, [sp, #64]
  40a138:	mov	x29, sp
  40a13c:	mov	x19, x2
  40a140:	mov	w21, w1
  40a144:	mov	x20, x0
  40a148:	tbz	w1, #31, 40a15c <printf@plt+0x8b2c>
  40a14c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x24a0>
  40a150:	add	x1, x1, #0x75d
  40a154:	mov	w0, #0x2c                  	// #44
  40a158:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  40a15c:	ldr	w23, [x20, #8]
  40a160:	ldr	x22, [x20]
  40a164:	udiv	w8, w21, w23
  40a168:	msub	w24, w8, w23, w21
  40a16c:	lsl	x8, x24, #4
  40a170:	ldr	w8, [x22, x8]
  40a174:	tbnz	w8, #31, 40a1c4 <printf@plt+0x8b94>
  40a178:	cmp	w8, w21
  40a17c:	b.eq	40a1a4 <printf@plt+0x8b74>  // b.none
  40a180:	cmp	w24, #0x0
  40a184:	csel	w8, w23, w24, eq  // eq = none
  40a188:	sub	w24, w8, #0x1
  40a18c:	lsl	x8, x24, #4
  40a190:	ldr	w8, [x22, x8]
  40a194:	tbnz	w8, #31, 40a1c4 <printf@plt+0x8b94>
  40a198:	cmp	w8, w21
  40a19c:	b.ne	40a180 <printf@plt+0x8b50>  // b.any
  40a1a0:	mov	w24, w24
  40a1a4:	add	x8, x22, x24, lsl #4
  40a1a8:	ldr	x0, [x8, #8]
  40a1ac:	cbz	x0, 40a1b8 <printf@plt+0x8b88>
  40a1b0:	bl	401500 <_ZdaPv@plt>
  40a1b4:	ldr	x22, [x20]
  40a1b8:	add	x8, x22, x24, lsl #4
  40a1bc:	str	x19, [x8, #8]
  40a1c0:	b	40a330 <printf@plt+0x8d00>
  40a1c4:	cbz	x19, 40a330 <printf@plt+0x8d00>
  40a1c8:	ldr	w8, [x20, #12]
  40a1cc:	add	w8, w8, w8, lsl #1
  40a1d0:	cmp	w8, w23, lsl #1
  40a1d4:	b.cc	40a318 <printf@plt+0x8ce8>  // b.lo, b.ul, b.last
  40a1d8:	mov	w0, w23
  40a1dc:	bl	40af88 <_ZdlPvm@@Base+0x428>
  40a1e0:	mov	w26, w0
  40a1e4:	lsl	x24, x26, #4
  40a1e8:	mov	w25, w0
  40a1ec:	str	w0, [x20, #8]
  40a1f0:	mov	x0, x24
  40a1f4:	bl	401310 <_Znam@plt>
  40a1f8:	cbz	w25, 40a268 <printf@plt+0x8c38>
  40a1fc:	subs	x8, x24, #0x10
  40a200:	b.eq	40a248 <printf@plt+0x8c18>  // b.none
  40a204:	lsr	x8, x8, #4
  40a208:	add	x9, x8, #0x1
  40a20c:	and	x10, x9, #0x1ffffffffffffffe
  40a210:	add	x11, x0, #0x10
  40a214:	add	x8, x0, x10, lsl #4
  40a218:	mov	w12, #0xffffffff            	// #-1
  40a21c:	mov	x13, x10
  40a220:	stur	w12, [x11, #-16]
  40a224:	str	w12, [x11]
  40a228:	stur	xzr, [x11, #-8]
  40a22c:	str	xzr, [x11, #8]
  40a230:	subs	x13, x13, #0x2
  40a234:	add	x11, x11, #0x20
  40a238:	b.ne	40a220 <printf@plt+0x8bf0>  // b.any
  40a23c:	cmp	x9, x10
  40a240:	b.ne	40a24c <printf@plt+0x8c1c>  // b.any
  40a244:	b	40a268 <printf@plt+0x8c38>
  40a248:	mov	x8, x0
  40a24c:	add	x9, x0, x24
  40a250:	mov	w10, #0xffffffff            	// #-1
  40a254:	str	w10, [x8]
  40a258:	str	xzr, [x8, #8]
  40a25c:	add	x8, x8, #0x10
  40a260:	cmp	x8, x9
  40a264:	b.ne	40a254 <printf@plt+0x8c24>  // b.any
  40a268:	str	x0, [x20]
  40a26c:	cbz	w23, 40a2dc <printf@plt+0x8cac>
  40a270:	mov	x8, xzr
  40a274:	b	40a290 <printf@plt+0x8c60>
  40a278:	str	w9, [x12]
  40a27c:	add	x9, x0, x11, lsl #4
  40a280:	str	x10, [x9, #8]
  40a284:	add	x8, x8, #0x1
  40a288:	cmp	x8, x23
  40a28c:	b.eq	40a2dc <printf@plt+0x8cac>  // b.none
  40a290:	lsl	x9, x8, #4
  40a294:	ldr	w9, [x22, x9]
  40a298:	tbnz	w9, #31, 40a284 <printf@plt+0x8c54>
  40a29c:	add	x10, x22, x8, lsl #4
  40a2a0:	ldr	x10, [x10, #8]
  40a2a4:	cbz	x10, 40a284 <printf@plt+0x8c54>
  40a2a8:	udiv	w11, w9, w26
  40a2ac:	msub	w11, w11, w26, w9
  40a2b0:	add	x12, x0, w11, uxtw #4
  40a2b4:	ldr	w13, [x12]
  40a2b8:	tbnz	w13, #31, 40a278 <printf@plt+0x8c48>
  40a2bc:	cmp	w11, #0x0
  40a2c0:	csel	w11, w26, w11, eq  // eq = none
  40a2c4:	sub	w11, w11, #0x1
  40a2c8:	add	x12, x0, w11, uxtw #4
  40a2cc:	ldr	w13, [x12]
  40a2d0:	tbz	w13, #31, 40a2bc <printf@plt+0x8c8c>
  40a2d4:	mov	w11, w11
  40a2d8:	b	40a278 <printf@plt+0x8c48>
  40a2dc:	udiv	w8, w21, w26
  40a2e0:	msub	w24, w8, w26, w21
  40a2e4:	lsl	x8, x24, #4
  40a2e8:	ldr	w8, [x0, x8]
  40a2ec:	tbnz	w8, #31, 40a300 <printf@plt+0x8cd0>
  40a2f0:	cmp	w24, #0x0
  40a2f4:	csel	w8, w26, w24, eq  // eq = none
  40a2f8:	sub	w24, w8, #0x1
  40a2fc:	b	40a2e4 <printf@plt+0x8cb4>
  40a300:	cbz	x22, 40a314 <printf@plt+0x8ce4>
  40a304:	mov	x0, x22
  40a308:	bl	401500 <_ZdaPv@plt>
  40a30c:	ldr	x22, [x20]
  40a310:	b	40a318 <printf@plt+0x8ce8>
  40a314:	mov	x22, x0
  40a318:	add	x8, x22, w24, uxtw #4
  40a31c:	str	w21, [x8]
  40a320:	str	x19, [x8, #8]
  40a324:	ldr	w8, [x20, #12]
  40a328:	add	w8, w8, #0x1
  40a32c:	str	w8, [x20, #12]
  40a330:	ldp	x20, x19, [sp, #64]
  40a334:	ldp	x22, x21, [sp, #48]
  40a338:	ldp	x24, x23, [sp, #32]
  40a33c:	ldp	x26, x25, [sp, #16]
  40a340:	ldp	x29, x30, [sp], #80
  40a344:	ret
  40a348:	stp	x29, x30, [sp, #-32]!
  40a34c:	stp	x20, x19, [sp, #16]
  40a350:	mov	x29, sp
  40a354:	mov	w19, w1
  40a358:	mov	x20, x0
  40a35c:	tbz	w1, #31, 40a370 <printf@plt+0x8d40>
  40a360:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x24a0>
  40a364:	add	x1, x1, #0x75d
  40a368:	mov	w0, #0x2c                  	// #44
  40a36c:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  40a370:	ldr	w10, [x20, #8]
  40a374:	ldr	x8, [x20]
  40a378:	udiv	w9, w19, w10
  40a37c:	msub	w9, w9, w10, w19
  40a380:	lsl	x11, x9, #4
  40a384:	ldr	w11, [x8, x11]
  40a388:	tbnz	w11, #31, 40a3c4 <printf@plt+0x8d94>
  40a38c:	cmp	w11, w19
  40a390:	b.eq	40a3b8 <printf@plt+0x8d88>  // b.none
  40a394:	cmp	w9, #0x0
  40a398:	csel	w9, w10, w9, eq  // eq = none
  40a39c:	sub	w9, w9, #0x1
  40a3a0:	lsl	x11, x9, #4
  40a3a4:	ldr	w11, [x8, x11]
  40a3a8:	tbnz	w11, #31, 40a3c4 <printf@plt+0x8d94>
  40a3ac:	cmp	w11, w19
  40a3b0:	b.ne	40a394 <printf@plt+0x8d64>  // b.any
  40a3b4:	mov	w9, w9
  40a3b8:	add	x8, x8, x9, lsl #4
  40a3bc:	ldr	x0, [x8, #8]
  40a3c0:	b	40a3c8 <printf@plt+0x8d98>
  40a3c4:	mov	x0, xzr
  40a3c8:	ldp	x20, x19, [sp, #16]
  40a3cc:	ldp	x29, x30, [sp], #32
  40a3d0:	ret
  40a3d4:	str	x1, [x0]
  40a3d8:	str	wzr, [x0, #8]
  40a3dc:	ret
  40a3e0:	ldr	x8, [x0]
  40a3e4:	ldr	w10, [x0, #8]
  40a3e8:	ldr	w9, [x8, #8]
  40a3ec:	cmp	w10, w9
  40a3f0:	b.cs	40a418 <printf@plt+0x8de8>  // b.hs, b.nlast
  40a3f4:	ldr	x8, [x8]
  40a3f8:	add	x11, x8, x10, lsl #4
  40a3fc:	ldr	w12, [x11]
  40a400:	tbz	w12, #31, 40a420 <printf@plt+0x8df0>
  40a404:	add	w10, w10, #0x1
  40a408:	cmp	w9, w10
  40a40c:	add	x11, x11, #0x10
  40a410:	str	w10, [x0, #8]
  40a414:	b.ne	40a3fc <printf@plt+0x8dcc>  // b.any
  40a418:	mov	w0, wzr
  40a41c:	ret
  40a420:	str	w12, [x1]
  40a424:	ldr	w9, [x0, #8]
  40a428:	add	x8, x8, x9, lsl #4
  40a42c:	ldr	x8, [x8, #8]
  40a430:	add	w9, w9, #0x1
  40a434:	str	x8, [x2]
  40a438:	str	w9, [x0, #8]
  40a43c:	mov	w0, #0x1                   	// #1
  40a440:	ret
  40a444:	stp	x29, x30, [sp, #-64]!
  40a448:	str	x23, [sp, #16]
  40a44c:	stp	x22, x21, [sp, #32]
  40a450:	stp	x20, x19, [sp, #48]
  40a454:	mov	x29, sp
  40a458:	mov	w21, #0x11                  	// #17
  40a45c:	mov	x19, x0
  40a460:	str	wzr, [x0]
  40a464:	str	w21, [x0, #16]
  40a468:	mov	w0, #0x110                 	// #272
  40a46c:	bl	401310 <_Znam@plt>
  40a470:	mov	x20, x0
  40a474:	movi	v0.2d, #0x0
  40a478:	stp	q0, q0, [x0]
  40a47c:	stp	q0, q0, [x0, #32]
  40a480:	stp	q0, q0, [x0, #64]
  40a484:	stp	q0, q0, [x0, #96]
  40a488:	stp	q0, q0, [x0, #128]
  40a48c:	stp	q0, q0, [x0, #160]
  40a490:	stp	q0, q0, [x0, #192]
  40a494:	stp	q0, q0, [x0, #224]
  40a498:	str	q0, [x0, #256]
  40a49c:	str	x0, [x19, #8]
  40a4a0:	str	wzr, [x19, #20]
  40a4a4:	str	w21, [x19, #2080]
  40a4a8:	mov	w0, #0x110                 	// #272
  40a4ac:	bl	401310 <_Znam@plt>
  40a4b0:	add	x20, x19, #0x818
  40a4b4:	mov	w8, #0xffffffff            	// #-1
  40a4b8:	str	xzr, [x0, #8]
  40a4bc:	str	xzr, [x0, #24]
  40a4c0:	str	xzr, [x0, #40]
  40a4c4:	str	xzr, [x0, #56]
  40a4c8:	str	xzr, [x0, #72]
  40a4cc:	str	xzr, [x0, #88]
  40a4d0:	str	xzr, [x0, #104]
  40a4d4:	str	xzr, [x0, #120]
  40a4d8:	str	xzr, [x0, #136]
  40a4dc:	str	xzr, [x0, #152]
  40a4e0:	str	xzr, [x0, #168]
  40a4e4:	str	xzr, [x0, #184]
  40a4e8:	str	xzr, [x0, #200]
  40a4ec:	str	xzr, [x0, #216]
  40a4f0:	str	xzr, [x0, #232]
  40a4f4:	str	xzr, [x0, #248]
  40a4f8:	str	xzr, [x0, #264]
  40a4fc:	str	w8, [x0]
  40a500:	str	w8, [x0, #16]
  40a504:	str	w8, [x0, #32]
  40a508:	str	w8, [x0, #48]
  40a50c:	str	w8, [x0, #64]
  40a510:	str	w8, [x0, #80]
  40a514:	str	w8, [x0, #96]
  40a518:	str	w8, [x0, #112]
  40a51c:	str	w8, [x0, #128]
  40a520:	str	w8, [x0, #144]
  40a524:	str	w8, [x0, #160]
  40a528:	str	w8, [x0, #176]
  40a52c:	str	w8, [x0, #192]
  40a530:	str	w8, [x0, #208]
  40a534:	str	w8, [x0, #224]
  40a538:	str	w8, [x0, #240]
  40a53c:	str	w8, [x0, #256]
  40a540:	str	x0, [x20], #12
  40a544:	add	x0, x19, #0x18
  40a548:	mov	w2, #0x800                 	// #2048
  40a54c:	mov	w1, wzr
  40a550:	bl	4013e0 <memset@plt>
  40a554:	mov	w2, #0x804                 	// #2052
  40a558:	mov	x0, x20
  40a55c:	mov	w1, wzr
  40a560:	bl	4013e0 <memset@plt>
  40a564:	ldp	x20, x19, [sp, #48]
  40a568:	ldp	x22, x21, [sp, #32]
  40a56c:	ldr	x23, [sp, #16]
  40a570:	ldp	x29, x30, [sp], #64
  40a574:	ret
  40a578:	mov	x21, x0
  40a57c:	mov	x22, xzr
  40a580:	mov	x23, xzr
  40a584:	ldr	x0, [x20, x22]
  40a588:	bl	4013d0 <free@plt>
  40a58c:	ldr	w8, [x19, #16]
  40a590:	ldr	x20, [x19, #8]
  40a594:	add	x23, x23, #0x1
  40a598:	add	x22, x22, #0x10
  40a59c:	cmp	x23, x8
  40a5a0:	b.cc	40a584 <printf@plt+0x8f54>  // b.lo, b.ul, b.last
  40a5a4:	cbz	x20, 40a5b0 <printf@plt+0x8f80>
  40a5a8:	mov	x0, x20
  40a5ac:	bl	401500 <_ZdaPv@plt>
  40a5b0:	mov	x0, x21
  40a5b4:	bl	401600 <_Unwind_Resume@plt>
  40a5b8:	stp	x29, x30, [sp, #-48]!
  40a5bc:	stp	x20, x19, [sp, #32]
  40a5c0:	mov	x19, x0
  40a5c4:	ldr	w9, [x0, #2080]
  40a5c8:	ldr	x0, [x0, #2072]
  40a5cc:	str	x21, [sp, #16]
  40a5d0:	mov	x29, sp
  40a5d4:	cbz	w9, 40a610 <printf@plt+0x8fe0>
  40a5d8:	mov	x20, xzr
  40a5dc:	mov	w21, #0x8                   	// #8
  40a5e0:	b	40a5f4 <printf@plt+0x8fc4>
  40a5e4:	add	x20, x20, #0x1
  40a5e8:	cmp	x20, w9, uxtw
  40a5ec:	add	x21, x21, #0x10
  40a5f0:	b.cs	40a610 <printf@plt+0x8fe0>  // b.hs, b.nlast
  40a5f4:	ldr	x8, [x0, x21]
  40a5f8:	cbz	x8, 40a5e4 <printf@plt+0x8fb4>
  40a5fc:	mov	x0, x8
  40a600:	bl	401500 <_ZdaPv@plt>
  40a604:	ldr	w9, [x19, #2080]
  40a608:	ldr	x0, [x19, #2072]
  40a60c:	b	40a5e4 <printf@plt+0x8fb4>
  40a610:	cbz	x0, 40a618 <printf@plt+0x8fe8>
  40a614:	bl	401500 <_ZdaPv@plt>
  40a618:	ldr	w8, [x19, #16]
  40a61c:	ldr	x0, [x19, #8]
  40a620:	cbz	w8, 40a64c <printf@plt+0x901c>
  40a624:	mov	x20, xzr
  40a628:	mov	x21, xzr
  40a62c:	ldr	x0, [x0, x20]
  40a630:	bl	4013d0 <free@plt>
  40a634:	ldr	w8, [x19, #16]
  40a638:	ldr	x0, [x19, #8]
  40a63c:	add	x21, x21, #0x1
  40a640:	add	x20, x20, #0x10
  40a644:	cmp	x21, x8
  40a648:	b.cc	40a62c <printf@plt+0x8ffc>  // b.lo, b.ul, b.last
  40a64c:	cbz	x0, 40a660 <printf@plt+0x9030>
  40a650:	ldp	x20, x19, [sp, #32]
  40a654:	ldr	x21, [sp, #16]
  40a658:	ldp	x29, x30, [sp], #48
  40a65c:	b	401500 <_ZdaPv@plt>
  40a660:	ldp	x20, x19, [sp, #32]
  40a664:	ldr	x21, [sp, #16]
  40a668:	ldp	x29, x30, [sp], #48
  40a66c:	ret
  40a670:	stp	x29, x30, [sp, #-48]!
  40a674:	str	x21, [sp, #16]
  40a678:	stp	x20, x19, [sp, #32]
  40a67c:	mov	x29, sp
  40a680:	add	x21, x0, w1, uxtb #3
  40a684:	ldr	x20, [x21, #24]!
  40a688:	cbnz	x20, 40a6e8 <printf@plt+0x90b8>
  40a68c:	mov	w8, #0x6863                	// #26723
  40a690:	mov	x19, x0
  40a694:	movk	w8, #0x7261, lsl #16
  40a698:	add	x9, x29, #0x18
  40a69c:	and	w0, w1, #0xff
  40a6a0:	str	w8, [x29, #24]
  40a6a4:	add	x20, x9, #0x4
  40a6a8:	bl	409a48 <printf@plt+0x8418>
  40a6ac:	mov	x1, x0
  40a6b0:	mov	x0, x20
  40a6b4:	bl	401430 <strcpy@plt>
  40a6b8:	mov	w0, #0x10                  	// #16
  40a6bc:	bl	40aab0 <_Znwm@@Base>
  40a6c0:	ldr	w8, [x19]
  40a6c4:	mov	w9, #0xffffffff            	// #-1
  40a6c8:	mov	x20, x0
  40a6cc:	add	w10, w8, #0x1
  40a6d0:	str	w10, [x19]
  40a6d4:	stp	w8, w9, [x0]
  40a6d8:	add	x0, x29, #0x18
  40a6dc:	bl	40b6ac <_ZdlPvm@@Base+0xb4c>
  40a6e0:	str	x0, [x20, #8]
  40a6e4:	str	x20, [x21]
  40a6e8:	mov	x0, x20
  40a6ec:	ldp	x20, x19, [sp, #32]
  40a6f0:	ldr	x21, [sp, #16]
  40a6f4:	ldp	x29, x30, [sp], #48
  40a6f8:	ret
  40a6fc:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  40a700:	add	x8, x8, #0x2f0
  40a704:	mov	w1, w0
  40a708:	mov	x0, x8
  40a70c:	b	40a7f8 <printf@plt+0x91c8>
  40a710:	sub	sp, sp, #0x30
  40a714:	stp	x29, x30, [sp, #16]
  40a718:	stp	x20, x19, [sp, #32]
  40a71c:	add	x29, sp, #0x10
  40a720:	mov	x19, x0
  40a724:	cbz	x0, 40a738 <printf@plt+0x9108>
  40a728:	ldrb	w8, [x19]
  40a72c:	orr	w8, w8, #0x20
  40a730:	cmp	w8, #0x20
  40a734:	b.ne	40a748 <printf@plt+0x9118>  // b.any
  40a738:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x24a0>
  40a73c:	add	x1, x1, #0x75d
  40a740:	mov	w0, #0x96                  	// #150
  40a744:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  40a748:	ldrb	w8, [x19, #1]
  40a74c:	cbz	w8, 40a76c <printf@plt+0x913c>
  40a750:	mov	x1, x19
  40a754:	ldp	x20, x19, [sp, #32]
  40a758:	ldp	x29, x30, [sp, #16]
  40a75c:	adrp	x0, 421000 <stderr@@GLIBC_2.17+0xe0>
  40a760:	add	x0, x0, #0x2f0
  40a764:	add	sp, sp, #0x30
  40a768:	b	40a900 <printf@plt+0x92d0>
  40a76c:	ldrb	w0, [x19]
  40a770:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  40a774:	add	x8, x8, #0x2f0
  40a778:	add	x20, x8, x0, lsl #3
  40a77c:	ldr	x19, [x20, #24]!
  40a780:	cbnz	x19, 40a7dc <printf@plt+0x91ac>
  40a784:	mov	w8, #0x6863                	// #26723
  40a788:	movk	w8, #0x7261, lsl #16
  40a78c:	add	x9, sp, #0x8
  40a790:	str	w8, [sp, #8]
  40a794:	add	x19, x9, #0x4
  40a798:	bl	409a48 <printf@plt+0x8418>
  40a79c:	mov	x1, x0
  40a7a0:	mov	x0, x19
  40a7a4:	bl	401430 <strcpy@plt>
  40a7a8:	mov	w0, #0x10                  	// #16
  40a7ac:	bl	40aab0 <_Znwm@@Base>
  40a7b0:	adrp	x8, 421000 <stderr@@GLIBC_2.17+0xe0>
  40a7b4:	ldr	w9, [x8, #752]
  40a7b8:	mov	w10, #0xffffffff            	// #-1
  40a7bc:	mov	x19, x0
  40a7c0:	add	w11, w9, #0x1
  40a7c4:	stp	w9, w10, [x0]
  40a7c8:	add	x0, sp, #0x8
  40a7cc:	str	w11, [x8, #752]
  40a7d0:	bl	40b6ac <_ZdlPvm@@Base+0xb4c>
  40a7d4:	str	x0, [x19, #8]
  40a7d8:	str	x19, [x20]
  40a7dc:	mov	x0, x19
  40a7e0:	ldp	x20, x19, [sp, #32]
  40a7e4:	ldp	x29, x30, [sp, #16]
  40a7e8:	add	sp, sp, #0x30
  40a7ec:	ret
  40a7f0:	ldr	x0, [x0, #8]
  40a7f4:	ret
  40a7f8:	stp	x29, x30, [sp, #-48]!
  40a7fc:	stp	x22, x21, [sp, #16]
  40a800:	stp	x20, x19, [sp, #32]
  40a804:	mov	x29, sp
  40a808:	mov	w19, w1
  40a80c:	cmp	w1, #0xff
  40a810:	mov	x20, x0
  40a814:	b.hi	40a850 <printf@plt+0x9220>  // b.pmore
  40a818:	add	x8, x20, w19, uxtw #3
  40a81c:	ldr	x21, [x8, #2088]
  40a820:	cbnz	x21, 40a8ec <printf@plt+0x92bc>
  40a824:	mov	w0, #0x10                  	// #16
  40a828:	add	x22, x8, #0x828
  40a82c:	bl	40aab0 <_Znwm@@Base>
  40a830:	ldr	w8, [x20]
  40a834:	mov	x21, x0
  40a838:	add	w9, w8, #0x1
  40a83c:	str	w9, [x20]
  40a840:	stp	w8, w19, [x0]
  40a844:	str	xzr, [x0, #8]
  40a848:	str	x0, [x22]
  40a84c:	b	40a8ec <printf@plt+0x92bc>
  40a850:	tbz	w19, #31, 40a864 <printf@plt+0x9234>
  40a854:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x24a0>
  40a858:	add	x1, x1, #0x75d
  40a85c:	mov	w0, #0x2c                  	// #44
  40a860:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  40a864:	ldr	w10, [x20, #2080]
  40a868:	ldr	x8, [x20, #2072]
  40a86c:	udiv	w9, w19, w10
  40a870:	msub	w9, w9, w10, w19
  40a874:	lsl	x11, x9, #4
  40a878:	ldr	w11, [x8, x11]
  40a87c:	tbnz	w11, #31, 40a8b8 <printf@plt+0x9288>
  40a880:	cmp	w11, w19
  40a884:	b.eq	40a8ac <printf@plt+0x927c>  // b.none
  40a888:	cmp	w9, #0x0
  40a88c:	csel	w9, w10, w9, eq  // eq = none
  40a890:	sub	w9, w9, #0x1
  40a894:	lsl	x11, x9, #4
  40a898:	ldr	w11, [x8, x11]
  40a89c:	tbnz	w11, #31, 40a8b8 <printf@plt+0x9288>
  40a8a0:	cmp	w11, w19
  40a8a4:	b.ne	40a888 <printf@plt+0x9258>  // b.any
  40a8a8:	mov	w9, w9
  40a8ac:	add	x8, x8, x9, lsl #4
  40a8b0:	ldr	x21, [x8, #8]
  40a8b4:	cbnz	x21, 40a8ec <printf@plt+0x92bc>
  40a8b8:	mov	w0, #0x10                  	// #16
  40a8bc:	add	x22, x20, #0x818
  40a8c0:	bl	401310 <_Znam@plt>
  40a8c4:	ldr	w8, [x20]
  40a8c8:	mov	x21, x0
  40a8cc:	mov	w1, w19
  40a8d0:	mov	x2, x21
  40a8d4:	add	w9, w8, #0x1
  40a8d8:	str	w9, [x20]
  40a8dc:	stp	w8, w19, [x0]
  40a8e0:	str	xzr, [x0, #8]
  40a8e4:	mov	x0, x22
  40a8e8:	bl	40a124 <printf@plt+0x8af4>
  40a8ec:	mov	x0, x21
  40a8f0:	ldp	x20, x19, [sp, #32]
  40a8f4:	ldp	x22, x21, [sp, #16]
  40a8f8:	ldp	x29, x30, [sp], #48
  40a8fc:	ret
  40a900:	sub	sp, sp, #0x60
  40a904:	stp	x29, x30, [sp, #16]
  40a908:	str	x25, [sp, #32]
  40a90c:	stp	x24, x23, [sp, #48]
  40a910:	stp	x22, x21, [sp, #64]
  40a914:	stp	x20, x19, [sp, #80]
  40a918:	add	x29, sp, #0x10
  40a91c:	ldrb	w8, [x1]
  40a920:	mov	x20, x1
  40a924:	mov	x19, x0
  40a928:	cmp	w8, #0x63
  40a92c:	b.ne	40a9e8 <printf@plt+0x93b8>  // b.any
  40a930:	ldrb	w8, [x20, #1]
  40a934:	cmp	w8, #0x68
  40a938:	b.ne	40a9e8 <printf@plt+0x93b8>  // b.any
  40a93c:	ldrb	w8, [x20, #2]
  40a940:	cmp	w8, #0x61
  40a944:	b.ne	40a9e8 <printf@plt+0x93b8>  // b.any
  40a948:	ldrb	w8, [x20, #3]
  40a94c:	cmp	w8, #0x72
  40a950:	b.ne	40a9e8 <printf@plt+0x93b8>  // b.any
  40a954:	add	x21, x20, #0x4
  40a958:	add	x1, sp, #0x8
  40a95c:	mov	w2, #0xa                   	// #10
  40a960:	mov	x0, x21
  40a964:	bl	4013c0 <strtol@plt>
  40a968:	ldr	x8, [sp, #8]
  40a96c:	cmp	x8, x21
  40a970:	b.eq	40a9e8 <printf@plt+0x93b8>  // b.none
  40a974:	cmp	x0, #0xff
  40a978:	b.hi	40a9e8 <printf@plt+0x93b8>  // b.pmore
  40a97c:	ldrb	w8, [x8]
  40a980:	cbnz	w8, 40a9e8 <printf@plt+0x93b8>
  40a984:	add	x21, x19, x0, lsl #3
  40a988:	ldr	x22, [x21, #24]!
  40a98c:	cbnz	x22, 40aa90 <printf@plt+0x9460>
  40a990:	mov	w8, #0x6863                	// #26723
  40a994:	movk	w8, #0x7261, lsl #16
  40a998:	add	x9, x29, #0x18
  40a99c:	str	w8, [x29, #24]
  40a9a0:	add	x20, x9, #0x4
  40a9a4:	bl	409a48 <printf@plt+0x8418>
  40a9a8:	mov	x1, x0
  40a9ac:	mov	x0, x20
  40a9b0:	bl	401430 <strcpy@plt>
  40a9b4:	mov	w0, #0x10                  	// #16
  40a9b8:	bl	40aab0 <_Znwm@@Base>
  40a9bc:	ldr	w8, [x19]
  40a9c0:	mov	w9, #0xffffffff            	// #-1
  40a9c4:	mov	x22, x0
  40a9c8:	add	w10, w8, #0x1
  40a9cc:	str	w10, [x19]
  40a9d0:	stp	w8, w9, [x0]
  40a9d4:	add	x0, x29, #0x18
  40a9d8:	bl	40b6ac <_ZdlPvm@@Base+0xb4c>
  40a9dc:	str	x0, [x22, #8]
  40a9e0:	str	x22, [x21]
  40a9e4:	b	40aa90 <printf@plt+0x9460>
  40a9e8:	mov	x0, x20
  40a9ec:	bl	40af14 <_ZdlPvm@@Base+0x3b4>
  40a9f0:	mov	x21, x19
  40a9f4:	ldr	x22, [x21, #8]!
  40a9f8:	ldr	w25, [x21, #8]
  40a9fc:	udiv	x8, x0, x25
  40aa00:	msub	x24, x8, x25, x0
  40aa04:	lsl	x8, x24, #4
  40aa08:	ldr	x23, [x22, x8]
  40aa0c:	cbz	x23, 40aa5c <printf@plt+0x942c>
  40aa10:	mov	x0, x23
  40aa14:	mov	x1, x20
  40aa18:	bl	401540 <strcmp@plt>
  40aa1c:	cbz	w0, 40aa4c <printf@plt+0x941c>
  40aa20:	cmp	w24, #0x0
  40aa24:	csel	w8, w25, w24, eq  // eq = none
  40aa28:	sub	w24, w8, #0x1
  40aa2c:	lsl	x8, x24, #4
  40aa30:	ldr	x23, [x22, x8]
  40aa34:	cbz	x23, 40aa5c <printf@plt+0x942c>
  40aa38:	mov	x0, x23
  40aa3c:	mov	x1, x20
  40aa40:	bl	401540 <strcmp@plt>
  40aa44:	cbnz	w0, 40aa20 <printf@plt+0x93f0>
  40aa48:	mov	w24, w24
  40aa4c:	add	x8, x22, x24, lsl #4
  40aa50:	ldr	x22, [x8, #8]
  40aa54:	mov	x20, x23
  40aa58:	cbnz	x22, 40aa90 <printf@plt+0x9460>
  40aa5c:	mov	w0, #0x10                  	// #16
  40aa60:	bl	401310 <_Znam@plt>
  40aa64:	ldr	w8, [x19]
  40aa68:	mov	x22, x0
  40aa6c:	mov	w9, #0xffffffff            	// #-1
  40aa70:	mov	x1, x20
  40aa74:	add	w10, w8, #0x1
  40aa78:	str	w10, [x19]
  40aa7c:	stp	w8, w9, [x0]
  40aa80:	mov	x0, x21
  40aa84:	mov	x2, x22
  40aa88:	bl	409bf0 <printf@plt+0x85c0>
  40aa8c:	str	x0, [x22, #8]
  40aa90:	mov	x0, x22
  40aa94:	ldp	x20, x19, [sp, #80]
  40aa98:	ldp	x22, x21, [sp, #64]
  40aa9c:	ldp	x24, x23, [sp, #48]
  40aaa0:	ldr	x25, [sp, #32]
  40aaa4:	ldp	x29, x30, [sp, #16]
  40aaa8:	add	sp, sp, #0x60
  40aaac:	ret

000000000040aab0 <_Znwm@@Base>:
  40aab0:	stp	x29, x30, [sp, #-32]!
  40aab4:	str	x19, [sp, #16]
  40aab8:	mov	x29, sp
  40aabc:	and	x8, x0, #0xffffffff
  40aac0:	cmp	x0, #0x0
  40aac4:	csinc	x0, x8, xzr, ne  // ne = any
  40aac8:	bl	401570 <malloc@plt>
  40aacc:	cbz	x0, 40aadc <_Znwm@@Base+0x2c>
  40aad0:	ldr	x19, [sp, #16]
  40aad4:	ldp	x29, x30, [sp], #32
  40aad8:	ret
  40aadc:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x10e0>
  40aae0:	ldr	x19, [x8, #1784]
  40aae4:	cbz	x19, 40ab14 <_Znwm@@Base+0x64>
  40aae8:	mov	x0, x19
  40aaec:	bl	401380 <strlen@plt>
  40aaf0:	mov	x2, x0
  40aaf4:	mov	w0, #0x2                   	// #2
  40aaf8:	mov	x1, x19
  40aafc:	bl	401560 <write@plt>
  40ab00:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x24a0>
  40ab04:	add	x1, x1, #0x91d
  40ab08:	mov	w0, #0x2                   	// #2
  40ab0c:	mov	w2, #0x2                   	// #2
  40ab10:	bl	401560 <write@plt>
  40ab14:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x24a0>
  40ab18:	add	x0, x0, #0x77f
  40ab1c:	bl	40ab28 <_Znwm@@Base+0x78>
  40ab20:	mov	w0, #0xffffffff            	// #-1
  40ab24:	bl	401420 <_exit@plt>
  40ab28:	stp	x29, x30, [sp, #-32]!
  40ab2c:	str	x19, [sp, #16]
  40ab30:	mov	x29, sp
  40ab34:	mov	x19, x0
  40ab38:	bl	401380 <strlen@plt>
  40ab3c:	mov	x1, x19
  40ab40:	ldr	x19, [sp, #16]
  40ab44:	mov	x2, x0
  40ab48:	mov	w0, #0x2                   	// #2
  40ab4c:	ldp	x29, x30, [sp], #32
  40ab50:	b	401560 <write@plt>

000000000040ab54 <_ZdlPv@@Base>:
  40ab54:	cbz	x0, 40ab5c <_ZdlPv@@Base+0x8>
  40ab58:	b	4013d0 <free@plt>
  40ab5c:	ret

000000000040ab60 <_ZdlPvm@@Base>:
  40ab60:	cbz	x0, 40ab68 <_ZdlPvm@@Base+0x8>
  40ab64:	b	4013d0 <free@plt>
  40ab68:	ret
  40ab6c:	stp	x29, x30, [sp, #-64]!
  40ab70:	stp	x24, x23, [sp, #16]
  40ab74:	stp	x22, x21, [sp, #32]
  40ab78:	stp	x20, x19, [sp, #48]
  40ab7c:	mov	x29, sp
  40ab80:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x10e0>
  40ab84:	ldr	w9, [x8, #1776]
  40ab88:	cbnz	w9, 40af00 <_ZdlPvm@@Base+0x3a0>
  40ab8c:	adrp	x21, 422000 <stderr@@GLIBC_2.17+0x10e0>
  40ab90:	mov	x24, #0x6666666666666666    	// #7378697629483820646
  40ab94:	mov	x19, xzr
  40ab98:	mov	w9, #0x1                   	// #1
  40ab9c:	mov	w20, #0x349                 	// #841
  40aba0:	mov	w22, #0x4a5                 	// #1189
  40aba4:	add	x21, x21, #0x328
  40aba8:	mov	w23, #0x61                  	// #97
  40abac:	movk	x24, #0x4039, lsl #48
  40abb0:	str	w9, [x8, #1776]
  40abb4:	mov	w0, #0x3                   	// #3
  40abb8:	bl	401310 <_Znam@plt>
  40abbc:	scvtf	d0, w22
  40abc0:	fmov	d1, x24
  40abc4:	scvtf	d2, w20
  40abc8:	add	w8, w19, #0x30
  40abcc:	cmp	w22, #0x0
  40abd0:	fdiv	d0, d0, d1
  40abd4:	fdiv	d1, d2, d1
  40abd8:	add	x19, x19, #0x1
  40abdc:	strb	w8, [x0, #1]
  40abe0:	cinc	w8, w22, lt  // lt = tstop
  40abe4:	stur	x0, [x21, #-16]
  40abe8:	mov	w22, w20
  40abec:	stp	d0, d1, [x21, #-8]
  40abf0:	asr	w20, w8, #1
  40abf4:	cmp	x19, #0x8
  40abf8:	add	x21, x21, #0x18
  40abfc:	strb	w23, [x0]
  40ac00:	strb	wzr, [x0, #2]
  40ac04:	b.ne	40abb4 <_ZdlPvm@@Base+0x54>  // b.any
  40ac08:	adrp	x21, 422000 <stderr@@GLIBC_2.17+0x10e0>
  40ac0c:	mov	x24, #0x6666666666666666    	// #7378697629483820646
  40ac10:	mov	x19, xzr
  40ac14:	mov	w20, #0x3e8                 	// #1000
  40ac18:	mov	w22, #0x586                 	// #1414
  40ac1c:	add	x21, x21, #0x3e8
  40ac20:	mov	w23, #0x62                  	// #98
  40ac24:	movk	x24, #0x4039, lsl #48
  40ac28:	mov	w0, #0x3                   	// #3
  40ac2c:	bl	401310 <_Znam@plt>
  40ac30:	scvtf	d0, w22
  40ac34:	fmov	d1, x24
  40ac38:	scvtf	d2, w20
  40ac3c:	add	w8, w19, #0x30
  40ac40:	cmp	w22, #0x0
  40ac44:	fdiv	d0, d0, d1
  40ac48:	fdiv	d1, d2, d1
  40ac4c:	add	x19, x19, #0x1
  40ac50:	strb	w8, [x0, #1]
  40ac54:	cinc	w8, w22, lt  // lt = tstop
  40ac58:	stur	x0, [x21, #-16]
  40ac5c:	mov	w22, w20
  40ac60:	stp	d0, d1, [x21, #-8]
  40ac64:	asr	w20, w8, #1
  40ac68:	cmp	x19, #0x8
  40ac6c:	add	x21, x21, #0x18
  40ac70:	strb	w23, [x0]
  40ac74:	strb	wzr, [x0, #2]
  40ac78:	b.ne	40ac28 <_ZdlPvm@@Base+0xc8>  // b.any
  40ac7c:	adrp	x21, 422000 <stderr@@GLIBC_2.17+0x10e0>
  40ac80:	mov	x24, #0x6666666666666666    	// #7378697629483820646
  40ac84:	mov	x19, xzr
  40ac88:	mov	w20, #0x395                 	// #917
  40ac8c:	mov	w22, #0x511                 	// #1297
  40ac90:	add	x21, x21, #0x4a8
  40ac94:	mov	w23, #0x63                  	// #99
  40ac98:	movk	x24, #0x4039, lsl #48
  40ac9c:	mov	w0, #0x3                   	// #3
  40aca0:	bl	401310 <_Znam@plt>
  40aca4:	scvtf	d0, w22
  40aca8:	fmov	d1, x24
  40acac:	scvtf	d2, w20
  40acb0:	add	w8, w19, #0x30
  40acb4:	cmp	w22, #0x0
  40acb8:	fdiv	d0, d0, d1
  40acbc:	fdiv	d1, d2, d1
  40acc0:	add	x19, x19, #0x1
  40acc4:	strb	w8, [x0, #1]
  40acc8:	cinc	w8, w22, lt  // lt = tstop
  40accc:	stur	x0, [x21, #-16]
  40acd0:	mov	w22, w20
  40acd4:	stp	d0, d1, [x21, #-8]
  40acd8:	asr	w20, w8, #1
  40acdc:	cmp	x19, #0x8
  40ace0:	add	x21, x21, #0x18
  40ace4:	strb	w23, [x0]
  40ace8:	strb	wzr, [x0, #2]
  40acec:	b.ne	40ac9c <_ZdlPvm@@Base+0x13c>  // b.any
  40acf0:	adrp	x21, 422000 <stderr@@GLIBC_2.17+0x10e0>
  40acf4:	mov	x24, #0x6666666666666666    	// #7378697629483820646
  40acf8:	mov	x19, xzr
  40acfc:	mov	w20, #0x303                 	// #771
  40ad00:	mov	w22, #0x442                 	// #1090
  40ad04:	add	x21, x21, #0x568
  40ad08:	mov	w23, #0x64                  	// #100
  40ad0c:	movk	x24, #0x4039, lsl #48
  40ad10:	mov	w0, #0x3                   	// #3
  40ad14:	bl	401310 <_Znam@plt>
  40ad18:	scvtf	d0, w22
  40ad1c:	fmov	d1, x24
  40ad20:	scvtf	d2, w20
  40ad24:	add	w8, w19, #0x30
  40ad28:	cmp	w22, #0x0
  40ad2c:	fdiv	d0, d0, d1
  40ad30:	fdiv	d1, d2, d1
  40ad34:	add	x19, x19, #0x1
  40ad38:	strb	w8, [x0, #1]
  40ad3c:	cinc	w8, w22, lt  // lt = tstop
  40ad40:	stur	x0, [x21, #-16]
  40ad44:	mov	w22, w20
  40ad48:	stp	d0, d1, [x21, #-8]
  40ad4c:	asr	w20, w8, #1
  40ad50:	cmp	x19, #0x8
  40ad54:	add	x21, x21, #0x18
  40ad58:	strb	w23, [x0]
  40ad5c:	strb	wzr, [x0, #2]
  40ad60:	b.ne	40ad10 <_ZdlPvm@@Base+0x1b0>  // b.any
  40ad64:	mov	w0, #0x7                   	// #7
  40ad68:	bl	401310 <_Znam@plt>
  40ad6c:	adrp	x10, 40d000 <_ZdlPvm@@Base+0x24a0>
  40ad70:	ldr	q0, [x10, #1936]
  40ad74:	mov	w8, #0x656c                	// #25964
  40ad78:	mov	w9, #0x6574                	// #25972
  40ad7c:	adrp	x19, 422000 <stderr@@GLIBC_2.17+0x10e0>
  40ad80:	movk	w8, #0x7474, lsl #16
  40ad84:	movk	w9, #0x72, lsl #16
  40ad88:	add	x19, x19, #0x618
  40ad8c:	str	w8, [x0]
  40ad90:	stur	w9, [x0, #3]
  40ad94:	str	x0, [x19]
  40ad98:	mov	w0, #0x6                   	// #6
  40ad9c:	stur	q0, [x19, #8]
  40ada0:	bl	401310 <_Znam@plt>
  40ada4:	adrp	x9, 40d000 <_ZdlPvm@@Base+0x24a0>
  40ada8:	mov	w8, #0x656c                	// #25964
  40adac:	ldr	q0, [x9, #1952]
  40adb0:	movk	w8, #0x6167, lsl #16
  40adb4:	str	w8, [x0]
  40adb8:	mov	w8, #0x6c                  	// #108
  40adbc:	strh	w8, [x0, #4]
  40adc0:	str	x0, [x19, #24]
  40adc4:	mov	w0, #0x8                   	// #8
  40adc8:	str	q0, [x19, #32]
  40adcc:	bl	401310 <_Znam@plt>
  40add0:	adrp	x8, 40d000 <_ZdlPvm@@Base+0x24a0>
  40add4:	ldr	q0, [x8, #1968]
  40add8:	mov	x8, #0x6174                	// #24948
  40addc:	movk	x8, #0x6c62, lsl #16
  40ade0:	movk	x8, #0x696f, lsl #32
  40ade4:	movk	x8, #0x64, lsl #48
  40ade8:	str	x8, [x0]
  40adec:	str	x0, [x19, #48]
  40adf0:	mov	w0, #0x7                   	// #7
  40adf4:	stur	q0, [x19, #56]
  40adf8:	bl	401310 <_Znam@plt>
  40adfc:	mov	w8, #0x656c                	// #25964
  40ae00:	adrp	x9, 40d000 <_ZdlPvm@@Base+0x24a0>
  40ae04:	movk	w8, #0x6764, lsl #16
  40ae08:	ldr	q0, [x9, #1984]
  40ae0c:	str	w8, [x0]
  40ae10:	mov	w8, #0x6567                	// #25959
  40ae14:	movk	w8, #0x72, lsl #16
  40ae18:	stur	w8, [x0, #3]
  40ae1c:	str	x0, [x19, #72]
  40ae20:	mov	w0, #0xa                   	// #10
  40ae24:	str	q0, [x19, #80]
  40ae28:	bl	401310 <_Znam@plt>
  40ae2c:	adrp	x9, 40d000 <_ZdlPvm@@Base+0x24a0>
  40ae30:	add	x9, x9, #0x834
  40ae34:	adrp	x10, 40d000 <_ZdlPvm@@Base+0x24a0>
  40ae38:	ldr	x9, [x9]
  40ae3c:	ldr	q0, [x10, #2000]
  40ae40:	mov	w8, #0x74                  	// #116
  40ae44:	str	x0, [x19, #96]
  40ae48:	strh	w8, [x0, #8]
  40ae4c:	str	x9, [x0]
  40ae50:	mov	w0, #0xa                   	// #10
  40ae54:	stur	q0, [x19, #104]
  40ae58:	bl	401310 <_Znam@plt>
  40ae5c:	adrp	x9, 40d000 <_ZdlPvm@@Base+0x24a0>
  40ae60:	add	x9, x9, #0x83e
  40ae64:	adrp	x10, 40d000 <_ZdlPvm@@Base+0x24a0>
  40ae68:	ldr	x9, [x9]
  40ae6c:	ldr	q0, [x10, #2016]
  40ae70:	mov	w8, #0x65                  	// #101
  40ae74:	str	x0, [x19, #120]
  40ae78:	strh	w8, [x0, #8]
  40ae7c:	str	x9, [x0]
  40ae80:	mov	w0, #0x6                   	// #6
  40ae84:	str	q0, [x19, #128]
  40ae88:	bl	401310 <_Znam@plt>
  40ae8c:	adrp	x9, 40d000 <_ZdlPvm@@Base+0x24a0>
  40ae90:	mov	w8, #0x6f63                	// #28515
  40ae94:	ldr	q0, [x9, #2032]
  40ae98:	movk	w8, #0x316d, lsl #16
  40ae9c:	str	w8, [x0]
  40aea0:	mov	w8, #0x30                  	// #48
  40aea4:	strh	w8, [x0, #4]
  40aea8:	str	x0, [x19, #144]
  40aeac:	mov	w0, #0x8                   	// #8
  40aeb0:	stur	q0, [x19, #152]
  40aeb4:	bl	401310 <_Znam@plt>
  40aeb8:	adrp	x8, 40d000 <_ZdlPvm@@Base+0x24a0>
  40aebc:	ldr	q0, [x8, #2048]
  40aec0:	mov	x8, #0x6f6d                	// #28525
  40aec4:	movk	x8, #0x616e, lsl #16
  40aec8:	movk	x8, #0x6372, lsl #32
  40aecc:	movk	x8, #0x68, lsl #48
  40aed0:	str	x8, [x0]
  40aed4:	str	x0, [x19, #168]
  40aed8:	mov	w0, #0x3                   	// #3
  40aedc:	str	q0, [x19, #176]
  40aee0:	bl	401310 <_Znam@plt>
  40aee4:	adrp	x9, 40d000 <_ZdlPvm@@Base+0x24a0>
  40aee8:	ldr	q0, [x9, #2064]
  40aeec:	mov	w8, #0x6c64                	// #27748
  40aef0:	strh	w8, [x0]
  40aef4:	strb	wzr, [x0, #2]
  40aef8:	str	x0, [x19, #192]
  40aefc:	stur	q0, [x19, #200]
  40af00:	ldp	x20, x19, [sp, #48]
  40af04:	ldp	x22, x21, [sp, #32]
  40af08:	ldp	x24, x23, [sp, #16]
  40af0c:	ldp	x29, x30, [sp], #64
  40af10:	ret
  40af14:	stp	x29, x30, [sp, #-32]!
  40af18:	str	x19, [sp, #16]
  40af1c:	mov	x29, sp
  40af20:	mov	x19, x0
  40af24:	cbz	x0, 40af60 <_ZdlPvm@@Base+0x400>
  40af28:	ldrb	w9, [x19]
  40af2c:	cbz	w9, 40af78 <_ZdlPvm@@Base+0x418>
  40af30:	mov	x0, xzr
  40af34:	add	x8, x19, #0x1
  40af38:	lsl	x10, x0, #4
  40af3c:	add	x10, x10, w9, uxtb
  40af40:	ldrb	w9, [x8], #1
  40af44:	and	x11, x10, #0xf0000000
  40af48:	and	x12, x10, #0xffffffff0fffffff
  40af4c:	eor	x11, x12, x11, lsr #24
  40af50:	tst	x10, #0xf0000000
  40af54:	csel	x0, x10, x11, eq  // eq = none
  40af58:	cbnz	w9, 40af38 <_ZdlPvm@@Base+0x3d8>
  40af5c:	b	40af7c <_ZdlPvm@@Base+0x41c>
  40af60:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x24a0>
  40af64:	add	x1, x1, #0x851
  40af68:	mov	w0, #0x1b                  	// #27
  40af6c:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  40af70:	ldrb	w9, [x19]
  40af74:	cbnz	w9, 40af30 <_ZdlPvm@@Base+0x3d0>
  40af78:	mov	x0, xzr
  40af7c:	ldr	x19, [sp, #16]
  40af80:	ldp	x29, x30, [sp], #32
  40af84:	ret
  40af88:	stp	x29, x30, [sp, #-48]!
  40af8c:	stp	x22, x21, [sp, #16]
  40af90:	stp	x20, x19, [sp, #32]
  40af94:	mov	x29, sp
  40af98:	cmp	w0, #0x65
  40af9c:	b.cs	40afb4 <_ZdlPvm@@Base+0x454>  // b.hs, b.nlast
  40afa0:	mov	w0, #0x65                  	// #101
  40afa4:	ldp	x20, x19, [sp, #32]
  40afa8:	ldp	x22, x21, [sp, #16]
  40afac:	ldp	x29, x30, [sp], #48
  40afb0:	ret
  40afb4:	adrp	x22, 40d000 <_ZdlPvm@@Base+0x24a0>
  40afb8:	adrp	x20, 40d000 <_ZdlPvm@@Base+0x24a0>
  40afbc:	adrp	x21, 421000 <stderr@@GLIBC_2.17+0xe0>
  40afc0:	mov	w19, w0
  40afc4:	mov	w0, #0x65                  	// #101
  40afc8:	add	x22, x22, #0x888
  40afcc:	add	x20, x20, #0x86e
  40afd0:	add	x21, x21, #0x1e0
  40afd4:	b	40afe4 <_ZdlPvm@@Base+0x484>
  40afd8:	ldr	w0, [x22], #4
  40afdc:	cmp	w0, w19
  40afe0:	b.hi	40afa4 <_ZdlPvm@@Base+0x444>  // b.pmore
  40afe4:	cbnz	w0, 40afd8 <_ZdlPvm@@Base+0x478>
  40afe8:	mov	x0, x20
  40afec:	mov	x1, x21
  40aff0:	mov	x2, x21
  40aff4:	mov	x3, x21
  40aff8:	bl	405dd8 <printf@plt+0x47a8>
  40affc:	b	40afd8 <_ZdlPvm@@Base+0x478>
  40b000:	stp	x29, x30, [sp, #-80]!
  40b004:	stp	x26, x25, [sp, #16]
  40b008:	stp	x24, x23, [sp, #32]
  40b00c:	stp	x22, x21, [sp, #48]
  40b010:	stp	x20, x19, [sp, #64]
  40b014:	mov	x29, sp
  40b018:	mov	w22, w4
  40b01c:	mov	x20, x2
  40b020:	mov	x23, x1
  40b024:	mov	x19, x0
  40b028:	cbz	w3, 40b044 <_ZdlPvm@@Base+0x4e4>
  40b02c:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x24a0>
  40b030:	add	x0, x0, #0x8dc
  40b034:	bl	401590 <getenv@plt>
  40b038:	mov	x21, x0
  40b03c:	cbnz	x23, 40b04c <_ZdlPvm@@Base+0x4ec>
  40b040:	b	40b074 <_ZdlPvm@@Base+0x514>
  40b044:	mov	x21, xzr
  40b048:	cbz	x23, 40b074 <_ZdlPvm@@Base+0x514>
  40b04c:	mov	x0, x23
  40b050:	bl	401590 <getenv@plt>
  40b054:	mov	x23, x0
  40b058:	cbz	x0, 40b074 <_ZdlPvm@@Base+0x514>
  40b05c:	ldrb	w8, [x23]
  40b060:	cbz	w8, 40b084 <_ZdlPvm@@Base+0x524>
  40b064:	mov	x0, x23
  40b068:	bl	401380 <strlen@plt>
  40b06c:	add	x25, x0, #0x1
  40b070:	b	40b088 <_ZdlPvm@@Base+0x528>
  40b074:	mov	w24, wzr
  40b078:	mov	x25, xzr
  40b07c:	cbnz	x21, 40b090 <_ZdlPvm@@Base+0x530>
  40b080:	b	40b0ac <_ZdlPvm@@Base+0x54c>
  40b084:	mov	x25, xzr
  40b088:	mov	w24, #0x1                   	// #1
  40b08c:	cbz	x21, 40b0ac <_ZdlPvm@@Base+0x54c>
  40b090:	ldrb	w8, [x21]
  40b094:	cbz	w8, 40b0ac <_ZdlPvm@@Base+0x54c>
  40b098:	mov	x0, x21
  40b09c:	bl	401380 <strlen@plt>
  40b0a0:	add	x26, x0, #0x1
  40b0a4:	cbnz	x20, 40b0b4 <_ZdlPvm@@Base+0x554>
  40b0a8:	b	40b0c8 <_ZdlPvm@@Base+0x568>
  40b0ac:	mov	x26, xzr
  40b0b0:	cbz	x20, 40b0c8 <_ZdlPvm@@Base+0x568>
  40b0b4:	ldrb	w8, [x20]
  40b0b8:	cbz	w8, 40b0c8 <_ZdlPvm@@Base+0x568>
  40b0bc:	mov	x0, x20
  40b0c0:	bl	401380 <strlen@plt>
  40b0c4:	b	40b0cc <_ZdlPvm@@Base+0x56c>
  40b0c8:	mov	x0, xzr
  40b0cc:	cmp	w22, #0x0
  40b0d0:	mov	w8, #0x3                   	// #3
  40b0d4:	csinc	x8, x8, xzr, ne  // ne = any
  40b0d8:	add	x8, x8, x25
  40b0dc:	add	x8, x8, x26
  40b0e0:	add	x0, x8, x0
  40b0e4:	bl	401310 <_Znam@plt>
  40b0e8:	str	x0, [x19]
  40b0ec:	strb	wzr, [x0]
  40b0f0:	cbz	w24, 40b118 <_ZdlPvm@@Base+0x5b8>
  40b0f4:	ldrb	w8, [x23]
  40b0f8:	cbz	w8, 40b118 <_ZdlPvm@@Base+0x5b8>
  40b0fc:	mov	x1, x23
  40b100:	bl	401620 <strcat@plt>
  40b104:	ldr	x23, [x19]
  40b108:	mov	x0, x23
  40b10c:	bl	401380 <strlen@plt>
  40b110:	mov	w8, #0x3a                  	// #58
  40b114:	strh	w8, [x23, x0]
  40b118:	cbz	w22, 40b144 <_ZdlPvm@@Base+0x5e4>
  40b11c:	ldr	x22, [x19]
  40b120:	mov	x0, x22
  40b124:	bl	401380 <strlen@plt>
  40b128:	mov	w8, #0x2e                  	// #46
  40b12c:	strh	w8, [x22, x0]
  40b130:	ldr	x22, [x19]
  40b134:	mov	x0, x22
  40b138:	bl	401380 <strlen@plt>
  40b13c:	mov	w8, #0x3a                  	// #58
  40b140:	strh	w8, [x22, x0]
  40b144:	cbz	x21, 40b170 <_ZdlPvm@@Base+0x610>
  40b148:	ldrb	w8, [x21]
  40b14c:	cbz	w8, 40b170 <_ZdlPvm@@Base+0x610>
  40b150:	ldr	x0, [x19]
  40b154:	mov	x1, x21
  40b158:	bl	401620 <strcat@plt>
  40b15c:	ldr	x21, [x19]
  40b160:	mov	x0, x21
  40b164:	bl	401380 <strlen@plt>
  40b168:	mov	w8, #0x3a                  	// #58
  40b16c:	strh	w8, [x21, x0]
  40b170:	cbz	x20, 40b188 <_ZdlPvm@@Base+0x628>
  40b174:	ldrb	w8, [x20]
  40b178:	cbz	w8, 40b188 <_ZdlPvm@@Base+0x628>
  40b17c:	ldr	x0, [x19]
  40b180:	mov	x1, x20
  40b184:	bl	401620 <strcat@plt>
  40b188:	ldr	x0, [x19]
  40b18c:	bl	401380 <strlen@plt>
  40b190:	str	w0, [x19, #8]
  40b194:	ldp	x20, x19, [sp, #64]
  40b198:	ldp	x22, x21, [sp, #48]
  40b19c:	ldp	x24, x23, [sp, #32]
  40b1a0:	ldp	x26, x25, [sp, #16]
  40b1a4:	ldp	x29, x30, [sp], #80
  40b1a8:	ret
  40b1ac:	ldr	x0, [x0]
  40b1b0:	cbz	x0, 40b1b8 <_ZdlPvm@@Base+0x658>
  40b1b4:	b	401500 <_ZdaPv@plt>
  40b1b8:	ret
  40b1bc:	stp	x29, x30, [sp, #-80]!
  40b1c0:	str	x25, [sp, #16]
  40b1c4:	stp	x24, x23, [sp, #32]
  40b1c8:	stp	x22, x21, [sp, #48]
  40b1cc:	stp	x20, x19, [sp, #64]
  40b1d0:	mov	x29, sp
  40b1d4:	ldr	x19, [x0]
  40b1d8:	mov	x24, x0
  40b1dc:	mov	x20, x1
  40b1e0:	mov	x0, x19
  40b1e4:	bl	401380 <strlen@plt>
  40b1e8:	mov	x21, x0
  40b1ec:	mov	x0, x20
  40b1f0:	bl	401380 <strlen@plt>
  40b1f4:	mov	x23, x0
  40b1f8:	add	w8, w21, w23
  40b1fc:	add	w0, w8, #0x2
  40b200:	bl	401310 <_Znam@plt>
  40b204:	ldr	w22, [x24, #8]
  40b208:	str	x0, [x24]
  40b20c:	mov	x1, x19
  40b210:	mov	x25, x0
  40b214:	sub	w24, w21, w22
  40b218:	mov	x2, x24
  40b21c:	bl	401340 <memcpy@plt>
  40b220:	add	x24, x25, x24
  40b224:	cbz	w22, 40b284 <_ZdlPvm@@Base+0x724>
  40b228:	and	x23, x23, #0xffffffff
  40b22c:	mov	x0, x24
  40b230:	mov	x1, x20
  40b234:	mov	x2, x23
  40b238:	bl	401340 <memcpy@plt>
  40b23c:	add	x20, x24, x23
  40b240:	mov	w8, #0x3a                  	// #58
  40b244:	add	x9, x19, w21, uxtw
  40b248:	strb	w8, [x20], #1
  40b24c:	sub	x1, x9, x22
  40b250:	mov	x0, x20
  40b254:	mov	x2, x22
  40b258:	bl	401340 <memcpy@plt>
  40b25c:	add	x8, x20, x22
  40b260:	strb	wzr, [x8]
  40b264:	cbz	x19, 40b2ac <_ZdlPvm@@Base+0x74c>
  40b268:	mov	x0, x19
  40b26c:	ldp	x20, x19, [sp, #64]
  40b270:	ldp	x22, x21, [sp, #48]
  40b274:	ldp	x24, x23, [sp, #32]
  40b278:	ldr	x25, [sp, #16]
  40b27c:	ldp	x29, x30, [sp], #80
  40b280:	b	401500 <_ZdaPv@plt>
  40b284:	mov	w8, #0x3a                  	// #58
  40b288:	strb	w8, [x24], #1
  40b28c:	and	x21, x23, #0xffffffff
  40b290:	mov	x0, x24
  40b294:	mov	x1, x20
  40b298:	mov	x2, x21
  40b29c:	bl	401340 <memcpy@plt>
  40b2a0:	add	x8, x24, x21
  40b2a4:	strb	wzr, [x8]
  40b2a8:	cbnz	x19, 40b268 <_ZdlPvm@@Base+0x708>
  40b2ac:	ldp	x20, x19, [sp, #64]
  40b2b0:	ldp	x22, x21, [sp, #48]
  40b2b4:	ldp	x24, x23, [sp, #32]
  40b2b8:	ldr	x25, [sp, #16]
  40b2bc:	ldp	x29, x30, [sp], #80
  40b2c0:	ret
  40b2c4:	sub	sp, sp, #0x70
  40b2c8:	stp	x29, x30, [sp, #16]
  40b2cc:	stp	x28, x27, [sp, #32]
  40b2d0:	stp	x26, x25, [sp, #48]
  40b2d4:	stp	x24, x23, [sp, #64]
  40b2d8:	stp	x22, x21, [sp, #80]
  40b2dc:	stp	x20, x19, [sp, #96]
  40b2e0:	add	x29, sp, #0x10
  40b2e4:	mov	x19, x2
  40b2e8:	mov	x20, x1
  40b2ec:	mov	x21, x0
  40b2f0:	cbnz	x1, 40b304 <_ZdlPvm@@Base+0x7a4>
  40b2f4:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x24a0>
  40b2f8:	add	x1, x1, #0x8e1
  40b2fc:	mov	w0, #0x61                  	// #97
  40b300:	bl	40b7a8 <_ZdlPvm@@Base+0xc48>
  40b304:	ldrb	w8, [x20]
  40b308:	cmp	w8, #0x2f
  40b30c:	b.eq	40b410 <_ZdlPvm@@Base+0x8b0>  // b.none
  40b310:	ldr	x23, [x21]
  40b314:	ldrb	w8, [x23]
  40b318:	cbz	w8, 40b410 <_ZdlPvm@@Base+0x8b0>
  40b31c:	mov	x0, x20
  40b320:	str	x19, [sp, #8]
  40b324:	bl	401380 <strlen@plt>
  40b328:	and	x8, x0, #0xffffffff
  40b32c:	mov	x27, #0x1                   	// #1
  40b330:	adrp	x21, 40d000 <_ZdlPvm@@Base+0x24a0>
  40b334:	movk	x27, #0x8000, lsl #32
  40b338:	mov	w28, #0x2f                  	// #47
  40b33c:	add	x19, x8, #0x1
  40b340:	add	x21, x21, #0x1b9
  40b344:	mov	w1, #0x3a                  	// #58
  40b348:	mov	x0, x23
  40b34c:	bl	4013f0 <strchr@plt>
  40b350:	mov	x22, x0
  40b354:	cbz	x0, 40b384 <_ZdlPvm@@Base+0x824>
  40b358:	subs	x24, x22, x23
  40b35c:	b.ls	40b398 <_ZdlPvm@@Base+0x838>  // b.plast
  40b360:	ldurb	w8, [x22, #-1]
  40b364:	mov	w9, #0x1                   	// #1
  40b368:	cmp	x8, #0x3f
  40b36c:	lsl	x8, x9, x8
  40b370:	cset	w9, hi  // hi = pmore
  40b374:	tst	x8, x27
  40b378:	cset	w8, eq  // eq = none
  40b37c:	orr	w26, w9, w8
  40b380:	b	40b39c <_ZdlPvm@@Base+0x83c>
  40b384:	mov	x0, x23
  40b388:	bl	401380 <strlen@plt>
  40b38c:	add	x22, x23, x0
  40b390:	subs	x24, x22, x23
  40b394:	b.hi	40b360 <_ZdlPvm@@Base+0x800>  // b.pmore
  40b398:	mov	w26, wzr
  40b39c:	add	x8, x19, x24
  40b3a0:	add	x0, x8, x26
  40b3a4:	bl	401310 <_Znam@plt>
  40b3a8:	mov	x1, x23
  40b3ac:	mov	x2, x24
  40b3b0:	mov	x25, x0
  40b3b4:	bl	401340 <memcpy@plt>
  40b3b8:	cbz	w26, 40b3c0 <_ZdlPvm@@Base+0x860>
  40b3bc:	strb	w28, [x25, x24]
  40b3c0:	add	x8, x25, x24
  40b3c4:	add	x0, x8, x26
  40b3c8:	mov	x1, x20
  40b3cc:	bl	401430 <strcpy@plt>
  40b3d0:	mov	x0, x25
  40b3d4:	bl	40b6ac <_ZdlPvm@@Base+0xb4c>
  40b3d8:	mov	x24, x0
  40b3dc:	mov	x0, x25
  40b3e0:	bl	401500 <_ZdaPv@plt>
  40b3e4:	mov	x0, x24
  40b3e8:	mov	x1, x21
  40b3ec:	bl	401530 <fopen@plt>
  40b3f0:	cbnz	x0, 40b43c <_ZdlPvm@@Base+0x8dc>
  40b3f4:	mov	x0, x24
  40b3f8:	bl	4013d0 <free@plt>
  40b3fc:	ldrb	w8, [x22], #1
  40b400:	mov	x23, x22
  40b404:	cbnz	w8, 40b344 <_ZdlPvm@@Base+0x7e4>
  40b408:	mov	x23, xzr
  40b40c:	b	40b458 <_ZdlPvm@@Base+0x8f8>
  40b410:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x24a0>
  40b414:	add	x1, x1, #0x1b9
  40b418:	mov	x0, x20
  40b41c:	bl	401530 <fopen@plt>
  40b420:	mov	x23, x0
  40b424:	cbz	x0, 40b458 <_ZdlPvm@@Base+0x8f8>
  40b428:	cbz	x19, 40b458 <_ZdlPvm@@Base+0x8f8>
  40b42c:	mov	x0, x20
  40b430:	bl	40b6ac <_ZdlPvm@@Base+0xb4c>
  40b434:	str	x0, [x19]
  40b438:	b	40b458 <_ZdlPvm@@Base+0x8f8>
  40b43c:	ldr	x8, [sp, #8]
  40b440:	mov	x23, x0
  40b444:	cbz	x8, 40b450 <_ZdlPvm@@Base+0x8f0>
  40b448:	str	x24, [x8]
  40b44c:	b	40b458 <_ZdlPvm@@Base+0x8f8>
  40b450:	mov	x0, x24
  40b454:	bl	4013d0 <free@plt>
  40b458:	mov	x0, x23
  40b45c:	ldp	x20, x19, [sp, #96]
  40b460:	ldp	x22, x21, [sp, #80]
  40b464:	ldp	x24, x23, [sp, #64]
  40b468:	ldp	x26, x25, [sp, #48]
  40b46c:	ldp	x28, x27, [sp, #32]
  40b470:	ldp	x29, x30, [sp, #16]
  40b474:	add	sp, sp, #0x70
  40b478:	ret
  40b47c:	stp	x29, x30, [sp, #-96]!
  40b480:	stp	x28, x27, [sp, #16]
  40b484:	stp	x26, x25, [sp, #32]
  40b488:	stp	x24, x23, [sp, #48]
  40b48c:	stp	x22, x21, [sp, #64]
  40b490:	stp	x20, x19, [sp, #80]
  40b494:	mov	x29, sp
  40b498:	adrp	x8, 40d000 <_ZdlPvm@@Base+0x24a0>
  40b49c:	add	x8, x8, #0x1b9
  40b4a0:	cmp	x3, #0x0
  40b4a4:	csel	x21, x8, x3, eq  // eq = none
  40b4a8:	mov	x20, x1
  40b4ac:	mov	x22, x0
  40b4b0:	mov	w1, #0x72                  	// #114
  40b4b4:	mov	x0, x21
  40b4b8:	mov	x19, x2
  40b4bc:	bl	4013f0 <strchr@plt>
  40b4c0:	mov	x23, x0
  40b4c4:	cbz	x20, 40b5fc <_ZdlPvm@@Base+0xa9c>
  40b4c8:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x14a0>
  40b4cc:	add	x1, x1, #0xd66
  40b4d0:	mov	x0, x20
  40b4d4:	bl	401540 <strcmp@plt>
  40b4d8:	cbz	w0, 40b5fc <_ZdlPvm@@Base+0xa9c>
  40b4dc:	cbz	x23, 40b65c <_ZdlPvm@@Base+0xafc>
  40b4e0:	ldrb	w8, [x20]
  40b4e4:	cmp	w8, #0x2f
  40b4e8:	b.eq	40b65c <_ZdlPvm@@Base+0xafc>  // b.none
  40b4ec:	ldr	x23, [x22]
  40b4f0:	ldrb	w8, [x23]
  40b4f4:	cbz	w8, 40b65c <_ZdlPvm@@Base+0xafc>
  40b4f8:	mov	x0, x20
  40b4fc:	bl	401380 <strlen@plt>
  40b500:	and	x8, x0, #0xffffffff
  40b504:	add	x28, x8, #0x1
  40b508:	mov	w26, #0x2f                  	// #47
  40b50c:	mov	w1, #0x3a                  	// #58
  40b510:	mov	x0, x23
  40b514:	bl	4013f0 <strchr@plt>
  40b518:	mov	x22, x0
  40b51c:	cbz	x0, 40b554 <_ZdlPvm@@Base+0x9f4>
  40b520:	subs	x24, x22, x23
  40b524:	b.ls	40b568 <_ZdlPvm@@Base+0xa08>  // b.plast
  40b528:	ldurb	w8, [x22, #-1]
  40b52c:	mov	w9, #0x1                   	// #1
  40b530:	mov	x10, #0x1                   	// #1
  40b534:	movk	x10, #0x8000, lsl #32
  40b538:	cmp	x8, #0x3f
  40b53c:	lsl	x8, x9, x8
  40b540:	cset	w9, hi  // hi = pmore
  40b544:	tst	x8, x10
  40b548:	cset	w8, eq  // eq = none
  40b54c:	orr	w27, w9, w8
  40b550:	b	40b56c <_ZdlPvm@@Base+0xa0c>
  40b554:	mov	x0, x23
  40b558:	bl	401380 <strlen@plt>
  40b55c:	add	x22, x23, x0
  40b560:	subs	x24, x22, x23
  40b564:	b.hi	40b528 <_ZdlPvm@@Base+0x9c8>  // b.pmore
  40b568:	mov	w27, wzr
  40b56c:	add	x8, x28, x24
  40b570:	add	x0, x8, x27
  40b574:	bl	401310 <_Znam@plt>
  40b578:	mov	x1, x23
  40b57c:	mov	x2, x24
  40b580:	mov	x25, x0
  40b584:	bl	401340 <memcpy@plt>
  40b588:	cbz	w27, 40b590 <_ZdlPvm@@Base+0xa30>
  40b58c:	strb	w26, [x25, x24]
  40b590:	add	x8, x25, x24
  40b594:	add	x0, x8, x27
  40b598:	mov	x1, x20
  40b59c:	bl	401430 <strcpy@plt>
  40b5a0:	mov	x0, x25
  40b5a4:	bl	40b6ac <_ZdlPvm@@Base+0xb4c>
  40b5a8:	mov	x24, x0
  40b5ac:	mov	x0, x25
  40b5b0:	bl	401500 <_ZdaPv@plt>
  40b5b4:	mov	x0, x24
  40b5b8:	mov	x1, x21
  40b5bc:	bl	401530 <fopen@plt>
  40b5c0:	cbnz	x0, 40b684 <_ZdlPvm@@Base+0xb24>
  40b5c4:	bl	401510 <__errno_location@plt>
  40b5c8:	ldr	w27, [x0]
  40b5cc:	mov	x25, x0
  40b5d0:	mov	x0, x24
  40b5d4:	bl	4013d0 <free@plt>
  40b5d8:	cmp	w27, #0x2
  40b5dc:	b.ne	40b694 <_ZdlPvm@@Base+0xb34>  // b.any
  40b5e0:	ldrb	w8, [x22], #1
  40b5e4:	mov	x23, x22
  40b5e8:	cbnz	w8, 40b50c <_ZdlPvm@@Base+0x9ac>
  40b5ec:	mov	x23, xzr
  40b5f0:	mov	w8, #0x2                   	// #2
  40b5f4:	str	w8, [x25]
  40b5f8:	b	40b63c <_ZdlPvm@@Base+0xadc>
  40b5fc:	cbz	x19, 40b620 <_ZdlPvm@@Base+0xac0>
  40b600:	adrp	x8, 40d000 <_ZdlPvm@@Base+0x24a0>
  40b604:	adrp	x9, 40d000 <_ZdlPvm@@Base+0x24a0>
  40b608:	add	x8, x8, #0x908
  40b60c:	add	x9, x9, #0x902
  40b610:	cmp	x23, #0x0
  40b614:	csel	x0, x9, x8, ne  // ne = any
  40b618:	bl	40b6ac <_ZdlPvm@@Base+0xb4c>
  40b61c:	str	x0, [x19]
  40b620:	adrp	x8, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b624:	adrp	x9, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b628:	add	x8, x8, #0xf10
  40b62c:	add	x9, x9, #0xf18
  40b630:	cmp	x23, #0x0
  40b634:	csel	x8, x8, x9, ne  // ne = any
  40b638:	ldr	x23, [x8]
  40b63c:	mov	x0, x23
  40b640:	ldp	x20, x19, [sp, #80]
  40b644:	ldp	x22, x21, [sp, #64]
  40b648:	ldp	x24, x23, [sp, #48]
  40b64c:	ldp	x26, x25, [sp, #32]
  40b650:	ldp	x28, x27, [sp, #16]
  40b654:	ldp	x29, x30, [sp], #96
  40b658:	ret
  40b65c:	mov	x0, x20
  40b660:	mov	x1, x21
  40b664:	bl	401530 <fopen@plt>
  40b668:	mov	x23, x0
  40b66c:	cbz	x0, 40b63c <_ZdlPvm@@Base+0xadc>
  40b670:	cbz	x19, 40b63c <_ZdlPvm@@Base+0xadc>
  40b674:	mov	x0, x20
  40b678:	bl	40b6ac <_ZdlPvm@@Base+0xb4c>
  40b67c:	str	x0, [x19]
  40b680:	b	40b63c <_ZdlPvm@@Base+0xadc>
  40b684:	mov	x23, x0
  40b688:	cbz	x19, 40b6a0 <_ZdlPvm@@Base+0xb40>
  40b68c:	str	x24, [x19]
  40b690:	b	40b63c <_ZdlPvm@@Base+0xadc>
  40b694:	mov	x23, xzr
  40b698:	str	w27, [x25]
  40b69c:	b	40b63c <_ZdlPvm@@Base+0xadc>
  40b6a0:	mov	x0, x24
  40b6a4:	bl	4013d0 <free@plt>
  40b6a8:	b	40b63c <_ZdlPvm@@Base+0xadc>
  40b6ac:	cbz	x0, 40b6dc <_ZdlPvm@@Base+0xb7c>
  40b6b0:	stp	x29, x30, [sp, #-32]!
  40b6b4:	str	x19, [sp, #16]
  40b6b8:	mov	x29, sp
  40b6bc:	mov	x19, x0
  40b6c0:	bl	401380 <strlen@plt>
  40b6c4:	add	x0, x0, #0x1
  40b6c8:	bl	401570 <malloc@plt>
  40b6cc:	mov	x1, x19
  40b6d0:	bl	401430 <strcpy@plt>
  40b6d4:	ldr	x19, [sp, #16]
  40b6d8:	ldp	x29, x30, [sp], #32
  40b6dc:	ret
  40b6e0:	ldrb	w8, [x0]
  40b6e4:	cmp	w8, #0x75
  40b6e8:	b.ne	40b7a0 <_ZdlPvm@@Base+0xc40>  // b.any
  40b6ec:	add	x0, x0, #0x1
  40b6f0:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x10e0>
  40b6f4:	adrp	x9, 422000 <stderr@@GLIBC_2.17+0x10e0>
  40b6f8:	adrp	x10, 422000 <stderr@@GLIBC_2.17+0x10e0>
  40b6fc:	add	x8, x8, #0xb04
  40b700:	add	x9, x9, #0xa04
  40b704:	add	x10, x10, #0x804
  40b708:	mov	x11, x0
  40b70c:	mov	x12, x11
  40b710:	ldrb	w13, [x11], #1
  40b714:	mov	w14, wzr
  40b718:	mov	w15, w13
  40b71c:	and	x15, x15, #0xff
  40b720:	ldrb	w16, [x8, x15]
  40b724:	cbz	w16, 40b7a0 <_ZdlPvm@@Base+0xc40>
  40b728:	ldrb	w16, [x9, x15]
  40b72c:	cbz	w16, 40b738 <_ZdlPvm@@Base+0xbd8>
  40b730:	mov	w16, #0xffffffd0            	// #-48
  40b734:	b	40b744 <_ZdlPvm@@Base+0xbe4>
  40b738:	ldrb	w16, [x10, x15]
  40b73c:	cbz	w16, 40b7a0 <_ZdlPvm@@Base+0xc40>
  40b740:	mov	w16, #0xffffffc9            	// #-55
  40b744:	add	w14, w16, w14, lsl #4
  40b748:	add	w14, w14, w15
  40b74c:	cmp	w14, #0x110, lsl #12
  40b750:	b.ge	40b7a0 <_ZdlPvm@@Base+0xc40>  // b.tcont
  40b754:	ldrb	w15, [x11], #1
  40b758:	cmp	w15, #0x5f
  40b75c:	b.eq	40b764 <_ZdlPvm@@Base+0xc04>  // b.none
  40b760:	cbnz	w15, 40b71c <_ZdlPvm@@Base+0xbbc>
  40b764:	orr	w16, w14, #0x400
  40b768:	lsr	w16, w16, #10
  40b76c:	cmp	w16, #0x37
  40b770:	b.eq	40b7a0 <_ZdlPvm@@Base+0xc40>  // b.none
  40b774:	cmp	w14, #0x10, lsl #12
  40b778:	b.lt	40b788 <_ZdlPvm@@Base+0xc28>  // b.tstop
  40b77c:	cmp	w13, #0x30
  40b780:	b.ne	40b798 <_ZdlPvm@@Base+0xc38>  // b.any
  40b784:	b	40b7a0 <_ZdlPvm@@Base+0xc40>
  40b788:	sub	x13, x11, #0x1
  40b78c:	sub	x12, x13, x12
  40b790:	cmp	x12, #0x4
  40b794:	b.ne	40b7a0 <_ZdlPvm@@Base+0xc40>  // b.any
  40b798:	cbnz	w15, 40b70c <_ZdlPvm@@Base+0xbac>
  40b79c:	ret
  40b7a0:	mov	x0, xzr
  40b7a4:	ret
  40b7a8:	stp	x29, x30, [sp, #-48]!
  40b7ac:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x10e0>
  40b7b0:	ldr	x2, [x8, #1784]
  40b7b4:	str	x21, [sp, #16]
  40b7b8:	stp	x20, x19, [sp, #32]
  40b7bc:	mov	x19, x1
  40b7c0:	mov	w20, w0
  40b7c4:	adrp	x21, 420000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b7c8:	mov	x29, sp
  40b7cc:	cbz	x2, 40b7e0 <_ZdlPvm@@Base+0xc80>
  40b7d0:	ldr	x0, [x21, #3872]
  40b7d4:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x24a0>
  40b7d8:	add	x1, x1, #0x91b
  40b7dc:	bl	401390 <fprintf@plt>
  40b7e0:	ldr	x0, [x21, #3872]
  40b7e4:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x24a0>
  40b7e8:	add	x1, x1, #0x920
  40b7ec:	mov	w2, w20
  40b7f0:	mov	x3, x19
  40b7f4:	bl	401390 <fprintf@plt>
  40b7f8:	ldr	x0, [x21, #3872]
  40b7fc:	bl	4014f0 <fflush@plt>
  40b800:	bl	401580 <abort@plt>
  40b804:	movi	v0.2d, #0x0
  40b808:	stp	q0, q0, [x0, #224]
  40b80c:	stp	q0, q0, [x0, #192]
  40b810:	stp	q0, q0, [x0, #160]
  40b814:	stp	q0, q0, [x0, #128]
  40b818:	stp	q0, q0, [x0, #96]
  40b81c:	stp	q0, q0, [x0, #64]
  40b820:	stp	q0, q0, [x0, #32]
  40b824:	stp	q0, q0, [x0]
  40b828:	ret
  40b82c:	movi	v0.2d, #0x0
  40b830:	stp	q0, q0, [x0, #224]
  40b834:	stp	q0, q0, [x0, #192]
  40b838:	stp	q0, q0, [x0, #160]
  40b83c:	stp	q0, q0, [x0, #128]
  40b840:	stp	q0, q0, [x0, #96]
  40b844:	stp	q0, q0, [x0, #64]
  40b848:	stp	q0, q0, [x0, #32]
  40b84c:	stp	q0, q0, [x0]
  40b850:	ret
  40b854:	movi	v0.2d, #0x0
  40b858:	stp	q0, q0, [x0, #224]
  40b85c:	stp	q0, q0, [x0, #192]
  40b860:	stp	q0, q0, [x0, #160]
  40b864:	stp	q0, q0, [x0, #128]
  40b868:	stp	q0, q0, [x0, #96]
  40b86c:	stp	q0, q0, [x0, #64]
  40b870:	stp	q0, q0, [x0, #32]
  40b874:	stp	q0, q0, [x0]
  40b878:	ldrb	w8, [x1]
  40b87c:	cbz	w8, 40b898 <_ZdlPvm@@Base+0xd38>
  40b880:	add	x9, x1, #0x1
  40b884:	mov	w10, #0x1                   	// #1
  40b888:	and	x8, x8, #0xff
  40b88c:	strb	w10, [x0, x8]
  40b890:	ldrb	w8, [x9], #1
  40b894:	cbnz	w8, 40b888 <_ZdlPvm@@Base+0xd28>
  40b898:	ret
  40b89c:	movi	v0.2d, #0x0
  40b8a0:	stp	q0, q0, [x0, #224]
  40b8a4:	stp	q0, q0, [x0, #192]
  40b8a8:	stp	q0, q0, [x0, #160]
  40b8ac:	stp	q0, q0, [x0, #128]
  40b8b0:	stp	q0, q0, [x0, #96]
  40b8b4:	stp	q0, q0, [x0, #64]
  40b8b8:	stp	q0, q0, [x0, #32]
  40b8bc:	stp	q0, q0, [x0]
  40b8c0:	ldrb	w8, [x1]
  40b8c4:	cbz	w8, 40b8e0 <_ZdlPvm@@Base+0xd80>
  40b8c8:	add	x9, x1, #0x1
  40b8cc:	mov	w10, #0x1                   	// #1
  40b8d0:	and	x8, x8, #0xff
  40b8d4:	strb	w10, [x0, x8]
  40b8d8:	ldrb	w8, [x9], #1
  40b8dc:	cbnz	w8, 40b8d0 <_ZdlPvm@@Base+0xd70>
  40b8e0:	ret
  40b8e4:	ret
  40b8e8:	add	x8, x1, #0x100
  40b8ec:	cmp	x0, x8
  40b8f0:	b.cs	40b928 <_ZdlPvm@@Base+0xdc8>  // b.hs, b.nlast
  40b8f4:	add	x8, x0, #0x100
  40b8f8:	cmp	x1, x8
  40b8fc:	b.cs	40b928 <_ZdlPvm@@Base+0xdc8>  // b.hs, b.nlast
  40b900:	mov	x8, xzr
  40b904:	mov	w9, #0x1                   	// #1
  40b908:	b	40b918 <_ZdlPvm@@Base+0xdb8>
  40b90c:	add	x8, x8, #0x1
  40b910:	cmp	x8, #0x100
  40b914:	b.eq	40ba0c <_ZdlPvm@@Base+0xeac>  // b.none
  40b918:	ldrb	w10, [x1, x8]
  40b91c:	cbz	w10, 40b90c <_ZdlPvm@@Base+0xdac>
  40b920:	strb	w9, [x0, x8]
  40b924:	b	40b90c <_ZdlPvm@@Base+0xdac>
  40b928:	mov	x8, xzr
  40b92c:	add	x9, x0, #0x7
  40b930:	mov	w10, #0x1                   	// #1
  40b934:	b	40b944 <_ZdlPvm@@Base+0xde4>
  40b938:	add	x8, x8, #0x8
  40b93c:	cmp	x8, #0x100
  40b940:	b.eq	40ba0c <_ZdlPvm@@Base+0xeac>  // b.none
  40b944:	ldr	d0, [x1, x8]
  40b948:	cmeq	v0.8b, v0.8b, #0
  40b94c:	mvn	v0.8b, v0.8b
  40b950:	umov	w11, v0.b[0]
  40b954:	tbnz	w11, #0, 40b994 <_ZdlPvm@@Base+0xe34>
  40b958:	umov	w11, v0.b[1]
  40b95c:	tbnz	w11, #0, 40b9a4 <_ZdlPvm@@Base+0xe44>
  40b960:	umov	w11, v0.b[2]
  40b964:	tbnz	w11, #0, 40b9b4 <_ZdlPvm@@Base+0xe54>
  40b968:	umov	w11, v0.b[3]
  40b96c:	tbnz	w11, #0, 40b9c4 <_ZdlPvm@@Base+0xe64>
  40b970:	umov	w11, v0.b[4]
  40b974:	tbnz	w11, #0, 40b9d4 <_ZdlPvm@@Base+0xe74>
  40b978:	umov	w11, v0.b[5]
  40b97c:	tbnz	w11, #0, 40b9e4 <_ZdlPvm@@Base+0xe84>
  40b980:	umov	w11, v0.b[6]
  40b984:	tbnz	w11, #0, 40b9f4 <_ZdlPvm@@Base+0xe94>
  40b988:	umov	w11, v0.b[7]
  40b98c:	tbz	w11, #0, 40b938 <_ZdlPvm@@Base+0xdd8>
  40b990:	b	40ba04 <_ZdlPvm@@Base+0xea4>
  40b994:	add	x11, x9, x8
  40b998:	sturb	w10, [x11, #-7]
  40b99c:	umov	w11, v0.b[1]
  40b9a0:	tbz	w11, #0, 40b960 <_ZdlPvm@@Base+0xe00>
  40b9a4:	add	x11, x9, x8
  40b9a8:	sturb	w10, [x11, #-6]
  40b9ac:	umov	w11, v0.b[2]
  40b9b0:	tbz	w11, #0, 40b968 <_ZdlPvm@@Base+0xe08>
  40b9b4:	add	x11, x9, x8
  40b9b8:	sturb	w10, [x11, #-5]
  40b9bc:	umov	w11, v0.b[3]
  40b9c0:	tbz	w11, #0, 40b970 <_ZdlPvm@@Base+0xe10>
  40b9c4:	add	x11, x9, x8
  40b9c8:	sturb	w10, [x11, #-4]
  40b9cc:	umov	w11, v0.b[4]
  40b9d0:	tbz	w11, #0, 40b978 <_ZdlPvm@@Base+0xe18>
  40b9d4:	add	x11, x9, x8
  40b9d8:	sturb	w10, [x11, #-3]
  40b9dc:	umov	w11, v0.b[5]
  40b9e0:	tbz	w11, #0, 40b980 <_ZdlPvm@@Base+0xe20>
  40b9e4:	add	x11, x9, x8
  40b9e8:	sturb	w10, [x11, #-2]
  40b9ec:	umov	w11, v0.b[6]
  40b9f0:	tbz	w11, #0, 40b988 <_ZdlPvm@@Base+0xe28>
  40b9f4:	add	x11, x9, x8
  40b9f8:	sturb	w10, [x11, #-1]
  40b9fc:	umov	w11, v0.b[7]
  40ba00:	tbz	w11, #0, 40b938 <_ZdlPvm@@Base+0xdd8>
  40ba04:	strb	w10, [x9, x8]
  40ba08:	b	40b938 <_ZdlPvm@@Base+0xdd8>
  40ba0c:	ret
  40ba10:	stp	x29, x30, [sp, #-96]!
  40ba14:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x20e0>
  40ba18:	ldr	w9, [x8, #516]
  40ba1c:	stp	x28, x27, [sp, #16]
  40ba20:	stp	x26, x25, [sp, #32]
  40ba24:	stp	x24, x23, [sp, #48]
  40ba28:	stp	x22, x21, [sp, #64]
  40ba2c:	stp	x20, x19, [sp, #80]
  40ba30:	mov	x29, sp
  40ba34:	cbz	w9, 40ba54 <_ZdlPvm@@Base+0xef4>
  40ba38:	ldp	x20, x19, [sp, #80]
  40ba3c:	ldp	x22, x21, [sp, #64]
  40ba40:	ldp	x24, x23, [sp, #48]
  40ba44:	ldp	x26, x25, [sp, #32]
  40ba48:	ldp	x28, x27, [sp, #16]
  40ba4c:	ldp	x29, x30, [sp], #96
  40ba50:	ret
  40ba54:	mov	w9, #0x1                   	// #1
  40ba58:	adrp	x22, 422000 <stderr@@GLIBC_2.17+0x10e0>
  40ba5c:	adrp	x23, 422000 <stderr@@GLIBC_2.17+0x10e0>
  40ba60:	adrp	x24, 422000 <stderr@@GLIBC_2.17+0x10e0>
  40ba64:	adrp	x25, 422000 <stderr@@GLIBC_2.17+0x10e0>
  40ba68:	adrp	x26, 422000 <stderr@@GLIBC_2.17+0x10e0>
  40ba6c:	adrp	x27, 422000 <stderr@@GLIBC_2.17+0x10e0>
  40ba70:	adrp	x28, 422000 <stderr@@GLIBC_2.17+0x10e0>
  40ba74:	adrp	x20, 422000 <stderr@@GLIBC_2.17+0x10e0>
  40ba78:	adrp	x18, 422000 <stderr@@GLIBC_2.17+0x10e0>
  40ba7c:	adrp	x21, 423000 <stderr@@GLIBC_2.17+0x20e0>
  40ba80:	str	w9, [x8, #516]
  40ba84:	adrp	x9, 423000 <stderr@@GLIBC_2.17+0x20e0>
  40ba88:	mov	x19, xzr
  40ba8c:	add	x22, x22, #0x704
  40ba90:	add	x23, x23, #0x804
  40ba94:	add	x24, x24, #0x904
  40ba98:	add	x25, x25, #0xa04
  40ba9c:	add	x26, x26, #0xb04
  40baa0:	add	x27, x27, #0xc04
  40baa4:	add	x28, x28, #0xd04
  40baa8:	add	x20, x20, #0xe04
  40baac:	add	x18, x18, #0xf04
  40bab0:	add	x21, x21, #0x4
  40bab4:	add	x9, x9, #0x104
  40bab8:	b	40baf8 <_ZdlPvm@@Base+0xf98>
  40babc:	mov	w8, wzr
  40bac0:	strb	wzr, [x22, x19]
  40bac4:	strb	wzr, [x23, x19]
  40bac8:	strb	wzr, [x24, x19]
  40bacc:	strb	wzr, [x25, x19]
  40bad0:	strb	wzr, [x26, x19]
  40bad4:	strb	wzr, [x27, x19]
  40bad8:	strb	wzr, [x28, x19]
  40badc:	strb	wzr, [x20, x19]
  40bae0:	strb	wzr, [x18, x19]
  40bae4:	strb	wzr, [x21, x19]
  40bae8:	strb	w8, [x9, x19]
  40baec:	add	x19, x19, #0x1
  40baf0:	cmp	x19, #0x100
  40baf4:	b.eq	40ba38 <_ZdlPvm@@Base+0xed8>  // b.none
  40baf8:	tst	x19, #0x7fffff80
  40bafc:	b.ne	40babc <_ZdlPvm@@Base+0xf5c>  // b.any
  40bb00:	bl	4014c0 <__ctype_b_loc@plt>
  40bb04:	ldr	x8, [x0]
  40bb08:	lsl	x9, x19, #1
  40bb0c:	adrp	x18, 422000 <stderr@@GLIBC_2.17+0x10e0>
  40bb10:	add	x18, x18, #0xf04
  40bb14:	ldrh	w8, [x8, x9]
  40bb18:	ubfx	w8, w8, #10, #1
  40bb1c:	strb	w8, [x22, x19]
  40bb20:	ldr	x8, [x0]
  40bb24:	add	x8, x8, x9
  40bb28:	ldrb	w8, [x8, #1]
  40bb2c:	and	w8, w8, #0x1
  40bb30:	strb	w8, [x23, x19]
  40bb34:	ldr	x8, [x0]
  40bb38:	ldrh	w8, [x8, x9]
  40bb3c:	ubfx	w8, w8, #9, #1
  40bb40:	strb	w8, [x24, x19]
  40bb44:	ldr	x8, [x0]
  40bb48:	ldrh	w8, [x8, x9]
  40bb4c:	ubfx	w8, w8, #11, #1
  40bb50:	strb	w8, [x25, x19]
  40bb54:	ldr	x8, [x0]
  40bb58:	ldrh	w8, [x8, x9]
  40bb5c:	ubfx	w8, w8, #12, #1
  40bb60:	strb	w8, [x26, x19]
  40bb64:	ldr	x8, [x0]
  40bb68:	ldrh	w8, [x8, x9]
  40bb6c:	ubfx	w8, w8, #13, #1
  40bb70:	strb	w8, [x27, x19]
  40bb74:	ldr	x8, [x0]
  40bb78:	ldrb	w8, [x8, x9]
  40bb7c:	ubfx	w8, w8, #2, #1
  40bb80:	strb	w8, [x28, x19]
  40bb84:	ldr	x8, [x0]
  40bb88:	ldrb	w8, [x8, x9]
  40bb8c:	ubfx	w8, w8, #3, #1
  40bb90:	strb	w8, [x20, x19]
  40bb94:	ldr	x8, [x0]
  40bb98:	ldrh	w8, [x8, x9]
  40bb9c:	ubfx	w8, w8, #14, #1
  40bba0:	strb	w8, [x18, x19]
  40bba4:	ldr	x8, [x0]
  40bba8:	ldrh	w8, [x8, x9]
  40bbac:	lsr	w8, w8, #15
  40bbb0:	strb	w8, [x21, x19]
  40bbb4:	ldr	x8, [x0]
  40bbb8:	ldrb	w8, [x8, x9]
  40bbbc:	adrp	x9, 423000 <stderr@@GLIBC_2.17+0x20e0>
  40bbc0:	add	x9, x9, #0x104
  40bbc4:	ubfx	w8, w8, #1, #1
  40bbc8:	b	40bae8 <_ZdlPvm@@Base+0xf88>
  40bbcc:	nop
  40bbd0:	stp	x29, x30, [sp, #-64]!
  40bbd4:	mov	x29, sp
  40bbd8:	stp	x19, x20, [sp, #16]
  40bbdc:	adrp	x20, 41e000 <_ZdlPvm@@Base+0x134a0>
  40bbe0:	add	x20, x20, #0xd68
  40bbe4:	stp	x21, x22, [sp, #32]
  40bbe8:	adrp	x21, 41e000 <_ZdlPvm@@Base+0x134a0>
  40bbec:	add	x21, x21, #0xd18
  40bbf0:	sub	x20, x20, x21
  40bbf4:	mov	w22, w0
  40bbf8:	stp	x23, x24, [sp, #48]
  40bbfc:	mov	x23, x1
  40bc00:	mov	x24, x2
  40bc04:	bl	4012d0 <_Znam@plt-0x40>
  40bc08:	cmp	xzr, x20, asr #3
  40bc0c:	b.eq	40bc38 <_ZdlPvm@@Base+0x10d8>  // b.none
  40bc10:	asr	x20, x20, #3
  40bc14:	mov	x19, #0x0                   	// #0
  40bc18:	ldr	x3, [x21, x19, lsl #3]
  40bc1c:	mov	x2, x24
  40bc20:	add	x19, x19, #0x1
  40bc24:	mov	x1, x23
  40bc28:	mov	w0, w22
  40bc2c:	blr	x3
  40bc30:	cmp	x20, x19
  40bc34:	b.ne	40bc18 <_ZdlPvm@@Base+0x10b8>  // b.any
  40bc38:	ldp	x19, x20, [sp, #16]
  40bc3c:	ldp	x21, x22, [sp, #32]
  40bc40:	ldp	x23, x24, [sp, #48]
  40bc44:	ldp	x29, x30, [sp], #64
  40bc48:	ret
  40bc4c:	nop
  40bc50:	ret

Disassembly of section .fini:

000000000040bc54 <.fini>:
  40bc54:	stp	x29, x30, [sp, #-16]!
  40bc58:	mov	x29, sp
  40bc5c:	ldp	x29, x30, [sp], #16
  40bc60:	ret
