timestamp=1724769442669

[~A]
LastVerilogToplevel=single_port_ram_tb
ModifyID=1
Version=74
design.sv_testbench.sv=0*610*1424

[~MFT]
0=5|0work.mgf|1424|0
1=3|1work.mgf|2081|0
3=6|3work.mgf|2407|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|c73a565f2ade592f8ac1c68f484c921632cd679792f2290a7129c647ca8bbe5c

[single_port_ram]
A/single_port_ram=22|../design.sv|4|1*390
BinL64/single_port_ram=3*174
R=../design.sv|4
SLP=3*764
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|86ea563e39cd5a3738b3c8d8459fcfc85f66f3825a40a30b1670e8ecdef84099146c39cbe2afccc1f45ba08770ccb91f

[single_port_ram_tb]
A/single_port_ram_tb=22|../testbench.sv|5|1*2081
BinL64/single_port_ram_tb=3*1085
R=../testbench.sv|5
SLP=3*2407
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|86ea563e39cd5a3738b3c8d8459fcfc8ac02a1bebccadeebdb04e63f2fbd70057d0925d58f8c825fa37219f54c8a6c50

[~U]
$root=12|0*0|
single_port_ram=12|0*182|
single_port_ram_tb=12|0*423||0x10
