<profile>

<section name = "Vitis HLS Report for 'compute_tile_Pipeline_Init_Conv2Out_biases'" level="0">
<item name = "Date">Sun Oct 26 20:31:46 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 1.554 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6, 6, 60.000 ns, 60.000 ns, 6, 6, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Init_Conv2Out_biases">4, 4, 1, 1, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 13, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 1000, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 27, -</column>
<column name="Register">-, -, 8, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_25_5_32_1_1_U1812">mux_25_5_32_1_1, 0, 0, 0, 125, 0</column>
<column name="mux_25_5_32_1_1_U1813">mux_25_5_32_1_1, 0, 0, 0, 125, 0</column>
<column name="mux_25_5_32_1_1_U1814">mux_25_5_32_1_1, 0, 0, 0, 125, 0</column>
<column name="mux_25_5_32_1_1_U1815">mux_25_5_32_1_1, 0, 0, 0, 125, 0</column>
<column name="mux_25_5_32_1_1_U1816">mux_25_5_32_1_1, 0, 0, 0, 125, 0</column>
<column name="mux_25_5_32_1_1_U1817">mux_25_5_32_1_1, 0, 0, 0, 125, 0</column>
<column name="mux_25_5_32_1_1_U1818">mux_25_5_32_1_1, 0, 0, 0, 125, 0</column>
<column name="mux_25_5_32_1_1_U1819">mux_25_5_32_1_1, 0, 0, 0, 125, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln124_fu_918_p2">+, 0, 0, 13, 6, 4</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_n2_3">9, 2, 6, 12</column>
<column name="n2_fu_120">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="n2_fu_120">6, 0, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_tile_Pipeline_Init_Conv2Out_biases, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_tile_Pipeline_Init_Conv2Out_biases, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_tile_Pipeline_Init_Conv2Out_biases, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_tile_Pipeline_Init_Conv2Out_biases, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_tile_Pipeline_Init_Conv2Out_biases, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_tile_Pipeline_Init_Conv2Out_biases, return value</column>
<column name="acc2_7_address0">out, 2, ap_memory, acc2_7, array</column>
<column name="acc2_7_ce0">out, 1, ap_memory, acc2_7, array</column>
<column name="acc2_7_we0">out, 1, ap_memory, acc2_7, array</column>
<column name="acc2_7_d0">out, 32, ap_memory, acc2_7, array</column>
<column name="acc2_6_address0">out, 2, ap_memory, acc2_6, array</column>
<column name="acc2_6_ce0">out, 1, ap_memory, acc2_6, array</column>
<column name="acc2_6_we0">out, 1, ap_memory, acc2_6, array</column>
<column name="acc2_6_d0">out, 32, ap_memory, acc2_6, array</column>
<column name="acc2_5_address0">out, 2, ap_memory, acc2_5, array</column>
<column name="acc2_5_ce0">out, 1, ap_memory, acc2_5, array</column>
<column name="acc2_5_we0">out, 1, ap_memory, acc2_5, array</column>
<column name="acc2_5_d0">out, 32, ap_memory, acc2_5, array</column>
<column name="acc2_4_address0">out, 2, ap_memory, acc2_4, array</column>
<column name="acc2_4_ce0">out, 1, ap_memory, acc2_4, array</column>
<column name="acc2_4_we0">out, 1, ap_memory, acc2_4, array</column>
<column name="acc2_4_d0">out, 32, ap_memory, acc2_4, array</column>
<column name="acc2_3_address0">out, 2, ap_memory, acc2_3, array</column>
<column name="acc2_3_ce0">out, 1, ap_memory, acc2_3, array</column>
<column name="acc2_3_we0">out, 1, ap_memory, acc2_3, array</column>
<column name="acc2_3_d0">out, 32, ap_memory, acc2_3, array</column>
<column name="acc2_2_address0">out, 2, ap_memory, acc2_2, array</column>
<column name="acc2_2_ce0">out, 1, ap_memory, acc2_2, array</column>
<column name="acc2_2_we0">out, 1, ap_memory, acc2_2, array</column>
<column name="acc2_2_d0">out, 32, ap_memory, acc2_2, array</column>
<column name="acc2_1_address0">out, 2, ap_memory, acc2_1, array</column>
<column name="acc2_1_ce0">out, 1, ap_memory, acc2_1, array</column>
<column name="acc2_1_we0">out, 1, ap_memory, acc2_1, array</column>
<column name="acc2_1_d0">out, 32, ap_memory, acc2_1, array</column>
<column name="acc2_address0">out, 2, ap_memory, acc2, array</column>
<column name="acc2_ce0">out, 1, ap_memory, acc2, array</column>
<column name="acc2_we0">out, 1, ap_memory, acc2, array</column>
<column name="acc2_d0">out, 32, ap_memory, acc2, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_330">in, 32, ap_stable, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_330, scalar</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_331">in, 32, ap_stable, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_331, scalar</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16_s">in, 32, ap_stable, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16_s, scalar</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24_s">in, 32, ap_stable, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24_s, scalar</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_332">in, 32, ap_stable, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_332, scalar</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_333">in, 32, ap_stable, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_333, scalar</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17_s">in, 32, ap_stable, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17_s, scalar</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25_s">in, 32, ap_stable, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25_s, scalar</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_334">in, 32, ap_stable, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_334, scalar</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10_s">in, 32, ap_stable, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10_s, scalar</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18_s">in, 32, ap_stable, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18_s, scalar</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26_s">in, 32, ap_stable, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26_s, scalar</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_335">in, 32, ap_stable, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_335, scalar</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_203">in, 32, ap_stable, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_203, scalar</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19_s">in, 32, ap_stable, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19_s, scalar</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27_s">in, 32, ap_stable, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27_s, scalar</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_336">in, 32, ap_stable, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_336, scalar</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12_s">in, 32, ap_stable, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12_s, scalar</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20_s">in, 32, ap_stable, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20_s, scalar</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28_s">in, 32, ap_stable, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28_s, scalar</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_337">in, 32, ap_stable, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_337, scalar</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13_s">in, 32, ap_stable, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13_s, scalar</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_204">in, 32, ap_stable, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_204, scalar</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29_s">in, 32, ap_stable, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29_s, scalar</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_338">in, 32, ap_stable, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_338, scalar</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14_s">in, 32, ap_stable, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14_s, scalar</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22_s">in, 32, ap_stable, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22_s, scalar</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30_s">in, 32, ap_stable, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30_s, scalar</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_339">in, 32, ap_stable, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_339, scalar</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15_s">in, 32, ap_stable, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15_s, scalar</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23_s">in, 32, ap_stable, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23_s, scalar</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc">in, 32, ap_stable, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc, scalar</column>
</table>
</item>
</section>
</profile>
