Analysis & Synthesis report for PianoTiles
Mon Nov 28 01:54:52 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |PianoTiles|current
 12. State Machine - |PianoTiles|tile:t4|current
 13. State Machine - |PianoTiles|tile:t3|current
 14. State Machine - |PianoTiles|tile:t2|current
 15. State Machine - |PianoTiles|tile:t1|current
 16. User-Specified and Inferred Latches
 17. Registers Removed During Synthesis
 18. General Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated
 21. Source assignments for GameOver:g1|altsyncram:altsyncram_component|altsyncram_vfm1:auto_generated
 22. Parameter Settings for User Entity Instance: vga_adapter:VGA
 23. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 24. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 25. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 26. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 27. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 28. Parameter Settings for User Entity Instance: GameOver:g1|altsyncram:altsyncram_component
 29. altsyncram Parameter Settings by Entity Instance
 30. altpll Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "RandomNumberGenerator:r4"
 32. Port Connectivity Checks: "LookUpTable:l4"
 33. Port Connectivity Checks: "datapath:d4"
 34. Port Connectivity Checks: "RandomNumberGenerator:r3"
 35. Port Connectivity Checks: "LookUpTable:l3"
 36. Port Connectivity Checks: "datapath:d3"
 37. Port Connectivity Checks: "RandomNumberGenerator:r2"
 38. Port Connectivity Checks: "LookUpTable:l2"
 39. Port Connectivity Checks: "datapath:d2"
 40. Port Connectivity Checks: "counter:c1"
 41. Port Connectivity Checks: "RandomNumberGenerator:r1"
 42. Port Connectivity Checks: "LookUpTable:l1"
 43. Port Connectivity Checks: "datapath:d1"
 44. Port Connectivity Checks: "GameOver:g1"
 45. Post-Synthesis Netlist Statistics for Top Partition
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages
 48. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Nov 28 01:54:52 2016       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; PianoTiles                                  ;
; Top-level Entity Name           ; PianoTiles                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1144                                        ;
; Total pins                      ; 102                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 115,200                                     ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; PianoTiles         ; PianoTiles         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                       ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                         ; Library ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+
; PianoTiles.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v             ;         ;
; GameOver.v                       ; yes             ; User Wizard-Generated File             ; C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/GameOver.v               ;         ;
; vga_adapter.v                    ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/vga_adapter.v            ;         ;
; vga_address_translator.v         ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/vga_address_translator.v ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                   ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc            ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                      ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                   ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                   ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                    ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                       ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                       ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                     ;         ;
; db/altsyncram_m6m1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/db/altsyncram_m6m1.tdf   ;         ;
; black.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/black.mif                ;         ;
; db/decode_7la.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/db/decode_7la.tdf        ;         ;
; db/decode_01a.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/db/decode_01a.tdf        ;         ;
; db/mux_ifb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/db/mux_ifb.tdf           ;         ;
; vga_pll.v                        ; yes             ; Auto-Found Wizard-Generated File       ; C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/vga_pll.v                ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf                       ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc                  ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                ;         ;
; db/altpll_80u.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/db/altpll_80u.tdf        ;         ;
; vga_controller.v                 ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/vga_controller.v         ;         ;
; db/altsyncram_vfm1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/db/altsyncram_vfm1.tdf   ;         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 815         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 1137        ;
;     -- 7 input functions                    ; 121         ;
;     -- 6 input functions                    ; 103         ;
;     -- 5 input functions                    ; 136         ;
;     -- 4 input functions                    ; 162         ;
;     -- <=3 input functions                  ; 615         ;
;                                             ;             ;
; Dedicated logic registers                   ; 1144        ;
;                                             ;             ;
; I/O pins                                    ; 102         ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 115200      ;
;                                             ;             ;
; Total DSP Blocks                            ; 2           ;
;                                             ;             ;
; Total PLLs                                  ; 1           ;
;     -- PLLs                                 ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; SW[0]~input ;
; Maximum fan-out                             ; 717         ;
; Total fan-out                               ; 8639        ;
; Average fan-out                             ; 3.45        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                           ; Entity Name            ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |PianoTiles                                             ; 1137 (248)        ; 1144 (141)   ; 115200            ; 2          ; 102  ; 0            ; |PianoTiles                                                                                                   ; PianoTiles             ; work         ;
;    |GameOver:g1|                                        ; 3 (0)             ; 2 (0)        ; 57600             ; 0          ; 0    ; 0            ; |PianoTiles|GameOver:g1                                                                                       ; GameOver               ; work         ;
;       |altsyncram:altsyncram_component|                 ; 3 (0)             ; 2 (0)        ; 57600             ; 0          ; 0    ; 0            ; |PianoTiles|GameOver:g1|altsyncram:altsyncram_component                                                       ; altsyncram             ; work         ;
;          |altsyncram_vfm1:auto_generated|               ; 3 (0)             ; 2 (2)        ; 57600             ; 0          ; 0    ; 0            ; |PianoTiles|GameOver:g1|altsyncram:altsyncram_component|altsyncram_vfm1:auto_generated                        ; altsyncram_vfm1        ; work         ;
;             |decode_01a:rden_decode|                    ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |PianoTiles|GameOver:g1|altsyncram:altsyncram_component|altsyncram_vfm1:auto_generated|decode_01a:rden_decode ; decode_01a             ; work         ;
;    |LookUpTable:l1|                                     ; 80 (80)           ; 167 (167)    ; 0                 ; 0          ; 0    ; 0            ; |PianoTiles|LookUpTable:l1                                                                                    ; LookUpTable            ; work         ;
;    |LookUpTable:l2|                                     ; 80 (80)           ; 167 (167)    ; 0                 ; 0          ; 0    ; 0            ; |PianoTiles|LookUpTable:l2                                                                                    ; LookUpTable            ; work         ;
;    |LookUpTable:l3|                                     ; 80 (80)           ; 167 (167)    ; 0                 ; 0          ; 0    ; 0            ; |PianoTiles|LookUpTable:l3                                                                                    ; LookUpTable            ; work         ;
;    |LookUpTable:l4|                                     ; 80 (80)           ; 167 (167)    ; 0                 ; 0          ; 0    ; 0            ; |PianoTiles|LookUpTable:l4                                                                                    ; LookUpTable            ; work         ;
;    |RandomNumberGenerator:r1|                           ; 4 (4)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |PianoTiles|RandomNumberGenerator:r1                                                                          ; RandomNumberGenerator  ; work         ;
;    |counter:c1|                                         ; 151 (151)         ; 121 (121)    ; 0                 ; 2          ; 0    ; 0            ; |PianoTiles|counter:c1                                                                                        ; counter                ; work         ;
;    |datapath:d1|                                        ; 10 (10)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |PianoTiles|datapath:d1                                                                                       ; datapath               ; work         ;
;    |datapath:d2|                                        ; 10 (10)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |PianoTiles|datapath:d2                                                                                       ; datapath               ; work         ;
;    |datapath:d3|                                        ; 10 (10)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |PianoTiles|datapath:d3                                                                                       ; datapath               ; work         ;
;    |datapath:d4|                                        ; 10 (10)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |PianoTiles|datapath:d4                                                                                       ; datapath               ; work         ;
;    |hex_decoder:comb_303|                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |PianoTiles|hex_decoder:comb_303                                                                              ; hex_decoder            ; work         ;
;    |hex_decoder:comb_304|                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |PianoTiles|hex_decoder:comb_304                                                                              ; hex_decoder            ; work         ;
;    |hex_decoder:comb_305|                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |PianoTiles|hex_decoder:comb_305                                                                              ; hex_decoder            ; work         ;
;    |hex_decoder:comb_306|                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |PianoTiles|hex_decoder:comb_306                                                                              ; hex_decoder            ; work         ;
;    |hex_decoder:comb_307|                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |PianoTiles|hex_decoder:comb_307                                                                              ; hex_decoder            ; work         ;
;    |hex_decoder:comb_308|                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |PianoTiles|hex_decoder:comb_308                                                                              ; hex_decoder            ; work         ;
;    |tile:t1|                                            ; 66 (66)           ; 25 (25)      ; 0                 ; 0          ; 0    ; 0            ; |PianoTiles|tile:t1                                                                                           ; tile                   ; work         ;
;    |tile:t2|                                            ; 66 (66)           ; 25 (25)      ; 0                 ; 0          ; 0    ; 0            ; |PianoTiles|tile:t2                                                                                           ; tile                   ; work         ;
;    |tile:t3|                                            ; 66 (66)           ; 25 (25)      ; 0                 ; 0          ; 0    ; 0            ; |PianoTiles|tile:t3                                                                                           ; tile                   ; work         ;
;    |tile:t4|                                            ; 66 (66)           ; 25 (25)      ; 0                 ; 0          ; 0    ; 0            ; |PianoTiles|tile:t4                                                                                           ; tile                   ; work         ;
;    |vga_adapter:VGA|                                    ; 65 (2)            ; 30 (0)       ; 57600             ; 0          ; 0    ; 0            ; |PianoTiles|vga_adapter:VGA                                                                                   ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 9 (0)             ; 4 (0)        ; 57600             ; 0          ; 0    ; 0            ; |PianoTiles|vga_adapter:VGA|altsyncram:VideoMemory                                                            ; altsyncram             ; work         ;
;          |altsyncram_m6m1:auto_generated|               ; 9 (0)             ; 4 (4)        ; 57600             ; 0          ; 0    ; 0            ; |PianoTiles|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated                             ; altsyncram_m6m1        ; work         ;
;             |decode_01a:rden_decode_b|                  ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |PianoTiles|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b    ; decode_01a             ; work         ;
;             |decode_7la:decode2|                        ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |PianoTiles|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2          ; decode_7la             ; work         ;
;             |mux_ifb:mux3|                              ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |PianoTiles|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3                ; mux_ifb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 12 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |PianoTiles|vga_adapter:VGA|vga_address_translator:user_input_translator                                      ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 42 (32)           ; 26 (26)      ; 0                 ; 0          ; 0    ; 0            ; |PianoTiles|vga_adapter:VGA|vga_controller:controller                                                         ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |PianoTiles|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator            ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |PianoTiles|vga_adapter:VGA|vga_pll:mypll                                                                     ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |PianoTiles|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                             ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |PianoTiles|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                   ; altpll_80u             ; work         ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                ;
+---------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+
; Name                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF       ;
+---------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+
; GameOver:g1|altsyncram:altsyncram_component|altsyncram_vfm1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 19200        ; 3            ; --           ; --           ; 57600 ; None      ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; black.mif ;
+---------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Independent 18x18 plus 36       ; 1           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |PianoTiles|GameOver:g1 ; GameOver.v      ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PianoTiles|current                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------+--------------+--------------+-----------------------+-------------------+-----------------------+-------------------+-----------------------+-------------------+-----------------------+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+--------------+
; Name                  ; current.DEAD ; current.IDLE ; current.COL4CLEARWAIT ; current.COL4CLEAR ; current.COL3CLEARWAIT ; current.COL3CLEAR ; current.COL2CLEARWAIT ; current.COL2CLEAR ; current.COL1CLEARWAIT ; current.COL1CLEAR ; current.COL4LUT ; current.COL3LUT ; current.COL2LUT ; current.COL1LUT ; current.COL4WAIT ; current.COL4DRAW ; current.COL3WAIT ; current.COL3DRAW ; current.COL2WAIT ; current.COL2DRAW ; current.COL1WAIT ; current.COL1DRAW ; current.WAIT ;
+-----------------------+--------------+--------------+-----------------------+-------------------+-----------------------+-------------------+-----------------------+-------------------+-----------------------+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+--------------+
; current.WAIT          ; 0            ; 0            ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0            ;
; current.COL1DRAW      ; 0            ; 0            ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1            ;
; current.COL1WAIT      ; 0            ; 0            ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1            ;
; current.COL2DRAW      ; 0            ; 0            ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1            ;
; current.COL2WAIT      ; 0            ; 0            ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1            ;
; current.COL3DRAW      ; 0            ; 0            ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1            ;
; current.COL3WAIT      ; 0            ; 0            ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1            ;
; current.COL4DRAW      ; 0            ; 0            ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1            ;
; current.COL4WAIT      ; 0            ; 0            ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0               ; 0               ; 0               ; 0               ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1            ;
; current.COL1LUT       ; 0            ; 0            ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0               ; 0               ; 0               ; 1               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1            ;
; current.COL2LUT       ; 0            ; 0            ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0               ; 0               ; 1               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1            ;
; current.COL3LUT       ; 0            ; 0            ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0               ; 1               ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1            ;
; current.COL4LUT       ; 0            ; 0            ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 1               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1            ;
; current.COL1CLEAR     ; 0            ; 0            ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 1                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1            ;
; current.COL1CLEARWAIT ; 0            ; 0            ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 1                     ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1            ;
; current.COL2CLEAR     ; 0            ; 0            ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 1                 ; 0                     ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1            ;
; current.COL2CLEARWAIT ; 0            ; 0            ; 0                     ; 0                 ; 0                     ; 0                 ; 1                     ; 0                 ; 0                     ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1            ;
; current.COL3CLEAR     ; 0            ; 0            ; 0                     ; 0                 ; 0                     ; 1                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1            ;
; current.COL3CLEARWAIT ; 0            ; 0            ; 0                     ; 0                 ; 1                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1            ;
; current.COL4CLEAR     ; 0            ; 0            ; 0                     ; 1                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1            ;
; current.COL4CLEARWAIT ; 0            ; 0            ; 1                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1            ;
; current.IDLE          ; 0            ; 1            ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1            ;
; current.DEAD          ; 1            ; 0            ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1            ;
+-----------------------+--------------+--------------+-----------------------+-------------------+-----------------------+-------------------+-----------------------+-------------------+-----------------------+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PianoTiles|tile:t4|current                                                                                                       ;
+-----------------+--------------+-----------------+---------------+----------------+--------------+---------------+-----------------+--------------+
; Name            ; current.DONE ; current.MOVELUT ; current.IDLE2 ; current.SETPOS ; current.PLOT ; current.CHECK ; current.SHIFT_R ; current.WAIT ;
+-----------------+--------------+-----------------+---------------+----------------+--------------+---------------+-----------------+--------------+
; current.WAIT    ; 0            ; 0               ; 0             ; 0              ; 0            ; 0             ; 0               ; 0            ;
; current.SHIFT_R ; 0            ; 0               ; 0             ; 0              ; 0            ; 0             ; 1               ; 1            ;
; current.CHECK   ; 0            ; 0               ; 0             ; 0              ; 0            ; 1             ; 0               ; 1            ;
; current.PLOT    ; 0            ; 0               ; 0             ; 0              ; 1            ; 0             ; 0               ; 1            ;
; current.SETPOS  ; 0            ; 0               ; 0             ; 1              ; 0            ; 0             ; 0               ; 1            ;
; current.IDLE2   ; 0            ; 0               ; 1             ; 0              ; 0            ; 0             ; 0               ; 1            ;
; current.MOVELUT ; 0            ; 1               ; 0             ; 0              ; 0            ; 0             ; 0               ; 1            ;
; current.DONE    ; 1            ; 0               ; 0             ; 0              ; 0            ; 0             ; 0               ; 1            ;
+-----------------+--------------+-----------------+---------------+----------------+--------------+---------------+-----------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PianoTiles|tile:t3|current                                                                                                       ;
+-----------------+--------------+-----------------+---------------+----------------+--------------+---------------+-----------------+--------------+
; Name            ; current.DONE ; current.MOVELUT ; current.IDLE2 ; current.SETPOS ; current.PLOT ; current.CHECK ; current.SHIFT_R ; current.WAIT ;
+-----------------+--------------+-----------------+---------------+----------------+--------------+---------------+-----------------+--------------+
; current.WAIT    ; 0            ; 0               ; 0             ; 0              ; 0            ; 0             ; 0               ; 0            ;
; current.SHIFT_R ; 0            ; 0               ; 0             ; 0              ; 0            ; 0             ; 1               ; 1            ;
; current.CHECK   ; 0            ; 0               ; 0             ; 0              ; 0            ; 1             ; 0               ; 1            ;
; current.PLOT    ; 0            ; 0               ; 0             ; 0              ; 1            ; 0             ; 0               ; 1            ;
; current.SETPOS  ; 0            ; 0               ; 0             ; 1              ; 0            ; 0             ; 0               ; 1            ;
; current.IDLE2   ; 0            ; 0               ; 1             ; 0              ; 0            ; 0             ; 0               ; 1            ;
; current.MOVELUT ; 0            ; 1               ; 0             ; 0              ; 0            ; 0             ; 0               ; 1            ;
; current.DONE    ; 1            ; 0               ; 0             ; 0              ; 0            ; 0             ; 0               ; 1            ;
+-----------------+--------------+-----------------+---------------+----------------+--------------+---------------+-----------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PianoTiles|tile:t2|current                                                                                                       ;
+-----------------+--------------+-----------------+---------------+----------------+--------------+---------------+-----------------+--------------+
; Name            ; current.DONE ; current.MOVELUT ; current.IDLE2 ; current.SETPOS ; current.PLOT ; current.CHECK ; current.SHIFT_R ; current.WAIT ;
+-----------------+--------------+-----------------+---------------+----------------+--------------+---------------+-----------------+--------------+
; current.WAIT    ; 0            ; 0               ; 0             ; 0              ; 0            ; 0             ; 0               ; 0            ;
; current.SHIFT_R ; 0            ; 0               ; 0             ; 0              ; 0            ; 0             ; 1               ; 1            ;
; current.CHECK   ; 0            ; 0               ; 0             ; 0              ; 0            ; 1             ; 0               ; 1            ;
; current.PLOT    ; 0            ; 0               ; 0             ; 0              ; 1            ; 0             ; 0               ; 1            ;
; current.SETPOS  ; 0            ; 0               ; 0             ; 1              ; 0            ; 0             ; 0               ; 1            ;
; current.IDLE2   ; 0            ; 0               ; 1             ; 0              ; 0            ; 0             ; 0               ; 1            ;
; current.MOVELUT ; 0            ; 1               ; 0             ; 0              ; 0            ; 0             ; 0               ; 1            ;
; current.DONE    ; 1            ; 0               ; 0             ; 0              ; 0            ; 0             ; 0               ; 1            ;
+-----------------+--------------+-----------------+---------------+----------------+--------------+---------------+-----------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PianoTiles|tile:t1|current                                                                                                       ;
+-----------------+--------------+-----------------+---------------+----------------+--------------+---------------+-----------------+--------------+
; Name            ; current.DONE ; current.MOVELUT ; current.IDLE2 ; current.SETPOS ; current.PLOT ; current.CHECK ; current.SHIFT_R ; current.WAIT ;
+-----------------+--------------+-----------------+---------------+----------------+--------------+---------------+-----------------+--------------+
; current.WAIT    ; 0            ; 0               ; 0             ; 0              ; 0            ; 0             ; 0               ; 0            ;
; current.SHIFT_R ; 0            ; 0               ; 0             ; 0              ; 0            ; 0             ; 1               ; 1            ;
; current.CHECK   ; 0            ; 0               ; 0             ; 0              ; 0            ; 1             ; 0               ; 1            ;
; current.PLOT    ; 0            ; 0               ; 0             ; 0              ; 1            ; 0             ; 0               ; 1            ;
; current.SETPOS  ; 0            ; 0               ; 0             ; 1              ; 0            ; 0             ; 0               ; 1            ;
; current.IDLE2   ; 0            ; 0               ; 1             ; 0              ; 0            ; 0             ; 0               ; 1            ;
; current.MOVELUT ; 0            ; 1               ; 0             ; 0              ; 0            ; 0             ; 0               ; 1            ;
; current.DONE    ; 1            ; 0               ; 0             ; 0              ; 0            ; 0             ; 0               ; 1            ;
+-----------------+--------------+-----------------+---------------+----------------+--------------+---------------+-----------------+--------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; writeEn                                             ; writeEn             ; yes                    ;
; x[7]                                                ; writeEn             ; yes                    ;
; x[5]                                                ; writeEn             ; yes                    ;
; x[6]                                                ; writeEn             ; yes                    ;
; y[3]                                                ; writeEn             ; yes                    ;
; y[4]                                                ; writeEn             ; yes                    ;
; y[5]                                                ; writeEn             ; yes                    ;
; y[6]                                                ; writeEn             ; yes                    ;
; colour[2]                                           ; writeEn             ; yes                    ;
; x[0]                                                ; writeEn             ; yes                    ;
; x[1]                                                ; writeEn             ; yes                    ;
; x[2]                                                ; writeEn             ; yes                    ;
; x[3]                                                ; writeEn             ; yes                    ;
; x[4]                                                ; writeEn             ; yes                    ;
; colour[1]                                           ; writeEn             ; yes                    ;
; colour[0]                                           ; writeEn             ; yes                    ;
; y[0]                                                ; writeEn             ; yes                    ;
; y[1]                                                ; writeEn             ; yes                    ;
; y[2]                                                ; writeEn             ; yes                    ;
; Number of user-specified and inferred latches = 19  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+-----------------------------------------+----------------------------------------------+
; Register name                           ; Reason for Removal                           ;
+-----------------------------------------+----------------------------------------------+
; datapath:d4|colour[0,1]                 ; Merged with datapath:d4|colour[2]            ;
; datapath:d3|colour[0,1]                 ; Merged with datapath:d3|colour[2]            ;
; datapath:d2|colour[0,1]                 ; Merged with datapath:d2|colour[2]            ;
; datapath:d1|colour[0,1]                 ; Merged with datapath:d1|colour[2]            ;
; LookUpTable:l4|LUTY[24]                 ; Merged with LookUpTable:l4|LUTY2[24]         ;
; LookUpTable:l4|LUTY[23]                 ; Merged with LookUpTable:l4|LUTY2[23]         ;
; LookUpTable:l4|LUTY[22]                 ; Merged with LookUpTable:l4|LUTY2[22]         ;
; LookUpTable:l4|LUTY[21]                 ; Merged with LookUpTable:l4|LUTY2[21]         ;
; LookUpTable:l4|LUTY[20]                 ; Merged with LookUpTable:l4|LUTY2[20]         ;
; LookUpTable:l4|LUTY[19]                 ; Merged with LookUpTable:l4|LUTY2[19]         ;
; LookUpTable:l4|LUTY[5]                  ; Merged with LookUpTable:l4|LUTY2[5]          ;
; LookUpTable:l4|LUTY[4]                  ; Merged with LookUpTable:l4|LUTY2[4]          ;
; LookUpTable:l4|LUTY[3]                  ; Merged with LookUpTable:l4|LUTY2[3]          ;
; LookUpTable:l4|LUTY[2]                  ; Merged with LookUpTable:l4|LUTY2[2]          ;
; LookUpTable:l4|LUTY[1]                  ; Merged with LookUpTable:l4|LUTY2[1]          ;
; LookUpTable:l4|LUTY[0]                  ; Merged with LookUpTable:l4|LUTY2[0]          ;
; LookUpTable:l2|LUTY[24]                 ; Merged with LookUpTable:l2|LUTY2[24]         ;
; LookUpTable:l2|LUTY[23]                 ; Merged with LookUpTable:l2|LUTY2[23]         ;
; LookUpTable:l2|LUTY[22]                 ; Merged with LookUpTable:l2|LUTY2[22]         ;
; LookUpTable:l2|LUTY[21]                 ; Merged with LookUpTable:l2|LUTY2[21]         ;
; LookUpTable:l2|LUTY[20]                 ; Merged with LookUpTable:l2|LUTY2[20]         ;
; LookUpTable:l2|LUTY[19]                 ; Merged with LookUpTable:l2|LUTY2[19]         ;
; LookUpTable:l2|LUTY[5]                  ; Merged with LookUpTable:l2|LUTY2[5]          ;
; LookUpTable:l2|LUTY[4]                  ; Merged with LookUpTable:l2|LUTY2[4]          ;
; LookUpTable:l2|LUTY[3]                  ; Merged with LookUpTable:l2|LUTY2[3]          ;
; LookUpTable:l2|LUTY[2]                  ; Merged with LookUpTable:l2|LUTY2[2]          ;
; LookUpTable:l2|LUTY[1]                  ; Merged with LookUpTable:l2|LUTY2[1]          ;
; LookUpTable:l2|LUTY[0]                  ; Merged with LookUpTable:l2|LUTY2[0]          ;
; LookUpTable:l1|LUTY[24]                 ; Merged with LookUpTable:l1|LUTY2[24]         ;
; LookUpTable:l1|LUTY[23]                 ; Merged with LookUpTable:l1|LUTY2[23]         ;
; LookUpTable:l1|LUTY[22]                 ; Merged with LookUpTable:l1|LUTY2[22]         ;
; LookUpTable:l1|LUTY[21]                 ; Merged with LookUpTable:l1|LUTY2[21]         ;
; LookUpTable:l1|LUTY[20]                 ; Merged with LookUpTable:l1|LUTY2[20]         ;
; LookUpTable:l1|LUTY[19]                 ; Merged with LookUpTable:l1|LUTY2[19]         ;
; LookUpTable:l1|LUTY[5]                  ; Merged with LookUpTable:l1|LUTY2[5]          ;
; LookUpTable:l1|LUTY[4]                  ; Merged with LookUpTable:l1|LUTY2[4]          ;
; LookUpTable:l1|LUTY[3]                  ; Merged with LookUpTable:l1|LUTY2[3]          ;
; LookUpTable:l1|LUTY[2]                  ; Merged with LookUpTable:l1|LUTY2[2]          ;
; LookUpTable:l1|LUTY[1]                  ; Merged with LookUpTable:l1|LUTY2[1]          ;
; LookUpTable:l1|LUTY[0]                  ; Merged with LookUpTable:l1|LUTY2[0]          ;
; RandomNumberGenerator:r2|out[0]         ; Merged with RandomNumberGenerator:r1|out[0]  ;
; RandomNumberGenerator:r3|out[0]         ; Merged with RandomNumberGenerator:r1|out[0]  ;
; RandomNumberGenerator:r4|out[0]         ; Merged with RandomNumberGenerator:r1|out[0]  ;
; RandomNumberGenerator:r2|out[2]         ; Merged with RandomNumberGenerator:r1|out[2]  ;
; RandomNumberGenerator:r3|out[2]         ; Merged with RandomNumberGenerator:r1|out[2]  ;
; RandomNumberGenerator:r4|out[2]         ; Merged with RandomNumberGenerator:r1|out[2]  ;
; RandomNumberGenerator:r2|out[3]         ; Merged with RandomNumberGenerator:r1|out[3]  ;
; RandomNumberGenerator:r3|out[3]         ; Merged with RandomNumberGenerator:r1|out[3]  ;
; RandomNumberGenerator:r4|out[3]         ; Merged with RandomNumberGenerator:r1|out[3]  ;
; RandomNumberGenerator:r2|out[4]         ; Merged with RandomNumberGenerator:r1|out[4]  ;
; RandomNumberGenerator:r3|out[4]         ; Merged with RandomNumberGenerator:r1|out[4]  ;
; RandomNumberGenerator:r4|out[4]         ; Merged with RandomNumberGenerator:r1|out[4]  ;
; RandomNumberGenerator:r2|out[5]         ; Merged with RandomNumberGenerator:r1|out[5]  ;
; RandomNumberGenerator:r3|out[5]         ; Merged with RandomNumberGenerator:r1|out[5]  ;
; RandomNumberGenerator:r4|out[5]         ; Merged with RandomNumberGenerator:r1|out[5]  ;
; RandomNumberGenerator:r2|out[6]         ; Merged with RandomNumberGenerator:r1|out[6]  ;
; RandomNumberGenerator:r3|out[6]         ; Merged with RandomNumberGenerator:r1|out[6]  ;
; RandomNumberGenerator:r4|out[6]         ; Merged with RandomNumberGenerator:r1|out[6]  ;
; RandomNumberGenerator:r2|out[7]         ; Merged with RandomNumberGenerator:r1|out[7]  ;
; RandomNumberGenerator:r3|out[7]         ; Merged with RandomNumberGenerator:r1|out[7]  ;
; RandomNumberGenerator:r4|out[7]         ; Merged with RandomNumberGenerator:r1|out[7]  ;
; RandomNumberGenerator:r2|out[8]         ; Merged with RandomNumberGenerator:r1|out[8]  ;
; RandomNumberGenerator:r3|out[8]         ; Merged with RandomNumberGenerator:r1|out[8]  ;
; RandomNumberGenerator:r4|out[8]         ; Merged with RandomNumberGenerator:r1|out[8]  ;
; RandomNumberGenerator:r2|out[9]         ; Merged with RandomNumberGenerator:r1|out[9]  ;
; RandomNumberGenerator:r3|out[9]         ; Merged with RandomNumberGenerator:r1|out[9]  ;
; RandomNumberGenerator:r4|out[9]         ; Merged with RandomNumberGenerator:r1|out[9]  ;
; RandomNumberGenerator:r2|out[1]         ; Merged with RandomNumberGenerator:r1|out[1]  ;
; RandomNumberGenerator:r3|out[1]         ; Merged with RandomNumberGenerator:r1|out[1]  ;
; RandomNumberGenerator:r4|out[1]         ; Merged with RandomNumberGenerator:r1|out[1]  ;
; LookUpTable:l3|LUTY[24]                 ; Merged with LookUpTable:l3|LUTY2[24]         ;
; LookUpTable:l3|LUTY[23]                 ; Merged with LookUpTable:l3|LUTY2[23]         ;
; LookUpTable:l3|LUTY[22]                 ; Merged with LookUpTable:l3|LUTY2[22]         ;
; LookUpTable:l3|LUTY[21]                 ; Merged with LookUpTable:l3|LUTY2[21]         ;
; LookUpTable:l3|LUTY[20]                 ; Merged with LookUpTable:l3|LUTY2[20]         ;
; LookUpTable:l3|LUTY[19]                 ; Merged with LookUpTable:l3|LUTY2[19]         ;
; LookUpTable:l3|LUTY[5]                  ; Merged with LookUpTable:l3|LUTY2[5]          ;
; LookUpTable:l3|LUTY[4]                  ; Merged with LookUpTable:l3|LUTY2[4]          ;
; LookUpTable:l3|LUTY[3]                  ; Merged with LookUpTable:l3|LUTY2[3]          ;
; LookUpTable:l3|LUTY[2]                  ; Merged with LookUpTable:l3|LUTY2[2]          ;
; LookUpTable:l3|LUTY[1]                  ; Merged with LookUpTable:l3|LUTY2[1]          ;
; LookUpTable:l3|LUTY[0]                  ; Merged with LookUpTable:l3|LUTY2[0]          ;
; LookUpTable:l4|LUTY[25]                 ; Merged with LookUpTable:l4|LUTY2[25]         ;
; LookUpTable:l4|LUTY[6]                  ; Merged with LookUpTable:l4|LUTY2[6]          ;
; LookUpTable:l3|LUTY[25]                 ; Merged with LookUpTable:l3|LUTY2[25]         ;
; LookUpTable:l3|LUTY[6]                  ; Merged with LookUpTable:l3|LUTY2[6]          ;
; LookUpTable:l2|LUTY[25]                 ; Merged with LookUpTable:l2|LUTY2[25]         ;
; LookUpTable:l2|LUTY[6]                  ; Merged with LookUpTable:l2|LUTY2[6]          ;
; LookUpTable:l1|LUTY[25]                 ; Merged with LookUpTable:l1|LUTY2[25]         ;
; LookUpTable:l1|LUTY[6]                  ; Merged with LookUpTable:l1|LUTY2[6]          ;
; RandomNumberGenerator:r2|out[10]        ; Merged with RandomNumberGenerator:r1|out[10] ;
; RandomNumberGenerator:r3|out[10]        ; Merged with RandomNumberGenerator:r1|out[10] ;
; RandomNumberGenerator:r4|out[10]        ; Merged with RandomNumberGenerator:r1|out[10] ;
; LookUpTable:l4|LUTY[26]                 ; Merged with LookUpTable:l4|LUTY2[26]         ;
; LookUpTable:l4|LUTY[7]                  ; Merged with LookUpTable:l4|LUTY2[7]          ;
; LookUpTable:l3|LUTY[26]                 ; Merged with LookUpTable:l3|LUTY2[26]         ;
; LookUpTable:l3|LUTY[7]                  ; Merged with LookUpTable:l3|LUTY2[7]          ;
; LookUpTable:l2|LUTY[26]                 ; Merged with LookUpTable:l2|LUTY2[26]         ;
; LookUpTable:l2|LUTY[7]                  ; Merged with LookUpTable:l2|LUTY2[7]          ;
; LookUpTable:l1|LUTY[26]                 ; Merged with LookUpTable:l1|LUTY2[26]         ;
; LookUpTable:l1|LUTY[7]                  ; Merged with LookUpTable:l1|LUTY2[7]          ;
; RandomNumberGenerator:r2|out[11]        ; Merged with RandomNumberGenerator:r1|out[11] ;
; RandomNumberGenerator:r3|out[11]        ; Merged with RandomNumberGenerator:r1|out[11] ;
; RandomNumberGenerator:r4|out[11]        ; Merged with RandomNumberGenerator:r1|out[11] ;
; LookUpTable:l4|LUTY[27]                 ; Merged with LookUpTable:l4|LUTY2[27]         ;
; LookUpTable:l4|LUTY[8]                  ; Merged with LookUpTable:l4|LUTY2[8]          ;
; LookUpTable:l3|LUTY[27]                 ; Merged with LookUpTable:l3|LUTY2[27]         ;
; LookUpTable:l3|LUTY[8]                  ; Merged with LookUpTable:l3|LUTY2[8]          ;
; LookUpTable:l2|LUTY[27]                 ; Merged with LookUpTable:l2|LUTY2[27]         ;
; LookUpTable:l2|LUTY[8]                  ; Merged with LookUpTable:l2|LUTY2[8]          ;
; LookUpTable:l1|LUTY[27]                 ; Merged with LookUpTable:l1|LUTY2[27]         ;
; LookUpTable:l1|LUTY[8]                  ; Merged with LookUpTable:l1|LUTY2[8]          ;
; RandomNumberGenerator:r2|out[12]        ; Merged with RandomNumberGenerator:r1|out[12] ;
; RandomNumberGenerator:r3|out[12]        ; Merged with RandomNumberGenerator:r1|out[12] ;
; RandomNumberGenerator:r4|out[12]        ; Merged with RandomNumberGenerator:r1|out[12] ;
; LookUpTable:l4|LUTY[28]                 ; Merged with LookUpTable:l4|LUTY2[28]         ;
; LookUpTable:l4|LUTY[9]                  ; Merged with LookUpTable:l4|LUTY2[9]          ;
; LookUpTable:l3|LUTY[28]                 ; Merged with LookUpTable:l3|LUTY2[28]         ;
; LookUpTable:l3|LUTY[9]                  ; Merged with LookUpTable:l3|LUTY2[9]          ;
; LookUpTable:l2|LUTY[28]                 ; Merged with LookUpTable:l2|LUTY2[28]         ;
; LookUpTable:l2|LUTY[9]                  ; Merged with LookUpTable:l2|LUTY2[9]          ;
; LookUpTable:l1|LUTY[28]                 ; Merged with LookUpTable:l1|LUTY2[28]         ;
; LookUpTable:l1|LUTY[9]                  ; Merged with LookUpTable:l1|LUTY2[9]          ;
; RandomNumberGenerator:r2|out[13]        ; Merged with RandomNumberGenerator:r1|out[13] ;
; RandomNumberGenerator:r3|out[13]        ; Merged with RandomNumberGenerator:r1|out[13] ;
; RandomNumberGenerator:r4|out[13]        ; Merged with RandomNumberGenerator:r1|out[13] ;
; LookUpTable:l4|LUTY[29]                 ; Merged with LookUpTable:l4|LUTY2[29]         ;
; LookUpTable:l4|LUTY[10]                 ; Merged with LookUpTable:l4|LUTY2[10]         ;
; LookUpTable:l3|LUTY[29]                 ; Merged with LookUpTable:l3|LUTY2[29]         ;
; LookUpTable:l3|LUTY[10]                 ; Merged with LookUpTable:l3|LUTY2[10]         ;
; LookUpTable:l2|LUTY[29]                 ; Merged with LookUpTable:l2|LUTY2[29]         ;
; LookUpTable:l2|LUTY[10]                 ; Merged with LookUpTable:l2|LUTY2[10]         ;
; LookUpTable:l1|LUTY[29]                 ; Merged with LookUpTable:l1|LUTY2[29]         ;
; LookUpTable:l1|LUTY[10]                 ; Merged with LookUpTable:l1|LUTY2[10]         ;
; RandomNumberGenerator:r2|out[14]        ; Merged with RandomNumberGenerator:r1|out[14] ;
; RandomNumberGenerator:r3|out[14]        ; Merged with RandomNumberGenerator:r1|out[14] ;
; RandomNumberGenerator:r4|out[14]        ; Merged with RandomNumberGenerator:r1|out[14] ;
; LookUpTable:l4|LUTY[30]                 ; Merged with LookUpTable:l4|LUTY2[30]         ;
; LookUpTable:l4|LUTY[11]                 ; Merged with LookUpTable:l4|LUTY2[11]         ;
; LookUpTable:l3|LUTY[30]                 ; Merged with LookUpTable:l3|LUTY2[30]         ;
; LookUpTable:l3|LUTY[11]                 ; Merged with LookUpTable:l3|LUTY2[11]         ;
; LookUpTable:l2|LUTY[30]                 ; Merged with LookUpTable:l2|LUTY2[30]         ;
; LookUpTable:l2|LUTY[11]                 ; Merged with LookUpTable:l2|LUTY2[11]         ;
; LookUpTable:l1|LUTY[30]                 ; Merged with LookUpTable:l1|LUTY2[30]         ;
; LookUpTable:l1|LUTY[11]                 ; Merged with LookUpTable:l1|LUTY2[11]         ;
; RandomNumberGenerator:r2|out[15]        ; Merged with RandomNumberGenerator:r1|out[15] ;
; RandomNumberGenerator:r3|out[15]        ; Merged with RandomNumberGenerator:r1|out[15] ;
; RandomNumberGenerator:r4|out[15]        ; Merged with RandomNumberGenerator:r1|out[15] ;
; LookUpTable:l4|LUTY[31]                 ; Merged with LookUpTable:l4|LUTY2[31]         ;
; LookUpTable:l4|LUTY[12]                 ; Merged with LookUpTable:l4|LUTY2[12]         ;
; LookUpTable:l3|LUTY[31]                 ; Merged with LookUpTable:l3|LUTY2[31]         ;
; LookUpTable:l3|LUTY[12]                 ; Merged with LookUpTable:l3|LUTY2[12]         ;
; LookUpTable:l2|LUTY[31]                 ; Merged with LookUpTable:l2|LUTY2[31]         ;
; LookUpTable:l2|LUTY[12]                 ; Merged with LookUpTable:l2|LUTY2[12]         ;
; LookUpTable:l1|LUTY[31]                 ; Merged with LookUpTable:l1|LUTY2[31]         ;
; LookUpTable:l1|LUTY[12]                 ; Merged with LookUpTable:l1|LUTY2[12]         ;
; RandomNumberGenerator:r2|out[16]        ; Merged with RandomNumberGenerator:r1|out[16] ;
; RandomNumberGenerator:r3|out[16]        ; Merged with RandomNumberGenerator:r1|out[16] ;
; RandomNumberGenerator:r4|out[16]        ; Merged with RandomNumberGenerator:r1|out[16] ;
; LookUpTable:l4|LUTY[32]                 ; Merged with LookUpTable:l4|LUTY2[32]         ;
; LookUpTable:l4|LUTY[13]                 ; Merged with LookUpTable:l4|LUTY2[13]         ;
; LookUpTable:l3|LUTY[32]                 ; Merged with LookUpTable:l3|LUTY2[32]         ;
; LookUpTable:l3|LUTY[13]                 ; Merged with LookUpTable:l3|LUTY2[13]         ;
; LookUpTable:l2|LUTY[32]                 ; Merged with LookUpTable:l2|LUTY2[32]         ;
; LookUpTable:l2|LUTY[13]                 ; Merged with LookUpTable:l2|LUTY2[13]         ;
; LookUpTable:l1|LUTY[32]                 ; Merged with LookUpTable:l1|LUTY2[32]         ;
; LookUpTable:l1|LUTY[13]                 ; Merged with LookUpTable:l1|LUTY2[13]         ;
; RandomNumberGenerator:r2|out[17]        ; Merged with RandomNumberGenerator:r1|out[17] ;
; RandomNumberGenerator:r3|out[17]        ; Merged with RandomNumberGenerator:r1|out[17] ;
; RandomNumberGenerator:r4|out[17]        ; Merged with RandomNumberGenerator:r1|out[17] ;
; LookUpTable:l4|LUTY[33]                 ; Merged with LookUpTable:l4|LUTY2[33]         ;
; LookUpTable:l4|LUTY[14]                 ; Merged with LookUpTable:l4|LUTY2[14]         ;
; LookUpTable:l3|LUTY[33]                 ; Merged with LookUpTable:l3|LUTY2[33]         ;
; LookUpTable:l3|LUTY[14]                 ; Merged with LookUpTable:l3|LUTY2[14]         ;
; LookUpTable:l2|LUTY[33]                 ; Merged with LookUpTable:l2|LUTY2[33]         ;
; LookUpTable:l2|LUTY[14]                 ; Merged with LookUpTable:l2|LUTY2[14]         ;
; LookUpTable:l1|LUTY[33]                 ; Merged with LookUpTable:l1|LUTY2[33]         ;
; LookUpTable:l1|LUTY[14]                 ; Merged with LookUpTable:l1|LUTY2[14]         ;
; LookUpTable:l4|LUTY[34]                 ; Merged with LookUpTable:l4|LUTY2[34]         ;
; LookUpTable:l4|LUTY[15]                 ; Merged with LookUpTable:l4|LUTY2[15]         ;
; LookUpTable:l3|LUTY[34]                 ; Merged with LookUpTable:l3|LUTY2[34]         ;
; LookUpTable:l3|LUTY[15]                 ; Merged with LookUpTable:l3|LUTY2[15]         ;
; LookUpTable:l2|LUTY[34]                 ; Merged with LookUpTable:l2|LUTY2[34]         ;
; LookUpTable:l2|LUTY[15]                 ; Merged with LookUpTable:l2|LUTY2[15]         ;
; LookUpTable:l1|LUTY[34]                 ; Merged with LookUpTable:l1|LUTY2[34]         ;
; LookUpTable:l1|LUTY[15]                 ; Merged with LookUpTable:l1|LUTY2[15]         ;
; LookUpTable:l4|LUTY[35]                 ; Merged with LookUpTable:l4|LUTY2[35]         ;
; LookUpTable:l4|LUTY[16]                 ; Merged with LookUpTable:l4|LUTY2[16]         ;
; LookUpTable:l3|LUTY[35]                 ; Merged with LookUpTable:l3|LUTY2[35]         ;
; LookUpTable:l3|LUTY[16]                 ; Merged with LookUpTable:l3|LUTY2[16]         ;
; LookUpTable:l2|LUTY[35]                 ; Merged with LookUpTable:l2|LUTY2[35]         ;
; LookUpTable:l2|LUTY[16]                 ; Merged with LookUpTable:l2|LUTY2[16]         ;
; LookUpTable:l1|LUTY[35]                 ; Merged with LookUpTable:l1|LUTY2[35]         ;
; LookUpTable:l1|LUTY[16]                 ; Merged with LookUpTable:l1|LUTY2[16]         ;
; LookUpTable:l4|LUTY[36]                 ; Merged with LookUpTable:l4|LUTY2[36]         ;
; LookUpTable:l4|LUTY[17]                 ; Merged with LookUpTable:l4|LUTY2[17]         ;
; LookUpTable:l3|LUTY[36]                 ; Merged with LookUpTable:l3|LUTY2[36]         ;
; LookUpTable:l3|LUTY[17]                 ; Merged with LookUpTable:l3|LUTY2[17]         ;
; LookUpTable:l2|LUTY[36]                 ; Merged with LookUpTable:l2|LUTY2[36]         ;
; LookUpTable:l2|LUTY[17]                 ; Merged with LookUpTable:l2|LUTY2[17]         ;
; LookUpTable:l1|LUTY[36]                 ; Merged with LookUpTable:l1|LUTY2[36]         ;
; LookUpTable:l1|LUTY[17]                 ; Merged with LookUpTable:l1|LUTY2[17]         ;
; LookUpTable:l4|LUTY[37]                 ; Merged with LookUpTable:l4|LUTY2[37]         ;
; LookUpTable:l4|LUTY[18]                 ; Merged with LookUpTable:l4|LUTY2[18]         ;
; LookUpTable:l3|LUTY[37]                 ; Merged with LookUpTable:l3|LUTY2[37]         ;
; LookUpTable:l3|LUTY[18]                 ; Merged with LookUpTable:l3|LUTY2[18]         ;
; LookUpTable:l2|LUTY[37]                 ; Merged with LookUpTable:l2|LUTY2[37]         ;
; LookUpTable:l2|LUTY[18]                 ; Merged with LookUpTable:l2|LUTY2[18]         ;
; LookUpTable:l1|LUTY[37]                 ; Merged with LookUpTable:l1|LUTY2[37]         ;
; LookUpTable:l1|LUTY[18]                 ; Merged with LookUpTable:l1|LUTY2[18]         ;
; LookUpTable:l4|LUTY[38]                 ; Merged with LookUpTable:l4|LUTY2[38]         ;
; LookUpTable:l3|LUTY[38]                 ; Merged with LookUpTable:l3|LUTY2[38]         ;
; LookUpTable:l2|LUTY[38]                 ; Merged with LookUpTable:l2|LUTY2[38]         ;
; LookUpTable:l1|LUTY[38]                 ; Merged with LookUpTable:l1|LUTY2[38]         ;
; LookUpTable:l4|LUTY[39]                 ; Merged with LookUpTable:l4|LUTY2[39]         ;
; LookUpTable:l3|LUTY[39]                 ; Merged with LookUpTable:l3|LUTY2[39]         ;
; LookUpTable:l2|LUTY[39]                 ; Merged with LookUpTable:l2|LUTY2[39]         ;
; LookUpTable:l1|LUTY[39]                 ; Merged with LookUpTable:l1|LUTY2[39]         ;
; LookUpTable:l4|LUTY[40]                 ; Merged with LookUpTable:l4|LUTY2[40]         ;
; LookUpTable:l3|LUTY[40]                 ; Merged with LookUpTable:l3|LUTY2[40]         ;
; LookUpTable:l2|LUTY[40]                 ; Merged with LookUpTable:l2|LUTY2[40]         ;
; LookUpTable:l1|LUTY[40]                 ; Merged with LookUpTable:l1|LUTY2[40]         ;
; LookUpTable:l4|LUTY[41]                 ; Merged with LookUpTable:l4|LUTY2[41]         ;
; LookUpTable:l3|LUTY[41]                 ; Merged with LookUpTable:l3|LUTY2[41]         ;
; LookUpTable:l2|LUTY[41]                 ; Merged with LookUpTable:l2|LUTY2[41]         ;
; LookUpTable:l1|LUTY[41]                 ; Merged with LookUpTable:l1|LUTY2[41]         ;
; LookUpTable:l4|LUTY[42]                 ; Merged with LookUpTable:l4|LUTY2[42]         ;
; LookUpTable:l3|LUTY[42]                 ; Merged with LookUpTable:l3|LUTY2[42]         ;
; LookUpTable:l2|LUTY[42]                 ; Merged with LookUpTable:l2|LUTY2[42]         ;
; LookUpTable:l1|LUTY[42]                 ; Merged with LookUpTable:l1|LUTY2[42]         ;
; LookUpTable:l4|LUTY[43]                 ; Merged with LookUpTable:l4|LUTY2[43]         ;
; LookUpTable:l3|LUTY[43]                 ; Merged with LookUpTable:l3|LUTY2[43]         ;
; LookUpTable:l2|LUTY[43]                 ; Merged with LookUpTable:l2|LUTY2[43]         ;
; LookUpTable:l1|LUTY[43]                 ; Merged with LookUpTable:l1|LUTY2[43]         ;
; LookUpTable:l4|LUTY[44]                 ; Merged with LookUpTable:l4|LUTY2[44]         ;
; LookUpTable:l3|LUTY[44]                 ; Merged with LookUpTable:l3|LUTY2[44]         ;
; LookUpTable:l2|LUTY[44]                 ; Merged with LookUpTable:l2|LUTY2[44]         ;
; LookUpTable:l1|LUTY[44]                 ; Merged with LookUpTable:l1|LUTY2[44]         ;
; LookUpTable:l4|LUTY[45]                 ; Merged with LookUpTable:l4|LUTY2[45]         ;
; LookUpTable:l3|LUTY[45]                 ; Merged with LookUpTable:l3|LUTY2[45]         ;
; LookUpTable:l2|LUTY[45]                 ; Merged with LookUpTable:l2|LUTY2[45]         ;
; LookUpTable:l1|LUTY[45]                 ; Merged with LookUpTable:l1|LUTY2[45]         ;
; LookUpTable:l4|LUTY[46]                 ; Merged with LookUpTable:l4|LUTY2[46]         ;
; LookUpTable:l3|LUTY[46]                 ; Merged with LookUpTable:l3|LUTY2[46]         ;
; LookUpTable:l2|LUTY[46]                 ; Merged with LookUpTable:l2|LUTY2[46]         ;
; LookUpTable:l1|LUTY[46]                 ; Merged with LookUpTable:l1|LUTY2[46]         ;
; LookUpTable:l4|LUTY[47]                 ; Merged with LookUpTable:l4|LUTY2[47]         ;
; LookUpTable:l3|LUTY[47]                 ; Merged with LookUpTable:l3|LUTY2[47]         ;
; LookUpTable:l2|LUTY[47]                 ; Merged with LookUpTable:l2|LUTY2[47]         ;
; LookUpTable:l1|LUTY[47]                 ; Merged with LookUpTable:l1|LUTY2[47]         ;
; LookUpTable:l4|LUTY[48]                 ; Merged with LookUpTable:l4|LUTY2[48]         ;
; LookUpTable:l3|LUTY[48]                 ; Merged with LookUpTable:l3|LUTY2[48]         ;
; LookUpTable:l2|LUTY[48]                 ; Merged with LookUpTable:l2|LUTY2[48]         ;
; LookUpTable:l1|LUTY[48]                 ; Merged with LookUpTable:l1|LUTY2[48]         ;
; LookUpTable:l4|LUTY[49]                 ; Merged with LookUpTable:l4|LUTY2[49]         ;
; LookUpTable:l3|LUTY[49]                 ; Merged with LookUpTable:l3|LUTY2[49]         ;
; LookUpTable:l2|LUTY[49]                 ; Merged with LookUpTable:l2|LUTY2[49]         ;
; LookUpTable:l1|LUTY[49]                 ; Merged with LookUpTable:l1|LUTY2[49]         ;
; LookUpTable:l4|LUTY[50]                 ; Merged with LookUpTable:l4|LUTY2[50]         ;
; LookUpTable:l3|LUTY[50]                 ; Merged with LookUpTable:l3|LUTY2[50]         ;
; LookUpTable:l2|LUTY[50]                 ; Merged with LookUpTable:l2|LUTY2[50]         ;
; LookUpTable:l1|LUTY[50]                 ; Merged with LookUpTable:l1|LUTY2[50]         ;
; LookUpTable:l4|LUTY[51]                 ; Merged with LookUpTable:l4|LUTY2[51]         ;
; LookUpTable:l3|LUTY[51]                 ; Merged with LookUpTable:l3|LUTY2[51]         ;
; LookUpTable:l2|LUTY[51]                 ; Merged with LookUpTable:l2|LUTY2[51]         ;
; LookUpTable:l1|LUTY[51]                 ; Merged with LookUpTable:l1|LUTY2[51]         ;
; LookUpTable:l4|LUTY[52]                 ; Merged with LookUpTable:l4|LUTY2[52]         ;
; LookUpTable:l3|LUTY[52]                 ; Merged with LookUpTable:l3|LUTY2[52]         ;
; LookUpTable:l2|LUTY[52]                 ; Merged with LookUpTable:l2|LUTY2[52]         ;
; LookUpTable:l1|LUTY[52]                 ; Merged with LookUpTable:l1|LUTY2[52]         ;
; LookUpTable:l4|LUTY[53]                 ; Merged with LookUpTable:l4|LUTY2[53]         ;
; LookUpTable:l3|LUTY[53]                 ; Merged with LookUpTable:l3|LUTY2[53]         ;
; LookUpTable:l2|LUTY[53]                 ; Merged with LookUpTable:l2|LUTY2[53]         ;
; LookUpTable:l1|LUTY[53]                 ; Merged with LookUpTable:l1|LUTY2[53]         ;
; LookUpTable:l4|LUTY[54]                 ; Merged with LookUpTable:l4|LUTY2[54]         ;
; LookUpTable:l3|LUTY[54]                 ; Merged with LookUpTable:l3|LUTY2[54]         ;
; LookUpTable:l2|LUTY[54]                 ; Merged with LookUpTable:l2|LUTY2[54]         ;
; LookUpTable:l1|LUTY[54]                 ; Merged with LookUpTable:l1|LUTY2[54]         ;
; LookUpTable:l4|LUTY[55]                 ; Merged with LookUpTable:l4|LUTY2[55]         ;
; LookUpTable:l3|LUTY[55]                 ; Merged with LookUpTable:l3|LUTY2[55]         ;
; LookUpTable:l2|LUTY[55]                 ; Merged with LookUpTable:l2|LUTY2[55]         ;
; LookUpTable:l1|LUTY[55]                 ; Merged with LookUpTable:l1|LUTY2[55]         ;
; LookUpTable:l4|LUTY[56]                 ; Merged with LookUpTable:l4|LUTY2[56]         ;
; LookUpTable:l3|LUTY[56]                 ; Merged with LookUpTable:l3|LUTY2[56]         ;
; LookUpTable:l2|LUTY[56]                 ; Merged with LookUpTable:l2|LUTY2[56]         ;
; LookUpTable:l1|LUTY[56]                 ; Merged with LookUpTable:l1|LUTY2[56]         ;
; LookUpTable:l4|LUTY[57]                 ; Merged with LookUpTable:l4|LUTY2[57]         ;
; LookUpTable:l3|LUTY[57]                 ; Merged with LookUpTable:l3|LUTY2[57]         ;
; LookUpTable:l2|LUTY[57]                 ; Merged with LookUpTable:l2|LUTY2[57]         ;
; LookUpTable:l1|LUTY[57]                 ; Merged with LookUpTable:l1|LUTY2[57]         ;
; LookUpTable:l4|LUTY[58]                 ; Merged with LookUpTable:l4|LUTY2[58]         ;
; LookUpTable:l3|LUTY[58]                 ; Merged with LookUpTable:l3|LUTY2[58]         ;
; LookUpTable:l2|LUTY[58]                 ; Merged with LookUpTable:l2|LUTY2[58]         ;
; LookUpTable:l1|LUTY[58]                 ; Merged with LookUpTable:l1|LUTY2[58]         ;
; LookUpTable:l4|LUTY[59]                 ; Merged with LookUpTable:l4|LUTY2[59]         ;
; LookUpTable:l3|LUTY[59]                 ; Merged with LookUpTable:l3|LUTY2[59]         ;
; LookUpTable:l2|LUTY[59]                 ; Merged with LookUpTable:l2|LUTY2[59]         ;
; LookUpTable:l1|LUTY[59]                 ; Merged with LookUpTable:l1|LUTY2[59]         ;
; LookUpTable:l4|LUTY[60]                 ; Merged with LookUpTable:l4|LUTY2[60]         ;
; LookUpTable:l3|LUTY[60]                 ; Merged with LookUpTable:l3|LUTY2[60]         ;
; LookUpTable:l2|LUTY[60]                 ; Merged with LookUpTable:l2|LUTY2[60]         ;
; LookUpTable:l1|LUTY[60]                 ; Merged with LookUpTable:l1|LUTY2[60]         ;
; LookUpTable:l4|LUTY[61]                 ; Merged with LookUpTable:l4|LUTY2[61]         ;
; LookUpTable:l3|LUTY[61]                 ; Merged with LookUpTable:l3|LUTY2[61]         ;
; LookUpTable:l2|LUTY[61]                 ; Merged with LookUpTable:l2|LUTY2[61]         ;
; LookUpTable:l1|LUTY[61]                 ; Merged with LookUpTable:l1|LUTY2[61]         ;
; LookUpTable:l4|LUTY[62]                 ; Merged with LookUpTable:l4|LUTY2[62]         ;
; LookUpTable:l3|LUTY[62]                 ; Merged with LookUpTable:l3|LUTY2[62]         ;
; LookUpTable:l2|LUTY[62]                 ; Merged with LookUpTable:l2|LUTY2[62]         ;
; LookUpTable:l1|LUTY[62]                 ; Merged with LookUpTable:l1|LUTY2[62]         ;
; LookUpTable:l4|LUTY[63]                 ; Merged with LookUpTable:l4|LUTY2[63]         ;
; LookUpTable:l3|LUTY[63]                 ; Merged with LookUpTable:l3|LUTY2[63]         ;
; LookUpTable:l2|LUTY[63]                 ; Merged with LookUpTable:l2|LUTY2[63]         ;
; LookUpTable:l1|LUTY[63]                 ; Merged with LookUpTable:l1|LUTY2[63]         ;
; LookUpTable:l4|LUTY[64]                 ; Merged with LookUpTable:l4|LUTY2[64]         ;
; LookUpTable:l3|LUTY[64]                 ; Merged with LookUpTable:l3|LUTY2[64]         ;
; LookUpTable:l2|LUTY[64]                 ; Merged with LookUpTable:l2|LUTY2[64]         ;
; LookUpTable:l1|LUTY[64]                 ; Merged with LookUpTable:l1|LUTY2[64]         ;
; LookUpTable:l4|LUTY[65]                 ; Merged with LookUpTable:l4|LUTY2[65]         ;
; LookUpTable:l3|LUTY[65]                 ; Merged with LookUpTable:l3|LUTY2[65]         ;
; LookUpTable:l2|LUTY[65]                 ; Merged with LookUpTable:l2|LUTY2[65]         ;
; LookUpTable:l1|LUTY[65]                 ; Merged with LookUpTable:l1|LUTY2[65]         ;
; LookUpTable:l4|LUTY[66]                 ; Merged with LookUpTable:l4|LUTY2[66]         ;
; LookUpTable:l3|LUTY[66]                 ; Merged with LookUpTable:l3|LUTY2[66]         ;
; LookUpTable:l2|LUTY[66]                 ; Merged with LookUpTable:l2|LUTY2[66]         ;
; LookUpTable:l1|LUTY[66]                 ; Merged with LookUpTable:l1|LUTY2[66]         ;
; LookUpTable:l4|LUTY[67]                 ; Merged with LookUpTable:l4|LUTY2[67]         ;
; LookUpTable:l3|LUTY[67]                 ; Merged with LookUpTable:l3|LUTY2[67]         ;
; LookUpTable:l2|LUTY[67]                 ; Merged with LookUpTable:l2|LUTY2[67]         ;
; LookUpTable:l1|LUTY[67]                 ; Merged with LookUpTable:l1|LUTY2[67]         ;
; LookUpTable:l4|LUTY[68]                 ; Merged with LookUpTable:l4|LUTY2[68]         ;
; LookUpTable:l3|LUTY[68]                 ; Merged with LookUpTable:l3|LUTY2[68]         ;
; LookUpTable:l2|LUTY[68]                 ; Merged with LookUpTable:l2|LUTY2[68]         ;
; LookUpTable:l1|LUTY[68]                 ; Merged with LookUpTable:l1|LUTY2[68]         ;
; LookUpTable:l4|LUTY[69]                 ; Merged with LookUpTable:l4|LUTY2[69]         ;
; LookUpTable:l3|LUTY[69]                 ; Merged with LookUpTable:l3|LUTY2[69]         ;
; LookUpTable:l2|LUTY[69]                 ; Merged with LookUpTable:l2|LUTY2[69]         ;
; LookUpTable:l1|LUTY[69]                 ; Merged with LookUpTable:l1|LUTY2[69]         ;
; LookUpTable:l4|LUTY[70]                 ; Merged with LookUpTable:l4|LUTY2[70]         ;
; LookUpTable:l3|LUTY[70]                 ; Merged with LookUpTable:l3|LUTY2[70]         ;
; LookUpTable:l2|LUTY[70]                 ; Merged with LookUpTable:l2|LUTY2[70]         ;
; LookUpTable:l1|LUTY[70]                 ; Merged with LookUpTable:l1|LUTY2[70]         ;
; LookUpTable:l4|LUTY[71]                 ; Merged with LookUpTable:l4|LUTY2[71]         ;
; LookUpTable:l3|LUTY[71]                 ; Merged with LookUpTable:l3|LUTY2[71]         ;
; LookUpTable:l2|LUTY[71]                 ; Merged with LookUpTable:l2|LUTY2[71]         ;
; LookUpTable:l1|LUTY[71]                 ; Merged with LookUpTable:l1|LUTY2[71]         ;
; LookUpTable:l4|LUTY[72]                 ; Merged with LookUpTable:l4|LUTY2[72]         ;
; LookUpTable:l3|LUTY[72]                 ; Merged with LookUpTable:l3|LUTY2[72]         ;
; LookUpTable:l2|LUTY[72]                 ; Merged with LookUpTable:l2|LUTY2[72]         ;
; LookUpTable:l1|LUTY[72]                 ; Merged with LookUpTable:l1|LUTY2[72]         ;
; LookUpTable:l4|LUTY[73]                 ; Merged with LookUpTable:l4|LUTY2[73]         ;
; LookUpTable:l3|LUTY[73]                 ; Merged with LookUpTable:l3|LUTY2[73]         ;
; LookUpTable:l2|LUTY[73]                 ; Merged with LookUpTable:l2|LUTY2[73]         ;
; LookUpTable:l1|LUTY[73]                 ; Merged with LookUpTable:l1|LUTY2[73]         ;
; LookUpTable:l4|LUTY[74]                 ; Merged with LookUpTable:l4|LUTY2[74]         ;
; LookUpTable:l3|LUTY[74]                 ; Merged with LookUpTable:l3|LUTY2[74]         ;
; LookUpTable:l2|LUTY[74]                 ; Merged with LookUpTable:l2|LUTY2[74]         ;
; LookUpTable:l1|LUTY[74]                 ; Merged with LookUpTable:l1|LUTY2[74]         ;
; LookUpTable:l4|LUTY[75]                 ; Merged with LookUpTable:l4|LUTY2[75]         ;
; LookUpTable:l3|LUTY[75]                 ; Merged with LookUpTable:l3|LUTY2[75]         ;
; LookUpTable:l2|LUTY[75]                 ; Merged with LookUpTable:l2|LUTY2[75]         ;
; LookUpTable:l1|LUTY[75]                 ; Merged with LookUpTable:l1|LUTY2[75]         ;
; LookUpTable:l4|LUTY[76]                 ; Merged with LookUpTable:l4|LUTY2[76]         ;
; LookUpTable:l3|LUTY[76]                 ; Merged with LookUpTable:l3|LUTY2[76]         ;
; LookUpTable:l2|LUTY[76]                 ; Merged with LookUpTable:l2|LUTY2[76]         ;
; LookUpTable:l1|LUTY[76]                 ; Merged with LookUpTable:l1|LUTY2[76]         ;
; LookUpTable:l4|LUTY[77]                 ; Merged with LookUpTable:l4|LUTY2[77]         ;
; LookUpTable:l3|LUTY[77]                 ; Merged with LookUpTable:l3|LUTY2[77]         ;
; LookUpTable:l2|LUTY[77]                 ; Merged with LookUpTable:l2|LUTY2[77]         ;
; LookUpTable:l1|LUTY[77]                 ; Merged with LookUpTable:l1|LUTY2[77]         ;
; LookUpTable:l4|LUTY[78]                 ; Merged with LookUpTable:l4|LUTY2[78]         ;
; LookUpTable:l3|LUTY[78]                 ; Merged with LookUpTable:l3|LUTY2[78]         ;
; LookUpTable:l2|LUTY[78]                 ; Merged with LookUpTable:l2|LUTY2[78]         ;
; LookUpTable:l1|LUTY[78]                 ; Merged with LookUpTable:l1|LUTY2[78]         ;
; LookUpTable:l4|LUTY[79]                 ; Merged with LookUpTable:l4|LUTY2[79]         ;
; LookUpTable:l3|LUTY[79]                 ; Merged with LookUpTable:l3|LUTY2[79]         ;
; LookUpTable:l2|LUTY[79]                 ; Merged with LookUpTable:l2|LUTY2[79]         ;
; LookUpTable:l1|LUTY[79]                 ; Merged with LookUpTable:l1|LUTY2[79]         ;
; LookUpTable:l4|LUTY[80]                 ; Merged with LookUpTable:l4|LUTY2[80]         ;
; LookUpTable:l3|LUTY[80]                 ; Merged with LookUpTable:l3|LUTY2[80]         ;
; LookUpTable:l2|LUTY[80]                 ; Merged with LookUpTable:l2|LUTY2[80]         ;
; LookUpTable:l1|LUTY[80]                 ; Merged with LookUpTable:l1|LUTY2[80]         ;
; LookUpTable:l4|LUTY[81]                 ; Merged with LookUpTable:l4|LUTY2[81]         ;
; LookUpTable:l3|LUTY[81]                 ; Merged with LookUpTable:l3|LUTY2[81]         ;
; LookUpTable:l2|LUTY[81]                 ; Merged with LookUpTable:l2|LUTY2[81]         ;
; LookUpTable:l1|LUTY[81]                 ; Merged with LookUpTable:l1|LUTY2[81]         ;
; LookUpTable:l4|LUTY[82]                 ; Merged with LookUpTable:l4|LUTY2[82]         ;
; LookUpTable:l3|LUTY[82]                 ; Merged with LookUpTable:l3|LUTY2[82]         ;
; LookUpTable:l2|LUTY[82]                 ; Merged with LookUpTable:l2|LUTY2[82]         ;
; LookUpTable:l1|LUTY[82]                 ; Merged with LookUpTable:l1|LUTY2[82]         ;
; LookUpTable:l4|LUTY[83]                 ; Merged with LookUpTable:l4|LUTY2[83]         ;
; LookUpTable:l3|LUTY[83]                 ; Merged with LookUpTable:l3|LUTY2[83]         ;
; LookUpTable:l2|LUTY[83]                 ; Merged with LookUpTable:l2|LUTY2[83]         ;
; LookUpTable:l1|LUTY[83]                 ; Merged with LookUpTable:l1|LUTY2[83]         ;
; LookUpTable:l4|LUTY[84]                 ; Merged with LookUpTable:l4|LUTY2[84]         ;
; LookUpTable:l3|LUTY[84]                 ; Merged with LookUpTable:l3|LUTY2[84]         ;
; LookUpTable:l2|LUTY[84]                 ; Merged with LookUpTable:l2|LUTY2[84]         ;
; LookUpTable:l1|LUTY[84]                 ; Merged with LookUpTable:l1|LUTY2[84]         ;
; LookUpTable:l4|LUTY[85]                 ; Merged with LookUpTable:l4|LUTY2[85]         ;
; LookUpTable:l3|LUTY[85]                 ; Merged with LookUpTable:l3|LUTY2[85]         ;
; LookUpTable:l2|LUTY[85]                 ; Merged with LookUpTable:l2|LUTY2[85]         ;
; LookUpTable:l1|LUTY[85]                 ; Merged with LookUpTable:l1|LUTY2[85]         ;
; LookUpTable:l4|LUTY[86]                 ; Merged with LookUpTable:l4|LUTY2[86]         ;
; LookUpTable:l3|LUTY[86]                 ; Merged with LookUpTable:l3|LUTY2[86]         ;
; LookUpTable:l2|LUTY[86]                 ; Merged with LookUpTable:l2|LUTY2[86]         ;
; LookUpTable:l1|LUTY[86]                 ; Merged with LookUpTable:l1|LUTY2[86]         ;
; LookUpTable:l4|LUTY[87]                 ; Merged with LookUpTable:l4|LUTY2[87]         ;
; LookUpTable:l3|LUTY[87]                 ; Merged with LookUpTable:l3|LUTY2[87]         ;
; LookUpTable:l2|LUTY[87]                 ; Merged with LookUpTable:l2|LUTY2[87]         ;
; LookUpTable:l1|LUTY[87]                 ; Merged with LookUpTable:l1|LUTY2[87]         ;
; LookUpTable:l4|LUTY[88]                 ; Merged with LookUpTable:l4|LUTY2[88]         ;
; LookUpTable:l3|LUTY[88]                 ; Merged with LookUpTable:l3|LUTY2[88]         ;
; LookUpTable:l2|LUTY[88]                 ; Merged with LookUpTable:l2|LUTY2[88]         ;
; LookUpTable:l1|LUTY[88]                 ; Merged with LookUpTable:l1|LUTY2[88]         ;
; LookUpTable:l4|LUTY[89]                 ; Merged with LookUpTable:l4|LUTY2[89]         ;
; LookUpTable:l3|LUTY[89]                 ; Merged with LookUpTable:l3|LUTY2[89]         ;
; LookUpTable:l2|LUTY[89]                 ; Merged with LookUpTable:l2|LUTY2[89]         ;
; LookUpTable:l1|LUTY[89]                 ; Merged with LookUpTable:l1|LUTY2[89]         ;
; LookUpTable:l4|LUTY[90]                 ; Merged with LookUpTable:l4|LUTY2[90]         ;
; LookUpTable:l3|LUTY[90]                 ; Merged with LookUpTable:l3|LUTY2[90]         ;
; LookUpTable:l2|LUTY[90]                 ; Merged with LookUpTable:l2|LUTY2[90]         ;
; LookUpTable:l1|LUTY[90]                 ; Merged with LookUpTable:l1|LUTY2[90]         ;
; LookUpTable:l4|LUTY[91]                 ; Merged with LookUpTable:l4|LUTY2[91]         ;
; LookUpTable:l3|LUTY[91]                 ; Merged with LookUpTable:l3|LUTY2[91]         ;
; LookUpTable:l2|LUTY[91]                 ; Merged with LookUpTable:l2|LUTY2[91]         ;
; LookUpTable:l1|LUTY[91]                 ; Merged with LookUpTable:l1|LUTY2[91]         ;
; LookUpTable:l4|LUTY[92]                 ; Merged with LookUpTable:l4|LUTY2[92]         ;
; LookUpTable:l3|LUTY[92]                 ; Merged with LookUpTable:l3|LUTY2[92]         ;
; LookUpTable:l2|LUTY[92]                 ; Merged with LookUpTable:l2|LUTY2[92]         ;
; LookUpTable:l1|LUTY[92]                 ; Merged with LookUpTable:l1|LUTY2[92]         ;
; LookUpTable:l4|LUTY[93]                 ; Merged with LookUpTable:l4|LUTY2[93]         ;
; LookUpTable:l3|LUTY[93]                 ; Merged with LookUpTable:l3|LUTY2[93]         ;
; LookUpTable:l2|LUTY[93]                 ; Merged with LookUpTable:l2|LUTY2[93]         ;
; LookUpTable:l1|LUTY[93]                 ; Merged with LookUpTable:l1|LUTY2[93]         ;
; LookUpTable:l4|LUTY[94]                 ; Merged with LookUpTable:l4|LUTY2[94]         ;
; LookUpTable:l3|LUTY[94]                 ; Merged with LookUpTable:l3|LUTY2[94]         ;
; LookUpTable:l2|LUTY[94]                 ; Merged with LookUpTable:l2|LUTY2[94]         ;
; LookUpTable:l1|LUTY[94]                 ; Merged with LookUpTable:l1|LUTY2[94]         ;
; LookUpTable:l4|LUTY[95]                 ; Merged with LookUpTable:l4|LUTY2[95]         ;
; LookUpTable:l3|LUTY[95]                 ; Merged with LookUpTable:l3|LUTY2[95]         ;
; LookUpTable:l2|LUTY[95]                 ; Merged with LookUpTable:l2|LUTY2[95]         ;
; LookUpTable:l1|LUTY[95]                 ; Merged with LookUpTable:l1|LUTY2[95]         ;
; LookUpTable:l4|LUTY[96]                 ; Merged with LookUpTable:l4|LUTY2[96]         ;
; LookUpTable:l3|LUTY[96]                 ; Merged with LookUpTable:l3|LUTY2[96]         ;
; LookUpTable:l2|LUTY[96]                 ; Merged with LookUpTable:l2|LUTY2[96]         ;
; LookUpTable:l1|LUTY[96]                 ; Merged with LookUpTable:l1|LUTY2[96]         ;
; LookUpTable:l4|LUTY[97]                 ; Merged with LookUpTable:l4|LUTY2[97]         ;
; LookUpTable:l3|LUTY[97]                 ; Merged with LookUpTable:l3|LUTY2[97]         ;
; LookUpTable:l2|LUTY[97]                 ; Merged with LookUpTable:l2|LUTY2[97]         ;
; LookUpTable:l1|LUTY[97]                 ; Merged with LookUpTable:l1|LUTY2[97]         ;
; LookUpTable:l4|LUTY[98]                 ; Merged with LookUpTable:l4|LUTY2[98]         ;
; LookUpTable:l3|LUTY[98]                 ; Merged with LookUpTable:l3|LUTY2[98]         ;
; LookUpTable:l2|LUTY[98]                 ; Merged with LookUpTable:l2|LUTY2[98]         ;
; LookUpTable:l1|LUTY[98]                 ; Merged with LookUpTable:l1|LUTY2[98]         ;
; LookUpTable:l4|LUTY[99]                 ; Merged with LookUpTable:l4|LUTY2[99]         ;
; LookUpTable:l3|LUTY[99]                 ; Merged with LookUpTable:l3|LUTY2[99]         ;
; LookUpTable:l2|LUTY[99]                 ; Merged with LookUpTable:l2|LUTY2[99]         ;
; LookUpTable:l1|LUTY[99]                 ; Merged with LookUpTable:l1|LUTY2[99]         ;
; current~2                               ; Lost fanout                                  ;
; current~3                               ; Lost fanout                                  ;
; current~4                               ; Lost fanout                                  ;
; current~5                               ; Lost fanout                                  ;
; current~6                               ; Lost fanout                                  ;
; current~7                               ; Lost fanout                                  ;
; current~8                               ; Lost fanout                                  ;
; current~9                               ; Lost fanout                                  ;
; current~10                              ; Lost fanout                                  ;
; current~11                              ; Lost fanout                                  ;
; tile:t4|current~2                       ; Lost fanout                                  ;
; tile:t4|current~3                       ; Lost fanout                                  ;
; tile:t4|current~4                       ; Lost fanout                                  ;
; tile:t4|current~5                       ; Lost fanout                                  ;
; tile:t3|current~2                       ; Lost fanout                                  ;
; tile:t3|current~3                       ; Lost fanout                                  ;
; tile:t3|current~4                       ; Lost fanout                                  ;
; tile:t3|current~5                       ; Lost fanout                                  ;
; tile:t2|current~2                       ; Lost fanout                                  ;
; tile:t2|current~3                       ; Lost fanout                                  ;
; tile:t2|current~4                       ; Lost fanout                                  ;
; tile:t2|current~5                       ; Lost fanout                                  ;
; tile:t1|current~2                       ; Lost fanout                                  ;
; tile:t1|current~3                       ; Lost fanout                                  ;
; tile:t1|current~4                       ; Lost fanout                                  ;
; tile:t1|current~5                       ; Lost fanout                                  ;
; Total Number of Removed Registers = 488 ;                                              ;
+-----------------------------------------+----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1144  ;
; Number of registers using Synchronous Clear  ; 890   ;
; Number of registers using Synchronous Load   ; 108   ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 483   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |PianoTiles|gameOverCounter[12]                                                                               ;
; 3:1                ; 100 bits  ; 200 LEs       ; 0 LEs                ; 200 LEs                ; Yes        ; |PianoTiles|LookUpTable:l4|LUTY2[50]                                                                          ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |PianoTiles|LookUpTable:l4|LUTY2[9]                                                                           ;
; 3:1                ; 100 bits  ; 200 LEs       ; 0 LEs                ; 200 LEs                ; Yes        ; |PianoTiles|LookUpTable:l3|LUTY2[119]                                                                         ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |PianoTiles|LookUpTable:l3|LUTY2[7]                                                                           ;
; 3:1                ; 100 bits  ; 200 LEs       ; 0 LEs                ; 200 LEs                ; Yes        ; |PianoTiles|LookUpTable:l2|LUTY2[22]                                                                          ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |PianoTiles|LookUpTable:l2|LUTY2[7]                                                                           ;
; 3:1                ; 100 bits  ; 200 LEs       ; 0 LEs                ; 200 LEs                ; Yes        ; |PianoTiles|LookUpTable:l1|LUTY2[88]                                                                          ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |PianoTiles|LookUpTable:l1|LUTY2[1]                                                                           ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |PianoTiles|counter:c1|count[4]                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |PianoTiles|vga_adapter:VGA|vga_controller:controller|yCounter[8]                                             ;
; 3:1                ; 27 bits   ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |PianoTiles|LookUpTable:l4|counterDisable[12]                                                                 ;
; 3:1                ; 27 bits   ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |PianoTiles|LookUpTable:l3|counterDisable[11]                                                                 ;
; 3:1                ; 27 bits   ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |PianoTiles|LookUpTable:l2|counterDisable[15]                                                                 ;
; 3:1                ; 27 bits   ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |PianoTiles|LookUpTable:l1|counterDisable[11]                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |PianoTiles|datapath:d4|value_x[6]                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |PianoTiles|datapath:d4|value_x[7]                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |PianoTiles|datapath:d3|value_x[6]                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |PianoTiles|datapath:d3|value_x[7]                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |PianoTiles|datapath:d2|value_x[5]                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |PianoTiles|datapath:d2|value_x[7]                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |PianoTiles|datapath:d1|value_x[1]                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |PianoTiles|datapath:d1|value_x[5]                                                                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |PianoTiles|counter:c1|offset[25]                                                                             ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |PianoTiles|counter:c1|accelcount[17]                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |PianoTiles|gameOverx[2]                                                                                      ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |PianoTiles|gameOvery[1]                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |PianoTiles|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3|result_node[2] ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |PianoTiles|LookUpTable:l4|LUTY                                                                               ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |PianoTiles|LookUpTable:l3|LUTY                                                                               ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |PianoTiles|LookUpTable:l2|LUTY                                                                               ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |PianoTiles|LookUpTable:l1|LUTY                                                                               ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; No         ; |PianoTiles|y[5]                                                                                              ;
; 6:1                ; 13 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |PianoTiles|current                                                                                           ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |PianoTiles|colour[0]                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for GameOver:g1|altsyncram:altsyncram_component|altsyncram_vfm1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 160x120   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_m6m1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GameOver:g1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                      ;
; WIDTH_A                            ; 3                    ; Signed Integer               ;
; WIDTHAD_A                          ; 15                   ; Signed Integer               ;
; NUMWORDS_A                         ; 19200                ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_vfm1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 2                                           ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                   ;
;     -- WIDTH_A                            ; 3                                           ;
;     -- NUMWORDS_A                         ; 19200                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 3                                           ;
;     -- NUMWORDS_B                         ; 19200                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; GameOver:g1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 3                                           ;
;     -- NUMWORDS_A                         ; 19200                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RandomNumberGenerator:r4"                                                                                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out        ; Output ; Warning  ; Output or bidir port (31 bits) is smaller than the port expression (32 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; out[30..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LookUpTable:l4"                                                                                                                                                                             ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pause         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; pause[-1]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; LUTY2[118..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "datapath:d4"        ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; startx[6..5] ; Input ; Info     ; Stuck at VCC ;
; startx[4..3] ; Input ; Info     ; Stuck at GND ;
; startx[1..0] ; Input ; Info     ; Stuck at GND ;
; startx[7]    ; Input ; Info     ; Stuck at GND ;
; startx[2]    ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RandomNumberGenerator:r3"                                                                                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out        ; Output ; Warning  ; Output or bidir port (31 bits) is smaller than the port expression (32 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; out[30..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LookUpTable:l3"                                                                                                                                                                             ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pause         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; pause[-1]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; LUTY2[118..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "datapath:d3"        ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; startx[2..1] ; Input ; Info     ; Stuck at VCC ;
; startx[5..3] ; Input ; Info     ; Stuck at GND ;
; startx[7]    ; Input ; Info     ; Stuck at GND ;
; startx[6]    ; Input ; Info     ; Stuck at VCC ;
; startx[0]    ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RandomNumberGenerator:r2"                                                                                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out        ; Output ; Warning  ; Output or bidir port (31 bits) is smaller than the port expression (32 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; out[30..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LookUpTable:l2"                                                                                                                                                                             ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pause         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; pause[-1]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; LUTY2[118..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "datapath:d2"        ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; startx[7..6] ; Input ; Info     ; Stuck at GND ;
; startx[2..0] ; Input ; Info     ; Stuck at GND ;
; startx[5]    ; Input ; Info     ; Stuck at VCC ;
; startx[4]    ; Input ; Info     ; Stuck at GND ;
; startx[3]    ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "counter:c1"                                                                                                                                                             ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                               ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RandomNumberGenerator:r1"                                                                                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out        ; Output ; Warning  ; Output or bidir port (31 bits) is smaller than the port expression (32 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; out[30..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LookUpTable:l1"                                                                                                                                                                             ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pause         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; pause[-1]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; LUTY2[118..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "datapath:d1"        ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; startx[7..4] ; Input ; Info     ; Stuck at GND ;
; startx[3]    ; Input ; Info     ; Stuck at VCC ;
; startx[2]    ; Input ; Info     ; Stuck at GND ;
; startx[1]    ; Input ; Info     ; Stuck at VCC ;
; startx[0]    ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GameOver:g1"                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "data[2..1]" will be connected to GND. ;
; data ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; wren ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1144                        ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 28                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 445                         ;
;     SCLR              ; 349                         ;
;     SCLR SLD          ; 76                          ;
;     SLD               ; 32                          ;
;     plain             ; 194                         ;
; arriav_lcell_comb     ; 1144                        ;
;     arith             ; 435                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 405                         ;
;         2 data inputs ; 23                          ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 2                           ;
;         5 data inputs ; 3                           ;
;     extend            ; 121                         ;
;         7 data inputs ; 121                         ;
;     normal            ; 562                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 83                          ;
;         3 data inputs ; 71                          ;
;         4 data inputs ; 160                         ;
;         5 data inputs ; 133                         ;
;         6 data inputs ; 103                         ;
;     shared            ; 26                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 17                          ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 102                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 18                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.43                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Mon Nov 28 01:54:36 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PianoTiles -c PianoTiles
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (12019): Can't analyze file -- file ../Lab7P2/part2/vga_adapter/vga_pll.v is missing
Warning (12019): Can't analyze file -- file ../Lab7P2/part2/vga_adapter/vga_controller.v is missing
Warning (12019): Can't analyze file -- file ../Lab7P2/part2/vga_adapter/vga_address_translator.v is missing
Warning (12019): Can't analyze file -- file ../Lab7P2/part2/vga_adapter/vga_adapter.v is missing
Warning (12019): Can't analyze file -- file ../Lab7P2/part2/vga_adapter.v is missing
Info (12021): Found 7 design units, including 7 entities, in source file pianotiles.v
    Info (12023): Found entity 1: PianoTiles File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 3
    Info (12023): Found entity 2: tile File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 367
    Info (12023): Found entity 3: counter File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 433
    Info (12023): Found entity 4: datapath File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 500
    Info (12023): Found entity 5: RandomNumberGenerator File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 523
    Info (12023): Found entity 6: LookUpTable File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 544
    Info (12023): Found entity 7: hex_decoder File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 701
Info (12021): Found 1 design units, including 1 entities, in source file gameover.v
    Info (12023): Found entity 1: GameOver File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/GameOver.v Line: 40
Critical Warning (10846): Verilog HDL Instantiation warning at PianoTiles.v(218): instance has no name File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 218
Critical Warning (10846): Verilog HDL Instantiation warning at PianoTiles.v(219): instance has no name File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 219
Critical Warning (10846): Verilog HDL Instantiation warning at PianoTiles.v(220): instance has no name File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 220
Critical Warning (10846): Verilog HDL Instantiation warning at PianoTiles.v(221): instance has no name File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 221
Critical Warning (10846): Verilog HDL Instantiation warning at PianoTiles.v(222): instance has no name File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 222
Critical Warning (10846): Verilog HDL Instantiation warning at PianoTiles.v(223): instance has no name File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 223
Info (12127): Elaborating entity "PianoTiles" for the top level hierarchy
Warning (10240): Verilog HDL Always Construct warning at PianoTiles.v(148): inferring latch(es) for variable "x", which holds its previous value in one or more paths through the always construct File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 148
Warning (10240): Verilog HDL Always Construct warning at PianoTiles.v(148): inferring latch(es) for variable "y", which holds its previous value in one or more paths through the always construct File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 148
Warning (10240): Verilog HDL Always Construct warning at PianoTiles.v(148): inferring latch(es) for variable "colour", which holds its previous value in one or more paths through the always construct File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 148
Warning (10240): Verilog HDL Always Construct warning at PianoTiles.v(148): inferring latch(es) for variable "writeEn", which holds its previous value in one or more paths through the always construct File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 148
Warning (10646): Verilog HDL Event Control warning at PianoTiles.v(209): posedge or negedge of vector "FPSTick" depends solely on its least-significant bit File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 209
Info (10264): Verilog HDL Case Statement information at PianoTiles.v(259): all case item expressions in this case statement are onehot File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 259
Warning (10230): Verilog HDL assignment warning at PianoTiles.v(341): truncated value with size 32 to match size of target (15) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 341
Warning (10230): Verilog HDL assignment warning at PianoTiles.v(344): truncated value with size 32 to match size of target (7) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 344
Warning (10230): Verilog HDL assignment warning at PianoTiles.v(347): truncated value with size 32 to match size of target (8) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 347
Warning (10230): Verilog HDL assignment warning at PianoTiles.v(348): truncated value with size 8 to match size of target (7) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 348
Warning (10034): Output port "LEDR[9..1]" at PianoTiles.v(41) has no driver File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 41
Info (10041): Inferred latch for "writeEn" at PianoTiles.v(155) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
Info (10041): Inferred latch for "colour[0]" at PianoTiles.v(155) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
Info (10041): Inferred latch for "colour[1]" at PianoTiles.v(155) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
Info (10041): Inferred latch for "colour[2]" at PianoTiles.v(155) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
Info (10041): Inferred latch for "y[0]" at PianoTiles.v(155) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
Info (10041): Inferred latch for "y[1]" at PianoTiles.v(155) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
Info (10041): Inferred latch for "y[2]" at PianoTiles.v(155) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
Info (10041): Inferred latch for "y[3]" at PianoTiles.v(155) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
Info (10041): Inferred latch for "y[4]" at PianoTiles.v(155) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
Info (10041): Inferred latch for "y[5]" at PianoTiles.v(155) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
Info (10041): Inferred latch for "y[6]" at PianoTiles.v(155) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
Info (10041): Inferred latch for "x[0]" at PianoTiles.v(155) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
Info (10041): Inferred latch for "x[1]" at PianoTiles.v(155) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
Info (10041): Inferred latch for "x[2]" at PianoTiles.v(155) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
Info (10041): Inferred latch for "x[3]" at PianoTiles.v(155) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
Info (10041): Inferred latch for "x[4]" at PianoTiles.v(155) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
Info (10041): Inferred latch for "x[5]" at PianoTiles.v(155) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
Info (10041): Inferred latch for "x[6]" at PianoTiles.v(155) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
Info (10041): Inferred latch for "x[7]" at PianoTiles.v(155) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
Warning (12125): Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_adapter File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/vga_adapter.v Line: 78
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 81
Warning (12125): Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/vga_address_translator.v Line: 4
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf
    Info (12023): Found entity 1: altsyncram_m6m1 File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/db/altsyncram_m6m1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_m6m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/db/decode_7la.tdf Line: 23
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2" File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/db/altsyncram_m6m1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/db/decode_01a.tdf Line: 23
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b" File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/db/altsyncram_m6m1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf
    Info (12023): Found entity 1: mux_ifb File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/db/mux_ifb.tdf Line: 23
Info (12128): Elaborating entity "mux_ifb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3" File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/db/altsyncram_m6m1.tdf Line: 50
Warning (12125): Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_pll File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/vga_pll.v Line: 36
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/db/altpll_80u.tdf Line: 26
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Warning (12125): Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_controller File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/vga_controller.v Line: 9
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/vga_adapter.v Line: 252
Info (12128): Elaborating entity "GameOver" for hierarchy "GameOver:g1" File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 91
Info (12128): Elaborating entity "altsyncram" for hierarchy "GameOver:g1|altsyncram:altsyncram_component" File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/GameOver.v Line: 86
Info (12130): Elaborated megafunction instantiation "GameOver:g1|altsyncram:altsyncram_component" File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/GameOver.v Line: 86
Info (12133): Instantiated megafunction "GameOver:g1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/GameOver.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vfm1.tdf
    Info (12023): Found entity 1: altsyncram_vfm1 File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/db/altsyncram_vfm1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_vfm1" for hierarchy "GameOver:g1|altsyncram:altsyncram_component|altsyncram_vfm1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "tile" for hierarchy "tile:t1" File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 97
Warning (10230): Verilog HDL assignment warning at PianoTiles.v(418): truncated value with size 32 to match size of target (5) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 418
Warning (10230): Verilog HDL assignment warning at PianoTiles.v(419): truncated value with size 32 to match size of target (7) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 419
Info (10264): Verilog HDL Case Statement information at PianoTiles.v(413): all case item expressions in this case statement are onehot File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 413
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:d1" File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 98
Warning (10230): Verilog HDL assignment warning at PianoTiles.v(511): truncated value with size 32 to match size of target (8) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 511
Info (12128): Elaborating entity "LookUpTable" for hierarchy "LookUpTable:l1" File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 99
Warning (10230): Verilog HDL assignment warning at PianoTiles.v(558): truncated value with size 32 to match size of target (27) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 558
Warning (10230): Verilog HDL assignment warning at PianoTiles.v(618): truncated value with size 5 to match size of target (1) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 618
Info (12128): Elaborating entity "RandomNumberGenerator" for hierarchy "RandomNumberGenerator:r1" File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 100
Warning (10230): Verilog HDL assignment warning at PianoTiles.v(538): truncated value with size 32 to match size of target (31) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 538
Warning (10230): Verilog HDL assignment warning at PianoTiles.v(540): truncated value with size 32 to match size of target (31) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 540
Info (12128): Elaborating entity "counter" for hierarchy "counter:c1" File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 102
Warning (10230): Verilog HDL assignment warning at PianoTiles.v(451): truncated value with size 32 to match size of target (30) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 451
Warning (10230): Verilog HDL assignment warning at PianoTiles.v(465): truncated value with size 32 to match size of target (30) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 465
Warning (10646): Verilog HDL Event Control warning at PianoTiles.v(468): posedge or negedge of vector "accelcount" depends solely on its least-significant bit File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 468
Warning (10230): Verilog HDL assignment warning at PianoTiles.v(482): truncated value with size 32 to match size of target (30) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 482
Warning (10646): Verilog HDL Event Control warning at PianoTiles.v(491): posedge or negedge of vector "offset" depends solely on its least-significant bit File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 491
Warning (10230): Verilog HDL assignment warning at PianoTiles.v(496): truncated value with size 32 to match size of target (30) File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 496
Info (12128): Elaborating entity "hex_decoder" for hierarchy "hex_decoder:comb_303" File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 218
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch writeEn has unsafe behavior File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selectColumn[2] File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 256
Warning (13012): Latch x[7] has unsafe behavior File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selectColumn[0] File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 256
Warning (13012): Latch x[5] has unsafe behavior File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selectColumn[0] File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 256
Warning (13012): Latch x[6] has unsafe behavior File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selectColumn[0] File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 256
Warning (13012): Latch y[3] has unsafe behavior File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selectColumn[0] File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 256
Warning (13012): Latch y[4] has unsafe behavior File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selectColumn[0] File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 256
Warning (13012): Latch y[5] has unsafe behavior File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selectColumn[0] File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 256
Warning (13012): Latch y[6] has unsafe behavior File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selectColumn[0] File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 256
Warning (13012): Latch colour[2] has unsafe behavior File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selectColumn[2] File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 256
Warning (13012): Latch x[0] has unsafe behavior File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selectColumn[0] File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 256
Warning (13012): Latch x[1] has unsafe behavior File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selectColumn[0] File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 256
Warning (13012): Latch x[2] has unsafe behavior File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selectColumn[0] File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 256
Warning (13012): Latch x[3] has unsafe behavior File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selectColumn[0] File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 256
Warning (13012): Latch x[4] has unsafe behavior File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selectColumn[0] File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 256
Warning (13012): Latch colour[1] has unsafe behavior File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selectColumn[2] File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 256
Warning (13012): Latch colour[0] has unsafe behavior File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selectColumn[2] File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 256
Warning (13012): Latch y[0] has unsafe behavior File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selectColumn[0] File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 256
Warning (13012): Latch y[1] has unsafe behavior File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selectColumn[0] File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 256
Warning (13012): Latch y[2] has unsafe behavior File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selectColumn[0] File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 256
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 41
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 41
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 41
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 41
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 41
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 41
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 41
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 41
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 41
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 36
Info (286030): Timing-Driven Synthesis is running
Info (17049): 26 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/output_files/PianoTiles.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/db/altpll_80u.tdf Line: 34
    Info: Must be connected
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 29
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 29
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 29
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 29
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 29
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 29
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 29
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v Line: 29
Info (21057): Implemented 1844 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 87 output pins
    Info (21061): Implemented 1721 logic cells
    Info (21064): Implemented 18 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings
    Info: Peak virtual memory: 963 megabytes
    Info: Processing ended: Mon Nov 28 01:54:52 2016
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/output_files/PianoTiles.map.smsg.


