// Seed: 3852443102
module module_0 (
    input wire id_0,
    input wor id_1,
    input wand id_2,
    input tri0 id_3,
    input supply0 id_4,
    output uwire id_5,
    output wire id_6
);
  if (1) begin : LABEL_0
    assign id_6 = id_0;
  end
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output uwire id_2,
    output wor id_3,
    input tri1 id_4,
    output logic id_5
);
  wire id_7;
  always @(posedge 1) id_5 = {id_0{id_0}} < 1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_4,
      id_0,
      id_1,
      id_3,
      id_2
  );
  assign modCall_1.id_1 = 0;
  assign id_7 = id_1;
endmodule
