irun: 15.20-s038: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	irun	15.20-s038: Started on Oct 22, 2018 at 05:10:08 BST
irun
	-Q
	-unbuffered
	-timescale 1ns/1ns
	-sysv
	-access +rw
	design.sv
	testbench.sv
	Top level design units:
		count
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
    .c_out(c_out)
               |
ncelab: *W,CUVMPW (./testbench.sv,25|15): port sizes differ in port connection (1/8).
Loading snapshot worklib.count:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
ncsim> source /incisiv/15.20/tools/inca/files/ncsimrc
ncsim> run
Simulation complete via $finish(1) at time 5 US + 0
./testbench.sv:50     $finish;
ncsim> exit
TOOL:	irun	15.20-s038: Exiting on Oct 22, 2018 at 05:10:09 BST  (total: 00:00:01)
