Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Wed Nov 13 22:08:46 2024
| Host         : DESKTOP-GTUF0U5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab_6_top_level_timing_summary_routed.rpt -pb lab_6_top_level_timing_summary_routed.pb -rpx lab_6_top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : lab_6_top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  40          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.953        0.000                      0                 1122        0.084        0.000                      0                 1122        4.020        0.000                       0                   567  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.953        0.000                      0                 1122        0.084        0.000                      0                 1122        4.020        0.000                       0                   567  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 ADC_COMBINED/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_193/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 1.328ns (23.276%)  route 4.377ns (76.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.534     5.055    ADC_COMBINED/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_COMBINED/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  ADC_COMBINED/XADC_INST/inst/DRDY
                         net (fo=2, routed)           0.923     7.181    ADC_COMBINED/AVERAGER/drdy_out
    SLICE_X28Y78         LUT2 (Prop_lut2_I0_O)        0.124     7.305 r  ADC_COMBINED/AVERAGER/sum[23]_i_1/O
                         net (fo=454, routed)         3.455    10.760    ADC_COMBINED/AVERAGER/ready_pulse
    SLICE_X44Y71         FDRE                                         r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_193/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.426    14.767    ADC_COMBINED/AVERAGER/clk_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_193/C
                         clock pessimism              0.187    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X44Y71         FDRE (Setup_fdre_C_CE)      -0.205    14.713    ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_193
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                         -10.760    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 ADC_COMBINED/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_194/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 1.328ns (23.276%)  route 4.377ns (76.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.534     5.055    ADC_COMBINED/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_COMBINED/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  ADC_COMBINED/XADC_INST/inst/DRDY
                         net (fo=2, routed)           0.923     7.181    ADC_COMBINED/AVERAGER/drdy_out
    SLICE_X28Y78         LUT2 (Prop_lut2_I0_O)        0.124     7.305 r  ADC_COMBINED/AVERAGER/sum[23]_i_1/O
                         net (fo=454, routed)         3.455    10.760    ADC_COMBINED/AVERAGER/ready_pulse
    SLICE_X44Y71         FDRE                                         r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_194/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.426    14.767    ADC_COMBINED/AVERAGER/clk_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_194/C
                         clock pessimism              0.187    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X44Y71         FDRE (Setup_fdre_C_CE)      -0.205    14.713    ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_194
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                         -10.760    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 ADC_COMBINED/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_195/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 1.328ns (23.276%)  route 4.377ns (76.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.534     5.055    ADC_COMBINED/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_COMBINED/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  ADC_COMBINED/XADC_INST/inst/DRDY
                         net (fo=2, routed)           0.923     7.181    ADC_COMBINED/AVERAGER/drdy_out
    SLICE_X28Y78         LUT2 (Prop_lut2_I0_O)        0.124     7.305 r  ADC_COMBINED/AVERAGER/sum[23]_i_1/O
                         net (fo=454, routed)         3.455    10.760    ADC_COMBINED/AVERAGER/ready_pulse
    SLICE_X44Y71         FDRE                                         r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_195/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.426    14.767    ADC_COMBINED/AVERAGER/clk_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_195/C
                         clock pessimism              0.187    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X44Y71         FDRE (Setup_fdre_C_CE)      -0.205    14.713    ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_195
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                         -10.760    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 ADC_COMBINED/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_196/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 1.328ns (23.276%)  route 4.377ns (76.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.534     5.055    ADC_COMBINED/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_COMBINED/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  ADC_COMBINED/XADC_INST/inst/DRDY
                         net (fo=2, routed)           0.923     7.181    ADC_COMBINED/AVERAGER/drdy_out
    SLICE_X28Y78         LUT2 (Prop_lut2_I0_O)        0.124     7.305 r  ADC_COMBINED/AVERAGER/sum[23]_i_1/O
                         net (fo=454, routed)         3.455    10.760    ADC_COMBINED/AVERAGER/ready_pulse
    SLICE_X44Y71         FDRE                                         r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_196/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.426    14.767    ADC_COMBINED/AVERAGER/clk_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_196/C
                         clock pessimism              0.187    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X44Y71         FDRE (Setup_fdre_C_CE)      -0.205    14.713    ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_196
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                         -10.760    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             4.014ns  (required time - arrival time)
  Source:                 ADC_COMBINED/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_COMBINED/scaled_adc_data_temp_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 2.803ns (51.255%)  route 2.666ns (48.745%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.534     5.055    ADC_COMBINED/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_COMBINED/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      1.214     6.269 r  ADC_COMBINED/XADC_INST/inst/DO[7]
                         net (fo=4, routed)           1.093     7.362    ADC_COMBINED/AVERAGER/do_out[7]
    SLICE_X29Y73         LUT3 (Prop_lut3_I0_O)        0.149     7.511 r  ADC_COMBINED/AVERAGER/sum0_carry__1_i_4/O
                         net (fo=2, routed)           0.817     8.328    ADC_COMBINED/AVERAGER/sum0_carry__1_i_4_n_0
    SLICE_X29Y74         LUT4 (Prop_lut4_I3_O)        0.332     8.660 r  ADC_COMBINED/AVERAGER/sum0_carry__1_i_8/O
                         net (fo=1, routed)           0.000     8.660    ADC_COMBINED/AVERAGER/sum0_carry__1_i_8_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.192 r  ADC_COMBINED/AVERAGER/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.201    ADC_COMBINED/AVERAGER/sum0_carry__1_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.315 r  ADC_COMBINED/AVERAGER/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.315    ADC_COMBINED/AVERAGER/sum0_carry__2_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.429 r  ADC_COMBINED/AVERAGER/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.429    ADC_COMBINED/AVERAGER/sum0_carry__3_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.777 r  ADC_COMBINED/AVERAGER/sum0_carry__4/O[1]
                         net (fo=2, routed)           0.747    10.524    ADC_COMBINED/AVERAGER_n_2
    DSP48_X0Y30          DSP48E1                                      r  ADC_COMBINED/scaled_adc_data_temp_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.515    14.856    ADC_COMBINED/clk_IBUF_BUFG
    DSP48_X0Y30          DSP48E1                                      r  ADC_COMBINED/scaled_adc_data_temp_reg/CLK
                         clock pessimism              0.258    15.114    
                         clock uncertainty           -0.035    15.079    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.541    14.538    ADC_COMBINED/scaled_adc_data_temp_reg
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -10.524    
  -------------------------------------------------------------------
                         slack                                  4.014    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 ADC_COMBINED/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_COMBINED/scaled_adc_data_temp_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 2.784ns (51.195%)  route 2.654ns (48.805%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.534     5.055    ADC_COMBINED/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_COMBINED/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      1.214     6.269 r  ADC_COMBINED/XADC_INST/inst/DO[7]
                         net (fo=4, routed)           1.093     7.362    ADC_COMBINED/AVERAGER/do_out[7]
    SLICE_X29Y73         LUT3 (Prop_lut3_I0_O)        0.149     7.511 r  ADC_COMBINED/AVERAGER/sum0_carry__1_i_4/O
                         net (fo=2, routed)           0.817     8.328    ADC_COMBINED/AVERAGER/sum0_carry__1_i_4_n_0
    SLICE_X29Y74         LUT4 (Prop_lut4_I3_O)        0.332     8.660 r  ADC_COMBINED/AVERAGER/sum0_carry__1_i_8/O
                         net (fo=1, routed)           0.000     8.660    ADC_COMBINED/AVERAGER/sum0_carry__1_i_8_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.192 r  ADC_COMBINED/AVERAGER/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.201    ADC_COMBINED/AVERAGER/sum0_carry__1_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.315 r  ADC_COMBINED/AVERAGER/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.315    ADC_COMBINED/AVERAGER/sum0_carry__2_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.429 r  ADC_COMBINED/AVERAGER/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.429    ADC_COMBINED/AVERAGER/sum0_carry__3_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.758 r  ADC_COMBINED/AVERAGER/sum0_carry__4/O[3]
                         net (fo=2, routed)           0.735    10.493    ADC_COMBINED/AVERAGER_n_0
    DSP48_X0Y30          DSP48E1                                      r  ADC_COMBINED/scaled_adc_data_temp_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.515    14.856    ADC_COMBINED/clk_IBUF_BUFG
    DSP48_X0Y30          DSP48E1                                      r  ADC_COMBINED/scaled_adc_data_temp_reg/CLK
                         clock pessimism              0.258    15.114    
                         clock uncertainty           -0.035    15.079    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.544    14.535    ADC_COMBINED/scaled_adc_data_temp_reg
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.084ns  (required time - arrival time)
  Source:                 ADC_COMBINED/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_COMBINED/scaled_adc_data_temp_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 2.576ns (47.674%)  route 2.827ns (52.326%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.534     5.055    ADC_COMBINED/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_COMBINED/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      1.214     6.269 r  ADC_COMBINED/XADC_INST/inst/DO[7]
                         net (fo=4, routed)           1.093     7.362    ADC_COMBINED/AVERAGER/do_out[7]
    SLICE_X29Y73         LUT3 (Prop_lut3_I0_O)        0.149     7.511 r  ADC_COMBINED/AVERAGER/sum0_carry__1_i_4/O
                         net (fo=2, routed)           0.817     8.328    ADC_COMBINED/AVERAGER/sum0_carry__1_i_4_n_0
    SLICE_X29Y74         LUT4 (Prop_lut4_I3_O)        0.332     8.660 r  ADC_COMBINED/AVERAGER/sum0_carry__1_i_8/O
                         net (fo=1, routed)           0.000     8.660    ADC_COMBINED/AVERAGER/sum0_carry__1_i_8_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.192 r  ADC_COMBINED/AVERAGER/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.201    ADC_COMBINED/AVERAGER/sum0_carry__1_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.315 r  ADC_COMBINED/AVERAGER/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.315    ADC_COMBINED/AVERAGER/sum0_carry__2_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.550 r  ADC_COMBINED/AVERAGER/sum0_carry__3/O[0]
                         net (fo=2, routed)           0.908    10.458    ADC_COMBINED/AVERAGER_n_7
    DSP48_X0Y30          DSP48E1                                      r  ADC_COMBINED/scaled_adc_data_temp_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.515    14.856    ADC_COMBINED/clk_IBUF_BUFG
    DSP48_X0Y30          DSP48E1                                      r  ADC_COMBINED/scaled_adc_data_temp_reg/CLK
                         clock pessimism              0.258    15.114    
                         clock uncertainty           -0.035    15.079    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.537    14.542    ADC_COMBINED/scaled_adc_data_temp_reg
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  4.084    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 ADC_COMBINED/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_179/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 1.328ns (23.862%)  route 4.237ns (76.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.534     5.055    ADC_COMBINED/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_COMBINED/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  ADC_COMBINED/XADC_INST/inst/DRDY
                         net (fo=2, routed)           0.923     7.181    ADC_COMBINED/AVERAGER/drdy_out
    SLICE_X28Y78         LUT2 (Prop_lut2_I0_O)        0.124     7.305 r  ADC_COMBINED/AVERAGER/sum[23]_i_1/O
                         net (fo=454, routed)         3.315    10.620    ADC_COMBINED/AVERAGER/ready_pulse
    SLICE_X43Y72         FDRE                                         r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_179/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.423    14.764    ADC_COMBINED/AVERAGER/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_179/C
                         clock pessimism              0.187    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X43Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.710    ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_179
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -10.620    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 ADC_COMBINED/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_220/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 1.328ns (23.862%)  route 4.237ns (76.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.534     5.055    ADC_COMBINED/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_COMBINED/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  ADC_COMBINED/XADC_INST/inst/DRDY
                         net (fo=2, routed)           0.923     7.181    ADC_COMBINED/AVERAGER/drdy_out
    SLICE_X28Y78         LUT2 (Prop_lut2_I0_O)        0.124     7.305 r  ADC_COMBINED/AVERAGER/sum[23]_i_1/O
                         net (fo=454, routed)         3.315    10.620    ADC_COMBINED/AVERAGER/ready_pulse
    SLICE_X43Y72         FDRE                                         r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_220/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.423    14.764    ADC_COMBINED/AVERAGER/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_220/C
                         clock pessimism              0.187    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X43Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.710    ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_220
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -10.620    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 ADC_COMBINED/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_226/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 1.328ns (23.862%)  route 4.237ns (76.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.534     5.055    ADC_COMBINED/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_COMBINED/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  ADC_COMBINED/XADC_INST/inst/DRDY
                         net (fo=2, routed)           0.923     7.181    ADC_COMBINED/AVERAGER/drdy_out
    SLICE_X28Y78         LUT2 (Prop_lut2_I0_O)        0.124     7.305 r  ADC_COMBINED/AVERAGER/sum[23]_i_1/O
                         net (fo=454, routed)         3.315    10.620    ADC_COMBINED/AVERAGER/ready_pulse
    SLICE_X43Y72         FDRE                                         r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_226/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.423    14.764    ADC_COMBINED/AVERAGER/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_226/C
                         clock pessimism              0.187    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X43Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.710    ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_226
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -10.620    
  -------------------------------------------------------------------
                         slack                                  4.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 BIN2BCD/scratch_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN2BCD/bcd_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.443%)  route 0.233ns (64.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.548     1.431    BIN2BCD/CLK
    SLICE_X36Y74         FDRE                                         r  BIN2BCD/scratch_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.128     1.559 r  BIN2BCD/scratch_reg[18]/Q
                         net (fo=5, routed)           0.233     1.792    BIN2BCD/scratch_reg_n_0_[18]
    SLICE_X33Y74         FDRE                                         r  BIN2BCD/bcd_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.813     1.941    BIN2BCD/CLK
    SLICE_X33Y74         FDRE                                         r  BIN2BCD/bcd_out_reg[2]/C
                         clock pessimism             -0.249     1.692    
    SLICE_X33Y74         FDRE (Hold_fdre_C_D)         0.016     1.708    BIN2BCD/bcd_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 BIN2BCD/scratch_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN2BCD/bcd_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.482%)  route 0.280ns (66.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.548     1.431    BIN2BCD/CLK
    SLICE_X36Y74         FDRE                                         r  BIN2BCD/scratch_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  BIN2BCD/scratch_reg[19]/Q
                         net (fo=5, routed)           0.280     1.852    BIN2BCD/scratch_reg_n_0_[19]
    SLICE_X33Y75         FDRE                                         r  BIN2BCD/bcd_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.813     1.941    BIN2BCD/CLK
    SLICE_X33Y75         FDRE                                         r  BIN2BCD/bcd_out_reg[3]/C
                         clock pessimism             -0.249     1.692    
    SLICE_X33Y75         FDRE (Hold_fdre_C_D)         0.047     1.739    BIN2BCD/bcd_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_253/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_COMBINED/AVERAGER/REG_ARRAY_reg[256][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.189ns (38.498%)  route 0.302ns (61.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.553     1.436    ADC_COMBINED/AVERAGER/clk_IBUF_BUFG
    SLICE_X36Y69         FDRE                                         r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_253/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_253/Q
                         net (fo=16, routed)          0.302     1.879    ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_253_n_0
    SLICE_X29Y70         LUT2 (Prop_lut2_I1_O)        0.048     1.927 r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg_gate__9/O
                         net (fo=1, routed)           0.000     1.927    ADC_COMBINED/AVERAGER/REG_ARRAY_reg_gate__9_n_0
    SLICE_X29Y70         FDRE                                         r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg[256][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.820     1.947    ADC_COMBINED/AVERAGER/clk_IBUF_BUFG
    SLICE_X29Y70         FDRE                                         r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg[256][5]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X29Y70         FDRE (Hold_fdre_C_D)         0.107     1.805    ADC_COMBINED/AVERAGER/REG_ARRAY_reg[256][5]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_253/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_COMBINED/AVERAGER/REG_ARRAY_reg[256][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.190ns (38.544%)  route 0.303ns (61.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.553     1.436    ADC_COMBINED/AVERAGER/clk_IBUF_BUFG
    SLICE_X36Y69         FDRE                                         r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_253/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_253/Q
                         net (fo=16, routed)          0.303     1.880    ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_253_n_0
    SLICE_X29Y70         LUT2 (Prop_lut2_I1_O)        0.049     1.929 r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg_gate__11/O
                         net (fo=1, routed)           0.000     1.929    ADC_COMBINED/AVERAGER/REG_ARRAY_reg_gate__11_n_0
    SLICE_X29Y70         FDRE                                         r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg[256][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.820     1.947    ADC_COMBINED/AVERAGER/clk_IBUF_BUFG
    SLICE_X29Y70         FDRE                                         r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg[256][3]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X29Y70         FDRE (Hold_fdre_C_D)         0.107     1.805    ADC_COMBINED/AVERAGER/REG_ARRAY_reg[256][3]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 BIN2BCD/scratch_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN2BCD/bcd_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.376%)  route 0.295ns (67.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.548     1.431    BIN2BCD/CLK
    SLICE_X36Y74         FDRE                                         r  BIN2BCD/scratch_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  BIN2BCD/scratch_reg[17]/Q
                         net (fo=5, routed)           0.295     1.867    BIN2BCD/scratch_reg_n_0_[17]
    SLICE_X33Y75         FDRE                                         r  BIN2BCD/bcd_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.813     1.941    BIN2BCD/CLK
    SLICE_X33Y75         FDRE                                         r  BIN2BCD/bcd_out_reg[1]/C
                         clock pessimism             -0.249     1.692    
    SLICE_X33Y75         FDRE (Hold_fdre_C_D)         0.046     1.738    BIN2BCD/bcd_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ADC_COMBINED/scaled_adc_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN2BCD/scratch_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.209ns (43.602%)  route 0.270ns (56.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.554     1.437    ADC_COMBINED/clk_IBUF_BUFG
    SLICE_X14Y77         FDRE                                         r  ADC_COMBINED/scaled_adc_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  ADC_COMBINED/scaled_adc_data_reg[11]/Q
                         net (fo=3, routed)           0.270     1.872    BIN2BCD/scaled_adc_data[11]
    SLICE_X37Y76         LUT3 (Prop_lut3_I2_O)        0.045     1.917 r  BIN2BCD/scratch[11]_i_1/O
                         net (fo=1, routed)           0.000     1.917    BIN2BCD/next_scratch[11]
    SLICE_X37Y76         FDRE                                         r  BIN2BCD/scratch_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.814     1.942    BIN2BCD/CLK
    SLICE_X37Y76         FDRE                                         r  BIN2BCD/scratch_reg[11]/C
                         clock pessimism             -0.249     1.693    
    SLICE_X37Y76         FDRE (Hold_fdre_C_D)         0.092     1.785    BIN2BCD/scratch_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_253/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_COMBINED/AVERAGER/REG_ARRAY_reg[256][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.042%)  route 0.303ns (61.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.553     1.436    ADC_COMBINED/AVERAGER/clk_IBUF_BUFG
    SLICE_X36Y69         FDRE                                         r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_253/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_253/Q
                         net (fo=16, routed)          0.303     1.880    ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_253_n_0
    SLICE_X29Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.925 r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg_gate__12/O
                         net (fo=1, routed)           0.000     1.925    ADC_COMBINED/AVERAGER/REG_ARRAY_reg_gate__12_n_0
    SLICE_X29Y70         FDRE                                         r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg[256][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.820     1.947    ADC_COMBINED/AVERAGER/clk_IBUF_BUFG
    SLICE_X29Y70         FDRE                                         r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg[256][2]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X29Y70         FDRE (Hold_fdre_C_D)         0.092     1.790    ADC_COMBINED/AVERAGER/REG_ARRAY_reg[256][2]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_253/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_COMBINED/AVERAGER/REG_ARRAY_reg[256][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.119%)  route 0.302ns (61.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.553     1.436    ADC_COMBINED/AVERAGER/clk_IBUF_BUFG
    SLICE_X36Y69         FDRE                                         r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_253/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_253/Q
                         net (fo=16, routed)          0.302     1.879    ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_253_n_0
    SLICE_X29Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.924 r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg_gate__10/O
                         net (fo=1, routed)           0.000     1.924    ADC_COMBINED/AVERAGER/REG_ARRAY_reg_gate__10_n_0
    SLICE_X29Y70         FDRE                                         r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg[256][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.820     1.947    ADC_COMBINED/AVERAGER/clk_IBUF_BUFG
    SLICE_X29Y70         FDRE                                         r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg[256][4]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X29Y70         FDRE (Hold_fdre_C_D)         0.091     1.789    ADC_COMBINED/AVERAGER/REG_ARRAY_reg[256][4]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 BIN2BCD/scratch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN2BCD/scratch_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.209ns (42.610%)  route 0.281ns (57.390%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.548     1.431    BIN2BCD/CLK
    SLICE_X38Y75         FDRE                                         r  BIN2BCD/scratch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.164     1.595 r  BIN2BCD/scratch_reg[0]/Q
                         net (fo=1, routed)           0.281     1.877    BIN2BCD/scratch_reg_n_0_[0]
    SLICE_X28Y75         LUT3 (Prop_lut3_I0_O)        0.045     1.922 r  BIN2BCD/scratch[1]_i_1/O
                         net (fo=1, routed)           0.000     1.922    BIN2BCD/next_scratch[1]
    SLICE_X28Y75         FDRE                                         r  BIN2BCD/scratch_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.815     1.942    BIN2BCD/CLK
    SLICE_X28Y75         FDRE                                         r  BIN2BCD/scratch_reg[1]/C
                         clock pessimism             -0.249     1.693    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.091     1.784    BIN2BCD/scratch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_36/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_37/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.128ns (30.090%)  route 0.297ns (69.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.550     1.433    ADC_COMBINED/AVERAGER/clk_IBUF_BUFG
    SLICE_X35Y78         FDRE                                         r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_36/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.128     1.561 r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_36/Q
                         net (fo=1, routed)           0.297     1.859    ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_36_n_0
    SLICE_X36Y78         FDRE                                         r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_37/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.817     1.945    ADC_COMBINED/AVERAGER/clk_IBUF_BUFG
    SLICE_X36Y78         FDRE                                         r  ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_37/C
                         clock pessimism             -0.249     1.696    
    SLICE_X36Y78         FDRE (Hold_fdre_C_D)         0.017     1.713    ADC_COMBINED/AVERAGER/REG_ARRAY_reg_r_37
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0      ADC_COMBINED/XADC_INST/inst/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y30    ADC_COMBINED/scaled_adc_data_temp_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y78   ADC_COMBINED/ready_r_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y79   ADC_COMBINED/scaled_adc_data_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y77   ADC_COMBINED/scaled_adc_data_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y77   ADC_COMBINED/scaled_adc_data_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y75   ADC_COMBINED/scaled_adc_data_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y75   ADC_COMBINED/scaled_adc_data_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y75   ADC_COMBINED/scaled_adc_data_reg[3]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y65   ADC_COMBINED/AVERAGER/REG_ARRAY_reg[128][0]_srl32___ADC_COMBINED_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y65   ADC_COMBINED/AVERAGER/REG_ARRAY_reg[128][0]_srl32___ADC_COMBINED_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y76   ADC_COMBINED/AVERAGER/REG_ARRAY_reg[128][10]_srl32___ADC_COMBINED_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y76   ADC_COMBINED/AVERAGER/REG_ARRAY_reg[128][10]_srl32___ADC_COMBINED_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y74   ADC_COMBINED/AVERAGER/REG_ARRAY_reg[128][11]_srl32___ADC_COMBINED_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y74   ADC_COMBINED/AVERAGER/REG_ARRAY_reg[128][11]_srl32___ADC_COMBINED_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y80   ADC_COMBINED/AVERAGER/REG_ARRAY_reg[128][12]_srl32___ADC_COMBINED_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y80   ADC_COMBINED/AVERAGER/REG_ARRAY_reg[128][12]_srl32___ADC_COMBINED_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y76   ADC_COMBINED/AVERAGER/REG_ARRAY_reg[128][13]_srl32___ADC_COMBINED_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y76   ADC_COMBINED/AVERAGER/REG_ARRAY_reg[128][13]_srl32___ADC_COMBINED_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y65   ADC_COMBINED/AVERAGER/REG_ARRAY_reg[128][0]_srl32___ADC_COMBINED_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y65   ADC_COMBINED/AVERAGER/REG_ARRAY_reg[128][0]_srl32___ADC_COMBINED_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y76   ADC_COMBINED/AVERAGER/REG_ARRAY_reg[128][10]_srl32___ADC_COMBINED_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y76   ADC_COMBINED/AVERAGER/REG_ARRAY_reg[128][10]_srl32___ADC_COMBINED_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y74   ADC_COMBINED/AVERAGER/REG_ARRAY_reg[128][11]_srl32___ADC_COMBINED_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y74   ADC_COMBINED/AVERAGER/REG_ARRAY_reg[128][11]_srl32___ADC_COMBINED_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y80   ADC_COMBINED/AVERAGER/REG_ARRAY_reg[128][12]_srl32___ADC_COMBINED_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y80   ADC_COMBINED/AVERAGER/REG_ARRAY_reg[128][12]_srl32___ADC_COMBINED_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y76   ADC_COMBINED/AVERAGER/REG_ARRAY_reg[128][13]_srl32___ADC_COMBINED_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y76   ADC_COMBINED/AVERAGER/REG_ARRAY_reg[128][13]_srl32___ADC_COMBINED_AVERAGER_REG_ARRAY_reg_r_126/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.804ns  (logic 5.716ns (32.107%)  route 12.087ns (67.893%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=14, routed)          4.813     6.266    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/bin_bcd_select_IBUF[0]
    SLICE_X37Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.390 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_18/O
                         net (fo=4, routed)           0.966     7.356    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[3]_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.480 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.500     7.980    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_8_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.104 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.318     9.422    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_2_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I0_O)        0.153     9.575 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.491    14.065    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.738    17.804 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    17.804    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.682ns  (logic 5.710ns (32.294%)  route 11.972ns (67.706%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=14, routed)          4.813     6.266    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/bin_bcd_select_IBUF[0]
    SLICE_X37Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.390 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_18/O
                         net (fo=4, routed)           1.138     7.528    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[3]_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.652 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_11/O
                         net (fo=2, routed)           0.584     8.235    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_11_n_0
    SLICE_X37Y74         LUT5 (Prop_lut5_I0_O)        0.124     8.359 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CB_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.144     9.503    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CB_OBUF_inst_i_3_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I3_O)        0.146     9.649 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.293    13.943    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.740    17.682 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    17.682    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.345ns  (logic 5.453ns (31.439%)  route 11.892ns (68.561%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=14, routed)          4.813     6.266    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/bin_bcd_select_IBUF[0]
    SLICE_X37Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.390 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_18/O
                         net (fo=4, routed)           0.966     7.356    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[3]_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.480 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.500     7.980    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_8_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.104 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.318     9.422    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_2_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I4_O)        0.124     9.546 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.295    13.841    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.504    17.345 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    17.345    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.277ns  (logic 5.469ns (31.654%)  route 11.808ns (68.346%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=14, routed)          4.813     6.266    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/bin_bcd_select_IBUF[0]
    SLICE_X37Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.390 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_18/O
                         net (fo=4, routed)           1.138     7.528    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[3]_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.652 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_11/O
                         net (fo=2, routed)           0.584     8.235    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_11_n_0
    SLICE_X37Y74         LUT5 (Prop_lut5_I0_O)        0.124     8.359 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CB_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.136     9.495    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CB_OBUF_inst_i_3_n_0
    SLICE_X38Y72         LUT4 (Prop_lut4_I2_O)        0.124     9.619 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.137    13.757    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520    17.277 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    17.277    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.225ns  (logic 5.478ns (31.802%)  route 11.747ns (68.198%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=14, routed)          4.813     6.266    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/bin_bcd_select_IBUF[0]
    SLICE_X37Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.390 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_18/O
                         net (fo=4, routed)           1.138     7.528    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[3]_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.652 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_11/O
                         net (fo=2, routed)           0.584     8.235    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_11_n_0
    SLICE_X37Y74         LUT5 (Prop_lut5_I0_O)        0.124     8.359 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CB_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.144     9.503    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CB_OBUF_inst_i_3_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I3_O)        0.124     9.627 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.069    13.696    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529    17.225 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    17.225    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.014ns  (logic 5.710ns (33.558%)  route 11.304ns (66.442%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=14, routed)          4.813     6.266    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/bin_bcd_select_IBUF[0]
    SLICE_X37Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.390 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_18/O
                         net (fo=4, routed)           1.138     7.528    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[3]_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.652 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_11/O
                         net (fo=2, routed)           0.340     7.992    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_11_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.116 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.904     9.020    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_3_n_0
    SLICE_X38Y72         LUT4 (Prop_lut4_I1_O)        0.150     9.170 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.109    13.279    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.735    17.014 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    17.014    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.710ns  (logic 5.484ns (32.819%)  route 11.226ns (67.181%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=14, routed)          4.813     6.266    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/bin_bcd_select_IBUF[0]
    SLICE_X37Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.390 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_18/O
                         net (fo=4, routed)           0.966     7.356    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[3]_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.480 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.500     7.980    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_8_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.104 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.856     8.960    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_2_n_0
    SLICE_X37Y72         LUT5 (Prop_lut5_I1_O)        0.124     9.084 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.091    13.175    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    16.710 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    16.710    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.803ns  (logic 5.083ns (36.824%)  route 8.720ns (63.176%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=17, routed)          4.382     5.843    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/bin_bcd_select_IBUF[1]
    SLICE_X37Y72         LUT6 (Prop_lut6_I4_O)        0.124     5.967 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.338    10.306    DP_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498    13.803 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000    13.803    DP
    V7                                                                r  DP (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.922ns  (logic 1.473ns (29.926%)  route 3.449ns (70.074%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=17, routed)          1.874     2.103    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/bin_bcd_select_IBUF[1]
    SLICE_X37Y72         LUT6 (Prop_lut6_I4_O)        0.045     2.148 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.575     3.724    DP_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.199     4.922 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     4.922    DP
    V7                                                                r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.018ns  (logic 1.600ns (31.890%)  route 3.418ns (68.110%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=17, routed)          1.552     1.781    ADC_COMBINED/AVERAGER/bin_bcd_select_IBUF[1]
    SLICE_X33Y74         LUT6 (Prop_lut6_I4_O)        0.045     1.826 f  ADC_COMBINED/AVERAGER/CA_OBUF_inst_i_15/O
                         net (fo=1, routed)           0.173     1.999    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_1_7
    SLICE_X36Y74         LUT6 (Prop_lut6_I1_O)        0.045     2.044 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.206     2.249    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X37Y72         LUT5 (Prop_lut5_I4_O)        0.045     2.294 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.488     3.782    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         1.236     5.018 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     5.018    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.087ns  (logic 1.570ns (30.860%)  route 3.517ns (69.140%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=17, routed)          1.552     1.781    ADC_COMBINED/AVERAGER/bin_bcd_select_IBUF[1]
    SLICE_X33Y74         LUT6 (Prop_lut6_I4_O)        0.045     1.826 f  ADC_COMBINED/AVERAGER/CA_OBUF_inst_i_15/O
                         net (fo=1, routed)           0.173     1.999    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_1_7
    SLICE_X36Y74         LUT6 (Prop_lut6_I1_O)        0.045     2.044 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.222     2.266    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I1_O)        0.045     2.311 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.571     3.882    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         1.206     5.087 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     5.087    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.155ns  (logic 1.594ns (30.928%)  route 3.561ns (69.073%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=17, routed)          1.552     1.781    ADC_COMBINED/AVERAGER/bin_bcd_select_IBUF[1]
    SLICE_X33Y74         LUT6 (Prop_lut6_I4_O)        0.045     1.826 r  ADC_COMBINED/AVERAGER/CA_OBUF_inst_i_15/O
                         net (fo=1, routed)           0.173     1.999    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_1_7
    SLICE_X36Y74         LUT6 (Prop_lut6_I1_O)        0.045     2.044 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.362     2.406    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I4_O)        0.045     2.451 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.475     3.925    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         1.230     5.155 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     5.155    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.163ns  (logic 1.585ns (30.704%)  route 3.578ns (69.296%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=17, routed)          1.702     1.931    ADC_COMBINED/AVERAGER/bin_bcd_select_IBUF[1]
    SLICE_X35Y74         LUT6 (Prop_lut6_I4_O)        0.045     1.976 r  ADC_COMBINED/AVERAGER/CA_OBUF_inst_i_13/O
                         net (fo=2, routed)           0.165     2.141    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_1_3
    SLICE_X36Y73         LUT6 (Prop_lut6_I4_O)        0.045     2.186 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.206     2.392    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4_n_0
    SLICE_X38Y72         LUT4 (Prop_lut4_I0_O)        0.045     2.437 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.505     3.942    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         1.221     5.163 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     5.163    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.238ns  (logic 1.647ns (31.448%)  route 3.591ns (68.552%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=17, routed)          1.702     1.931    ADC_COMBINED/AVERAGER/bin_bcd_select_IBUF[1]
    SLICE_X35Y74         LUT6 (Prop_lut6_I4_O)        0.045     1.976 r  ADC_COMBINED/AVERAGER/CA_OBUF_inst_i_13/O
                         net (fo=2, routed)           0.165     2.141    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_1_3
    SLICE_X36Y73         LUT6 (Prop_lut6_I4_O)        0.045     2.186 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.206     2.392    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4_n_0
    SLICE_X38Y72         LUT4 (Prop_lut4_I2_O)        0.043     2.435 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.518     3.953    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         1.285     5.238 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     5.238    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.266ns  (logic 1.669ns (31.686%)  route 3.598ns (68.314%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=17, routed)          1.552     1.781    ADC_COMBINED/AVERAGER/bin_bcd_select_IBUF[1]
    SLICE_X33Y74         LUT6 (Prop_lut6_I4_O)        0.045     1.826 f  ADC_COMBINED/AVERAGER/CA_OBUF_inst_i_15/O
                         net (fo=1, routed)           0.173     1.999    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_1_7
    SLICE_X36Y74         LUT6 (Prop_lut6_I1_O)        0.045     2.044 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.222     2.266    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I4_O)        0.049     2.315 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.652     3.966    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         1.300     5.266 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     5.266    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.315ns  (logic 1.666ns (31.339%)  route 3.650ns (68.661%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=17, routed)          1.552     1.781    ADC_COMBINED/AVERAGER/bin_bcd_select_IBUF[1]
    SLICE_X33Y74         LUT6 (Prop_lut6_I4_O)        0.045     1.826 f  ADC_COMBINED/AVERAGER/CA_OBUF_inst_i_15/O
                         net (fo=1, routed)           0.173     1.999    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_1_7
    SLICE_X36Y74         LUT6 (Prop_lut6_I1_O)        0.045     2.044 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.362     2.406    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I1_O)        0.044     2.450 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.563     4.013    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.302     5.315 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     5.315    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADC_COMBINED/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.547ns  (logic 5.477ns (40.433%)  route 8.069ns (59.567%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.534     5.055    ADC_COMBINED/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_COMBINED/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.269 r  ADC_COMBINED/XADC_INST/inst/DO[8]
                         net (fo=4, routed)           0.997     7.266    ADC_COMBINED/AVERAGER/do_out[8]
    SLICE_X31Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.390 r  ADC_COMBINED/AVERAGER/CA_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.952     8.342    ADC_COMBINED/AVERAGER/CA_OBUF_inst_i_21_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.466 f  ADC_COMBINED/AVERAGER/CA_OBUF_inst_i_14/O
                         net (fo=2, routed)           0.681     9.147    ADC_COMBINED/AVERAGER/sum_reg[20]_0
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.271 f  ADC_COMBINED/AVERAGER/CB_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.949    10.220    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CD
    SLICE_X38Y72         LUT5 (Prop_lut5_I1_O)        0.153    10.373 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.491    14.863    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.738    18.602 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    18.602    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_COMBINED/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.435ns  (logic 5.476ns (40.757%)  route 7.959ns (59.243%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.534     5.055    ADC_COMBINED/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_COMBINED/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 f  ADC_COMBINED/XADC_INST/inst/DO[14]
                         net (fo=4, routed)           1.079     7.348    ADC_COMBINED/AVERAGER/do_out[14]
    SLICE_X35Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.472 f  ADC_COMBINED/AVERAGER/CA_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.942     8.413    ADC_COMBINED/AVERAGER/CA_OBUF_inst_i_22_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.537 r  ADC_COMBINED/AVERAGER/CA_OBUF_inst_i_17/O
                         net (fo=1, routed)           0.664     9.202    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_1_9
    SLICE_X36Y74         LUT6 (Prop_lut6_I4_O)        0.124     9.326 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.981    10.307    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I1_O)        0.150    10.457 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.293    14.750    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.740    18.489 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    18.489    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triangle_pwm_inst/pwm_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.336ns  (logic 4.898ns (36.729%)  route 8.438ns (63.271%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.544     5.065    triangle_pwm_inst/pwm_inst/CLK
    SLICE_X45Y81         FDRE                                         r  triangle_pwm_inst/pwm_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDRE (Prop_fdre_C_Q)         0.419     5.484 r  triangle_pwm_inst/pwm_inst/counter_reg[2]/Q
                         net (fo=7, routed)           1.009     6.493    triangle_pwm_inst/pwm_inst/counter_reg[2]
    SLICE_X45Y82         LUT4 (Prop_lut4_I2_O)        0.299     6.792 r  triangle_pwm_inst/pwm_inst/pwm_out0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.792    triangle_pwm_inst/pwm_inst/pwm_out0_carry_i_7_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.342 r  triangle_pwm_inst/pwm_inst/pwm_out0_carry/CO[3]
                         net (fo=13, routed)          2.833    10.174    FSM/CO[0]
    SLICE_X28Y70         LUT5 (Prop_lut5_I3_O)        0.124    10.298 r  FSM/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.596    14.895    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    18.401 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.401    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_COMBINED/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.238ns  (logic 5.473ns (41.342%)  route 7.765ns (58.658%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.534     5.055    ADC_COMBINED/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_COMBINED/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 f  ADC_COMBINED/XADC_INST/inst/DO[14]
                         net (fo=4, routed)           1.079     7.348    ADC_COMBINED/AVERAGER/do_out[14]
    SLICE_X35Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.472 f  ADC_COMBINED/AVERAGER/CA_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.942     8.413    ADC_COMBINED/AVERAGER/CA_OBUF_inst_i_22_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.537 r  ADC_COMBINED/AVERAGER/CA_OBUF_inst_i_17/O
                         net (fo=1, routed)           0.664     9.202    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_1_9
    SLICE_X36Y74         LUT6 (Prop_lut6_I4_O)        0.124     9.326 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.971    10.297    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X38Y72         LUT4 (Prop_lut4_I3_O)        0.152    10.449 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.109    14.558    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.735    18.293 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    18.293    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triangle_pwm_inst/pwm_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.105ns  (logic 4.896ns (37.359%)  route 8.209ns (62.641%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.544     5.065    triangle_pwm_inst/pwm_inst/CLK
    SLICE_X45Y81         FDRE                                         r  triangle_pwm_inst/pwm_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDRE (Prop_fdre_C_Q)         0.419     5.484 r  triangle_pwm_inst/pwm_inst/counter_reg[2]/Q
                         net (fo=7, routed)           1.009     6.493    triangle_pwm_inst/pwm_inst/counter_reg[2]
    SLICE_X45Y82         LUT4 (Prop_lut4_I2_O)        0.299     6.792 r  triangle_pwm_inst/pwm_inst/pwm_out0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.792    triangle_pwm_inst/pwm_inst/pwm_out0_carry_i_7_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.342 r  triangle_pwm_inst/pwm_inst/pwm_out0_carry/CO[3]
                         net (fo=13, routed)          2.399     9.740    FSM/CO[0]
    SLICE_X28Y76         LUT5 (Prop_lut5_I3_O)        0.124     9.864 r  FSM/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           4.802    14.666    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    18.170 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    18.170    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_COMBINED/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.089ns  (logic 5.214ns (39.840%)  route 7.874ns (60.160%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.534     5.055    ADC_COMBINED/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_COMBINED/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.269 r  ADC_COMBINED/XADC_INST/inst/DO[8]
                         net (fo=4, routed)           0.997     7.266    ADC_COMBINED/AVERAGER/do_out[8]
    SLICE_X31Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.390 r  ADC_COMBINED/AVERAGER/CA_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.952     8.342    ADC_COMBINED/AVERAGER/CA_OBUF_inst_i_21_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.466 f  ADC_COMBINED/AVERAGER/CA_OBUF_inst_i_14/O
                         net (fo=2, routed)           0.681     9.147    ADC_COMBINED/AVERAGER/sum_reg[20]_0
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.271 f  ADC_COMBINED/AVERAGER/CB_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.949    10.220    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CD
    SLICE_X38Y72         LUT5 (Prop_lut5_I3_O)        0.124    10.344 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.295    14.639    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.504    18.143 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    18.143    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_COMBINED/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.023ns  (logic 5.230ns (40.159%)  route 7.793ns (59.841%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.534     5.055    ADC_COMBINED/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_COMBINED/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 f  ADC_COMBINED/XADC_INST/inst/DO[14]
                         net (fo=4, routed)           1.079     7.348    ADC_COMBINED/AVERAGER/do_out[14]
    SLICE_X35Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.472 f  ADC_COMBINED/AVERAGER/CA_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.942     8.413    ADC_COMBINED/AVERAGER/CA_OBUF_inst_i_22_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.537 r  ADC_COMBINED/AVERAGER/CA_OBUF_inst_i_17/O
                         net (fo=1, routed)           0.664     9.202    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_1_9
    SLICE_X36Y74         LUT6 (Prop_lut6_I4_O)        0.124     9.326 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.971    10.297    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X38Y72         LUT4 (Prop_lut4_I1_O)        0.124    10.421 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.137    14.558    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520    18.078 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    18.078    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_COMBINED/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.973ns  (logic 5.239ns (40.383%)  route 7.734ns (59.617%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.534     5.055    ADC_COMBINED/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_COMBINED/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  ADC_COMBINED/XADC_INST/inst/DO[14]
                         net (fo=4, routed)           1.079     7.348    ADC_COMBINED/AVERAGER/do_out[14]
    SLICE_X35Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.472 r  ADC_COMBINED/AVERAGER/CA_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.942     8.413    ADC_COMBINED/AVERAGER/CA_OBUF_inst_i_22_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.537 f  ADC_COMBINED/AVERAGER/CA_OBUF_inst_i_17/O
                         net (fo=1, routed)           0.664     9.202    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_1_9
    SLICE_X36Y74         LUT6 (Prop_lut6_I4_O)        0.124     9.326 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.981    10.307    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I4_O)        0.124    10.431 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.069    14.499    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529    18.028 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    18.028    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triangle_pwm_inst/pwm_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.719ns  (logic 4.893ns (38.468%)  route 7.826ns (61.532%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.544     5.065    triangle_pwm_inst/pwm_inst/CLK
    SLICE_X45Y81         FDRE                                         r  triangle_pwm_inst/pwm_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDRE (Prop_fdre_C_Q)         0.419     5.484 r  triangle_pwm_inst/pwm_inst/counter_reg[2]/Q
                         net (fo=7, routed)           1.009     6.493    triangle_pwm_inst/pwm_inst/counter_reg[2]
    SLICE_X45Y82         LUT4 (Prop_lut4_I2_O)        0.299     6.792 r  triangle_pwm_inst/pwm_inst/pwm_out0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.792    triangle_pwm_inst/pwm_inst/pwm_out0_carry_i_7_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.342 r  triangle_pwm_inst/pwm_inst/pwm_out0_carry/CO[3]
                         net (fo=13, routed)          2.339     9.681    FSM/CO[0]
    SLICE_X28Y72         LUT5 (Prop_lut5_I3_O)        0.124     9.805 r  FSM/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.478    14.283    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    17.784 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.784    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_COMBINED/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.603ns  (logic 5.245ns (41.619%)  route 7.358ns (58.381%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.534     5.055    ADC_COMBINED/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  ADC_COMBINED/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 f  ADC_COMBINED/XADC_INST/inst/DO[14]
                         net (fo=4, routed)           1.079     7.348    ADC_COMBINED/AVERAGER/do_out[14]
    SLICE_X35Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.472 f  ADC_COMBINED/AVERAGER/CA_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.942     8.413    ADC_COMBINED/AVERAGER/CA_OBUF_inst_i_22_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.537 r  ADC_COMBINED/AVERAGER/CA_OBUF_inst_i_17/O
                         net (fo=1, routed)           0.664     9.202    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_1_9
    SLICE_X36Y74         LUT6 (Prop_lut6_I4_O)        0.124     9.326 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.582     9.907    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X37Y72         LUT5 (Prop_lut5_I4_O)        0.124    10.031 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.091    14.122    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    17.658 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    17.658    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 triangle_pwm_inst/duty_cycle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.487ns  (logic 1.395ns (56.096%)  route 1.092ns (43.904%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.557     1.440    triangle_pwm_inst/CLK
    SLICE_X45Y83         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  triangle_pwm_inst/duty_cycle_reg[2]/Q
                         net (fo=12, routed)          0.254     1.835    FSM/Q[2]
    SLICE_X46Y83         LUT3 (Prop_lut3_I0_O)        0.045     1.880 r  FSM/R2R_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.838     2.718    R2R_out_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         1.209     3.927 r  R2R_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.927    R2R_out[2]
    J2                                                                r  R2R_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triangle_pwm_inst/duty_cycle_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.569ns  (logic 1.415ns (55.076%)  route 1.154ns (44.924%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.556     1.439    triangle_pwm_inst/CLK
    SLICE_X46Y82         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  triangle_pwm_inst/duty_cycle_reg[4]/Q
                         net (fo=8, routed)           0.317     1.920    FSM/Q[4]
    SLICE_X46Y83         LUT3 (Prop_lut3_I0_O)        0.045     1.965 r  FSM/R2R_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.837     2.802    R2R_out_OBUF[4]
    H1                   OBUF (Prop_obuf_I_O)         1.206     4.008 r  R2R_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.008    R2R_out[4]
    H1                                                                r  R2R_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triangle_pwm_inst/duty_cycle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.571ns  (logic 1.459ns (56.753%)  route 1.112ns (43.247%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.557     1.440    triangle_pwm_inst/CLK
    SLICE_X45Y83         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  triangle_pwm_inst/duty_cycle_reg[0]/Q
                         net (fo=14, routed)          0.232     1.813    FSM/Q[0]
    SLICE_X46Y83         LUT3 (Prop_lut3_I0_O)        0.046     1.859 r  FSM/R2R_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.880     2.739    R2R_out_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.272     4.011 r  R2R_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.011    R2R_out[0]
    J1                                                                r  R2R_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triangle_pwm_inst/duty_cycle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.575ns  (logic 1.444ns (56.081%)  route 1.131ns (43.919%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.557     1.440    triangle_pwm_inst/CLK
    SLICE_X45Y83         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  triangle_pwm_inst/duty_cycle_reg[1]/Q
                         net (fo=13, routed)          0.333     1.901    FSM/Q[1]
    SLICE_X46Y83         LUT3 (Prop_lut3_I0_O)        0.099     2.000 r  FSM/R2R_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.798     2.798    R2R_out_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         1.217     4.015 r  R2R_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.015    R2R_out[1]
    L2                                                                r  R2R_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triangle_pwm_inst/duty_cycle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.578ns  (logic 1.512ns (58.647%)  route 1.066ns (41.353%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.557     1.440    triangle_pwm_inst/CLK
    SLICE_X44Y83         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  triangle_pwm_inst/duty_cycle_reg[7]/Q
                         net (fo=8, routed)           0.167     1.735    FSM/Q[7]
    SLICE_X46Y83         LUT3 (Prop_lut3_I0_O)        0.102     1.837 r  FSM/R2R_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.900     2.737    R2R_out_OBUF[7]
    G3                   OBUF (Prop_obuf_I_O)         1.282     4.019 r  R2R_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.019    R2R_out[7]
    G3                                                                r  R2R_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triangle_pwm_inst/duty_cycle_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.584ns  (logic 1.489ns (57.625%)  route 1.095ns (42.375%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.556     1.439    triangle_pwm_inst/CLK
    SLICE_X46Y82         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  triangle_pwm_inst/duty_cycle_reg[5]/Q
                         net (fo=6, routed)           0.230     1.833    FSM/Q[5]
    SLICE_X46Y83         LUT3 (Prop_lut3_I0_O)        0.049     1.882 r  FSM/R2R_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.865     2.747    R2R_out_OBUF[5]
    K2                   OBUF (Prop_obuf_I_O)         1.276     4.023 r  R2R_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.023    R2R_out[5]
    K2                                                                r  R2R_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triangle_pwm_inst/duty_cycle_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.643ns  (logic 1.396ns (52.823%)  route 1.247ns (47.177%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.557     1.440    triangle_pwm_inst/CLK
    SLICE_X44Y83         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  triangle_pwm_inst/duty_cycle_reg[6]/Q
                         net (fo=8, routed)           0.342     1.923    FSM/Q[6]
    SLICE_X46Y83         LUT3 (Prop_lut3_I0_O)        0.045     1.968 r  FSM/R2R_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.905     2.873    R2R_out_OBUF[6]
    H2                   OBUF (Prop_obuf_I_O)         1.210     4.083 r  R2R_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.083    R2R_out[6]
    H2                                                                r  R2R_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triangle_pwm_inst/duty_cycle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.651ns  (logic 1.452ns (54.774%)  route 1.199ns (45.226%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.557     1.440    triangle_pwm_inst/CLK
    SLICE_X44Y83         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  triangle_pwm_inst/duty_cycle_reg[3]/Q
                         net (fo=10, routed)          0.286     1.867    FSM/Q[3]
    SLICE_X46Y83         LUT3 (Prop_lut3_I0_O)        0.047     1.914 r  FSM/R2R_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.913     2.827    R2R_out_OBUF[3]
    G2                   OBUF (Prop_obuf_I_O)         1.264     4.091 r  R2R_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.091    R2R_out[3]
    G2                                                                r  R2R_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.654ns  (logic 1.414ns (53.255%)  route 1.241ns (46.745%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.556     1.439    FSM/CLK
    SLICE_X46Y67         FDCE                                         r  FSM/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDCE (Prop_fdce_C_Q)         0.164     1.603 f  FSM/current_state_reg[1]/Q
                         net (fo=24, routed)          0.402     2.005    FSM/current_state[1]
    SLICE_X45Y76         LUT4 (Prop_lut4_I0_O)        0.045     2.050 r  FSM/pwm_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.839     2.889    pwm_out_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.205     4.094 r  pwm_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.094    pwm_out
    J3                                                                r  pwm_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_COMBINED/scaled_adc_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.853ns  (logic 1.419ns (49.747%)  route 1.434ns (50.253%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.551     1.434    ADC_COMBINED/clk_IBUF_BUFG
    SLICE_X14Y75         FDRE                                         r  ADC_COMBINED/scaled_adc_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  ADC_COMBINED/scaled_adc_data_reg[3]/Q
                         net (fo=3, routed)           0.319     1.917    FSM/scaled_adc_data[3]
    SLICE_X28Y70         LUT5 (Prop_lut5_I4_O)        0.045     1.962 r  FSM/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.115     3.077    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     4.287 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.287    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           425 Endpoints
Min Delay           425 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            triangle_pwm_inst/dir_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.202ns  (logic 1.689ns (18.358%)  route 7.513ns (81.642%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=416, routed)         6.472     7.913    FSM/reset_IBUF
    SLICE_X43Y81         LUT3 (Prop_lut3_I0_O)        0.124     8.037 r  FSM/duty_cycle[7]_i_1/O
                         net (fo=9, routed)           1.041     9.078    triangle_pwm_inst/downcounter_inst/SR[0]
    SLICE_X44Y81         LUT5 (Prop_lut5_I4_O)        0.124     9.202 r  triangle_pwm_inst/downcounter_inst/dir_i_1/O
                         net (fo=1, routed)           0.000     9.202    triangle_pwm_inst/downcounter_inst_n_1
    SLICE_X44Y81         FDRE                                         r  triangle_pwm_inst/dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.428     4.769    triangle_pwm_inst/CLK
    SLICE_X44Y81         FDRE                                         r  triangle_pwm_inst/dir_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.122ns  (logic 1.593ns (17.467%)  route 7.529ns (82.533%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=416, routed)         7.185     8.626    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/reset_IBUF
    SLICE_X40Y72         LUT5 (Prop_lut5_I3_O)        0.152     8.778 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q[3]_i_1/O
                         net (fo=1, routed)           0.344     9.122    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q[3]_i_1_n_0
    SLICE_X41Y72         FDRE                                         r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.423     4.764    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CLK
    SLICE_X41Y72         FDRE                                         r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            triangle_pwm_inst/duty_cycle_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.952ns  (logic 1.565ns (17.485%)  route 7.387ns (82.515%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=416, routed)         6.472     7.913    FSM/reset_IBUF
    SLICE_X43Y81         LUT3 (Prop_lut3_I0_O)        0.124     8.037 r  FSM/duty_cycle[7]_i_1/O
                         net (fo=9, routed)           0.915     8.952    triangle_pwm_inst/SR[0]
    SLICE_X46Y82         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.430     4.771    triangle_pwm_inst/CLK
    SLICE_X46Y82         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            triangle_pwm_inst/duty_cycle_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.952ns  (logic 1.565ns (17.485%)  route 7.387ns (82.515%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=416, routed)         6.472     7.913    FSM/reset_IBUF
    SLICE_X43Y81         LUT3 (Prop_lut3_I0_O)        0.124     8.037 r  FSM/duty_cycle[7]_i_1/O
                         net (fo=9, routed)           0.915     8.952    triangle_pwm_inst/SR[0]
    SLICE_X46Y82         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.430     4.771    triangle_pwm_inst/CLK
    SLICE_X46Y82         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            triangle_pwm_inst/duty_cycle_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.781ns  (logic 1.565ns (17.826%)  route 7.215ns (82.174%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=416, routed)         6.472     7.913    FSM/reset_IBUF
    SLICE_X43Y81         LUT3 (Prop_lut3_I0_O)        0.124     8.037 r  FSM/duty_cycle[7]_i_1/O
                         net (fo=9, routed)           0.744     8.781    triangle_pwm_inst/SR[0]
    SLICE_X44Y83         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.431     4.772    triangle_pwm_inst/CLK
    SLICE_X44Y83         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            triangle_pwm_inst/duty_cycle_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.781ns  (logic 1.565ns (17.826%)  route 7.215ns (82.174%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=416, routed)         6.472     7.913    FSM/reset_IBUF
    SLICE_X43Y81         LUT3 (Prop_lut3_I0_O)        0.124     8.037 r  FSM/duty_cycle[7]_i_1/O
                         net (fo=9, routed)           0.744     8.781    triangle_pwm_inst/SR[0]
    SLICE_X44Y83         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.431     4.772    triangle_pwm_inst/CLK
    SLICE_X44Y83         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            triangle_pwm_inst/duty_cycle_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.781ns  (logic 1.565ns (17.826%)  route 7.215ns (82.174%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=416, routed)         6.472     7.913    FSM/reset_IBUF
    SLICE_X43Y81         LUT3 (Prop_lut3_I0_O)        0.124     8.037 r  FSM/duty_cycle[7]_i_1/O
                         net (fo=9, routed)           0.744     8.781    triangle_pwm_inst/SR[0]
    SLICE_X44Y83         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.431     4.772    triangle_pwm_inst/CLK
    SLICE_X44Y83         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            triangle_pwm_inst/duty_cycle_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.776ns  (logic 1.565ns (17.835%)  route 7.211ns (82.165%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=416, routed)         6.472     7.913    FSM/reset_IBUF
    SLICE_X43Y81         LUT3 (Prop_lut3_I0_O)        0.124     8.037 r  FSM/duty_cycle[7]_i_1/O
                         net (fo=9, routed)           0.740     8.776    triangle_pwm_inst/SR[0]
    SLICE_X45Y83         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.431     4.772    triangle_pwm_inst/CLK
    SLICE_X45Y83         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            triangle_pwm_inst/duty_cycle_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.776ns  (logic 1.565ns (17.835%)  route 7.211ns (82.165%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=416, routed)         6.472     7.913    FSM/reset_IBUF
    SLICE_X43Y81         LUT3 (Prop_lut3_I0_O)        0.124     8.037 r  FSM/duty_cycle[7]_i_1/O
                         net (fo=9, routed)           0.740     8.776    triangle_pwm_inst/SR[0]
    SLICE_X45Y83         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.431     4.772    triangle_pwm_inst/CLK
    SLICE_X45Y83         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            triangle_pwm_inst/duty_cycle_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.776ns  (logic 1.565ns (17.835%)  route 7.211ns (82.165%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=416, routed)         6.472     7.913    FSM/reset_IBUF
    SLICE_X43Y81         LUT3 (Prop_lut3_I0_O)        0.124     8.037 r  FSM/duty_cycle[7]_i_1/O
                         net (fo=9, routed)           0.740     8.776    triangle_pwm_inst/SR[0]
    SLICE_X45Y83         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.431     4.772    triangle_pwm_inst/CLK
    SLICE_X45Y83         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode_select[0]
                            (input port)
  Destination:            FSM/current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.165ns  (logic 0.223ns (19.159%)  route 0.942ns (80.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mode_select[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_select[0]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  mode_select_IBUF[0]_inst/O
                         net (fo=1, routed)           0.942     1.165    FSM/D[0]
    SLICE_X46Y67         FDCE                                         r  FSM/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.823     1.951    FSM/CLK
    SLICE_X46Y67         FDCE                                         r  FSM/current_state_reg[0]/C

Slack:                    inf
  Source:                 mode_select[1]
                            (input port)
  Destination:            FSM/current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.219ns  (logic 0.224ns (18.403%)  route 0.994ns (81.597%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  mode_select[1] (IN)
                         net (fo=0)                   0.000     0.000    mode_select[1]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  mode_select_IBUF[1]_inst/O
                         net (fo=1, routed)           0.994     1.219    FSM/D[1]
    SLICE_X46Y67         FDCE                                         r  FSM/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.823     1.951    FSM/CLK
    SLICE_X46Y67         FDCE                                         r  FSM/current_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_COMBINED/scaled_adc_data_temp_reg/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.745ns  (logic 0.210ns (12.009%)  route 1.535ns (87.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=416, routed)         1.535     1.745    ADC_COMBINED/reset_IBUF
    DSP48_X0Y30          DSP48E1                                      r  ADC_COMBINED/scaled_adc_data_temp_reg/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.908     2.036    ADC_COMBINED/clk_IBUF_BUFG
    DSP48_X0Y30          DSP48E1                                      r  ADC_COMBINED/scaled_adc_data_temp_reg/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_COMBINED/scaled_adc_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.755ns  (logic 0.210ns (11.937%)  route 1.546ns (88.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=416, routed)         1.546     1.755    ADC_COMBINED/reset_IBUF
    SLICE_X14Y75         FDRE                                         r  ADC_COMBINED/scaled_adc_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.817     1.945    ADC_COMBINED/clk_IBUF_BUFG
    SLICE_X14Y75         FDRE                                         r  ADC_COMBINED/scaled_adc_data_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_COMBINED/scaled_adc_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.755ns  (logic 0.210ns (11.937%)  route 1.546ns (88.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=416, routed)         1.546     1.755    ADC_COMBINED/reset_IBUF
    SLICE_X14Y75         FDRE                                         r  ADC_COMBINED/scaled_adc_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.817     1.945    ADC_COMBINED/clk_IBUF_BUFG
    SLICE_X14Y75         FDRE                                         r  ADC_COMBINED/scaled_adc_data_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_COMBINED/scaled_adc_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.755ns  (logic 0.210ns (11.937%)  route 1.546ns (88.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=416, routed)         1.546     1.755    ADC_COMBINED/reset_IBUF
    SLICE_X14Y75         FDRE                                         r  ADC_COMBINED/scaled_adc_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.817     1.945    ADC_COMBINED/clk_IBUF_BUFG
    SLICE_X14Y75         FDRE                                         r  ADC_COMBINED/scaled_adc_data_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_COMBINED/scaled_adc_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.755ns  (logic 0.210ns (11.937%)  route 1.546ns (88.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=416, routed)         1.546     1.755    ADC_COMBINED/reset_IBUF
    SLICE_X14Y75         FDRE                                         r  ADC_COMBINED/scaled_adc_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.817     1.945    ADC_COMBINED/clk_IBUF_BUFG
    SLICE_X14Y75         FDRE                                         r  ADC_COMBINED/scaled_adc_data_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_COMBINED/scaled_adc_data_temp_reg/RSTM
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.798ns  (logic 0.210ns (11.652%)  route 1.589ns (88.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=416, routed)         1.589     1.798    ADC_COMBINED/reset_IBUF
    DSP48_X0Y30          DSP48E1                                      r  ADC_COMBINED/scaled_adc_data_temp_reg/RSTM
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.908     2.036    ADC_COMBINED/clk_IBUF_BUFG
    DSP48_X0Y30          DSP48E1                                      r  ADC_COMBINED/scaled_adc_data_temp_reg/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_COMBINED/scaled_adc_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.819ns  (logic 0.210ns (11.522%)  route 1.609ns (88.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=416, routed)         1.609     1.819    ADC_COMBINED/reset_IBUF
    SLICE_X14Y76         FDRE                                         r  ADC_COMBINED/scaled_adc_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.818     1.946    ADC_COMBINED/clk_IBUF_BUFG
    SLICE_X14Y76         FDRE                                         r  ADC_COMBINED/scaled_adc_data_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_COMBINED/scaled_adc_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.819ns  (logic 0.210ns (11.522%)  route 1.609ns (88.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=416, routed)         1.609     1.819    ADC_COMBINED/reset_IBUF
    SLICE_X14Y76         FDRE                                         r  ADC_COMBINED/scaled_adc_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.818     1.946    ADC_COMBINED/clk_IBUF_BUFG
    SLICE_X14Y76         FDRE                                         r  ADC_COMBINED/scaled_adc_data_reg[6]/C





