<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FPGA_USB3_UVC.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="FPGA_USB3_UVC.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FPGA_USB3_UVC.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FPGA_USB3_UVC.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="FPGA_USB3_UVC.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FPGA_USB3_UVC.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="FPGA_USB3_UVC.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FPGA_USB3_UVC.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="FPGA_USB3_UVC.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="FPGA_USB3_UVC.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="FPGA_USB3_UVC.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FPGA_USB3_UVC.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="FPGA_USB3_UVC.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FPGA_USB3_UVC.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FPGA_USB3_UVC.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="FPGA_USB3_UVC.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="FPGA_USB3_UVC.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="FPGA_USB3_UVC.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="FPGA_USB3_UVC.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="FPGA_USB3_UVC.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FPGA_USB3_UVC.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FPGA_USB3_UVC_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="FPGA_USB3_UVC_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FPGA_USB3_UVC_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FPGA_USB3_UVC_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="FPGA_USB3_UVC_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="FPGA_USB3_UVC_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPGA_USB3_UVC_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPGA_USB3_UVC_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="FPGA_USB3_UVC_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="FPGA_USB3_UVC_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPGA_USB3_UVC_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FPGA_USB3_UVC_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="FPGA_USB3_UVC_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="FPGA_USB3_UVC_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPGA_USB3_UVC_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fpga_usb3_uvc.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="fpga_usb3_uvc.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="fpga_usb3_uvc.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="fpga_usb3_uvc.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1574214493" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1574214493">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1574214493" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5576963174555248680" xil_pn:start_ts="1574214493">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574214493" xil_pn:in_ck="-273816236430106191" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8194064161858304414" xil_pn:start_ts="1574214493">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/clock_wizard_100mhz_input.vhd"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574214493" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8833288794363193066" xil_pn:start_ts="1574214493">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574214493" xil_pn:in_ck="-9035935802193497536" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426877399996" xil_pn:start_ts="1574214493">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574214493" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="788335401983903336" xil_pn:start_ts="1574214493">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574221402" xil_pn:in_ck="-5691631113995608490" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-612143881395609673" xil_pn:start_ts="1574221395">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FPGA_USB3_UVC.lso"/>
      <outfile xil_pn:name="FPGA_USB3_UVC.ngc"/>
      <outfile xil_pn:name="FPGA_USB3_UVC.ngr"/>
      <outfile xil_pn:name="FPGA_USB3_UVC.prj"/>
      <outfile xil_pn:name="FPGA_USB3_UVC.stx"/>
      <outfile xil_pn:name="FPGA_USB3_UVC.syr"/>
      <outfile xil_pn:name="FPGA_USB3_UVC.xst"/>
      <outfile xil_pn:name="FPGA_USB3_UVC_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1574218285" xil_pn:in_ck="-4659094118995979332" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3989771427817208865" xil_pn:start_ts="1574218285">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574221406" xil_pn:in_ck="-2568460416770973660" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3722133229457021385" xil_pn:start_ts="1574221402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FPGA_USB3_UVC.bld"/>
      <outfile xil_pn:name="FPGA_USB3_UVC.ngd"/>
      <outfile xil_pn:name="FPGA_USB3_UVC_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1574221411" xil_pn:in_ck="-900570901817988699" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="170182801565208134" xil_pn:start_ts="1574221406">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FPGA_USB3_UVC.pcf"/>
      <outfile xil_pn:name="FPGA_USB3_UVC_map.map"/>
      <outfile xil_pn:name="FPGA_USB3_UVC_map.mrp"/>
      <outfile xil_pn:name="FPGA_USB3_UVC_map.ncd"/>
      <outfile xil_pn:name="FPGA_USB3_UVC_map.ngm"/>
      <outfile xil_pn:name="FPGA_USB3_UVC_map.xrpt"/>
      <outfile xil_pn:name="FPGA_USB3_UVC_summary.xml"/>
      <outfile xil_pn:name="FPGA_USB3_UVC_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1574221420" xil_pn:in_ck="-9200148445176160962" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1574221411">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FPGA_USB3_UVC.ncd"/>
      <outfile xil_pn:name="FPGA_USB3_UVC.pad"/>
      <outfile xil_pn:name="FPGA_USB3_UVC.par"/>
      <outfile xil_pn:name="FPGA_USB3_UVC.ptwx"/>
      <outfile xil_pn:name="FPGA_USB3_UVC.unroutes"/>
      <outfile xil_pn:name="FPGA_USB3_UVC.xpi"/>
      <outfile xil_pn:name="FPGA_USB3_UVC_pad.csv"/>
      <outfile xil_pn:name="FPGA_USB3_UVC_pad.txt"/>
      <outfile xil_pn:name="FPGA_USB3_UVC_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1574221445" xil_pn:in_ck="-1702069647078439734" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="-7726309304543537296" xil_pn:start_ts="1574221420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FPGA_USB3_UVC.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="fpga_usb3_uvc.bgn"/>
      <outfile xil_pn:name="fpga_usb3_uvc.bin"/>
      <outfile xil_pn:name="fpga_usb3_uvc.bit"/>
      <outfile xil_pn:name="fpga_usb3_uvc.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1574221420" xil_pn:in_ck="298942008902615841" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1574221417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FPGA_USB3_UVC.twr"/>
      <outfile xil_pn:name="FPGA_USB3_UVC.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
