onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /RISC_V_Single_Cycle_TB/clk_tb
add wave -noupdate /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_ra/DataInput
add wave -noupdate -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_ra/DataOutput
add wave -noupdate /RISC_V_Single_Cycle_TB/clk_tb
add wave -noupdate /RISC_V_Single_Cycle_TB/reset_tb
add wave -noupdate -group ALU /RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i
add wave -noupdate -group ALU /RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/B_i
add wave -noupdate -group ALU /RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/Zero_o
add wave -noupdate -group ALU -radix decimal /RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o
add wave -noupdate -group {Control Unit} /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/OP_i
add wave -noupdate -group {Control Unit} /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Branch_o
add wave -noupdate -group {Control Unit} /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Mem_Read_o
add wave -noupdate -group {Control Unit} /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Mem_to_Reg_o
add wave -noupdate -group {Control Unit} /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Mem_Write_o
add wave -noupdate -group {Control Unit} /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/ALU_Src_o
add wave -noupdate -group {Control Unit} /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Reg_Write_o
add wave -noupdate -group {ALU CONTROL} /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/ALU_Op_o
add wave -noupdate -group {ALU CONTROL} /RISC_V_Single_Cycle_TB/DUV/ALU_CONTROL_UNIT/funct7_i
add wave -noupdate -group {ALU CONTROL} /RISC_V_Single_Cycle_TB/DUV/ALU_CONTROL_UNIT/ALU_Op_i
add wave -noupdate -group {ALU CONTROL} /RISC_V_Single_Cycle_TB/DUV/ALU_CONTROL_UNIT/funct3_i
add wave -noupdate -group {ALU CONTROL} /RISC_V_Single_Cycle_TB/DUV/ALU_CONTROL_UNIT/ALU_Operation_o
add wave -noupdate -expand -group {Program Memory} -radix unsigned -childformat {{{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[31]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[30]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[29]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[28]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[27]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[26]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[25]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[24]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[23]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[22]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[21]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[20]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[19]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[18]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[17]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[16]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[15]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[14]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[13]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[12]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[11]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[10]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[9]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[8]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[7]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[6]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[5]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[4]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[3]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[2]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[1]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[0]} -radix unsigned}} -subitemconfig {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[31]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[30]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[29]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[28]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[27]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[26]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[25]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[24]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[23]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[22]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[21]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[20]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[19]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[18]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[17]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[16]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[15]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[14]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[13]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[12]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[11]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[10]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[9]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[8]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[7]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[6]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[5]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[4]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[3]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[2]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[1]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i[0]} {-height 15 -radix unsigned}} /RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i
add wave -noupdate -expand -group {Program Memory} -radix hexadecimal -childformat {{{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[31]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[30]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[29]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[28]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[27]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[26]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[25]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[24]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[23]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[22]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[21]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[20]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[19]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[18]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[17]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[16]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[15]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[14]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[13]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[12]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[11]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[10]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[9]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[8]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[7]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[6]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[5]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[4]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[3]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[2]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[1]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[0]} -radix hexadecimal}} -subitemconfig {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[31]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[30]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[29]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[28]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[27]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[26]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[25]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[24]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[23]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[22]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[21]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[20]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[19]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[18]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[17]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[16]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[15]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[14]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[13]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[12]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[11]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[10]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[9]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[8]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[7]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[6]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[5]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[4]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[3]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[2]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[1]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[0]} {-height 15 -radix hexadecimal}} /RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o
add wave -noupdate -radix hexadecimal -childformat {{{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[31]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[30]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[29]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[28]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[27]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[26]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[25]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[24]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[23]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[22]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[21]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[20]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[19]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[18]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[17]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[16]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[15]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[14]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[13]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[12]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[11]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[10]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[9]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[8]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[7]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[6]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[5]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[4]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[3]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[2]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[1]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[0]} -radix hexadecimal}} -subitemconfig {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[31]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[30]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[29]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[28]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[27]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[26]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[25]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[24]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[23]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[22]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[21]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[20]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[19]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[18]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[17]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[16]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[15]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[14]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[13]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[12]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[11]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[10]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[9]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[8]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[7]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[6]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[5]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[4]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[3]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[2]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[1]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[0]} {-height 15 -radix hexadecimal}} /RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value
add wave -noupdate -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC
add wave -noupdate -expand -group MUX -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/MUX_4_JALR_OR_PC_PLUS_4/Selector_i
add wave -noupdate -expand -group MUX -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/MUX_4_JALR_OR_PC_PLUS_4/Mux_Output_o
add wave -noupdate -label RA -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_ra/DataOutput
add wave -noupdate -label S0 -radix unsigned -childformat {{{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[31]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[30]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[29]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[28]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[27]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[26]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[25]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[24]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[23]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[22]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[21]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[20]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[19]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[18]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[17]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[16]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[15]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[14]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[13]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[12]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[11]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[10]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[9]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[8]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[7]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[6]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[5]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[4]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[3]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[2]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[1]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[0]} -radix unsigned}} -subitemconfig {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[31]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[30]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[29]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[28]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[27]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[26]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[25]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[24]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[23]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[22]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[21]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[20]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[19]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[18]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[17]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[16]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[15]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[14]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[13]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[12]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[11]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[10]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[9]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[8]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[7]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[6]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[5]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[4]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[3]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[2]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[1]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput[0]} {-height 15 -radix unsigned}} /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput
add wave -noupdate -label S1 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s1/DataOutput
add wave -noupdate -label S2 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s2/DataOutput
add wave -noupdate -label S3 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s3/DataOutput
add wave -noupdate -label S5 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s4/DataOutput
add wave -noupdate -label S5 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s5/DataOutput
add wave -noupdate -label S6 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s6/DataOutput
add wave -noupdate -label S7 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s7/DataOutput
add wave -noupdate -label S8 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s8/DataOutput
add wave -noupdate -label T0 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t0/DataOutput
add wave -noupdate -label T1 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t1/DataOutput
add wave -noupdate -label T2 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t2/DataOutput
add wave -noupdate -label T3 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t3/DataOutput
add wave -noupdate -label T4 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t4/DataOutput
add wave -noupdate -label T5 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t5/DataOutput
add wave -noupdate -label T6 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t6/DataOutput
add wave -noupdate -expand -group RAM {/RISC_V_Single_Cycle_TB/DUV/DATA_MEMORY/ram[10]}
add wave -noupdate -expand -group RAM {/RISC_V_Single_Cycle_TB/DUV/DATA_MEMORY/ram[9]}
add wave -noupdate -expand -group RAM {/RISC_V_Single_Cycle_TB/DUV/DATA_MEMORY/ram[8]}
add wave -noupdate -expand -group RAM {/RISC_V_Single_Cycle_TB/DUV/DATA_MEMORY/ram[7]}
add wave -noupdate -expand -group RAM {/RISC_V_Single_Cycle_TB/DUV/DATA_MEMORY/ram[6]}
add wave -noupdate -expand -group RAM {/RISC_V_Single_Cycle_TB/DUV/DATA_MEMORY/ram[5]}
add wave -noupdate -expand -group RAM {/RISC_V_Single_Cycle_TB/DUV/DATA_MEMORY/ram[4]}
add wave -noupdate -expand -group RAM {/RISC_V_Single_Cycle_TB/DUV/DATA_MEMORY/ram[3]}
add wave -noupdate -expand -group RAM {/RISC_V_Single_Cycle_TB/DUV/DATA_MEMORY/ram[2]}
add wave -noupdate -expand -group RAM {/RISC_V_Single_Cycle_TB/DUV/DATA_MEMORY/ram[1]}
add wave -noupdate -expand -group RAM -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/DATA_MEMORY/ram[0]}
add wave -noupdate -expand -group STACK -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[255]}
add wave -noupdate -expand -group STACK -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[254]}
add wave -noupdate -expand -group STACK -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[253]}
add wave -noupdate -expand -group STACK -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[252]}
add wave -noupdate -expand -group STACK -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[251]}
add wave -noupdate -expand -group STACK -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[250]}
add wave -noupdate -expand -group STACK -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[249]}
add wave -noupdate -expand -group STACK -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[248]}
add wave -noupdate -expand -group STACK -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[247]}
add wave -noupdate -expand -group STACK -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[246]}
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {87 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 156
configure wave -valuecolwidth 76
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {128 ps} {164 ps}
