

================================================================
== Synthesis Summary Report of 'corr_accel'
================================================================
+ General Information: 
    * Date:           Sat Nov 19 15:45:20 2022
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        center-max-throughput
    * Solution:       zcu104 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+---------+------------+------------+-----+
    |                         Modules                        | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |          |         |            |            |     |
    |                         & Loops                        | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM   |   DSP   |     FF     |     LUT    | URAM|
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+---------+------------+------------+-----+
    |+ corr_accel                                            |     -|  0.16|    36946|  3.695e+05|         -|    36947|      -|        no|  64 (10%)|  4 (~0%)|  1175 (~0%)|   8813 (3%)|    -|
    | + recv_data_burst                                      |     -|  4.42|    16386|  1.639e+05|         -|    16386|      -|        no|         -|        -|   138 (~0%)|   2385 (1%)|    -|
    |  o VITIS_LOOP_39_1                                     |     -|  7.30|    16384|  1.638e+05|         2|        1|  16384|       yes|         -|        -|           -|           -|    -|
    | + compute                                              |     -|  0.16|     4166|  4.166e+04|         -|     4166|      -|        no|         -|  4 (~0%)|   547 (~0%)|  1234 (~0%)|    -|
    |  + compute_Pipeline_VITIS_LOOP_134_1                   |     -|  6.06|       18|    180.000|         -|       18|      -|        no|         -|        -|     9 (~0%)|    50 (~0%)|    -|
    |   o VITIS_LOOP_134_1                                   |     -|  7.30|       16|    160.000|         1|        1|     16|       yes|         -|        -|           -|           -|    -|
    |  + compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3  |     -|  0.16|     2051|  2.051e+04|         -|     2051|      -|        no|         -|        -|    51 (~0%)|   155 (~0%)|    -|
    |   o VITIS_LOOP_140_2_VITIS_LOOP_141_3                  |     -|  7.30|     2049|  2.049e+04|         3|        1|   2048|       yes|         -|        -|           -|           -|    -|
    |  + compute_Pipeline_VITIS_LOOP_150_4                   |     -|  1.87|       38|    380.000|         -|       38|      -|        no|         -|        -|   156 (~0%)|   116 (~0%)|    -|
    |   o VITIS_LOOP_150_4                                   |     -|  7.30|       36|    360.000|         6|        1|     32|       yes|         -|        -|           -|           -|    -|
    |  + compute_Pipeline_VITIS_LOOP_156_5_VITIS_LOOP_157_6  |     -|  0.16|     2052|  2.052e+04|         -|     2052|      -|        no|         -|        -|   115 (~0%)|   180 (~0%)|    -|
    |   o VITIS_LOOP_156_5_VITIS_LOOP_157_6                  |     -|  7.30|     2050|  2.050e+04|         4|        1|   2048|       yes|         -|        -|           -|           -|    -|
    | + send_data_burst                                      |     -|  3.91|    16387|  1.639e+05|         -|    16387|      -|        no|         -|        -|   175 (~0%)|  2257 (~0%)|    -|
    |  o VITIS_LOOP_83_1                                     |     -|  7.30|    16385|  1.638e+05|         3|        1|  16384|       yes|         -|        -|           -|           -|    -|
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 1        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register     | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL         | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER         | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER       | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR       | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | start_time_1 | 0x10   | 32    | R      | Data signal of start_time        |                                                                      |
| s_axi_control | start_time_2 | 0x14   | 32    | R      | Data signal of start_time        |                                                                      |
| s_axi_control | end_time_1   | 0x28   | 32    | R      | Data signal of end_time          |                                                                      |
| s_axi_control | end_time_2   | 0x2c   | 32    | R      | Data signal of end_time          |                                                                      |
+---------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AP_MEMORY
+-------------------+----------+
| Interface         | Bitwidth |
+-------------------+----------+
| data_in_address0  | 14       |
| data_in_q0        | 64       |
| data_out_address0 | 14       |
| data_out_d0       | 64       |
+-------------------+----------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| counter   | ap_none | 64       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+--------------+
| Argument   | Direction | Datatype     |
+------------+-----------+--------------+
| data_in    | in        | ap_uint<64>* |
| data_out   | out       | ap_uint<64>* |
| counter    | in        | pointer      |
| start_time | out       | ap_uint<64>* |
| end_time   | out       | ap_uint<64>* |
+------------+-----------+--------------+

* SW-to-HW Mapping
+------------+-------------------+----------+----------+----------------------------------------+
| Argument   | HW Interface      | HW Type  | HW Usage | HW Info                                |
+------------+-------------------+----------+----------+----------------------------------------+
| data_in    | data_in_address0  | port     | offset   |                                        |
| data_in    | data_in_ce0       | port     |          |                                        |
| data_in    | data_in_q0        | port     |          |                                        |
| data_out   | data_out_address0 | port     | offset   |                                        |
| data_out   | data_out_ce0      | port     |          |                                        |
| data_out   | data_out_we0      | port     |          |                                        |
| data_out   | data_out_d0       | port     |          |                                        |
| counter    | counter           | port     |          |                                        |
| start_time | s_axi_control     | register |          | name=start_time_1 offset=0x10 range=32 |
| start_time | s_axi_control     | register |          | name=start_time_2 offset=0x14 range=32 |
| end_time   | s_axi_control     | register |          | name=end_time_1 offset=0x28 range=32   |
| end_time   | s_axi_control     | register |          | name=end_time_2 offset=0x2c range=32   |
+------------+-------------------+----------+----------+----------------------------------------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------+-----+--------+-------------+------+--------+---------+
| Name                                                   | DSP | Pragma | Variable    | Op   | Impl   | Latency |
+--------------------------------------------------------+-----+--------+-------------+------+--------+---------+
| + corr_accel                                           | 4   |        |             |      |        |         |
|  + recv_data_burst                                     | 0   |        |             |      |        |         |
|    add_ln39_fu_1542_p2                                 | -   |        | add_ln39    | add  | fabric | 0       |
|    addr_fu_1672_p2                                     | -   |        | addr        | add  | fabric | 0       |
|    add_ln47_fu_1809_p2                                 | -   |        | add_ln47    | add  | fabric | 0       |
|    add_ln48_fu_1907_p2                                 | -   |        | add_ln48    | add  | fabric | 0       |
|    add_ln49_fu_2005_p2                                 | -   |        | add_ln49    | add  | fabric | 0       |
|    j_fu_1575_p2                                        | -   |        | j           | add  | fabric | 0       |
|    i_fu_1587_p2                                        | -   |        | i           | add  | fabric | 0       |
|    add_ln67_fu_1599_p2                                 | -   |        | add_ln67    | add  | fabric | 0       |
|  + compute                                             | 4   |        |             |      |        |         |
|   + compute_Pipeline_VITIS_LOOP_134_1                  | 0   |        |             |      |        |         |
|     add_ln134_fu_148_p2                                | -   |        | add_ln134   | add  | fabric | 0       |
|   + compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3 | 0   |        |             |      |        |         |
|     add_ln140_fu_168_p2                                | -   |        | add_ln140   | add  | fabric | 0       |
|     add_ln140_1_fu_196_p2                              | -   |        | add_ln140_1 | add  | fabric | 0       |
|     add_ln141_fu_244_p2                                | -   |        | add_ln141   | add  | fabric | 0       |
|   + compute_Pipeline_VITIS_LOOP_150_4                  | 0   |        |             |      |        |         |
|     hdiv_16ns_16ns_16_5_no_dsp_1_U42                   | -   |        | div         | hdiv | fabric | 4       |
|     hdiv_16ns_16ns_16_5_no_dsp_1_U43                   | -   |        | div_1       | hdiv | fabric | 4       |
|     add_ln150_fu_134_p2                                | -   |        | add_ln150   | add  | fabric | 0       |
|   + compute_Pipeline_VITIS_LOOP_156_5_VITIS_LOOP_157_6 | 0   |        |             |      |        |         |
|     add_ln156_fu_168_p2                                | -   |        | add_ln156   | add  | fabric | 0       |
|     add_ln156_1_fu_228_p2                              | -   |        | add_ln156_1 | add  | fabric | 0       |
|     add_ln157_fu_209_p2                                | -   |        | add_ln157   | add  | fabric | 0       |
|  + send_data_burst                                     | 0   |        |             |      |        |         |
|    add_ln83_fu_1498_p2                                 | -   |        | add_ln83    | add  | fabric | 0       |
|    addr_fu_1626_p2                                     | -   |        | addr        | add  | fabric | 0       |
|    add_ln97_fu_1677_p2                                 | -   |        | add_ln97    | add  | fabric | 0       |
|    add_ln98_fu_1729_p2                                 | -   |        | add_ln98    | add  | fabric | 0       |
|    add_ln99_fu_1781_p2                                 | -   |        | add_ln99    | add  | fabric | 0       |
|    j_1_fu_1529_p2                                      | -   |        | j_1         | add  | fabric | 0       |
|    i_1_fu_1541_p2                                      | -   |        | i_1         | add  | fabric | 0       |
|    add_ln108_fu_1553_p2                                | -   |        | add_ln108   | add  | fabric | 0       |
+--------------------------------------------------------+-----+--------+-------------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------+------+------+--------+-------------+---------+------+---------+
| Name            | BRAM | URAM | Pragma | Variable    | Storage | Impl | Latency |
+-----------------+------+------+--------+-------------+---------+------+---------+
| + corr_accel    | 64   | 0    |        |             |         |      |         |
|   reg_file_U    | 2    | -    | yes    | reg_file    | ram_t2p | bram | 1       |
|   reg_file_1_U  | 2    | -    | yes    | reg_file_1  | ram_t2p | bram | 1       |
|   reg_file_2_U  | 2    | -    | yes    | reg_file_2  | ram_t2p | bram | 1       |
|   reg_file_3_U  | 2    | -    | yes    | reg_file_3  | ram_t2p | bram | 1       |
|   reg_file_4_U  | 2    | -    | yes    | reg_file_4  | ram_t2p | bram | 1       |
|   reg_file_5_U  | 2    | -    | yes    | reg_file_5  | ram_t2p | bram | 1       |
|   reg_file_6_U  | 2    | -    | yes    | reg_file_6  | ram_t2p | bram | 1       |
|   reg_file_7_U  | 2    | -    | yes    | reg_file_7  | ram_t2p | bram | 1       |
|   reg_file_8_U  | 2    | -    | yes    | reg_file_8  | ram_t2p | bram | 1       |
|   reg_file_9_U  | 2    | -    | yes    | reg_file_9  | ram_t2p | bram | 1       |
|   reg_file_10_U | 2    | -    | yes    | reg_file_10 | ram_t2p | bram | 1       |
|   reg_file_11_U | 2    | -    | yes    | reg_file_11 | ram_t2p | bram | 1       |
|   reg_file_12_U | 2    | -    | yes    | reg_file_12 | ram_t2p | bram | 1       |
|   reg_file_13_U | 2    | -    | yes    | reg_file_13 | ram_t2p | bram | 1       |
|   reg_file_14_U | 2    | -    | yes    | reg_file_14 | ram_t2p | bram | 1       |
|   reg_file_15_U | 2    | -    | yes    | reg_file_15 | ram_t2p | bram | 1       |
|   reg_file_16_U | 2    | -    | yes    | reg_file_16 | ram_t2p | bram | 1       |
|   reg_file_17_U | 2    | -    | yes    | reg_file_17 | ram_t2p | bram | 1       |
|   reg_file_18_U | 2    | -    | yes    | reg_file_18 | ram_t2p | bram | 1       |
|   reg_file_19_U | 2    | -    | yes    | reg_file_19 | ram_t2p | bram | 1       |
|   reg_file_20_U | 2    | -    | yes    | reg_file_20 | ram_t2p | bram | 1       |
|   reg_file_21_U | 2    | -    | yes    | reg_file_21 | ram_t2p | bram | 1       |
|   reg_file_22_U | 2    | -    | yes    | reg_file_22 | ram_t2p | bram | 1       |
|   reg_file_23_U | 2    | -    | yes    | reg_file_23 | ram_t2p | bram | 1       |
|   reg_file_24_U | 2    | -    | yes    | reg_file_24 | ram_t2p | bram | 1       |
|   reg_file_25_U | 2    | -    | yes    | reg_file_25 | ram_t2p | bram | 1       |
|   reg_file_26_U | 2    | -    | yes    | reg_file_26 | ram_t2p | bram | 1       |
|   reg_file_27_U | 2    | -    | yes    | reg_file_27 | ram_t2p | bram | 1       |
|   reg_file_28_U | 2    | -    | yes    | reg_file_28 | ram_t2p | bram | 1       |
|   reg_file_29_U | 2    | -    | yes    | reg_file_29 | ram_t2p | bram | 1       |
|   reg_file_30_U | 2    | -    | yes    | reg_file_30 | ram_t2p | bram | 1       |
|   reg_file_31_U | 2    | -    | yes    | reg_file_31 | ram_t2p | bram | 1       |
+-----------------+------+------+--------+-------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+-----------+-------------------------------------+----------------------------------------------------------------------+----------------------------------------------------+
| Type      | Options                             | Location                                                             | Messages                                           |
+-----------+-------------------------------------+----------------------------------------------------------------------+----------------------------------------------------+
| interface | mode=ap_none port=counter register= | center-max-throughput/src/correlation.cpp:179 in corr_accel, counter | unexpected pragma argument '=', expects identifier |
| interface | mode=m_axi bundle=reg_file[         | center-max-throughput/src/correlation.cpp:180 in corr_accel          | unexpected pragma argument '[', expects identifier |
| interface | mode=m_axi bundle=reg_file[         | center-max-throughput/src/correlation.cpp:181 in corr_accel          | unexpected pragma argument '[', expects identifier |
+-----------+-------------------------------------+----------------------------------------------------------------------+----------------------------------------------------+

* Valid Pragma Syntax
+-----------------+----------------------------------------------+---------------------------------------------------------------------------+
| Type            | Options                                      | Location                                                                  |
+-----------------+----------------------------------------------+---------------------------------------------------------------------------+
| inline          |                                              | center-max-throughput/src/correlation.cpp:10 in access                    |
| inline          |                                              | center-max-throughput/src/correlation.cpp:15 in cast_half                 |
| inline          |                                              | center-max-throughput/src/correlation.cpp:20 in cast_dma_type             |
| inline          | off                                          | center-max-throughput/src/correlation.cpp:30 in recv_data_burst           |
| pipeline        |                                              | center-max-throughput/src/correlation.cpp:40 in recv_data_burst           |
| dependence      | dependent=false type=inter variable=reg_file | center-max-throughput/src/correlation.cpp:41 in recv_data_burst, reg_file |
| dependence      | dependent=false type=intra variable=reg_file | center-max-throughput/src/correlation.cpp:42 in recv_data_burst, reg_file |
| inline          | off                                          | center-max-throughput/src/correlation.cpp:74 in send_data_burst           |
| pipeline        |                                              | center-max-throughput/src/correlation.cpp:84 in send_data_burst           |
| inline          | off                                          | center-max-throughput/src/correlation.cpp:121 in compute                  |
| dependence      | dependent=false type=inter variable=reg_file | center-max-throughput/src/correlation.cpp:135 in compute, reg_file        |
| unroll          | factor=4                                     | center-max-throughput/src/correlation.cpp:136 in compute                  |
| pipeline        | ii=1                                         | center-max-throughput/src/correlation.cpp:137 in compute                  |
| dependence      | dependent=false type=inter variable=reg_file | center-max-throughput/src/correlation.cpp:142 in compute, reg_file        |
| unroll          | factor=2                                     | center-max-throughput/src/correlation.cpp:143 in compute                  |
| pipeline        | ii=1                                         | center-max-throughput/src/correlation.cpp:144 in compute                  |
| dependence      | dependent=false type=inter variable=reg_file | center-max-throughput/src/correlation.cpp:151 in compute, reg_file        |
| unroll          | factor=2                                     | center-max-throughput/src/correlation.cpp:152 in compute                  |
| pipeline        | ii=1                                         | center-max-throughput/src/correlation.cpp:153 in compute                  |
| dependence      | dependent=false type=inter variable=reg_file | center-max-throughput/src/correlation.cpp:158 in compute, reg_file        |
| unroll          | factor=2                                     | center-max-throughput/src/correlation.cpp:159 in compute                  |
| pipeline        | ii=1                                         | center-max-throughput/src/correlation.cpp:160 in compute                  |
| interface       | mode=s_axilite port=return                   | center-max-throughput/src/correlation.cpp:174 in corr_accel, return       |
| interface       | mode=s_axilite port=start_time               | center-max-throughput/src/correlation.cpp:175 in corr_accel, start_time   |
| interface       | mode=ap_none port=start_time register        | center-max-throughput/src/correlation.cpp:176 in corr_accel, start_time   |
| interface       | mode=s_axilite port=end_time                 | center-max-throughput/src/correlation.cpp:177 in corr_accel, end_time     |
| interface       | mode=ap_none port=end_time register          | center-max-throughput/src/correlation.cpp:178 in corr_accel, end_time     |
| bind_storage    | variable=reg_file type=ram_t2p impl=bram     | center-max-throughput/src/correlation.cpp:184 in corr_accel, reg_file     |
| array_partition | variable=reg_file dim=1 complete             | center-max-throughput/src/correlation.cpp:185 in corr_accel, reg_file     |
| array_partition | variable=reg_file dim=2 type=cyclic factor=2 | center-max-throughput/src/correlation.cpp:186 in corr_accel, reg_file     |
| protocol        | mode=fixed                                   | center-max-throughput/src/correlation.cpp:189 in corr_accel               |
+-----------------+----------------------------------------------+---------------------------------------------------------------------------+


