## Synchronized Asynchronous Reset

![](sync_async_reset.png)

> The code has been verified using Fpga Gate Simulator.
