// Copyright 2026 The IREE Authors
//
// Licensed under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception

// AMDGPU HSA code-object emission.
//
// This layer owns the AMDGPU-specific ELF policy on top of the tiny generic
// ELF writer: metadata notes, dynamic symbols, descriptor bytes, executable
// text placement, and the virtual-address relationships required by AMDHSA
// kernel descriptors.

#ifndef LOOM_TARGET_EMIT_NATIVE_AMDGPU_HSACO_H_
#define LOOM_TARGET_EMIT_NATIVE_AMDGPU_HSACO_H_

#include "iree/base/api.h"
#include "iree/base/internal/arena.h"
#include "iree/io/stream.h"
#include "loom/target/emit/native/amdgpu/descriptor.h"
#include "loom/target/emit/native/amdgpu/text_fixup.h"

#ifdef __cplusplus
extern "C" {
#endif

// Descriptor-only ABI controls for one kernel entry.
typedef struct loom_amdgpu_hsaco_kernel_descriptor_options_t {
  // Descriptor-only ABI flags requested by low/kernel lowering.
  loom_amdgpu_kernel_descriptor_flags_t flags;
  // Minimum user SGPR count implied by descriptor-only ABI flags.
  uint32_t user_sgpr_count;
  // Descriptor kernarg-preload length in dwords.
  uint32_t kernarg_preload_dword_count;
  // Descriptor kernarg-preload source offset in dwords.
  uint32_t kernarg_preload_dword_offset;
} loom_amdgpu_hsaco_kernel_descriptor_options_t;

// One kernel entry emitted into an AMDGPU HSA code object.
typedef struct loom_amdgpu_hsaco_kernel_t {
  // Kernel metadata row shared by the AMDGPU note and kernel descriptor.
  loom_amdgpu_metadata_kernel_t metadata;
  // Descriptor-only ABI controls that are not present in metadata.
  loom_amdgpu_hsaco_kernel_descriptor_options_t descriptor_options;
  // Encoded native instructions for the kernel entry symbol.
  iree_const_byte_span_t text;
  // Text literal patches resolved after final code-object layout is known.
  const loom_amdgpu_hsaco_text_fixup_t* text_fixups;
  // Number of entries in |text_fixups|.
  iree_host_size_t text_fixup_count;
} loom_amdgpu_hsaco_kernel_t;

// Bitfield controlling AMDGPU HSACO data-symbol placement and access.
typedef uint32_t loom_amdgpu_hsaco_data_symbol_flags_t;
enum loom_amdgpu_hsaco_data_symbol_flag_bits_e {
  // Places the symbol in read-only data and marks it read-only.
  LOOM_AMDGPU_HSACO_DATA_SYMBOL_FLAG_NONE = 0u,
  // Places the symbol in the writable data segment instead of read-only data.
  LOOM_AMDGPU_HSACO_DATA_SYMBOL_FLAG_WRITABLE = 1u << 0,
};

// One data symbol emitted into an AMDGPU HSA code object.
typedef struct loom_amdgpu_hsaco_data_symbol_t {
  // Symbol name emitted into the dynamic and ordinary symbol tables.
  iree_string_view_t name;
  // Initial symbol bytes copied into the allocated storage.
  iree_const_byte_span_t initial_contents;
  // Total byte length of the symbol storage in the code object.
  uint64_t byte_length;
  // Required symbol alignment within its containing section.
  uint64_t alignment;
  // Placement and access flags for the symbol.
  loom_amdgpu_hsaco_data_symbol_flags_t flags;
} loom_amdgpu_hsaco_data_symbol_t;

// Complete AMDGPU HSA code object description.
typedef struct loom_amdgpu_hsaco_file_t {
  // Full AMDHSA code-object target ID such as
  // `amdgcn-amd-amdhsa--gfx11-generic`. This contains only feature states
  // represented by the AMDHSA ABI; artifact-only qualification remains in the
  // enclosing artifact key and kernel metadata.
  iree_string_view_t target;
  // Exact or generic processor used for ELF flags and descriptor packing.
  iree_string_view_t processor;
  // Kernel entries emitted into this code object.
  const loom_amdgpu_hsaco_kernel_t* kernels;
  // Number of entries in |kernels|.
  iree_host_size_t kernel_count;
  // Data symbols emitted into this code object.
  const loom_amdgpu_hsaco_data_symbol_t* data_symbols;
  // Number of entries in |data_symbols|.
  iree_host_size_t data_symbol_count;
} loom_amdgpu_hsaco_file_t;

// Writes |file| as an AMDGPU HSA code-object ELF to |stream|.
//
// The writer uses |scratch_arena| for all transient payloads assembled before
// streaming. The arena must remain live until this call returns and can be
// reset immediately after. The emitted object is self-contained and does not
// depend on LLVM, LLD, or HAL reader code.
iree_status_t loom_amdgpu_hsaco_write_file(
    const loom_amdgpu_hsaco_file_t* file, iree_io_stream_t* stream,
    iree_arena_allocator_t* scratch_arena);

#ifdef __cplusplus
}  // extern "C"
#endif

#endif  // LOOM_TARGET_EMIT_NATIVE_AMDGPU_HSACO_H_
