// Seed: 2150073708
`define pp_13 0
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    output logic id_3,
    output id_4,
    output id_5,
    input id_6,
    input logic id_7,
    input id_8,
    inout logic id_9,
    output id_10,
    input id_11
    , id_13,
    output logic id_12
);
  assign id_3 = 1'h0;
  reg id_14;
  initial id_10 <= id_13 ? 1 : 1'd0;
  logic id_15, id_16 = 1 * 1, id_17;
  always id_14 <= 1;
  type_27 id_18 (
      .id_0 (1 == id_16),
      .id_1 (1),
      .id_2 (id_1),
      .id_3 (""),
      .id_4 (id_17),
      .id_5 (1'b0),
      .id_6 (1),
      .id_7 (id_3 - 1),
      .id_8 (id_17),
      .id_9 (1),
      .id_10(id_4),
      .id_11(id_17),
      .id_12(1),
      .id_13(id_4),
      .id_14(id_1),
      .id_15(1 >= id_10 - 1),
      .id_16(id_13),
      .id_17(id_3),
      .id_18(1)
  );
  initial id_10 = 1;
  wor id_19 = id_19[1];
endmodule
