<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › m68k › include › asm › m520xsim.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>m520xsim.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *  m520xsim.h -- ColdFire 5207/5208 System Integration Module support.</span>
<span class="cm"> *</span>
<span class="cm"> *  (C) Copyright 2005, Intec Automation (mike@steroidmicros.com)</span>
<span class="cm"> */</span>

<span class="cm">/****************************************************************************/</span>
<span class="cp">#ifndef m520xsim_h</span>
<span class="cp">#define m520xsim_h</span>
<span class="cm">/****************************************************************************/</span>

<span class="cp">#define	CPU_NAME		&quot;COLDFIRE(m520x)&quot;</span>
<span class="cp">#define	CPU_INSTR_PER_JIFFY	3</span>
<span class="cp">#define	MCF_BUSCLK		(MCF_CLK / 2)</span>

<span class="cp">#include &lt;asm/m52xxacr.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> *  Define the 520x SIM register set addresses.</span>
<span class="cm"> */</span>
<span class="cp">#define MCFICM_INTC0        0xFC048000  </span><span class="cm">/* Base for Interrupt Ctrl 0 */</span><span class="cp"></span>
<span class="cp">#define MCFINTC_IPRH        0x00        </span><span class="cm">/* Interrupt pending 32-63 */</span><span class="cp"></span>
<span class="cp">#define MCFINTC_IPRL        0x04        </span><span class="cm">/* Interrupt pending 1-31 */</span><span class="cp"></span>
<span class="cp">#define MCFINTC_IMRH        0x08        </span><span class="cm">/* Interrupt mask 32-63 */</span><span class="cp"></span>
<span class="cp">#define MCFINTC_IMRL        0x0c        </span><span class="cm">/* Interrupt mask 1-31 */</span><span class="cp"></span>
<span class="cp">#define MCFINTC_INTFRCH     0x10        </span><span class="cm">/* Interrupt force 32-63 */</span><span class="cp"></span>
<span class="cp">#define MCFINTC_INTFRCL     0x14        </span><span class="cm">/* Interrupt force 1-31 */</span><span class="cp"></span>
<span class="cp">#define MCFINTC_SIMR        0x1c        </span><span class="cm">/* Set interrupt mask 0-63 */</span><span class="cp"></span>
<span class="cp">#define MCFINTC_CIMR        0x1d        </span><span class="cm">/* Clear interrupt mask 0-63 */</span><span class="cp"></span>
<span class="cp">#define MCFINTC_ICR0        0x40        </span><span class="cm">/* Base ICR register */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> *  The common interrupt controller code just wants to know the absolute</span>
<span class="cm"> *  address to the SIMR and CIMR registers (not offsets into IPSBAR).</span>
<span class="cm"> *  The 520x family only has a single INTC unit.</span>
<span class="cm"> */</span>
<span class="cp">#define MCFINTC0_SIMR       (MCFICM_INTC0 + MCFINTC_SIMR)</span>
<span class="cp">#define MCFINTC0_CIMR       (MCFICM_INTC0 + MCFINTC_CIMR)</span>
<span class="cp">#define	MCFINTC0_ICR0       (MCFICM_INTC0 + MCFINTC_ICR0)</span>
<span class="cp">#define MCFINTC1_SIMR       (0)</span>
<span class="cp">#define MCFINTC1_CIMR       (0)</span>
<span class="cp">#define	MCFINTC1_ICR0       (0)</span>

<span class="cp">#define MCFINT_VECBASE      64</span>
<span class="cp">#define MCFINT_UART0        26          </span><span class="cm">/* Interrupt number for UART0 */</span><span class="cp"></span>
<span class="cp">#define MCFINT_UART1        27          </span><span class="cm">/* Interrupt number for UART1 */</span><span class="cp"></span>
<span class="cp">#define MCFINT_UART2        28          </span><span class="cm">/* Interrupt number for UART2 */</span><span class="cp"></span>
<span class="cp">#define MCFINT_QSPI         31          </span><span class="cm">/* Interrupt number for QSPI */</span><span class="cp"></span>
<span class="cp">#define MCFINT_FECRX0	    36		</span><span class="cm">/* Interrupt number for FEC RX */</span><span class="cp"></span>
<span class="cp">#define MCFINT_FECTX0	    40		</span><span class="cm">/* Interrupt number for FEC RX */</span><span class="cp"></span>
<span class="cp">#define MCFINT_FECENTC0	    42		</span><span class="cm">/* Interrupt number for FEC RX */</span><span class="cp"></span>
<span class="cp">#define MCFINT_PIT1         4           </span><span class="cm">/* Interrupt number for PIT1 (PIT0 in processor) */</span><span class="cp"></span>

<span class="cp">#define MCF_IRQ_UART0	    (MCFINT_VECBASE + MCFINT_UART0)</span>
<span class="cp">#define MCF_IRQ_UART1	    (MCFINT_VECBASE + MCFINT_UART1)</span>
<span class="cp">#define MCF_IRQ_UART2	    (MCFINT_VECBASE + MCFINT_UART2)</span>

<span class="cp">#define MCF_IRQ_FECRX0	    (MCFINT_VECBASE + MCFINT_FECRX0)</span>
<span class="cp">#define MCF_IRQ_FECTX0	    (MCFINT_VECBASE + MCFINT_FECTX0)</span>
<span class="cp">#define MCF_IRQ_FECENTC0    (MCFINT_VECBASE + MCFINT_FECENTC0)</span>

<span class="cp">#define	MCF_IRQ_QSPI	    (MCFINT_VECBASE + MCFINT_QSPI)</span>

<span class="cm">/*</span>
<span class="cm"> *  SDRAM configuration registers.</span>
<span class="cm"> */</span>
<span class="cp">#define MCFSIM_SDMR         0xFC0a8000	</span><span class="cm">/* SDRAM Mode/Extended Mode Register */</span><span class="cp"></span>
<span class="cp">#define MCFSIM_SDCR         0xFC0a8004	</span><span class="cm">/* SDRAM Control Register */</span><span class="cp"></span>
<span class="cp">#define MCFSIM_SDCFG1       0xFC0a8008	</span><span class="cm">/* SDRAM Configuration Register 1 */</span><span class="cp"></span>
<span class="cp">#define MCFSIM_SDCFG2       0xFC0a800c	</span><span class="cm">/* SDRAM Configuration Register 2 */</span><span class="cp"></span>
<span class="cp">#define MCFSIM_SDCS0        0xFC0a8110	</span><span class="cm">/* SDRAM Chip Select 0 Configuration */</span><span class="cp"></span>
<span class="cp">#define MCFSIM_SDCS1        0xFC0a8114	</span><span class="cm">/* SDRAM Chip Select 1 Configuration */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * EPORT and GPIO registers.</span>
<span class="cm"> */</span>
<span class="cp">#define MCFEPORT_EPPAR			0xFC088000</span>
<span class="cp">#define MCFEPORT_EPDDR			0xFC088002</span>
<span class="cp">#define MCFEPORT_EPIER			0xFC088003</span>
<span class="cp">#define MCFEPORT_EPDR			0xFC088004</span>
<span class="cp">#define MCFEPORT_EPPDR			0xFC088005</span>
<span class="cp">#define MCFEPORT_EPFR			0xFC088006</span>

<span class="cp">#define MCFGPIO_PODR_BUSCTL		0xFC0A4000</span>
<span class="cp">#define MCFGPIO_PODR_BE			0xFC0A4001</span>
<span class="cp">#define MCFGPIO_PODR_CS			0xFC0A4002</span>
<span class="cp">#define MCFGPIO_PODR_FECI2C		0xFC0A4003</span>
<span class="cp">#define MCFGPIO_PODR_QSPI		0xFC0A4004</span>
<span class="cp">#define MCFGPIO_PODR_TIMER		0xFC0A4005</span>
<span class="cp">#define MCFGPIO_PODR_UART		0xFC0A4006</span>
<span class="cp">#define MCFGPIO_PODR_FECH		0xFC0A4007</span>
<span class="cp">#define MCFGPIO_PODR_FECL		0xFC0A4008</span>

<span class="cp">#define MCFGPIO_PDDR_BUSCTL		0xFC0A400C</span>
<span class="cp">#define MCFGPIO_PDDR_BE			0xFC0A400D</span>
<span class="cp">#define MCFGPIO_PDDR_CS			0xFC0A400E</span>
<span class="cp">#define MCFGPIO_PDDR_FECI2C		0xFC0A400F</span>
<span class="cp">#define MCFGPIO_PDDR_QSPI		0xFC0A4010</span>
<span class="cp">#define MCFGPIO_PDDR_TIMER		0xFC0A4011</span>
<span class="cp">#define MCFGPIO_PDDR_UART		0xFC0A4012</span>
<span class="cp">#define MCFGPIO_PDDR_FECH		0xFC0A4013</span>
<span class="cp">#define MCFGPIO_PDDR_FECL		0xFC0A4014</span>

<span class="cp">#define MCFGPIO_PPDSDR_CS		0xFC0A401A</span>
<span class="cp">#define MCFGPIO_PPDSDR_FECI2C		0xFC0A401B</span>
<span class="cp">#define MCFGPIO_PPDSDR_QSPI		0xFC0A401C</span>
<span class="cp">#define MCFGPIO_PPDSDR_TIMER		0xFC0A401D</span>
<span class="cp">#define MCFGPIO_PPDSDR_UART		0xFC0A401E</span>
<span class="cp">#define MCFGPIO_PPDSDR_FECH		0xFC0A401F</span>
<span class="cp">#define MCFGPIO_PPDSDR_FECL		0xFC0A4020</span>

<span class="cp">#define MCFGPIO_PCLRR_BUSCTL		0xFC0A4024</span>
<span class="cp">#define MCFGPIO_PCLRR_BE		0xFC0A4025</span>
<span class="cp">#define MCFGPIO_PCLRR_CS		0xFC0A4026</span>
<span class="cp">#define MCFGPIO_PCLRR_FECI2C		0xFC0A4027</span>
<span class="cp">#define MCFGPIO_PCLRR_QSPI		0xFC0A4028</span>
<span class="cp">#define MCFGPIO_PCLRR_TIMER		0xFC0A4029</span>
<span class="cp">#define MCFGPIO_PCLRR_UART		0xFC0A402A</span>
<span class="cp">#define MCFGPIO_PCLRR_FECH		0xFC0A402B</span>
<span class="cp">#define MCFGPIO_PCLRR_FECL		0xFC0A402C</span>

<span class="cm">/*</span>
<span class="cm"> * Generic GPIO support</span>
<span class="cm"> */</span>
<span class="cp">#define MCFGPIO_PODR			MCFGPIO_PODR_CS</span>
<span class="cp">#define MCFGPIO_PDDR			MCFGPIO_PDDR_CS</span>
<span class="cp">#define MCFGPIO_PPDR			MCFGPIO_PPDSDR_CS</span>
<span class="cp">#define MCFGPIO_SETR			MCFGPIO_PPDSDR_CS</span>
<span class="cp">#define MCFGPIO_CLRR			MCFGPIO_PCLRR_CS</span>

<span class="cp">#define MCFGPIO_PIN_MAX			80</span>
<span class="cp">#define MCFGPIO_IRQ_MAX			8</span>
<span class="cp">#define MCFGPIO_IRQ_VECBASE		MCFINT_VECBASE</span>

<span class="cp">#define MCF_GPIO_PAR_UART		0xFC0A4036</span>
<span class="cp">#define MCF_GPIO_PAR_FECI2C		0xFC0A4033</span>
<span class="cp">#define MCF_GPIO_PAR_QSPI		0xFC0A4034</span>
<span class="cp">#define MCF_GPIO_PAR_FEC		0xFC0A4038</span>

<span class="cp">#define MCF_GPIO_PAR_UART_PAR_URXD0         (0x0001)</span>
<span class="cp">#define MCF_GPIO_PAR_UART_PAR_UTXD0         (0x0002)</span>

<span class="cp">#define MCF_GPIO_PAR_UART_PAR_URXD1         (0x0040)</span>
<span class="cp">#define MCF_GPIO_PAR_UART_PAR_UTXD1         (0x0080)</span>

<span class="cp">#define MCF_GPIO_PAR_FECI2C_PAR_SDA_URXD2   (0x02)</span>
<span class="cp">#define MCF_GPIO_PAR_FECI2C_PAR_SCL_UTXD2   (0x04)</span>

<span class="cm">/*</span>
<span class="cm"> *  PIT timer module.</span>
<span class="cm"> */</span>
<span class="cp">#define	MCFPIT_BASE1		0xFC080000	</span><span class="cm">/* Base address of TIMER1 */</span><span class="cp"></span>
<span class="cp">#define	MCFPIT_BASE2		0xFC084000	</span><span class="cm">/* Base address of TIMER2 */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> *  UART module.</span>
<span class="cm"> */</span>
<span class="cp">#define MCFUART_BASE0		0xFC060000	</span><span class="cm">/* Base address of UART0 */</span><span class="cp"></span>
<span class="cp">#define MCFUART_BASE1		0xFC064000	</span><span class="cm">/* Base address of UART1 */</span><span class="cp"></span>
<span class="cp">#define MCFUART_BASE2		0xFC068000	</span><span class="cm">/* Base address of UART2 */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> *  FEC module.</span>
<span class="cm"> */</span>
<span class="cp">#define	MCFFEC_BASE0		0xFC030000	</span><span class="cm">/* Base of FEC ethernet */</span><span class="cp"></span>
<span class="cp">#define	MCFFEC_SIZE0		0x800		</span><span class="cm">/* Register set size */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> *  QSPI module.</span>
<span class="cm"> */</span>
<span class="cp">#define	MCFQSPI_BASE		0xFC05C000	</span><span class="cm">/* Base of QSPI module */</span><span class="cp"></span>
<span class="cp">#define	MCFQSPI_SIZE		0x40		</span><span class="cm">/* Register set size */</span><span class="cp"></span>

<span class="cp">#define	MCFQSPI_CS0		46</span>
<span class="cp">#define	MCFQSPI_CS1		47</span>
<span class="cp">#define	MCFQSPI_CS2		27</span>

<span class="cm">/*</span>
<span class="cm"> *  Reset Control Unit.</span>
<span class="cm"> */</span>
<span class="cp">#define	MCF_RCR			0xFC0A0000</span>
<span class="cp">#define	MCF_RSR			0xFC0A0001</span>

<span class="cp">#define	MCF_RCR_SWRESET		0x80		</span><span class="cm">/* Software reset bit */</span><span class="cp"></span>
<span class="cp">#define	MCF_RCR_FRCSTOUT	0x40		</span><span class="cm">/* Force external reset */</span><span class="cp"></span>

<span class="cm">/****************************************************************************/</span>
<span class="cp">#endif  </span><span class="cm">/* m520xsim_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
