===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.3904 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3421 ( 19.7%)    0.3421 ( 24.6%)  FIR Parser
    1.0939 ( 62.9%)    0.7445 ( 53.5%)  'firrtl.circuit' Pipeline
    0.1484 (  8.5%)    0.0798 (  5.7%)    'firrtl.module' Pipeline
    0.1293 (  7.4%)    0.0694 (  5.0%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0191 (  1.1%)    0.0104 (  0.7%)      LowerCHIRRTL
    0.0159 (  0.9%)    0.0159 (  1.1%)    InferWidths
    0.0527 (  3.0%)    0.0527 (  3.8%)    InferResets
    0.0017 (  0.1%)    0.0017 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0020 (  0.1%)    0.0020 (  0.1%)    PrefixModules
    0.0896 (  5.2%)    0.0896 (  6.4%)    LowerFIRRTLTypes
    0.6030 ( 34.7%)    0.3221 ( 23.2%)    'firrtl.module' Pipeline
    0.0796 (  4.6%)    0.0452 (  3.2%)      ExpandWhens
    0.5234 ( 30.1%)    0.2769 ( 19.9%)      Canonicalizer
    0.0220 (  1.3%)    0.0220 (  1.6%)    Inliner
    0.0286 (  1.6%)    0.0286 (  2.1%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1190 (  6.8%)    0.1190 (  8.6%)    'firrtl.module' Pipeline
    0.1190 (  6.8%)    0.1190 (  8.6%)      Canonicalizer
    0.0098 (  0.6%)    0.0098 (  0.7%)    CreateSiFiveMetadata
    0.0026 (  0.2%)    0.0026 (  0.2%)    EmitOMIR
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0963 (  5.5%)    0.0963 (  6.9%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1286 (  7.4%)    0.1286 (  9.3%)  'hw.module' Pipeline
    0.0136 (  0.8%)    0.0136 (  1.0%)    HWCleanup
    0.0303 (  1.7%)    0.0303 (  2.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0688 (  4.0%)    0.0688 (  5.0%)    Canonicalizer
    0.0009 (  0.1%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0150 (  0.9%)    0.0150 (  1.1%)    PrettifyVerilog
    0.0776 (  4.5%)    0.0776 (  5.6%)  ExportVerilog
    0.0012 (  0.1%)    0.0012 (  0.1%)  Rest
    1.7398 (100.0%)    1.3904 (100.0%)  Total

{
  totalTime: 1.402,
  maxMemory: 67846144
}
