library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
use IEEE.std_logic_arith.all;

entity if_id_reg is port
(
	CLK	: in std_logic;
   PC		: in std_logic_vector(31 downto 0);
	INST	: in std_logic_vector(31 downto 0)
);
end if_id_reg;

architecture behavior of if_id_reg is
begin

end behavior;
