#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu May  5 19:30:21 2016
# Process ID: 24735
# Current directory: /home/josefonseca/Documents/thesis/verilog/dot_prod
# Command line: vivado
# Log file: /home/josefonseca/Documents/thesis/verilog/dot_prod/vivado.log
# Journal file: /home/josefonseca/Documents/thesis/verilog/dot_prod/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 /home/josefonseca/Documents/thesis/verilog/dot_prod/project_1 -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
set_property board_part xilinx.com:zc702:part0:1.2 [current_project]
set_property simulator_language Verilog [current_project]
add_files -norecurse /home/josefonseca/Documents/thesis/verilog/dot_prod/dot_prod.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/josefonseca/Documents/thesis/verilog/dot_prod/dot_prod.v" into library work [/home/josefonseca/Documents/thesis/verilog/dot_prod/dot_prod.v:1]
[Thu May  5 19:30:59 2016] Launched synth_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/josefonseca/Documents/thesis/verilog/dot_prod/dot_prod.v" into library work [/home/josefonseca/Documents/thesis/verilog/dot_prod/dot_prod.v:1]
[Thu May  5 19:35:38 2016] Launched synth_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/josefonseca/Documents/thesis/verilog/dot_prod/dot_prod.v" into library work [/home/josefonseca/Documents/thesis/verilog/dot_prod/dot_prod.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [/home/josefonseca/Documents/thesis/verilog/dot_prod/dot_prod.v:84]
[Thu May  5 19:36:50 2016] Launched synth_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/josefonseca/Documents/thesis/verilog/dot_prod/dot_prod.v" into library work [/home/josefonseca/Documents/thesis/verilog/dot_prod/dot_prod.v:1]
[Thu May  5 19:37:17 2016] Launched synth_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/josefonseca/Documents/thesis/verilog/dot_prod/dot_prod.v" into library work [/home/josefonseca/Documents/thesis/verilog/dot_prod/dot_prod.v:1]
[Thu May  5 19:39:53 2016] Launched synth_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/josefonseca/Documents/thesis/verilog/dot_prod/dot_prod.v" into library work [/home/josefonseca/Documents/thesis/verilog/dot_prod/dot_prod.v:1]
[Thu May  5 19:40:55 2016] Launched synth_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/josefonseca/Documents/thesis/verilog/dot_prod/dot_prod.v" into library work [/home/josefonseca/Documents/thesis/verilog/dot_prod/dot_prod.v:1]
[Thu May  5 20:24:17 2016] Launched synth_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/josefonseca/Documents/thesis/verilog/dot_prod/dot_prod.v" into library work [/home/josefonseca/Documents/thesis/verilog/dot_prod/dot_prod.v:1]
[Fri May  6 16:36:25 2016] Launched synth_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:12 . Memory (MB): peak = 5880.906 ; gain = 0.000 ; free physical = 934 ; free virtual = 8482
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/josefonseca/Documents/thesis/verilog/dot_prod/dot_prod.v" into library work [/home/josefonseca/Documents/thesis/verilog/dot_prod/dot_prod.v:1]
[Fri May  6 16:48:38 2016] Launched synth_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/project_1/project_1.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri May  6 17:15:02 2016...
