throughput decod ldpc convolut code chiu wing sham member ieee chen franci lau senior member ieee yue zhao wai tam abstract paper propos decod architectur low densiti pariti check convolut code ldpccc ldpccc deriv quasi cyclic ldpc block code make quasi cyclic structur propos ldpccc decod adopt dynam messag storag mem ori simpl address control decod effici combin memori pipelin processor larg memori block advantag data width embed memori modern field programm gate array fpga rate ldpccc implement altera stratix fpga achiev throughput clock frequenc mhz decod display excel error perform lower bit energi nois power spectral densiti ratio term decod architectur fpga implement ldpc convolut code ldpc convolut code introduct low densiti pariti check ldpc code invent gallag capabl approach channel capac ldpc convolut code ldpcccs outperform ldpc block code term error perform lower error floor higher code gain decod plexiti comparison ldpcccs ldpc block code perspect hardwar complex communic digit base chao network complex system cellular bile code channel includ interest kong hong univers polytechn kong hong engin electron partment fellow current kong hong univers polytechn kong hong engin tronic elec degre china univers jinan system electron degre receiv tam wai china beij center qualcomm work current decod ldpc implement algorithm work kong hong univers polytechn kong hong assist student postgradu china siti univ jiaotong shanghai engin mation infor degre receiv zhao yue zhao yue magazin system circuit ieee editor associ chao bifurc journal intern editor associ guest applic theori nonlinear progress special transact ieic editor associ communic chao applic issu special process signal system circuit editor guest seri system impuls discret continu dynam editor associ system circuit transact ieee system circuit transact ieee editor associ serv communic wireless theori network complex applic communic digit base chao network sensor wireless network cooper code channel includ interest main paper 