// Seed: 3581151766
module module_0 (
    id_1,
    id_2,
    module_0,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_5 = -1;
  wire  id_6 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout tri0 id_7;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8,
      id_5
  );
  assign modCall_1.id_5 = 0;
  input wire id_6;
  inout wire id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4[-1'b0] = 1;
  assign id_7 = id_8 ? 1 : id_10;
  assign id_11 = id_6;
endmodule
