
---------- Begin Simulation Statistics ----------
final_tick                               2541826253500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 201552                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746816                       # Number of bytes of host memory used
host_op_rate                                   201551                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.81                       # Real time elapsed on the host
host_tick_rate                              567834279                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194189                       # Number of instructions simulated
sim_ops                                       4194189                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011816                       # Number of seconds simulated
sim_ticks                                 11816408500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             58.684342                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  327103                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               557394                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2704                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             70654                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            898114                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              40259                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          161659                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           121400                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1081403                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65305                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26767                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194189                       # Number of instructions committed
system.cpu.committedOps                       4194189                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.631418                       # CPI: cycles per instruction
system.cpu.discardedOps                        224277                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   610189                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1457997                       # DTB hits
system.cpu.dtb.data_misses                       7912                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   408966                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       855325                       # DTB read hits
system.cpu.dtb.read_misses                       7084                       # DTB read misses
system.cpu.dtb.write_accesses                  201223                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602672                       # DTB write hits
system.cpu.dtb.write_misses                       828                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18145                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3489712                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1062648                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           664792                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16833324                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177575                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  905130                       # ITB accesses
system.cpu.itb.fetch_acv                          396                       # ITB acv
system.cpu.itb.fetch_hits                      899805                       # ITB hits
system.cpu.itb.fetch_misses                      5325                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4219     69.37%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6082                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14425                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2681     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5132                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10891625000     92.14%     92.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9320000      0.08%     92.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                16793500      0.14%     92.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               903182500      7.64%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11820921000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903021                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946804                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8017192000     67.82%     67.82% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3803729000     32.18%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23619233                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85388      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540450     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838872     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592298     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104851      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194189                       # Class of committed instruction
system.cpu.quiesceCycles                        13584                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6785909                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          440                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156035                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        313682                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22791457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22791457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22791457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22791457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116879.266667                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116879.266667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116879.266667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116879.266667                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13029490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13029490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13029490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13029490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66817.897436                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66817.897436                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66817.897436                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66817.897436                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22441960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22441960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116885.208333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116885.208333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12829993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12829993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66822.880208                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66822.880208                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.268542                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539411274000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.268542                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204284                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204284                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128567                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34854                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86894                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34269                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28996                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28996                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87484                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40977                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       261791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       261791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 471479                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11155648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11155648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6697344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6697777                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17864689                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               74                       # Total snoops (count)
system.membus.snoopTraffic                       4736                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157872                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002793                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052779                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157431     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     441      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157872                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           823478536                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376395500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          463856000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5594432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4477952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10072384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5594432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5594432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157381                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34854                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34854                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         473446056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378960494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             852406550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    473446056                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        473446056                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188776141                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188776141                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188776141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        473446056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378960494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1041182691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77534.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69462.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000146004500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7355                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7355                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              407883                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112079                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157381                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121528                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157381                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121528                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10385                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2141                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5759                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2015290000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  734980000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4771465000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13709.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32459.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104070                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80536                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157381                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121528                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81743                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.509108                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.245444                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.441068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34762     42.53%     42.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24018     29.38%     71.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10165     12.44%     84.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4603      5.63%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2442      2.99%     92.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1473      1.80%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          942      1.15%     95.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          591      0.72%     96.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2747      3.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81743                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7355                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.985316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.377548                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.722261                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1340     18.22%     18.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5543     75.36%     93.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           276      3.75%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            93      1.26%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            48      0.65%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            16      0.22%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           13      0.18%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.14%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7355                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7355                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.229232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.214625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.719925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6596     89.68%     89.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               95      1.29%     90.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              465      6.32%     97.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              137      1.86%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               60      0.82%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7355                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9407744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  664640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7639424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10072384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7777792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       796.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       646.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    852.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    658.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11816403500                       # Total gap between requests
system.mem_ctrls.avgGap                      42366.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4962176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4445568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7639424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 419939442.682605266571                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376219897.949533462524                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 646509808.796809911728                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87413                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69968                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121528                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2525663000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2245802000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290794841750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28893.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32097.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2392821.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315616560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167727615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           561639540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          310793580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5171399670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        182638080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7642223925                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.746761                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    422854250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10999134250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            268121280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142487070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487911900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312296940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5106331890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        237432000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7486989960                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.609608                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    566253250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10855735250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11809208500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1562401                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1562401                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1562401                       # number of overall hits
system.cpu.icache.overall_hits::total         1562401                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87485                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87485                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87485                       # number of overall misses
system.cpu.icache.overall_misses::total         87485                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5389187000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5389187000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5389187000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5389187000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1649886                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1649886                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1649886                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1649886                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.053025                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.053025                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.053025                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.053025                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61601.268789                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61601.268789                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61601.268789                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61601.268789                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86894                       # number of writebacks
system.cpu.icache.writebacks::total             86894                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87485                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87485                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87485                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87485                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5301703000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5301703000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5301703000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5301703000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.053025                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.053025                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.053025                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.053025                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60601.280219                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60601.280219                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60601.280219                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60601.280219                       # average overall mshr miss latency
system.cpu.icache.replacements                  86894                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1562401                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1562401                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87485                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87485                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5389187000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5389187000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1649886                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1649886                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.053025                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.053025                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61601.268789                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61601.268789                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87485                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87485                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5301703000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5301703000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.053025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.053025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60601.280219                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60601.280219                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.792654                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1584268                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86972                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.215840                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.792654                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995689                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995689                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3387256                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3387256                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1317513                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1317513                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1317513                       # number of overall hits
system.cpu.dcache.overall_hits::total         1317513                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105768                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105768                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105768                       # number of overall misses
system.cpu.dcache.overall_misses::total        105768                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6774091500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6774091500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6774091500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6774091500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1423281                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1423281                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1423281                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1423281                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074313                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074313                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074313                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074313                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64046.701271                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64046.701271                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64046.701271                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64046.701271                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34678                       # number of writebacks
system.cpu.dcache.writebacks::total             34678                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36677                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36677                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36677                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36677                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69091                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69091                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69091                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69091                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4396096000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4396096000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4396096000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4396096000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048543                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048543                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048543                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048543                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63627.621543                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63627.621543                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63627.621543                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63627.621543                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68944                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       786910                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          786910                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49301                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49301                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3295448500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3295448500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       836211                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       836211                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058958                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058958                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66843.441310                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66843.441310                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9220                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9220                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40081                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40081                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2672055000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2672055000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047932                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047932                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66666.375589                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66666.375589                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530603                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530603                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56467                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56467                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3478643000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3478643000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587070                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587070                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096184                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096184                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61604.884269                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61604.884269                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27457                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27457                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29010                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29010                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1724041000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1724041000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049415                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049415                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59429.196829                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59429.196829                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10287                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10287                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64462500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64462500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080039                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080039                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72025.139665                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72025.139665                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63567500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63567500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080039                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080039                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71025.139665                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71025.139665                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541826253500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.304195                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1379206                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68944                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.004728                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.304195                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978813                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978813                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          743                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2961126                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2961126                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2738941654500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 265470                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747840                       # Number of bytes of host memory used
host_op_rate                                   265469                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   336.77                       # Real time elapsed on the host
host_tick_rate                              578620760                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89402378                       # Number of instructions simulated
sim_ops                                      89402378                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.194863                       # Number of seconds simulated
sim_ticks                                194862626000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.587981                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5866390                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              7761009                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3812                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            112642                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9173407                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             369544                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1386018                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1016474                       # Number of indirect misses.
system.cpu.branchPred.lookups                10175744                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  427531                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        58099                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84466958                       # Number of instructions committed
system.cpu.committedOps                      84466958                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.607490                       # CPI: cycles per instruction
system.cpu.discardedOps                        583436                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17048891                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32040473                       # DTB hits
system.cpu.dtb.data_misses                      34714                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3632304                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8623464                       # DTB read hits
system.cpu.dtb.read_misses                       8569                       # DTB read misses
system.cpu.dtb.write_accesses                13416587                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23417009                       # DTB write hits
system.cpu.dtb.write_misses                     26145                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4079                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           47665150                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           8944642                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         23793138                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       286774032                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.217038                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                11965399                       # ITB accesses
system.cpu.itb.fetch_acv                           69                       # ITB acv
system.cpu.itb.fetch_hits                    11964406                       # ITB hits
system.cpu.itb.fetch_misses                       993                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54449     85.36%     85.58% # number of callpals executed
system.cpu.kern.callpal::rdps                    1040      1.63%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rti                     8041     12.61%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63786                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88738                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      357                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29522     47.00%     47.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     127      0.20%     47.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     199      0.32%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   32967     52.48%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62815                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28229     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      127      0.22%     49.94% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      199      0.35%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28230     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56785                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             179140942500     91.93%     91.93% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               233395000      0.12%     92.05% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               217799500      0.11%     92.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             15273046500      7.84%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         194865183500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956202                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.856311                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.904004                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6510                      
system.cpu.kern.mode_good::user                  6510                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8170                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6510                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.796818                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886921                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       116303195000     59.68%     59.68% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78561988500     40.32%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        389180637                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       357                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026390      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44674627     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61171      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8707947     10.31%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23428163     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               564008      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84466958                       # Class of committed instruction
system.cpu.quiesceCycles                       544615                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       102406605                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          814                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2872593                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5744550                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20985604670                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20985604670                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20985604670                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20985604670                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118042.550737                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118042.550737                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118042.550737                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118042.550737                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1898                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   58                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    32.724138                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12086625323                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12086625323                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12086625323                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12086625323                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67986.417612                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67986.417612                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67986.417612                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67986.417612                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     43992380                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     43992380                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118259.086022                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118259.086022                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25392380                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25392380                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68259.086022                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68259.086022                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20941612290                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20941612290                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118042.096692                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118042.096692                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12061232943                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12061232943                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67985.845864                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67985.845864                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1518                       # Transaction distribution
system.membus.trans_dist::ReadResp            1013496                       # Transaction distribution
system.membus.trans_dist::WriteReq               2377                       # Transaction distribution
system.membus.trans_dist::WriteResp              2377                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1893718                       # Transaction distribution
system.membus.trans_dist::WritebackClean       409694                       # Transaction distribution
system.membus.trans_dist::CleanEvict           568539                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               31                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1682566                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1682566                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         409695                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        602285                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1229084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1229084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6853446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6861240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8445892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     52440896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     52440896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8683                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    256049344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    256058027                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               319853547                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              380                       # Total snoops (count)
system.membus.snoopTraffic                      24320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2875880                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000282                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016780                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2875070     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     810      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2875880                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7329500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15465692271                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1986380                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12072608000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2158537500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       26220480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      146205504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          172426496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     26220480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      26220480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121197952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121197952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          409695                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2284461                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2694164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1893718                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1893718                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         134558794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         750300389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             884861810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    134558794                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        134558794                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      621966123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            621966123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      621966123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        134558794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        750300389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1506827933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2300196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    324665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2277382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000153000500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       142418                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       142418                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7230184                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2164468                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2694164                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2303227                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2694164                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2303227                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  92109                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3031                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            180597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            168828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            167546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            153448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            201460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            141476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            145726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            147251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           153728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           179772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           164517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           179609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           152159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           178191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            154943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            155093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            167425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            130393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            186209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            124647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            129057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           129583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           143500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           188672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           150911                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25493571750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13010275000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74282103000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9797.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28547.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       614                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2271443                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1998853                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2694164                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2303227                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2552641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   47798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 127745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 131521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 132391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 132524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 132110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 133627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 133697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 135270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 137711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 141220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 139645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 140459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 140999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 141548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 143184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 143869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2115                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       631950                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    496.470468                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   300.458336                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   408.061899                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       151267     23.94%     23.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       116954     18.51%     42.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        57124      9.04%     51.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        38364      6.07%     57.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21078      3.34%     60.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17658      2.79%     63.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15043      2.38%     66.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12927      2.05%     68.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201535     31.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       631950                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       142418                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.270514                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.309973                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.154444                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         128882     90.50%     90.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         11038      7.75%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1216      0.85%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          648      0.45%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          553      0.39%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            7      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            5      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           43      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           16      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        142418                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       142418                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.150978                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.139081                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.712898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        135937     95.45%     95.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          5432      3.81%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           941      0.66%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            66      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            22      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        142418                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              166531520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5894976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               147212160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               172426496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            147406528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       854.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       755.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    884.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    756.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  194862626000                       # Total gap between requests
system.mem_ctrls.avgGap                      38992.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     20778560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145752448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    147212160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 106631838.164800256491                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 747975386.516652941704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2627.492046627761                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 755466366.341588735580                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       409695                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2284461                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2303227                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11146060500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  63135175000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       867500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4840095264250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27205.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27636.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    108437.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2101440.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2274175680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1208722680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9257531220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5908152600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15382595280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      76604825100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10320515520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       120956518080                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.727127                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25652576750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6507020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 162709782750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2238461400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1189751475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9321826920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6099350760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15382595280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      77089866030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9912132480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       121233984345                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        622.151034                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24515415750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6507020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 163847132500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1890                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1890                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179785                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179785                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1130                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5716                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7790                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363350                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3215                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8683                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365771                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1123000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5413000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926008670                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5522000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              530000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 714                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283239.684898                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          357    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    196829801000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     23893753                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         23893753                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     23893753                       # number of overall hits
system.cpu.icache.overall_hits::total        23893753                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       409695                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         409695                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       409695                       # number of overall misses
system.cpu.icache.overall_misses::total        409695                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  24209583000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  24209583000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  24209583000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  24209583000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     24303448                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24303448                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     24303448                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24303448                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016857                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016857                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59091.721891                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59091.721891                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59091.721891                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59091.721891                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       409694                       # number of writebacks
system.cpu.icache.writebacks::total            409694                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       409695                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       409695                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       409695                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       409695                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  23799888000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  23799888000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  23799888000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  23799888000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016857                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016857                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016857                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016857                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58091.721891                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58091.721891                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58091.721891                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58091.721891                       # average overall mshr miss latency
system.cpu.icache.replacements                 409694                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     23893753                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        23893753                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       409695                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        409695                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  24209583000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  24209583000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     24303448                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24303448                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59091.721891                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59091.721891                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       409695                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       409695                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  23799888000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  23799888000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016857                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016857                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58091.721891                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58091.721891                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999943                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24126360                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            409694                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             58.888732                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999943                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          288                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          49016591                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         49016591                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27580628                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27580628                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27580628                       # number of overall hits
system.cpu.dcache.overall_hits::total        27580628                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4145175                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4145175                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4145175                       # number of overall misses
system.cpu.dcache.overall_misses::total       4145175                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254656670500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254656670500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254656670500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254656670500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31725803                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31725803                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31725803                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31725803                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130656                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130656                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130656                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130656                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61434.479968                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61434.479968                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61434.479968                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61434.479968                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1716310                       # number of writebacks
system.cpu.dcache.writebacks::total           1716310                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865853                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865853                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865853                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865853                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2279322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2279322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2279322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2279322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3895                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3895                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134695912000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134695912000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134695912000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134695912000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    255037000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    255037000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071844                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071844                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071844                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071844                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59094.727292                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59094.727292                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59094.727292                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59094.727292                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65478.048780                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65478.048780                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2284477                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7646304                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7646304                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       798591                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        798591                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48617463000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48617463000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8444895                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8444895                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.094565                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094565                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60879.051980                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60879.051980                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201864                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201864                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       596727                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       596727                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1518                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1518                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35602388500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35602388500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    255037000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    255037000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070661                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070661                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59662.774602                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59662.774602                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168008.563900                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168008.563900                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19934324                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19934324                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3346584                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3346584                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 206039207500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 206039207500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23280908                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23280908                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143748                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143748                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61567.021028                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61567.021028                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1663989                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1663989                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1682595                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1682595                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2377                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2377                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  99093523500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  99093523500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072274                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072274                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58893.271108                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58893.271108                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103295                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103295                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5199                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5199                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    394124500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    394124500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.047920                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.047920                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75807.751491                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75807.751491                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5188                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5188                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    388346500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    388346500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.047818                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.047818                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74854.760987                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74854.760987                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108397                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108397                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108397                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108397                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 197115401000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29685051                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2284477                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.994244                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          662                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66169865                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66169865                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3056238366500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 512627                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748864                       # Number of bytes of host memory used
host_op_rate                                   512627                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1436.32                       # Real time elapsed on the host
host_tick_rate                              220908895                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   736298461                       # Number of instructions simulated
sim_ops                                     736298461                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.317297                       # Number of seconds simulated
sim_ticks                                317296712000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             90.255367                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                17203349                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             19060749                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              20722                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1174453                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          35348903                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             181941                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          988372                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           806431                       # Number of indirect misses.
system.cpu.branchPred.lookups                37252509                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  258175                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        66237                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   646896083                       # Number of instructions committed
system.cpu.committedOps                     646896083                       # Number of ops (including micro ops) committed
system.cpu.cpi                               0.980982                       # CPI: cycles per instruction
system.cpu.discardedOps                       3609368                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                111375254                       # DTB accesses
system.cpu.dtb.data_acv                             4                       # DTB access violations
system.cpu.dtb.data_hits                    114219552                       # DTB hits
system.cpu.dtb.data_misses                      33355                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 88525702                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     89406601                       # DTB read hits
system.cpu.dtb.read_misses                      26974                       # DTB read misses
system.cpu.dtb.write_accesses                22849552                       # DTB write accesses
system.cpu.dtb.write_acv                            4                       # DTB write access violations
system.cpu.dtb.write_hits                    24812951                       # DTB write hits
system.cpu.dtb.write_misses                      6381                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              172003                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          521984626                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          91971263                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         25488595                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       172562441                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               1.019387                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                86550302                       # ITB accesses
system.cpu.itb.fetch_acv                         3177                       # ITB acv
system.cpu.itb.fetch_hits                    86539937                       # ITB hits
system.cpu.itb.fetch_misses                     10365                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   673      1.48%      1.48% # number of callpals executed
system.cpu.kern.callpal::tbi                        3      0.01%      1.49% # number of callpals executed
system.cpu.kern.callpal::swpipl                 16497     36.27%     37.76% # number of callpals executed
system.cpu.kern.callpal::rdps                    1037      2.28%     40.04% # number of callpals executed
system.cpu.kern.callpal::rti                     2569      5.65%     45.69% # number of callpals executed
system.cpu.kern.callpal::callsys                  851      1.87%     47.56% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     47.56% # number of callpals executed
system.cpu.kern.callpal::rdunique               23848     52.44%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  45481                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      76755                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     7875     40.61%     40.61% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     325      1.68%     42.29% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   11191     57.71%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                19391                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7875     48.99%     48.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      325      2.02%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7875     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16075                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             309489259000     97.54%     97.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               496350000      0.16%     97.70% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7297104500      2.30%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         317282713500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.703690                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.828993                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2545                      
system.cpu.kern.mode_good::user                  2545                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3242                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2545                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.785009                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.879558                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        28853862500      9.09%      9.09% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         288428851000     90.91%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      673                       # number of times the context was actually changed
system.cpu.numCycles                        634593424                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            22178521      3.43%      3.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               510427997     78.90%     82.33% # Class of committed instruction
system.cpu.op_class_0::IntMult                  79017      0.01%     82.34% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     82.34% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 76049      0.01%     82.36% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 21042      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  7014      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::MemRead               88862230     13.74%     96.10% # Class of committed instruction
system.cpu.op_class_0::MemWrite              24764948      3.83%     99.93% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             30547      0.00%     99.93% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            30282      0.00%     99.94% # Class of committed instruction
system.cpu.op_class_0::IprAccess               418436      0.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                646896083                       # Class of committed instruction
system.cpu.tickCycles                       462030983                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           55                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1624115                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3248232                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1199775                       # Transaction distribution
system.membus.trans_dist::WriteReq                325                       # Transaction distribution
system.membus.trans_dist::WriteResp               325                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       668631                       # Transaction distribution
system.membus.trans_dist::WritebackClean       509318                       # Transaction distribution
system.membus.trans_dist::CleanEvict           446166                       # Transaction distribution
system.membus.trans_dist::ReadExReq            424340                       # Transaction distribution
system.membus.trans_dist::ReadExResp           424340                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         509318                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        690459                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1527954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1527954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3344391                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3345045                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4872999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     65192704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     65192704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    114139392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    114141992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               179334696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1624442                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000034                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005819                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1624387    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      55      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1624442                       # Request fanout histogram
system.membus.reqLayer0.occupancy              812500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8286580500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         5933203750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2694680249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       32596352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       71347008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          103943360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     32596352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      32596352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     42792384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42792384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          509318                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1114797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1624115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       668631                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             668631                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         102731452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         224858958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             327590410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    102731452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        102731452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      134865514                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            134865514                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      134865514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        102731452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        224858958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            462455924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1163056.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    444872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1086593.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000436096250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        69935                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        69935                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4240440                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1094249                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1624115                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1177930                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1624115                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1177930                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  92650                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 14874                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             83631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             98351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            105780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             86368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             98007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            102119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            101113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            100171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            105422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             74151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           102525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            87938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           120480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            86059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            87233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            92117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             63668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             89839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             90668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             61368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             70817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             84974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             80108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             80905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             75339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             61374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            74059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            47979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            93523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            62864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            58813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            66756                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  17227098750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7657325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             45942067500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11248.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29998.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1164031                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  887151                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1624115                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1177930                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1446216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   82179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  64424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  71122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  70731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  71354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  70598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  70616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  70630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  70900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  70353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  70333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  70183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  69964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  69943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  69939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       643349                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    268.051736                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   171.290425                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.217534                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       226714     35.24%     35.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       179078     27.84%     63.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        84633     13.16%     76.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        41680      6.48%     82.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        25911      4.03%     86.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17928      2.79%     89.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18839      2.93%     92.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12459      1.94%     94.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36107      5.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       643349                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        69935                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.898306                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.811703                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.731440                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           9210     13.17%     13.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         53935     77.12%     90.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          3762      5.38%     95.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1398      2.00%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           681      0.97%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           339      0.48%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          229      0.33%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          138      0.20%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          119      0.17%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           53      0.08%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           20      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           16      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           11      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            6      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         69935                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        69935                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.630500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.602308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.989613                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            48533     69.40%     69.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1296      1.85%     71.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18182     26.00%     97.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1397      2.00%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              412      0.59%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               97      0.14%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               17      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         69935                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               98013760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5929600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                74435456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               103943360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             75387520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       308.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       234.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    327.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    237.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  317296232000                       # Total gap between requests
system.mem_ctrls.avgGap                     113237.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     28471808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     69541952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     74435456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 89732439.458748638630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 219170099.688899397850                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 234592585.377941161394                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       509318                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1114797                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1177930                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14299889750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  31642177750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7607704554500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28076.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28383.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6458537.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2369044860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1259207565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5397304500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2822490540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     25047194640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     109186627020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      29895304320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       175977173445                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        554.613921                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  76701164750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10595260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 230000287250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2224381320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1182301890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5537355600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3248651340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     25047194640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     109175748570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      29904465120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       176320098480                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.694691                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  76737113500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10595260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 229964338500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 325                       # Transaction distribution
system.iobus.trans_dist::WriteResp                325                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          650                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          650                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     650                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               812500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              325000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    317296712000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     87764617                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         87764617                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     87764617                       # number of overall hits
system.cpu.icache.overall_hits::total        87764617                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       509317                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         509317                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       509317                       # number of overall misses
system.cpu.icache.overall_misses::total        509317                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  30938585500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  30938585500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  30938585500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  30938585500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     88273934                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     88273934                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     88273934                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     88273934                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005770                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005770                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005770                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005770                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60745.244121                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60745.244121                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60745.244121                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60745.244121                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       509318                       # number of writebacks
system.cpu.icache.writebacks::total            509318                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       509317                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       509317                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       509317                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       509317                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  30429267500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  30429267500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  30429267500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  30429267500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005770                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005770                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005770                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005770                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59745.242158                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59745.242158                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59745.242158                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59745.242158                       # average overall mshr miss latency
system.cpu.icache.replacements                 509318                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     87764617                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        87764617                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       509317                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        509317                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  30938585500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  30938585500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     88273934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     88273934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005770                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005770                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60745.244121                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60745.244121                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       509317                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       509317                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  30429267500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  30429267500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005770                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005770                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59745.242158                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59745.242158                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            88479177                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            509830                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            173.546431                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          171                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         177057186                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        177057186                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    111747009                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        111747009                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    111747009                       # number of overall hits
system.cpu.dcache.overall_hits::total       111747009                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1622727                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1622727                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1622727                       # number of overall misses
system.cpu.dcache.overall_misses::total       1622727                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  98731256500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  98731256500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  98731256500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  98731256500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    113369736                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    113369736                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    113369736                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    113369736                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014314                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014314                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014314                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014314                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60842.801346                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60842.801346                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60842.801346                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60842.801346                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       668631                       # number of writebacks
system.cpu.dcache.writebacks::total            668631                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       512930                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       512930                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       512930                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       512930                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1109797                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1109797                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1109797                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1109797                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          325                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          325                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  66285893000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  66285893000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  66285893000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  66285893000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009789                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009789                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009789                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009789                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59727.943939                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59727.943939                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59727.943939                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59727.943939                       # average overall mshr miss latency
system.cpu.dcache.replacements                1114797                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     87873446                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        87873446                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       789324                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        789324                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48754070500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48754070500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     88662770                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     88662770                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008903                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008903                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61766.866965                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61766.866965                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       103853                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       103853                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       685471                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       685471                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  41714586500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  41714586500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007731                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007731                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60855.362955                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60855.362955                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     23873563                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       23873563                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       833403                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       833403                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  49977186000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  49977186000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     24706966                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     24706966                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.033731                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033731                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59967.609908                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59967.609908                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       409077                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       409077                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       424326                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       424326                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          325                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          325                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  24571306500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24571306500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017174                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017174                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57906.671993                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57906.671993                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        72970                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        72970                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5002                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5002                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    350004500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    350004500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        77972                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        77972                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.064151                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.064151                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 69972.910836                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69972.910836                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5002                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5002                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    345002500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    345002500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.064151                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.064151                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 68972.910836                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68972.910836                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        77881                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        77881                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        77881                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        77881                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 317296712000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           113434169                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1115821                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            101.659826                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          395                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          589                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         228165975                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        228165975                       # Number of data accesses

---------- End Simulation Statistics   ----------
