#
# OPTION COMMAND FILE created by Cadence Quantus Extraction Version 21.1.1-s329 from CCL
#
capacitance \
	 -decoupling_factor 1.0 \
	 -ground_net "gnd!"
distributed_processing \
	 -multi_cpu 1
extract \
	 -selection "all" \
	 -type "rc_coupled"
extraction_setup \
	 -array_vias_spacing "auto" \
	 -max_fracture_length infinite \
	 -max_fracture_length_unit "MICRONS" \
	 -max_via_array_size \
		"auto" \
	 -net_name_space "LAYOUT"
filter_coupling_cap \
	 -coupling_cap_threshold_absolute 0.01 \
	 -coupling_cap_threshold_relative 0.001
filter_res \
	 -merge_parallel_res false \
	 -min_res 0.001
input_db -type pvs \
	 -design_cell_name "xorLayoutExample layout FinalProject" \
	 -directory_name "/project/gpdk45/users/nizark/ws/PVS_RESULTS/LVS/xorLayoutExample/svdb" \
	 -format "DFII" \
	 -run_name "xorLayoutExample"
log_file \
	 -file_name "/project/gpdk45/users/nizark/ws/qrc.xorLayoutExample.log"
output_db -type smart_view \
	 -cdl_out_map_directory \
		"/project/gpdk45/users/nizark/ws/PVS_RESULTS/LVS/xorLayoutExample" \
	 -device_finger_delimiter "@" \
	 -include_cap_model "false" \
	 -include_parasitic_cap_model "false" \
	 -include_parasitic_res_model "comment" \
	 -include_parasitic_res_width true \
	 -include_res_model "false" \
	 -output_xy \
		"CANONICAL_CAP" \
		"CANONICAL_RES" \
		"DIODE" \
		"MOS" \
		"BIPOLAR" \
		"GENERIC" \
	 -res_component "presistor" \
	 -view_name "smart_RCC_typical"
output_setup \
	 -directory_name "/tmp/qrc_48850" \
	 -file_name "/tmp/qrc_48850/xorLayoutExample/rcx.sp" \
	 -net_name_space "SCHEMATIC" \
	 -temporary_directory_name "xorLayoutExample"
process_technology \
	 -technology_corner \
		"typical" \
	 -technology_library_file "/project/gpdk45/users/nizark/ws/pvtech.lib" \
	 -technology_name "gpdk045_pvs" \
	 -temperature \
		25.0


