// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vddr4_dimm.h for the primary calling header

#include "Vddr4_dimm__pch.h"
#include "Vddr4_dimm___024root.h"

VL_INLINE_OPT void Vddr4_dimm___024root___nba_sequent__TOP__1(Vddr4_dimm___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vddr4_dimm__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vddr4_dimm___024root___nba_sequent__TOP__1\n"); );
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_activation 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_activation;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_precharge 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_precharge;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_write 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_write;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_read 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_read;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__cycle_counter 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__cycle_counter;
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v0][0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v1][0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v2][0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v3][0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v4][0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v5][0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v6][9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v7][8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v8][7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v9][6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v10][5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v11][4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v12][3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v13][2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v14][1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v15][0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v15;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_activation 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_activation;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_precharge 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_precharge;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_write 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_write;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_read 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_read;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__cycle_counter 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__cycle_counter;
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v0][0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v1][0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v2][0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v3][0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v4][0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v5][0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v6][9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v7][8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v8][7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v9][6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v10][5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v11][4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v12][3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v13][2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v14][1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v15][0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v15;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_activation 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_activation;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_precharge 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_precharge;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_write 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_write;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_read 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_read;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__cycle_counter 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__cycle_counter;
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v0][0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v1][0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v2][0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v3][0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v4][0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v5][0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v6][9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v7][8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v8][7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v9][6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v10][5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v11][4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v12][3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v13][2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v14][1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v15][0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v15;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_activation 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_activation;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_precharge 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_precharge;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_write 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_write;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_read 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_read;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__cycle_counter 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__cycle_counter;
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v0][0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v1][0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v2][0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v3][0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v4][0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v5][0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v6][9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v7][8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v8][7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v9][6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v10][5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v11][4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v12][3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v13][2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v14][1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v15][0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v15;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_activation 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_activation;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_precharge 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_precharge;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_write 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_write;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_read 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_read;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__cycle_counter 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__cycle_counter;
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v0][0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v1][0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v2][0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v3][0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v4][0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v5][0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v6][9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v7][8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v8][7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v9][6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v10][5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v11][4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v12][3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v13][2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v14][1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v15][0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v15;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_activation 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_activation;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_precharge 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_precharge;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_write 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_write;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_read 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_read;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__cycle_counter 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__cycle_counter;
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v0][0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v1][0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v2][0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v3][0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v4][0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v5][0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v6][9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v7][8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v8][7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v9][6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v10][5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v11][4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v12][3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v13][2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v14][1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v15][0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v15;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_activation 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_activation;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_precharge 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_precharge;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_write 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_write;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_read 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_read;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__cycle_counter 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__cycle_counter;
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v0][0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v1][0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v2][0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v3][0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v4][0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v5][0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v6][9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v7][8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v8][7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v9][6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v10][5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v11][4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v12][3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v13][2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v14][1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v15][0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v15;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_activation 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_activation;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_precharge 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_precharge;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_write 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_write;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_read 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_read;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__cycle_counter 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__cycle_counter;
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v0][0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v1][0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v2][0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v3][0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v4][0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v5][0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v6][9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v7][8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v8][7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v9][6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v10][5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v11][4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v12][3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v13][2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v14][1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v15][0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v15;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_activation 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_activation;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_precharge 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_precharge;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_write 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_write;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_read 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_read;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__cycle_counter 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__cycle_counter;
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v0][0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v1][0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v2][0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v3][0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v4][0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v5][0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v6][9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v7][8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v8][7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v9][6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v10][5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v11][4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v12][3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v13][2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v14][1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v15][0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v15;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_activation 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_activation;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_precharge 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_precharge;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_write 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_write;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_read 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_read;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__cycle_counter 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__cycle_counter;
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v0][0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v1][0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v2][0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v3][0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v4][0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v5][0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v6][9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v7][8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v8][7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v9][6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v10][5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v11][4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v12][3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v13][2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v14][1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v15][0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v15;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_activation 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_activation;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_precharge 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_precharge;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_write 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_write;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_read 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_read;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__cycle_counter 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__cycle_counter;
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v0][0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v1][0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v2][0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v3][0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v4][0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v5][0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v6][9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v7][8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v8][7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v9][6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v10][5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v11][4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v12][3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v13][2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v14][1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v15][0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v15;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_activation 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_activation;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_precharge 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_precharge;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_write 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_write;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_read 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_read;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__cycle_counter 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__cycle_counter;
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v0][0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v1][0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v2][0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v3][0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v4][0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v5][0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v6][9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v7][8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v8][7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v9][6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v10][5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v11][4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v12][3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v13][2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v14][1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v15][0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v15;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_activation 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_activation;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_precharge 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_precharge;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_write 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_write;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_read 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_read;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__cycle_counter 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__cycle_counter;
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v0][0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v1][0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v2][0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v3][0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v4][0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v5][0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v6][9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v7][8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v8][7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v9][6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v10][5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v11][4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v12][3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v13][2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v14][1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v15][0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v15;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_activation 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_activation;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_precharge 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_precharge;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_write 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_write;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_read 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_read;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__cycle_counter 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__cycle_counter;
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v0][0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v1][0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v2][0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v3][0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v4][0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v5][0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v6][9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v7][8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v8][7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v9][6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v10][5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v11][4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v12][3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v13][2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v14][1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v15][0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v15;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_activation 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_activation;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_precharge 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_precharge;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_write 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_write;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_read 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_read;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__cycle_counter 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__cycle_counter;
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v0][0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v1][0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v2][0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v3][0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v4][0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v5][0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v6][9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v7][8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v8][7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v9][6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v10][5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v11][4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v12][3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v13][2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v14][1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v15][0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v15;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_activation 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_activation;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_precharge 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_precharge;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_write 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_write;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_read 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_read;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__cycle_counter 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__cycle_counter;
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v0][0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v1][0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v2][0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v3][0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v4][0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v5][0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v6][9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v7][8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v8][7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v9][6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v10][5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v11][4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v12][3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v13][2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v14][1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v15][0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v15;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_activation 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_activation;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_precharge 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_precharge;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_write 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_write;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_read 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_read;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__cycle_counter 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__cycle_counter;
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v0][0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v1][0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v2][0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v3][0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v4][0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v5][0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v6][9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v7][8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v8][7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v9][6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v10][5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v11][4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v12][3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v13][2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v14][1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v15][0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v15;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_activation 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_activation;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_precharge 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_precharge;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_write 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_write;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_read 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_read;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__cycle_counter 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__cycle_counter;
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v0][0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v1][0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v2][0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v3][0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v4][0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v5][0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v6][9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v7][8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v8][7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v9][6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v10][5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v11][4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v12][3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v13][2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v14][1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v15][0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v15;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_activation 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_activation;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_precharge 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_precharge;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_write 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_write;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_read 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_read;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__cycle_counter 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__cycle_counter;
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v0][0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v1][0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v2][0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v3][0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v4][0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v5][0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v6][9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v7][8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v8][7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v9][6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v10][5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v11][4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v12][3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v13][2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v14][1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v15][0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v15;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_activation 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_activation;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_precharge 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_precharge;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_write 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_write;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_read 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_read;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__cycle_counter 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__cycle_counter;
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v0][0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v1][0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v2][0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v3][0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v4][0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v5][0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v6][9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v7][8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v8][7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v9][6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v10][5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v11][4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v12][3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v13][2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v14][1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v15][0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v15;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_activation 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_activation;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_precharge 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_precharge;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_write 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_write;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_read 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_read;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__cycle_counter 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__cycle_counter;
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v0][0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v1][0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v2][0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v3][0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v4][0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v5][0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v6][9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v7][8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v8][7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v9][6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v10][5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v11][4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v12][3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v13][2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v14][1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v15][0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v15;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_activation 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_activation;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_precharge 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_precharge;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_write 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_write;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_read 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_read;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__cycle_counter 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__cycle_counter;
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v0][0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v1][0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v2][0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v3][0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v4][0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v5][0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v6][9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v7][8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v8][7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v9][6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v10][5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v11][4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v12][3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v13][2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v14][1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v15][0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v15;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_activation 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_activation;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_precharge 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_precharge;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_write 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_write;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_read 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_read;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__cycle_counter 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__cycle_counter;
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v0][0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v1][0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v2][0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v3][0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v4][0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v5][0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v6][9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v7][8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v8][7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v9][6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v10][5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v11][4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v12][3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v13][2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v14][1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v15][0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v15;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_activation 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_activation;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_precharge 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_precharge;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_write 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_write;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_read 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_read;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__cycle_counter 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__cycle_counter;
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v0][0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v1][0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v2][0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v3][0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v4][0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v5][0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v6][9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v7][8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v8][7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v9][6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v10][5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v11][4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v12][3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v13][2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v14][1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v15][0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v15;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_activation 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_activation;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_precharge 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_precharge;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_write 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_write;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_read 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_read;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__cycle_counter 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__cycle_counter;
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v0][0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v1][0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v2][0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v3][0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v4][0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v5][0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v6][9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v7][8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v8][7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v9][6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v10][5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v11][4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v12][3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v13][2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v14][1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v15][0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v15;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_activation 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_activation;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_precharge 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_precharge;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_write 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_write;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_read 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_read;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__cycle_counter 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__cycle_counter;
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v0][0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v1][0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v2][0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v3][0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v4][0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v5][0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v6][9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v7][8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v8][7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v9][6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v10][5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v11][4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v12][3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v13][2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v14][1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v15][0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v15;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_activation 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_activation;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_precharge 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_precharge;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_write 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_write;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_read 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_read;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__cycle_counter 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__cycle_counter;
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v0][0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v1][0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v2][0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v3][0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v4][0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v5][0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v6][9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v7][8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v8][7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v9][6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v10][5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v11][4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v12][3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v13][2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v14][1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v15][0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v15;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_activation 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_activation;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_precharge 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_precharge;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_write 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_write;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_read 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_read;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__cycle_counter 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__cycle_counter;
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v0][0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v1][0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v2][0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v3][0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v4][0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v5][0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v6][9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v7][8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v8][7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v9][6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v10][5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v11][4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v12][3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v13][2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v14][1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v15][0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v15;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_activation 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_activation;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_precharge 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_precharge;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_write 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_write;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_read 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_read;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__cycle_counter 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__cycle_counter;
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v0][0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v1][0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v2][0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v3][0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v4][0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v5][0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v6][9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v7][8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v8][7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v9][6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v10][5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v11][4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v12][3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v13][2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v14][1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v15][0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v15;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_activation 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_activation;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_precharge 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_precharge;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_write 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_write;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_read 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_read;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__cycle_counter 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__cycle_counter;
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v0][0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v1][0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v2][0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v3][0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v4][0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v5][0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v6][9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v7][8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v8][7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v9][6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v10][5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v11][4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v12][3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v13][2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v14][1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v15][0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v15;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_activation 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_activation;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_precharge 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_precharge;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_write 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_write;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_read 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_read;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__cycle_counter 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__cycle_counter;
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v0][0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v1][0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v2][0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v3][0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v4][0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v5][0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v6][9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v7][8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v8][7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v9][6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v10][5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v11][4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v12][3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v13][2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v14][1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v15][0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v15;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_activation 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_activation;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_precharge 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_precharge;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_write 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_write;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_read 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_read;
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__cycle_counter 
        = vlSelfRef.__Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__cycle_counter;
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v0][0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v1][0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v2][0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v3][0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v4][0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v5][0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v6][9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v7][8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v8][7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v9][6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v10][5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v11][4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v12][3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v13][2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v14][1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank[vlSelfRef.__VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v15][0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v15;
    }
}

VL_INLINE_OPT void Vddr4_dimm___024root___nba_sequent__TOP__2(Vddr4_dimm___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vddr4_dimm__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vddr4_dimm___024root___nba_sequent__TOP__2\n"); );
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Init
    SData/*31:0*/ __Vtemp_1;
    VlWide<4>/*127:0*/ __Vtemp_5;
    SData/*31:0*/ __Vtemp_7;
    VlWide<4>/*127:0*/ __Vtemp_11;
    SData/*31:0*/ __Vtemp_13;
    VlWide<4>/*127:0*/ __Vtemp_17;
    SData/*31:0*/ __Vtemp_19;
    VlWide<4>/*127:0*/ __Vtemp_23;
    SData/*31:0*/ __Vtemp_25;
    VlWide<4>/*127:0*/ __Vtemp_29;
    SData/*31:0*/ __Vtemp_31;
    VlWide<4>/*127:0*/ __Vtemp_35;
    SData/*31:0*/ __Vtemp_37;
    VlWide<4>/*127:0*/ __Vtemp_41;
    SData/*31:0*/ __Vtemp_43;
    VlWide<4>/*127:0*/ __Vtemp_47;
    SData/*31:0*/ __Vtemp_49;
    VlWide<4>/*127:0*/ __Vtemp_53;
    SData/*31:0*/ __Vtemp_55;
    VlWide<4>/*127:0*/ __Vtemp_59;
    SData/*31:0*/ __Vtemp_61;
    VlWide<4>/*127:0*/ __Vtemp_65;
    SData/*31:0*/ __Vtemp_67;
    VlWide<4>/*127:0*/ __Vtemp_71;
    SData/*31:0*/ __Vtemp_73;
    VlWide<4>/*127:0*/ __Vtemp_77;
    SData/*31:0*/ __Vtemp_79;
    VlWide<4>/*127:0*/ __Vtemp_83;
    SData/*31:0*/ __Vtemp_85;
    VlWide<4>/*127:0*/ __Vtemp_89;
    SData/*31:0*/ __Vtemp_91;
    VlWide<4>/*127:0*/ __Vtemp_95;
    SData/*31:0*/ __Vtemp_97;
    VlWide<4>/*127:0*/ __Vtemp_101;
    SData/*31:0*/ __Vtemp_103;
    VlWide<4>/*127:0*/ __Vtemp_107;
    SData/*31:0*/ __Vtemp_109;
    VlWide<4>/*127:0*/ __Vtemp_113;
    SData/*31:0*/ __Vtemp_115;
    VlWide<4>/*127:0*/ __Vtemp_119;
    SData/*31:0*/ __Vtemp_121;
    VlWide<4>/*127:0*/ __Vtemp_125;
    SData/*31:0*/ __Vtemp_127;
    VlWide<4>/*127:0*/ __Vtemp_131;
    SData/*31:0*/ __Vtemp_133;
    VlWide<4>/*127:0*/ __Vtemp_137;
    SData/*31:0*/ __Vtemp_139;
    VlWide<4>/*127:0*/ __Vtemp_143;
    SData/*31:0*/ __Vtemp_145;
    VlWide<4>/*127:0*/ __Vtemp_149;
    SData/*31:0*/ __Vtemp_151;
    VlWide<4>/*127:0*/ __Vtemp_155;
    SData/*31:0*/ __Vtemp_157;
    VlWide<4>/*127:0*/ __Vtemp_161;
    SData/*31:0*/ __Vtemp_163;
    VlWide<4>/*127:0*/ __Vtemp_167;
    SData/*31:0*/ __Vtemp_169;
    VlWide<4>/*127:0*/ __Vtemp_173;
    SData/*31:0*/ __Vtemp_175;
    VlWide<4>/*127:0*/ __Vtemp_179;
    SData/*31:0*/ __Vtemp_181;
    VlWide<4>/*127:0*/ __Vtemp_185;
    SData/*31:0*/ __Vtemp_187;
    VlWide<4>/*127:0*/ __Vtemp_191;
    // Body
    if (((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_end)) 
         & (IData)(vlSelfRef.rst_N_in))) {
        if (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_write) {
            __Vtemp_5[0U] = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                              [0U].__PVT__write_buffer[0U]) 
                             | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                             [0U].__PVT__write_buffer);
            __Vtemp_5[1U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                              [0U].__PVT__write_buffer[1U]) 
                             | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [0U].__PVT__write_buffer[1U]));
            __Vtemp_5[2U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                              [0U].__PVT__write_buffer[2U]) 
                             | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [0U].__PVT__write_buffer[2U]));
            __Vtemp_5[3U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                              [0U].__PVT__write_buffer[3U]) 
                             | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [0U].__PVT__write_buffer[3U]));
            __Vtemp_1 = (0xffffU & ((vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer
                                     [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                        [0U].__PVT__col_idx) 
                                       | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val))] 
                                     & (((0U == (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                          ? 0U : (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[
                                                  (((IData)(0xfU) 
                                                    + 
                                                    (0x7fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                   >> 5U)] 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                        | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[
                                           (3U & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                  >> 5U))] 
                                           >> (0x1fU 
                                               & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                    | ((((0U == (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                          ? 0U : (__Vtemp_5[
                                                  (((IData)(0xfU) 
                                                    + 
                                                    (0x7fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                   >> 5U)] 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                        | (__Vtemp_5[
                                           (3U & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                  >> 5U))] 
                                           >> (0x1fU 
                                               & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))) 
                                       & (~ (((0U == 
                                               (0x1fU 
                                                & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                               ? 0U
                                               : (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[
                                                  (((IData)(0xfU) 
                                                    + 
                                                    (0x7fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                   >> 5U)] 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                             | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[
                                                (3U 
                                                 & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                    >> 5U))] 
                                                >> 
                                                (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))))));
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[(
                                                                                (8U 
                                                                                & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                                                                [0U]
                                                                                .__PVT__col_idx) 
                                                                                | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val))] 
                = __Vtemp_1;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__next_read 
                = vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer
                [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                   [0U].__PVT__col_idx) | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val))];
        }
        if (((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val) 
             == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_end_val))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_end = 1U;
        }
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__read_ready = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val 
            = (7U & ((IData)(1U) + (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val)));
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_end = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__read_ready = 0U;
    }
    if (((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_end)) 
         & (IData)(vlSelfRef.rst_N_in))) {
        if (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_write) {
            __Vtemp_11[0U] = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [1U].__PVT__write_buffer[0U]) 
                              | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                              [1U].__PVT__write_buffer);
            __Vtemp_11[1U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [1U].__PVT__write_buffer[1U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [1U].__PVT__write_buffer[1U]));
            __Vtemp_11[2U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [1U].__PVT__write_buffer[2U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [1U].__PVT__write_buffer[2U]));
            __Vtemp_11[3U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [1U].__PVT__write_buffer[3U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [1U].__PVT__write_buffer[3U]));
            __Vtemp_7 = (0xffffU & ((vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer
                                     [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                        [1U].__PVT__col_idx) 
                                       | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val))] 
                                     & (((0U == (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                          ? 0U : (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[
                                                  (((IData)(0xfU) 
                                                    + 
                                                    (0x7fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                   >> 5U)] 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                        | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[
                                           (3U & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                  >> 5U))] 
                                           >> (0x1fU 
                                               & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                    | ((((0U == (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                          ? 0U : (__Vtemp_11[
                                                  (((IData)(0xfU) 
                                                    + 
                                                    (0x7fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                   >> 5U)] 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                        | (__Vtemp_11[
                                           (3U & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                  >> 5U))] 
                                           >> (0x1fU 
                                               & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))) 
                                       & (~ (((0U == 
                                               (0x1fU 
                                                & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                               ? 0U
                                               : (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[
                                                  (((IData)(0xfU) 
                                                    + 
                                                    (0x7fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                   >> 5U)] 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                             | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[
                                                (3U 
                                                 & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                    >> 5U))] 
                                                >> 
                                                (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))))));
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[(
                                                                                (8U 
                                                                                & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                                                                [1U]
                                                                                .__PVT__col_idx) 
                                                                                | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val))] 
                = __Vtemp_7;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__next_read 
                = vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer
                [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                   [1U].__PVT__col_idx) | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val))];
        }
        if (((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val) 
             == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_end_val))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_end = 1U;
        }
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__read_ready = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val 
            = (7U & ((IData)(1U) + (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val)));
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_end = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__read_ready = 0U;
    }
    if (((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_end)) 
         & (IData)(vlSelfRef.rst_N_in))) {
        if (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_write) {
            __Vtemp_17[0U] = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [2U].__PVT__write_buffer[0U]) 
                              | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                              [2U].__PVT__write_buffer);
            __Vtemp_17[1U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [2U].__PVT__write_buffer[1U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [2U].__PVT__write_buffer[1U]));
            __Vtemp_17[2U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [2U].__PVT__write_buffer[2U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [2U].__PVT__write_buffer[2U]));
            __Vtemp_17[3U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [2U].__PVT__write_buffer[3U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [2U].__PVT__write_buffer[3U]));
            __Vtemp_13 = (0xffffU & ((vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer
                                      [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                         [2U].__PVT__col_idx) 
                                        | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val))] 
                                      & (((0U == (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                           ? 0U : (
                                                   vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                         | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[
                                            (3U & (
                                                   VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                   >> 5U))] 
                                            >> (0x1fU 
                                                & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                     | ((((0U == (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                           ? 0U : (
                                                   __Vtemp_17[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                         | (__Vtemp_17[
                                            (3U & (
                                                   VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                   >> 5U))] 
                                            >> (0x1fU 
                                                & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))) 
                                        & (~ (((0U 
                                                == 
                                                (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                                ? 0U
                                                : (
                                                   vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                              | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[
                                                 (3U 
                                                  & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                     >> 5U))] 
                                                 >> 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))))));
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[(
                                                                                (8U 
                                                                                & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                                                                [2U]
                                                                                .__PVT__col_idx) 
                                                                                | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val))] 
                = __Vtemp_13;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__next_read 
                = vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer
                [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                   [2U].__PVT__col_idx) | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val))];
        }
        if (((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val) 
             == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_end_val))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_end = 1U;
        }
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__read_ready = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val 
            = (7U & ((IData)(1U) + (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val)));
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_end = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__read_ready = 0U;
    }
    if (((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_end)) 
         & (IData)(vlSelfRef.rst_N_in))) {
        if (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_write) {
            __Vtemp_23[0U] = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [3U].__PVT__write_buffer[0U]) 
                              | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                              [3U].__PVT__write_buffer);
            __Vtemp_23[1U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [3U].__PVT__write_buffer[1U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [3U].__PVT__write_buffer[1U]));
            __Vtemp_23[2U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [3U].__PVT__write_buffer[2U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [3U].__PVT__write_buffer[2U]));
            __Vtemp_23[3U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [3U].__PVT__write_buffer[3U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [3U].__PVT__write_buffer[3U]));
            __Vtemp_19 = (0xffffU & ((vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer
                                      [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                         [3U].__PVT__col_idx) 
                                        | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val))] 
                                      & (((0U == (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                           ? 0U : (
                                                   vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                         | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[
                                            (3U & (
                                                   VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                   >> 5U))] 
                                            >> (0x1fU 
                                                & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                     | ((((0U == (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                           ? 0U : (
                                                   __Vtemp_23[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                         | (__Vtemp_23[
                                            (3U & (
                                                   VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                   >> 5U))] 
                                            >> (0x1fU 
                                                & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))) 
                                        & (~ (((0U 
                                                == 
                                                (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                                ? 0U
                                                : (
                                                   vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                              | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[
                                                 (3U 
                                                  & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                     >> 5U))] 
                                                 >> 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))))));
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[(
                                                                                (8U 
                                                                                & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                                                                [3U]
                                                                                .__PVT__col_idx) 
                                                                                | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val))] 
                = __Vtemp_19;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__next_read 
                = vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer
                [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                   [3U].__PVT__col_idx) | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val))];
        }
        if (((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val) 
             == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_end_val))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_end = 1U;
        }
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__read_ready = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val 
            = (7U & ((IData)(1U) + (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val)));
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_end = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__read_ready = 0U;
    }
    if (((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_end)) 
         & (IData)(vlSelfRef.rst_N_in))) {
        if (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_write) {
            __Vtemp_29[0U] = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [4U].__PVT__write_buffer[0U]) 
                              | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                              [4U].__PVT__write_buffer);
            __Vtemp_29[1U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [4U].__PVT__write_buffer[1U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [4U].__PVT__write_buffer[1U]));
            __Vtemp_29[2U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [4U].__PVT__write_buffer[2U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [4U].__PVT__write_buffer[2U]));
            __Vtemp_29[3U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [4U].__PVT__write_buffer[3U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [4U].__PVT__write_buffer[3U]));
            __Vtemp_25 = (0xffffU & ((vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer
                                      [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                         [4U].__PVT__col_idx) 
                                        | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val))] 
                                      & (((0U == (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                           ? 0U : (
                                                   vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                         | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[
                                            (3U & (
                                                   VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                   >> 5U))] 
                                            >> (0x1fU 
                                                & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                     | ((((0U == (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                           ? 0U : (
                                                   __Vtemp_29[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                         | (__Vtemp_29[
                                            (3U & (
                                                   VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                   >> 5U))] 
                                            >> (0x1fU 
                                                & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))) 
                                        & (~ (((0U 
                                                == 
                                                (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                                ? 0U
                                                : (
                                                   vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                              | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[
                                                 (3U 
                                                  & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                     >> 5U))] 
                                                 >> 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))))));
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[(
                                                                                (8U 
                                                                                & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                                                                [4U]
                                                                                .__PVT__col_idx) 
                                                                                | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val))] 
                = __Vtemp_25;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__next_read 
                = vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer
                [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                   [4U].__PVT__col_idx) | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val))];
        }
        if (((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val) 
             == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_end_val))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_end = 1U;
        }
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__read_ready = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val 
            = (7U & ((IData)(1U) + (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val)));
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_end = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__read_ready = 0U;
    }
    if (((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_end)) 
         & (IData)(vlSelfRef.rst_N_in))) {
        if (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_write) {
            __Vtemp_35[0U] = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [5U].__PVT__write_buffer[0U]) 
                              | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                              [5U].__PVT__write_buffer);
            __Vtemp_35[1U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [5U].__PVT__write_buffer[1U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [5U].__PVT__write_buffer[1U]));
            __Vtemp_35[2U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [5U].__PVT__write_buffer[2U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [5U].__PVT__write_buffer[2U]));
            __Vtemp_35[3U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [5U].__PVT__write_buffer[3U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [5U].__PVT__write_buffer[3U]));
            __Vtemp_31 = (0xffffU & ((vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer
                                      [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                         [5U].__PVT__col_idx) 
                                        | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val))] 
                                      & (((0U == (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                           ? 0U : (
                                                   vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                         | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[
                                            (3U & (
                                                   VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                   >> 5U))] 
                                            >> (0x1fU 
                                                & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                     | ((((0U == (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                           ? 0U : (
                                                   __Vtemp_35[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                         | (__Vtemp_35[
                                            (3U & (
                                                   VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                   >> 5U))] 
                                            >> (0x1fU 
                                                & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))) 
                                        & (~ (((0U 
                                                == 
                                                (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                                ? 0U
                                                : (
                                                   vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                              | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[
                                                 (3U 
                                                  & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                     >> 5U))] 
                                                 >> 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))))));
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[(
                                                                                (8U 
                                                                                & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                                                                [5U]
                                                                                .__PVT__col_idx) 
                                                                                | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val))] 
                = __Vtemp_31;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__next_read 
                = vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer
                [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                   [5U].__PVT__col_idx) | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val))];
        }
        if (((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val) 
             == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_end_val))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_end = 1U;
        }
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__read_ready = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val 
            = (7U & ((IData)(1U) + (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val)));
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_end = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__read_ready = 0U;
    }
    if (((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_end)) 
         & (IData)(vlSelfRef.rst_N_in))) {
        if (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_write) {
            __Vtemp_41[0U] = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [6U].__PVT__write_buffer[0U]) 
                              | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                              [6U].__PVT__write_buffer);
            __Vtemp_41[1U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [6U].__PVT__write_buffer[1U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [6U].__PVT__write_buffer[1U]));
            __Vtemp_41[2U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [6U].__PVT__write_buffer[2U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [6U].__PVT__write_buffer[2U]));
            __Vtemp_41[3U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [6U].__PVT__write_buffer[3U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [6U].__PVT__write_buffer[3U]));
            __Vtemp_37 = (0xffffU & ((vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer
                                      [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                         [6U].__PVT__col_idx) 
                                        | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val))] 
                                      & (((0U == (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                           ? 0U : (
                                                   vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                         | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[
                                            (3U & (
                                                   VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                   >> 5U))] 
                                            >> (0x1fU 
                                                & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                     | ((((0U == (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                           ? 0U : (
                                                   __Vtemp_41[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                         | (__Vtemp_41[
                                            (3U & (
                                                   VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                   >> 5U))] 
                                            >> (0x1fU 
                                                & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))) 
                                        & (~ (((0U 
                                                == 
                                                (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                                ? 0U
                                                : (
                                                   vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                              | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[
                                                 (3U 
                                                  & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                     >> 5U))] 
                                                 >> 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))))));
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[(
                                                                                (8U 
                                                                                & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                                                                [6U]
                                                                                .__PVT__col_idx) 
                                                                                | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val))] 
                = __Vtemp_37;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__next_read 
                = vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer
                [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                   [6U].__PVT__col_idx) | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val))];
        }
        if (((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val) 
             == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_end_val))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_end = 1U;
        }
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__read_ready = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val 
            = (7U & ((IData)(1U) + (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val)));
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_end = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__read_ready = 0U;
    }
    if (((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_end)) 
         & (IData)(vlSelfRef.rst_N_in))) {
        if (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_write) {
            __Vtemp_47[0U] = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [7U].__PVT__write_buffer[0U]) 
                              | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                              [7U].__PVT__write_buffer);
            __Vtemp_47[1U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [7U].__PVT__write_buffer[1U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [7U].__PVT__write_buffer[1U]));
            __Vtemp_47[2U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [7U].__PVT__write_buffer[2U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [7U].__PVT__write_buffer[2U]));
            __Vtemp_47[3U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [7U].__PVT__write_buffer[3U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [7U].__PVT__write_buffer[3U]));
            __Vtemp_43 = (0xffffU & ((vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer
                                      [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                         [7U].__PVT__col_idx) 
                                        | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val))] 
                                      & (((0U == (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                           ? 0U : (
                                                   vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                         | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[
                                            (3U & (
                                                   VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                   >> 5U))] 
                                            >> (0x1fU 
                                                & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                     | ((((0U == (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                           ? 0U : (
                                                   __Vtemp_47[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                         | (__Vtemp_47[
                                            (3U & (
                                                   VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                   >> 5U))] 
                                            >> (0x1fU 
                                                & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))) 
                                        & (~ (((0U 
                                                == 
                                                (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                                ? 0U
                                                : (
                                                   vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                              | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[
                                                 (3U 
                                                  & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                     >> 5U))] 
                                                 >> 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))))));
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[(
                                                                                (8U 
                                                                                & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                                                                [7U]
                                                                                .__PVT__col_idx) 
                                                                                | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val))] 
                = __Vtemp_43;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__next_read 
                = vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer
                [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                   [7U].__PVT__col_idx) | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val))];
        }
        if (((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val) 
             == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_end_val))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_end = 1U;
        }
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__read_ready = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val 
            = (7U & ((IData)(1U) + (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val)));
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_end = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__read_ready = 0U;
    }
    if (((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_end)) 
         & (IData)(vlSelfRef.rst_N_in))) {
        if (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_write) {
            __Vtemp_53[0U] = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [0U].__PVT__write_buffer[0U]) 
                              | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                              [0U].__PVT__write_buffer);
            __Vtemp_53[1U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [0U].__PVT__write_buffer[1U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [0U].__PVT__write_buffer[1U]));
            __Vtemp_53[2U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [0U].__PVT__write_buffer[2U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [0U].__PVT__write_buffer[2U]));
            __Vtemp_53[3U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [0U].__PVT__write_buffer[3U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [0U].__PVT__write_buffer[3U]));
            __Vtemp_49 = (0xffffU & ((vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer
                                      [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                         [0U].__PVT__col_idx) 
                                        | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val))] 
                                      & (((0U == (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                           ? 0U : (
                                                   vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                         | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[
                                            (3U & (
                                                   VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                   >> 5U))] 
                                            >> (0x1fU 
                                                & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                     | ((((0U == (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                           ? 0U : (
                                                   __Vtemp_53[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                         | (__Vtemp_53[
                                            (3U & (
                                                   VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                   >> 5U))] 
                                            >> (0x1fU 
                                                & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))) 
                                        & (~ (((0U 
                                                == 
                                                (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                                ? 0U
                                                : (
                                                   vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                              | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[
                                                 (3U 
                                                  & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                     >> 5U))] 
                                                 >> 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))))));
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[(
                                                                                (8U 
                                                                                & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                                                                [0U]
                                                                                .__PVT__col_idx) 
                                                                                | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val))] 
                = __Vtemp_49;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__next_read 
                = vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer
                [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                   [0U].__PVT__col_idx) | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val))];
        }
        if (((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val) 
             == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_end_val))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_end = 1U;
        }
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__read_ready = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val 
            = (7U & ((IData)(1U) + (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val)));
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_end = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__read_ready = 0U;
    }
    if (((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_end)) 
         & (IData)(vlSelfRef.rst_N_in))) {
        if (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_write) {
            __Vtemp_59[0U] = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [1U].__PVT__write_buffer[0U]) 
                              | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                              [1U].__PVT__write_buffer);
            __Vtemp_59[1U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [1U].__PVT__write_buffer[1U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [1U].__PVT__write_buffer[1U]));
            __Vtemp_59[2U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [1U].__PVT__write_buffer[2U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [1U].__PVT__write_buffer[2U]));
            __Vtemp_59[3U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [1U].__PVT__write_buffer[3U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [1U].__PVT__write_buffer[3U]));
            __Vtemp_55 = (0xffffU & ((vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer
                                      [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                         [1U].__PVT__col_idx) 
                                        | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val))] 
                                      & (((0U == (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                           ? 0U : (
                                                   vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                         | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[
                                            (3U & (
                                                   VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                   >> 5U))] 
                                            >> (0x1fU 
                                                & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                     | ((((0U == (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                           ? 0U : (
                                                   __Vtemp_59[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                         | (__Vtemp_59[
                                            (3U & (
                                                   VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                   >> 5U))] 
                                            >> (0x1fU 
                                                & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))) 
                                        & (~ (((0U 
                                                == 
                                                (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                                ? 0U
                                                : (
                                                   vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                              | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[
                                                 (3U 
                                                  & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                     >> 5U))] 
                                                 >> 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))))));
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[(
                                                                                (8U 
                                                                                & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                                                                [1U]
                                                                                .__PVT__col_idx) 
                                                                                | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val))] 
                = __Vtemp_55;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__next_read 
                = vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer
                [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                   [1U].__PVT__col_idx) | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val))];
        }
        if (((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val) 
             == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_end_val))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_end = 1U;
        }
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__read_ready = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val 
            = (7U & ((IData)(1U) + (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val)));
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_end = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__read_ready = 0U;
    }
    if (((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_end)) 
         & (IData)(vlSelfRef.rst_N_in))) {
        if (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_write) {
            __Vtemp_65[0U] = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [2U].__PVT__write_buffer[0U]) 
                              | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                              [2U].__PVT__write_buffer);
            __Vtemp_65[1U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [2U].__PVT__write_buffer[1U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [2U].__PVT__write_buffer[1U]));
            __Vtemp_65[2U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [2U].__PVT__write_buffer[2U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [2U].__PVT__write_buffer[2U]));
            __Vtemp_65[3U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [2U].__PVT__write_buffer[3U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [2U].__PVT__write_buffer[3U]));
            __Vtemp_61 = (0xffffU & ((vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer
                                      [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                         [2U].__PVT__col_idx) 
                                        | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val))] 
                                      & (((0U == (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                           ? 0U : (
                                                   vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                         | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[
                                            (3U & (
                                                   VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                   >> 5U))] 
                                            >> (0x1fU 
                                                & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                     | ((((0U == (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                           ? 0U : (
                                                   __Vtemp_65[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                         | (__Vtemp_65[
                                            (3U & (
                                                   VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                   >> 5U))] 
                                            >> (0x1fU 
                                                & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))) 
                                        & (~ (((0U 
                                                == 
                                                (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                                ? 0U
                                                : (
                                                   vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                              | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[
                                                 (3U 
                                                  & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                     >> 5U))] 
                                                 >> 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))))));
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[(
                                                                                (8U 
                                                                                & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                                                                [2U]
                                                                                .__PVT__col_idx) 
                                                                                | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val))] 
                = __Vtemp_61;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__next_read 
                = vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer
                [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                   [2U].__PVT__col_idx) | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val))];
        }
        if (((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val) 
             == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_end_val))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_end = 1U;
        }
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__read_ready = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val 
            = (7U & ((IData)(1U) + (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val)));
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_end = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__read_ready = 0U;
    }
    if (((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_end)) 
         & (IData)(vlSelfRef.rst_N_in))) {
        if (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_write) {
            __Vtemp_71[0U] = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [3U].__PVT__write_buffer[0U]) 
                              | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                              [3U].__PVT__write_buffer);
            __Vtemp_71[1U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [3U].__PVT__write_buffer[1U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [3U].__PVT__write_buffer[1U]));
            __Vtemp_71[2U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [3U].__PVT__write_buffer[2U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [3U].__PVT__write_buffer[2U]));
            __Vtemp_71[3U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [3U].__PVT__write_buffer[3U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [3U].__PVT__write_buffer[3U]));
            __Vtemp_67 = (0xffffU & ((vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer
                                      [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                         [3U].__PVT__col_idx) 
                                        | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val))] 
                                      & (((0U == (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                           ? 0U : (
                                                   vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                         | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[
                                            (3U & (
                                                   VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                   >> 5U))] 
                                            >> (0x1fU 
                                                & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                     | ((((0U == (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                           ? 0U : (
                                                   __Vtemp_71[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                         | (__Vtemp_71[
                                            (3U & (
                                                   VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                   >> 5U))] 
                                            >> (0x1fU 
                                                & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))) 
                                        & (~ (((0U 
                                                == 
                                                (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                                ? 0U
                                                : (
                                                   vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                              | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[
                                                 (3U 
                                                  & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                     >> 5U))] 
                                                 >> 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))))));
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[(
                                                                                (8U 
                                                                                & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                                                                [3U]
                                                                                .__PVT__col_idx) 
                                                                                | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val))] 
                = __Vtemp_67;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__next_read 
                = vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer
                [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                   [3U].__PVT__col_idx) | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val))];
        }
        if (((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val) 
             == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_end_val))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_end = 1U;
        }
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__read_ready = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val 
            = (7U & ((IData)(1U) + (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val)));
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_end = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__read_ready = 0U;
    }
    if (((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_end)) 
         & (IData)(vlSelfRef.rst_N_in))) {
        if (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_write) {
            __Vtemp_77[0U] = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [4U].__PVT__write_buffer[0U]) 
                              | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                              [4U].__PVT__write_buffer);
            __Vtemp_77[1U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [4U].__PVT__write_buffer[1U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [4U].__PVT__write_buffer[1U]));
            __Vtemp_77[2U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [4U].__PVT__write_buffer[2U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [4U].__PVT__write_buffer[2U]));
            __Vtemp_77[3U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [4U].__PVT__write_buffer[3U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [4U].__PVT__write_buffer[3U]));
            __Vtemp_73 = (0xffffU & ((vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer
                                      [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                         [4U].__PVT__col_idx) 
                                        | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val))] 
                                      & (((0U == (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                           ? 0U : (
                                                   vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                         | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[
                                            (3U & (
                                                   VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                   >> 5U))] 
                                            >> (0x1fU 
                                                & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                     | ((((0U == (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                           ? 0U : (
                                                   __Vtemp_77[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                         | (__Vtemp_77[
                                            (3U & (
                                                   VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                   >> 5U))] 
                                            >> (0x1fU 
                                                & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))) 
                                        & (~ (((0U 
                                                == 
                                                (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                                ? 0U
                                                : (
                                                   vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                              | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[
                                                 (3U 
                                                  & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                     >> 5U))] 
                                                 >> 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))))));
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[(
                                                                                (8U 
                                                                                & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                                                                [4U]
                                                                                .__PVT__col_idx) 
                                                                                | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val))] 
                = __Vtemp_73;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__next_read 
                = vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer
                [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                   [4U].__PVT__col_idx) | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val))];
        }
        if (((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val) 
             == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_end_val))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_end = 1U;
        }
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__read_ready = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val 
            = (7U & ((IData)(1U) + (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val)));
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_end = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__read_ready = 0U;
    }
    if (((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_end)) 
         & (IData)(vlSelfRef.rst_N_in))) {
        if (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_write) {
            __Vtemp_83[0U] = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [5U].__PVT__write_buffer[0U]) 
                              | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                              [5U].__PVT__write_buffer);
            __Vtemp_83[1U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [5U].__PVT__write_buffer[1U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [5U].__PVT__write_buffer[1U]));
            __Vtemp_83[2U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [5U].__PVT__write_buffer[2U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [5U].__PVT__write_buffer[2U]));
            __Vtemp_83[3U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [5U].__PVT__write_buffer[3U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [5U].__PVT__write_buffer[3U]));
            __Vtemp_79 = (0xffffU & ((vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer
                                      [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                         [5U].__PVT__col_idx) 
                                        | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val))] 
                                      & (((0U == (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                           ? 0U : (
                                                   vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                         | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[
                                            (3U & (
                                                   VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                   >> 5U))] 
                                            >> (0x1fU 
                                                & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                     | ((((0U == (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                           ? 0U : (
                                                   __Vtemp_83[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                         | (__Vtemp_83[
                                            (3U & (
                                                   VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                   >> 5U))] 
                                            >> (0x1fU 
                                                & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))) 
                                        & (~ (((0U 
                                                == 
                                                (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                                ? 0U
                                                : (
                                                   vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                              | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[
                                                 (3U 
                                                  & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                     >> 5U))] 
                                                 >> 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))))));
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[(
                                                                                (8U 
                                                                                & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                                                                [5U]
                                                                                .__PVT__col_idx) 
                                                                                | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val))] 
                = __Vtemp_79;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__next_read 
                = vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer
                [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                   [5U].__PVT__col_idx) | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val))];
        }
        if (((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val) 
             == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_end_val))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_end = 1U;
        }
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__read_ready = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val 
            = (7U & ((IData)(1U) + (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val)));
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_end = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__read_ready = 0U;
    }
    if (((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_end)) 
         & (IData)(vlSelfRef.rst_N_in))) {
        if (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_write) {
            __Vtemp_89[0U] = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [6U].__PVT__write_buffer[0U]) 
                              | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                              [6U].__PVT__write_buffer);
            __Vtemp_89[1U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [6U].__PVT__write_buffer[1U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [6U].__PVT__write_buffer[1U]));
            __Vtemp_89[2U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [6U].__PVT__write_buffer[2U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [6U].__PVT__write_buffer[2U]));
            __Vtemp_89[3U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [6U].__PVT__write_buffer[3U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [6U].__PVT__write_buffer[3U]));
            __Vtemp_85 = (0xffffU & ((vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer
                                      [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                         [6U].__PVT__col_idx) 
                                        | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val))] 
                                      & (((0U == (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                           ? 0U : (
                                                   vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                         | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[
                                            (3U & (
                                                   VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                   >> 5U))] 
                                            >> (0x1fU 
                                                & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                     | ((((0U == (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                           ? 0U : (
                                                   __Vtemp_89[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                         | (__Vtemp_89[
                                            (3U & (
                                                   VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                   >> 5U))] 
                                            >> (0x1fU 
                                                & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))) 
                                        & (~ (((0U 
                                                == 
                                                (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                                ? 0U
                                                : (
                                                   vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                              | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[
                                                 (3U 
                                                  & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                     >> 5U))] 
                                                 >> 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))))));
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[(
                                                                                (8U 
                                                                                & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                                                                [6U]
                                                                                .__PVT__col_idx) 
                                                                                | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val))] 
                = __Vtemp_85;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__next_read 
                = vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer
                [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                   [6U].__PVT__col_idx) | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val))];
        }
        if (((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val) 
             == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_end_val))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_end = 1U;
        }
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__read_ready = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val 
            = (7U & ((IData)(1U) + (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val)));
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_end = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__read_ready = 0U;
    }
    if (((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_end)) 
         & (IData)(vlSelfRef.rst_N_in))) {
        if (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_write) {
            __Vtemp_95[0U] = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [7U].__PVT__write_buffer[0U]) 
                              | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                              [7U].__PVT__write_buffer);
            __Vtemp_95[1U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [7U].__PVT__write_buffer[1U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [7U].__PVT__write_buffer[1U]));
            __Vtemp_95[2U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [7U].__PVT__write_buffer[2U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [7U].__PVT__write_buffer[2U]));
            __Vtemp_95[3U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                               [7U].__PVT__write_buffer[3U]) 
                              | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                 [7U].__PVT__write_buffer[3U]));
            __Vtemp_91 = (0xffffU & ((vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer
                                      [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                         [7U].__PVT__col_idx) 
                                        | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val))] 
                                      & (((0U == (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                           ? 0U : (
                                                   vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                         | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[
                                            (3U & (
                                                   VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                   >> 5U))] 
                                            >> (0x1fU 
                                                & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                     | ((((0U == (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                           ? 0U : (
                                                   __Vtemp_95[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                         | (__Vtemp_95[
                                            (3U & (
                                                   VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                   >> 5U))] 
                                            >> (0x1fU 
                                                & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))) 
                                        & (~ (((0U 
                                                == 
                                                (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                                ? 0U
                                                : (
                                                   vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                              | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[
                                                 (3U 
                                                  & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                     >> 5U))] 
                                                 >> 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))))));
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[(
                                                                                (8U 
                                                                                & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                                                                [7U]
                                                                                .__PVT__col_idx) 
                                                                                | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val))] 
                = __Vtemp_91;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__next_read 
                = vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer
                [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                   [7U].__PVT__col_idx) | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val))];
        }
        if (((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val) 
             == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_end_val))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_end = 1U;
        }
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__read_ready = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val 
            = (7U & ((IData)(1U) + (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val)));
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_end = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__read_ready = 0U;
    }
    if (((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_end)) 
         & (IData)(vlSelfRef.rst_N_in))) {
        if (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_write) {
            __Vtemp_101[0U] = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [0U].__PVT__write_buffer[0U]) 
                               | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                               [0U].__PVT__write_buffer);
            __Vtemp_101[1U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [0U].__PVT__write_buffer[1U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [0U].__PVT__write_buffer[1U]));
            __Vtemp_101[2U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [0U].__PVT__write_buffer[2U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [0U].__PVT__write_buffer[2U]));
            __Vtemp_101[3U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [0U].__PVT__write_buffer[3U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [0U].__PVT__write_buffer[3U]));
            __Vtemp_97 = (0xffffU & ((vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer
                                      [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                         [0U].__PVT__col_idx) 
                                        | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val))] 
                                      & (((0U == (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                           ? 0U : (
                                                   vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                         | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[
                                            (3U & (
                                                   VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                   >> 5U))] 
                                            >> (0x1fU 
                                                & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                     | ((((0U == (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                           ? 0U : (
                                                   __Vtemp_101[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                         | (__Vtemp_101[
                                            (3U & (
                                                   VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                   >> 5U))] 
                                            >> (0x1fU 
                                                & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))) 
                                        & (~ (((0U 
                                                == 
                                                (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                                ? 0U
                                                : (
                                                   vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[
                                                   (((IData)(0xfU) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                              | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[
                                                 (3U 
                                                  & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                     >> 5U))] 
                                                 >> 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))))));
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[(
                                                                                (8U 
                                                                                & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                                                                [0U]
                                                                                .__PVT__col_idx) 
                                                                                | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val))] 
                = __Vtemp_97;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__next_read 
                = vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer
                [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                   [0U].__PVT__col_idx) | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val))];
        }
        if (((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val) 
             == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_end_val))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_end = 1U;
        }
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__read_ready = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val 
            = (7U & ((IData)(1U) + (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val)));
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_end = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__read_ready = 0U;
    }
    if (((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_end)) 
         & (IData)(vlSelfRef.rst_N_in))) {
        if (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_write) {
            __Vtemp_107[0U] = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [1U].__PVT__write_buffer[0U]) 
                               | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                               [1U].__PVT__write_buffer);
            __Vtemp_107[1U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [1U].__PVT__write_buffer[1U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [1U].__PVT__write_buffer[1U]));
            __Vtemp_107[2U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [1U].__PVT__write_buffer[2U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [1U].__PVT__write_buffer[2U]));
            __Vtemp_107[3U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [1U].__PVT__write_buffer[3U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [1U].__PVT__write_buffer[3U]));
            __Vtemp_103 = (0xffffU & ((vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer
                                       [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                          [1U].__PVT__col_idx) 
                                         | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val))] 
                                       & (((0U == (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                            ? 0U : 
                                           (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[
                                            (((IData)(0xfU) 
                                              + (0x7fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                          | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[
                                             (3U & 
                                              (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                               >> 5U))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                      | ((((0U == (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                            ? 0U : 
                                           (__Vtemp_107[
                                            (((IData)(0xfU) 
                                              + (0x7fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                          | (__Vtemp_107[
                                             (3U & 
                                              (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                               >> 5U))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))) 
                                         & (~ (((0U 
                                                 == 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                                 ? 0U
                                                 : 
                                                (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[
                                                 (((IData)(0xfU) 
                                                   + 
                                                   (0x7fU 
                                                    & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                  >> 5U)] 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                               | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[
                                                  (3U 
                                                   & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                      >> 5U))] 
                                                  >> 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))))));
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[(
                                                                                (8U 
                                                                                & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                                                                [1U]
                                                                                .__PVT__col_idx) 
                                                                                | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val))] 
                = __Vtemp_103;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__next_read 
                = vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer
                [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                   [1U].__PVT__col_idx) | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val))];
        }
        if (((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val) 
             == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_end_val))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_end = 1U;
        }
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__read_ready = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val 
            = (7U & ((IData)(1U) + (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val)));
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_end = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__read_ready = 0U;
    }
    if (((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_end)) 
         & (IData)(vlSelfRef.rst_N_in))) {
        if (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_write) {
            __Vtemp_113[0U] = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [2U].__PVT__write_buffer[0U]) 
                               | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                               [2U].__PVT__write_buffer);
            __Vtemp_113[1U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [2U].__PVT__write_buffer[1U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [2U].__PVT__write_buffer[1U]));
            __Vtemp_113[2U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [2U].__PVT__write_buffer[2U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [2U].__PVT__write_buffer[2U]));
            __Vtemp_113[3U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [2U].__PVT__write_buffer[3U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [2U].__PVT__write_buffer[3U]));
            __Vtemp_109 = (0xffffU & ((vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer
                                       [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                          [2U].__PVT__col_idx) 
                                         | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val))] 
                                       & (((0U == (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                            ? 0U : 
                                           (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[
                                            (((IData)(0xfU) 
                                              + (0x7fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                          | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[
                                             (3U & 
                                              (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                               >> 5U))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                      | ((((0U == (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                            ? 0U : 
                                           (__Vtemp_113[
                                            (((IData)(0xfU) 
                                              + (0x7fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                          | (__Vtemp_113[
                                             (3U & 
                                              (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                               >> 5U))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))) 
                                         & (~ (((0U 
                                                 == 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                                 ? 0U
                                                 : 
                                                (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[
                                                 (((IData)(0xfU) 
                                                   + 
                                                   (0x7fU 
                                                    & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                  >> 5U)] 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                               | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[
                                                  (3U 
                                                   & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                      >> 5U))] 
                                                  >> 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))))));
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[(
                                                                                (8U 
                                                                                & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                                                                [2U]
                                                                                .__PVT__col_idx) 
                                                                                | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val))] 
                = __Vtemp_109;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__next_read 
                = vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer
                [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                   [2U].__PVT__col_idx) | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val))];
        }
        if (((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val) 
             == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_end_val))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_end = 1U;
        }
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__read_ready = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val 
            = (7U & ((IData)(1U) + (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val)));
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_end = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__read_ready = 0U;
    }
    if (((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_end)) 
         & (IData)(vlSelfRef.rst_N_in))) {
        if (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_write) {
            __Vtemp_119[0U] = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [3U].__PVT__write_buffer[0U]) 
                               | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                               [3U].__PVT__write_buffer);
            __Vtemp_119[1U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [3U].__PVT__write_buffer[1U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [3U].__PVT__write_buffer[1U]));
            __Vtemp_119[2U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [3U].__PVT__write_buffer[2U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [3U].__PVT__write_buffer[2U]));
            __Vtemp_119[3U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [3U].__PVT__write_buffer[3U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [3U].__PVT__write_buffer[3U]));
            __Vtemp_115 = (0xffffU & ((vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer
                                       [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                          [3U].__PVT__col_idx) 
                                         | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val))] 
                                       & (((0U == (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                            ? 0U : 
                                           (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[
                                            (((IData)(0xfU) 
                                              + (0x7fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                          | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[
                                             (3U & 
                                              (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                               >> 5U))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                      | ((((0U == (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                            ? 0U : 
                                           (__Vtemp_119[
                                            (((IData)(0xfU) 
                                              + (0x7fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                          | (__Vtemp_119[
                                             (3U & 
                                              (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                               >> 5U))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))) 
                                         & (~ (((0U 
                                                 == 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                                 ? 0U
                                                 : 
                                                (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[
                                                 (((IData)(0xfU) 
                                                   + 
                                                   (0x7fU 
                                                    & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                  >> 5U)] 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                               | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[
                                                  (3U 
                                                   & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                      >> 5U))] 
                                                  >> 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))))));
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[(
                                                                                (8U 
                                                                                & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                                                                [3U]
                                                                                .__PVT__col_idx) 
                                                                                | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val))] 
                = __Vtemp_115;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__next_read 
                = vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer
                [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                   [3U].__PVT__col_idx) | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val))];
        }
        if (((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val) 
             == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_end_val))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_end = 1U;
        }
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__read_ready = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val 
            = (7U & ((IData)(1U) + (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val)));
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_end = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__read_ready = 0U;
    }
    if (((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_end)) 
         & (IData)(vlSelfRef.rst_N_in))) {
        if (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_write) {
            __Vtemp_125[0U] = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [4U].__PVT__write_buffer[0U]) 
                               | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                               [4U].__PVT__write_buffer);
            __Vtemp_125[1U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [4U].__PVT__write_buffer[1U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [4U].__PVT__write_buffer[1U]));
            __Vtemp_125[2U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [4U].__PVT__write_buffer[2U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [4U].__PVT__write_buffer[2U]));
            __Vtemp_125[3U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [4U].__PVT__write_buffer[3U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [4U].__PVT__write_buffer[3U]));
            __Vtemp_121 = (0xffffU & ((vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer
                                       [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                          [4U].__PVT__col_idx) 
                                         | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val))] 
                                       & (((0U == (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                            ? 0U : 
                                           (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[
                                            (((IData)(0xfU) 
                                              + (0x7fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                          | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[
                                             (3U & 
                                              (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                               >> 5U))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                      | ((((0U == (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                            ? 0U : 
                                           (__Vtemp_125[
                                            (((IData)(0xfU) 
                                              + (0x7fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                          | (__Vtemp_125[
                                             (3U & 
                                              (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                               >> 5U))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))) 
                                         & (~ (((0U 
                                                 == 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                                 ? 0U
                                                 : 
                                                (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[
                                                 (((IData)(0xfU) 
                                                   + 
                                                   (0x7fU 
                                                    & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                  >> 5U)] 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                               | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[
                                                  (3U 
                                                   & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                      >> 5U))] 
                                                  >> 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))))));
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[(
                                                                                (8U 
                                                                                & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                                                                [4U]
                                                                                .__PVT__col_idx) 
                                                                                | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val))] 
                = __Vtemp_121;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__next_read 
                = vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer
                [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                   [4U].__PVT__col_idx) | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val))];
        }
        if (((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val) 
             == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_end_val))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_end = 1U;
        }
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__read_ready = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val 
            = (7U & ((IData)(1U) + (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val)));
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_end = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__read_ready = 0U;
    }
    if (((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_end)) 
         & (IData)(vlSelfRef.rst_N_in))) {
        if (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_write) {
            __Vtemp_131[0U] = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [5U].__PVT__write_buffer[0U]) 
                               | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                               [5U].__PVT__write_buffer);
            __Vtemp_131[1U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [5U].__PVT__write_buffer[1U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [5U].__PVT__write_buffer[1U]));
            __Vtemp_131[2U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [5U].__PVT__write_buffer[2U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [5U].__PVT__write_buffer[2U]));
            __Vtemp_131[3U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [5U].__PVT__write_buffer[3U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [5U].__PVT__write_buffer[3U]));
            __Vtemp_127 = (0xffffU & ((vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer
                                       [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                          [5U].__PVT__col_idx) 
                                         | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val))] 
                                       & (((0U == (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                            ? 0U : 
                                           (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[
                                            (((IData)(0xfU) 
                                              + (0x7fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                          | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[
                                             (3U & 
                                              (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                               >> 5U))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                      | ((((0U == (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                            ? 0U : 
                                           (__Vtemp_131[
                                            (((IData)(0xfU) 
                                              + (0x7fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                          | (__Vtemp_131[
                                             (3U & 
                                              (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                               >> 5U))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))) 
                                         & (~ (((0U 
                                                 == 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                                 ? 0U
                                                 : 
                                                (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[
                                                 (((IData)(0xfU) 
                                                   + 
                                                   (0x7fU 
                                                    & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                  >> 5U)] 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                               | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[
                                                  (3U 
                                                   & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                      >> 5U))] 
                                                  >> 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))))));
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[(
                                                                                (8U 
                                                                                & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                                                                [5U]
                                                                                .__PVT__col_idx) 
                                                                                | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val))] 
                = __Vtemp_127;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__next_read 
                = vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer
                [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                   [5U].__PVT__col_idx) | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val))];
        }
        if (((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val) 
             == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_end_val))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_end = 1U;
        }
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__read_ready = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val 
            = (7U & ((IData)(1U) + (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val)));
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_end = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__read_ready = 0U;
    }
    if (((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_end)) 
         & (IData)(vlSelfRef.rst_N_in))) {
        if (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_write) {
            __Vtemp_137[0U] = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [6U].__PVT__write_buffer[0U]) 
                               | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                               [6U].__PVT__write_buffer);
            __Vtemp_137[1U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [6U].__PVT__write_buffer[1U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [6U].__PVT__write_buffer[1U]));
            __Vtemp_137[2U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [6U].__PVT__write_buffer[2U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [6U].__PVT__write_buffer[2U]));
            __Vtemp_137[3U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [6U].__PVT__write_buffer[3U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [6U].__PVT__write_buffer[3U]));
            __Vtemp_133 = (0xffffU & ((vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer
                                       [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                          [6U].__PVT__col_idx) 
                                         | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val))] 
                                       & (((0U == (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                            ? 0U : 
                                           (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[
                                            (((IData)(0xfU) 
                                              + (0x7fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                          | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[
                                             (3U & 
                                              (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                               >> 5U))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                      | ((((0U == (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                            ? 0U : 
                                           (__Vtemp_137[
                                            (((IData)(0xfU) 
                                              + (0x7fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                          | (__Vtemp_137[
                                             (3U & 
                                              (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                               >> 5U))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))) 
                                         & (~ (((0U 
                                                 == 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                                 ? 0U
                                                 : 
                                                (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[
                                                 (((IData)(0xfU) 
                                                   + 
                                                   (0x7fU 
                                                    & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                  >> 5U)] 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                               | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[
                                                  (3U 
                                                   & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                      >> 5U))] 
                                                  >> 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))))));
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[(
                                                                                (8U 
                                                                                & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                                                                [6U]
                                                                                .__PVT__col_idx) 
                                                                                | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val))] 
                = __Vtemp_133;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__next_read 
                = vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer
                [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                   [6U].__PVT__col_idx) | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val))];
        }
        if (((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val) 
             == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_end_val))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_end = 1U;
        }
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__read_ready = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val 
            = (7U & ((IData)(1U) + (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val)));
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_end = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__read_ready = 0U;
    }
    if (((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_end)) 
         & (IData)(vlSelfRef.rst_N_in))) {
        if (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_write) {
            __Vtemp_143[0U] = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [7U].__PVT__write_buffer[0U]) 
                               | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                               [7U].__PVT__write_buffer);
            __Vtemp_143[1U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [7U].__PVT__write_buffer[1U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [7U].__PVT__write_buffer[1U]));
            __Vtemp_143[2U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [7U].__PVT__write_buffer[2U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [7U].__PVT__write_buffer[2U]));
            __Vtemp_143[3U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [7U].__PVT__write_buffer[3U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [7U].__PVT__write_buffer[3U]));
            __Vtemp_139 = (0xffffU & ((vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer
                                       [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                          [7U].__PVT__col_idx) 
                                         | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val))] 
                                       & (((0U == (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                            ? 0U : 
                                           (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[
                                            (((IData)(0xfU) 
                                              + (0x7fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                          | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[
                                             (3U & 
                                              (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                               >> 5U))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                      | ((((0U == (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                            ? 0U : 
                                           (__Vtemp_143[
                                            (((IData)(0xfU) 
                                              + (0x7fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                          | (__Vtemp_143[
                                             (3U & 
                                              (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                               >> 5U))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))) 
                                         & (~ (((0U 
                                                 == 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                                 ? 0U
                                                 : 
                                                (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[
                                                 (((IData)(0xfU) 
                                                   + 
                                                   (0x7fU 
                                                    & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                  >> 5U)] 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                               | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[
                                                  (3U 
                                                   & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                      >> 5U))] 
                                                  >> 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))))));
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[(
                                                                                (8U 
                                                                                & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                                                                [7U]
                                                                                .__PVT__col_idx) 
                                                                                | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val))] 
                = __Vtemp_139;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__next_read 
                = vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer
                [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                   [7U].__PVT__col_idx) | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val))];
        }
        if (((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val) 
             == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_end_val))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_end = 1U;
        }
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__read_ready = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val 
            = (7U & ((IData)(1U) + (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val)));
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_end = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__read_ready = 0U;
    }
    if (((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_end)) 
         & (IData)(vlSelfRef.rst_N_in))) {
        if (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_write) {
            __Vtemp_149[0U] = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [0U].__PVT__write_buffer[0U]) 
                               | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                               [0U].__PVT__write_buffer);
            __Vtemp_149[1U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [0U].__PVT__write_buffer[1U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [0U].__PVT__write_buffer[1U]));
            __Vtemp_149[2U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [0U].__PVT__write_buffer[2U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [0U].__PVT__write_buffer[2U]));
            __Vtemp_149[3U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [0U].__PVT__write_buffer[3U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [0U].__PVT__write_buffer[3U]));
            __Vtemp_145 = (0xffffU & ((vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer
                                       [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                          [0U].__PVT__col_idx) 
                                         | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val))] 
                                       & (((0U == (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                            ? 0U : 
                                           (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[
                                            (((IData)(0xfU) 
                                              + (0x7fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                          | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[
                                             (3U & 
                                              (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                               >> 5U))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                      | ((((0U == (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                            ? 0U : 
                                           (__Vtemp_149[
                                            (((IData)(0xfU) 
                                              + (0x7fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                          | (__Vtemp_149[
                                             (3U & 
                                              (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                               >> 5U))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))) 
                                         & (~ (((0U 
                                                 == 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                                 ? 0U
                                                 : 
                                                (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[
                                                 (((IData)(0xfU) 
                                                   + 
                                                   (0x7fU 
                                                    & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                  >> 5U)] 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                               | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[
                                                  (3U 
                                                   & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                      >> 5U))] 
                                                  >> 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))))));
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[(
                                                                                (8U 
                                                                                & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                                                                [0U]
                                                                                .__PVT__col_idx) 
                                                                                | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val))] 
                = __Vtemp_145;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__next_read 
                = vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer
                [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                   [0U].__PVT__col_idx) | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val))];
        }
        if (((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val) 
             == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_end_val))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_end = 1U;
        }
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__read_ready = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val 
            = (7U & ((IData)(1U) + (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val)));
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_end = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__read_ready = 0U;
    }
    if (((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_end)) 
         & (IData)(vlSelfRef.rst_N_in))) {
        if (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_write) {
            __Vtemp_155[0U] = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [1U].__PVT__write_buffer[0U]) 
                               | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                               [1U].__PVT__write_buffer);
            __Vtemp_155[1U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [1U].__PVT__write_buffer[1U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [1U].__PVT__write_buffer[1U]));
            __Vtemp_155[2U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [1U].__PVT__write_buffer[2U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [1U].__PVT__write_buffer[2U]));
            __Vtemp_155[3U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [1U].__PVT__write_buffer[3U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [1U].__PVT__write_buffer[3U]));
            __Vtemp_151 = (0xffffU & ((vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer
                                       [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                          [1U].__PVT__col_idx) 
                                         | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val))] 
                                       & (((0U == (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                            ? 0U : 
                                           (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[
                                            (((IData)(0xfU) 
                                              + (0x7fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                          | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[
                                             (3U & 
                                              (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                               >> 5U))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                      | ((((0U == (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                            ? 0U : 
                                           (__Vtemp_155[
                                            (((IData)(0xfU) 
                                              + (0x7fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                          | (__Vtemp_155[
                                             (3U & 
                                              (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                               >> 5U))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))) 
                                         & (~ (((0U 
                                                 == 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                                 ? 0U
                                                 : 
                                                (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[
                                                 (((IData)(0xfU) 
                                                   + 
                                                   (0x7fU 
                                                    & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                  >> 5U)] 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                               | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[
                                                  (3U 
                                                   & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                      >> 5U))] 
                                                  >> 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))))));
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[(
                                                                                (8U 
                                                                                & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                                                                [1U]
                                                                                .__PVT__col_idx) 
                                                                                | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val))] 
                = __Vtemp_151;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__next_read 
                = vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer
                [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                   [1U].__PVT__col_idx) | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val))];
        }
        if (((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val) 
             == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_end_val))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_end = 1U;
        }
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__read_ready = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val 
            = (7U & ((IData)(1U) + (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val)));
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_end = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__read_ready = 0U;
    }
    if (((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_end)) 
         & (IData)(vlSelfRef.rst_N_in))) {
        if (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_write) {
            __Vtemp_161[0U] = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [2U].__PVT__write_buffer[0U]) 
                               | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                               [2U].__PVT__write_buffer);
            __Vtemp_161[1U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [2U].__PVT__write_buffer[1U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [2U].__PVT__write_buffer[1U]));
            __Vtemp_161[2U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [2U].__PVT__write_buffer[2U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [2U].__PVT__write_buffer[2U]));
            __Vtemp_161[3U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [2U].__PVT__write_buffer[3U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [2U].__PVT__write_buffer[3U]));
            __Vtemp_157 = (0xffffU & ((vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer
                                       [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                          [2U].__PVT__col_idx) 
                                         | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val))] 
                                       & (((0U == (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                            ? 0U : 
                                           (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[
                                            (((IData)(0xfU) 
                                              + (0x7fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                          | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[
                                             (3U & 
                                              (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                               >> 5U))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                      | ((((0U == (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                            ? 0U : 
                                           (__Vtemp_161[
                                            (((IData)(0xfU) 
                                              + (0x7fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                          | (__Vtemp_161[
                                             (3U & 
                                              (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                               >> 5U))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))) 
                                         & (~ (((0U 
                                                 == 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                                 ? 0U
                                                 : 
                                                (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[
                                                 (((IData)(0xfU) 
                                                   + 
                                                   (0x7fU 
                                                    & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                  >> 5U)] 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                               | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[
                                                  (3U 
                                                   & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                      >> 5U))] 
                                                  >> 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))))));
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[(
                                                                                (8U 
                                                                                & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                                                                [2U]
                                                                                .__PVT__col_idx) 
                                                                                | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val))] 
                = __Vtemp_157;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__next_read 
                = vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer
                [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                   [2U].__PVT__col_idx) | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val))];
        }
        if (((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val) 
             == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_end_val))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_end = 1U;
        }
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__read_ready = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val 
            = (7U & ((IData)(1U) + (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val)));
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_end = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__read_ready = 0U;
    }
    if (((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_end)) 
         & (IData)(vlSelfRef.rst_N_in))) {
        if (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_write) {
            __Vtemp_167[0U] = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [3U].__PVT__write_buffer[0U]) 
                               | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                               [3U].__PVT__write_buffer);
            __Vtemp_167[1U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [3U].__PVT__write_buffer[1U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [3U].__PVT__write_buffer[1U]));
            __Vtemp_167[2U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [3U].__PVT__write_buffer[2U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [3U].__PVT__write_buffer[2U]));
            __Vtemp_167[3U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [3U].__PVT__write_buffer[3U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [3U].__PVT__write_buffer[3U]));
            __Vtemp_163 = (0xffffU & ((vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer
                                       [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                          [3U].__PVT__col_idx) 
                                         | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val))] 
                                       & (((0U == (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                            ? 0U : 
                                           (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[
                                            (((IData)(0xfU) 
                                              + (0x7fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                          | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[
                                             (3U & 
                                              (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                               >> 5U))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                      | ((((0U == (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                            ? 0U : 
                                           (__Vtemp_167[
                                            (((IData)(0xfU) 
                                              + (0x7fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                          | (__Vtemp_167[
                                             (3U & 
                                              (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                               >> 5U))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))) 
                                         & (~ (((0U 
                                                 == 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                                 ? 0U
                                                 : 
                                                (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[
                                                 (((IData)(0xfU) 
                                                   + 
                                                   (0x7fU 
                                                    & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                  >> 5U)] 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                               | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[
                                                  (3U 
                                                   & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                      >> 5U))] 
                                                  >> 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))))));
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[(
                                                                                (8U 
                                                                                & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                                                                [3U]
                                                                                .__PVT__col_idx) 
                                                                                | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val))] 
                = __Vtemp_163;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__next_read 
                = vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer
                [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                   [3U].__PVT__col_idx) | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val))];
        }
        if (((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val) 
             == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_end_val))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_end = 1U;
        }
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__read_ready = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val 
            = (7U & ((IData)(1U) + (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val)));
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_end = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__read_ready = 0U;
    }
    if (((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_end)) 
         & (IData)(vlSelfRef.rst_N_in))) {
        if (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_write) {
            __Vtemp_173[0U] = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [4U].__PVT__write_buffer[0U]) 
                               | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                               [4U].__PVT__write_buffer);
            __Vtemp_173[1U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [4U].__PVT__write_buffer[1U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [4U].__PVT__write_buffer[1U]));
            __Vtemp_173[2U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [4U].__PVT__write_buffer[2U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [4U].__PVT__write_buffer[2U]));
            __Vtemp_173[3U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [4U].__PVT__write_buffer[3U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [4U].__PVT__write_buffer[3U]));
            __Vtemp_169 = (0xffffU & ((vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer
                                       [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                          [4U].__PVT__col_idx) 
                                         | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val))] 
                                       & (((0U == (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                            ? 0U : 
                                           (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[
                                            (((IData)(0xfU) 
                                              + (0x7fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                          | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[
                                             (3U & 
                                              (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                               >> 5U))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                      | ((((0U == (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                            ? 0U : 
                                           (__Vtemp_173[
                                            (((IData)(0xfU) 
                                              + (0x7fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                          | (__Vtemp_173[
                                             (3U & 
                                              (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                               >> 5U))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))) 
                                         & (~ (((0U 
                                                 == 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                                 ? 0U
                                                 : 
                                                (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[
                                                 (((IData)(0xfU) 
                                                   + 
                                                   (0x7fU 
                                                    & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                  >> 5U)] 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                               | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[
                                                  (3U 
                                                   & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                      >> 5U))] 
                                                  >> 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))))));
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[(
                                                                                (8U 
                                                                                & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                                                                [4U]
                                                                                .__PVT__col_idx) 
                                                                                | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val))] 
                = __Vtemp_169;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__next_read 
                = vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer
                [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                   [4U].__PVT__col_idx) | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val))];
        }
        if (((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val) 
             == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_end_val))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_end = 1U;
        }
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__read_ready = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val 
            = (7U & ((IData)(1U) + (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val)));
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_end = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__read_ready = 0U;
    }
    if (((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_end)) 
         & (IData)(vlSelfRef.rst_N_in))) {
        if (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_write) {
            __Vtemp_179[0U] = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [5U].__PVT__write_buffer[0U]) 
                               | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                               [5U].__PVT__write_buffer);
            __Vtemp_179[1U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [5U].__PVT__write_buffer[1U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [5U].__PVT__write_buffer[1U]));
            __Vtemp_179[2U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [5U].__PVT__write_buffer[2U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [5U].__PVT__write_buffer[2U]));
            __Vtemp_179[3U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [5U].__PVT__write_buffer[3U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [5U].__PVT__write_buffer[3U]));
            __Vtemp_175 = (0xffffU & ((vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer
                                       [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                          [5U].__PVT__col_idx) 
                                         | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val))] 
                                       & (((0U == (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                            ? 0U : 
                                           (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[
                                            (((IData)(0xfU) 
                                              + (0x7fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                          | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[
                                             (3U & 
                                              (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                               >> 5U))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                      | ((((0U == (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                            ? 0U : 
                                           (__Vtemp_179[
                                            (((IData)(0xfU) 
                                              + (0x7fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                          | (__Vtemp_179[
                                             (3U & 
                                              (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                               >> 5U))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))) 
                                         & (~ (((0U 
                                                 == 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                                 ? 0U
                                                 : 
                                                (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[
                                                 (((IData)(0xfU) 
                                                   + 
                                                   (0x7fU 
                                                    & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                  >> 5U)] 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                               | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[
                                                  (3U 
                                                   & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                      >> 5U))] 
                                                  >> 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))))));
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[(
                                                                                (8U 
                                                                                & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                                                                [5U]
                                                                                .__PVT__col_idx) 
                                                                                | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val))] 
                = __Vtemp_175;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__next_read 
                = vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer
                [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                   [5U].__PVT__col_idx) | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val))];
        }
        if (((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val) 
             == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_end_val))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_end = 1U;
        }
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__read_ready = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val 
            = (7U & ((IData)(1U) + (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val)));
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_end = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__read_ready = 0U;
    }
    if (((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_end)) 
         & (IData)(vlSelfRef.rst_N_in))) {
        if (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_write) {
            __Vtemp_185[0U] = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [6U].__PVT__write_buffer[0U]) 
                               | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                               [6U].__PVT__write_buffer);
            __Vtemp_185[1U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [6U].__PVT__write_buffer[1U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [6U].__PVT__write_buffer[1U]));
            __Vtemp_185[2U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [6U].__PVT__write_buffer[2U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [6U].__PVT__write_buffer[2U]));
            __Vtemp_185[3U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [6U].__PVT__write_buffer[3U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [6U].__PVT__write_buffer[3U]));
            __Vtemp_181 = (0xffffU & ((vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer
                                       [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                          [6U].__PVT__col_idx) 
                                         | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val))] 
                                       & (((0U == (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                            ? 0U : 
                                           (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[
                                            (((IData)(0xfU) 
                                              + (0x7fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                          | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[
                                             (3U & 
                                              (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                               >> 5U))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                      | ((((0U == (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                            ? 0U : 
                                           (__Vtemp_185[
                                            (((IData)(0xfU) 
                                              + (0x7fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                          | (__Vtemp_185[
                                             (3U & 
                                              (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                               >> 5U))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))) 
                                         & (~ (((0U 
                                                 == 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                                 ? 0U
                                                 : 
                                                (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[
                                                 (((IData)(0xfU) 
                                                   + 
                                                   (0x7fU 
                                                    & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                  >> 5U)] 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                               | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[
                                                  (3U 
                                                   & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                      >> 5U))] 
                                                  >> 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))))));
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[(
                                                                                (8U 
                                                                                & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                                                                [6U]
                                                                                .__PVT__col_idx) 
                                                                                | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val))] 
                = __Vtemp_181;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__next_read 
                = vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer
                [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                   [6U].__PVT__col_idx) | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val))];
        }
        if (((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val) 
             == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_end_val))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_end = 1U;
        }
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__read_ready = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val 
            = (7U & ((IData)(1U) + (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val)));
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_end = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__read_ready = 0U;
    }
    if (((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_end)) 
         & (IData)(vlSelfRef.rst_N_in))) {
        if (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_write) {
            __Vtemp_191[0U] = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [7U].__PVT__write_buffer[0U]) 
                               | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                               [7U].__PVT__write_buffer);
            __Vtemp_191[1U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [7U].__PVT__write_buffer[1U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [7U].__PVT__write_buffer[1U]));
            __Vtemp_191[2U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [7U].__PVT__write_buffer[2U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [7U].__PVT__write_buffer[2U]));
            __Vtemp_191[3U] = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                [7U].__PVT__write_buffer[3U]) 
                               | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                  [7U].__PVT__write_buffer[3U]));
            __Vtemp_187 = (0xffffU & ((vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer
                                       [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                          [7U].__PVT__col_idx) 
                                         | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val))] 
                                       & (((0U == (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                            ? 0U : 
                                           (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[
                                            (((IData)(0xfU) 
                                              + (0x7fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                          | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[
                                             (3U & 
                                              (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                               >> 5U))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                      | ((((0U == (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                            ? 0U : 
                                           (__Vtemp_191[
                                            (((IData)(0xfU) 
                                              + (0x7fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                          | (__Vtemp_191[
                                             (3U & 
                                              (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                               >> 5U))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))) 
                                         & (~ (((0U 
                                                 == 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U)))
                                                 ? 0U
                                                 : 
                                                (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[
                                                 (((IData)(0xfU) 
                                                   + 
                                                   (0x7fU 
                                                    & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U))) 
                                                  >> 5U)] 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))) 
                                               | (vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[
                                                  (3U 
                                                   & (VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U) 
                                                      >> 5U))] 
                                                  >> 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(7,32,32, (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val), 4U))))))));
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[(
                                                                                (8U 
                                                                                & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                                                                                [7U]
                                                                                .__PVT__col_idx) 
                                                                                | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val))] 
                = __Vtemp_187;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__next_read 
                = vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer
                [((8U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
                   [7U].__PVT__col_idx) | (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val))];
        }
        if (((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val) 
             == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_end_val))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_end = 1U;
        }
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__read_ready = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val 
            = (7U & ((IData)(1U) + (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val)));
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_end = 1U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__read_ready = 0U;
    }
    if (VL_GTS_III(32, 8U, vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__burst_count)) {
        VL_ASSIGNSEL_WI(128,16,(0x7fU & VL_SHIFTL_III(7,32,32, vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__burst_count, 4U)), 
                        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                        [vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx]
                        .__PVT__write_buffer, (0xffffU 
                                               & (IData)(vlSelfRef.dqs)));
        VL_ASSIGNSEL_WI(128,16,(0x7fU & VL_SHIFTL_III(7,32,32, vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__burst_count, 4U)), 
                        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                        [vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx]
                        .__PVT__mask_buffer, (0xffffU 
                                              & (IData)(vlSelfRef.dqm_in)));
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__burst_count 
            = ((IData)(1U) + vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__burst_count);
    }
    if (VL_GTS_III(32, 8U, vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__burst_count)) {
        VL_ASSIGNSEL_WI(128,16,(0x7fU & VL_SHIFTL_III(7,32,32, vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__burst_count, 4U)), 
                        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                        [vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx]
                        .__PVT__write_buffer, (0xffffU 
                                               & (IData)(
                                                         (vlSelfRef.dqs 
                                                          >> 0x10U))));
        VL_ASSIGNSEL_WI(128,16,(0x7fU & VL_SHIFTL_III(7,32,32, vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__burst_count, 4U)), 
                        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                        [vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx]
                        .__PVT__mask_buffer, (0xffffU 
                                              & (IData)(
                                                        (vlSelfRef.dqm_in 
                                                         >> 0x10U))));
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__burst_count 
            = ((IData)(1U) + vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__burst_count);
    }
    if (VL_GTS_III(32, 8U, vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__burst_count)) {
        VL_ASSIGNSEL_WI(128,16,(0x7fU & VL_SHIFTL_III(7,32,32, vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__burst_count, 4U)), 
                        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                        [vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx]
                        .__PVT__write_buffer, (0xffffU 
                                               & (IData)(
                                                         (vlSelfRef.dqs 
                                                          >> 0x20U))));
        VL_ASSIGNSEL_WI(128,16,(0x7fU & VL_SHIFTL_III(7,32,32, vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__burst_count, 4U)), 
                        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                        [vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx]
                        .__PVT__mask_buffer, (0xffffU 
                                              & (IData)(
                                                        (vlSelfRef.dqm_in 
                                                         >> 0x20U))));
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__burst_count 
            = ((IData)(1U) + vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__burst_count);
    }
    if (VL_GTS_III(32, 8U, vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__burst_count)) {
        VL_ASSIGNSEL_WI(128,16,(0x7fU & VL_SHIFTL_III(7,32,32, vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__burst_count, 4U)), 
                        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                        [vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx]
                        .__PVT__write_buffer, (0xffffU 
                                               & (IData)(
                                                         (vlSelfRef.dqs 
                                                          >> 0x30U))));
        VL_ASSIGNSEL_WI(128,16,(0x7fU & VL_SHIFTL_III(7,32,32, vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__burst_count, 4U)), 
                        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                        [vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx]
                        .__PVT__mask_buffer, (0xffffU 
                                              & (IData)(
                                                        (vlSelfRef.dqm_in 
                                                         >> 0x30U))));
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__burst_count 
            = ((IData)(1U) + vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__burst_count);
    }
}

VL_INLINE_OPT void Vddr4_dimm___024root___nba_sequent__TOP__3(Vddr4_dimm___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vddr4_dimm__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vddr4_dimm___024root___nba_sequent__TOP__3\n"); );
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v15;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v15;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v15;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v15;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v15;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v15;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v15;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v15;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v15;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v15;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v15;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v15;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v15;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v15;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v15;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v15;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v15;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v15;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v15;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v15;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v15;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v15;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v15;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v15;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer[0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v15;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer[0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v15;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer[0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v15;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer[0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v15;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer[0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v15;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer[0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v15;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer[0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v15;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v0) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[0xfU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v0;
    }
    if (vlSelfRef.__VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v1) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[0xeU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v1;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[0xdU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v2;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[0xcU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v3;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[0xbU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v4;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[0xaU] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v5;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[9U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v6;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[8U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v7;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[7U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v8;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[6U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v9;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[5U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v10;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[4U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v11;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[3U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v12;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[2U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v13;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[1U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v14;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer[0U] 
            = vlSelfRef.__VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v15;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[0U].__PVT__command_set 
        = (0U == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[1U].__PVT__command_set 
        = (1U == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[2U].__PVT__command_set 
        = (2U == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[3U].__PVT__command_set 
        = (3U == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[4U].__PVT__command_set 
        = (4U == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[5U].__PVT__command_set 
        = (5U == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[6U].__PVT__command_set 
        = (6U == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[7U].__PVT__command_set 
        = (7U == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[0U].__PVT__command_set 
        = (0U == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[1U].__PVT__command_set 
        = (1U == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[2U].__PVT__command_set 
        = (2U == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[3U].__PVT__command_set 
        = (3U == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[4U].__PVT__command_set 
        = (4U == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[5U].__PVT__command_set 
        = (5U == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[6U].__PVT__command_set 
        = (6U == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[7U].__PVT__command_set 
        = (7U == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[0U].__PVT__command_set 
        = (0U == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[1U].__PVT__command_set 
        = (1U == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[2U].__PVT__command_set 
        = (2U == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[3U].__PVT__command_set 
        = (3U == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[4U].__PVT__command_set 
        = (4U == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[5U].__PVT__command_set 
        = (5U == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[6U].__PVT__command_set 
        = (6U == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[7U].__PVT__command_set 
        = (7U == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx));
    if ((0x20U & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__command_bits))) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 6U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 6U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 6U;
    } else if ((0x10U & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__command_bits))) {
        if ((8U & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__command_bits))) {
            if ((4U & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__command_bits))) {
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 6U;
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 6U;
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 6U;
            } else if ((2U & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__command_bits))) {
                if ((1U & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__command_bits))) {
                    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 2U;
                    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 2U;
                    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 2U;
                } else {
                    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 1U;
                    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 1U;
                    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 1U;
                }
            } else if ((1U & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__command_bits))) {
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 4U;
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__write_buffer 
                    = (0xffffU & (IData)(vlSelfRef.dqs));
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__mask_buffer 
                    = (0xffffU & (IData)(vlSelfRef.dqm_in));
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 4U;
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__write_buffer 
                    = (0xffffU & (IData)((vlSelfRef.dqs 
                                          >> 0x10U)));
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__mask_buffer 
                    = (0xffffU & (IData)((vlSelfRef.dqm_in 
                                          >> 0x10U)));
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 4U;
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__write_buffer 
                    = (0xffffU & (IData)((vlSelfRef.dqs 
                                          >> 0x20U)));
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__mask_buffer 
                    = (0xffffU & (IData)((vlSelfRef.dqm_in 
                                          >> 0x20U)));
            } else {
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 3U;
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__write_buffer 
                    = (0xffffU & (IData)(vlSelfRef.dqs));
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__mask_buffer 
                    = (0xffffU & (IData)(vlSelfRef.dqm_in));
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 3U;
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__write_buffer 
                    = (0xffffU & (IData)((vlSelfRef.dqs 
                                          >> 0x10U)));
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__mask_buffer 
                    = (0xffffU & (IData)((vlSelfRef.dqm_in 
                                          >> 0x10U)));
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 3U;
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__write_buffer 
                    = (0xffffU & (IData)((vlSelfRef.dqs 
                                          >> 0x20U)));
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__mask_buffer 
                    = (0xffffU & (IData)((vlSelfRef.dqm_in 
                                          >> 0x20U)));
            }
        } else if ((4U & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__command_bits))) {
            if ((2U & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__command_bits))) {
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 6U;
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 6U;
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 6U;
            } else if ((1U & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__command_bits))) {
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 6U;
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 6U;
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 6U;
            } else {
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 0U;
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 0U;
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 0U;
            }
        } else if ((2U & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__command_bits))) {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 7U;
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 7U;
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 7U;
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 6U;
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 6U;
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 6U;
        }
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 5U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 5U;
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 5U;
    }
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[0U].__PVT__command_set 
        = (0U == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[1U].__PVT__command_set 
        = (1U == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[2U].__PVT__command_set 
        = (2U == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[3U].__PVT__command_set 
        = (3U == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[4U].__PVT__command_set 
        = (4U == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[5U].__PVT__command_set 
        = (5U == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[6U].__PVT__command_set 
        = (6U == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[7U].__PVT__command_set 
        = (7U == (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx));
    if ((0x20U & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__command_bits))) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 6U;
    } else if ((0x10U & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__command_bits))) {
        if ((8U & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__command_bits))) {
            if ((4U & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__command_bits))) {
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 6U;
            } else if ((2U & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__command_bits))) {
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command 
                    = ((1U & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__command_bits))
                        ? 2U : 1U);
            } else if ((1U & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__command_bits))) {
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 4U;
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__write_buffer 
                    = (0xffffU & (IData)((vlSelfRef.dqs 
                                          >> 0x30U)));
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__mask_buffer 
                    = (0xffffU & (IData)((vlSelfRef.dqm_in 
                                          >> 0x30U)));
            } else {
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 3U;
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__write_buffer 
                    = (0xffffU & (IData)((vlSelfRef.dqs 
                                          >> 0x30U)));
                vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__mask_buffer 
                    = (0xffffU & (IData)((vlSelfRef.dqm_in 
                                          >> 0x30U)));
            }
        } else {
            vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command 
                = ((4U & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__command_bits))
                    ? ((2U & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__command_bits))
                        ? 6U : ((1U & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__command_bits))
                                 ? 6U : 0U)) : ((2U 
                                                 & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__command_bits))
                                                 ? 7U
                                                 : 6U));
        }
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__command = 5U;
    }
    if ((0U == (3U & ((IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__command_bits) 
                      >> 4U)))) {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__row_idx 
            = (0xffU & vlSelfRef.addr_in);
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__row_idx 
            = (0xffU & vlSelfRef.addr_in);
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__row_idx 
            = (0xffU & vlSelfRef.addr_in);
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__row_idx 
            = (0xffU & vlSelfRef.addr_in);
    } else {
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__col_idx 
            = (0xfU & vlSelfRef.addr_in);
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__col_idx 
            = (0xfU & vlSelfRef.addr_in);
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__col_idx 
            = (0xfU & vlSelfRef.addr_in);
        vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs[vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx].__PVT__col_idx 
            = (0xfU & vlSelfRef.addr_in);
    }
}

VL_INLINE_OPT void Vddr4_dimm___024root___nba_comb__TOP__0(Vddr4_dimm___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vddr4_dimm__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vddr4_dimm___024root___nba_comb__TOP__0\n"); );
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Init
    SData/*15:0*/ ddr4_dimm__DOT____Vcelloutt__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__dqs__out;
    ddr4_dimm__DOT____Vcelloutt__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__dqs__out = 0;
    SData/*15:0*/ ddr4_dimm__DOT____Vcelloutt__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__dqs__out;
    ddr4_dimm__DOT____Vcelloutt__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__dqs__out = 0;
    SData/*15:0*/ ddr4_dimm__DOT____Vcelloutt__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__dqs__out;
    ddr4_dimm__DOT____Vcelloutt__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__dqs__out = 0;
    SData/*15:0*/ ddr4_dimm__DOT____Vcelloutt__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__dqs__out;
    ddr4_dimm__DOT____Vcelloutt__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__dqs__out = 0;
    SData/*15:0*/ ddr4_dimm__DOT__dqs__en0;
    ddr4_dimm__DOT__dqs__en0 = 0;
    SData/*15:0*/ ddr4_dimm__DOT__dqs__en1;
    ddr4_dimm__DOT__dqs__en1 = 0;
    SData/*15:0*/ ddr4_dimm__DOT__dqs__en2;
    ddr4_dimm__DOT__dqs__en2 = 0;
    SData/*15:0*/ ddr4_dimm__DOT__dqs__en3;
    ddr4_dimm__DOT__dqs__en3 = 0;
    CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT____VdfgRegularize_h4f18f8fd_0_0;
    ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT____VdfgRegularize_h4f18f8fd_0_0 = 0;
    CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT____VdfgRegularize_hffdc53b7_0_0;
    ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT____VdfgRegularize_hffdc53b7_0_0 = 0;
    CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT____VdfgRegularize_h18287ab8_0_0;
    ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT____VdfgRegularize_h18287ab8_0_0 = 0;
    CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT____VdfgRegularize_hc14175fd_0_0;
    ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT____VdfgRegularize_hc14175fd_0_0 = 0;
    CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT____VdfgRegularize_h863de8c3_0_0;
    ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT____VdfgRegularize_h863de8c3_0_0 = 0;
    CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT____VdfgRegularize_hea994ae4_0_0;
    ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT____VdfgRegularize_hea994ae4_0_0 = 0;
    CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT____VdfgRegularize_h6f42e1a8_0_0;
    ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT____VdfgRegularize_h6f42e1a8_0_0 = 0;
    CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT____VdfgRegularize_h2f9bddf6_0_0;
    ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT____VdfgRegularize_h2f9bddf6_0_0 = 0;
    CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT____VdfgRegularize_h2ec298be_0_0;
    ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT____VdfgRegularize_h2ec298be_0_0 = 0;
    CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT____VdfgRegularize_ha1739c51_0_0;
    ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT____VdfgRegularize_ha1739c51_0_0 = 0;
    CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT____VdfgRegularize_h920fd176_0_0;
    ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT____VdfgRegularize_h920fd176_0_0 = 0;
    CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT____VdfgRegularize_h2139832b_0_0;
    ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT____VdfgRegularize_h2139832b_0_0 = 0;
    CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT____VdfgRegularize_h036b3e4f_0_0;
    ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT____VdfgRegularize_h036b3e4f_0_0 = 0;
    CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT____VdfgRegularize_h89591880_0_0;
    ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT____VdfgRegularize_h89591880_0_0 = 0;
    CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT____VdfgRegularize_hc27604b4_0_0;
    ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT____VdfgRegularize_hc27604b4_0_0 = 0;
    CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT____VdfgRegularize_h7b6277a8_0_0;
    ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT____VdfgRegularize_h7b6277a8_0_0 = 0;
    CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT____VdfgRegularize_h2709c328_0_0;
    ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT____VdfgRegularize_h2709c328_0_0 = 0;
    CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT____VdfgRegularize_h62ec7f47_0_0;
    ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT____VdfgRegularize_h62ec7f47_0_0 = 0;
    CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT____VdfgRegularize_hf936ce60_0_0;
    ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT____VdfgRegularize_hf936ce60_0_0 = 0;
    CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT____VdfgRegularize_hc53185e4_0_0;
    ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT____VdfgRegularize_hc53185e4_0_0 = 0;
    CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT____VdfgRegularize_h5a938503_0_0;
    ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT____VdfgRegularize_h5a938503_0_0 = 0;
    CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT____VdfgRegularize_h21fc6040_0_0;
    ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT____VdfgRegularize_h21fc6040_0_0 = 0;
    CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT____VdfgRegularize_hb3020249_0_0;
    ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT____VdfgRegularize_hb3020249_0_0 = 0;
    CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT____VdfgRegularize_h65d6a1a6_0_0;
    ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT____VdfgRegularize_h65d6a1a6_0_0 = 0;
    CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT____VdfgRegularize_h37b74bdb_0_0;
    ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT____VdfgRegularize_h37b74bdb_0_0 = 0;
    CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT____VdfgRegularize_h672555bb_0_0;
    ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT____VdfgRegularize_h672555bb_0_0 = 0;
    CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT____VdfgRegularize_h89f220b8_0_0;
    ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT____VdfgRegularize_h89f220b8_0_0 = 0;
    CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT____VdfgRegularize_hbb991baf_0_0;
    ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT____VdfgRegularize_hbb991baf_0_0 = 0;
    CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT____VdfgRegularize_h02fb970b_0_0;
    ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT____VdfgRegularize_h02fb970b_0_0 = 0;
    CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT____VdfgRegularize_hd7a3f398_0_0;
    ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT____VdfgRegularize_hd7a3f398_0_0 = 0;
    CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT____VdfgRegularize_hf79b407b_0_0;
    ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT____VdfgRegularize_hf79b407b_0_0 = 0;
    CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT____VdfgRegularize_heb3bcf5c_0_0;
    ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT____VdfgRegularize_heb3bcf5c_0_0 = 0;
    // Body
    ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT____VdfgRegularize_h4f18f8fd_0_0 
        = ((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_write)) 
           & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__read_ready));
    ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT____VdfgRegularize_hffdc53b7_0_0 
        = ((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_write)) 
           & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__read_ready));
    ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT____VdfgRegularize_h18287ab8_0_0 
        = ((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_write)) 
           & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__read_ready));
    ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT____VdfgRegularize_hc14175fd_0_0 
        = ((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_write)) 
           & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__read_ready));
    ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT____VdfgRegularize_h863de8c3_0_0 
        = ((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_write)) 
           & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__read_ready));
    ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT____VdfgRegularize_hea994ae4_0_0 
        = ((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_write)) 
           & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__read_ready));
    ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT____VdfgRegularize_h6f42e1a8_0_0 
        = ((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_write)) 
           & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__read_ready));
    ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT____VdfgRegularize_h2f9bddf6_0_0 
        = ((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_write)) 
           & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__read_ready));
    ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT____VdfgRegularize_h2ec298be_0_0 
        = ((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_write)) 
           & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__read_ready));
    ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT____VdfgRegularize_ha1739c51_0_0 
        = ((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_write)) 
           & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__read_ready));
    ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT____VdfgRegularize_h920fd176_0_0 
        = ((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_write)) 
           & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__read_ready));
    ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT____VdfgRegularize_h2139832b_0_0 
        = ((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_write)) 
           & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__read_ready));
    ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT____VdfgRegularize_h036b3e4f_0_0 
        = ((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_write)) 
           & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__read_ready));
    ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT____VdfgRegularize_h89591880_0_0 
        = ((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_write)) 
           & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__read_ready));
    ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT____VdfgRegularize_hc27604b4_0_0 
        = ((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_write)) 
           & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__read_ready));
    ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT____VdfgRegularize_h7b6277a8_0_0 
        = ((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_write)) 
           & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__read_ready));
    ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT____VdfgRegularize_h2709c328_0_0 
        = ((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_write)) 
           & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__read_ready));
    ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT____VdfgRegularize_h62ec7f47_0_0 
        = ((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_write)) 
           & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__read_ready));
    ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT____VdfgRegularize_hf936ce60_0_0 
        = ((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_write)) 
           & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__read_ready));
    ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT____VdfgRegularize_hc53185e4_0_0 
        = ((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_write)) 
           & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__read_ready));
    ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT____VdfgRegularize_h5a938503_0_0 
        = ((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_write)) 
           & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__read_ready));
    ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT____VdfgRegularize_h21fc6040_0_0 
        = ((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_write)) 
           & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__read_ready));
    ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT____VdfgRegularize_hb3020249_0_0 
        = ((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_write)) 
           & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__read_ready));
    ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT____VdfgRegularize_h65d6a1a6_0_0 
        = ((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_write)) 
           & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__read_ready));
    ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT____VdfgRegularize_h37b74bdb_0_0 
        = ((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_write)) 
           & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__read_ready));
    ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT____VdfgRegularize_h672555bb_0_0 
        = ((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_write)) 
           & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__read_ready));
    ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT____VdfgRegularize_h89f220b8_0_0 
        = ((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_write)) 
           & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__read_ready));
    ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT____VdfgRegularize_hbb991baf_0_0 
        = ((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_write)) 
           & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__read_ready));
    ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT____VdfgRegularize_h02fb970b_0_0 
        = ((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_write)) 
           & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__read_ready));
    ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT____VdfgRegularize_hd7a3f398_0_0 
        = ((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_write)) 
           & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__read_ready));
    ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT____VdfgRegularize_hf79b407b_0_0 
        = ((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_write)) 
           & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__read_ready));
    ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT____VdfgRegularize_heb3bcf5c_0_0 
        = ((~ (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_write)) 
           & (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__read_ready));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[0U]) 
           | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
           [0U].__PVT__mask_buffer);
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[0U]) 
           | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
              [0U].__PVT__mask_buffer[0U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[1U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [0U].__PVT__mask_buffer[1U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [0U].__PVT__mask_buffer[1U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[2U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [0U].__PVT__mask_buffer[2U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [0U].__PVT__mask_buffer[2U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[3U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [0U].__PVT__mask_buffer[3U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [0U].__PVT__mask_buffer[3U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[0U]) 
           | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
           [1U].__PVT__mask_buffer);
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[0U]) 
           | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
              [1U].__PVT__mask_buffer[0U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[1U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [1U].__PVT__mask_buffer[1U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [1U].__PVT__mask_buffer[1U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[2U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [1U].__PVT__mask_buffer[2U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [1U].__PVT__mask_buffer[2U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[3U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [1U].__PVT__mask_buffer[3U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [1U].__PVT__mask_buffer[3U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[0U]) 
           | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
           [2U].__PVT__mask_buffer);
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[0U]) 
           | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
              [2U].__PVT__mask_buffer[0U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[1U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [2U].__PVT__mask_buffer[1U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [2U].__PVT__mask_buffer[1U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[2U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [2U].__PVT__mask_buffer[2U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [2U].__PVT__mask_buffer[2U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[3U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [2U].__PVT__mask_buffer[3U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [2U].__PVT__mask_buffer[3U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[0U]) 
           | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
           [3U].__PVT__mask_buffer);
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[0U]) 
           | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
              [3U].__PVT__mask_buffer[0U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[1U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [3U].__PVT__mask_buffer[1U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [3U].__PVT__mask_buffer[1U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[2U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [3U].__PVT__mask_buffer[2U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [3U].__PVT__mask_buffer[2U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[3U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [3U].__PVT__mask_buffer[3U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [3U].__PVT__mask_buffer[3U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[0U]) 
           | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
           [4U].__PVT__mask_buffer);
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[0U]) 
           | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
              [4U].__PVT__mask_buffer[0U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[1U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [4U].__PVT__mask_buffer[1U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [4U].__PVT__mask_buffer[1U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[2U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [4U].__PVT__mask_buffer[2U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [4U].__PVT__mask_buffer[2U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[3U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [4U].__PVT__mask_buffer[3U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [4U].__PVT__mask_buffer[3U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[0U]) 
           | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
           [5U].__PVT__mask_buffer);
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[0U]) 
           | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
              [5U].__PVT__mask_buffer[0U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[1U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [5U].__PVT__mask_buffer[1U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [5U].__PVT__mask_buffer[1U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[2U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [5U].__PVT__mask_buffer[2U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [5U].__PVT__mask_buffer[2U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[3U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [5U].__PVT__mask_buffer[3U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [5U].__PVT__mask_buffer[3U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[0U]) 
           | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
           [6U].__PVT__mask_buffer);
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[0U]) 
           | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
              [6U].__PVT__mask_buffer[0U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[1U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [6U].__PVT__mask_buffer[1U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [6U].__PVT__mask_buffer[1U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[2U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [6U].__PVT__mask_buffer[2U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [6U].__PVT__mask_buffer[2U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[3U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [6U].__PVT__mask_buffer[3U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [6U].__PVT__mask_buffer[3U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[0U]) 
           | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
           [7U].__PVT__mask_buffer);
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[0U]) 
           | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
              [7U].__PVT__mask_buffer[0U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[1U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [7U].__PVT__mask_buffer[1U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [7U].__PVT__mask_buffer[1U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[2U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [7U].__PVT__mask_buffer[2U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [7U].__PVT__mask_buffer[2U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[3U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [7U].__PVT__mask_buffer[3U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [7U].__PVT__mask_buffer[3U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[0U]) 
           | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
           [0U].__PVT__mask_buffer);
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[0U]) 
           | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
              [0U].__PVT__mask_buffer[0U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[1U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [0U].__PVT__mask_buffer[1U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [0U].__PVT__mask_buffer[1U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[2U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [0U].__PVT__mask_buffer[2U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [0U].__PVT__mask_buffer[2U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[3U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [0U].__PVT__mask_buffer[3U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [0U].__PVT__mask_buffer[3U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[0U]) 
           | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
           [1U].__PVT__mask_buffer);
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[0U]) 
           | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
              [1U].__PVT__mask_buffer[0U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[1U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [1U].__PVT__mask_buffer[1U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [1U].__PVT__mask_buffer[1U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[2U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [1U].__PVT__mask_buffer[2U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [1U].__PVT__mask_buffer[2U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[3U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [1U].__PVT__mask_buffer[3U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [1U].__PVT__mask_buffer[3U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[0U]) 
           | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
           [2U].__PVT__mask_buffer);
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[0U]) 
           | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
              [2U].__PVT__mask_buffer[0U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[1U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [2U].__PVT__mask_buffer[1U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [2U].__PVT__mask_buffer[1U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[2U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [2U].__PVT__mask_buffer[2U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [2U].__PVT__mask_buffer[2U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[3U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [2U].__PVT__mask_buffer[3U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [2U].__PVT__mask_buffer[3U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[0U]) 
           | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
           [3U].__PVT__mask_buffer);
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[0U]) 
           | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
              [3U].__PVT__mask_buffer[0U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[1U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [3U].__PVT__mask_buffer[1U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [3U].__PVT__mask_buffer[1U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[2U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [3U].__PVT__mask_buffer[2U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [3U].__PVT__mask_buffer[2U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[3U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [3U].__PVT__mask_buffer[3U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [3U].__PVT__mask_buffer[3U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[0U]) 
           | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
           [4U].__PVT__mask_buffer);
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[0U]) 
           | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
              [4U].__PVT__mask_buffer[0U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[1U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [4U].__PVT__mask_buffer[1U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [4U].__PVT__mask_buffer[1U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[2U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [4U].__PVT__mask_buffer[2U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [4U].__PVT__mask_buffer[2U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[3U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [4U].__PVT__mask_buffer[3U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [4U].__PVT__mask_buffer[3U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[0U]) 
           | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
           [5U].__PVT__mask_buffer);
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[0U]) 
           | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
              [5U].__PVT__mask_buffer[0U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[1U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [5U].__PVT__mask_buffer[1U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [5U].__PVT__mask_buffer[1U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[2U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [5U].__PVT__mask_buffer[2U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [5U].__PVT__mask_buffer[2U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[3U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [5U].__PVT__mask_buffer[3U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [5U].__PVT__mask_buffer[3U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[0U]) 
           | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
           [6U].__PVT__mask_buffer);
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[0U]) 
           | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
              [6U].__PVT__mask_buffer[0U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[1U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [6U].__PVT__mask_buffer[1U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [6U].__PVT__mask_buffer[1U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[2U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [6U].__PVT__mask_buffer[2U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [6U].__PVT__mask_buffer[2U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[3U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [6U].__PVT__mask_buffer[3U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [6U].__PVT__mask_buffer[3U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[0U]) 
           | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
           [7U].__PVT__mask_buffer);
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[0U]) 
           | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
              [7U].__PVT__mask_buffer[0U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[1U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [7U].__PVT__mask_buffer[1U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [7U].__PVT__mask_buffer[1U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[2U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [7U].__PVT__mask_buffer[2U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [7U].__PVT__mask_buffer[2U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[3U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [7U].__PVT__mask_buffer[3U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [7U].__PVT__mask_buffer[3U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[0U]) 
           | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
           [0U].__PVT__mask_buffer);
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[0U]) 
           | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
              [0U].__PVT__mask_buffer[0U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[1U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [0U].__PVT__mask_buffer[1U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [0U].__PVT__mask_buffer[1U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[2U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [0U].__PVT__mask_buffer[2U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [0U].__PVT__mask_buffer[2U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[3U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [0U].__PVT__mask_buffer[3U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [0U].__PVT__mask_buffer[3U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[0U]) 
           | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
           [1U].__PVT__mask_buffer);
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[0U]) 
           | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
              [1U].__PVT__mask_buffer[0U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[1U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [1U].__PVT__mask_buffer[1U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [1U].__PVT__mask_buffer[1U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[2U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [1U].__PVT__mask_buffer[2U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [1U].__PVT__mask_buffer[2U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[3U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [1U].__PVT__mask_buffer[3U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [1U].__PVT__mask_buffer[3U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[0U]) 
           | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
           [2U].__PVT__mask_buffer);
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[0U]) 
           | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
              [2U].__PVT__mask_buffer[0U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[1U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [2U].__PVT__mask_buffer[1U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [2U].__PVT__mask_buffer[1U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[2U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [2U].__PVT__mask_buffer[2U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [2U].__PVT__mask_buffer[2U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[3U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [2U].__PVT__mask_buffer[3U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [2U].__PVT__mask_buffer[3U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[0U]) 
           | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
           [3U].__PVT__mask_buffer);
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[0U]) 
           | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
              [3U].__PVT__mask_buffer[0U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[1U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [3U].__PVT__mask_buffer[1U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [3U].__PVT__mask_buffer[1U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[2U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [3U].__PVT__mask_buffer[2U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [3U].__PVT__mask_buffer[2U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[3U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [3U].__PVT__mask_buffer[3U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [3U].__PVT__mask_buffer[3U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[0U]) 
           | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
           [4U].__PVT__mask_buffer);
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[0U]) 
           | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
              [4U].__PVT__mask_buffer[0U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[1U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [4U].__PVT__mask_buffer[1U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [4U].__PVT__mask_buffer[1U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[2U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [4U].__PVT__mask_buffer[2U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [4U].__PVT__mask_buffer[2U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[3U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [4U].__PVT__mask_buffer[3U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [4U].__PVT__mask_buffer[3U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[0U]) 
           | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
           [5U].__PVT__mask_buffer);
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[0U]) 
           | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
              [5U].__PVT__mask_buffer[0U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[1U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [5U].__PVT__mask_buffer[1U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [5U].__PVT__mask_buffer[1U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[2U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [5U].__PVT__mask_buffer[2U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [5U].__PVT__mask_buffer[2U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[3U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [5U].__PVT__mask_buffer[3U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [5U].__PVT__mask_buffer[3U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[0U]) 
           | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
           [6U].__PVT__mask_buffer);
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[0U]) 
           | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
              [6U].__PVT__mask_buffer[0U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[1U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [6U].__PVT__mask_buffer[1U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [6U].__PVT__mask_buffer[1U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[2U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [6U].__PVT__mask_buffer[2U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [6U].__PVT__mask_buffer[2U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[3U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [6U].__PVT__mask_buffer[3U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [6U].__PVT__mask_buffer[3U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[0U]) 
           | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
           [7U].__PVT__mask_buffer);
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[0U]) 
           | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
              [7U].__PVT__mask_buffer[0U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[1U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [7U].__PVT__mask_buffer[1U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [7U].__PVT__mask_buffer[1U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[2U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [7U].__PVT__mask_buffer[2U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [7U].__PVT__mask_buffer[2U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[3U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [7U].__PVT__mask_buffer[3U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [7U].__PVT__mask_buffer[3U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[0U]) 
           | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
           [0U].__PVT__mask_buffer);
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[0U]) 
           | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
              [0U].__PVT__mask_buffer[0U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[1U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [0U].__PVT__mask_buffer[1U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [0U].__PVT__mask_buffer[1U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[2U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [0U].__PVT__mask_buffer[2U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [0U].__PVT__mask_buffer[2U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer[3U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [0U].__PVT__mask_buffer[3U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [0U].__PVT__mask_buffer[3U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[0U]) 
           | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
           [1U].__PVT__mask_buffer);
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[0U]) 
           | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
              [1U].__PVT__mask_buffer[0U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[1U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [1U].__PVT__mask_buffer[1U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [1U].__PVT__mask_buffer[1U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[2U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [1U].__PVT__mask_buffer[2U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [1U].__PVT__mask_buffer[2U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer[3U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [1U].__PVT__mask_buffer[3U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [1U].__PVT__mask_buffer[3U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[0U]) 
           | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
           [2U].__PVT__mask_buffer);
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[0U]) 
           | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
              [2U].__PVT__mask_buffer[0U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[1U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [2U].__PVT__mask_buffer[1U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [2U].__PVT__mask_buffer[1U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[2U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [2U].__PVT__mask_buffer[2U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [2U].__PVT__mask_buffer[2U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer[3U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [2U].__PVT__mask_buffer[3U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [2U].__PVT__mask_buffer[3U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[0U]) 
           | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
           [3U].__PVT__mask_buffer);
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[0U]) 
           | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
              [3U].__PVT__mask_buffer[0U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[1U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [3U].__PVT__mask_buffer[1U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [3U].__PVT__mask_buffer[1U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[2U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [3U].__PVT__mask_buffer[2U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [3U].__PVT__mask_buffer[2U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer[3U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [3U].__PVT__mask_buffer[3U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [3U].__PVT__mask_buffer[3U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[0U]) 
           | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
           [4U].__PVT__mask_buffer);
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[0U]) 
           | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
              [4U].__PVT__mask_buffer[0U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[1U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [4U].__PVT__mask_buffer[1U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [4U].__PVT__mask_buffer[1U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[2U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [4U].__PVT__mask_buffer[2U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [4U].__PVT__mask_buffer[2U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer[3U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [4U].__PVT__mask_buffer[3U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [4U].__PVT__mask_buffer[3U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[0U]) 
           | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
           [5U].__PVT__mask_buffer);
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[0U]) 
           | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
              [5U].__PVT__mask_buffer[0U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[1U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [5U].__PVT__mask_buffer[1U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [5U].__PVT__mask_buffer[1U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[2U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [5U].__PVT__mask_buffer[2U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [5U].__PVT__mask_buffer[2U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer[3U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [5U].__PVT__mask_buffer[3U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [5U].__PVT__mask_buffer[3U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[0U]) 
           | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
           [6U].__PVT__mask_buffer);
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[0U]) 
           | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
              [6U].__PVT__mask_buffer[0U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[1U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [6U].__PVT__mask_buffer[1U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [6U].__PVT__mask_buffer[1U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[2U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [6U].__PVT__mask_buffer[2U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [6U].__PVT__mask_buffer[2U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer[3U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [6U].__PVT__mask_buffer[3U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [6U].__PVT__mask_buffer[3U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[0U]) 
           | vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs
           [7U].__PVT__mask_buffer);
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[0U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[0U]) 
           | (0xffff0000U & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
              [7U].__PVT__mask_buffer[0U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[1U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [7U].__PVT__mask_buffer[1U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [7U].__PVT__mask_buffer[1U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[2U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [7U].__PVT__mask_buffer[2U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [7U].__PVT__mask_buffer[2U]));
    vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer[3U] 
        = ((0xffffU & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
            [7U].__PVT__mask_buffer[3U]) | (0xffff0000U 
                                            & vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers
                                            [7U].__PVT__mask_buffer[3U]));
    ddr4_dimm__DOT__dqs__en0 = (((IData)(ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT____VdfgRegularize_h4f18f8fd_0_0)
                                  ? 0xffffU : 0U) | 
                                (((IData)(ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT____VdfgRegularize_hffdc53b7_0_0)
                                   ? 0xffffU : 0U) 
                                 | (((IData)(ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT____VdfgRegularize_h18287ab8_0_0)
                                      ? 0xffffU : 0U) 
                                    | (((IData)(ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT____VdfgRegularize_hc14175fd_0_0)
                                         ? 0xffffU : 0U) 
                                       | (((IData)(ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT____VdfgRegularize_h863de8c3_0_0)
                                            ? 0xffffU
                                            : 0U) | 
                                          (((IData)(ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT____VdfgRegularize_hea994ae4_0_0)
                                             ? 0xffffU
                                             : 0U) 
                                           | (((IData)(ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT____VdfgRegularize_h6f42e1a8_0_0)
                                                ? 0xffffU
                                                : 0U) 
                                              | ((IData)(ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT____VdfgRegularize_h2f9bddf6_0_0)
                                                  ? 0xffffU
                                                  : 0U))))))));
    ddr4_dimm__DOT____Vcelloutt__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__dqs__out 
        = (((((IData)(ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT____VdfgRegularize_h4f18f8fd_0_0)
               ? (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__next_read)
               : 0U) & ((IData)(ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT____VdfgRegularize_h4f18f8fd_0_0)
                         ? 0xffffU : 0U)) & ((IData)(ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT____VdfgRegularize_h4f18f8fd_0_0)
                                              ? 0xffffU
                                              : 0U)) 
           | (((((IData)(ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT____VdfgRegularize_hffdc53b7_0_0)
                  ? (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__next_read)
                  : 0U) & ((IData)(ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT____VdfgRegularize_hffdc53b7_0_0)
                            ? 0xffffU : 0U)) & ((IData)(ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT____VdfgRegularize_hffdc53b7_0_0)
                                                 ? 0xffffU
                                                 : 0U)) 
              | (((((IData)(ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT____VdfgRegularize_h18287ab8_0_0)
                     ? (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__next_read)
                     : 0U) & ((IData)(ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT____VdfgRegularize_h18287ab8_0_0)
                               ? 0xffffU : 0U)) & ((IData)(ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT____VdfgRegularize_h18287ab8_0_0)
                                                    ? 0xffffU
                                                    : 0U)) 
                 | (((((IData)(ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT____VdfgRegularize_hc14175fd_0_0)
                        ? (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__next_read)
                        : 0U) & ((IData)(ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT____VdfgRegularize_hc14175fd_0_0)
                                  ? 0xffffU : 0U)) 
                     & ((IData)(ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT____VdfgRegularize_hc14175fd_0_0)
                         ? 0xffffU : 0U)) | (((((IData)(ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT____VdfgRegularize_h863de8c3_0_0)
                                                 ? (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__next_read)
                                                 : 0U) 
                                               & ((IData)(ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT____VdfgRegularize_h863de8c3_0_0)
                                                   ? 0xffffU
                                                   : 0U)) 
                                              & ((IData)(ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT____VdfgRegularize_h863de8c3_0_0)
                                                  ? 0xffffU
                                                  : 0U)) 
                                             | (((((IData)(ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT____VdfgRegularize_hea994ae4_0_0)
                                                    ? (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__next_read)
                                                    : 0U) 
                                                  & ((IData)(ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT____VdfgRegularize_hea994ae4_0_0)
                                                      ? 0xffffU
                                                      : 0U)) 
                                                 & ((IData)(ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT____VdfgRegularize_hea994ae4_0_0)
                                                     ? 0xffffU
                                                     : 0U)) 
                                                | (((((IData)(ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT____VdfgRegularize_h6f42e1a8_0_0)
                                                       ? (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__next_read)
                                                       : 0U) 
                                                     & ((IData)(ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT____VdfgRegularize_h6f42e1a8_0_0)
                                                         ? 0xffffU
                                                         : 0U)) 
                                                    & ((IData)(ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT____VdfgRegularize_h6f42e1a8_0_0)
                                                        ? 0xffffU
                                                        : 0U)) 
                                                   | ((((IData)(ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT____VdfgRegularize_h2f9bddf6_0_0)
                                                         ? (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__next_read)
                                                         : 0U) 
                                                       & ((IData)(ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT____VdfgRegularize_h2f9bddf6_0_0)
                                                           ? 0xffffU
                                                           : 0U)) 
                                                      & ((IData)(ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT____VdfgRegularize_h2f9bddf6_0_0)
                                                          ? 0xffffU
                                                          : 0U)))))))));
    ddr4_dimm__DOT__dqs__en1 = (((IData)(ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT____VdfgRegularize_h2ec298be_0_0)
                                  ? 0xffffU : 0U) | 
                                (((IData)(ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT____VdfgRegularize_ha1739c51_0_0)
                                   ? 0xffffU : 0U) 
                                 | (((IData)(ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT____VdfgRegularize_h920fd176_0_0)
                                      ? 0xffffU : 0U) 
                                    | (((IData)(ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT____VdfgRegularize_h2139832b_0_0)
                                         ? 0xffffU : 0U) 
                                       | (((IData)(ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT____VdfgRegularize_h036b3e4f_0_0)
                                            ? 0xffffU
                                            : 0U) | 
                                          (((IData)(ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT____VdfgRegularize_h89591880_0_0)
                                             ? 0xffffU
                                             : 0U) 
                                           | (((IData)(ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT____VdfgRegularize_hc27604b4_0_0)
                                                ? 0xffffU
                                                : 0U) 
                                              | ((IData)(ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT____VdfgRegularize_h7b6277a8_0_0)
                                                  ? 0xffffU
                                                  : 0U))))))));
    ddr4_dimm__DOT____Vcelloutt__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__dqs__out 
        = (((((IData)(ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT____VdfgRegularize_h2ec298be_0_0)
               ? (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__next_read)
               : 0U) & ((IData)(ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT____VdfgRegularize_h2ec298be_0_0)
                         ? 0xffffU : 0U)) & ((IData)(ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT____VdfgRegularize_h2ec298be_0_0)
                                              ? 0xffffU
                                              : 0U)) 
           | (((((IData)(ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT____VdfgRegularize_ha1739c51_0_0)
                  ? (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__next_read)
                  : 0U) & ((IData)(ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT____VdfgRegularize_ha1739c51_0_0)
                            ? 0xffffU : 0U)) & ((IData)(ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT____VdfgRegularize_ha1739c51_0_0)
                                                 ? 0xffffU
                                                 : 0U)) 
              | (((((IData)(ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT____VdfgRegularize_h920fd176_0_0)
                     ? (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__next_read)
                     : 0U) & ((IData)(ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT____VdfgRegularize_h920fd176_0_0)
                               ? 0xffffU : 0U)) & ((IData)(ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT____VdfgRegularize_h920fd176_0_0)
                                                    ? 0xffffU
                                                    : 0U)) 
                 | (((((IData)(ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT____VdfgRegularize_h2139832b_0_0)
                        ? (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__next_read)
                        : 0U) & ((IData)(ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT____VdfgRegularize_h2139832b_0_0)
                                  ? 0xffffU : 0U)) 
                     & ((IData)(ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT____VdfgRegularize_h2139832b_0_0)
                         ? 0xffffU : 0U)) | (((((IData)(ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT____VdfgRegularize_h036b3e4f_0_0)
                                                 ? (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__next_read)
                                                 : 0U) 
                                               & ((IData)(ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT____VdfgRegularize_h036b3e4f_0_0)
                                                   ? 0xffffU
                                                   : 0U)) 
                                              & ((IData)(ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT____VdfgRegularize_h036b3e4f_0_0)
                                                  ? 0xffffU
                                                  : 0U)) 
                                             | (((((IData)(ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT____VdfgRegularize_h89591880_0_0)
                                                    ? (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__next_read)
                                                    : 0U) 
                                                  & ((IData)(ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT____VdfgRegularize_h89591880_0_0)
                                                      ? 0xffffU
                                                      : 0U)) 
                                                 & ((IData)(ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT____VdfgRegularize_h89591880_0_0)
                                                     ? 0xffffU
                                                     : 0U)) 
                                                | (((((IData)(ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT____VdfgRegularize_hc27604b4_0_0)
                                                       ? (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__next_read)
                                                       : 0U) 
                                                     & ((IData)(ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT____VdfgRegularize_hc27604b4_0_0)
                                                         ? 0xffffU
                                                         : 0U)) 
                                                    & ((IData)(ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT____VdfgRegularize_hc27604b4_0_0)
                                                        ? 0xffffU
                                                        : 0U)) 
                                                   | ((((IData)(ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT____VdfgRegularize_h7b6277a8_0_0)
                                                         ? (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__next_read)
                                                         : 0U) 
                                                       & ((IData)(ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT____VdfgRegularize_h7b6277a8_0_0)
                                                           ? 0xffffU
                                                           : 0U)) 
                                                      & ((IData)(ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT____VdfgRegularize_h7b6277a8_0_0)
                                                          ? 0xffffU
                                                          : 0U)))))))));
    ddr4_dimm__DOT__dqs__en2 = (((IData)(ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT____VdfgRegularize_h2709c328_0_0)
                                  ? 0xffffU : 0U) | 
                                (((IData)(ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT____VdfgRegularize_h62ec7f47_0_0)
                                   ? 0xffffU : 0U) 
                                 | (((IData)(ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT____VdfgRegularize_hf936ce60_0_0)
                                      ? 0xffffU : 0U) 
                                    | (((IData)(ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT____VdfgRegularize_hc53185e4_0_0)
                                         ? 0xffffU : 0U) 
                                       | (((IData)(ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT____VdfgRegularize_h5a938503_0_0)
                                            ? 0xffffU
                                            : 0U) | 
                                          (((IData)(ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT____VdfgRegularize_h21fc6040_0_0)
                                             ? 0xffffU
                                             : 0U) 
                                           | (((IData)(ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT____VdfgRegularize_hb3020249_0_0)
                                                ? 0xffffU
                                                : 0U) 
                                              | ((IData)(ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT____VdfgRegularize_h65d6a1a6_0_0)
                                                  ? 0xffffU
                                                  : 0U))))))));
    ddr4_dimm__DOT____Vcelloutt__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__dqs__out 
        = (((((IData)(ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT____VdfgRegularize_h2709c328_0_0)
               ? (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__next_read)
               : 0U) & ((IData)(ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT____VdfgRegularize_h2709c328_0_0)
                         ? 0xffffU : 0U)) & ((IData)(ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT____VdfgRegularize_h2709c328_0_0)
                                              ? 0xffffU
                                              : 0U)) 
           | (((((IData)(ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT____VdfgRegularize_h62ec7f47_0_0)
                  ? (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__next_read)
                  : 0U) & ((IData)(ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT____VdfgRegularize_h62ec7f47_0_0)
                            ? 0xffffU : 0U)) & ((IData)(ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT____VdfgRegularize_h62ec7f47_0_0)
                                                 ? 0xffffU
                                                 : 0U)) 
              | (((((IData)(ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT____VdfgRegularize_hf936ce60_0_0)
                     ? (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__next_read)
                     : 0U) & ((IData)(ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT____VdfgRegularize_hf936ce60_0_0)
                               ? 0xffffU : 0U)) & ((IData)(ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT____VdfgRegularize_hf936ce60_0_0)
                                                    ? 0xffffU
                                                    : 0U)) 
                 | (((((IData)(ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT____VdfgRegularize_hc53185e4_0_0)
                        ? (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__next_read)
                        : 0U) & ((IData)(ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT____VdfgRegularize_hc53185e4_0_0)
                                  ? 0xffffU : 0U)) 
                     & ((IData)(ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT____VdfgRegularize_hc53185e4_0_0)
                         ? 0xffffU : 0U)) | (((((IData)(ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT____VdfgRegularize_h5a938503_0_0)
                                                 ? (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__next_read)
                                                 : 0U) 
                                               & ((IData)(ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT____VdfgRegularize_h5a938503_0_0)
                                                   ? 0xffffU
                                                   : 0U)) 
                                              & ((IData)(ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT____VdfgRegularize_h5a938503_0_0)
                                                  ? 0xffffU
                                                  : 0U)) 
                                             | (((((IData)(ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT____VdfgRegularize_h21fc6040_0_0)
                                                    ? (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__next_read)
                                                    : 0U) 
                                                  & ((IData)(ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT____VdfgRegularize_h21fc6040_0_0)
                                                      ? 0xffffU
                                                      : 0U)) 
                                                 & ((IData)(ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT____VdfgRegularize_h21fc6040_0_0)
                                                     ? 0xffffU
                                                     : 0U)) 
                                                | (((((IData)(ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT____VdfgRegularize_hb3020249_0_0)
                                                       ? (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__next_read)
                                                       : 0U) 
                                                     & ((IData)(ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT____VdfgRegularize_hb3020249_0_0)
                                                         ? 0xffffU
                                                         : 0U)) 
                                                    & ((IData)(ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT____VdfgRegularize_hb3020249_0_0)
                                                        ? 0xffffU
                                                        : 0U)) 
                                                   | ((((IData)(ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT____VdfgRegularize_h65d6a1a6_0_0)
                                                         ? (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__next_read)
                                                         : 0U) 
                                                       & ((IData)(ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT____VdfgRegularize_h65d6a1a6_0_0)
                                                           ? 0xffffU
                                                           : 0U)) 
                                                      & ((IData)(ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT____VdfgRegularize_h65d6a1a6_0_0)
                                                          ? 0xffffU
                                                          : 0U)))))))));
    ddr4_dimm__DOT__dqs__en3 = (((IData)(ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT____VdfgRegularize_h37b74bdb_0_0)
                                  ? 0xffffU : 0U) | 
                                (((IData)(ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT____VdfgRegularize_h672555bb_0_0)
                                   ? 0xffffU : 0U) 
                                 | (((IData)(ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT____VdfgRegularize_h89f220b8_0_0)
                                      ? 0xffffU : 0U) 
                                    | (((IData)(ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT____VdfgRegularize_hbb991baf_0_0)
                                         ? 0xffffU : 0U) 
                                       | (((IData)(ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT____VdfgRegularize_h02fb970b_0_0)
                                            ? 0xffffU
                                            : 0U) | 
                                          (((IData)(ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT____VdfgRegularize_hd7a3f398_0_0)
                                             ? 0xffffU
                                             : 0U) 
                                           | (((IData)(ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT____VdfgRegularize_hf79b407b_0_0)
                                                ? 0xffffU
                                                : 0U) 
                                              | ((IData)(ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT____VdfgRegularize_heb3bcf5c_0_0)
                                                  ? 0xffffU
                                                  : 0U))))))));
    ddr4_dimm__DOT____Vcelloutt__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__dqs__out 
        = (((((IData)(ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT____VdfgRegularize_h37b74bdb_0_0)
               ? (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__next_read)
               : 0U) & ((IData)(ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT____VdfgRegularize_h37b74bdb_0_0)
                         ? 0xffffU : 0U)) & ((IData)(ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT____VdfgRegularize_h37b74bdb_0_0)
                                              ? 0xffffU
                                              : 0U)) 
           | (((((IData)(ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT____VdfgRegularize_h672555bb_0_0)
                  ? (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__next_read)
                  : 0U) & ((IData)(ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT____VdfgRegularize_h672555bb_0_0)
                            ? 0xffffU : 0U)) & ((IData)(ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT____VdfgRegularize_h672555bb_0_0)
                                                 ? 0xffffU
                                                 : 0U)) 
              | (((((IData)(ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT____VdfgRegularize_h89f220b8_0_0)
                     ? (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__next_read)
                     : 0U) & ((IData)(ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT____VdfgRegularize_h89f220b8_0_0)
                               ? 0xffffU : 0U)) & ((IData)(ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT____VdfgRegularize_h89f220b8_0_0)
                                                    ? 0xffffU
                                                    : 0U)) 
                 | (((((IData)(ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT____VdfgRegularize_hbb991baf_0_0)
                        ? (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__next_read)
                        : 0U) & ((IData)(ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT____VdfgRegularize_hbb991baf_0_0)
                                  ? 0xffffU : 0U)) 
                     & ((IData)(ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT____VdfgRegularize_hbb991baf_0_0)
                         ? 0xffffU : 0U)) | (((((IData)(ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT____VdfgRegularize_h02fb970b_0_0)
                                                 ? (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__next_read)
                                                 : 0U) 
                                               & ((IData)(ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT____VdfgRegularize_h02fb970b_0_0)
                                                   ? 0xffffU
                                                   : 0U)) 
                                              & ((IData)(ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT____VdfgRegularize_h02fb970b_0_0)
                                                  ? 0xffffU
                                                  : 0U)) 
                                             | (((((IData)(ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT____VdfgRegularize_hd7a3f398_0_0)
                                                    ? (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__next_read)
                                                    : 0U) 
                                                  & ((IData)(ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT____VdfgRegularize_hd7a3f398_0_0)
                                                      ? 0xffffU
                                                      : 0U)) 
                                                 & ((IData)(ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT____VdfgRegularize_hd7a3f398_0_0)
                                                     ? 0xffffU
                                                     : 0U)) 
                                                | (((((IData)(ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT____VdfgRegularize_hf79b407b_0_0)
                                                       ? (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__next_read)
                                                       : 0U) 
                                                     & ((IData)(ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT____VdfgRegularize_hf79b407b_0_0)
                                                         ? 0xffffU
                                                         : 0U)) 
                                                    & ((IData)(ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT____VdfgRegularize_hf79b407b_0_0)
                                                        ? 0xffffU
                                                        : 0U)) 
                                                   | ((((IData)(ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT____VdfgRegularize_heb3bcf5c_0_0)
                                                         ? (IData)(vlSelfRef.ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__next_read)
                                                         : 0U) 
                                                       & ((IData)(ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT____VdfgRegularize_heb3bcf5c_0_0)
                                                           ? 0xffffU
                                                           : 0U)) 
                                                      & ((IData)(ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT____VdfgRegularize_heb3bcf5c_0_0)
                                                          ? 0xffffU
                                                          : 0U)))))))));
    vlSelfRef.ddr4_dimm__DOT__dqs__out__strong__out4 
        = ((0xffffffffffff0000ULL & vlSelfRef.ddr4_dimm__DOT__dqs__out__strong__out4) 
           | (IData)((IData)(ddr4_dimm__DOT____Vcelloutt__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__dqs__out)));
    vlSelfRef.ddr4_dimm__DOT__dqs__out__strong__out5 
        = ((0xffffffff0000ffffULL & vlSelfRef.ddr4_dimm__DOT__dqs__out__strong__out5) 
           | ((QData)((IData)(ddr4_dimm__DOT____Vcelloutt__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__dqs__out)) 
              << 0x10U));
    vlSelfRef.ddr4_dimm__DOT__dqs__out__strong__out6 
        = ((0xffff0000ffffffffULL & vlSelfRef.ddr4_dimm__DOT__dqs__out__strong__out6) 
           | ((QData)((IData)(ddr4_dimm__DOT____Vcelloutt__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__dqs__out)) 
              << 0x20U));
    vlSelfRef.ddr4_dimm__DOT__dqs__out__strong__out7 
        = ((0xffffffffffffULL & vlSelfRef.ddr4_dimm__DOT__dqs__out__strong__out7) 
           | ((QData)((IData)(ddr4_dimm__DOT____Vcelloutt__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__dqs__out)) 
              << 0x30U));
    vlSelfRef.dqs = (((QData)((IData)(ddr4_dimm__DOT__dqs__en0)) 
                      | (((QData)((IData)(ddr4_dimm__DOT__dqs__en1)) 
                          << 0x10U) | (((QData)((IData)(ddr4_dimm__DOT__dqs__en2)) 
                                        << 0x20U) | 
                                       ((QData)((IData)(ddr4_dimm__DOT__dqs__en3)) 
                                        << 0x30U)))) 
                     & ((vlSelfRef.ddr4_dimm__DOT__dqs__out__strong__out4 
                         & (QData)((IData)(ddr4_dimm__DOT__dqs__en0))) 
                        | ((vlSelfRef.ddr4_dimm__DOT__dqs__out__strong__out5 
                            & ((QData)((IData)(ddr4_dimm__DOT__dqs__en1)) 
                               << 0x10U)) | ((vlSelfRef.ddr4_dimm__DOT__dqs__out__strong__out6 
                                              & ((QData)((IData)(ddr4_dimm__DOT__dqs__en2)) 
                                                 << 0x20U)) 
                                             | (vlSelfRef.ddr4_dimm__DOT__dqs__out__strong__out7 
                                                & ((QData)((IData)(ddr4_dimm__DOT__dqs__en3)) 
                                                   << 0x30U))))));
}
