---
layout: default
title: Errata for videos
permalink: /errata/
---

<details open markdown="block">
<summary>
Table of contents
</summary>
{: .text-delta}
1. TOC
{:toc}
</details>

## Week 5 video 4

Part of the video shows a version of slide 3 with 15 bits stored under "Contents" rather than 16 bits.

## Week 7 video 3

Slide 4 makes the claim that in modern CPUs, usually CISC is better than RISC for high-speed high-power applications. In fact, the pendulum has been swinging back the other way in recent years and RISC is competitive with CISC in these domains as well.

## Week 7 video 4

Slide 3 says we can set the clock speed to the propagation delay of the fastest stage; this should read the slowest stage.