Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Dec  7 19:56:59 2018
| Host         : pc running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line46/pulse_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    196.663        0.000                      0                   22        0.265        0.000                      0                   22        3.000        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_in                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      196.663        0.000                      0                   22        0.265        0.000                      0                   22       13.360        0.000                       0                    24  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line46/inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line46/inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line46/inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line46/inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line46/inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line46/inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      196.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.663ns  (required time - arrival time)
  Source:                 nolabel_line46/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line46/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.890ns (29.428%)  route 2.134ns (70.572%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.723    -0.817    nolabel_line46/clk_out
    SLICE_X2Y90          FDRE                                         r  nolabel_line46/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.299 f  nolabel_line46/cnt_reg[3]/Q
                         net (fo=2, routed)           0.964     0.665    nolabel_line46/cnt_reg[3]
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.124     0.789 r  nolabel_line46/pulse_i_6/O
                         net (fo=1, routed)           0.884     1.673    nolabel_line46/pulse_i_6_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I3_O)        0.124     1.797 r  nolabel_line46/pulse_i_2/O
                         net (fo=1, routed)           0.287     2.084    nolabel_line46/pulse_i_2_n_0
    SLICE_X1Y92          LUT3 (Prop_lut3_I1_O)        0.124     2.208 r  nolabel_line46/pulse_i_1/O
                         net (fo=1, routed)           0.000     2.208    nolabel_line46/pulse_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  nolabel_line46/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.604   198.584    nolabel_line46/clk_out
    SLICE_X1Y92          FDRE                                         r  nolabel_line46/pulse_reg/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X1Y92          FDRE (Setup_fdre_C_D)        0.029   198.871    nolabel_line46/pulse_reg
  -------------------------------------------------------------------
                         required time                        198.871    
                         arrival time                          -2.208    
  -------------------------------------------------------------------
                         slack                                196.663    

Slack (MET) :             197.353ns  (required time - arrival time)
  Source:                 nolabel_line46/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line46/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 1.862ns (77.106%)  route 0.553ns (22.894%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.723    -0.817    nolabel_line46/clk_out
    SLICE_X2Y90          FDRE                                         r  nolabel_line46/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.299 r  nolabel_line46/cnt_reg[1]/Q
                         net (fo=2, routed)           0.553     0.254    nolabel_line46/cnt_reg[1]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.911 r  nolabel_line46/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.911    nolabel_line46/cnt_reg[0]_i_2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.028 r  nolabel_line46/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.028    nolabel_line46/cnt_reg[4]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  nolabel_line46/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.145    nolabel_line46/cnt_reg[8]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  nolabel_line46/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.262    nolabel_line46/cnt_reg[12]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.379 r  nolabel_line46/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.379    nolabel_line46/cnt_reg[16]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.598 r  nolabel_line46/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.598    nolabel_line46/cnt_reg[20]_i_1_n_7
    SLICE_X2Y95          FDRE                                         r  nolabel_line46/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.605   198.585    nolabel_line46/clk_out
    SLICE_X2Y95          FDRE                                         r  nolabel_line46/cnt_reg[20]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)        0.109   198.952    nolabel_line46/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        198.952    
                         arrival time                          -1.598    
  -------------------------------------------------------------------
                         slack                                197.353    

Slack (MET) :             197.366ns  (required time - arrival time)
  Source:                 nolabel_line46/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line46/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 1.849ns (76.982%)  route 0.553ns (23.018%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.723    -0.817    nolabel_line46/clk_out
    SLICE_X2Y90          FDRE                                         r  nolabel_line46/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.299 r  nolabel_line46/cnt_reg[1]/Q
                         net (fo=2, routed)           0.553     0.254    nolabel_line46/cnt_reg[1]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.911 r  nolabel_line46/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.911    nolabel_line46/cnt_reg[0]_i_2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.028 r  nolabel_line46/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.028    nolabel_line46/cnt_reg[4]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  nolabel_line46/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.145    nolabel_line46/cnt_reg[8]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  nolabel_line46/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.262    nolabel_line46/cnt_reg[12]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.585 r  nolabel_line46/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.585    nolabel_line46/cnt_reg[16]_i_1_n_6
    SLICE_X2Y94          FDRE                                         r  nolabel_line46/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.605   198.585    nolabel_line46/clk_out
    SLICE_X2Y94          FDRE                                         r  nolabel_line46/cnt_reg[17]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)        0.109   198.952    nolabel_line46/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        198.952    
                         arrival time                          -1.585    
  -------------------------------------------------------------------
                         slack                                197.366    

Slack (MET) :             197.374ns  (required time - arrival time)
  Source:                 nolabel_line46/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line46/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 1.841ns (76.906%)  route 0.553ns (23.094%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.723    -0.817    nolabel_line46/clk_out
    SLICE_X2Y90          FDRE                                         r  nolabel_line46/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.299 r  nolabel_line46/cnt_reg[1]/Q
                         net (fo=2, routed)           0.553     0.254    nolabel_line46/cnt_reg[1]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.911 r  nolabel_line46/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.911    nolabel_line46/cnt_reg[0]_i_2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.028 r  nolabel_line46/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.028    nolabel_line46/cnt_reg[4]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  nolabel_line46/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.145    nolabel_line46/cnt_reg[8]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  nolabel_line46/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.262    nolabel_line46/cnt_reg[12]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.577 r  nolabel_line46/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.577    nolabel_line46/cnt_reg[16]_i_1_n_4
    SLICE_X2Y94          FDRE                                         r  nolabel_line46/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.605   198.585    nolabel_line46/clk_out
    SLICE_X2Y94          FDRE                                         r  nolabel_line46/cnt_reg[19]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)        0.109   198.952    nolabel_line46/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        198.952    
                         arrival time                          -1.577    
  -------------------------------------------------------------------
                         slack                                197.374    

Slack (MET) :             197.450ns  (required time - arrival time)
  Source:                 nolabel_line46/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line46/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 1.765ns (76.148%)  route 0.553ns (23.852%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.723    -0.817    nolabel_line46/clk_out
    SLICE_X2Y90          FDRE                                         r  nolabel_line46/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.299 r  nolabel_line46/cnt_reg[1]/Q
                         net (fo=2, routed)           0.553     0.254    nolabel_line46/cnt_reg[1]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.911 r  nolabel_line46/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.911    nolabel_line46/cnt_reg[0]_i_2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.028 r  nolabel_line46/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.028    nolabel_line46/cnt_reg[4]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  nolabel_line46/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.145    nolabel_line46/cnt_reg[8]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  nolabel_line46/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.262    nolabel_line46/cnt_reg[12]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.501 r  nolabel_line46/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.501    nolabel_line46/cnt_reg[16]_i_1_n_5
    SLICE_X2Y94          FDRE                                         r  nolabel_line46/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.605   198.585    nolabel_line46/clk_out
    SLICE_X2Y94          FDRE                                         r  nolabel_line46/cnt_reg[18]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)        0.109   198.952    nolabel_line46/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        198.952    
                         arrival time                          -1.501    
  -------------------------------------------------------------------
                         slack                                197.450    

Slack (MET) :             197.470ns  (required time - arrival time)
  Source:                 nolabel_line46/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line46/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 1.745ns (75.941%)  route 0.553ns (24.059%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.723    -0.817    nolabel_line46/clk_out
    SLICE_X2Y90          FDRE                                         r  nolabel_line46/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.299 r  nolabel_line46/cnt_reg[1]/Q
                         net (fo=2, routed)           0.553     0.254    nolabel_line46/cnt_reg[1]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.911 r  nolabel_line46/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.911    nolabel_line46/cnt_reg[0]_i_2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.028 r  nolabel_line46/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.028    nolabel_line46/cnt_reg[4]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  nolabel_line46/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.145    nolabel_line46/cnt_reg[8]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.262 r  nolabel_line46/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.262    nolabel_line46/cnt_reg[12]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.481 r  nolabel_line46/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.481    nolabel_line46/cnt_reg[16]_i_1_n_7
    SLICE_X2Y94          FDRE                                         r  nolabel_line46/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.605   198.585    nolabel_line46/clk_out
    SLICE_X2Y94          FDRE                                         r  nolabel_line46/cnt_reg[16]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)        0.109   198.952    nolabel_line46/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        198.952    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                197.470    

Slack (MET) :             197.483ns  (required time - arrival time)
  Source:                 nolabel_line46/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line46/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 1.732ns (75.804%)  route 0.553ns (24.196%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.723    -0.817    nolabel_line46/clk_out
    SLICE_X2Y90          FDRE                                         r  nolabel_line46/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.299 r  nolabel_line46/cnt_reg[1]/Q
                         net (fo=2, routed)           0.553     0.254    nolabel_line46/cnt_reg[1]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.911 r  nolabel_line46/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.911    nolabel_line46/cnt_reg[0]_i_2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.028 r  nolabel_line46/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.028    nolabel_line46/cnt_reg[4]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  nolabel_line46/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.145    nolabel_line46/cnt_reg[8]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  nolabel_line46/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.468    nolabel_line46/cnt_reg[12]_i_1_n_6
    SLICE_X2Y93          FDRE                                         r  nolabel_line46/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.605   198.585    nolabel_line46/clk_out
    SLICE_X2Y93          FDRE                                         r  nolabel_line46/cnt_reg[13]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)        0.109   198.952    nolabel_line46/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        198.952    
                         arrival time                          -1.468    
  -------------------------------------------------------------------
                         slack                                197.483    

Slack (MET) :             197.491ns  (required time - arrival time)
  Source:                 nolabel_line46/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line46/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 1.724ns (75.719%)  route 0.553ns (24.281%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.723    -0.817    nolabel_line46/clk_out
    SLICE_X2Y90          FDRE                                         r  nolabel_line46/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.299 r  nolabel_line46/cnt_reg[1]/Q
                         net (fo=2, routed)           0.553     0.254    nolabel_line46/cnt_reg[1]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.911 r  nolabel_line46/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.911    nolabel_line46/cnt_reg[0]_i_2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.028 r  nolabel_line46/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.028    nolabel_line46/cnt_reg[4]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  nolabel_line46/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.145    nolabel_line46/cnt_reg[8]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.460 r  nolabel_line46/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.460    nolabel_line46/cnt_reg[12]_i_1_n_4
    SLICE_X2Y93          FDRE                                         r  nolabel_line46/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.605   198.585    nolabel_line46/clk_out
    SLICE_X2Y93          FDRE                                         r  nolabel_line46/cnt_reg[15]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)        0.109   198.952    nolabel_line46/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        198.952    
                         arrival time                          -1.460    
  -------------------------------------------------------------------
                         slack                                197.491    

Slack (MET) :             197.567ns  (required time - arrival time)
  Source:                 nolabel_line46/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line46/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 1.648ns (74.880%)  route 0.553ns (25.120%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.723    -0.817    nolabel_line46/clk_out
    SLICE_X2Y90          FDRE                                         r  nolabel_line46/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.299 r  nolabel_line46/cnt_reg[1]/Q
                         net (fo=2, routed)           0.553     0.254    nolabel_line46/cnt_reg[1]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.911 r  nolabel_line46/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.911    nolabel_line46/cnt_reg[0]_i_2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.028 r  nolabel_line46/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.028    nolabel_line46/cnt_reg[4]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  nolabel_line46/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.145    nolabel_line46/cnt_reg[8]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.384 r  nolabel_line46/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.384    nolabel_line46/cnt_reg[12]_i_1_n_5
    SLICE_X2Y93          FDRE                                         r  nolabel_line46/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.605   198.585    nolabel_line46/clk_out
    SLICE_X2Y93          FDRE                                         r  nolabel_line46/cnt_reg[14]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)        0.109   198.952    nolabel_line46/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                        198.952    
                         arrival time                          -1.384    
  -------------------------------------------------------------------
                         slack                                197.567    

Slack (MET) :             197.587ns  (required time - arrival time)
  Source:                 nolabel_line46/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line46/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 1.628ns (74.650%)  route 0.553ns (25.350%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.723    -0.817    nolabel_line46/clk_out
    SLICE_X2Y90          FDRE                                         r  nolabel_line46/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.299 r  nolabel_line46/cnt_reg[1]/Q
                         net (fo=2, routed)           0.553     0.254    nolabel_line46/cnt_reg[1]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.911 r  nolabel_line46/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.911    nolabel_line46/cnt_reg[0]_i_2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.028 r  nolabel_line46/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.028    nolabel_line46/cnt_reg[4]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  nolabel_line46/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.145    nolabel_line46/cnt_reg[8]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.364 r  nolabel_line46/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.364    nolabel_line46/cnt_reg[12]_i_1_n_7
    SLICE_X2Y93          FDRE                                         r  nolabel_line46/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.605   198.585    nolabel_line46/clk_out
    SLICE_X2Y93          FDRE                                         r  nolabel_line46/cnt_reg[12]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)        0.109   198.952    nolabel_line46/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                        198.952    
                         arrival time                          -1.364    
  -------------------------------------------------------------------
                         slack                                197.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 nolabel_line46/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line46/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.603    -0.561    nolabel_line46/clk_out
    SLICE_X2Y92          FDRE                                         r  nolabel_line46/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  nolabel_line46/cnt_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.272    nolabel_line46/cnt_reg[10]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.162 r  nolabel_line46/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.162    nolabel_line46/cnt_reg[8]_i_1_n_5
    SLICE_X2Y92          FDRE                                         r  nolabel_line46/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.876    -0.797    nolabel_line46/clk_out
    SLICE_X2Y92          FDRE                                         r  nolabel_line46/cnt_reg[10]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.134    -0.427    nolabel_line46/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 nolabel_line46/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line46/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.604    -0.560    nolabel_line46/clk_out
    SLICE_X2Y94          FDRE                                         r  nolabel_line46/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line46/cnt_reg[18]/Q
                         net (fo=2, routed)           0.125    -0.271    nolabel_line46/cnt_reg[18]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.161 r  nolabel_line46/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.161    nolabel_line46/cnt_reg[16]_i_1_n_5
    SLICE_X2Y94          FDRE                                         r  nolabel_line46/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.877    -0.796    nolabel_line46/clk_out
    SLICE_X2Y94          FDRE                                         r  nolabel_line46/cnt_reg[18]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.134    -0.426    nolabel_line46/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 nolabel_line46/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line46/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.604    -0.560    nolabel_line46/clk_out
    SLICE_X2Y93          FDRE                                         r  nolabel_line46/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line46/cnt_reg[14]/Q
                         net (fo=2, routed)           0.126    -0.270    nolabel_line46/cnt_reg[14]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.160 r  nolabel_line46/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.160    nolabel_line46/cnt_reg[12]_i_1_n_5
    SLICE_X2Y93          FDRE                                         r  nolabel_line46/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.877    -0.796    nolabel_line46/clk_out
    SLICE_X2Y93          FDRE                                         r  nolabel_line46/cnt_reg[14]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.134    -0.426    nolabel_line46/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line46/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line46/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.603    -0.561    nolabel_line46/clk_out
    SLICE_X2Y90          FDRE                                         r  nolabel_line46/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  nolabel_line46/cnt_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.271    nolabel_line46/cnt_reg[2]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.161 r  nolabel_line46/cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.161    nolabel_line46/cnt_reg[0]_i_2_n_5
    SLICE_X2Y90          FDRE                                         r  nolabel_line46/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.876    -0.797    nolabel_line46/clk_out
    SLICE_X2Y90          FDRE                                         r  nolabel_line46/cnt_reg[2]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.134    -0.427    nolabel_line46/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line46/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line46/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.603    -0.561    nolabel_line46/clk_out
    SLICE_X2Y91          FDRE                                         r  nolabel_line46/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  nolabel_line46/cnt_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.271    nolabel_line46/cnt_reg[6]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.161 r  nolabel_line46/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.161    nolabel_line46/cnt_reg[4]_i_1_n_5
    SLICE_X2Y91          FDRE                                         r  nolabel_line46/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.876    -0.797    nolabel_line46/clk_out
    SLICE_X2Y91          FDRE                                         r  nolabel_line46/cnt_reg[6]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.134    -0.427    nolabel_line46/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 nolabel_line46/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line46/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.603    -0.561    nolabel_line46/clk_out
    SLICE_X2Y92          FDRE                                         r  nolabel_line46/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  nolabel_line46/cnt_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.272    nolabel_line46/cnt_reg[10]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.126 r  nolabel_line46/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.126    nolabel_line46/cnt_reg[8]_i_1_n_4
    SLICE_X2Y92          FDRE                                         r  nolabel_line46/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.876    -0.797    nolabel_line46/clk_out
    SLICE_X2Y92          FDRE                                         r  nolabel_line46/cnt_reg[11]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.134    -0.427    nolabel_line46/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 nolabel_line46/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line46/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.604    -0.560    nolabel_line46/clk_out
    SLICE_X2Y94          FDRE                                         r  nolabel_line46/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line46/cnt_reg[18]/Q
                         net (fo=2, routed)           0.125    -0.271    nolabel_line46/cnt_reg[18]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.125 r  nolabel_line46/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.125    nolabel_line46/cnt_reg[16]_i_1_n_4
    SLICE_X2Y94          FDRE                                         r  nolabel_line46/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.877    -0.796    nolabel_line46/clk_out
    SLICE_X2Y94          FDRE                                         r  nolabel_line46/cnt_reg[19]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.134    -0.426    nolabel_line46/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 nolabel_line46/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line46/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.604    -0.560    nolabel_line46/clk_out
    SLICE_X2Y93          FDRE                                         r  nolabel_line46/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line46/cnt_reg[14]/Q
                         net (fo=2, routed)           0.126    -0.270    nolabel_line46/cnt_reg[14]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.124 r  nolabel_line46/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.124    nolabel_line46/cnt_reg[12]_i_1_n_4
    SLICE_X2Y93          FDRE                                         r  nolabel_line46/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.877    -0.796    nolabel_line46/clk_out
    SLICE_X2Y93          FDRE                                         r  nolabel_line46/cnt_reg[15]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.134    -0.426    nolabel_line46/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 nolabel_line46/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line46/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.603    -0.561    nolabel_line46/clk_out
    SLICE_X2Y90          FDRE                                         r  nolabel_line46/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  nolabel_line46/cnt_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.271    nolabel_line46/cnt_reg[2]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.125 r  nolabel_line46/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.125    nolabel_line46/cnt_reg[0]_i_2_n_4
    SLICE_X2Y90          FDRE                                         r  nolabel_line46/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.876    -0.797    nolabel_line46/clk_out
    SLICE_X2Y90          FDRE                                         r  nolabel_line46/cnt_reg[3]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.134    -0.427    nolabel_line46/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 nolabel_line46/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line46/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.007%)  route 0.127ns (28.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.603    -0.561    nolabel_line46/clk_out
    SLICE_X2Y91          FDRE                                         r  nolabel_line46/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  nolabel_line46/cnt_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.271    nolabel_line46/cnt_reg[6]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.125 r  nolabel_line46/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.125    nolabel_line46/cnt_reg[4]_i_1_n_4
    SLICE_X2Y91          FDRE                                         r  nolabel_line46/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line46/inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line46/inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line46/inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line46/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line46/inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.876    -0.797    nolabel_line46/clk_out
    SLICE_X2Y91          FDRE                                         r  nolabel_line46/cnt_reg[7]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.134    -0.427    nolabel_line46/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   nolabel_line46/inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y90      nolabel_line46/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y92      nolabel_line46/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y92      nolabel_line46/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y93      nolabel_line46/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y93      nolabel_line46/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y93      nolabel_line46/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y93      nolabel_line46/cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y94      nolabel_line46/cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  nolabel_line46/inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y90      nolabel_line46/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y90      nolabel_line46/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y90      nolabel_line46/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y90      nolabel_line46/cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y90      nolabel_line46/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y92      nolabel_line46/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y92      nolabel_line46/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y92      nolabel_line46/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y92      nolabel_line46/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      nolabel_line46/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      nolabel_line46/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      nolabel_line46/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      nolabel_line46/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      nolabel_line46/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      nolabel_line46/cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      nolabel_line46/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      nolabel_line46/cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      nolabel_line46/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y94      nolabel_line46/cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y94      nolabel_line46/cnt_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line46/inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   nolabel_line46/inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line46/inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line46/inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  nolabel_line46/inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  nolabel_line46/inst/inst/mmcm_adv_inst/CLKFBOUT



