20:32:52 INFO  : Launching XSCT server: xsct -n  -interactive /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/temp_xsdb_launch_script.tcl
20:32:52 INFO  : Registering command handlers for Vitis TCF services
20:32:57 INFO  : Platform repository initialization has completed.
20:32:58 INFO  : XSCT server has started successfully.
20:32:58 INFO  : plnx-install-location is set to ''
20:32:58 INFO  : Successfully done setting XSCT server connection channel  
20:32:58 INFO  : Successfully done query RDI_DATADIR 
20:32:58 INFO  : Successfully done setting workspace for the tool. 
20:34:17 INFO  : Result from executing command 'getProjects': AXI_SimpleDMA_Accumulator_Platform
20:34:17 INFO  : Result from executing command 'getPlatforms': 
20:37:00 INFO  : Result from executing command 'getProjects': AXI_SimpleDMA_Accumulator_Platform
20:37:00 INFO  : Result from executing command 'getPlatforms': AXI_SimpleDMA_Accumulator_Platform|/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/AXI_SimpleDMA_Accumulator_Platform.xpfm
20:39:43 INFO  : Checking for BSP changes to sync application flags for project 'AXI_SimpleDMA_Accumulator_app'...
20:40:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:15 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:40:15 INFO  : 'jtag frequency' command is executed.
20:40:15 INFO  : Sourcing of '/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:40:15 INFO  : Context for 'APU' is selected.
20:40:16 INFO  : System reset is completed.
20:40:19 INFO  : 'after 3000' command is executed.
20:40:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
20:40:22 INFO  : Device configured successfully with "/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/bitstream/Accumulator_bd_wrapper.bit"
20:40:22 INFO  : Context for 'APU' is selected.
20:40:24 INFO  : Hardware design and registers information is loaded from '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa'.
20:40:24 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:24 INFO  : Context for 'APU' is selected.
20:40:24 INFO  : Sourcing of '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/psinit/psu_init.tcl' is done.
20:40:26 INFO  : 'psu_init' command is executed.
20:40:27 INFO  : 'after 1000' command is executed.
20:40:27 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:40:28 INFO  : 'after 1000' command is executed.
20:40:28 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:40:28 INFO  : 'catch {psu_protection}' command is executed.
20:40:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:40:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:40:29 INFO  : The application '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/Debug/AXI_SimpleDMA_Accumulator_app.elf' is downloaded to processor 'psu_cortexa53_0'.
20:40:29 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/bitstream/Accumulator_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/Debug/AXI_SimpleDMA_Accumulator_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:40:29 INFO  : 'con' command is executed.
20:40:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:40:29 INFO  : Launch script is exported to file '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app_system/_ide/scripts/systemdebugger_axi_simpledma_accumulator_app_system_standalone.tcl'
20:40:45 INFO  : Disconnected from the channel tcfchan#3.
14:56:34 INFO  : Launching XSCT server: xsct -n  -interactive /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/temp_xsdb_launch_script.tcl
14:56:37 INFO  : XSCT server has started successfully.
14:56:37 INFO  : plnx-install-location is set to ''
14:56:37 INFO  : Successfully done setting XSCT server connection channel  
14:56:37 INFO  : Successfully done setting workspace for the tool. 
14:56:40 INFO  : Platform repository initialization has completed.
14:56:40 INFO  : Successfully done query RDI_DATADIR 
14:56:41 INFO  : Registering command handlers for Vitis TCF services
14:57:26 INFO  : Checking for BSP changes to sync application flags for project 'AXI_SimpleDMA_Accumulator_app'...
14:57:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa is already opened

14:58:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:09 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:58:09 INFO  : 'jtag frequency' command is executed.
14:58:09 INFO  : Sourcing of '/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:58:09 INFO  : Context for 'APU' is selected.
14:58:10 INFO  : System reset is completed.
14:58:14 INFO  : 'after 3000' command is executed.
14:58:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
14:58:17 INFO  : Device configured successfully with "/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/bitstream/Accumulator_bd_wrapper.bit"
14:58:17 INFO  : Context for 'APU' is selected.
14:58:18 INFO  : Hardware design and registers information is loaded from '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa'.
14:58:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:18 INFO  : Context for 'APU' is selected.
14:58:18 INFO  : Sourcing of '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/psinit/psu_init.tcl' is done.
14:58:19 INFO  : 'psu_init' command is executed.
14:58:20 INFO  : 'after 1000' command is executed.
14:58:20 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:58:21 INFO  : 'after 1000' command is executed.
14:58:21 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:58:21 INFO  : 'catch {psu_protection}' command is executed.
14:58:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:58:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:58:22 INFO  : The application '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/Debug/AXI_SimpleDMA_Accumulator_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:58:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/bitstream/Accumulator_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/Debug/AXI_SimpleDMA_Accumulator_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:58:22 INFO  : 'con' command is executed.
14:58:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:58:22 INFO  : Launch script is exported to file '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app_system/_ide/scripts/systemdebugger_axi_simpledma_accumulator_app_system_standalone.tcl'
14:58:47 INFO  : Disconnected from the channel tcfchan#2.
14:59:07 INFO  : Checking for BSP changes to sync application flags for project 'AXI_SimpleDMA_Accumulator_app'...
14:59:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa is already opened

14:59:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:55 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:59:55 INFO  : 'jtag frequency' command is executed.
14:59:55 INFO  : Sourcing of '/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:59:55 INFO  : Context for 'APU' is selected.
14:59:56 INFO  : System reset is completed.
14:59:59 INFO  : 'after 3000' command is executed.
15:00:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
15:00:03 INFO  : Device configured successfully with "/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/bitstream/Accumulator_bd_wrapper.bit"
15:00:03 INFO  : Context for 'APU' is selected.
15:00:04 INFO  : Hardware design and registers information is loaded from '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa'.
15:00:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:04 INFO  : Context for 'APU' is selected.
15:00:04 INFO  : Sourcing of '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/psinit/psu_init.tcl' is done.
15:00:06 INFO  : 'psu_init' command is executed.
15:00:07 INFO  : 'after 1000' command is executed.
15:00:07 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:00:08 INFO  : 'after 1000' command is executed.
15:00:08 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:00:08 INFO  : 'catch {psu_protection}' command is executed.
15:00:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:00:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:00:09 INFO  : The application '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/Debug/AXI_SimpleDMA_Accumulator_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:00:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/bitstream/Accumulator_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/Debug/AXI_SimpleDMA_Accumulator_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:00:09 INFO  : 'con' command is executed.
15:00:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:00:09 INFO  : Launch script is exported to file '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app_system/_ide/scripts/systemdebugger_axi_simpledma_accumulator_app_system_standalone.tcl'
15:00:37 INFO  : Disconnected from the channel tcfchan#4.
15:00:52 INFO  : Checking for BSP changes to sync application flags for project 'AXI_SimpleDMA_Accumulator_app'...
15:01:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa is already opened

15:01:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:51 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:01:51 INFO  : 'jtag frequency' command is executed.
15:01:51 INFO  : Sourcing of '/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:01:51 INFO  : Context for 'APU' is selected.
15:01:52 INFO  : System reset is completed.
15:01:55 INFO  : 'after 3000' command is executed.
15:01:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
15:01:58 INFO  : Device configured successfully with "/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/bitstream/Accumulator_bd_wrapper.bit"
15:01:58 INFO  : Context for 'APU' is selected.
15:01:59 INFO  : Hardware design and registers information is loaded from '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa'.
15:01:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:59 INFO  : Context for 'APU' is selected.
15:01:59 INFO  : Sourcing of '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/psinit/psu_init.tcl' is done.
15:02:00 INFO  : 'psu_init' command is executed.
15:02:01 INFO  : 'after 1000' command is executed.
15:02:01 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:02:02 INFO  : 'after 1000' command is executed.
15:02:02 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:02:02 INFO  : 'catch {psu_protection}' command is executed.
15:02:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:02:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:02:03 INFO  : The application '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/Debug/AXI_SimpleDMA_Accumulator_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:02:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:02:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/bitstream/Accumulator_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/Debug/AXI_SimpleDMA_Accumulator_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:02:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:02:03 INFO  : 'con' command is executed.
15:02:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:02:03 INFO  : Launch script is exported to file '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app_system/_ide/scripts/systemdebugger_axi_simpledma_accumulator_app_system_standalone.tcl'
15:02:51 INFO  : Disconnected from the channel tcfchan#6.
15:02:58 INFO  : Checking for BSP changes to sync application flags for project 'AXI_SimpleDMA_Accumulator_app'...
15:03:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa is already opened

15:03:37 INFO  : Checking for BSP changes to sync application flags for project 'AXI_SimpleDMA_Accumulator_app'...
15:03:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa is already opened

15:04:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:09 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:04:09 INFO  : 'jtag frequency' command is executed.
15:04:09 INFO  : Sourcing of '/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:04:09 INFO  : Context for 'APU' is selected.
15:04:10 INFO  : System reset is completed.
15:04:13 INFO  : 'after 3000' command is executed.
15:04:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
15:04:16 INFO  : Device configured successfully with "/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/bitstream/Accumulator_bd_wrapper.bit"
15:04:16 INFO  : Context for 'APU' is selected.
15:04:17 INFO  : Hardware design and registers information is loaded from '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa'.
15:04:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:17 INFO  : Context for 'APU' is selected.
15:04:17 INFO  : Sourcing of '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/psinit/psu_init.tcl' is done.
15:04:18 INFO  : 'psu_init' command is executed.
15:04:19 INFO  : 'after 1000' command is executed.
15:04:19 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:04:20 INFO  : 'after 1000' command is executed.
15:04:20 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:04:20 INFO  : 'catch {psu_protection}' command is executed.
15:04:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:04:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:04:21 INFO  : The application '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/Debug/AXI_SimpleDMA_Accumulator_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:04:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/bitstream/Accumulator_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/Debug/AXI_SimpleDMA_Accumulator_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:04:21 INFO  : 'con' command is executed.
15:04:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:04:21 INFO  : Launch script is exported to file '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app_system/_ide/scripts/systemdebugger_axi_simpledma_accumulator_app_system_standalone.tcl'
15:04:46 INFO  : Disconnected from the channel tcfchan#9.
18:49:27 INFO  : Launching XSCT server: xsct -n  -interactive /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/temp_xsdb_launch_script.tcl
18:49:30 INFO  : XSCT server has started successfully.
18:49:30 INFO  : plnx-install-location is set to ''
18:49:30 INFO  : Successfully done setting XSCT server connection channel  
18:49:30 INFO  : Successfully done setting workspace for the tool. 
18:49:32 INFO  : Platform repository initialization has completed.
18:49:33 INFO  : Successfully done query RDI_DATADIR 
18:49:33 INFO  : Registering command handlers for Vitis TCF services
18:50:58 INFO  : Checking for BSP changes to sync application flags for project 'AXI_SimpleDMA_Accumulator_app'...
18:51:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa is already opened

18:51:28 INFO  : Checking for BSP changes to sync application flags for project 'AXI_SimpleDMA_Accumulator_app'...
18:51:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa is already opened

18:51:43 INFO  : Checking for BSP changes to sync application flags for project 'AXI_SimpleDMA_Accumulator_app'...
18:51:56 INFO  : Checking for BSP changes to sync application flags for project 'AXI_SimpleDMA_Accumulator_app'...
18:52:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa is already opened

18:52:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:19 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:52:19 INFO  : 'jtag frequency' command is executed.
18:52:19 INFO  : Sourcing of '/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:52:19 INFO  : Context for 'APU' is selected.
18:52:20 INFO  : System reset is completed.
18:52:23 INFO  : 'after 3000' command is executed.
18:52:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
18:52:26 INFO  : Device configured successfully with "/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/bitstream/Accumulator_bd_wrapper.bit"
18:52:26 INFO  : Context for 'APU' is selected.
18:52:27 INFO  : Hardware design and registers information is loaded from '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa'.
18:52:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:27 INFO  : Context for 'APU' is selected.
18:52:27 INFO  : Sourcing of '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/psinit/psu_init.tcl' is done.
18:52:28 INFO  : 'psu_init' command is executed.
18:52:29 INFO  : 'after 1000' command is executed.
18:52:29 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:52:30 INFO  : 'after 1000' command is executed.
18:52:30 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:52:30 INFO  : 'catch {psu_protection}' command is executed.
18:52:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:52:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:52:31 INFO  : The application '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/Debug/AXI_SimpleDMA_Accumulator_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:52:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/bitstream/Accumulator_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/Debug/AXI_SimpleDMA_Accumulator_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:52:31 INFO  : 'con' command is executed.
18:52:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:52:31 INFO  : Launch script is exported to file '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app_system/_ide/scripts/systemdebugger_axi_simpledma_accumulator_app_system_standalone.tcl'
18:54:57 INFO  : Disconnected from the channel tcfchan#4.
18:55:12 INFO  : Checking for BSP changes to sync application flags for project 'AXI_SimpleDMA_Accumulator_app'...
18:55:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa is already opened

18:55:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:44 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:55:44 INFO  : 'jtag frequency' command is executed.
18:55:44 INFO  : Sourcing of '/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:55:44 INFO  : Context for 'APU' is selected.
18:55:45 INFO  : System reset is completed.
18:55:48 INFO  : 'after 3000' command is executed.
18:55:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
18:55:51 INFO  : Device configured successfully with "/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/bitstream/Accumulator_bd_wrapper.bit"
18:55:52 INFO  : Context for 'APU' is selected.
18:55:53 INFO  : Hardware design and registers information is loaded from '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa'.
18:55:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:53 INFO  : Context for 'APU' is selected.
18:55:53 INFO  : Sourcing of '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/psinit/psu_init.tcl' is done.
18:55:54 INFO  : 'psu_init' command is executed.
18:55:55 INFO  : 'after 1000' command is executed.
18:55:55 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:55:56 INFO  : 'after 1000' command is executed.
18:55:56 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:55:56 INFO  : 'catch {psu_protection}' command is executed.
18:55:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:55:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:55:57 INFO  : The application '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/Debug/AXI_SimpleDMA_Accumulator_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:55:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/bitstream/Accumulator_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/Debug/AXI_SimpleDMA_Accumulator_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:55:57 INFO  : 'con' command is executed.
18:55:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:55:57 INFO  : Launch script is exported to file '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app_system/_ide/scripts/systemdebugger_axi_simpledma_accumulator_app_system_standalone.tcl'
18:56:17 INFO  : Disconnected from the channel tcfchan#6.
18:56:36 INFO  : Checking for BSP changes to sync application flags for project 'AXI_SimpleDMA_Accumulator_app'...
18:56:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa is already opened

18:57:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:32 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:57:32 INFO  : 'jtag frequency' command is executed.
18:57:32 INFO  : Sourcing of '/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:57:32 INFO  : Context for 'APU' is selected.
18:57:33 INFO  : System reset is completed.
18:57:36 INFO  : 'after 3000' command is executed.
18:57:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
18:57:39 INFO  : Device configured successfully with "/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/bitstream/Accumulator_bd_wrapper.bit"
18:57:39 INFO  : Context for 'APU' is selected.
18:57:40 INFO  : Hardware design and registers information is loaded from '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa'.
18:57:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:40 INFO  : Context for 'APU' is selected.
18:57:40 INFO  : Sourcing of '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/psinit/psu_init.tcl' is done.
18:57:41 INFO  : 'psu_init' command is executed.
18:57:42 INFO  : 'after 1000' command is executed.
18:57:42 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:57:43 INFO  : 'after 1000' command is executed.
18:57:43 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:57:43 INFO  : 'catch {psu_protection}' command is executed.
18:57:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:57:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:57:44 INFO  : The application '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/Debug/AXI_SimpleDMA_Accumulator_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:57:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/bitstream/Accumulator_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/Debug/AXI_SimpleDMA_Accumulator_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:57:44 INFO  : 'con' command is executed.
18:57:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:57:44 INFO  : Launch script is exported to file '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app_system/_ide/scripts/systemdebugger_axi_simpledma_accumulator_app_system_standalone.tcl'
18:58:03 INFO  : Disconnected from the channel tcfchan#8.
18:58:19 INFO  : Checking for BSP changes to sync application flags for project 'AXI_SimpleDMA_Accumulator_app'...
18:58:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa is already opened

18:59:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:44 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:59:44 INFO  : 'jtag frequency' command is executed.
18:59:44 INFO  : Sourcing of '/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:59:44 INFO  : Context for 'APU' is selected.
18:59:45 INFO  : System reset is completed.
18:59:48 INFO  : 'after 3000' command is executed.
18:59:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
18:59:51 INFO  : Device configured successfully with "/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/bitstream/Accumulator_bd_wrapper.bit"
18:59:51 INFO  : Context for 'APU' is selected.
18:59:52 INFO  : Hardware design and registers information is loaded from '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa'.
18:59:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:52 INFO  : Context for 'APU' is selected.
18:59:52 INFO  : Sourcing of '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/psinit/psu_init.tcl' is done.
18:59:53 INFO  : 'psu_init' command is executed.
18:59:54 INFO  : 'after 1000' command is executed.
18:59:54 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:59:55 INFO  : 'after 1000' command is executed.
18:59:55 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:59:55 INFO  : 'catch {psu_protection}' command is executed.
18:59:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:59:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:59:56 INFO  : The application '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/Debug/AXI_SimpleDMA_Accumulator_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:59:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/bitstream/Accumulator_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/Debug/AXI_SimpleDMA_Accumulator_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:59:56 INFO  : 'con' command is executed.
18:59:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:59:56 INFO  : Launch script is exported to file '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app_system/_ide/scripts/systemdebugger_axi_simpledma_accumulator_app_system_standalone.tcl'
19:00:23 INFO  : Disconnected from the channel tcfchan#10.
19:05:37 INFO  : Launching XSCT server: xsct -n  -interactive /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/temp_xsdb_launch_script.tcl
19:05:40 INFO  : XSCT server has started successfully.
19:05:40 INFO  : Successfully done setting XSCT server connection channel  
19:05:40 INFO  : plnx-install-location is set to ''
19:05:40 INFO  : Successfully done setting workspace for the tool. 
19:05:42 INFO  : Platform repository initialization has completed.
19:05:42 INFO  : Successfully done query RDI_DATADIR 
19:05:43 INFO  : Registering command handlers for Vitis TCF services
19:25:01 INFO  : Checking for BSP changes to sync application flags for project 'AXI_SimpleDMA_Accumulator_app'...
19:25:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa is already opened

19:27:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:10 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:27:10 INFO  : 'jtag frequency' command is executed.
19:27:10 INFO  : Sourcing of '/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:27:10 INFO  : Context for 'APU' is selected.
19:27:11 INFO  : System reset is completed.
19:27:15 INFO  : 'after 3000' command is executed.
19:27:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
19:27:18 INFO  : Device configured successfully with "/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/bitstream/Accumulator_bd_wrapper.bit"
19:27:18 INFO  : Context for 'APU' is selected.
19:27:19 INFO  : Hardware design and registers information is loaded from '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa'.
19:27:19 INFO  : 'configparams force-mem-access 1' command is executed.
19:27:19 INFO  : Context for 'APU' is selected.
19:27:19 INFO  : Sourcing of '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/psinit/psu_init.tcl' is done.
19:27:20 INFO  : 'psu_init' command is executed.
19:27:21 INFO  : 'after 1000' command is executed.
19:27:21 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
19:27:22 INFO  : 'after 1000' command is executed.
19:27:22 INFO  : 'psu_ps_pl_reset_config' command is executed.
19:27:22 INFO  : 'catch {psu_protection}' command is executed.
19:27:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:27:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:27:23 INFO  : The application '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/Debug/AXI_SimpleDMA_Accumulator_app.elf' is downloaded to processor 'psu_cortexa53_0'.
19:27:23 INFO  : 'configparams force-mem-access 0' command is executed.
19:27:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/bitstream/Accumulator_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/Debug/AXI_SimpleDMA_Accumulator_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:27:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:27:23 INFO  : 'con' command is executed.
19:27:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:27:23 INFO  : Launch script is exported to file '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app_system/_ide/scripts/systemdebugger_axi_simpledma_accumulator_app_system_standalone.tcl'
19:28:08 INFO  : Disconnected from the channel tcfchan#2.
11:30:43 INFO  : Launching XSCT server: xsct -n  -interactive /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/temp_xsdb_launch_script.tcl
11:30:46 INFO  : XSCT server has started successfully.
11:30:46 INFO  : plnx-install-location is set to ''
11:30:46 INFO  : Successfully done setting XSCT server connection channel  
11:30:46 INFO  : Successfully done setting workspace for the tool. 
11:30:48 INFO  : Platform repository initialization has completed.
11:30:48 INFO  : Registering command handlers for Vitis TCF services
11:30:49 INFO  : Successfully done query RDI_DATADIR 
11:43:27 INFO  : Inferring section assignments and sizes from elf file: /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/Debug/AXI_SimpleDMA_Accumulator_app.elf
11:44:23 INFO  : Inferring section assignments and sizes from elf file: /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/Debug/AXI_SimpleDMA_Accumulator_app.elf
11:44:31 INFO  : Successfully generated /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/src/lscript.ld.
11:44:31 INFO  : Applying linker script to all configurations of project AXI_SimpleDMA_Accumulator_app.
11:44:31 INFO  : Setting rebuild state to true for all configurations of project AXI_SimpleDMA_Accumulator_app.
11:45:10 INFO  : Checking for BSP changes to sync application flags for project 'AXI_SimpleDMA_Accumulator_app'...
11:45:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa is already opened

11:45:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:45:42 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:45:42 INFO  : 'jtag frequency' command is executed.
11:45:42 INFO  : Sourcing of '/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:45:42 INFO  : Context for 'APU' is selected.
11:45:43 INFO  : System reset is completed.
11:45:46 INFO  : 'after 3000' command is executed.
11:45:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:45:49 INFO  : Device configured successfully with "/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/bitstream/Accumulator_bd_wrapper.bit"
11:45:49 INFO  : Context for 'APU' is selected.
11:45:50 INFO  : Hardware design and registers information is loaded from '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa'.
11:45:50 INFO  : 'configparams force-mem-access 1' command is executed.
11:45:50 INFO  : Context for 'APU' is selected.
11:45:50 INFO  : Sourcing of '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/psinit/psu_init.tcl' is done.
11:45:52 INFO  : 'psu_init' command is executed.
11:45:53 INFO  : 'after 1000' command is executed.
11:45:53 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:45:54 INFO  : 'after 1000' command is executed.
11:45:54 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:45:54 INFO  : 'catch {psu_protection}' command is executed.
11:45:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:45:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:45:55 INFO  : The application '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/Debug/AXI_SimpleDMA_Accumulator_app.elf' is downloaded to processor 'psu_cortexa53_0'.
11:45:55 INFO  : 'configparams force-mem-access 0' command is executed.
11:45:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/bitstream/Accumulator_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/Debug/AXI_SimpleDMA_Accumulator_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:45:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:45:55 INFO  : 'con' command is executed.
11:45:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:45:55 INFO  : Launch script is exported to file '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app_system/_ide/scripts/systemdebugger_axi_simpledma_accumulator_app_system_standalone.tcl'
11:48:36 INFO  : Disconnected from the channel tcfchan#2.
11:48:59 INFO  : Inferring section assignments and sizes from elf file: /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/Debug/AXI_SimpleDMA_Accumulator_app.elf
12:02:25 INFO  : Successfully generated /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/src/lscript.ld.
12:02:25 INFO  : Applying linker script to all configurations of project AXI_SimpleDMA_Accumulator_app.
12:02:25 INFO  : Setting rebuild state to true for all configurations of project AXI_SimpleDMA_Accumulator_app.
12:02:32 INFO  : Checking for BSP changes to sync application flags for project 'AXI_SimpleDMA_Accumulator_app'...
12:02:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa is already opened

12:02:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:57 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:02:57 INFO  : 'jtag frequency' command is executed.
12:02:57 INFO  : Sourcing of '/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:02:57 INFO  : Context for 'APU' is selected.
12:02:58 INFO  : System reset is completed.
12:03:01 INFO  : 'after 3000' command is executed.
12:03:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
12:03:04 INFO  : Device configured successfully with "/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/bitstream/Accumulator_bd_wrapper.bit"
12:03:04 INFO  : Context for 'APU' is selected.
12:03:05 INFO  : Hardware design and registers information is loaded from '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa'.
12:03:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:03:05 INFO  : Context for 'APU' is selected.
12:03:05 INFO  : Sourcing of '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/psinit/psu_init.tcl' is done.
12:03:06 INFO  : 'psu_init' command is executed.
12:03:07 INFO  : 'after 1000' command is executed.
12:03:07 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:03:08 INFO  : 'after 1000' command is executed.
12:03:08 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:03:08 INFO  : 'catch {psu_protection}' command is executed.
12:03:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:03:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:03:09 INFO  : The application '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/Debug/AXI_SimpleDMA_Accumulator_app.elf' is downloaded to processor 'psu_cortexa53_0'.
12:03:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:03:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/bitstream/Accumulator_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_Platform/export/AXI_SimpleDMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app/Debug/AXI_SimpleDMA_Accumulator_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:03:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:03:09 INFO  : 'con' command is executed.
12:03:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:03:09 INFO  : Launch script is exported to file '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_SimpleDMA_Accumulator_app_system/_ide/scripts/systemdebugger_axi_simpledma_accumulator_app_system_standalone.tcl'
12:10:18 INFO  : Disconnected from the channel tcfchan#4.
