-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity qaoa_kernel_costHamiltonian_3_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    s : IN STD_LOGIC_VECTOR (8 downto 0);
    d_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    d_ce0 : OUT STD_LOGIC;
    d_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of qaoa_kernel_costHamiltonian_3_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv22_200000 : STD_LOGIC_VECTOR (21 downto 0) := "1000000000000000000000";
    constant ap_const_lv22_100000 : STD_LOGIC_VECTOR (21 downto 0) := "0100000000000000000000";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv42_10000000000 : STD_LOGIC_VECTOR (41 downto 0) := "010000000000000000000000000000000000000000";
    constant ap_const_lv42_0 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000000000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv39_0 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000000";
    constant ap_const_lv60_0 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv92_0 : STD_LOGIC_VECTOR (91 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv71_0 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv21_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    constant ap_const_lv23_700000 : STD_LOGIC_VECTOR (22 downto 0) := "11100000000000000000000";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_5B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011011";
    constant ap_const_lv40_0 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000000";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal reg_214 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal empty_fu_218_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_2265 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_2265_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_2265_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_fu_222_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_reg_2275 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_reg_2275_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_fu_230_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_reg_2286 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_reg_2286_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_reg_2286_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_reg_2297 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_reg_2297_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_reg_2297_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_reg_2310 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_reg_2310_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_reg_2310_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_fu_254_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_reg_2323 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_reg_2323_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_reg_2323_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_reg_2335 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_reg_2335_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_reg_2335_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_79_reg_2347 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_79_reg_2347_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_79_reg_2347_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_fu_278_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_reg_2358 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_reg_2358_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_reg_2358_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_reg_2370 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_66_reg_2375 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal shl_ln_fu_382_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln_reg_2385 : STD_LOGIC_VECTOR (70 downto 0);
    signal add_ln19_fu_434_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_reg_2390 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln32_fu_443_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln32_reg_2395 : STD_LOGIC_VECTOR (22 downto 0);
    signal sub_ln32_fu_473_p2 : STD_LOGIC_VECTOR (48 downto 0);
    signal sub_ln32_reg_2400 : STD_LOGIC_VECTOR (48 downto 0);
    signal tmp_62_reg_2405 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln19_26_fu_569_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_26_reg_2415 : STD_LOGIC_VECTOR (91 downto 0);
    signal sext_ln32_12_fu_575_p1 : STD_LOGIC_VECTOR (67 downto 0);
    signal sext_ln32_13_fu_579_p1 : STD_LOGIC_VECTOR (67 downto 0);
    signal add_ln32_7_fu_586_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln32_7_reg_2430 : STD_LOGIC_VECTOR (22 downto 0);
    signal sub_ln32_3_fu_616_p2 : STD_LOGIC_VECTOR (48 downto 0);
    signal sub_ln32_3_reg_2435 : STD_LOGIC_VECTOR (48 downto 0);
    signal tmp_64_reg_2440 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_70_reg_2445 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln19_35_fu_736_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_35_reg_2455 : STD_LOGIC_VECTOR (70 downto 0);
    signal add_ln19_27_fu_766_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_27_reg_2461 : STD_LOGIC_VECTOR (91 downto 0);
    signal sext_ln32_16_fu_772_p1 : STD_LOGIC_VECTOR (67 downto 0);
    signal sext_ln32_17_fu_776_p1 : STD_LOGIC_VECTOR (67 downto 0);
    signal add_ln32_9_fu_783_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln32_9_reg_2476 : STD_LOGIC_VECTOR (22 downto 0);
    signal sub_ln32_4_fu_813_p2 : STD_LOGIC_VECTOR (48 downto 0);
    signal sub_ln32_4_reg_2481 : STD_LOGIC_VECTOR (48 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal add_ln19_28_fu_857_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_28_reg_2491 : STD_LOGIC_VECTOR (91 downto 0);
    signal d_load_11_reg_2496 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_210_p2 : STD_LOGIC_VECTOR (67 downto 0);
    signal mul_ln32_reg_2501 : STD_LOGIC_VECTOR (67 downto 0);
    signal mul_ln32_reg_2501_pp0_iter1_reg : STD_LOGIC_VECTOR (67 downto 0);
    signal mul_ln32_reg_2501_pp0_iter2_reg : STD_LOGIC_VECTOR (67 downto 0);
    signal sext_ln32_20_fu_870_p1 : STD_LOGIC_VECTOR (67 downto 0);
    signal sext_ln32_21_fu_874_p1 : STD_LOGIC_VECTOR (67 downto 0);
    signal add_ln40_fu_881_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln40_reg_2516 : STD_LOGIC_VECTOR (22 downto 0);
    signal sub_ln40_fu_911_p2 : STD_LOGIC_VECTOR (48 downto 0);
    signal sub_ln40_reg_2521 : STD_LOGIC_VECTOR (48 downto 0);
    signal tmp_68_reg_2526 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln19_29_fu_1000_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_29_reg_2531 : STD_LOGIC_VECTOR (91 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal d_load_12_reg_2536 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln32_3_reg_2541 : STD_LOGIC_VECTOR (67 downto 0);
    signal mul_ln32_3_reg_2541_pp0_iter1_reg : STD_LOGIC_VECTOR (67 downto 0);
    signal mul_ln32_3_reg_2541_pp0_iter2_reg : STD_LOGIC_VECTOR (67 downto 0);
    signal sext_ln40_12_fu_1006_p1 : STD_LOGIC_VECTOR (67 downto 0);
    signal sext_ln40_13_fu_1010_p1 : STD_LOGIC_VECTOR (67 downto 0);
    signal add_ln40_7_fu_1017_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln40_7_reg_2556 : STD_LOGIC_VECTOR (22 downto 0);
    signal sub_ln40_3_fu_1047_p2 : STD_LOGIC_VECTOR (48 downto 0);
    signal sub_ln40_3_reg_2561 : STD_LOGIC_VECTOR (48 downto 0);
    signal shl_ln19_39_fu_1070_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_39_reg_2566 : STD_LOGIC_VECTOR (70 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal add_ln19_30_fu_1100_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_30_reg_2572 : STD_LOGIC_VECTOR (91 downto 0);
    signal mul_ln32_4_reg_2577 : STD_LOGIC_VECTOR (67 downto 0);
    signal mul_ln32_4_reg_2577_pp0_iter1_reg : STD_LOGIC_VECTOR (67 downto 0);
    signal mul_ln32_4_reg_2577_pp0_iter2_reg : STD_LOGIC_VECTOR (67 downto 0);
    signal sext_ln40_16_fu_1106_p1 : STD_LOGIC_VECTOR (67 downto 0);
    signal sext_ln40_17_fu_1110_p1 : STD_LOGIC_VECTOR (67 downto 0);
    signal add_ln40_9_fu_1117_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln40_9_reg_2592 : STD_LOGIC_VECTOR (22 downto 0);
    signal sub_ln40_4_fu_1147_p2 : STD_LOGIC_VECTOR (48 downto 0);
    signal sub_ln40_4_reg_2597 : STD_LOGIC_VECTOR (48 downto 0);
    signal add_ln19_31_fu_1191_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_31_reg_2602 : STD_LOGIC_VECTOR (91 downto 0);
    signal mul_ln40_reg_2607 : STD_LOGIC_VECTOR (67 downto 0);
    signal mul_ln40_reg_2607_pp0_iter1_reg : STD_LOGIC_VECTOR (67 downto 0);
    signal mul_ln40_reg_2607_pp0_iter2_reg : STD_LOGIC_VECTOR (67 downto 0);
    signal sext_ln40_20_fu_1197_p1 : STD_LOGIC_VECTOR (67 downto 0);
    signal sext_ln40_21_fu_1201_p1 : STD_LOGIC_VECTOR (67 downto 0);
    signal add_ln19_32_fu_1243_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_32_reg_2622 : STD_LOGIC_VECTOR (91 downto 0);
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal mul_ln40_3_reg_2627 : STD_LOGIC_VECTOR (67 downto 0);
    signal mul_ln40_3_reg_2627_pp0_iter1_reg : STD_LOGIC_VECTOR (67 downto 0);
    signal mul_ln40_3_reg_2627_pp0_iter2_reg : STD_LOGIC_VECTOR (67 downto 0);
    signal shl_ln19_43_fu_1266_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_43_reg_2632 : STD_LOGIC_VECTOR (70 downto 0);
    signal add_ln19_33_fu_1295_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_33_reg_2638 : STD_LOGIC_VECTOR (91 downto 0);
    signal mul_ln40_4_reg_2643 : STD_LOGIC_VECTOR (67 downto 0);
    signal mul_ln40_4_reg_2643_pp0_iter2_reg : STD_LOGIC_VECTOR (67 downto 0);
    signal mul_ln40_4_reg_2643_pp0_iter3_reg : STD_LOGIC_VECTOR (67 downto 0);
    signal add_ln19_34_fu_1339_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_34_reg_2648 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_35_fu_1383_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_35_reg_2653 : STD_LOGIC_VECTOR (91 downto 0);
    signal shl_ln19_47_fu_1406_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_47_reg_2658 : STD_LOGIC_VECTOR (70 downto 0);
    signal add_ln19_36_fu_1435_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_36_reg_2664 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_37_fu_1479_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_37_reg_2669 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_38_fu_1523_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_38_reg_2679 : STD_LOGIC_VECTOR (91 downto 0);
    signal shl_ln19_51_fu_1546_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_51_reg_2689 : STD_LOGIC_VECTOR (70 downto 0);
    signal add_ln19_39_fu_1576_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_39_reg_2695 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_40_fu_1620_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_40_reg_2705 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_41_fu_1664_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_41_reg_2715 : STD_LOGIC_VECTOR (91 downto 0);
    signal d_load_15_reg_2720 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln19_55_fu_1687_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_55_reg_2725 : STD_LOGIC_VECTOR (70 downto 0);
    signal add_ln19_42_fu_1717_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_42_reg_2731 : STD_LOGIC_VECTOR (91 downto 0);
    signal d_load_16_reg_2736 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln19_43_fu_1761_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_43_reg_2741 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_44_fu_1805_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_44_reg_2746 : STD_LOGIC_VECTOR (91 downto 0);
    signal shl_ln19_59_fu_1828_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_59_reg_2751 : STD_LOGIC_VECTOR (70 downto 0);
    signal add_ln19_45_fu_1857_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_45_reg_2757 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_46_fu_1901_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_46_reg_2762 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_47_fu_1945_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_47_reg_2767 : STD_LOGIC_VECTOR (91 downto 0);
    signal shl_ln19_63_fu_1968_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_63_reg_2772 : STD_LOGIC_VECTOR (70 downto 0);
    signal add_ln19_48_fu_1997_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_48_reg_2778 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_49_fu_2041_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_49_reg_2783 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_60_reg_2788 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_63_reg_2793 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_67_reg_2798 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal d_ce0_local : STD_LOGIC;
    signal d_address0_local : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_210_p0 : STD_LOGIC_VECTOR (48 downto 0);
    signal grp_fu_210_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln30_fu_286_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln30_14_fu_294_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln30_15_fu_302_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln4_fu_310_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal select_ln30_16_fu_318_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln30_fu_326_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal select_ln38_fu_350_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln5_fu_358_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal select_ln30_21_fu_342_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln38_fu_366_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal select_ln19_fu_390_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln_fu_397_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_55_fu_412_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_s_fu_419_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_54_fu_405_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_56_fu_427_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal zext_ln32_fu_440_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_81_fu_449_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_82_fu_461_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln32_fu_457_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal sext_ln32_15_fu_469_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal select_ln30_17_fu_479_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln30_18_fu_486_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln30_19_fu_493_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln30_3_fu_500_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal select_ln30_20_fu_508_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln30_3_fu_515_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal tmp_fu_531_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_57_fu_548_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_34_fu_554_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_s_fu_540_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_58_fu_562_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal zext_ln32_3_fu_583_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_83_fu_592_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_84_fu_604_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln32_19_fu_600_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal sext_ln32_23_fu_612_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal select_ln30_23_fu_622_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln30_24_fu_629_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln30_25_fu_636_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln30_4_fu_643_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal select_ln30_26_fu_651_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln30_4_fu_658_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal select_ln38_10_fu_674_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln38_11_fu_681_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln38_12_fu_688_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln38_4_fu_695_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln38_4_fu_703_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal tmp_s_fu_719_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_59_fu_744_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_36_fu_751_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_25_fu_728_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_60_fu_759_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal zext_ln32_4_fu_780_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_85_fu_789_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_86_fu_801_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln32_24_fu_797_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal sext_ln32_25_fu_809_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal tmp_36_fu_819_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_61_fu_836_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_37_fu_842_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_26_fu_828_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_62_fu_850_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal zext_ln40_fu_878_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_87_fu_887_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_88_fu_899_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln40_fu_895_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal sext_ln40_15_fu_907_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal select_ln38_7_fu_917_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln38_8_fu_924_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln38_9_fu_931_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln38_3_fu_938_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal select_ln30_22_fu_863_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln38_3_fu_946_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal tmp_37_fu_962_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_63_fu_979_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_38_fu_985_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_27_fu_971_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_64_fu_993_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal zext_ln40_3_fu_1014_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_89_fu_1023_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_90_fu_1035_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln40_19_fu_1031_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal sext_ln40_23_fu_1043_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal tmp_38_fu_1053_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_65_fu_1078_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_40_fu_1085_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_28_fu_1062_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_66_fu_1093_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal zext_ln40_4_fu_1114_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_91_fu_1123_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_92_fu_1135_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln40_24_fu_1131_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal sext_ln40_25_fu_1143_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal tmp_39_fu_1153_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_67_fu_1170_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_41_fu_1176_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_29_fu_1162_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_68_fu_1184_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_40_fu_1205_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_69_fu_1222_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_42_fu_1228_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_30_fu_1214_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_70_fu_1236_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_41_fu_1249_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_71_fu_1273_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_44_fu_1280_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_31_fu_1258_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_72_fu_1288_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_42_fu_1301_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_73_fu_1318_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_45_fu_1324_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_32_fu_1310_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_74_fu_1332_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_43_fu_1345_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_75_fu_1362_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_46_fu_1368_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_33_fu_1354_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_76_fu_1376_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_44_fu_1389_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_77_fu_1413_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_48_fu_1420_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_34_fu_1398_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_78_fu_1428_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_45_fu_1441_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_79_fu_1458_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_49_fu_1464_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_35_fu_1450_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_80_fu_1472_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_46_fu_1485_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_81_fu_1502_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_50_fu_1508_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_36_fu_1494_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_82_fu_1516_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_47_fu_1529_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_83_fu_1554_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_52_fu_1561_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_37_fu_1538_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_84_fu_1569_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_48_fu_1582_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_85_fu_1599_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_53_fu_1605_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_38_fu_1591_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_86_fu_1613_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_49_fu_1626_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_87_fu_1643_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_54_fu_1649_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_39_fu_1635_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_88_fu_1657_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_50_fu_1670_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_89_fu_1695_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_56_fu_1702_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_40_fu_1679_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_90_fu_1710_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_51_fu_1723_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_91_fu_1740_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_57_fu_1746_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_41_fu_1732_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_92_fu_1754_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_52_fu_1767_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_93_fu_1784_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_58_fu_1790_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_42_fu_1776_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_94_fu_1798_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_53_fu_1811_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_95_fu_1835_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_60_fu_1842_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_43_fu_1820_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_96_fu_1850_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_54_fu_1863_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_97_fu_1880_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_61_fu_1886_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_44_fu_1872_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_98_fu_1894_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_55_fu_1907_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_99_fu_1924_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_62_fu_1930_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_45_fu_1916_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_100_fu_1938_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_56_fu_1951_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_101_fu_1975_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_64_fu_1982_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_46_fu_1960_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_102_fu_1990_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_57_fu_2003_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_103_fu_2020_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_65_fu_2026_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_47_fu_2012_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_104_fu_2034_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_58_fu_2047_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_105_fu_2064_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_66_fu_2070_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_48_fu_2056_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_106_fu_2078_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_50_fu_2085_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln3_fu_2101_p3 : STD_LOGIC_VECTOR (71 downto 0);
    signal sext_ln32_14_fu_2108_p1 : STD_LOGIC_VECTOR (71 downto 0);
    signal add_ln32_6_fu_2111_p2 : STD_LOGIC_VECTOR (71 downto 0);
    signal tmp_61_fu_2117_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln32_3_fu_2127_p3 : STD_LOGIC_VECTOR (71 downto 0);
    signal sext_ln32_18_fu_2135_p1 : STD_LOGIC_VECTOR (71 downto 0);
    signal add_ln32_8_fu_2138_p2 : STD_LOGIC_VECTOR (71 downto 0);
    signal and_ln32_4_fu_2154_p3 : STD_LOGIC_VECTOR (71 downto 0);
    signal sext_ln32_22_fu_2161_p1 : STD_LOGIC_VECTOR (71 downto 0);
    signal add_ln32_10_fu_2164_p2 : STD_LOGIC_VECTOR (71 downto 0);
    signal tmp_65_fu_2170_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln4_fu_2180_p3 : STD_LOGIC_VECTOR (71 downto 0);
    signal sext_ln40_14_fu_2188_p1 : STD_LOGIC_VECTOR (71 downto 0);
    signal add_ln40_6_fu_2191_p2 : STD_LOGIC_VECTOR (71 downto 0);
    signal and_ln40_3_fu_2207_p3 : STD_LOGIC_VECTOR (71 downto 0);
    signal sext_ln40_18_fu_2214_p1 : STD_LOGIC_VECTOR (71 downto 0);
    signal add_ln40_8_fu_2217_p2 : STD_LOGIC_VECTOR (71 downto 0);
    signal tmp_69_fu_2223_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln40_4_fu_2233_p3 : STD_LOGIC_VECTOR (71 downto 0);
    signal sext_ln40_22_fu_2241_p1 : STD_LOGIC_VECTOR (71 downto 0);
    signal add_ln40_10_fu_2244_p2 : STD_LOGIC_VECTOR (71 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to3 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_idle_pp0_0to2 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component qaoa_kernel_mul_49s_23s_68_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (48 downto 0);
        din1 : IN STD_LOGIC_VECTOR (22 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (67 downto 0) );
    end component;



begin
    mul_49s_23s_68_3_1_U5 : component qaoa_kernel_mul_49s_23s_68_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 49,
        din1_WIDTH => 23,
        dout_WIDTH => 68)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_210_p0,
        din1 => grp_fu_210_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_210_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage8_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage8_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage8_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                    add_ln19_26_reg_2415(91 downto 60) <= add_ln19_26_fu_569_p2(91 downto 60);
                    add_ln19_35_reg_2653(91 downto 60) <= add_ln19_35_fu_1383_p2(91 downto 60);
                    add_ln19_44_reg_2746(91 downto 60) <= add_ln19_44_fu_1805_p2(91 downto 60);
                    add_ln32_7_reg_2430(22 downto 20) <= add_ln32_7_fu_586_p2(22 downto 20);
                    sub_ln32_3_reg_2435(48 downto 41) <= sub_ln32_3_fu_616_p2(48 downto 41);
                tmp_64_reg_2440 <= add_ln30_4_fu_658_p2(41 downto 20);
                tmp_70_reg_2445 <= add_ln38_4_fu_703_p2(41 downto 20);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                    add_ln19_27_reg_2461(91 downto 60) <= add_ln19_27_fu_766_p2(91 downto 60);
                    add_ln19_36_reg_2664(91 downto 60) <= add_ln19_36_fu_1435_p2(91 downto 60);
                    add_ln19_45_reg_2757(91 downto 60) <= add_ln19_45_fu_1857_p2(91 downto 60);
                    add_ln32_9_reg_2476(22 downto 20) <= add_ln32_9_fu_783_p2(22 downto 20);
                    shl_ln19_35_reg_2455(70 downto 39) <= shl_ln19_35_fu_736_p3(70 downto 39);
                    shl_ln19_47_reg_2658(70 downto 39) <= shl_ln19_47_fu_1406_p3(70 downto 39);
                    shl_ln19_59_reg_2751(70 downto 39) <= shl_ln19_59_fu_1828_p3(70 downto 39);
                    sub_ln32_4_reg_2481(48 downto 41) <= sub_ln32_4_fu_813_p2(48 downto 41);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                    add_ln19_28_reg_2491(91 downto 60) <= add_ln19_28_fu_857_p2(91 downto 60);
                    add_ln19_37_reg_2669(91 downto 60) <= add_ln19_37_fu_1479_p2(91 downto 60);
                    add_ln19_46_reg_2762(91 downto 60) <= add_ln19_46_fu_1901_p2(91 downto 60);
                    add_ln40_reg_2516(22 downto 20) <= add_ln40_fu_881_p2(22 downto 20);
                mul_ln32_reg_2501_pp0_iter1_reg <= mul_ln32_reg_2501;
                mul_ln32_reg_2501_pp0_iter2_reg <= mul_ln32_reg_2501_pp0_iter1_reg;
                    sub_ln40_reg_2521(48 downto 41) <= sub_ln40_fu_911_p2(48 downto 41);
                tmp_68_reg_2526 <= add_ln38_3_fu_946_p2(41 downto 20);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                    add_ln19_29_reg_2531(91 downto 60) <= add_ln19_29_fu_1000_p2(91 downto 60);
                    add_ln19_38_reg_2679(91 downto 60) <= add_ln19_38_fu_1523_p2(91 downto 60);
                    add_ln19_47_reg_2767(91 downto 60) <= add_ln19_47_fu_1945_p2(91 downto 60);
                    add_ln40_7_reg_2556(22 downto 20) <= add_ln40_7_fu_1017_p2(22 downto 20);
                mul_ln32_3_reg_2541_pp0_iter1_reg <= mul_ln32_3_reg_2541;
                mul_ln32_3_reg_2541_pp0_iter2_reg <= mul_ln32_3_reg_2541_pp0_iter1_reg;
                    sub_ln40_3_reg_2561(48 downto 41) <= sub_ln40_3_fu_1047_p2(48 downto 41);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                    add_ln19_30_reg_2572(91 downto 60) <= add_ln19_30_fu_1100_p2(91 downto 60);
                    add_ln19_39_reg_2695(91 downto 60) <= add_ln19_39_fu_1576_p2(91 downto 60);
                    add_ln19_48_reg_2778(91 downto 60) <= add_ln19_48_fu_1997_p2(91 downto 60);
                    add_ln40_9_reg_2592(22 downto 20) <= add_ln40_9_fu_1117_p2(22 downto 20);
                mul_ln32_4_reg_2577_pp0_iter1_reg <= mul_ln32_4_reg_2577;
                mul_ln32_4_reg_2577_pp0_iter2_reg <= mul_ln32_4_reg_2577_pp0_iter1_reg;
                    shl_ln19_39_reg_2566(70 downto 39) <= shl_ln19_39_fu_1070_p3(70 downto 39);
                    shl_ln19_51_reg_2689(70 downto 39) <= shl_ln19_51_fu_1546_p3(70 downto 39);
                    shl_ln19_63_reg_2772(70 downto 39) <= shl_ln19_63_fu_1968_p3(70 downto 39);
                    sub_ln40_4_reg_2597(48 downto 41) <= sub_ln40_4_fu_1147_p2(48 downto 41);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                    add_ln19_31_reg_2602(91 downto 60) <= add_ln19_31_fu_1191_p2(91 downto 60);
                    add_ln19_40_reg_2705(91 downto 60) <= add_ln19_40_fu_1620_p2(91 downto 60);
                    add_ln19_49_reg_2783(91 downto 60) <= add_ln19_49_fu_2041_p2(91 downto 60);
                mul_ln40_reg_2607_pp0_iter1_reg <= mul_ln40_reg_2607;
                mul_ln40_reg_2607_pp0_iter2_reg <= mul_ln40_reg_2607_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                    add_ln19_32_reg_2622(91 downto 60) <= add_ln19_32_fu_1243_p2(91 downto 60);
                    add_ln19_41_reg_2715(91 downto 60) <= add_ln19_41_fu_1664_p2(91 downto 60);
                mul_ln40_3_reg_2627_pp0_iter1_reg <= mul_ln40_3_reg_2627;
                mul_ln40_3_reg_2627_pp0_iter2_reg <= mul_ln40_3_reg_2627_pp0_iter1_reg;
                tmp_60_reg_2788 <= add_ln19_50_fu_2085_p2(91 downto 60);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    add_ln19_33_reg_2638(91 downto 60) <= add_ln19_33_fu_1295_p2(91 downto 60);
                    add_ln19_42_reg_2731(91 downto 60) <= add_ln19_42_fu_1717_p2(91 downto 60);
                empty_reg_2265 <= empty_fu_218_p1;
                empty_reg_2265_pp0_iter1_reg <= empty_reg_2265;
                empty_reg_2265_pp0_iter2_reg <= empty_reg_2265_pp0_iter1_reg;
                mul_ln40_4_reg_2643_pp0_iter2_reg <= mul_ln40_4_reg_2643;
                mul_ln40_4_reg_2643_pp0_iter3_reg <= mul_ln40_4_reg_2643_pp0_iter2_reg;
                    shl_ln19_43_reg_2632(70 downto 39) <= shl_ln19_43_fu_1266_p3(70 downto 39);
                    shl_ln19_55_reg_2725(70 downto 39) <= shl_ln19_55_fu_1687_p3(70 downto 39);
                tmp_59_reg_2370 <= add_ln30_fu_326_p2(41 downto 20);
                tmp_63_reg_2793 <= add_ln32_8_fu_2138_p2(71 downto 40);
                tmp_66_reg_2375 <= add_ln38_fu_366_p2(41 downto 20);
                tmp_73_reg_2275 <= s(3 downto 3);
                tmp_73_reg_2275_pp0_iter1_reg <= tmp_73_reg_2275;
                tmp_74_reg_2286 <= s(6 downto 6);
                tmp_74_reg_2286_pp0_iter1_reg <= tmp_74_reg_2286;
                tmp_74_reg_2286_pp0_iter2_reg <= tmp_74_reg_2286_pp0_iter1_reg;
                tmp_75_reg_2297 <= s(4 downto 4);
                tmp_75_reg_2297_pp0_iter1_reg <= tmp_75_reg_2297;
                tmp_75_reg_2297_pp0_iter2_reg <= tmp_75_reg_2297_pp0_iter1_reg;
                tmp_76_reg_2310 <= s(7 downto 7);
                tmp_76_reg_2310_pp0_iter1_reg <= tmp_76_reg_2310;
                tmp_76_reg_2310_pp0_iter2_reg <= tmp_76_reg_2310_pp0_iter1_reg;
                tmp_77_reg_2323 <= s(1 downto 1);
                tmp_77_reg_2323_pp0_iter1_reg <= tmp_77_reg_2323;
                tmp_77_reg_2323_pp0_iter2_reg <= tmp_77_reg_2323_pp0_iter1_reg;
                tmp_78_reg_2335 <= s(5 downto 5);
                tmp_78_reg_2335_pp0_iter1_reg <= tmp_78_reg_2335;
                tmp_78_reg_2335_pp0_iter2_reg <= tmp_78_reg_2335_pp0_iter1_reg;
                tmp_79_reg_2347 <= s(8 downto 8);
                tmp_79_reg_2347_pp0_iter1_reg <= tmp_79_reg_2347;
                tmp_79_reg_2347_pp0_iter2_reg <= tmp_79_reg_2347_pp0_iter1_reg;
                tmp_80_reg_2358 <= s(2 downto 2);
                tmp_80_reg_2358_pp0_iter1_reg <= tmp_80_reg_2358;
                tmp_80_reg_2358_pp0_iter2_reg <= tmp_80_reg_2358_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                    add_ln19_34_reg_2648(91 downto 60) <= add_ln19_34_fu_1339_p2(91 downto 60);
                    add_ln19_43_reg_2741(91 downto 60) <= add_ln19_43_fu_1761_p2(91 downto 60);
                    add_ln19_reg_2390(91 downto 60) <= add_ln19_fu_434_p2(91 downto 60);
                    add_ln32_reg_2395(22 downto 20) <= add_ln32_fu_443_p2(22 downto 20);
                    shl_ln_reg_2385(70 downto 39) <= shl_ln_fu_382_p3(70 downto 39);
                    sub_ln32_reg_2400(48 downto 41) <= sub_ln32_fu_473_p2(48 downto 41);
                tmp_62_reg_2405 <= add_ln30_3_fu_515_p2(41 downto 20);
                tmp_67_reg_2798 <= add_ln40_6_fu_2191_p2(71 downto 40);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                d_load_11_reg_2496 <= d_q0;
                mul_ln32_reg_2501 <= grp_fu_210_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                d_load_12_reg_2536 <= d_q0;
                mul_ln32_3_reg_2541 <= grp_fu_210_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                d_load_15_reg_2720 <= d_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                d_load_16_reg_2736 <= d_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                mul_ln32_4_reg_2577 <= grp_fu_210_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                mul_ln40_3_reg_2627 <= grp_fu_210_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mul_ln40_4_reg_2643 <= grp_fu_210_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                mul_ln40_reg_2607 <= grp_fu_210_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then
                reg_214 <= d_q0;
            end if;
        end if;
    end process;
    shl_ln_reg_2385(38 downto 0) <= "000000000000000000000000000000000000000";
    add_ln19_reg_2390(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln32_reg_2395(19 downto 0) <= "00000000000000000000";
    sub_ln32_reg_2400(40 downto 0) <= "00000000000000000000000000000000000000000";
    add_ln19_26_reg_2415(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln32_7_reg_2430(19 downto 0) <= "00000000000000000000";
    sub_ln32_3_reg_2435(40 downto 0) <= "00000000000000000000000000000000000000000";
    shl_ln19_35_reg_2455(38 downto 0) <= "000000000000000000000000000000000000000";
    add_ln19_27_reg_2461(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln32_9_reg_2476(19 downto 0) <= "00000000000000000000";
    sub_ln32_4_reg_2481(40 downto 0) <= "00000000000000000000000000000000000000000";
    add_ln19_28_reg_2491(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln40_reg_2516(19 downto 0) <= "00000000000000000000";
    sub_ln40_reg_2521(40 downto 0) <= "00000000000000000000000000000000000000000";
    add_ln19_29_reg_2531(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln40_7_reg_2556(19 downto 0) <= "00000000000000000000";
    sub_ln40_3_reg_2561(40 downto 0) <= "00000000000000000000000000000000000000000";
    shl_ln19_39_reg_2566(38 downto 0) <= "000000000000000000000000000000000000000";
    add_ln19_30_reg_2572(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln40_9_reg_2592(19 downto 0) <= "00000000000000000000";
    sub_ln40_4_reg_2597(40 downto 0) <= "00000000000000000000000000000000000000000";
    add_ln19_31_reg_2602(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln19_32_reg_2622(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    shl_ln19_43_reg_2632(38 downto 0) <= "000000000000000000000000000000000000000";
    add_ln19_33_reg_2638(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln19_34_reg_2648(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln19_35_reg_2653(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    shl_ln19_47_reg_2658(38 downto 0) <= "000000000000000000000000000000000000000";
    add_ln19_36_reg_2664(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln19_37_reg_2669(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln19_38_reg_2679(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    shl_ln19_51_reg_2689(38 downto 0) <= "000000000000000000000000000000000000000";
    add_ln19_39_reg_2695(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln19_40_reg_2705(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln19_41_reg_2715(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    shl_ln19_55_reg_2725(38 downto 0) <= "000000000000000000000000000000000000000";
    add_ln19_42_reg_2731(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln19_43_reg_2741(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln19_44_reg_2746(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    shl_ln19_59_reg_2751(38 downto 0) <= "000000000000000000000000000000000000000";
    add_ln19_45_reg_2757(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln19_46_reg_2762(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln19_47_reg_2767(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    shl_ln19_63_reg_2772(38 downto 0) <= "000000000000000000000000000000000000000";
    add_ln19_48_reg_2778(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln19_49_reg_2783(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage8_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to3, ap_block_pp0_stage1_subdone, ap_reset_idle_pp0, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_idle_pp0_1to3 = ap_const_logic_1) and (ap_start = ap_const_logic_0))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    add_ln19_26_fu_569_p2 <= std_logic_vector(unsigned(and_ln19_s_fu_540_p3) + unsigned(select_ln19_58_fu_562_p3));
    add_ln19_27_fu_766_p2 <= std_logic_vector(unsigned(and_ln19_25_fu_728_p3) + unsigned(select_ln19_60_fu_759_p3));
    add_ln19_28_fu_857_p2 <= std_logic_vector(unsigned(and_ln19_26_fu_828_p3) + unsigned(select_ln19_62_fu_850_p3));
    add_ln19_29_fu_1000_p2 <= std_logic_vector(unsigned(and_ln19_27_fu_971_p3) + unsigned(select_ln19_64_fu_993_p3));
    add_ln19_30_fu_1100_p2 <= std_logic_vector(unsigned(and_ln19_28_fu_1062_p3) + unsigned(select_ln19_66_fu_1093_p3));
    add_ln19_31_fu_1191_p2 <= std_logic_vector(unsigned(and_ln19_29_fu_1162_p3) + unsigned(select_ln19_68_fu_1184_p3));
    add_ln19_32_fu_1243_p2 <= std_logic_vector(unsigned(and_ln19_30_fu_1214_p3) + unsigned(select_ln19_70_fu_1236_p3));
    add_ln19_33_fu_1295_p2 <= std_logic_vector(unsigned(and_ln19_31_fu_1258_p3) + unsigned(select_ln19_72_fu_1288_p3));
    add_ln19_34_fu_1339_p2 <= std_logic_vector(unsigned(and_ln19_32_fu_1310_p3) + unsigned(select_ln19_74_fu_1332_p3));
    add_ln19_35_fu_1383_p2 <= std_logic_vector(unsigned(and_ln19_33_fu_1354_p3) + unsigned(select_ln19_76_fu_1376_p3));
    add_ln19_36_fu_1435_p2 <= std_logic_vector(unsigned(and_ln19_34_fu_1398_p3) + unsigned(select_ln19_78_fu_1428_p3));
    add_ln19_37_fu_1479_p2 <= std_logic_vector(unsigned(and_ln19_35_fu_1450_p3) + unsigned(select_ln19_80_fu_1472_p3));
    add_ln19_38_fu_1523_p2 <= std_logic_vector(unsigned(and_ln19_36_fu_1494_p3) + unsigned(select_ln19_82_fu_1516_p3));
    add_ln19_39_fu_1576_p2 <= std_logic_vector(unsigned(and_ln19_37_fu_1538_p3) + unsigned(select_ln19_84_fu_1569_p3));
    add_ln19_40_fu_1620_p2 <= std_logic_vector(unsigned(and_ln19_38_fu_1591_p3) + unsigned(select_ln19_86_fu_1613_p3));
    add_ln19_41_fu_1664_p2 <= std_logic_vector(unsigned(and_ln19_39_fu_1635_p3) + unsigned(select_ln19_88_fu_1657_p3));
    add_ln19_42_fu_1717_p2 <= std_logic_vector(unsigned(and_ln19_40_fu_1679_p3) + unsigned(select_ln19_90_fu_1710_p3));
    add_ln19_43_fu_1761_p2 <= std_logic_vector(unsigned(and_ln19_41_fu_1732_p3) + unsigned(select_ln19_92_fu_1754_p3));
    add_ln19_44_fu_1805_p2 <= std_logic_vector(unsigned(and_ln19_42_fu_1776_p3) + unsigned(select_ln19_94_fu_1798_p3));
    add_ln19_45_fu_1857_p2 <= std_logic_vector(unsigned(and_ln19_43_fu_1820_p3) + unsigned(select_ln19_96_fu_1850_p3));
    add_ln19_46_fu_1901_p2 <= std_logic_vector(unsigned(and_ln19_44_fu_1872_p3) + unsigned(select_ln19_98_fu_1894_p3));
    add_ln19_47_fu_1945_p2 <= std_logic_vector(unsigned(and_ln19_45_fu_1916_p3) + unsigned(select_ln19_100_fu_1938_p3));
    add_ln19_48_fu_1997_p2 <= std_logic_vector(unsigned(and_ln19_46_fu_1960_p3) + unsigned(select_ln19_102_fu_1990_p3));
    add_ln19_49_fu_2041_p2 <= std_logic_vector(unsigned(and_ln19_47_fu_2012_p3) + unsigned(select_ln19_104_fu_2034_p3));
    add_ln19_50_fu_2085_p2 <= std_logic_vector(unsigned(and_ln19_48_fu_2056_p3) + unsigned(select_ln19_106_fu_2078_p3));
    add_ln19_fu_434_p2 <= std_logic_vector(unsigned(select_ln19_54_fu_405_p3) + unsigned(select_ln19_56_fu_427_p3));
    add_ln30_3_fu_515_p2 <= std_logic_vector(unsigned(shl_ln30_3_fu_500_p3) + unsigned(select_ln30_20_fu_508_p3));
    add_ln30_4_fu_658_p2 <= std_logic_vector(unsigned(shl_ln30_4_fu_643_p3) + unsigned(select_ln30_26_fu_651_p3));
    add_ln30_fu_326_p2 <= std_logic_vector(unsigned(shl_ln4_fu_310_p3) + unsigned(select_ln30_16_fu_318_p3));
    add_ln32_10_fu_2164_p2 <= std_logic_vector(unsigned(and_ln32_4_fu_2154_p3) + unsigned(sext_ln32_22_fu_2161_p1));
    add_ln32_6_fu_2111_p2 <= std_logic_vector(unsigned(and_ln3_fu_2101_p3) + unsigned(sext_ln32_14_fu_2108_p1));
    add_ln32_7_fu_586_p2 <= std_logic_vector(unsigned(zext_ln32_3_fu_583_p1) + unsigned(ap_const_lv23_700000));
    add_ln32_8_fu_2138_p2 <= std_logic_vector(unsigned(and_ln32_3_fu_2127_p3) + unsigned(sext_ln32_18_fu_2135_p1));
    add_ln32_9_fu_783_p2 <= std_logic_vector(unsigned(zext_ln32_4_fu_780_p1) + unsigned(ap_const_lv23_700000));
    add_ln32_fu_443_p2 <= std_logic_vector(unsigned(zext_ln32_fu_440_p1) + unsigned(ap_const_lv23_700000));
    add_ln38_3_fu_946_p2 <= std_logic_vector(unsigned(shl_ln38_3_fu_938_p3) + unsigned(select_ln30_22_fu_863_p3));
    add_ln38_4_fu_703_p2 <= std_logic_vector(unsigned(shl_ln38_4_fu_695_p3) + unsigned(select_ln30_26_fu_651_p3));
    add_ln38_fu_366_p2 <= std_logic_vector(unsigned(shl_ln5_fu_358_p3) + unsigned(select_ln30_21_fu_342_p3));
    add_ln40_10_fu_2244_p2 <= std_logic_vector(unsigned(and_ln40_4_fu_2233_p3) + unsigned(sext_ln40_22_fu_2241_p1));
    add_ln40_6_fu_2191_p2 <= std_logic_vector(unsigned(and_ln4_fu_2180_p3) + unsigned(sext_ln40_14_fu_2188_p1));
    add_ln40_7_fu_1017_p2 <= std_logic_vector(unsigned(zext_ln40_3_fu_1014_p1) + unsigned(ap_const_lv23_700000));
    add_ln40_8_fu_2217_p2 <= std_logic_vector(unsigned(and_ln40_3_fu_2207_p3) + unsigned(sext_ln40_18_fu_2214_p1));
    add_ln40_9_fu_1117_p2 <= std_logic_vector(unsigned(zext_ln40_4_fu_1114_p1) + unsigned(ap_const_lv23_700000));
    add_ln40_fu_881_p2 <= std_logic_vector(unsigned(zext_ln40_fu_878_p1) + unsigned(ap_const_lv23_700000));
    and_ln19_25_fu_728_p3 <= (tmp_s_fu_719_p4 & ap_const_lv60_0);
    and_ln19_26_fu_828_p3 <= (tmp_36_fu_819_p4 & ap_const_lv60_0);
    and_ln19_27_fu_971_p3 <= (tmp_37_fu_962_p4 & ap_const_lv60_0);
    and_ln19_28_fu_1062_p3 <= (tmp_38_fu_1053_p4 & ap_const_lv60_0);
    and_ln19_29_fu_1162_p3 <= (tmp_39_fu_1153_p4 & ap_const_lv60_0);
    and_ln19_30_fu_1214_p3 <= (tmp_40_fu_1205_p4 & ap_const_lv60_0);
    and_ln19_31_fu_1258_p3 <= (tmp_41_fu_1249_p4 & ap_const_lv60_0);
    and_ln19_32_fu_1310_p3 <= (tmp_42_fu_1301_p4 & ap_const_lv60_0);
    and_ln19_33_fu_1354_p3 <= (tmp_43_fu_1345_p4 & ap_const_lv60_0);
    and_ln19_34_fu_1398_p3 <= (tmp_44_fu_1389_p4 & ap_const_lv60_0);
    and_ln19_35_fu_1450_p3 <= (tmp_45_fu_1441_p4 & ap_const_lv60_0);
    and_ln19_36_fu_1494_p3 <= (tmp_46_fu_1485_p4 & ap_const_lv60_0);
    and_ln19_37_fu_1538_p3 <= (tmp_47_fu_1529_p4 & ap_const_lv60_0);
    and_ln19_38_fu_1591_p3 <= (tmp_48_fu_1582_p4 & ap_const_lv60_0);
    and_ln19_39_fu_1635_p3 <= (tmp_49_fu_1626_p4 & ap_const_lv60_0);
    and_ln19_40_fu_1679_p3 <= (tmp_50_fu_1670_p4 & ap_const_lv60_0);
    and_ln19_41_fu_1732_p3 <= (tmp_51_fu_1723_p4 & ap_const_lv60_0);
    and_ln19_42_fu_1776_p3 <= (tmp_52_fu_1767_p4 & ap_const_lv60_0);
    and_ln19_43_fu_1820_p3 <= (tmp_53_fu_1811_p4 & ap_const_lv60_0);
    and_ln19_44_fu_1872_p3 <= (tmp_54_fu_1863_p4 & ap_const_lv60_0);
    and_ln19_45_fu_1916_p3 <= (tmp_55_fu_1907_p4 & ap_const_lv60_0);
    and_ln19_46_fu_1960_p3 <= (tmp_56_fu_1951_p4 & ap_const_lv60_0);
    and_ln19_47_fu_2012_p3 <= (tmp_57_fu_2003_p4 & ap_const_lv60_0);
    and_ln19_48_fu_2056_p3 <= (tmp_58_fu_2047_p4 & ap_const_lv60_0);
    and_ln19_s_fu_540_p3 <= (tmp_fu_531_p4 & ap_const_lv60_0);
    and_ln32_3_fu_2127_p3 <= (tmp_61_fu_2117_p4 & ap_const_lv40_0);
    and_ln32_4_fu_2154_p3 <= (tmp_63_reg_2793 & ap_const_lv40_0);
    and_ln3_fu_2101_p3 <= (tmp_60_reg_2788 & ap_const_lv40_0);
    and_ln40_3_fu_2207_p3 <= (tmp_67_reg_2798 & ap_const_lv40_0);
    and_ln40_4_fu_2233_p3 <= (tmp_69_fu_2223_p4 & ap_const_lv40_0);
    and_ln4_fu_2180_p3 <= (tmp_65_fu_2170_p4 & ap_const_lv40_0);
    and_ln_fu_397_p3 <= (select_ln19_fu_390_p3 & ap_const_lv60_0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to3_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to3 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to2)
    begin
        if (((ap_idle_pp0_0to2 = ap_const_logic_1) and (ap_start = ap_const_logic_0))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= add_ln40_10_fu_2244_p2(71 downto 40);
    d_address0 <= d_address0_local;

    d_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            d_address0_local <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            d_address0_local <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            d_address0_local <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            d_address0_local <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            d_address0_local <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            d_address0_local <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            d_address0_local <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            d_address0_local <= ap_const_lv64_1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            d_address0_local <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            d_address0_local <= "XXXX";
        end if; 
    end process;

    d_ce0 <= d_ce0_local;

    d_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            d_ce0_local <= ap_const_logic_1;
        else 
            d_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    empty_fu_218_p1 <= s(1 - 1 downto 0);

    grp_fu_210_p0_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage7, sext_ln32_12_fu_575_p1, sext_ln32_16_fu_772_p1, ap_CS_fsm_pp0_stage4, sext_ln32_20_fu_870_p1, ap_CS_fsm_pp0_stage5, sext_ln40_12_fu_1006_p1, ap_CS_fsm_pp0_stage6, sext_ln40_16_fu_1106_p1, sext_ln40_20_fu_1197_p1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7)
    begin
        if ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                grp_fu_210_p0 <= sext_ln40_20_fu_1197_p1(49 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                grp_fu_210_p0 <= sext_ln40_16_fu_1106_p1(49 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_fu_210_p0 <= sext_ln40_12_fu_1006_p1(49 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_fu_210_p0 <= sext_ln32_20_fu_870_p1(49 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_fu_210_p0 <= sext_ln32_16_fu_772_p1(49 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_210_p0 <= sext_ln32_12_fu_575_p1(49 - 1 downto 0);
            else 
                grp_fu_210_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_210_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_210_p1_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage7, sext_ln32_13_fu_579_p1, sext_ln32_17_fu_776_p1, ap_CS_fsm_pp0_stage4, sext_ln32_21_fu_874_p1, ap_CS_fsm_pp0_stage5, sext_ln40_13_fu_1010_p1, ap_CS_fsm_pp0_stage6, sext_ln40_17_fu_1110_p1, sext_ln40_21_fu_1201_p1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7)
    begin
        if ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                grp_fu_210_p1 <= sext_ln40_21_fu_1201_p1(23 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                grp_fu_210_p1 <= sext_ln40_17_fu_1110_p1(23 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_fu_210_p1 <= sext_ln40_13_fu_1010_p1(23 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_fu_210_p1 <= sext_ln32_21_fu_874_p1(23 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_fu_210_p1 <= sext_ln32_17_fu_776_p1(23 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_210_p1 <= sext_ln32_13_fu_579_p1(23 - 1 downto 0);
            else 
                grp_fu_210_p1 <= "XXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_210_p1 <= "XXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    select_ln19_100_fu_1938_p3 <= 
        shl_ln19_62_fu_1930_p3 when (tmp_77_reg_2323_pp0_iter2_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_101_fu_1975_p3 <= 
        shl_ln19_63_fu_1968_p3 when (tmp_80_reg_2358_pp0_iter2_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_102_fu_1990_p3 <= 
        shl_ln19_64_fu_1982_p3 when (tmp_78_reg_2335_pp0_iter2_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_103_fu_2020_p3 <= 
        shl_ln19_63_reg_2772 when (tmp_78_reg_2335_pp0_iter2_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_104_fu_2034_p3 <= 
        shl_ln19_65_fu_2026_p3 when (tmp_79_reg_2347_pp0_iter2_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_105_fu_2064_p3 <= 
        shl_ln19_63_reg_2772 when (tmp_79_reg_2347_pp0_iter2_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_106_fu_2078_p3 <= 
        shl_ln19_66_fu_2070_p3 when (tmp_80_reg_2358_pp0_iter2_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_54_fu_405_p3 <= 
        and_ln_fu_397_p3 when (tmp_73_reg_2275(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_55_fu_412_p3 <= 
        shl_ln_fu_382_p3 when (tmp_73_reg_2275(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_56_fu_427_p3 <= 
        shl_ln19_s_fu_419_p3 when (tmp_74_reg_2286(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_57_fu_548_p3 <= 
        shl_ln_reg_2385 when (tmp_74_reg_2286(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_58_fu_562_p3 <= 
        shl_ln19_34_fu_554_p3 when (empty_reg_2265(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_59_fu_744_p3 <= 
        shl_ln19_35_fu_736_p3 when (empty_reg_2265(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_60_fu_759_p3 <= 
        shl_ln19_36_fu_751_p3 when (tmp_75_reg_2297(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_61_fu_836_p3 <= 
        shl_ln19_35_reg_2455 when (tmp_73_reg_2275(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_62_fu_850_p3 <= 
        shl_ln19_37_fu_842_p3 when (tmp_76_reg_2310(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_63_fu_979_p3 <= 
        shl_ln19_35_reg_2455 when (tmp_74_reg_2286(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_64_fu_993_p3 <= 
        shl_ln19_38_fu_985_p3 when (tmp_77_reg_2323(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_65_fu_1078_p3 <= 
        shl_ln19_39_fu_1070_p3 when (empty_reg_2265(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_66_fu_1093_p3 <= 
        shl_ln19_40_fu_1085_p3 when (tmp_78_reg_2335(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_67_fu_1170_p3 <= 
        shl_ln19_39_reg_2566 when (tmp_73_reg_2275(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_68_fu_1184_p3 <= 
        shl_ln19_41_fu_1176_p3 when (tmp_79_reg_2347(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_69_fu_1222_p3 <= 
        shl_ln19_39_reg_2566 when (tmp_74_reg_2286(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_70_fu_1236_p3 <= 
        shl_ln19_42_fu_1228_p3 when (tmp_80_reg_2358(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_71_fu_1273_p3 <= 
        shl_ln19_43_fu_1266_p3 when (tmp_77_reg_2323(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_72_fu_1288_p3 <= 
        shl_ln19_44_fu_1280_p3 when (tmp_73_reg_2275(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_73_fu_1318_p3 <= 
        shl_ln19_43_reg_2632 when (tmp_75_reg_2297_pp0_iter1_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_74_fu_1332_p3 <= 
        shl_ln19_45_fu_1324_p3 when (tmp_74_reg_2286_pp0_iter1_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_75_fu_1362_p3 <= 
        shl_ln19_43_reg_2632 when (tmp_76_reg_2310_pp0_iter1_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_76_fu_1376_p3 <= 
        shl_ln19_46_fu_1368_p3 when (empty_reg_2265_pp0_iter1_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_77_fu_1413_p3 <= 
        shl_ln19_47_fu_1406_p3 when (tmp_77_reg_2323_pp0_iter1_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_78_fu_1428_p3 <= 
        shl_ln19_48_fu_1420_p3 when (tmp_75_reg_2297_pp0_iter1_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_79_fu_1458_p3 <= 
        shl_ln19_47_reg_2658 when (tmp_75_reg_2297_pp0_iter1_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_80_fu_1472_p3 <= 
        shl_ln19_49_fu_1464_p3 when (tmp_76_reg_2310_pp0_iter1_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_81_fu_1502_p3 <= 
        shl_ln19_47_reg_2658 when (tmp_76_reg_2310_pp0_iter1_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_82_fu_1516_p3 <= 
        shl_ln19_50_fu_1508_p3 when (tmp_77_reg_2323_pp0_iter1_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_83_fu_1554_p3 <= 
        shl_ln19_51_fu_1546_p3 when (tmp_77_reg_2323_pp0_iter1_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_84_fu_1569_p3 <= 
        shl_ln19_52_fu_1561_p3 when (tmp_78_reg_2335_pp0_iter1_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_85_fu_1599_p3 <= 
        shl_ln19_51_reg_2689 when (tmp_75_reg_2297_pp0_iter1_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_86_fu_1613_p3 <= 
        shl_ln19_53_fu_1605_p3 when (tmp_79_reg_2347_pp0_iter1_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_87_fu_1643_p3 <= 
        shl_ln19_51_reg_2689 when (tmp_76_reg_2310_pp0_iter1_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_88_fu_1657_p3 <= 
        shl_ln19_54_fu_1649_p3 when (tmp_80_reg_2358_pp0_iter1_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_89_fu_1695_p3 <= 
        shl_ln19_55_fu_1687_p3 when (tmp_80_reg_2358_pp0_iter1_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_90_fu_1710_p3 <= 
        shl_ln19_56_fu_1702_p3 when (tmp_73_reg_2275_pp0_iter1_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_91_fu_1740_p3 <= 
        shl_ln19_55_reg_2725 when (tmp_78_reg_2335_pp0_iter2_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_92_fu_1754_p3 <= 
        shl_ln19_57_fu_1746_p3 when (tmp_74_reg_2286_pp0_iter2_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_93_fu_1784_p3 <= 
        shl_ln19_55_reg_2725 when (tmp_79_reg_2347_pp0_iter2_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_94_fu_1798_p3 <= 
        shl_ln19_58_fu_1790_p3 when (empty_reg_2265_pp0_iter2_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_95_fu_1835_p3 <= 
        shl_ln19_59_fu_1828_p3 when (tmp_80_reg_2358_pp0_iter2_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_96_fu_1850_p3 <= 
        shl_ln19_60_fu_1842_p3 when (tmp_75_reg_2297_pp0_iter2_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_97_fu_1880_p3 <= 
        shl_ln19_59_reg_2751 when (tmp_78_reg_2335_pp0_iter2_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_98_fu_1894_p3 <= 
        shl_ln19_61_fu_1886_p3 when (tmp_76_reg_2310_pp0_iter2_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_99_fu_1924_p3 <= 
        shl_ln19_59_reg_2751 when (tmp_79_reg_2347_pp0_iter2_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_fu_390_p3 <= 
        d_q0 when (empty_reg_2265(0) = '1') else 
        ap_const_lv32_0;
    select_ln30_14_fu_294_p3 <= 
        ap_const_lv22_100000 when (empty_fu_218_p1(0) = '1') else 
        ap_const_lv22_0;
    select_ln30_15_fu_302_p3 <= 
        select_ln30_fu_286_p3 when (tmp_73_fu_222_p3(0) = '1') else 
        select_ln30_14_fu_294_p3;
    select_ln30_16_fu_318_p3 <= 
        ap_const_lv42_10000000000 when (tmp_74_fu_230_p3(0) = '1') else 
        ap_const_lv42_0;
    select_ln30_17_fu_479_p3 <= 
        ap_const_lv22_200000 when (tmp_77_reg_2323(0) = '1') else 
        ap_const_lv22_100000;
    select_ln30_18_fu_486_p3 <= 
        ap_const_lv22_100000 when (tmp_77_reg_2323(0) = '1') else 
        ap_const_lv22_0;
    select_ln30_19_fu_493_p3 <= 
        select_ln30_17_fu_479_p3 when (tmp_75_reg_2297(0) = '1') else 
        select_ln30_18_fu_486_p3;
    select_ln30_20_fu_508_p3 <= 
        ap_const_lv42_10000000000 when (tmp_76_reg_2310(0) = '1') else 
        ap_const_lv42_0;
    select_ln30_21_fu_342_p3 <= 
        ap_const_lv42_10000000000 when (tmp_80_fu_278_p3(0) = '1') else 
        ap_const_lv42_0;
    select_ln30_22_fu_863_p3 <= 
        ap_const_lv42_10000000000 when (tmp_78_reg_2335(0) = '1') else 
        ap_const_lv42_0;
    select_ln30_23_fu_622_p3 <= 
        ap_const_lv22_200000 when (tmp_80_reg_2358(0) = '1') else 
        ap_const_lv22_100000;
    select_ln30_24_fu_629_p3 <= 
        ap_const_lv22_100000 when (tmp_80_reg_2358(0) = '1') else 
        ap_const_lv22_0;
    select_ln30_25_fu_636_p3 <= 
        select_ln30_23_fu_622_p3 when (tmp_78_reg_2335(0) = '1') else 
        select_ln30_24_fu_629_p3;
    select_ln30_26_fu_651_p3 <= 
        ap_const_lv42_10000000000 when (tmp_79_reg_2347(0) = '1') else 
        ap_const_lv42_0;
    select_ln30_fu_286_p3 <= 
        ap_const_lv22_200000 when (empty_fu_218_p1(0) = '1') else 
        ap_const_lv22_100000;
    select_ln38_10_fu_674_p3 <= 
        ap_const_lv22_200000 when (tmp_76_reg_2310(0) = '1') else 
        ap_const_lv22_100000;
    select_ln38_11_fu_681_p3 <= 
        ap_const_lv22_100000 when (tmp_76_reg_2310(0) = '1') else 
        ap_const_lv22_0;
    select_ln38_12_fu_688_p3 <= 
        select_ln38_10_fu_674_p3 when (tmp_74_reg_2286(0) = '1') else 
        select_ln38_11_fu_681_p3;
    select_ln38_7_fu_917_p3 <= 
        ap_const_lv22_200000 when (tmp_75_reg_2297(0) = '1') else 
        ap_const_lv22_100000;
    select_ln38_8_fu_924_p3 <= 
        ap_const_lv22_100000 when (tmp_75_reg_2297(0) = '1') else 
        ap_const_lv22_0;
    select_ln38_9_fu_931_p3 <= 
        select_ln38_7_fu_917_p3 when (tmp_73_reg_2275(0) = '1') else 
        select_ln38_8_fu_924_p3;
    select_ln38_fu_350_p3 <= 
        select_ln30_fu_286_p3 when (tmp_77_fu_254_p3(0) = '1') else 
        select_ln30_14_fu_294_p3;
        sext_ln32_12_fu_575_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln32_reg_2400),68));

        sext_ln32_13_fu_579_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln32_reg_2395),68));

        sext_ln32_14_fu_2108_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln32_reg_2501_pp0_iter2_reg),72));

        sext_ln32_15_fu_469_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_82_fu_461_p3),49));

        sext_ln32_16_fu_772_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln32_3_reg_2435),68));

        sext_ln32_17_fu_776_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln32_7_reg_2430),68));

        sext_ln32_18_fu_2135_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln32_3_reg_2541_pp0_iter2_reg),72));

        sext_ln32_19_fu_600_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_83_fu_592_p3),49));

        sext_ln32_20_fu_870_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln32_4_reg_2481),68));

        sext_ln32_21_fu_874_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln32_9_reg_2476),68));

        sext_ln32_22_fu_2161_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln32_4_reg_2577_pp0_iter2_reg),72));

        sext_ln32_23_fu_612_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_84_fu_604_p3),49));

        sext_ln32_24_fu_797_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_85_fu_789_p3),49));

        sext_ln32_25_fu_809_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_86_fu_801_p3),49));

        sext_ln32_fu_457_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_81_fu_449_p3),49));

        sext_ln40_12_fu_1006_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln40_reg_2521),68));

        sext_ln40_13_fu_1010_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln40_reg_2516),68));

        sext_ln40_14_fu_2188_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln40_reg_2607_pp0_iter2_reg),72));

        sext_ln40_15_fu_907_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_88_fu_899_p3),49));

        sext_ln40_16_fu_1106_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln40_3_reg_2561),68));

        sext_ln40_17_fu_1110_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln40_7_reg_2556),68));

        sext_ln40_18_fu_2214_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln40_3_reg_2627_pp0_iter2_reg),72));

        sext_ln40_19_fu_1031_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_89_fu_1023_p3),49));

        sext_ln40_20_fu_1197_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln40_4_reg_2597),68));

        sext_ln40_21_fu_1201_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln40_9_reg_2592),68));

        sext_ln40_22_fu_2241_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln40_4_reg_2643_pp0_iter3_reg),72));

        sext_ln40_23_fu_1043_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_90_fu_1035_p3),49));

        sext_ln40_24_fu_1131_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_91_fu_1123_p3),49));

        sext_ln40_25_fu_1143_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_92_fu_1135_p3),49));

        sext_ln40_fu_895_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_87_fu_887_p3),49));

    shl_ln19_34_fu_554_p3 <= (select_ln19_57_fu_548_p3 & ap_const_lv21_0);
    shl_ln19_35_fu_736_p3 <= (reg_214 & ap_const_lv39_0);
    shl_ln19_36_fu_751_p3 <= (select_ln19_59_fu_744_p3 & ap_const_lv21_0);
    shl_ln19_37_fu_842_p3 <= (select_ln19_61_fu_836_p3 & ap_const_lv21_0);
    shl_ln19_38_fu_985_p3 <= (select_ln19_63_fu_979_p3 & ap_const_lv21_0);
    shl_ln19_39_fu_1070_p3 <= (reg_214 & ap_const_lv39_0);
    shl_ln19_40_fu_1085_p3 <= (select_ln19_65_fu_1078_p3 & ap_const_lv21_0);
    shl_ln19_41_fu_1176_p3 <= (select_ln19_67_fu_1170_p3 & ap_const_lv21_0);
    shl_ln19_42_fu_1228_p3 <= (select_ln19_69_fu_1222_p3 & ap_const_lv21_0);
    shl_ln19_43_fu_1266_p3 <= (d_load_11_reg_2496 & ap_const_lv39_0);
    shl_ln19_44_fu_1280_p3 <= (select_ln19_71_fu_1273_p3 & ap_const_lv21_0);
    shl_ln19_45_fu_1324_p3 <= (select_ln19_73_fu_1318_p3 & ap_const_lv21_0);
    shl_ln19_46_fu_1368_p3 <= (select_ln19_75_fu_1362_p3 & ap_const_lv21_0);
    shl_ln19_47_fu_1406_p3 <= (d_load_12_reg_2536 & ap_const_lv39_0);
    shl_ln19_48_fu_1420_p3 <= (select_ln19_77_fu_1413_p3 & ap_const_lv21_0);
    shl_ln19_49_fu_1464_p3 <= (select_ln19_79_fu_1458_p3 & ap_const_lv21_0);
    shl_ln19_50_fu_1508_p3 <= (select_ln19_81_fu_1502_p3 & ap_const_lv21_0);
    shl_ln19_51_fu_1546_p3 <= (d_q0 & ap_const_lv39_0);
    shl_ln19_52_fu_1561_p3 <= (select_ln19_83_fu_1554_p3 & ap_const_lv21_0);
    shl_ln19_53_fu_1605_p3 <= (select_ln19_85_fu_1599_p3 & ap_const_lv21_0);
    shl_ln19_54_fu_1649_p3 <= (select_ln19_87_fu_1643_p3 & ap_const_lv21_0);
    shl_ln19_55_fu_1687_p3 <= (reg_214 & ap_const_lv39_0);
    shl_ln19_56_fu_1702_p3 <= (select_ln19_89_fu_1695_p3 & ap_const_lv21_0);
    shl_ln19_57_fu_1746_p3 <= (select_ln19_91_fu_1740_p3 & ap_const_lv21_0);
    shl_ln19_58_fu_1790_p3 <= (select_ln19_93_fu_1784_p3 & ap_const_lv21_0);
    shl_ln19_59_fu_1828_p3 <= (d_load_15_reg_2720 & ap_const_lv39_0);
    shl_ln19_60_fu_1842_p3 <= (select_ln19_95_fu_1835_p3 & ap_const_lv21_0);
    shl_ln19_61_fu_1886_p3 <= (select_ln19_97_fu_1880_p3 & ap_const_lv21_0);
    shl_ln19_62_fu_1930_p3 <= (select_ln19_99_fu_1924_p3 & ap_const_lv21_0);
    shl_ln19_63_fu_1968_p3 <= (d_load_16_reg_2736 & ap_const_lv39_0);
    shl_ln19_64_fu_1982_p3 <= (select_ln19_101_fu_1975_p3 & ap_const_lv21_0);
    shl_ln19_65_fu_2026_p3 <= (select_ln19_103_fu_2020_p3 & ap_const_lv21_0);
    shl_ln19_66_fu_2070_p3 <= (select_ln19_105_fu_2064_p3 & ap_const_lv21_0);
    shl_ln19_s_fu_419_p3 <= (select_ln19_55_fu_412_p3 & ap_const_lv21_0);
    shl_ln30_3_fu_500_p3 <= (select_ln30_19_fu_493_p3 & ap_const_lv20_0);
    shl_ln30_4_fu_643_p3 <= (select_ln30_25_fu_636_p3 & ap_const_lv20_0);
    shl_ln38_3_fu_938_p3 <= (select_ln38_9_fu_931_p3 & ap_const_lv20_0);
    shl_ln38_4_fu_695_p3 <= (select_ln38_12_fu_688_p3 & ap_const_lv20_0);
    shl_ln4_fu_310_p3 <= (select_ln30_15_fu_302_p3 & ap_const_lv20_0);
    shl_ln5_fu_358_p3 <= (select_ln38_fu_350_p3 & ap_const_lv20_0);
    shl_ln_fu_382_p3 <= (d_q0 & ap_const_lv39_0);
    sub_ln32_3_fu_616_p2 <= std_logic_vector(signed(sext_ln32_19_fu_600_p1) - signed(sext_ln32_23_fu_612_p1));
    sub_ln32_4_fu_813_p2 <= std_logic_vector(signed(sext_ln32_24_fu_797_p1) - signed(sext_ln32_25_fu_809_p1));
    sub_ln32_fu_473_p2 <= std_logic_vector(signed(sext_ln32_fu_457_p1) - signed(sext_ln32_15_fu_469_p1));
    sub_ln40_3_fu_1047_p2 <= std_logic_vector(signed(sext_ln40_19_fu_1031_p1) - signed(sext_ln40_23_fu_1043_p1));
    sub_ln40_4_fu_1147_p2 <= std_logic_vector(signed(sext_ln40_24_fu_1131_p1) - signed(sext_ln40_25_fu_1143_p1));
    sub_ln40_fu_911_p2 <= std_logic_vector(signed(sext_ln40_fu_895_p1) - signed(sext_ln40_15_fu_907_p1));
    tmp_36_fu_819_p4 <= add_ln19_27_reg_2461(91 downto 60);
    tmp_37_fu_962_p4 <= add_ln19_28_reg_2491(91 downto 60);
    tmp_38_fu_1053_p4 <= add_ln19_29_reg_2531(91 downto 60);
    tmp_39_fu_1153_p4 <= add_ln19_30_reg_2572(91 downto 60);
    tmp_40_fu_1205_p4 <= add_ln19_31_reg_2602(91 downto 60);
    tmp_41_fu_1249_p4 <= add_ln19_32_reg_2622(91 downto 60);
    tmp_42_fu_1301_p4 <= add_ln19_33_reg_2638(91 downto 60);
    tmp_43_fu_1345_p4 <= add_ln19_34_reg_2648(91 downto 60);
    tmp_44_fu_1389_p4 <= add_ln19_35_reg_2653(91 downto 60);
    tmp_45_fu_1441_p4 <= add_ln19_36_reg_2664(91 downto 60);
    tmp_46_fu_1485_p4 <= add_ln19_37_reg_2669(91 downto 60);
    tmp_47_fu_1529_p4 <= add_ln19_38_reg_2679(91 downto 60);
    tmp_48_fu_1582_p4 <= add_ln19_39_reg_2695(91 downto 60);
    tmp_49_fu_1626_p4 <= add_ln19_40_reg_2705(91 downto 60);
    tmp_50_fu_1670_p4 <= add_ln19_41_reg_2715(91 downto 60);
    tmp_51_fu_1723_p4 <= add_ln19_42_reg_2731(91 downto 60);
    tmp_52_fu_1767_p4 <= add_ln19_43_reg_2741(91 downto 60);
    tmp_53_fu_1811_p4 <= add_ln19_44_reg_2746(91 downto 60);
    tmp_54_fu_1863_p4 <= add_ln19_45_reg_2757(91 downto 60);
    tmp_55_fu_1907_p4 <= add_ln19_46_reg_2762(91 downto 60);
    tmp_56_fu_1951_p4 <= add_ln19_47_reg_2767(91 downto 60);
    tmp_57_fu_2003_p4 <= add_ln19_48_reg_2778(91 downto 60);
    tmp_58_fu_2047_p4 <= add_ln19_49_reg_2783(91 downto 60);
    tmp_61_fu_2117_p4 <= add_ln32_6_fu_2111_p2(71 downto 40);
    tmp_65_fu_2170_p4 <= add_ln32_10_fu_2164_p2(71 downto 40);
    tmp_69_fu_2223_p4 <= add_ln40_8_fu_2217_p2(71 downto 40);
    tmp_73_fu_222_p3 <= s(3 downto 3);
    tmp_74_fu_230_p3 <= s(6 downto 6);
    tmp_77_fu_254_p3 <= s(1 downto 1);
    tmp_80_fu_278_p3 <= s(2 downto 2);
    tmp_81_fu_449_p3 <= (add_ln32_fu_443_p2 & ap_const_lv25_0);
    tmp_82_fu_461_p3 <= (add_ln32_fu_443_p2 & ap_const_lv21_0);
    tmp_83_fu_592_p3 <= (add_ln32_7_fu_586_p2 & ap_const_lv25_0);
    tmp_84_fu_604_p3 <= (add_ln32_7_fu_586_p2 & ap_const_lv21_0);
    tmp_85_fu_789_p3 <= (add_ln32_9_fu_783_p2 & ap_const_lv25_0);
    tmp_86_fu_801_p3 <= (add_ln32_9_fu_783_p2 & ap_const_lv21_0);
    tmp_87_fu_887_p3 <= (add_ln40_fu_881_p2 & ap_const_lv25_0);
    tmp_88_fu_899_p3 <= (add_ln40_fu_881_p2 & ap_const_lv21_0);
    tmp_89_fu_1023_p3 <= (add_ln40_7_fu_1017_p2 & ap_const_lv25_0);
    tmp_90_fu_1035_p3 <= (add_ln40_7_fu_1017_p2 & ap_const_lv21_0);
    tmp_91_fu_1123_p3 <= (add_ln40_9_fu_1117_p2 & ap_const_lv25_0);
    tmp_92_fu_1135_p3 <= (add_ln40_9_fu_1117_p2 & ap_const_lv21_0);
    tmp_fu_531_p4 <= add_ln19_reg_2390(91 downto 60);
    tmp_s_fu_719_p4 <= add_ln19_26_reg_2415(91 downto 60);
    zext_ln32_3_fu_583_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_62_reg_2405),23));
    zext_ln32_4_fu_780_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_64_reg_2440),23));
    zext_ln32_fu_440_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_59_reg_2370),23));
    zext_ln40_3_fu_1014_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_68_reg_2526),23));
    zext_ln40_4_fu_1114_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_70_reg_2445),23));
    zext_ln40_fu_878_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_66_reg_2375),23));
end behav;
