# Design_and_Simulation_of_Asynchronous_and_Synchronous_FIFO_in_Verilog