
---------- Begin Simulation Statistics ----------
final_tick                                 1717854000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  76405                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738052                       # Number of bytes of host memory used
host_op_rate                                    76572                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    15.01                       # Real time elapsed on the host
host_tick_rate                              114477624                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1146523                       # Number of instructions simulated
sim_ops                                       1149033                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001718                       # Number of seconds simulated
sim_ticks                                  1717854000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            55.886535                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                 106133                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups              189908                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect            31755                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted           141896                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             35650                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          41439                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            5789                       # Number of indirect misses.
system.cpu0.branchPred.lookups                 225113                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         5661                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           679                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts            19829                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                    196312                       # Number of branches committed
system.cpu0.commit.bw_lim_events                29163                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           3739                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts          58309                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts             1054844                       # Number of instructions committed
system.cpu0.commit.committedOps               1055459                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples      2266084                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.465763                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.251384                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      1758411     77.60%     77.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       319654     14.11%     91.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        55620      2.45%     94.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        62699      2.77%     96.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        18044      0.80%     97.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        10247      0.45%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         5969      0.26%     98.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         6277      0.28%     98.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        29163      1.29%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      2266084                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               60767                       # Number of function calls committed.
system.cpu0.commit.int_insts                  1043422                       # Number of committed integer instructions.
system.cpu0.commit.loads                       293872                       # Number of loads committed
system.cpu0.commit.membars                       2271                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         2280      0.22%      0.22% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          553796     52.47%     52.69% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            910      0.09%     52.77% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             596      0.06%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     52.83% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         294539     27.91%     80.74% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        203273     19.26%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          1055459                       # Class of committed instruction
system.cpu0.commit.refs                        497847                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                    1054844                       # Number of Instructions Simulated
system.cpu0.committedOps                      1055459                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.252826                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.252826                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles                66563                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                12059                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved              104378                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts               1161629                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 1327318                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                   873271                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                 20153                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                17255                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles                 2084                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                     225113                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   178764                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                       938656                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                10149                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          112                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                       1205945                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  71                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          219                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                  64228                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.065607                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           1318217                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches            141783                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.351462                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples           2289389                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.527233                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.838302                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 1383373     60.43%     60.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  727623     31.78%     92.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  107744      4.71%     96.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   42852      1.87%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   14975      0.65%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    7478      0.33%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    1223      0.05%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    2222      0.10%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1899      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             2289389                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       57                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                        1141835                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts               20213                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                  203917                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.318875                       # Inst execution rate
system.cpu0.iew.exec_refs                      512330                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    206909                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                  12246                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts               306681                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              1721                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            12578                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              210398                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts            1113736                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts               305421                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            13233                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts              1094131                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                   265                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                 8593                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                 20153                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                 9100                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked         1023                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           20148                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           91                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation           78                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         1101                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads        12809                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores         6423                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents            78                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect         6764                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect         13449                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                   373741                       # num instructions consuming a value
system.cpu0.iew.wb_count                      1085951                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.833262                       # average fanout of values written-back
system.cpu0.iew.wb_producers                   311424                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.316491                       # insts written-back per cycle
system.cpu0.iew.wb_sent                       1086806                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                 1316327                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 706603                       # number of integer regfile writes
system.cpu0.ipc                              0.307425                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.307425                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             2585      0.23%      0.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               586592     52.97%     53.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 943      0.09%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  597      0.05%     53.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     53.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     53.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              309637     27.96%     81.31% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             206942     18.69%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             15      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            24      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               1107365                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     72                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                141                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           68                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                71                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                       4619                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004171                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    123      2.66%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                  2677     57.96%     60.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1816     39.32%     99.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%     99.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.06%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses               1109327                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads           4508787                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses      1085883                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes          1172007                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                   1109439                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                  1107365                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4297                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined          58273                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued              191                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           558                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined        23956                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples      2289389                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.483695                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.781281                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            1470696     64.24%     64.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             615751     26.90%     91.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             145413      6.35%     97.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              37006      1.62%     99.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              15021      0.66%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               3622      0.16%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6               1683      0.07%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                 98      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                 99      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        2289389                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.322732                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            13476                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            8169                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads              306681                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             210398                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    313                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                         3431224                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                        4989                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                  22882                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps               684635                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                  1480                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 1352137                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                  2897                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                    1                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups              1368764                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts               1143195                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands             748553                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                   850247                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                 10399                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                 20153                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles                15650                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                   63913                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               57                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups         1368707                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         28320                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               950                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                    10007                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           938                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                     3347465                       # The number of ROB reads
system.cpu0.rob.rob_writes                    2250853                       # The number of ROB writes
system.cpu0.timesIdled                          53255                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  269                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            59.105550                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                   4771                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                8072                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect             1389                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted             6798                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits               804                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           1296                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             492                       # Number of indirect misses.
system.cpu1.branchPred.lookups                  10475                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          331                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           507                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts             1078                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                      7186                       # Number of branches committed
system.cpu1.commit.bw_lim_events                  256                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           1974                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts           4777                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts               29796                       # Number of instructions committed
system.cpu1.commit.committedOps                 30424                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples        76802                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.396136                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.054905                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        61130     79.59%     79.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         9390     12.23%     91.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         2636      3.43%     95.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         1732      2.26%     97.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          686      0.89%     98.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5          199      0.26%     98.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          632      0.82%     99.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          141      0.18%     99.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8          256      0.33%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        76802                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                1769                       # Number of function calls committed.
system.cpu1.commit.int_insts                    28743                       # Number of committed integer instructions.
system.cpu1.commit.loads                         6440                       # Number of loads committed
system.cpu1.commit.membars                       1044                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1044      3.43%      3.43% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           18906     62.14%     65.57% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             31      0.10%     65.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              62      0.20%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           6947     22.83%     88.71% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          3422     11.25%     99.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%     99.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.04%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            30424                       # Class of committed instruction
system.cpu1.commit.refs                         10381                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                      29796                       # Number of Instructions Simulated
system.cpu1.committedOps                        30424                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.558129                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.558129                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles                21438                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  316                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved                4131                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts                 39066                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                   32068                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                    22788                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                  1241                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                  605                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                  705                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                      10475                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                     6861                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                        40077                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                  578                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                         43563                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                   3104                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.098804                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles             36586                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches              5575                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.410902                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples             78240                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.571089                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.923184                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   47627     60.87%     60.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   22074     28.21%     89.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    5367      6.86%     95.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                    1918      2.45%     98.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     556      0.71%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     489      0.62%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     106      0.14%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.01%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                      94      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               78240                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                          27778                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                1157                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                    7744                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.314145                       # Inst execution rate
system.cpu1.iew.exec_refs                       11157                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                      4230                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                   7300                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts                 7463                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1050                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts              945                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts                4459                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts              35197                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts                 6927                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              813                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts                33305                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                   307                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                    6                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                  1241                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                  540                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              64                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads         1023                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores          518                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            14                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect          725                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect           432                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                    11976                       # num instructions consuming a value
system.cpu1.iew.wb_count                        32809                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.851536                       # average fanout of values written-back
system.cpu1.iew.wb_producers                    10198                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.309466                       # insts written-back per cycle
system.cpu1.iew.wb_sent                         32985                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                   39149                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  21905                       # number of integer regfile writes
system.cpu1.ipc                              0.281047                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.281047                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1202      3.52%      3.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                21345     62.56%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  36      0.11%     66.19% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   62      0.18%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                7685     22.52%     88.90% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               3776     11.07%     99.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%     99.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.04%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 34118                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                        353                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.010346                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                     73     20.68%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   264     74.79%     95.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   13      3.68%     99.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%     99.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.85%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses                 33254                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads            146811                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses        32797                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes            39964                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                     33021                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                    34118                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2176                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined           4772                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued                9                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           202                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined         1950                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples        78240                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.436069                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.799834                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              53913     68.91%     68.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              17957     22.95%     91.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               4334      5.54%     97.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               1206      1.54%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                501      0.64%     99.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                128      0.16%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                179      0.23%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                 19      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  3      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          78240                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.321813                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads             1986                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             188                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads                7463                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               4459                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    158                       # number of misc regfile reads
system.cpu1.numCycles                          106018                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     3326905                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                   9226                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps                19918                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                  1353                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                   33390                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                   324                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenameLookups                41526                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts                 37160                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands              24426                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                    22023                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                   147                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                  1241                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles                 2179                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                    4508                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups           41514                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         10181                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               518                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                     4184                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           517                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                      110876                       # The number of ROB reads
system.cpu1.rob.rob_writes                      71840                       # The number of ROB writes
system.cpu1.timesIdled                           1026                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            56.171008                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                   5111                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                9099                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect             1423                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted             7937                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               902                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           1354                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             452                       # Number of indirect misses.
system.cpu2.branchPred.lookups                  11824                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          322                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           526                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts             1168                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                      7746                       # Number of branches committed
system.cpu2.commit.bw_lim_events                  246                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls           2048                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts           5828                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts               31966                       # Number of instructions committed
system.cpu2.commit.committedOps                 32608                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples        82434                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.395565                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.053558                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0        65801     79.82%     79.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         9766     11.85%     91.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         2888      3.50%     95.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         1910      2.32%     97.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          739      0.90%     98.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5          247      0.30%     98.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          682      0.83%     99.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          155      0.19%     99.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8          246      0.30%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        82434                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                1842                       # Number of function calls committed.
system.cpu2.commit.int_insts                    30866                       # Number of committed integer instructions.
system.cpu2.commit.loads                         6788                       # Number of loads committed
system.cpu2.commit.membars                       1056                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         1056      3.24%      3.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           20534     62.97%     66.21% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             31      0.10%     66.31% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              62      0.19%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           7314     22.43%     88.93% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          3599     11.04%     99.96% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%     99.96% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.04%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            32608                       # Class of committed instruction
system.cpu2.commit.refs                         10925                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                      31966                       # Number of Instructions Simulated
system.cpu2.committedOps                        32608                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.365294                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.365294                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles                24444                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                  261                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved                4513                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts                 43279                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                   32994                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                    24443                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                  1356                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                  486                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles                  849                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                      11824                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                     7362                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                        44304                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                  555                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                         47742                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                   3222                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.109914                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles             38170                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches              6013                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.443802                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples             84086                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.580846                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.943387                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                   51209     60.90%     60.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   23323     27.74%     88.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    5963      7.09%     95.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                    2032      2.42%     98.15% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     731      0.87%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     598      0.71%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     122      0.15%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      14      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                      94      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               84086                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                          23489                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts                1235                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                    8436                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.335478                       # Inst execution rate
system.cpu2.iew.exec_refs                       11872                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                      4467                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                   8568                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                 8053                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              1101                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts              999                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                4766                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts              38435                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                 7405                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              927                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                36089                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                   267                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    4                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                  1356                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                  541                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads              72                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads         1265                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores          629                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect          855                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect           380                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                    13609                       # num instructions consuming a value
system.cpu2.iew.wb_count                        35508                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.826879                       # average fanout of values written-back
system.cpu2.iew.wb_producers                    11253                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.330077                       # insts written-back per cycle
system.cpu2.iew.wb_sent                         35710                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                   42938                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  23776                       # number of integer regfile writes
system.cpu2.ipc                              0.297151                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.297151                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             1240      3.35%      3.35% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                23503     63.49%     66.84% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  32      0.09%     66.93% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   62      0.17%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     67.10% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                8168     22.07%     89.16% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               3999     10.80%     99.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%     99.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.03%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 37016                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                        426                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.011509                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                    103     24.18%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     24.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                   296     69.48%     93.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   24      5.63%     99.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%     99.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.70%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                 36187                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads            158563                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses        35496                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes            44253                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                     36213                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                    37016                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded               2222                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined           5826                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued               46                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           174                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined         2529                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples        84086                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.440216                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.822825                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0              58313     69.35%     69.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1              18614     22.14%     91.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               4777      5.68%     97.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3               1396      1.66%     98.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                580      0.69%     99.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                142      0.17%     99.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                221      0.26%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                 40      0.05%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  3      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          84086                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.344095                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads             2415                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             305                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                8053                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               4766                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    184                       # number of misc regfile reads
system.cpu2.numCycles                          107575                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                     3325165                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                  10608                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps                21416                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                  1499                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                   34402                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                   147                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenameLookups                46182                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts                 40702                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands              26708                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                    23774                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                   313                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                  1356                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles                 2286                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                    5292                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups           46170                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         11660                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               583                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                     4756                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           577                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                      119480                       # The number of ROB reads
system.cpu2.rob.rob_writes                      78524                       # The number of ROB writes
system.cpu2.timesIdled                           1000                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            57.032322                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                   4570                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                8013                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect             1374                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted             7365                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits               817                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups           1353                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses             536                       # Number of indirect misses.
system.cpu3.branchPred.lookups                  11109                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          341                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           503                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts             1106                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                      7226                       # Number of branches committed
system.cpu3.commit.bw_lim_events                  236                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls           1998                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts           5124                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts               29917                       # Number of instructions committed
system.cpu3.commit.committedOps                 30542                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples        78184                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.390643                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.044799                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0        62426     79.84%     79.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         9406     12.03%     91.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2         2703      3.46%     95.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         1752      2.24%     97.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          647      0.83%     98.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5          224      0.29%     98.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          652      0.83%     99.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          138      0.18%     99.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8          236      0.30%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        78184                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                1786                       # Number of function calls committed.
system.cpu3.commit.int_insts                    28893                       # Number of committed integer instructions.
system.cpu3.commit.loads                         6408                       # Number of loads committed
system.cpu3.commit.membars                       1036                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         1036      3.39%      3.39% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           19104     62.55%     65.94% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             31      0.10%     66.04% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              62      0.20%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           6911     22.63%     88.87% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          3386     11.09%     99.96% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%     99.96% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.04%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            30542                       # Class of committed instruction
system.cpu3.commit.refs                         10309                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                      29917                       # Number of Instructions Simulated
system.cpu3.committedOps                        30542                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.497042                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.497042                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles                23584                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                  274                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved                4062                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts                 40517                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                   31583                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                    22458                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                  1284                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                  479                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles                  809                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                      11109                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                     7058                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                        41260                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                  558                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                         44858                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                   3104                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.106183                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles             36905                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches              5387                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.428767                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples             79718                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.577222                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.942693                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                   48765     61.17%     61.17% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   21970     27.56%     88.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                    5569      6.99%     95.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                    1932      2.42%     98.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     710      0.89%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     562      0.70%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     102      0.13%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      15      0.02%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                      93      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               79718                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                          24903                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts                1150                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                    7807                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.321169                       # Inst execution rate
system.cpu3.iew.exec_refs                       11120                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                      4171                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                   7271                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                 7536                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              1096                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts              972                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                4427                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts              35667                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                 6949                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              814                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                33601                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                   219                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    4                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                  1284                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                  476                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              53                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads         1128                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores          526                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect          807                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect           343                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                    12491                       # num instructions consuming a value
system.cpu3.iew.wb_count                        33064                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.841246                       # average fanout of values written-back
system.cpu3.iew.wb_producers                    10508                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.316036                       # insts written-back per cycle
system.cpu3.iew.wb_sent                         33258                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                   39625                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  22214                       # number of integer regfile writes
system.cpu3.ipc                              0.285956                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.285956                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             1209      3.51%      3.51% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                21699     63.05%     66.56% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  31      0.09%     66.65% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   62      0.18%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.83% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                7686     22.33%     89.17% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               3716     10.80%     99.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%     99.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.03%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 34415                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                        412                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.011972                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                     94     22.82%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     22.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                   290     70.39%     93.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   25      6.07%     99.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%     99.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.73%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                 33603                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads            148987                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses        33052                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes            40784                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                     33469                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                    34415                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded               2198                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined           5124                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued               54                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           200                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined         2159                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples        79718                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.431709                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.815244                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0              55559     69.69%     69.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1              17680     22.18%     91.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               4336      5.44%     97.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3               1200      1.51%     98.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                548      0.69%     99.50% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                151      0.19%     99.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                198      0.25%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                 40      0.05%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  6      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          79718                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.328949                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads             2217                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             271                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                7536                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               4427                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    173                       # number of misc regfile reads
system.cpu3.numCycles                          104621                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                     3328496                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                   9341                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps                20077                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                  1528                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                   32946                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                   118                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenameLookups                42386                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts                 37824                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands              24951                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                    21784                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                   228                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                  1284                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles                 2236                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                    4874                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups           42374                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         12127                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               602                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                     4896                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           591                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                      112509                       # The number of ROB reads
system.cpu3.rob.rob_writes                      72867                       # The number of ROB writes
system.cpu3.timesIdled                            980                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        12435                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23509                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        12036                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          498                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       107693                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1062                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       222744                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1560                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1717854000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10284                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1502                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9325                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              747                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            411                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1223                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1157                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10284                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            17                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        34950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       828352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  828352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1190                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             12682                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12682    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               12682                       # Request fanout histogram
system.membus.respLayer1.occupancy           61308750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            31390500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                191                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           96                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    14360927.083333                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   70440061.995922                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    605722500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             96                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON      339205000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   1378649000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED   1717854000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst         5710                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            5710                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst         5710                       # number of overall hits
system.cpu2.icache.overall_hits::total           5710                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         1652                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1652                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         1652                       # number of overall misses
system.cpu2.icache.overall_misses::total         1652                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst     37732000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     37732000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst     37732000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     37732000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst         7362                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         7362                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst         7362                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         7362                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.224396                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.224396                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.224396                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.224396                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 22840.193705                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 22840.193705                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 22840.193705                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 22840.193705                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         1520                       # number of writebacks
system.cpu2.icache.writebacks::total             1520                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          100                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          100                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          100                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          100                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         1552                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1552                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         1552                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1552                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst     33290500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     33290500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst     33290500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     33290500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.210812                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.210812                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.210812                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.210812                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 21450.064433                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 21450.064433                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 21450.064433                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 21450.064433                       # average overall mshr miss latency
system.cpu2.icache.replacements                  1520                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst         5710                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           5710                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         1652                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1652                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst     37732000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     37732000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst         7362                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         7362                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.224396                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.224396                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 22840.193705                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 22840.193705                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          100                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          100                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         1552                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1552                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst     33290500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     33290500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.210812                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.210812                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 21450.064433                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 21450.064433                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED   1717854000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           25.903329                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               6459                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1520                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             4.249342                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        285480000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    25.903329                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.809479                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.809479                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses            16276                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses           16276                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED   1717854000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data         8469                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            8469                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data         8469                       # number of overall hits
system.cpu2.dcache.overall_hits::total           8469                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data         1823                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1823                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data         1823                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1823                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data     42964000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     42964000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data     42964000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     42964000                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data        10292                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        10292                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data        10292                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        10292                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.177128                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.177128                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.177128                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.177128                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 23567.745474                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 23567.745474                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 23567.745474                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 23567.745474                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           69                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    13.800000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks           81                       # number of writebacks
system.cpu2.dcache.writebacks::total               81                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data          831                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          831                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data          831                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          831                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data          992                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          992                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data          992                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          992                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data     13941500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     13941500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data     13941500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     13941500                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.096386                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.096386                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.096386                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.096386                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 14053.931452                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14053.931452                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 14053.931452                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14053.931452                       # average overall mshr miss latency
system.cpu2.dcache.replacements                   183                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data         5692                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           5692                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data         1271                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1271                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data     27032500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     27032500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data         6963                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         6963                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.182536                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.182536                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 21268.686074                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 21268.686074                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data          549                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          549                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data          722                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          722                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data      9491500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      9491500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.103691                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.103691                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 13146.121884                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13146.121884                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data         2777                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          2777                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data          552                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          552                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data     15931500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     15931500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data         3329                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         3329                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.165816                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.165816                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 28861.413043                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 28861.413043                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data          282                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          282                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data          270                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          270                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data      4450000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      4450000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.081105                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.081105                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 16481.481481                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 16481.481481                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          232                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          232                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          132                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          132                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data       625000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       625000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.362637                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.362637                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data  4734.848485                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  4734.848485                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           91                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           91                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           41                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           41                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       245500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       245500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.112637                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.112637                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5987.804878                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5987.804878                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          154                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          154                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          110                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          110                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       578000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       578000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          264                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          264                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.416667                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.416667                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5254.545455                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5254.545455                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          109                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          109                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       477000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       477000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.412879                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.412879                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4376.146789                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4376.146789                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        67000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        67000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        59000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        59000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          123                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            123                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          403                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          403                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      1842000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      1842000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          526                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          526                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.766160                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.766160                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  4570.719603                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  4570.719603                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          403                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          403                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      1439000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      1439000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.766160                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.766160                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  3570.719603                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  3570.719603                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1717854000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           17.794065                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               8797                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             1206                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             7.294362                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        285491500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    17.794065                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.556065                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.556065                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            24122                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           24122                       # Number of data accesses
system.cpu3.numPwrStateTransitions                175                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           88                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    15652681.818182                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   73467202.283020                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           88    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    605695000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             88                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON      340418000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   1377436000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED   1717854000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst         5452                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            5452                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst         5452                       # number of overall hits
system.cpu3.icache.overall_hits::total           5452                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         1606                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1606                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         1606                       # number of overall misses
system.cpu3.icache.overall_misses::total         1606                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst     40222500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     40222500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst     40222500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     40222500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst         7058                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         7058                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst         7058                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         7058                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.227543                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.227543                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.227543                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.227543                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 25045.143213                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 25045.143213                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 25045.143213                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 25045.143213                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         1482                       # number of writebacks
system.cpu3.icache.writebacks::total             1482                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst           92                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst           92                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         1514                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1514                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         1514                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1514                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst     35453500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     35453500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst     35453500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     35453500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.214508                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.214508                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.214508                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.214508                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 23417.107001                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 23417.107001                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 23417.107001                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 23417.107001                       # average overall mshr miss latency
system.cpu3.icache.replacements                  1482                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst         5452                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           5452                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         1606                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1606                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst     40222500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     40222500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst         7058                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         7058                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.227543                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.227543                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 25045.143213                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 25045.143213                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst           92                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           92                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         1514                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1514                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst     35453500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     35453500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.214508                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.214508                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 23417.107001                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 23417.107001                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED   1717854000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           25.860102                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               6154                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1482                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             4.152497                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        288166000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    25.860102                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.808128                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.808128                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            15630                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           15630                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED   1717854000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data         7891                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            7891                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data         7891                       # number of overall hits
system.cpu3.dcache.overall_hits::total           7891                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data         1739                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1739                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data         1739                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1739                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data     40523499                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     40523499                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data     40523499                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     40523499                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data         9630                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         9630                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data         9630                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         9630                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.180582                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.180582                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.180582                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.180582                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 23302.759632                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 23302.759632                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 23302.759632                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 23302.759632                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           70                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           56                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    17.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           56                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks           72                       # number of writebacks
system.cpu3.dcache.writebacks::total               72                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data          788                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          788                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data          788                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          788                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data          951                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          951                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data          951                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          951                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data     12317500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     12317500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data     12317500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     12317500                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.098754                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.098754                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.098754                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.098754                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 12952.155626                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 12952.155626                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 12952.155626                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 12952.155626                       # average overall mshr miss latency
system.cpu3.dcache.replacements                   157                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data         5295                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           5295                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data         1223                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1223                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data     25132000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     25132000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data         6518                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         6518                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.187634                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.187634                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 20549.468520                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 20549.468520                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data          531                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          531                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data          692                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          692                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data      8390000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      8390000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.106168                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.106168                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 12124.277457                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12124.277457                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data         2596                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          2596                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data          516                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          516                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data     15391499                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     15391499                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data         3112                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3112                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.165810                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.165810                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 29828.486434                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 29828.486434                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data          257                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          257                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data          259                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          259                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data      3927500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      3927500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.083226                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.083226                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 15164.092664                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 15164.092664                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          237                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          237                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          128                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          128                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data       610000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       610000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          365                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          365                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.350685                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.350685                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data  4765.625000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  4765.625000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           91                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           91                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           37                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           37                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       147000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       147000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.101370                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.101370                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  3972.972973                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3972.972973                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          153                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          153                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          120                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          120                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       614500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       614500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          273                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          273                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.439560                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.439560                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5120.833333                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5120.833333                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          116                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          116                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       506500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       506500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.424908                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.424908                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  4366.379310                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4366.379310                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        75000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        75000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        67000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        67000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          204                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            204                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          299                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          299                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      1393500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      1393500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          503                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          503                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.594433                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.594433                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  4660.535117                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  4660.535117                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          299                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          299                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      1094500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      1094500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.594433                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.594433                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  3660.535117                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  3660.535117                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1717854000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           16.503847                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               7768                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             1043                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.447747                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        288177500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    16.503847                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.515745                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.515745                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            22612                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           22612                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 44                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           22                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    113886.363636                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   122470.786781                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           22    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value       479000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             22                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON     1715348500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED      2505500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED   1717854000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       116222                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          116222                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       116222                       # number of overall hits
system.cpu0.icache.overall_hits::total         116222                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        62541                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         62541                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        62541                       # number of overall misses
system.cpu0.icache.overall_misses::total        62541                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1388117496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1388117496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1388117496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1388117496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       178763                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       178763                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       178763                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       178763                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.349854                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.349854                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.349854                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.349854                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22195.319806                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22195.319806                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22195.319806                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22195.319806                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2771                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.314815                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        60688                       # number of writebacks
system.cpu0.icache.writebacks::total            60688                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1819                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1819                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1819                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1819                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        60722                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        60722                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        60722                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        60722                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1280753498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1280753498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1280753498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1280753498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.339679                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.339679                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.339679                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.339679                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21092.083561                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21092.083561                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21092.083561                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21092.083561                       # average overall mshr miss latency
system.cpu0.icache.replacements                 60688                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       116222                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         116222                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        62541                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        62541                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1388117496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1388117496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       178763                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       178763                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.349854                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.349854                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22195.319806                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22195.319806                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1819                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1819                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        60722                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        60722                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1280753498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1280753498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.339679                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.339679                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21092.083561                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21092.083561                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED   1717854000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.964625                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             176832                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            60688                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.913789                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.964625                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.998895                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998895                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           418246                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          418246                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED   1717854000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       409057                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          409057                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       409057                       # number of overall hits
system.cpu0.dcache.overall_hits::total         409057                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data        73852                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         73852                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data        73852                       # number of overall misses
system.cpu0.dcache.overall_misses::total        73852                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   1351644136                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1351644136                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   1351644136                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1351644136                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data       482909                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       482909                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data       482909                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       482909                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.152932                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.152932                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.152932                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.152932                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 18302.065428                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 18302.065428                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 18302.065428                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 18302.065428                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        30738                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          130                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1444                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    21.286704                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets           65                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        12870                       # number of writebacks
system.cpu0.dcache.writebacks::total            12870                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        30098                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        30098                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        30098                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        30098                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data        43754                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        43754                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data        43754                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        43754                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data    763002337                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    763002337                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data    763002337                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    763002337                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.090605                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.090605                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.090605                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.090605                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17438.459044                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17438.459044                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17438.459044                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17438.459044                       # average overall mshr miss latency
system.cpu0.dcache.replacements                 43115                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       231509                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         231509                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        48615                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        48615                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    840425500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    840425500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       280124                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       280124                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.173548                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.173548                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 17287.370153                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17287.370153                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        13109                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13109                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        35506                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        35506                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    598487500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    598487500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.126751                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.126751                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16855.953923                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16855.953923                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       177548                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        177548                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        25237                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        25237                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    511218636                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    511218636                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       202785                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       202785                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.124452                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.124452                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 20256.711812                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 20256.711812                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        16989                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        16989                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         8248                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         8248                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    164514837                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    164514837                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040674                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040674                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 19946.027764                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19946.027764                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          456                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          456                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          125                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          125                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1747500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1747500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          581                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          581                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.215146                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.215146                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data        13980                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        13980                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           96                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           96                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       814000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       814000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.049914                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.049914                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 28068.965517                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28068.965517                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          357                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          357                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          153                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          153                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       753000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       753000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          510                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          510                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.300000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.300000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4921.568627                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4921.568627                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          150                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          150                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       605000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       605000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.294118                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.294118                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4033.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4033.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        40000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        40000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        38000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        38000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          398                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            398                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          281                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          281                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      1181000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      1181000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          679                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          679                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.413844                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.413844                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4202.846975                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4202.846975                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          281                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          281                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       900000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       900000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.413844                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.413844                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3202.846975                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3202.846975                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1717854000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.857002                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             453631                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            43789                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.359474                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.857002                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995531                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995531                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1013179                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1013179                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   1717854000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               53327                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               39308                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1222                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                 228                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1340                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                 194                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1287                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                 128                       # number of demand (read+write) hits
system.l2.demand_hits::total                    97034                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              53327                       # number of overall hits
system.l2.overall_hits::.cpu0.data              39308                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1222                       # number of overall hits
system.l2.overall_hits::.cpu1.data                228                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1340                       # number of overall hits
system.l2.overall_hits::.cpu2.data                194                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1287                       # number of overall hits
system.l2.overall_hits::.cpu3.data                128                       # number of overall hits
system.l2.overall_hits::total                   97034                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              7393                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data              3392                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               281                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data                89                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst               212                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data               103                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               227                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data                95                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11792                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             7393                       # number of overall misses
system.l2.overall_misses::.cpu0.data             3392                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              281                       # number of overall misses
system.l2.overall_misses::.cpu1.data               89                       # number of overall misses
system.l2.overall_misses::.cpu2.inst              212                       # number of overall misses
system.l2.overall_misses::.cpu2.data              103                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              227                       # number of overall misses
system.l2.overall_misses::.cpu3.data               95                       # number of overall misses
system.l2.overall_misses::total                 11792                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    619183500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data    272197000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     21565500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data      6613500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst     15140000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data      7207500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     18043500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data      6753000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        966703500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    619183500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data    272197000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     21565500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data      6613500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst     15140000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data      7207500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     18043500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data      6753000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       966703500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           60720                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data           42700                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            1503                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data             317                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            1552                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data             297                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            1514                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data             223                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               108826                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          60720                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data          42700                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           1503                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data            317                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           1552                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data            297                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           1514                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data            223                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              108826                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.121756                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.079438                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.186959                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.280757                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.136598                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.346801                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.149934                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.426009                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.108356                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.121756                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.079438                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.186959                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.280757                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.136598                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.346801                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.149934                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.426009                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.108356                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83752.671446                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 80246.757075                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 76745.551601                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 74308.988764                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 71415.094340                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 69975.728155                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 79486.784141                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 71084.210526                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81979.604817                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83752.671446                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 80246.757075                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 76745.551601                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 74308.988764                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 71415.094340                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 69975.728155                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 79486.784141                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 71084.210526                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81979.604817                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1502                       # number of writebacks
system.l2.writebacks::total                      1502                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             92                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            110                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst             82                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 339                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            92                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           110                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst            82                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                339                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         7381                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data         3392                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          189                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data           79                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data           82                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          145                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data           83                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11453                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         7381                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data         3392                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          189                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data           79                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data           82                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          145                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data           83                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11453                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    544941000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data    238277000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     13553500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data      5385500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst      7456000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data      5048000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     11026500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data      5332000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    831019500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    544941000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data    238277000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     13553500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data      5385500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst      7456000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data      5048000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     11026500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data      5332000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    831019500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.121558                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.079438                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.125749                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.249211                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.065722                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.276094                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.095773                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.372197                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.105241                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.121558                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.079438                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.125749                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.249211                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.065722                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.276094                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.095773                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.372197                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.105241                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73830.239805                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 70246.757075                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71711.640212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 68170.886076                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 73098.039216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 61560.975610                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 76044.827586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 64240.963855                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72559.111150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73830.239805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 70246.757075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71711.640212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 68170.886076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 73098.039216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 61560.975610                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 76044.827586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 64240.963855                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72559.111150                       # average overall mshr miss latency
system.l2.replacements                          12171                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        13088                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13088                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        13088                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13088                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        60200                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            60200                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        60200                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        60200                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          123                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           123                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu0.data              47                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              70                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              42                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  198                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 17                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       360500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       360500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           72                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              215                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.203390                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.027778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.071429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.079070                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 30041.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 21205.882353                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       240500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        41000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        59500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       341000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.203390                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.027778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.071429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.079070                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20041.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 19833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20058.823529                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 37                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             43                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.181818                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.166667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.066667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.139535                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data        20500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       120000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.181818                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.200000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.166667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.066667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.139535                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             6578                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data               28                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data               24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data               18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6648                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           1084                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data             29                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data             28                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data             27                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1168                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     78182500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data      2291000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data      2057000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data      2060500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      84591000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         7662                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data           57                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data           45                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7816                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.141477                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.508772                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.538462                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.600000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.149437                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 72124.077491                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data        79000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 73464.285714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 76314.814815                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72423.801370                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         1084                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data           29                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data           28                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data           27                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1168                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     67342500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data      2001000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data      1777000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data      1790500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     72911000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.141477                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.508772                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.538462                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.600000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.149437                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 62124.077491                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data        69000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 63464.285714                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 66314.814815                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62423.801370                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         53327                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1222                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1340                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1287                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              57176                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         7393                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          281                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst          212                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          227                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8113                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    619183500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     21565500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst     15140000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     18043500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    673932500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        60720                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         1503                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         1552                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         1514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          65289                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.121756                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.186959                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.136598                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.149934                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.124263                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83752.671446                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 76745.551601                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 71415.094340                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 79486.784141                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83068.223838                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           92                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          110                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst           82                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           296                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         7381                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          189                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          102                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          145                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7817                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    544941000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     13553500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst      7456000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     11026500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    576977000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.121558                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.125749                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.065722                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.095773                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.119729                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73830.239805                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71711.640212                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 73098.039216                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 76044.827586                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73810.541128                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        32730                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data          200                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data          170                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data          110                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             33210                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2308                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data           60                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data           75                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data           68                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2511                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    194014500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data      4322500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data      5150500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data      4692500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    208180000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        35038                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data          260                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data          245                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data          178                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         35721                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.065871                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.230769                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.306122                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.382022                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.070295                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84061.741768                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 72041.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 68673.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 69007.352941                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82907.208284                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           21                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           43                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2308                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data           50                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data           54                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data           56                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2468                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    170934500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data      3384500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data      3271000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data      3541500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    181131500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.065871                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.192308                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.220408                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.314607                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.069091                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 74061.741768                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data        67690                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 60574.074074                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 63241.071429                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73392.017828                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 6                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           11                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              17                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           17                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            23                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.647059                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.739130                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       210000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        38000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       322000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.647059                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.739130                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19090.909091                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18941.176471                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1717854000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.124215                       # Cycle average of tags in use
system.l2.tags.total_refs                      208343                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     12177                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.109551                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.934017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      141.419702                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       91.227135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        3.529485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.712749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        1.562478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.300110                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        1.641405                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.797135                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.046617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.552421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.356356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.013787                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.002784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.006103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.005079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.006412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.007020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996579                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1713633                       # Number of tag accesses
system.l2.tags.data_accesses                  1713633                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1717854000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        472320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        216512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         12096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data          4992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst          6528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data          5248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst          9280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data          5248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             732224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       472320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        12096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst         6528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst         9280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        500224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        96128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           96128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           7380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data           3383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            189                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data             78                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data             82                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data             82                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1502                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1502                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        274947696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        126036322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          7041343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data          2905951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          3800090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data          3054974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          5402089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data          3054974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             426243441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    274947696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      7041343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      3800090                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      5402089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        291191219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       55958190                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             55958190                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       55958190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       274947696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       126036322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         7041343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data         2905951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         3800090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data         3054974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         5402089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data         3054974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            482201631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      7380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples      2864.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples        63.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples        68.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001138292500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           78                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           78                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               23114                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1215                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11441                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1502                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11441                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1502                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    569                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   187                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    160211000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   54360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               364061000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14736.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33486.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     6611                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1075                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11441                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1502                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4459                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    173.972640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.803527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   201.389579                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2163     48.51%     48.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1438     32.25%     80.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          350      7.85%     88.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          166      3.72%     92.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          116      2.60%     94.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           57      1.28%     96.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           30      0.67%     96.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           30      0.67%     97.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          109      2.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4459                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           78                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     138.217949                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    108.846868                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    125.247977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31              1      1.28%      1.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            15     19.23%     20.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            21     26.92%     47.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           10     12.82%     60.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           10     12.82%     73.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            7      8.97%     82.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      5.13%     87.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            5      6.41%     93.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      1.28%     94.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      1.28%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      1.28%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      1.28%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      1.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            78                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           78                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.477850                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.879049                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               58     74.36%     74.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.56%     76.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               17     21.79%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            78                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 695808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   36416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   82368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  732224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                96128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       405.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        47.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    426.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     55.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1717837500                       # Total gap between requests
system.mem_ctrls.avgGap                     132723.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       472320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       183296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        12096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data         4032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst         6528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst         9280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data         4352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        82368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 274947696.370005846024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 106700569.431395217776                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 7041343.443622100167                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2347114.481207367033                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 3800090.112430974841                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 2272602.910375386942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 5402088.885318542831                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 2533393.408287316561                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 47948195.830379068851                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         7380                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data         3383                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          189                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data           78                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          102                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data           82                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          145                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data           82                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1502                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    240519500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    103355000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst      5727250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data      2299000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst      3224750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data      1863750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst      5026000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data      2045750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  41594025000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32590.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     30551.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30302.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     29474.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     31615.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     22728.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     34662.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     24948.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27692426.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             10595760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5605215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            27274800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2448180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     135220800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        700043220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         70146240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          951334215                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.792240                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    176396500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     57200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1484257500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             21341460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             11316690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            50351280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            4269960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     135220800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        752217600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         26209920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1000927710                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        582.661687                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     60658000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     57200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1599996000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                181                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           91                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    15195417.582418                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   72287749.829693                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           91    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    605755500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             91                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON      335071000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   1382783000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED   1717854000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst         5258                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            5258                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst         5258                       # number of overall hits
system.cpu1.icache.overall_hits::total           5258                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         1603                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1603                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         1603                       # number of overall misses
system.cpu1.icache.overall_misses::total         1603                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     43110999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     43110999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     43110999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     43110999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst         6861                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         6861                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst         6861                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         6861                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.233639                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.233639                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.233639                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.233639                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 26893.948222                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26893.948222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 26893.948222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26893.948222                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          225                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   112.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         1471                       # number of writebacks
system.cpu1.icache.writebacks::total             1471                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          100                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          100                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          100                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          100                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         1503                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1503                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         1503                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1503                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     38225500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     38225500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     38225500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     38225500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.219064                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.219064                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.219064                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.219064                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25432.801065                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25432.801065                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25432.801065                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25432.801065                       # average overall mshr miss latency
system.cpu1.icache.replacements                  1471                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst         5258                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           5258                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         1603                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1603                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     43110999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     43110999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst         6861                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         6861                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.233639                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.233639                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 26893.948222                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26893.948222                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          100                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          100                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         1503                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1503                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     38225500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     38225500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.219064                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.219064                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25432.801065                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25432.801065                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED   1717854000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           25.948041                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               5876                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1471                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             3.994562                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        282122000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    25.948041                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.810876                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.810876                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            15225                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           15225                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED   1717854000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data         7983                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            7983                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data         7983                       # number of overall hits
system.cpu1.dcache.overall_hits::total           7983                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data         1721                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1721                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data         1721                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1721                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data     34950999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     34950999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data     34950999                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     34950999                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data         9704                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         9704                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data         9704                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         9704                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.177350                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.177350                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.177350                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.177350                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 20308.540965                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 20308.540965                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 20308.540965                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 20308.540965                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks           66                       # number of writebacks
system.cpu1.dcache.writebacks::total               66                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data          741                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          741                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data          741                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          741                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data          980                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          980                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data          980                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          980                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data     13666500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     13666500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data     13666500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     13666500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.100989                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.100989                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.100989                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.100989                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 13945.408163                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13945.408163                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 13945.408163                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13945.408163                       # average overall mshr miss latency
system.cpu1.dcache.replacements                   145                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data         5409                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           5409                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         1126                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1126                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data     17706500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     17706500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data         6535                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         6535                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.172303                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.172303                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 15725.133215                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15725.133215                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          451                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          451                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data          675                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          675                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data      8816500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      8816500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.103290                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.103290                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 13061.481481                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13061.481481                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data         2574                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          2574                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data          595                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          595                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data     17244499                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     17244499                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data         3169                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         3169                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.187756                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.187756                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 28982.351261                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 28982.351261                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data          290                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          290                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data          305                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          305                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data      4850000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      4850000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.096245                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.096245                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 15901.639344                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 15901.639344                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          202                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          202                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          124                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          124                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       668500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       668500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          326                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          326                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.380368                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.380368                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data  5391.129032                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  5391.129032                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           93                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           93                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           31                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           31                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       159000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       159000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.095092                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095092                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5129.032258                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5129.032258                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          157                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          157                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           93                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           93                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       443500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       443500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          250                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          250                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.372000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.372000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4768.817204                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4768.817204                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           93                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           93                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       352500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       352500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.372000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.372000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3790.322581                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3790.322581                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        21500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        21500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        19500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        19500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          102                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            102                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          405                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          405                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      1989500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      1989500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          507                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          507                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.798817                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.798817                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4912.345679                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4912.345679                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          405                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          405                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      1584500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      1584500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.798817                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.798817                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3912.345679                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3912.345679                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1717854000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           16.512824                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               9064                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1168                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.760274                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        282133500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    16.512824                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.516026                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.516026                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            22765                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           22765                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1717854000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            103019                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            6                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        14590                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        65161                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           41180                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             934                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           448                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1382                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           20                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           20                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9533                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9533                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         65290                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        37736                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           23                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           23                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       182128                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       130116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4477                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         2059                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         4624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         2089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         1847                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                331850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      7770048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      3556416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       190336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        24512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       196608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side        24192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       191744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        18880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11972736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           17048                       # Total snoops (count)
system.tol2bus.snoopTraffic                    336320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           126155                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.162047                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.549385                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 113639     90.08%     90.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7126      5.65%     95.73% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2862      2.27%     98.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2519      2.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      9      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             126155                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          189634473                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           2027954                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           2387338                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1788472                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2322363                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          65937948                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          91292567                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           1977939                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           2311843                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 4611462500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 116002                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739076                       # Number of bytes of host memory used
host_op_rate                                   116691                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    22.49                       # Real time elapsed on the host
host_tick_rate                              128640854                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2609295                       # Number of instructions simulated
sim_ops                                       2624815                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002894                       # Number of seconds simulated
sim_ticks                                  2893608500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            68.971234                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                  90273                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups              130885                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect            19689                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted           146885                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21593                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          26716                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            5123                       # Number of indirect misses.
system.cpu0.branchPred.lookups                 211412                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         4413                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2587                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts            13375                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                    164670                       # Number of branches committed
system.cpu0.commit.bw_lim_events                14171                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          11929                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts          50928                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts              829166                       # Number of instructions committed
system.cpu0.commit.committedOps                831722                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples      2043631                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.406982                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.097732                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      1619804     79.26%     79.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       256536     12.55%     91.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        69542      3.40%     95.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        44973      2.20%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        19627      0.96%     98.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         8376      0.41%     98.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         6787      0.33%     99.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         3815      0.19%     99.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        14171      0.69%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      2043631                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      5207                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               41662                       # Number of function calls committed.
system.cpu0.commit.int_insts                   817951                       # Number of committed integer instructions.
system.cpu0.commit.loads                       168021                       # Number of loads committed
system.cpu0.commit.membars                       3872                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         4259      0.51%      0.51% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          503912     60.59%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           5435      0.65%     61.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             620      0.07%     61.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd           128      0.02%     61.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           370      0.04%     61.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1463      0.18%     62.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     62.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     62.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           497      0.06%     62.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          179      0.02%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         169208     20.34%     82.49% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        143081     17.20%     99.69% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         1400      0.17%     99.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1170      0.14%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           831722                       # Class of committed instruction
system.cpu0.commit.refs                        314859                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                     829166                       # Number of Instructions Simulated
system.cpu0.committedOps                       831722                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.816598                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.816598                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles               197025                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 6412                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved               85262                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts                931707                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 1292957                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                   551395                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                 15287                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                10740                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles                 4975                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                     211412                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   141209                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                       681521                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                 8605                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                       1002843                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                  43202                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.037404                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           1358500                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches            111866                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.177429                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples           2061639                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.489606                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.007246                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 1436918     69.70%     69.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  434245     21.06%     90.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  100389      4.87%     95.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   41924      2.03%     97.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   20785      1.01%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13318      0.65%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    5785      0.28%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    2044      0.10%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    6231      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             2061639                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3901                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    3305                       # number of floating regfile writes
system.cpu0.idleCycles                        3590452                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts               13831                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                  170237                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.155455                       # Inst execution rate
system.cpu0.iew.exec_refs                      338510                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    148591                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                   3111                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts               179435                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              8605                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts             8104                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              150868                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts             882647                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts               189919                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             9641                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts               878645                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                     3                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                10731                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                 15287                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                10798                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked         4070                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            4419                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           90                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads        11414                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores         4030                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents            14                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect         6367                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect          7464                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                   322246                       # num instructions consuming a value
system.cpu0.iew.wb_count                       859693                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.825289                       # average fanout of values written-back
system.cpu0.iew.wb_producers                   265946                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.152102                       # insts written-back per cycle
system.cpu0.iew.wb_sent                        862121                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                 1105636                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 566002                       # number of integer regfile writes
system.cpu0.ipc                              0.146701                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.146701                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             6162      0.69%      0.69% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               531662     59.85%     60.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5463      0.62%     61.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  620      0.07%     61.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                129      0.01%     61.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                374      0.04%     61.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1469      0.17%     61.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     61.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     61.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                497      0.06%     61.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               179      0.02%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     61.53% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              193309     21.76%     83.29% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             145839     16.42%     99.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           1408      0.16%     99.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          1174      0.13%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                888285                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   6159                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              11389                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         5222                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              5257                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                      14388                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.016198                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    305      2.12%      2.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      2.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      2.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      2.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      2.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      2.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                  929      6.46%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      8.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                  6962     48.39%     56.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 6192     43.04%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses                890352                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads           3841371                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses       854471                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes           928331                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                    870138                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                   888285                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              12509                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined          50928                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued              162                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           580                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined        19067                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples      2061639                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.430864                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.852749                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            1473164     71.46%     71.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             411006     19.94%     91.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             107843      5.23%     96.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              33851      1.64%     98.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              23453      1.14%     99.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               8052      0.39%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6               3965      0.19%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                262      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                 43      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        2061639                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.157160                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads             3487                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            1132                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads              179435                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             150868                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6038                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2637                       # number of misc regfile writes
system.cpu0.numCycles                         5652091                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      135228                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                  13983                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps               543547                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                    11                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 1310484                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                   470                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.RenameLookups              1113341                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts                900260                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands             590770                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                   538708                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                 42542                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                 15287                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles                46921                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                   47228                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3906                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups         1109435                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        136256                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6078                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                    38900                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5948                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                     2890829                       # The number of ROB reads
system.cpu0.rob.rob_writes                    1783323                       # The number of ROB writes
system.cpu0.timesIdled                          54620                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1903                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            71.673900                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                  34349                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups               47924                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect             6157                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted            39835                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              8334                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           9068                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             734                       # Number of indirect misses.
system.cpu1.branchPred.lookups                  64282                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          991                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          2582                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts             3783                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                     47336                       # Number of branches committed
system.cpu1.commit.bw_lim_events                 3694                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          11581                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts          11839                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts              211895                       # Number of instructions committed
system.cpu1.commit.committedOps                215469                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples       520423                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.414027                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.127293                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       409857     78.75%     78.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        69165     13.29%     92.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        18569      3.57%     95.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         9898      1.90%     97.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         3053      0.59%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1210      0.23%     98.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         3181      0.61%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         1796      0.35%     99.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         3694      0.71%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       520423                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                     10958                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               14590                       # Number of function calls committed.
system.cpu1.commit.int_insts                   200815                       # Number of committed integer instructions.
system.cpu1.commit.loads                        41444                       # Number of loads committed
system.cpu1.commit.membars                       5218                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         5218      2.42%      2.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          133705     62.05%     64.47% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            196      0.09%     64.57% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             256      0.12%     64.68% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd          3342      1.55%     66.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt          1736      0.81%     67.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult          408      0.19%     67.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     67.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv           448      0.21%     67.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc          476      0.22%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     67.66% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          40802     18.94%     86.60% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         24334     11.29%     97.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead         3224      1.50%     99.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         1324      0.61%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           215469                       # Class of committed instruction
system.cpu1.commit.refs                         69684                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                     211895                       # Number of Instructions Simulated
system.cpu1.committedOps                       215469                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.374959                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.374959                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles               113417                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 2379                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved               26440                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts                244573                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                  250706                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                   154822                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                  5286                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 5436                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                 1758                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                      64282                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                    46644                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                       226635                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                 3229                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                        282859                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                  15320                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.089888                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            291694                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches             42683                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.395531                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples            525989                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.555742                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.952198                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  327737     62.31%     62.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  144762     27.52%     89.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   32452      6.17%     96.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   13117      2.49%     98.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                    1628      0.31%     98.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    2781      0.53%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2315      0.44%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     586      0.11%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     611      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              525989                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    11332                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                    9630                       # number of floating regfile writes
system.cpu1.idleCycles                         189148                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                4234                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                   48535                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.312144                       # Inst execution rate
system.cpu1.iew.exec_refs                       70912                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                     28529                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                  12562                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts                43538                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              6898                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts             3310                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts               28908                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts             227299                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts                42383                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             1539                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts               223226                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                   135                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                   70                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                  5286                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                  327                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             157                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads         2094                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores          668                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect          697                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect          3537                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                    77000                       # num instructions consuming a value
system.cpu1.iew.wb_count                       221210                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.846169                       # average fanout of values written-back
system.cpu1.iew.wb_producers                    65155                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.309325                       # insts written-back per cycle
system.cpu1.iew.wb_sent                        222772                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                  252120                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 145066                       # number of integer regfile writes
system.cpu1.ipc                              0.296300                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.296300                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             6720      2.99%      2.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               139644     62.13%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 198      0.09%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  258      0.11%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd               3367      1.50%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt               1786      0.79%     67.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult               412      0.18%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                448      0.20%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc               479      0.21%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     68.21% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               42077     18.72%     86.93% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              24740     11.01%     97.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead           3307      1.47%     99.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          1329      0.59%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                224765                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                  12521                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads              23649                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses        11068                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes             12386                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                       2536                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.011283                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                    555     21.88%     21.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      8      0.32%     22.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                 1344     53.00%     75.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   5      0.20%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     75.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   538     21.21%     96.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   42      1.66%     98.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead               44      1.74%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses                208060                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads            954406                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses       210142                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes           226744                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                    215111                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                   224765                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              12188                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined          11830                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedNonSpecRemoved           607                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined         3903                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples       525989                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.427319                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.796931                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             363159     69.04%     69.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             122848     23.36%     92.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              28541      5.43%     97.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               6321      1.20%     99.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               2099      0.40%     99.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5               1059      0.20%     99.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               1649      0.31%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                217      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                 96      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         525989                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.314296                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads             1517                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             518                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads               43538                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              28908                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                  12660                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                  6410                       # number of misc regfile writes
system.cpu1.numCycles                          715137                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     4975568                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                  13639                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps               147071                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                   963                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                  257014                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                   259                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenameLookups               255847                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts                234719                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands             160382                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                   150145                       # Number of cycles rename is running
system.cpu1.rename.SquashCycles                  5286                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles                 3681                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                   13311                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            12821                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups          243026                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         96224                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              4382                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                    12762                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          4337                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                      734465                       # The number of ROB reads
system.cpu1.rob.rob_writes                     460182                       # The number of ROB writes
system.cpu1.timesIdled                           7797                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            66.830619                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                  34512                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups               51641                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect             6352                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted            39474                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              8246                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           8882                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             636                       # Number of indirect misses.
system.cpu2.branchPred.lookups                  64161                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          949                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          2563                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts             3870                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                     45342                       # Number of branches committed
system.cpu2.commit.bw_lim_events                 2879                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          11446                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts          14614                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts              200682                       # Number of instructions committed
system.cpu2.commit.committedOps                204243                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples       507771                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.402234                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.083583                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0       399863     78.75%     78.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        68394     13.47%     92.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        17976      3.54%     95.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         9801      1.93%     97.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4         3025      0.60%     98.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         1235      0.24%     98.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         2999      0.59%     99.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         1599      0.31%     99.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         2879      0.57%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total       507771                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                      8415                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               14355                       # Number of function calls committed.
system.cpu2.commit.int_insts                   191072                       # Number of committed integer instructions.
system.cpu2.commit.loads                        39050                       # Number of loads committed
system.cpu2.commit.membars                       5205                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         5205      2.55%      2.55% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu          127256     62.31%     64.85% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            178      0.09%     64.94% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             256      0.13%     65.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd          2487      1.22%     66.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt          1372      0.67%     66.96% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult          300      0.15%     67.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     67.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv           336      0.16%     67.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc          350      0.17%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     67.44% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead          39113     19.15%     86.59% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         23820     11.66%     98.25% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead         2500      1.22%     99.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite         1070      0.52%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total           204243                       # Class of committed instruction
system.cpu2.commit.refs                         66503                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                     200682                       # Number of Instructions Simulated
system.cpu2.committedOps                       204243                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.499113                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.499113                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles               108040                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 2485                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved               25970                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts                236050                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                  246192                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                   152423                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                  5355                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 6189                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles                 1570                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                      64161                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                    47122                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                       223950                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                 3039                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                        278200                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                  15674                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.091370                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            281793                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches             42758                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.396178                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples            513580                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.560931                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.949860                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                  317123     61.75%     61.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  143996     28.04%     89.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                   32133      6.26%     96.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   12656      2.46%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                    1635      0.32%     98.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    2768      0.54%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                    2070      0.40%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     539      0.10%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     660      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total              513580                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                     8534                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                    7330                       # number of floating regfile writes
system.cpu2.idleCycles                         188629                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts                4258                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                   46897                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.304862                       # Inst execution rate
system.cpu2.iew.exec_refs                       68700                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                     28376                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                  10994                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                41689                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              6835                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts             3171                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts               29071                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts             218850                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                40324                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             1682                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts               214077                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                   113                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                  5355                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                  225                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads              80                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads         2639                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores         1618                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect          574                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect          3684                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                    71578                       # num instructions consuming a value
system.cpu2.iew.wb_count                       211841                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.840007                       # average fanout of values written-back
system.cpu2.iew.wb_producers                    60126                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.301678                       # insts written-back per cycle
system.cpu2.iew.wb_sent                        213396                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                  242498                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 139850                       # number of integer regfile writes
system.cpu2.ipc                              0.285787                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.285787                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             6689      3.10%      3.10% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               134196     62.20%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 178      0.08%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  258      0.12%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd               2507      1.16%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt               1424      0.66%     67.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult               303      0.14%     67.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     67.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                336      0.16%     67.62% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc               353      0.16%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     67.78% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead               40747     18.89%     86.67% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              25115     11.64%     98.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead           2579      1.20%     99.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite          1074      0.50%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                215759                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                   8822                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads              17398                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses         8510                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes             10009                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                       1293                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005993                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                    532     41.14%     41.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     41.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      8      0.62%     41.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     41.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     41.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     41.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     41.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     41.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                  214     16.55%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     58.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                   474     36.66%     94.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   33      2.55%     97.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead               32      2.47%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                201541                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads            928993                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses       203331                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes           223449                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                    206731                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                   215759                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              12119                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined          14607                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedNonSpecRemoved           673                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined         5297                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples       513580                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.420108                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.775548                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0             354403     69.01%     69.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             121826     23.72%     92.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              27188      5.29%     98.02% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3               5779      1.13%     99.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4               1712      0.33%     99.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                924      0.18%     99.66% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6               1537      0.30%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                158      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                 53      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total         513580                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.307258                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads             1468                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             415                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads               41689                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores              29071                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   9874                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                  4845                       # number of misc regfile writes
system.cpu2.numCycles                          702209                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                     4988859                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                  11447                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps               138383                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                   758                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                  252366                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                    63                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenameLookups               244247                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts                225540                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands             153104                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                   147760                       # Number of cycles rename is running
system.cpu2.rename.SquashCycles                  5355                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles                 3084                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                   14721                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups            10177                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups          234070                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         93568                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              4356                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                    12024                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          4331                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                      714622                       # The number of ROB reads
system.cpu2.rob.rob_writes                     443523                       # The number of ROB writes
system.cpu2.timesIdled                           7439                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            74.736142                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                  33706                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups               45100                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect             6732                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted            40284                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              8089                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups           8767                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses             678                       # Number of indirect misses.
system.cpu3.branchPred.lookups                  64212                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1083                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          2254                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts             4093                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                     48217                       # Number of branches committed
system.cpu3.commit.bw_lim_events                 4485                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          10893                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts          11744                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts              221029                       # Number of instructions committed
system.cpu3.commit.committedOps                224348                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples       523916                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.428214                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.174387                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0       412788     78.79%     78.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        68216     13.02%     91.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        18646      3.56%     95.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         9958      1.90%     97.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4         3110      0.59%     97.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         1485      0.28%     98.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         3375      0.64%     98.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         1853      0.35%     99.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         4485      0.86%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total       523916                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                     14883                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               14522                       # Number of function calls committed.
system.cpu3.commit.int_insts                   208017                       # Number of committed integer instructions.
system.cpu3.commit.loads                        44456                       # Number of loads committed
system.cpu3.commit.membars                       4967                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         4967      2.21%      2.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu          136350     60.78%     62.99% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            234      0.10%     63.09% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             256      0.11%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd          5147      2.29%     65.50% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     65.50% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt          2156      0.96%     66.46% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult          636      0.28%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv           336      0.15%     66.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc          742      0.33%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     67.23% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead          42306     18.86%     86.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         25352     11.30%     97.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead         4404      1.96%     99.35% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite         1462      0.65%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total           224348                       # Class of committed instruction
system.cpu3.commit.refs                         73524                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                     221029                       # Number of Instructions Simulated
system.cpu3.committedOps                       224348                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.357387                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.357387                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles               109502                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 2639                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved               26644                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts                251861                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  257056                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                   155748                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                  5356                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 5709                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles                 2026                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                      64212                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                    46940                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                       224589                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 3350                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                        280669                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                  15990                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.086530                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            297104                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches             41795                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.378219                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples            529688                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.543552                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.963805                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                  335288     63.30%     63.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  143685     27.13%     90.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                   29467      5.56%     95.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   12882      2.43%     98.42% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                    1607      0.30%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    2564      0.48%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                    2575      0.49%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    1010      0.19%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     610      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total              529688                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                    16119                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                   13446                       # number of floating regfile writes
system.cpu3.idleCycles                         212392                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts                4650                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                   49732                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.312623                       # Inst execution rate
system.cpu3.iew.exec_refs                       74854                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                     29391                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                  20707                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                46943                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              6197                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts             4031                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts               29699                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts             236085                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                45463                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             1564                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts               231991                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                   166                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    6                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                  5356                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                  378                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             163                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads         2487                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores          631                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect          679                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect          3971                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                    88040                       # num instructions consuming a value
system.cpu3.iew.wb_count                       230272                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.836597                       # average fanout of values written-back
system.cpu3.iew.wb_producers                    73654                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.310306                       # insts written-back per cycle
system.cpu3.iew.wb_sent                        231619                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                  260892                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 147939                       # number of integer regfile writes
system.cpu3.ipc                              0.297851                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.297851                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             6229      2.67%      2.67% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu               142109     60.85%     63.51% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 234      0.10%     63.61% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  256      0.11%     63.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd               5177      2.22%     65.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt               2221      0.95%     66.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult               642      0.27%     67.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     67.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                336      0.14%     67.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc               745      0.32%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     67.63% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead               43898     18.80%     86.42% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              25743     11.02%     97.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead           4500      1.93%     99.37% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite          1465      0.63%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                233555                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                  16398                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads              31484                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses        15016                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes             16723                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                       2636                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.011286                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                    599     22.72%     22.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     22.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     22.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                 1232     46.74%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     69.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                   655     24.85%     94.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   70      2.66%     96.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead               80      3.03%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                213564                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads            967951                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses       215256                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes           231100                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                    224887                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                   233555                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              11198                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined          11737                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued                1                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           305                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined         4502                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples       529688                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.440929                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.832158                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0             365217     68.95%     68.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             121702     22.98%     91.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2              29153      5.50%     97.43% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3               7297      1.38%     98.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4               2799      0.53%     99.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5               1285      0.24%     99.58% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6               1761      0.33%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                323      0.06%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                151      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total         529688                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.314730                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads             2286                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             980                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads               46943                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores              29699                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                  16859                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                  9017                       # number of misc regfile writes
system.cpu3.numCycles                          742080                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                     4948946                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                  21558                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps               154264                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                  1573                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  263002                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                   241                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenameLookups               273594                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts                244182                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands             168240                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                   151706                       # Number of cycles rename is running
system.cpu3.rename.SquashCycles                  5356                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles                 4472                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                   13976                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups            18164                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups          255430                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         83594                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              4004                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                    12787                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          3967                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                      747216                       # The number of ROB reads
system.cpu3.rob.rob_writes                     477956                       # The number of ROB writes
system.cpu3.timesIdled                           7629                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        51956                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         89522                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        86004                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         3779                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       112038                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5283                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       278278                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           9062                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2893608500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              36934                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4215                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33339                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             6677                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3868                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4487                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3737                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         36936                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       130193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 130193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2872704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2872704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            10835                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             51968                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   51968    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               51968                       # Request fanout histogram
system.membus.respLayer1.occupancy          215955500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           107142505                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1564                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          783                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3247630.906769                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   7189239.348073                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          783    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         6500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     49559000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            783                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON      350713500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   2542895000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED   2893608500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst        35474                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           35474                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst        35474                       # number of overall hits
system.cpu2.icache.overall_hits::total          35474                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        11648                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         11648                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        11648                       # number of overall misses
system.cpu2.icache.overall_misses::total        11648                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    265864000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    265864000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    265864000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    265864000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst        47122                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        47122                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst        47122                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        47122                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.247188                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.247188                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.247188                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.247188                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 22824.862637                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 22824.862637                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 22824.862637                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 22824.862637                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        11226                       # number of writebacks
system.cpu2.icache.writebacks::total            11226                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          422                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          422                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          422                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          422                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        11226                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        11226                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        11226                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        11226                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    248169000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    248169000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    248169000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    248169000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.238233                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.238233                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.238233                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.238233                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 22106.627472                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 22106.627472                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 22106.627472                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 22106.627472                       # average overall mshr miss latency
system.cpu2.icache.replacements                 11226                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst        35474                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          35474                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        11648                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        11648                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    265864000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    265864000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst        47122                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        47122                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.247188                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.247188                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 22824.862637                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 22824.862637                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          422                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          422                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        11226                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        11226                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    248169000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    248169000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.238233                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.238233                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 22106.627472                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 22106.627472                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED   2893608500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              47503                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            11258                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             4.219488                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           105470                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          105470                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED   2893608500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data        49361                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           49361                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data        49361                       # number of overall hits
system.cpu2.dcache.overall_hits::total          49361                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data        10887                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10887                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data        10887                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10887                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data    175338000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    175338000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data    175338000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    175338000                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data        60248                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        60248                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data        60248                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        60248                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.180703                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.180703                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.180703                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.180703                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 16105.263158                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 16105.263158                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 16105.263158                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 16105.263158                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           36                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     7.200000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks          193                       # number of writebacks
system.cpu2.dcache.writebacks::total              193                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data         4101                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         4101                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data         4101                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         4101                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data         6786                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         6786                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data         6786                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         6786                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data     78828500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     78828500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data     78828500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     78828500                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.112634                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.112634                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.112634                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.112634                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 11616.342470                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 11616.342470                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 11616.342470                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 11616.342470                       # average overall mshr miss latency
system.cpu2.dcache.replacements                   950                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data        28732                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          28732                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data         8820                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         8820                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data    153913500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    153913500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data        37552                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        37552                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.234874                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.234874                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 17450.510204                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 17450.510204                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data         3270                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3270                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data         5550                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5550                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data     68767000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     68767000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.147795                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.147795                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 12390.450450                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 12390.450450                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data        20629                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         20629                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data         2067                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2067                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data     21424500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     21424500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data        22696                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        22696                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.091073                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.091073                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 10365.021771                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 10365.021771                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data          831                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          831                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data         1236                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         1236                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data     10061500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     10061500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.054459                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.054459                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data  8140.372168                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  8140.372168                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         2063                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2063                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          612                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          612                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      3370000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      3370000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         2675                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2675                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.228785                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.228785                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data  5506.535948                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  5506.535948                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          330                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          330                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          282                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          282                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1481500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1481500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.105421                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.105421                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5253.546099                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5253.546099                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1127                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1127                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          900                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          900                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      4012500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      4012500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         2027                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2027                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.444006                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.444006                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  4458.333333                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4458.333333                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          886                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          886                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      3166500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      3166500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.437099                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.437099                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  3573.927765                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3573.927765                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       326000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       326000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       286000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       286000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          789                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            789                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1774                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1774                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      9219000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      9219000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         2563                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         2563                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.692158                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.692158                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  5196.730552                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  5196.730552                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1774                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1774                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      7445000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      7445000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.692158                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.692158                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  4196.730552                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  4196.730552                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2893608500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           20.127250                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              65630                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             7219                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.091287                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    20.127250                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.628977                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.628977                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           17                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.531250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           142221                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          142221                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1246                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          624                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4043076.923077                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   7835102.209168                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          624    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     49391500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            624                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON      370728500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   2522880000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED   2893608500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst        34607                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           34607                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst        34607                       # number of overall hits
system.cpu3.icache.overall_hits::total          34607                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        12333                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         12333                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        12333                       # number of overall misses
system.cpu3.icache.overall_misses::total        12333                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    290447500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    290447500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    290447500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    290447500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst        46940                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        46940                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst        46940                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        46940                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.262740                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.262740                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.262740                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.262740                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 23550.433796                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 23550.433796                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 23550.433796                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 23550.433796                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        11861                       # number of writebacks
system.cpu3.icache.writebacks::total            11861                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          472                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          472                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          472                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          472                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        11861                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        11861                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        11861                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        11861                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    270415500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    270415500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    270415500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    270415500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.252684                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.252684                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.252684                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.252684                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 22798.710058                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 22798.710058                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 22798.710058                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 22798.710058                       # average overall mshr miss latency
system.cpu3.icache.replacements                 11861                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst        34607                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          34607                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        12333                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        12333                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    290447500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    290447500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst        46940                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        46940                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.262740                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.262740                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 23550.433796                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 23550.433796                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          472                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          472                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        11861                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        11861                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    270415500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    270415500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.252684                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.252684                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 22798.710058                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 22798.710058                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED   2893608500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              47280                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            11893                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             3.975448                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           105741                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          105741                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED   2893608500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data        54723                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           54723                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data        54723                       # number of overall hits
system.cpu3.dcache.overall_hits::total          54723                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data        12379                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12379                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data        12379                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12379                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data    221814000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    221814000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data    221814000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    221814000                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data        67102                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        67102                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data        67102                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        67102                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.184480                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.184480                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.184480                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.184480                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 17918.571775                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 17918.571775                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 17918.571775                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 17918.571775                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks          312                       # number of writebacks
system.cpu3.dcache.writebacks::total              312                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data         4990                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         4990                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data         4990                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         4990                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data         7389                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         7389                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data         7389                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         7389                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data     88636000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     88636000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data     88636000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     88636000                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.110116                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.110116                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.110116                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.110116                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 11995.669238                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 11995.669238                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 11995.669238                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 11995.669238                       # average overall mshr miss latency
system.cpu3.dcache.replacements                  1055                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data        32874                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          32874                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data         9824                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         9824                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data    190270000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    190270000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data        42698                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        42698                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.230081                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.230081                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 19367.874593                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 19367.874593                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data         4089                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         4089                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data         5735                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5735                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data     75169500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     75169500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.134315                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.134315                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 13107.149085                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 13107.149085                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data        21849                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         21849                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data         2555                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2555                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data     31544000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     31544000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data        24404                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        24404                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.104696                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.104696                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 12345.988258                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 12345.988258                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data          901                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          901                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data         1654                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         1654                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data     13466500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     13466500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.067776                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.067776                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data  8141.777509                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  8141.777509                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         1736                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1736                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          847                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          847                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      3618500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      3618500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         2583                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2583                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.327913                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.327913                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data  4272.136954                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  4272.136954                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          750                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          750                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           97                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           97                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       511500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       511500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.037553                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.037553                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  5273.195876                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5273.195876                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1231                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1231                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1112                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1112                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      5749000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      5749000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         2343                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2343                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.474605                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.474605                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5169.964029                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5169.964029                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1112                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1112                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      4668000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      4668000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.474605                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.474605                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  4197.841727                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4197.841727                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       259000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       259000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       228000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       228000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          939                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            939                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1315                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1315                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      6622000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      6622000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         2254                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         2254                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.583407                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.583407                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  5035.741445                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  5035.741445                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1314                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1314                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      5307000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      5307000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.582964                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.582964                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  4038.812785                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  4038.812785                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2893608500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           21.963581                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              71519                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             7024                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.182090                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    21.963581                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.686362                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.686362                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           155561                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          155561                       # Number of data accesses
system.cpu0.numPwrStateTransitions                530                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          265                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    255647.169811                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   142662.377719                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          265    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value       752000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            265                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON     2825862000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED     67746500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED   2893608500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst        82132                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           82132                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst        82132                       # number of overall hits
system.cpu0.icache.overall_hits::total          82132                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        59077                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         59077                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        59077                       # number of overall misses
system.cpu0.icache.overall_misses::total        59077                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   2749730998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   2749730998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   2749730998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   2749730998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       141209                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       141209                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       141209                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       141209                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.418366                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.418366                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.418366                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.418366                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 46544.865142                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46544.865142                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 46544.865142                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46544.865142                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1155                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    64.166667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        56499                       # number of writebacks
system.cpu0.icache.writebacks::total            56499                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         2578                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2578                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         2578                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2578                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        56499                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        56499                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        56499                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        56499                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   2594203999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2594203999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   2594203999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2594203999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.400109                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.400109                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.400109                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.400109                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 45915.927698                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45915.927698                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 45915.927698                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45915.927698                       # average overall mshr miss latency
system.cpu0.icache.replacements                 56499                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst        82132                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          82132                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        59077                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        59077                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   2749730998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   2749730998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       141209                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       141209                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.418366                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.418366                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 46544.865142                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46544.865142                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         2578                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2578                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        56499                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        56499                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   2594203999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2594203999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.400109                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.400109                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 45915.927698                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45915.927698                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED   2893608500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             138741                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            56531                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.454246                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           338917                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          338917                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED   2893608500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       245556                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          245556                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       245556                       # number of overall hits
system.cpu0.dcache.overall_hits::total         245556                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data        63452                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         63452                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data        63452                       # number of overall misses
system.cpu0.dcache.overall_misses::total        63452                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   1593404098                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1593404098                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   1593404098                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1593404098                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data       309008                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       309008                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data       309008                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       309008                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.205341                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.205341                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.205341                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.205341                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25111.960190                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25111.960190                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25111.960190                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25111.960190                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        65383                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             4321                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    15.131451                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        17660                       # number of writebacks
system.cpu0.dcache.writebacks::total            17660                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        30679                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        30679                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        30679                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        30679                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data        32773                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32773                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data        32773                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32773                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data    878700201                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    878700201                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data    878700201                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    878700201                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.106059                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.106059                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.106059                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.106059                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 26811.710890                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26811.710890                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 26811.710890                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26811.710890                       # average overall mshr miss latency
system.cpu0.dcache.replacements                 27869                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       138492                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         138492                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        29445                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        29445                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    868255000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    868255000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       167937                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       167937                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.175334                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.175334                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 29487.349295                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29487.349295                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        10749                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10749                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        18696                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        18696                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    577121000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    577121000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.111327                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.111327                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 30868.688490                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30868.688490                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       107064                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        107064                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        34007                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        34007                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    725149098                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    725149098                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       141071                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       141071                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.241063                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.241063                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 21323.524510                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 21323.524510                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        19930                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        19930                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        14077                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        14077                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    301579201                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    301579201                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.099787                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.099787                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 21423.542019                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21423.542019                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2639                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2639                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          969                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          969                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7085500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7085500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.268570                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.268570                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7312.177503                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7312.177503                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          893                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          893                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           76                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           76                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       439500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       439500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.021064                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.021064                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  5782.894737                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5782.894737                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1868                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1868                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1302                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1302                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      5340500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      5340500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.410726                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.410726                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4101.766513                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4101.766513                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1275                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1275                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      4075500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      4075500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.402208                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.402208                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3196.470588                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3196.470588                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        86500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        86500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        76500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        76500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1489                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1489                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         1098                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         1098                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      4556000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      4556000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2587                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2587                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.424430                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.424430                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4149.362477                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4149.362477                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         1098                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         1098                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      3458000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      3458000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.424430                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.424430                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3149.362477                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3149.362477                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2893608500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.468016                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             289488                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            31563                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.171752                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.468016                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.983376                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.983376                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           668277                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          668277                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   2893608500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               28595                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               14818                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               10239                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                1425                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                9696                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                1481                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               10143                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                1578                       # number of demand (read+write) hits
system.l2.demand_hits::total                    77975                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              28595                       # number of overall hits
system.l2.overall_hits::.cpu0.data              14818                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              10239                       # number of overall hits
system.l2.overall_hits::.cpu1.data               1425                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               9696                       # number of overall hits
system.l2.overall_hits::.cpu2.data               1481                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              10143                       # number of overall hits
system.l2.overall_hits::.cpu3.data               1578                       # number of overall hits
system.l2.overall_hits::total                   77975                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             27905                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data              8898                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1571                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data               444                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1530                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data               444                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1718                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data               544                       # number of demand (read+write) misses
system.l2.demand_misses::total                  43054                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            27905                       # number of overall misses
system.l2.overall_misses::.cpu0.data             8898                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1571                       # number of overall misses
system.l2.overall_misses::.cpu1.data              444                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1530                       # number of overall misses
system.l2.overall_misses::.cpu2.data              444                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1718                       # number of overall misses
system.l2.overall_misses::.cpu3.data              544                       # number of overall misses
system.l2.overall_misses::total                 43054                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2190207500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data    636701500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    117574000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data     31492500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    118152500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data     36079000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    135534000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data     43504500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3309245500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2190207500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data    636701500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    117574000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data     31492500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    118152500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data     36079000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    135534000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data     43504500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3309245500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           56500                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data           23716                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11810                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data            1869                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           11226                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data            1925                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           11861                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data            2122                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               121029                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          56500                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data          23716                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11810                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data           1869                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          11226                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data           1925                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          11861                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data           2122                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              121029                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.493894                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.375190                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.133023                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.237560                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.136291                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.230649                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.144844                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.256362                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.355733                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.493894                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.375190                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.133023                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.237560                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.136291                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.230649                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.144844                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.256362                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.355733                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 78487.994983                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 71555.574286                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 74840.229153                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 70929.054054                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 77223.856209                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 81259.009009                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 78890.570431                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 79971.507353                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76862.672458                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 78487.994983                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 71555.574286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 74840.229153                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 70929.054054                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 77223.856209                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 81259.009009                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 78890.570431                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 79971.507353                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76862.672458                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                4215                       # number of writebacks
system.l2.writebacks::total                      4215                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            691                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            167                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            695                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            100                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            413                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2134                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           691                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           167                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           695                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           100                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           413                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2134                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        27878                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data         8897                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          880                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data          277                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          835                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data          344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1305                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data          504                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             40920                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        27878                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data         8897                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          880                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data          277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          835                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data          344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1305                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data          504                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40920                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1910496500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data    547728000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     63739500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data     19424000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     61757001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data     23876500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     96569000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data     34944000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2758534501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1910496500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data    547728000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     63739500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data     19424000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     61757001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data     23876500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     96569000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data     34944000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2758534501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.493416                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.375148                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.074513                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.148208                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.074381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.178701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.110024                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.237512                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.338101                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.493416                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.375148                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.074513                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.148208                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.074381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.178701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.110024                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.237512                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.338101                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 68530.615539                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 61563.223559                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 72431.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 70122.743682                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 73960.480240                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 69408.430233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 73999.233716                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 69333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67412.866593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 68530.615539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 61563.223559                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 72431.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 70122.743682                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 73960.480240                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 69408.430233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 73999.233716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 69333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67412.866593                       # average overall mshr miss latency
system.l2.replacements                          45930                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        18380                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            18380                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        18380                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        18380                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        53735                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            53735                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        53735                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        53735                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          409                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           409                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu0.data             556                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             228                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             232                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             281                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1297                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            58                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            89                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                206                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       606000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      1493500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2099500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          576                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          286                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          271                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          370                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1503                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.034722                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.202797                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.143911                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.240541                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.137059                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data        30300                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 16780.898876                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10191.747573                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           58                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           89                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           206                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       406000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1125000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       781500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      1740500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      4053000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.034722                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.202797                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.143911                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.240541                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.137059                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19396.551724                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20038.461538                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 19556.179775                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19674.757282                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            48                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           132                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                212                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           50                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          132                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            218                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.230769                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.043478                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.040000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.027523                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        60500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        39500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       119500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.230769                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.043478                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.040000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.027523                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19916.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             5586                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data               10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data               26                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data               12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5634                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           3834                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data             40                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3985                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    195393500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data      2046500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data      2528500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data      2882000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     202850500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         9420                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data           50                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data           81                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data           68                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9619                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.407006                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.679012                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.823529                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.414284                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 50963.354199                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 51162.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 45972.727273                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 51464.285714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 50903.513174                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         3834                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data           40                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3985                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    157053500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data      1646500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data      1978500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data      2322000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    163000500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.407006                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.679012                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.823529                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.414284                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 40963.354199                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 41162.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 35972.727273                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 41464.285714                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40903.513174                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         28595                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         10239                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          9696                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         10143                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              58673                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        27905                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1571                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1530                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1718                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            32724                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2190207500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    117574000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    118152500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    135534000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2561468000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        56500                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11810                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        11226                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        11861                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          91397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.493894                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.133023                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.136291                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.144844                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.358042                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 78487.994983                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 74840.229153                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 77223.856209                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 78890.570431                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78274.905268                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           27                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          691                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          695                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          413                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1826                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        27878                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          880                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          835                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1305                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        30898                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1910496500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     63739500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     61757001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     96569000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2132562001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.493416                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.074513                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.074381                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.110024                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.338064                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 68530.615539                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 72431.250000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 73960.480240                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 73999.233716                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69019.418765                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         9232                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         1415                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data         1455                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data         1566                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13668                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         5064                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data          404                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data          389                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data          488                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6345                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    441308000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data     29446000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data     33550500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data     40622500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    544927000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        14296                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         1819                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data         1844                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data         2054                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20013                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.354225                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.222100                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.210954                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.237585                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.317044                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87146.129542                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 72886.138614                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 86248.071979                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 83242.827869                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85882.899921                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          167                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          100                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           40                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          308                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         5063                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data          237                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data          289                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data          448                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6037                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    390674500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data     17777500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data     21898000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data     32622000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    462972000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.354155                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.130291                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.156725                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.218111                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.301654                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 77162.650602                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 75010.548523                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 75771.626298                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 72816.964286                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76689.083982                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   2893608500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                      206226                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46186                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.465119                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.711405                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      147.661527                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       61.374972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        3.725084                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.122984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        3.569539                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.902442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        6.453674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.478373                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.108248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.576803                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.239746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.014551                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.013944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.007431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.025210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.009681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          178                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1686690                       # Number of tag accesses
system.l2.tags.data_accesses                  1686690                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2893608500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1784192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        554048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         56320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data         17472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         53440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data         21824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         83520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data         32192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2603008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1784192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        56320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        53440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        83520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1977472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       269760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          269760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          27878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data           8657                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data            273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data            341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data            503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               40672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4215                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               4215                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        616597580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        191473034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         19463587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data          6038135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         18468290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data          7542140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         28863614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         11125209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             899571590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    616597580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     19463587                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     18468290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     28863614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        683393071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       93226157                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             93226157                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       93226157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       616597580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       191473034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        19463587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data         6038135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        18468290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data         7542140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        28863614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        11125209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            992797747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2777.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     27879.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples      5650.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       880.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples       245.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples       283.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples       389.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000300980250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          170                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          170                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               78660                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2614                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       40673                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       4215                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40673                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4215                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3207                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1438                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    401552250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  187330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1104039750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10717.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29467.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    27413                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2216                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40673                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4215                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   29571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10628                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    242.547234                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.242706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   269.020827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4368     41.10%     41.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3047     28.67%     69.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          897      8.44%     78.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          761      7.16%     85.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          348      3.27%     88.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          284      2.67%     91.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          160      1.51%     92.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          146      1.37%     94.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          617      5.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10628                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          170                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     220.723529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    209.054826                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     72.374519                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             3      1.76%      1.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            8      4.71%      6.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           30     17.65%     24.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           26     15.29%     39.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           17     10.00%     49.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           29     17.06%     66.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           26     15.29%     81.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           24     14.12%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            3      1.76%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      1.18%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      1.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           170                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          170                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.358824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.342204                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.758041                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              138     81.18%     81.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      1.76%     82.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               29     17.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           170                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2397824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  205248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  177984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2603072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               269760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       828.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        61.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    899.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     93.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2893601500                       # Total gap between requests
system.mem_ctrls.avgGap                      64462.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1784256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       361600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        56320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data        15680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        53440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data        18112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        83520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data        24896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       177984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 616619698.207273006439                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 124965073.886118322611                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 19463586.729165330529                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 5418839.487097166479                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 18468289.680514831096                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 6259312.550402033143                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 28863614.410864498466                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 8603790.042778765783                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 61509357.606600895524                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        27879                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data         8657                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          880                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data          273                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          835                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data          341                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1305                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data          503                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4215                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    761283500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    212096250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     27239250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data      8368000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     27018750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data     10323250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     42419500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data     15291250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  71686055500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     27306.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     24499.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30953.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     30652.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     32357.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     30273.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     32505.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     30400.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17007367.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             21962640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             11696190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            59740380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            7955280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy        228646080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1258285830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         51536160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1639822560                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        566.705054                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    122829500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     96720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2674059000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             53842740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             28637070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           207759720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            6561540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy        228646080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1308000660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          9671040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1843118850                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.962067                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     14285250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     96720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2782603250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1532                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          767                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3306940.026076                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   7247963.552314                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          767    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         6000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     49649000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            767                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON      357185500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   2536423000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED   2893608500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst        34370                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           34370                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst        34370                       # number of overall hits
system.cpu1.icache.overall_hits::total          34370                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        12274                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         12274                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        12274                       # number of overall misses
system.cpu1.icache.overall_misses::total        12274                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    275052500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    275052500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    275052500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    275052500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst        46644                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        46644                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst        46644                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        46644                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.263142                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.263142                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.263142                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.263142                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22409.361251                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22409.361251                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22409.361251                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22409.361251                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11810                       # number of writebacks
system.cpu1.icache.writebacks::total            11810                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          464                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          464                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          464                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          464                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11810                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11810                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11810                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11810                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    254690500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    254690500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    254690500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    254690500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.253194                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.253194                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.253194                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.253194                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21565.664691                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21565.664691                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21565.664691                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21565.664691                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11810                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst        34370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          34370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        12274                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        12274                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    275052500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    275052500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst        46644                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        46644                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.263142                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.263142                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22409.361251                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22409.361251                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          464                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          464                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11810                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11810                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    254690500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    254690500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.253194                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.253194                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21565.664691                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21565.664691                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED   2893608500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              47065                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11842                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             3.974413                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           105098                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          105098                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED   2893608500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data        51415                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           51415                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data        51415                       # number of overall hits
system.cpu1.dcache.overall_hits::total          51415                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        11443                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11443                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        11443                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11443                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data    210815000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    210815000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data    210815000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    210815000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data        62858                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        62858                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data        62858                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        62858                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.182045                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.182045                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.182045                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.182045                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 18423.053395                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 18423.053395                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 18423.053395                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 18423.053395                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks          216                       # number of writebacks
system.cpu1.dcache.writebacks::total              216                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         4762                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         4762                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         4762                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         4762                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data         6681                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6681                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data         6681                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6681                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data     73748500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     73748500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data     73748500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     73748500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.106287                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.106287                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.106287                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.106287                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 11038.542134                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11038.542134                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 11038.542134                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11038.542134                       # average overall mshr miss latency
system.cpu1.dcache.replacements                   956                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data        30232                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          30232                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9247                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9247                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    186685500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    186685500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data        39479                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        39479                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.234226                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.234226                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 20188.763923                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 20188.763923                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         3852                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3852                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         5395                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5395                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data     63681000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     63681000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.136655                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.136655                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 11803.707136                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11803.707136                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data        21183                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         21183                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data         2196                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2196                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data     24129500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     24129500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data        23379                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        23379                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.093930                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.093930                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 10987.932605                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 10987.932605                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data          910                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          910                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data         1286                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1286                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data     10067500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     10067500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.055007                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.055007                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data  7828.538103                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  7828.538103                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         1826                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1826                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          910                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          910                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3657000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3657000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         2736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.332602                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.332602                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data  4018.681319                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  4018.681319                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          649                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          649                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          261                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          261                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1302000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1302000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.095395                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095395                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  4988.505747                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4988.505747                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1180                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1180                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          929                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          929                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      3921000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3921000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         2109                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2109                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.440493                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.440493                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4220.667384                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4220.667384                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          922                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          922                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      3033000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3033000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.437174                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.437174                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3289.587852                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3289.587852                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       258500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       258500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       224500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       224500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          831                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            831                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1751                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1751                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      8815000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      8815000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         2582                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         2582                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.678156                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.678156                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5034.266134                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5034.266134                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1751                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1751                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      7064000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      7064000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.678156                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.678156                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4034.266134                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4034.266134                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2893608500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           20.075901                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              66655                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             7149                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.323682                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    20.075901                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.627372                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.627372                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.468750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           147696                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          147696                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   2893608500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            127503                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           13                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22595                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        91396                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           54164                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            7726                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4080                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          11806                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          115                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          115                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16614                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16614                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         91397                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        36121                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       169498                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        87399                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        35430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        12793                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        33678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        13010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        35583                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        13635                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                401026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      7231872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      2648000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1511680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       133440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1436928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       135552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1518208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       155712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               14771392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           79233                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1755712                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           201983                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.693271                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.970944                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 117366     58.11%     58.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  47350     23.44%     81.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  19297      9.55%     91.10% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  17795      8.81%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    175      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             201983                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          249044241                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          12264265                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          17230512                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          12074363                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          18080775                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          49215364                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          84902676                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          12219925                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          18112408                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
