// Seed: 1421591622
module module_0 (
    input wand id_0,
    input wor id_1,
    input supply0 id_2,
    input wand id_3
);
  generate
    for (id_5 = id_1; id_1 == -1; id_5 = 1 < 1) begin : LABEL_0
      assign id_5 = 1;
      assign id_5 = 1'd0 == id_2;
    end
  endgenerate
endmodule
module module_1 (
    input  wor   id_0,
    output logic id_1
);
  reg id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_3 = 0;
  wire id_4;
  wire [1 : 1] id_5;
  always @(posedge 1 == id_0) id_3 <= 1 == -1;
  always @(posedge -1 != id_0) begin : LABEL_0
    id_1 <= id_3 - 1;
  end
endmodule
