Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Dec  9 18:11:29 2023
| Host         : LAPTOP-29JSQ2PH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sccomp_timing_summary_routed.rpt -pb sccomp_timing_summary_routed.pb -rpx sccomp_timing_summary_routed.rpx -warn_on_violation
| Design       : sccomp
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     547         
TIMING-18  Warning           Missing input or output delay   25          
TIMING-20  Warning           Non-clocked latch               32          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1731)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1670)
5. checking no_input_delay (9)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1731)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: sw_i[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw_i[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw_i[14] (HIGH)

 There are 544 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 544 register/latch pins with no clock driven by root clock pin: clkdiv_reg[25]/Q (HIGH)

 There are 544 register/latch pins with no clock driven by root clock pin: clkdiv_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_seg7x16/cnt_reg[14]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1670)
---------------------------------------------------
 There are 1670 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.521        0.000                      0                  307        0.108        0.000                      0                  307       49.500        0.000                       0                   340  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        95.521        0.000                      0                  307        0.108        0.000                      0                  307       49.500        0.000                       0                   340  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       95.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.521ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 0.952ns (21.398%)  route 3.497ns (78.601%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.605     5.207    u_seg7x16/CLK
    SLICE_X52Y112        FDCE                                         r  u_seg7x16/i_data_store_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  u_seg7x16/i_data_store_reg[1]/Q
                         net (fo=2, routed)           1.100     6.763    u_seg7x16/i_data_store_reg_n_1_[1]
    SLICE_X54Y115        LUT6 (Prop_lut6_I1_O)        0.124     6.887 r  u_seg7x16/o_seg_r[5]_i_8/O
                         net (fo=1, routed)           0.810     7.697    u_seg7x16/o_seg_r[5]_i_8_n_1
    SLICE_X54Y116        LUT5 (Prop_lut5_I1_O)        0.124     7.821 r  u_seg7x16/o_seg_r[5]_i_4/O
                         net (fo=9, routed)           1.182     9.003    u_seg7x16/o_seg_r[5]_i_4_n_1
    SLICE_X53Y114        LUT5 (Prop_lut5_I0_O)        0.124     9.127 r  u_seg7x16/o_seg_r[0]_i_2/O
                         net (fo=1, routed)           0.405     9.532    u_seg7x16/o_seg_r[0]_i_2_n_1
    SLICE_X53Y113        LUT5 (Prop_lut5_I0_O)        0.124     9.656 r  u_seg7x16/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     9.656    u_seg7x16/o_seg_r[0]_i_1_n_1
    SLICE_X53Y113        FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.483   104.905    u_seg7x16/CLK
    SLICE_X53Y113        FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/C
                         clock pessimism              0.276   105.181    
                         clock uncertainty           -0.035   105.146    
    SLICE_X53Y113        FDPE (Setup_fdpe_C_D)        0.031   105.177    u_seg7x16/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.177    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                 95.521    

Slack (MET) :             95.540ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.188ns (26.825%)  route 3.241ns (73.175%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 104.904 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.605     5.207    u_seg7x16/CLK
    SLICE_X52Y112        FDCE                                         r  u_seg7x16/i_data_store_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  u_seg7x16/i_data_store_reg[1]/Q
                         net (fo=2, routed)           1.100     6.763    u_seg7x16/i_data_store_reg_n_1_[1]
    SLICE_X54Y115        LUT6 (Prop_lut6_I1_O)        0.124     6.887 r  u_seg7x16/o_seg_r[5]_i_8/O
                         net (fo=1, routed)           0.810     7.697    u_seg7x16/o_seg_r[5]_i_8_n_1
    SLICE_X54Y116        LUT5 (Prop_lut5_I1_O)        0.124     7.821 r  u_seg7x16/o_seg_r[5]_i_4/O
                         net (fo=9, routed)           0.825     8.647    u_seg7x16/o_seg_r[5]_i_4_n_1
    SLICE_X53Y115        LUT5 (Prop_lut5_I4_O)        0.152     8.799 r  u_seg7x16/o_seg_r[6]_i_4/O
                         net (fo=1, routed)           0.505     9.304    u_seg7x16/o_seg_r[6]_i_4_n_1
    SLICE_X52Y115        LUT5 (Prop_lut5_I4_O)        0.332     9.636 r  u_seg7x16/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     9.636    u_seg7x16/o_seg_r[6]_i_1_n_1
    SLICE_X52Y115        FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.482   104.904    u_seg7x16/CLK
    SLICE_X52Y115        FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/C
                         clock pessimism              0.276   105.180    
                         clock uncertainty           -0.035   105.145    
    SLICE_X52Y115        FDPE (Setup_fdpe_C_D)        0.031   105.176    u_seg7x16/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.176    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                 95.540    

Slack (MET) :             95.542ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 1.182ns (26.694%)  route 3.246ns (73.306%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.605     5.207    u_seg7x16/CLK
    SLICE_X52Y112        FDCE                                         r  u_seg7x16/i_data_store_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  u_seg7x16/i_data_store_reg[1]/Q
                         net (fo=2, routed)           1.100     6.763    u_seg7x16/i_data_store_reg_n_1_[1]
    SLICE_X54Y115        LUT6 (Prop_lut6_I1_O)        0.124     6.887 r  u_seg7x16/o_seg_r[5]_i_8/O
                         net (fo=1, routed)           0.810     7.697    u_seg7x16/o_seg_r[5]_i_8_n_1
    SLICE_X54Y116        LUT5 (Prop_lut5_I1_O)        0.124     7.821 r  u_seg7x16/o_seg_r[5]_i_4/O
                         net (fo=9, routed)           1.182     9.003    u_seg7x16/o_seg_r[5]_i_4_n_1
    SLICE_X53Y114        LUT5 (Prop_lut5_I1_O)        0.152     9.155 r  u_seg7x16/o_seg_r[1]_i_3/O
                         net (fo=1, routed)           0.154     9.309    u_seg7x16/o_seg_r[1]_i_3_n_1
    SLICE_X53Y114        LUT5 (Prop_lut5_I4_O)        0.326     9.635 r  u_seg7x16/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     9.635    u_seg7x16/o_seg_r[1]_i_1_n_1
    SLICE_X53Y114        FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.483   104.905    u_seg7x16/CLK
    SLICE_X53Y114        FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/C
                         clock pessimism              0.276   105.181    
                         clock uncertainty           -0.035   105.146    
    SLICE_X53Y114        FDPE (Setup_fdpe_C_D)        0.031   105.177    u_seg7x16/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.177    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                 95.542    

Slack (MET) :             95.627ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 1.180ns (27.190%)  route 3.160ns (72.810%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 104.904 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.605     5.207    u_seg7x16/CLK
    SLICE_X52Y112        FDCE                                         r  u_seg7x16/i_data_store_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  u_seg7x16/i_data_store_reg[1]/Q
                         net (fo=2, routed)           1.100     6.763    u_seg7x16/i_data_store_reg_n_1_[1]
    SLICE_X54Y115        LUT6 (Prop_lut6_I1_O)        0.124     6.887 r  u_seg7x16/o_seg_r[5]_i_8/O
                         net (fo=1, routed)           0.810     7.697    u_seg7x16/o_seg_r[5]_i_8_n_1
    SLICE_X54Y116        LUT5 (Prop_lut5_I1_O)        0.124     7.821 r  u_seg7x16/o_seg_r[5]_i_4/O
                         net (fo=9, routed)           0.820     8.642    u_seg7x16/o_seg_r[5]_i_4_n_1
    SLICE_X53Y115        LUT5 (Prop_lut5_I2_O)        0.150     8.792 r  u_seg7x16/o_seg_r[3]_i_3/O
                         net (fo=1, routed)           0.430     9.221    u_seg7x16/o_seg_r[3]_i_3_n_1
    SLICE_X52Y115        LUT5 (Prop_lut5_I4_O)        0.326     9.547 r  u_seg7x16/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     9.547    u_seg7x16/o_seg_r[3]_i_1_n_1
    SLICE_X52Y115        FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.482   104.904    u_seg7x16/CLK
    SLICE_X52Y115        FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/C
                         clock pessimism              0.276   105.180    
                         clock uncertainty           -0.035   105.145    
    SLICE_X52Y115        FDPE (Setup_fdpe_C_D)        0.029   105.174    u_seg7x16/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.174    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                 95.627    

Slack (MET) :             95.834ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.952ns (23.023%)  route 3.183ns (76.977%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 104.904 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.605     5.207    u_seg7x16/CLK
    SLICE_X52Y112        FDCE                                         r  u_seg7x16/i_data_store_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDCE (Prop_fdce_C_Q)         0.456     5.663 f  u_seg7x16/i_data_store_reg[1]/Q
                         net (fo=2, routed)           1.100     6.763    u_seg7x16/i_data_store_reg_n_1_[1]
    SLICE_X54Y115        LUT6 (Prop_lut6_I1_O)        0.124     6.887 f  u_seg7x16/o_seg_r[5]_i_8/O
                         net (fo=1, routed)           0.810     7.697    u_seg7x16/o_seg_r[5]_i_8_n_1
    SLICE_X54Y116        LUT5 (Prop_lut5_I1_O)        0.124     7.821 f  u_seg7x16/o_seg_r[5]_i_4/O
                         net (fo=9, routed)           0.842     8.663    u_seg7x16/o_seg_r[5]_i_4_n_1
    SLICE_X54Y115        LUT6 (Prop_lut6_I1_O)        0.124     8.787 r  u_seg7x16/o_seg_r[4]_i_2/O
                         net (fo=1, routed)           0.431     9.218    u_seg7x16/o_seg_r[4]_i_2_n_1
    SLICE_X53Y115        LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  u_seg7x16/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     9.342    u_seg7x16/o_seg_r[4]_i_1_n_1
    SLICE_X53Y115        FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.482   104.904    u_seg7x16/CLK
    SLICE_X53Y115        FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/C
                         clock pessimism              0.276   105.180    
                         clock uncertainty           -0.035   105.145    
    SLICE_X53Y115        FDPE (Setup_fdpe_C_D)        0.031   105.176    u_seg7x16/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.176    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                 95.834    

Slack (MET) :             95.881ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.952ns (23.294%)  route 3.135ns (76.706%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.605     5.207    u_seg7x16/CLK
    SLICE_X52Y112        FDCE                                         r  u_seg7x16/i_data_store_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  u_seg7x16/i_data_store_reg[1]/Q
                         net (fo=2, routed)           1.100     6.763    u_seg7x16/i_data_store_reg_n_1_[1]
    SLICE_X54Y115        LUT6 (Prop_lut6_I1_O)        0.124     6.887 r  u_seg7x16/o_seg_r[5]_i_8/O
                         net (fo=1, routed)           0.810     7.697    u_seg7x16/o_seg_r[5]_i_8_n_1
    SLICE_X54Y116        LUT5 (Prop_lut5_I1_O)        0.124     7.821 r  u_seg7x16/o_seg_r[5]_i_4/O
                         net (fo=9, routed)           0.820     8.642    u_seg7x16/o_seg_r[5]_i_4_n_1
    SLICE_X53Y115        LUT5 (Prop_lut5_I1_O)        0.124     8.766 r  u_seg7x16/o_seg_r[2]_i_3/O
                         net (fo=1, routed)           0.405     9.170    u_seg7x16/o_seg_r[2]_i_3_n_1
    SLICE_X53Y113        LUT5 (Prop_lut5_I4_O)        0.124     9.294 r  u_seg7x16/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     9.294    u_seg7x16/o_seg_r[2]_i_1_n_1
    SLICE_X53Y113        FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.483   104.905    u_seg7x16/CLK
    SLICE_X53Y113        FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/C
                         clock pessimism              0.276   105.181    
                         clock uncertainty           -0.035   105.146    
    SLICE_X53Y113        FDPE (Setup_fdpe_C_D)        0.029   105.175    u_seg7x16/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.175    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                 95.881    

Slack (MET) :             96.073ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.952ns (24.428%)  route 2.945ns (75.572%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.605     5.207    u_seg7x16/CLK
    SLICE_X52Y112        FDCE                                         r  u_seg7x16/i_data_store_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDCE (Prop_fdce_C_Q)         0.456     5.663 f  u_seg7x16/i_data_store_reg[1]/Q
                         net (fo=2, routed)           1.100     6.763    u_seg7x16/i_data_store_reg_n_1_[1]
    SLICE_X54Y115        LUT6 (Prop_lut6_I1_O)        0.124     6.887 f  u_seg7x16/o_seg_r[5]_i_8/O
                         net (fo=1, routed)           0.810     7.697    u_seg7x16/o_seg_r[5]_i_8_n_1
    SLICE_X54Y116        LUT5 (Prop_lut5_I1_O)        0.124     7.821 f  u_seg7x16/o_seg_r[5]_i_4/O
                         net (fo=9, routed)           0.760     8.581    u_seg7x16/o_seg_r[5]_i_4_n_1
    SLICE_X53Y114        LUT6 (Prop_lut6_I5_O)        0.124     8.705 r  u_seg7x16/o_seg_r[5]_i_5/O
                         net (fo=2, routed)           0.275     8.980    u_seg7x16/o_seg_r[5]_i_5_n_1
    SLICE_X53Y114        LUT6 (Prop_lut6_I5_O)        0.124     9.104 r  u_seg7x16/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     9.104    u_seg7x16/o_seg_r[5]_i_1_n_1
    SLICE_X53Y114        FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.483   104.905    u_seg7x16/CLK
    SLICE_X53Y114        FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/C
                         clock pessimism              0.276   105.181    
                         clock uncertainty           -0.035   105.146    
    SLICE_X53Y114        FDPE (Setup_fdpe_C_D)        0.031   105.177    u_seg7x16/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.177    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                 96.073    

Slack (MET) :             96.120ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.732ns (21.067%)  route 2.743ns (78.933%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.626     5.229    u_seg7x16/CLK
    SLICE_X53Y99         FDCE                                         r  u_seg7x16/i_data_store_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.456     5.685 r  u_seg7x16/i_data_store_reg[31]/Q
                         net (fo=2, routed)           1.105     6.789    u_seg7x16/data3[7]
    SLICE_X54Y113        LUT6 (Prop_lut6_I2_O)        0.124     6.913 r  u_seg7x16/o_seg_r[7]_i_2/O
                         net (fo=2, routed)           1.256     8.169    u_seg7x16/o_seg_r[7]_i_2_n_1
    SLICE_X51Y113        LUT3 (Prop_lut3_I1_O)        0.152     8.321 r  u_seg7x16/o_seg_r[7]_i_1/O
                         net (fo=1, routed)           0.382     8.703    u_seg7x16/o_seg_r[7]_i_1_n_1
    SLICE_X50Y113        FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.490   104.912    u_seg7x16/CLK
    SLICE_X50Y113        FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/C
                         clock pessimism              0.180   105.092    
                         clock uncertainty           -0.035   105.057    
    SLICE_X50Y113        FDPE (Setup_fdpe_C_D)       -0.233   104.824    u_seg7x16/o_seg_r_reg[7]
  -------------------------------------------------------------------
                         required time                        104.824    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                 96.120    

Slack (MET) :             97.316ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 2.034ns (79.035%)  route 0.540ns (20.965%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.625     5.228    clk_IBUF_BUFG
    SLICE_X52Y95         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.539     6.223    clkdiv_reg_n_1_[1]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.897 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.897    clkdiv_reg[0]_i_1_n_1
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.011 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.011    clkdiv_reg[4]_i_1_n_1
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.125    clkdiv_reg[8]_i_1_n_1
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.239 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.239    clkdiv_reg[12]_i_1_n_1
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.353    clkdiv_reg[16]_i_1_n_1
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.467 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.467    clkdiv_reg[20]_i_1_n_1
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.801 r  clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.801    clkdiv_reg[24]_i_1_n_7
    SLICE_X52Y101        FDCE                                         r  clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.489   104.911    clk_IBUF_BUFG
    SLICE_X52Y101        FDCE                                         r  clkdiv_reg[25]/C
                         clock pessimism              0.180   105.091    
                         clock uncertainty           -0.035   105.056    
    SLICE_X52Y101        FDCE (Setup_fdce_C_D)        0.062   105.118    clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.118    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                 97.316    

Slack (MET) :             97.337ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 2.013ns (78.862%)  route 0.540ns (21.138%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.625     5.228    clk_IBUF_BUFG
    SLICE_X52Y95         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.539     6.223    clkdiv_reg_n_1_[1]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.897 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.897    clkdiv_reg[0]_i_1_n_1
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.011 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.011    clkdiv_reg[4]_i_1_n_1
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.125    clkdiv_reg[8]_i_1_n_1
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.239 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.239    clkdiv_reg[12]_i_1_n_1
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.353    clkdiv_reg[16]_i_1_n_1
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.467 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.467    clkdiv_reg[20]_i_1_n_1
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.780 r  clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.780    clkdiv_reg[24]_i_1_n_5
    SLICE_X52Y101        FDCE                                         r  clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.489   104.911    clk_IBUF_BUFG
    SLICE_X52Y101        FDCE                                         r  clkdiv_reg[27]/C
                         clock pessimism              0.180   105.091    
                         clock uncertainty           -0.035   105.056    
    SLICE_X52Y101        FDCE (Setup_fdce_C_D)        0.062   105.118    clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                        105.118    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                 97.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_reg[18]/Q
                         net (fo=1, routed)           0.121     1.747    clkdiv_reg_n_1_[18]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.907 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    clkdiv_reg[16]_i_1_n_1
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.961    clkdiv_reg[20]_i_1_n_8
    SLICE_X52Y100        FDCE                                         r  clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.828     1.994    clk_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  clkdiv_reg[20]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_reg[18]/Q
                         net (fo=1, routed)           0.121     1.747    clkdiv_reg_n_1_[18]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.907 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    clkdiv_reg[16]_i_1_n_1
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.972    clkdiv_reg[20]_i_1_n_6
    SLICE_X52Y100        FDCE                                         r  clkdiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.828     1.994    clk_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  clkdiv_reg[22]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_reg[18]/Q
                         net (fo=1, routed)           0.121     1.747    clkdiv_reg_n_1_[18]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.907 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    clkdiv_reg[16]_i_1_n_1
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.997 r  clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.997    clkdiv_reg[20]_i_1_n_7
    SLICE_X52Y100        FDCE                                         r  clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.828     1.994    clk_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  clkdiv_reg[21]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_reg[18]/Q
                         net (fo=1, routed)           0.121     1.747    clkdiv_reg_n_1_[18]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.907 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    clkdiv_reg[16]_i_1_n_1
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.997 r  clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.997    clkdiv_reg[20]_i_1_n_5
    SLICE_X52Y100        FDCE                                         r  clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.828     1.994    clk_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  clkdiv_reg[23]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_reg[18]/Q
                         net (fo=1, routed)           0.121     1.747    clkdiv_reg_n_1_[18]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.907 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    clkdiv_reg[16]_i_1_n_1
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.946 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.946    clkdiv_reg[20]_i_1_n_1
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.000 r  clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.000    clkdiv_reg[24]_i_1_n_8
    SLICE_X52Y101        FDCE                                         r  clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.828     1.994    clk_IBUF_BUFG
    SLICE_X52Y101        FDCE                                         r  clkdiv_reg[24]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y101        FDCE (Hold_fdce_C_D)         0.105     1.853    clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.828%)  route 0.122ns (23.172%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_reg[18]/Q
                         net (fo=1, routed)           0.121     1.747    clkdiv_reg_n_1_[18]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.907 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    clkdiv_reg[16]_i_1_n_1
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.946 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.946    clkdiv_reg[20]_i_1_n_1
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.011 r  clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.011    clkdiv_reg[24]_i_1_n_6
    SLICE_X52Y101        FDCE                                         r  clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.828     1.994    clk_IBUF_BUFG
    SLICE_X52Y101        FDCE                                         r  clkdiv_reg[26]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y101        FDCE (Hold_fdce_C_D)         0.105     1.853    clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_reg[18]/Q
                         net (fo=1, routed)           0.121     1.747    clkdiv_reg_n_1_[18]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.907 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    clkdiv_reg[16]_i_1_n_1
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.946 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.946    clkdiv_reg[20]_i_1_n_1
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.036 r  clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.036    clkdiv_reg[24]_i_1_n_7
    SLICE_X52Y101        FDCE                                         r  clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.828     1.994    clk_IBUF_BUFG
    SLICE_X52Y101        FDCE                                         r  clkdiv_reg[25]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y101        FDCE (Hold_fdce_C_D)         0.105     1.853    clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_reg[18]/Q
                         net (fo=1, routed)           0.121     1.747    clkdiv_reg_n_1_[18]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.907 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    clkdiv_reg[16]_i_1_n_1
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.946 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.946    clkdiv_reg[20]_i_1_n_1
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.036 r  clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.036    clkdiv_reg[24]_i_1_n_5
    SLICE_X52Y101        FDCE                                         r  clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.828     1.994    clk_IBUF_BUFG
    SLICE_X52Y101        FDCE                                         r  clkdiv_reg[27]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y101        FDCE (Hold_fdce_C_D)         0.105     1.853    clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 U_DM/dmem_reg[23][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_DM/dmem_reg[23][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.564     1.483    U_DM/CLK
    SLICE_X35Y105        FDCE                                         r  U_DM/dmem_reg[23][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U_DM/dmem_reg[23][5]/Q
                         net (fo=2, routed)           0.122     1.746    U_alu/dmem_reg[23][7]_0[5]
    SLICE_X35Y105        LUT5 (Prop_lut5_I3_O)        0.045     1.791 r  U_alu/dmem[23][5]_i_1/O
                         net (fo=1, routed)           0.000     1.791    U_DM/dmem_reg[23][7]_0[5]
    SLICE_X35Y105        FDCE                                         r  U_DM/dmem_reg[23][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.835     2.000    U_DM/CLK
    SLICE_X35Y105        FDCE                                         r  U_DM/dmem_reg[23][5]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X35Y105        FDCE (Hold_fdce_C_D)         0.092     1.575    U_DM/dmem_reg[23][5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U_DM/dmem_reg[29][7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_DM/dmem_reg[29][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.560     1.479    U_DM/CLK
    SLICE_X33Y116        FDCE                                         r  U_DM/dmem_reg[29][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y116        FDCE (Prop_fdce_C_Q)         0.141     1.620 r  U_DM/dmem_reg[29][7]/Q
                         net (fo=4, routed)           0.123     1.743    U_alu/dmem_reg[29][7]_0[7]
    SLICE_X33Y116        LUT5 (Prop_lut5_I3_O)        0.045     1.788 r  U_alu/dmem[29][7]_i_1/O
                         net (fo=1, routed)           0.000     1.788    U_DM/dmem_reg[29][7]_0[7]
    SLICE_X33Y116        FDCE                                         r  U_DM/dmem_reg[29][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.829     1.994    U_DM/CLK
    SLICE_X33Y116        FDCE                                         r  U_DM/dmem_reg[29][7]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X33Y116        FDCE (Hold_fdce_C_D)         0.092     1.571    U_DM/dmem_reg[29][7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y95    clkdiv_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y97    clkdiv_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y97    clkdiv_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y98    clkdiv_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y98    clkdiv_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y98    clkdiv_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y98    clkdiv_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y99    clkdiv_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y99    clkdiv_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y95    clkdiv_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y95    clkdiv_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y97    clkdiv_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y97    clkdiv_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y97    clkdiv_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y97    clkdiv_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y98    clkdiv_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y98    clkdiv_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y98    clkdiv_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y98    clkdiv_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y95    clkdiv_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y95    clkdiv_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y97    clkdiv_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y97    clkdiv_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y97    clkdiv_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y97    clkdiv_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y98    clkdiv_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y98    clkdiv_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y98    clkdiv_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y98    clkdiv_reg[13]/C



