// Seed: 2920842731
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = -1;
  `define pp_4 0
  wire id_5;
  id_6(
      1'd0
  );
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    output wand id_2,
    output uwire id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input supply1 id_7,
    input tri id_8,
    output wor id_9,
    output tri0 id_10,
    input supply1 id_11,
    id_26,
    input wor id_12,
    input wor id_13,
    input supply1 id_14,
    input wire id_15,
    input tri1 id_16,
    output wand id_17,
    input wor id_18,
    input supply0 id_19,
    input wand id_20,
    output wor id_21,
    output tri id_22,
    input uwire id_23,
    input supply0 id_24
);
  assign id_22 = -1;
  assign id_21 = id_5;
  assign id_0  = 1;
  module_0 modCall_1 (
      id_26,
      id_26,
      id_26
  );
  wire id_27;
  wire id_28, id_29;
  wire id_30;
  wire id_31, id_32;
endmodule
