// Seed: 3549326378
module module_0 (
    id_1
);
  output wire id_1;
  wor  id_2;
  wire id_3;
  assign id_2 = 1;
  bufif1 (id_1, id_2, id_3);
  module_2();
endmodule
program module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1'b0;
  module_0(
      id_1
  );
  wire id_4;
  assign id_1 = 1;
  wire id_5;
  wire id_6;
endprogram
module module_2 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  initial id_1 <= 1;
  module_2();
endmodule
