Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Sep  8 15:57:38 2020
| Host         : Gertrude running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (42)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (52)
5. checking no_input_delay (10)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (42)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].nolabel_line40/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].nolabel_line40/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].nolabel_line40/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].nolabel_line40/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].nolabel_line40/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].nolabel_line40/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].nolabel_line40/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].nolabel_line40/clkOut_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: genblk1[17].nolabel_line40/clkOut_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[18].nolabel_line40/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].nolabel_line40/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].nolabel_line40/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].nolabel_line40/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].nolabel_line40/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].nolabel_line40/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].nolabel_line40/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].nolabel_line40/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].nolabel_line40/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].nolabel_line40/clkOut_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (52)
-------------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.165        0.000                      0                  355        0.190        0.000                      0                  355        3.750        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.165        0.000                      0                  355        0.190        0.000                      0                  355        3.750        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.165ns  (required time - arrival time)
  Source:                 nolabel_line53/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/mem_reg_0_255_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.052ns  (logic 1.754ns (28.980%)  route 4.298ns (71.020%))
  Logic Levels:           5  (LUT3=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.560     5.081    nolabel_line53/clk_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  nolabel_line53/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  nolabel_line53/Q_reg/Q
                         net (fo=16, routed)          1.169     6.706    nolabel_line53/POP
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.152     6.858 r  nolabel_line53/mem_reg_0_255_0_0_i_9/O
                         net (fo=32, routed)          1.786     8.644    nolabel_line68/mem_reg_0_255_2_2/A1
    SLICE_X38Y13         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.525     9.169 r  nolabel_line68/mem_reg_0_255_2_2/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.169    nolabel_line68/mem_reg_0_255_2_2/OA
    SLICE_X38Y13         MUXF7 (Prop_muxf7_I1_O)      0.214     9.383 r  nolabel_line68/mem_reg_0_255_2_2/F7.A/O
                         net (fo=1, routed)           0.000     9.383    nolabel_line68/mem_reg_0_255_2_2/O1
    SLICE_X38Y13         MUXF8 (Prop_muxf8_I1_O)      0.088     9.471 r  nolabel_line68/mem_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.810    10.281    nolabel_line53/d1[2]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.319    10.600 r  nolabel_line53/mem_reg_0_255_2_2_i_2/O
                         net (fo=5, routed)           0.534    11.134    nolabel_line68/mem_reg_0_255_2_2/D
    SLICE_X38Y13         RAMS64E                                      r  nolabel_line68/mem_reg_0_255_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.440    14.781    nolabel_line68/mem_reg_0_255_2_2/WCLK
    SLICE_X38Y13         RAMS64E                                      r  nolabel_line68/mem_reg_0_255_2_2/RAMS64E_A/CLK
                         clock pessimism              0.278    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X38Y13         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.299    nolabel_line68/mem_reg_0_255_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -11.134    
  -------------------------------------------------------------------
                         slack                                  3.165    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 nolabel_line53/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/mem_reg_0_255_5_5/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 1.618ns (28.555%)  route 4.048ns (71.445%))
  Logic Levels:           5  (LUT2=1 LUT3=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.560     5.081    nolabel_line53/clk_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  nolabel_line53/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  nolabel_line53/Q_reg/Q
                         net (fo=16, routed)          1.164     6.701    nolabel_line53/POP
    SLICE_X43Y17         LUT2 (Prop_lut2_I1_O)        0.150     6.851 r  nolabel_line53/mem_reg_0_255_0_0_i_10/O
                         net (fo=32, routed)          1.552     8.403    nolabel_line68/mem_reg_0_255_5_5/A0
    SLICE_X42Y14         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326     8.729 r  nolabel_line68/mem_reg_0_255_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.729    nolabel_line68/mem_reg_0_255_5_5/OD
    SLICE_X42Y14         MUXF7 (Prop_muxf7_I0_O)      0.241     8.970 r  nolabel_line68/mem_reg_0_255_5_5/F7.B/O
                         net (fo=1, routed)           0.000     8.970    nolabel_line68/mem_reg_0_255_5_5/O0
    SLICE_X42Y14         MUXF8 (Prop_muxf8_I0_O)      0.098     9.068 r  nolabel_line68/mem_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.810     9.878    nolabel_line53/d1[5]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.347    10.225 r  nolabel_line53/mem_reg_0_255_5_5_i_2/O
                         net (fo=5, routed)           0.522    10.747    nolabel_line68/mem_reg_0_255_5_5/D
    SLICE_X42Y14         RAMS64E                                      r  nolabel_line68/mem_reg_0_255_5_5/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.442    14.783    nolabel_line68/mem_reg_0_255_5_5/WCLK
    SLICE_X42Y14         RAMS64E                                      r  nolabel_line68/mem_reg_0_255_5_5/RAMS64E_A/CLK
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X42Y14         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.927    14.081    nolabel_line68/mem_reg_0_255_5_5/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.081    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.371ns  (required time - arrival time)
  Source:                 nolabel_line53/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/mem_reg_0_255_6_6/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 1.780ns (31.552%)  route 3.861ns (68.448%))
  Logic Levels:           5  (LUT3=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.560     5.081    nolabel_line53/clk_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  nolabel_line53/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  nolabel_line53/Q_reg/Q
                         net (fo=16, routed)          1.169     6.706    nolabel_line53/POP
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.152     6.858 r  nolabel_line53/mem_reg_0_255_0_0_i_9/O
                         net (fo=32, routed)          1.523     8.381    nolabel_line68/mem_reg_0_255_6_6/A1
    SLICE_X38Y14         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.525     8.906 r  nolabel_line68/mem_reg_0_255_6_6/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.906    nolabel_line68/mem_reg_0_255_6_6/OA
    SLICE_X38Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     9.120 r  nolabel_line68/mem_reg_0_255_6_6/F7.A/O
                         net (fo=1, routed)           0.000     9.120    nolabel_line68/mem_reg_0_255_6_6/O1
    SLICE_X38Y14         MUXF8 (Prop_muxf8_I1_O)      0.088     9.208 r  nolabel_line68/mem_reg_0_255_6_6/F8/O
                         net (fo=1, routed)           0.579     9.787    nolabel_line53/d1[6]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.345    10.132 r  nolabel_line53/mem_reg_0_255_6_6_i_2/O
                         net (fo=5, routed)           0.590    10.723    nolabel_line68/mem_reg_0_255_6_6/D
    SLICE_X38Y14         RAMS64E                                      r  nolabel_line68/mem_reg_0_255_6_6/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.440    14.781    nolabel_line68/mem_reg_0_255_6_6/WCLK
    SLICE_X38Y14         RAMS64E                                      r  nolabel_line68/mem_reg_0_255_6_6/RAMS64E_A/CLK
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X38Y14         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.927    14.094    nolabel_line68/mem_reg_0_255_6_6/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.094    
                         arrival time                         -10.723    
  -------------------------------------------------------------------
                         slack                                  3.371    

Slack (MET) :             3.452ns  (required time - arrival time)
  Source:                 nolabel_line53/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/mem_reg_0_255_2_2/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.052ns  (logic 1.754ns (28.980%)  route 4.298ns (71.020%))
  Logic Levels:           5  (LUT3=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.560     5.081    nolabel_line53/clk_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  nolabel_line53/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  nolabel_line53/Q_reg/Q
                         net (fo=16, routed)          1.169     6.706    nolabel_line53/POP
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.152     6.858 r  nolabel_line53/mem_reg_0_255_0_0_i_9/O
                         net (fo=32, routed)          1.786     8.644    nolabel_line68/mem_reg_0_255_2_2/A1
    SLICE_X38Y13         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.525     9.169 r  nolabel_line68/mem_reg_0_255_2_2/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.169    nolabel_line68/mem_reg_0_255_2_2/OA
    SLICE_X38Y13         MUXF7 (Prop_muxf7_I1_O)      0.214     9.383 r  nolabel_line68/mem_reg_0_255_2_2/F7.A/O
                         net (fo=1, routed)           0.000     9.383    nolabel_line68/mem_reg_0_255_2_2/O1
    SLICE_X38Y13         MUXF8 (Prop_muxf8_I1_O)      0.088     9.471 r  nolabel_line68/mem_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.810    10.281    nolabel_line53/d1[2]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.319    10.600 r  nolabel_line53/mem_reg_0_255_2_2_i_2/O
                         net (fo=5, routed)           0.534    11.134    nolabel_line68/mem_reg_0_255_2_2/D
    SLICE_X38Y13         RAMS64E                                      r  nolabel_line68/mem_reg_0_255_2_2/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.440    14.781    nolabel_line68/mem_reg_0_255_2_2/WCLK
    SLICE_X38Y13         RAMS64E                                      r  nolabel_line68/mem_reg_0_255_2_2/RAMS64E_C/CLK
                         clock pessimism              0.278    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X38Y13         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.438    14.586    nolabel_line68/mem_reg_0_255_2_2/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -11.134    
  -------------------------------------------------------------------
                         slack                                  3.452    

Slack (MET) :             3.453ns  (required time - arrival time)
  Source:                 nolabel_line53/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/mem_reg_0_255_2_2/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.052ns  (logic 1.754ns (28.980%)  route 4.298ns (71.020%))
  Logic Levels:           5  (LUT3=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.560     5.081    nolabel_line53/clk_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  nolabel_line53/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  nolabel_line53/Q_reg/Q
                         net (fo=16, routed)          1.169     6.706    nolabel_line53/POP
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.152     6.858 r  nolabel_line53/mem_reg_0_255_0_0_i_9/O
                         net (fo=32, routed)          1.786     8.644    nolabel_line68/mem_reg_0_255_2_2/A1
    SLICE_X38Y13         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.525     9.169 r  nolabel_line68/mem_reg_0_255_2_2/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.169    nolabel_line68/mem_reg_0_255_2_2/OA
    SLICE_X38Y13         MUXF7 (Prop_muxf7_I1_O)      0.214     9.383 r  nolabel_line68/mem_reg_0_255_2_2/F7.A/O
                         net (fo=1, routed)           0.000     9.383    nolabel_line68/mem_reg_0_255_2_2/O1
    SLICE_X38Y13         MUXF8 (Prop_muxf8_I1_O)      0.088     9.471 r  nolabel_line68/mem_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.810    10.281    nolabel_line53/d1[2]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.319    10.600 r  nolabel_line53/mem_reg_0_255_2_2_i_2/O
                         net (fo=5, routed)           0.534    11.134    nolabel_line68/mem_reg_0_255_2_2/D
    SLICE_X38Y13         RAMS64E                                      r  nolabel_line68/mem_reg_0_255_2_2/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.440    14.781    nolabel_line68/mem_reg_0_255_2_2/WCLK
    SLICE_X38Y13         RAMS64E                                      r  nolabel_line68/mem_reg_0_255_2_2/RAMS64E_B/CLK
                         clock pessimism              0.278    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X38Y13         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.437    14.587    nolabel_line68/mem_reg_0_255_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -11.134    
  -------------------------------------------------------------------
                         slack                                  3.453    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 nolabel_line53/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/mem_reg_0_255_7_7/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 1.618ns (29.559%)  route 3.856ns (70.441%))
  Logic Levels:           5  (LUT2=1 LUT3=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.560     5.081    nolabel_line53/clk_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  nolabel_line53/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  nolabel_line53/Q_reg/Q
                         net (fo=16, routed)          1.164     6.701    nolabel_line53/POP
    SLICE_X43Y17         LUT2 (Prop_lut2_I1_O)        0.150     6.851 r  nolabel_line53/mem_reg_0_255_0_0_i_10/O
                         net (fo=32, routed)          1.360     8.211    nolabel_line68/mem_reg_0_255_7_7/A0
    SLICE_X42Y16         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326     8.537 r  nolabel_line68/mem_reg_0_255_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.537    nolabel_line68/mem_reg_0_255_7_7/OD
    SLICE_X42Y16         MUXF7 (Prop_muxf7_I0_O)      0.241     8.778 r  nolabel_line68/mem_reg_0_255_7_7/F7.B/O
                         net (fo=1, routed)           0.000     8.778    nolabel_line68/mem_reg_0_255_7_7/O0
    SLICE_X42Y16         MUXF8 (Prop_muxf8_I0_O)      0.098     8.876 r  nolabel_line68/mem_reg_0_255_7_7/F8/O
                         net (fo=1, routed)           0.810     9.686    nolabel_line53/d1[7]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.347    10.033 r  nolabel_line53/mem_reg_0_255_7_7_i_2/O
                         net (fo=5, routed)           0.522    10.555    nolabel_line68/mem_reg_0_255_7_7/D
    SLICE_X42Y16         RAMS64E                                      r  nolabel_line68/mem_reg_0_255_7_7/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.440    14.781    nolabel_line68/mem_reg_0_255_7_7/WCLK
    SLICE_X42Y16         RAMS64E                                      r  nolabel_line68/mem_reg_0_255_7_7/RAMS64E_A/CLK
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X42Y16         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.927    14.079    nolabel_line68/mem_reg_0_255_7_7/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.079    
                         arrival time                         -10.555    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.525ns  (required time - arrival time)
  Source:                 nolabel_line53/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/mem_reg_0_255_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 1.782ns (32.483%)  route 3.704ns (67.517%))
  Logic Levels:           5  (LUT3=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.560     5.081    nolabel_line53/clk_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  nolabel_line53/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  nolabel_line53/Q_reg/Q
                         net (fo=16, routed)          1.169     6.706    nolabel_line53/POP
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.152     6.858 r  nolabel_line53/mem_reg_0_255_0_0_i_9/O
                         net (fo=32, routed)          1.203     8.061    nolabel_line68/mem_reg_0_255_0_0/A1
    SLICE_X38Y16         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.525     8.586 r  nolabel_line68/mem_reg_0_255_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.586    nolabel_line68/mem_reg_0_255_0_0/OA
    SLICE_X38Y16         MUXF7 (Prop_muxf7_I1_O)      0.214     8.800 r  nolabel_line68/mem_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000     8.800    nolabel_line68/mem_reg_0_255_0_0/O1
    SLICE_X38Y16         MUXF8 (Prop_muxf8_I1_O)      0.088     8.888 r  nolabel_line68/mem_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.810     9.698    nolabel_line53/d1[0]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.347    10.045 r  nolabel_line53/mem_reg_0_255_0_0_i_11/O
                         net (fo=5, routed)           0.522    10.567    nolabel_line68/mem_reg_0_255_0_0/D
    SLICE_X38Y16         RAMS64E                                      r  nolabel_line68/mem_reg_0_255_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.438    14.779    nolabel_line68/mem_reg_0_255_0_0/WCLK
    SLICE_X38Y16         RAMS64E                                      r  nolabel_line68/mem_reg_0_255_0_0/RAMS64E_A/CLK
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X38Y16         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.927    14.092    nolabel_line68/mem_reg_0_255_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.092    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                  3.525    

Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 nolabel_line53/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/mem_reg_0_255_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 1.793ns (31.756%)  route 3.853ns (68.244%))
  Logic Levels:           5  (LUT3=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.560     5.081    nolabel_line53/clk_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  nolabel_line53/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  nolabel_line53/Q_reg/Q
                         net (fo=16, routed)          1.169     6.706    nolabel_line53/POP
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.152     6.858 r  nolabel_line53/mem_reg_0_255_0_0_i_9/O
                         net (fo=32, routed)          1.484     8.342    nolabel_line68/mem_reg_0_255_1_1/A1
    SLICE_X38Y15         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.564     8.906 r  nolabel_line68/mem_reg_0_255_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.906    nolabel_line68/mem_reg_0_255_1_1/OA
    SLICE_X38Y15         MUXF7 (Prop_muxf7_I1_O)      0.214     9.120 r  nolabel_line68/mem_reg_0_255_1_1/F7.A/O
                         net (fo=1, routed)           0.000     9.120    nolabel_line68/mem_reg_0_255_1_1/O1
    SLICE_X38Y15         MUXF8 (Prop_muxf8_I1_O)      0.088     9.208 r  nolabel_line68/mem_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           0.718     9.927    nolabel_line53/d1[1]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.319    10.246 r  nolabel_line53/mem_reg_0_255_1_1_i_2/O
                         net (fo=5, routed)           0.482    10.727    nolabel_line68/mem_reg_0_255_1_1/D
    SLICE_X38Y15         RAMS64E                                      r  nolabel_line68/mem_reg_0_255_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.439    14.780    nolabel_line68/mem_reg_0_255_1_1/WCLK
    SLICE_X38Y15         RAMS64E                                      r  nolabel_line68/mem_reg_0_255_1_1/RAMS64E_A/CLK
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X38Y15         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.295    nolabel_line68/mem_reg_0_255_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -10.727    
  -------------------------------------------------------------------
                         slack                                  3.568    

Slack (MET) :             3.620ns  (required time - arrival time)
  Source:                 nolabel_line53/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/mem_reg_0_255_5_5/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 1.618ns (28.555%)  route 4.048ns (71.445%))
  Logic Levels:           5  (LUT2=1 LUT3=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.560     5.081    nolabel_line53/clk_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  nolabel_line53/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  nolabel_line53/Q_reg/Q
                         net (fo=16, routed)          1.164     6.701    nolabel_line53/POP
    SLICE_X43Y17         LUT2 (Prop_lut2_I1_O)        0.150     6.851 r  nolabel_line53/mem_reg_0_255_0_0_i_10/O
                         net (fo=32, routed)          1.552     8.403    nolabel_line68/mem_reg_0_255_5_5/A0
    SLICE_X42Y14         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326     8.729 r  nolabel_line68/mem_reg_0_255_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.729    nolabel_line68/mem_reg_0_255_5_5/OD
    SLICE_X42Y14         MUXF7 (Prop_muxf7_I0_O)      0.241     8.970 r  nolabel_line68/mem_reg_0_255_5_5/F7.B/O
                         net (fo=1, routed)           0.000     8.970    nolabel_line68/mem_reg_0_255_5_5/O0
    SLICE_X42Y14         MUXF8 (Prop_muxf8_I0_O)      0.098     9.068 r  nolabel_line68/mem_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.810     9.878    nolabel_line53/d1[5]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.347    10.225 r  nolabel_line53/mem_reg_0_255_5_5_i_2/O
                         net (fo=5, routed)           0.522    10.747    nolabel_line68/mem_reg_0_255_5_5/D
    SLICE_X42Y14         RAMS64E                                      r  nolabel_line68/mem_reg_0_255_5_5/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.442    14.783    nolabel_line68/mem_reg_0_255_5_5/WCLK
    SLICE_X42Y14         RAMS64E                                      r  nolabel_line68/mem_reg_0_255_5_5/RAMS64E_C/CLK
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X42Y14         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.640    14.368    nolabel_line68/mem_reg_0_255_5_5/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.368    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  3.620    

Slack (MET) :             3.621ns  (required time - arrival time)
  Source:                 nolabel_line53/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/mem_reg_0_255_5_5/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 1.618ns (28.555%)  route 4.048ns (71.445%))
  Logic Levels:           5  (LUT2=1 LUT3=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.560     5.081    nolabel_line53/clk_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  nolabel_line53/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  nolabel_line53/Q_reg/Q
                         net (fo=16, routed)          1.164     6.701    nolabel_line53/POP
    SLICE_X43Y17         LUT2 (Prop_lut2_I1_O)        0.150     6.851 r  nolabel_line53/mem_reg_0_255_0_0_i_10/O
                         net (fo=32, routed)          1.552     8.403    nolabel_line68/mem_reg_0_255_5_5/A0
    SLICE_X42Y14         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326     8.729 r  nolabel_line68/mem_reg_0_255_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.729    nolabel_line68/mem_reg_0_255_5_5/OD
    SLICE_X42Y14         MUXF7 (Prop_muxf7_I0_O)      0.241     8.970 r  nolabel_line68/mem_reg_0_255_5_5/F7.B/O
                         net (fo=1, routed)           0.000     8.970    nolabel_line68/mem_reg_0_255_5_5/O0
    SLICE_X42Y14         MUXF8 (Prop_muxf8_I0_O)      0.098     9.068 r  nolabel_line68/mem_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.810     9.878    nolabel_line53/d1[5]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.347    10.225 r  nolabel_line53/mem_reg_0_255_5_5_i_2/O
                         net (fo=5, routed)           0.522    10.747    nolabel_line68/mem_reg_0_255_5_5/D
    SLICE_X42Y14         RAMS64E                                      r  nolabel_line68/mem_reg_0_255_5_5/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.442    14.783    nolabel_line68/mem_reg_0_255_5_5/WCLK
    SLICE_X42Y14         RAMS64E                                      r  nolabel_line68/mem_reg_0_255_5_5/RAMS64E_B/CLK
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X42Y14         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.639    14.369    nolabel_line68/mem_reg_0_255_5_5/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.369    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  3.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 nolabel_line53/last_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.559     1.442    nolabel_line53/clk_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  nolabel_line53/last_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.128     1.570 f  nolabel_line53/last_state_reg/Q
                         net (fo=1, routed)           0.054     1.625    nolabel_line51/last_state
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.099     1.724 r  nolabel_line51/Q_i_1__0/O
                         net (fo=1, routed)           0.000     1.724    nolabel_line53/Q_reg_1
    SLICE_X39Y13         FDRE                                         r  nolabel_line53/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.827     1.954    nolabel_line53/clk_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  nolabel_line53/Q_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X39Y13         FDRE (Hold_fdre_C_D)         0.091     1.533    nolabel_line53/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 nolabel_line52/last_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.556     1.439    nolabel_line52/clk_IBUF_BUFG
    SLICE_X39Y18         FDRE                                         r  nolabel_line52/last_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.128     1.567 f  nolabel_line52/last_state_reg/Q
                         net (fo=1, routed)           0.054     1.622    nolabel_line50/last_state
    SLICE_X39Y18         LUT2 (Prop_lut2_I1_O)        0.099     1.721 r  nolabel_line50/Q_i_1/O
                         net (fo=1, routed)           0.000     1.721    nolabel_line52/Q_reg_0
    SLICE_X39Y18         FDRE                                         r  nolabel_line52/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.823     1.950    nolabel_line52/clk_IBUF_BUFG
    SLICE_X39Y18         FDRE                                         r  nolabel_line52/Q_reg/C
                         clock pessimism             -0.511     1.439    
    SLICE_X39Y18         FDRE (Hold_fdre_C_D)         0.091     1.530    nolabel_line52/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 nolabel_line52/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.114%)  route 0.151ns (44.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.556     1.439    nolabel_line52/clk_IBUF_BUFG
    SLICE_X39Y18         FDRE                                         r  nolabel_line52/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  nolabel_line52/Q_reg/Q
                         net (fo=4, routed)           0.151     1.732    nolabel_line52/PUSH
    SLICE_X40Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.777 r  nolabel_line52/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.777    p_0_in__0[6]
    SLICE_X40Y18         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.824     1.951    clk_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X40Y18         FDRE (Hold_fdre_C_D)         0.091     1.564    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.479%)  route 0.143ns (43.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.556     1.439    clk_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  counter_reg[6]/Q
                         net (fo=9, routed)           0.143     1.723    nolabel_line52/Q[6]
    SLICE_X41Y18         LUT6 (Prop_lut6_I1_O)        0.045     1.768 r  nolabel_line52/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.768    p_0_in__0[5]
    SLICE_X41Y18         FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.824     1.951    clk_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  counter_reg[5]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X41Y18         FDRE (Hold_fdre_C_D)         0.091     1.543    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.308%)  route 0.144ns (43.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.556     1.439    clk_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  counter_reg[6]/Q
                         net (fo=9, routed)           0.144     1.724    nolabel_line52/Q[6]
    SLICE_X41Y18         LUT6 (Prop_lut6_I1_O)        0.045     1.769 r  nolabel_line52/counter[7]_i_2/O
                         net (fo=1, routed)           0.000     1.769    p_0_in__0[7]
    SLICE_X41Y18         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.824     1.951    clk_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X41Y18         FDRE (Hold_fdre_C_D)         0.092     1.544    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.226ns (63.210%)  route 0.132ns (36.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.557     1.440    clk_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  counter_reg[3]/Q
                         net (fo=8, routed)           0.132     1.700    nolabel_line52/Q[3]
    SLICE_X41Y17         LUT6 (Prop_lut6_I0_O)        0.098     1.798 r  nolabel_line52/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.798    p_0_in__0[4]
    SLICE_X41Y17         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.825     1.952    clk_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.092     1.532    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.192ns (50.500%)  route 0.188ns (49.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.557     1.440    clk_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  counter_reg[1]/Q
                         net (fo=12, routed)          0.188     1.769    nolabel_line52/Q[1]
    SLICE_X41Y17         LUT5 (Prop_lut5_I1_O)        0.051     1.820 r  nolabel_line52/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.820    p_0_in__0[3]
    SLICE_X41Y17         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.825     1.952    clk_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.107     1.547    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.557     1.440    clk_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  counter_reg[1]/Q
                         net (fo=12, routed)          0.180     1.762    nolabel_line52/Q[1]
    SLICE_X41Y17         LUT3 (Prop_lut3_I1_O)        0.045     1.807 r  nolabel_line52/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.807    p_0_in__0[1]
    SLICE_X41Y17         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.825     1.952    clk_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.091     1.531    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 genblk1[0].nolabel_line40/clkOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].nolabel_line40/clkOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.561     1.444    genblk1[0].nolabel_line40/clk_IBUF_BUFG
    SLICE_X40Y11         FDRE                                         r  genblk1[0].nolabel_line40/clkOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  genblk1[0].nolabel_line40/clkOut_reg/Q
                         net (fo=2, routed)           0.185     1.770    genblk1[0].nolabel_line40/clkOut
    SLICE_X40Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.815 r  genblk1[0].nolabel_line40/clkOut_i_1/O
                         net (fo=1, routed)           0.000     1.815    genblk1[0].nolabel_line40/clkOut_i_1_n_0
    SLICE_X40Y11         FDRE                                         r  genblk1[0].nolabel_line40/clkOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     1.958    genblk1[0].nolabel_line40/clk_IBUF_BUFG
    SLICE_X40Y11         FDRE                                         r  genblk1[0].nolabel_line40/clkOut_reg/C
                         clock pessimism             -0.514     1.444    
    SLICE_X40Y11         FDRE (Hold_fdre_C_D)         0.091     1.535    genblk1[0].nolabel_line40/clkOut_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.706%)  route 0.188ns (50.294%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.557     1.440    clk_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  counter_reg[1]/Q
                         net (fo=12, routed)          0.188     1.769    nolabel_line52/Q[1]
    SLICE_X41Y17         LUT4 (Prop_lut4_I1_O)        0.045     1.814 r  nolabel_line52/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.814    p_0_in__0[2]
    SLICE_X41Y17         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.825     1.952    clk_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.092     1.532    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y18   counter_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y17   counter_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y17   counter_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y17   counter_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y17   counter_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y18   counter_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y18   counter_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y18   counter_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y11   genblk1[0].nolabel_line40/clkOut_reg/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y13   nolabel_line68/mem_reg_0_255_4_4/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y13   nolabel_line68/mem_reg_0_255_4_4/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y13   nolabel_line68/mem_reg_0_255_4_4/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y13   nolabel_line68/mem_reg_0_255_4_4/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y14   nolabel_line68/mem_reg_0_255_5_5/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y14   nolabel_line68/mem_reg_0_255_5_5/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y14   nolabel_line68/mem_reg_0_255_5_5/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y14   nolabel_line68/mem_reg_0_255_5_5/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y16   nolabel_line68/mem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y16   nolabel_line68/mem_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y16   nolabel_line68/mem_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y16   nolabel_line68/mem_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y16   nolabel_line68/mem_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y16   nolabel_line68/mem_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y15   nolabel_line68/mem_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y15   nolabel_line68/mem_reg_0_255_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y15   nolabel_line68/mem_reg_0_255_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y15   nolabel_line68/mem_reg_0_255_1_1/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y13   nolabel_line68/mem_reg_0_255_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y13   nolabel_line68/mem_reg_0_255_2_2/RAMS64E_B/CLK



