
UFEC23_Novika.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000110dc  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000013d0  080112d0  080112d0  000212d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080126a0  080126a0  00030328  2**0
                  CONTENTS
  4 .ARM          00000008  080126a0  080126a0  000226a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080126a8  080126a8  00030328  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080126a8  080126a8  000226a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080126ac  080126ac  000226ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000328  20000000  080126b0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000035b4  20000328  080129d8  00030328  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200038dc  080129d8  000338dc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00030328  2**0
                  CONTENTS, READONLY
 12 .debug_info   000299d0  00000000  00000000  00030351  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005c77  00000000  00000000  00059d21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001cb8  00000000  00000000  0005f998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001ad0  00000000  00000000  00061650  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024b67  00000000  00000000  00063120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023390  00000000  00000000  00087c87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c9ad8  00000000  00000000  000ab017  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00174aef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008b10  00000000  00000000  00174b44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	20000328 	.word	0x20000328
 800020c:	00000000 	.word	0x00000000
 8000210:	080112b4 	.word	0x080112b4

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	2000032c 	.word	0x2000032c
 800022c:	080112b4 	.word	0x080112b4

08000230 <strcmp>:
 8000230:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000234:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000238:	2a01      	cmp	r2, #1
 800023a:	bf28      	it	cs
 800023c:	429a      	cmpcs	r2, r3
 800023e:	d0f7      	beq.n	8000230 <strcmp>
 8000240:	1ad0      	subs	r0, r2, r3
 8000242:	4770      	bx	lr

08000244 <strlen>:
 8000244:	4603      	mov	r3, r0
 8000246:	f813 2b01 	ldrb.w	r2, [r3], #1
 800024a:	2a00      	cmp	r2, #0
 800024c:	d1fb      	bne.n	8000246 <strlen+0x2>
 800024e:	1a18      	subs	r0, r3, r0
 8000250:	3801      	subs	r0, #1
 8000252:	4770      	bx	lr

08000254 <__aeabi_drsub>:
 8000254:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000258:	e002      	b.n	8000260 <__adddf3>
 800025a:	bf00      	nop

0800025c <__aeabi_dsub>:
 800025c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000260 <__adddf3>:
 8000260:	b530      	push	{r4, r5, lr}
 8000262:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000266:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800026a:	ea94 0f05 	teq	r4, r5
 800026e:	bf08      	it	eq
 8000270:	ea90 0f02 	teqeq	r0, r2
 8000274:	bf1f      	itttt	ne
 8000276:	ea54 0c00 	orrsne.w	ip, r4, r0
 800027a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800027e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000282:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000286:	f000 80e2 	beq.w	800044e <__adddf3+0x1ee>
 800028a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800028e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000292:	bfb8      	it	lt
 8000294:	426d      	neglt	r5, r5
 8000296:	dd0c      	ble.n	80002b2 <__adddf3+0x52>
 8000298:	442c      	add	r4, r5
 800029a:	ea80 0202 	eor.w	r2, r0, r2
 800029e:	ea81 0303 	eor.w	r3, r1, r3
 80002a2:	ea82 0000 	eor.w	r0, r2, r0
 80002a6:	ea83 0101 	eor.w	r1, r3, r1
 80002aa:	ea80 0202 	eor.w	r2, r0, r2
 80002ae:	ea81 0303 	eor.w	r3, r1, r3
 80002b2:	2d36      	cmp	r5, #54	; 0x36
 80002b4:	bf88      	it	hi
 80002b6:	bd30      	pophi	{r4, r5, pc}
 80002b8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002bc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002c0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002c4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002c8:	d002      	beq.n	80002d0 <__adddf3+0x70>
 80002ca:	4240      	negs	r0, r0
 80002cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002d0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002d4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002d8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002dc:	d002      	beq.n	80002e4 <__adddf3+0x84>
 80002de:	4252      	negs	r2, r2
 80002e0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002e4:	ea94 0f05 	teq	r4, r5
 80002e8:	f000 80a7 	beq.w	800043a <__adddf3+0x1da>
 80002ec:	f1a4 0401 	sub.w	r4, r4, #1
 80002f0:	f1d5 0e20 	rsbs	lr, r5, #32
 80002f4:	db0d      	blt.n	8000312 <__adddf3+0xb2>
 80002f6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002fa:	fa22 f205 	lsr.w	r2, r2, r5
 80002fe:	1880      	adds	r0, r0, r2
 8000300:	f141 0100 	adc.w	r1, r1, #0
 8000304:	fa03 f20e 	lsl.w	r2, r3, lr
 8000308:	1880      	adds	r0, r0, r2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	4159      	adcs	r1, r3
 8000310:	e00e      	b.n	8000330 <__adddf3+0xd0>
 8000312:	f1a5 0520 	sub.w	r5, r5, #32
 8000316:	f10e 0e20 	add.w	lr, lr, #32
 800031a:	2a01      	cmp	r2, #1
 800031c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000320:	bf28      	it	cs
 8000322:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	18c0      	adds	r0, r0, r3
 800032c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000330:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000334:	d507      	bpl.n	8000346 <__adddf3+0xe6>
 8000336:	f04f 0e00 	mov.w	lr, #0
 800033a:	f1dc 0c00 	rsbs	ip, ip, #0
 800033e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000342:	eb6e 0101 	sbc.w	r1, lr, r1
 8000346:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800034a:	d31b      	bcc.n	8000384 <__adddf3+0x124>
 800034c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000350:	d30c      	bcc.n	800036c <__adddf3+0x10c>
 8000352:	0849      	lsrs	r1, r1, #1
 8000354:	ea5f 0030 	movs.w	r0, r0, rrx
 8000358:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800035c:	f104 0401 	add.w	r4, r4, #1
 8000360:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000364:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000368:	f080 809a 	bcs.w	80004a0 <__adddf3+0x240>
 800036c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000370:	bf08      	it	eq
 8000372:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000376:	f150 0000 	adcs.w	r0, r0, #0
 800037a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800037e:	ea41 0105 	orr.w	r1, r1, r5
 8000382:	bd30      	pop	{r4, r5, pc}
 8000384:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000388:	4140      	adcs	r0, r0
 800038a:	eb41 0101 	adc.w	r1, r1, r1
 800038e:	3c01      	subs	r4, #1
 8000390:	bf28      	it	cs
 8000392:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000396:	d2e9      	bcs.n	800036c <__adddf3+0x10c>
 8000398:	f091 0f00 	teq	r1, #0
 800039c:	bf04      	itt	eq
 800039e:	4601      	moveq	r1, r0
 80003a0:	2000      	moveq	r0, #0
 80003a2:	fab1 f381 	clz	r3, r1
 80003a6:	bf08      	it	eq
 80003a8:	3320      	addeq	r3, #32
 80003aa:	f1a3 030b 	sub.w	r3, r3, #11
 80003ae:	f1b3 0220 	subs.w	r2, r3, #32
 80003b2:	da0c      	bge.n	80003ce <__adddf3+0x16e>
 80003b4:	320c      	adds	r2, #12
 80003b6:	dd08      	ble.n	80003ca <__adddf3+0x16a>
 80003b8:	f102 0c14 	add.w	ip, r2, #20
 80003bc:	f1c2 020c 	rsb	r2, r2, #12
 80003c0:	fa01 f00c 	lsl.w	r0, r1, ip
 80003c4:	fa21 f102 	lsr.w	r1, r1, r2
 80003c8:	e00c      	b.n	80003e4 <__adddf3+0x184>
 80003ca:	f102 0214 	add.w	r2, r2, #20
 80003ce:	bfd8      	it	le
 80003d0:	f1c2 0c20 	rsble	ip, r2, #32
 80003d4:	fa01 f102 	lsl.w	r1, r1, r2
 80003d8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003dc:	bfdc      	itt	le
 80003de:	ea41 010c 	orrle.w	r1, r1, ip
 80003e2:	4090      	lslle	r0, r2
 80003e4:	1ae4      	subs	r4, r4, r3
 80003e6:	bfa2      	ittt	ge
 80003e8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003ec:	4329      	orrge	r1, r5
 80003ee:	bd30      	popge	{r4, r5, pc}
 80003f0:	ea6f 0404 	mvn.w	r4, r4
 80003f4:	3c1f      	subs	r4, #31
 80003f6:	da1c      	bge.n	8000432 <__adddf3+0x1d2>
 80003f8:	340c      	adds	r4, #12
 80003fa:	dc0e      	bgt.n	800041a <__adddf3+0x1ba>
 80003fc:	f104 0414 	add.w	r4, r4, #20
 8000400:	f1c4 0220 	rsb	r2, r4, #32
 8000404:	fa20 f004 	lsr.w	r0, r0, r4
 8000408:	fa01 f302 	lsl.w	r3, r1, r2
 800040c:	ea40 0003 	orr.w	r0, r0, r3
 8000410:	fa21 f304 	lsr.w	r3, r1, r4
 8000414:	ea45 0103 	orr.w	r1, r5, r3
 8000418:	bd30      	pop	{r4, r5, pc}
 800041a:	f1c4 040c 	rsb	r4, r4, #12
 800041e:	f1c4 0220 	rsb	r2, r4, #32
 8000422:	fa20 f002 	lsr.w	r0, r0, r2
 8000426:	fa01 f304 	lsl.w	r3, r1, r4
 800042a:	ea40 0003 	orr.w	r0, r0, r3
 800042e:	4629      	mov	r1, r5
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	fa21 f004 	lsr.w	r0, r1, r4
 8000436:	4629      	mov	r1, r5
 8000438:	bd30      	pop	{r4, r5, pc}
 800043a:	f094 0f00 	teq	r4, #0
 800043e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000442:	bf06      	itte	eq
 8000444:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000448:	3401      	addeq	r4, #1
 800044a:	3d01      	subne	r5, #1
 800044c:	e74e      	b.n	80002ec <__adddf3+0x8c>
 800044e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000452:	bf18      	it	ne
 8000454:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000458:	d029      	beq.n	80004ae <__adddf3+0x24e>
 800045a:	ea94 0f05 	teq	r4, r5
 800045e:	bf08      	it	eq
 8000460:	ea90 0f02 	teqeq	r0, r2
 8000464:	d005      	beq.n	8000472 <__adddf3+0x212>
 8000466:	ea54 0c00 	orrs.w	ip, r4, r0
 800046a:	bf04      	itt	eq
 800046c:	4619      	moveq	r1, r3
 800046e:	4610      	moveq	r0, r2
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea91 0f03 	teq	r1, r3
 8000476:	bf1e      	ittt	ne
 8000478:	2100      	movne	r1, #0
 800047a:	2000      	movne	r0, #0
 800047c:	bd30      	popne	{r4, r5, pc}
 800047e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000482:	d105      	bne.n	8000490 <__adddf3+0x230>
 8000484:	0040      	lsls	r0, r0, #1
 8000486:	4149      	adcs	r1, r1
 8000488:	bf28      	it	cs
 800048a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800048e:	bd30      	pop	{r4, r5, pc}
 8000490:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000494:	bf3c      	itt	cc
 8000496:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800049a:	bd30      	popcc	{r4, r5, pc}
 800049c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004a0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004a4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004a8:	f04f 0000 	mov.w	r0, #0
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004b2:	bf1a      	itte	ne
 80004b4:	4619      	movne	r1, r3
 80004b6:	4610      	movne	r0, r2
 80004b8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004bc:	bf1c      	itt	ne
 80004be:	460b      	movne	r3, r1
 80004c0:	4602      	movne	r2, r0
 80004c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004c6:	bf06      	itte	eq
 80004c8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004cc:	ea91 0f03 	teqeq	r1, r3
 80004d0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	bf00      	nop

080004d8 <__aeabi_ui2d>:
 80004d8:	f090 0f00 	teq	r0, #0
 80004dc:	bf04      	itt	eq
 80004de:	2100      	moveq	r1, #0
 80004e0:	4770      	bxeq	lr
 80004e2:	b530      	push	{r4, r5, lr}
 80004e4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ec:	f04f 0500 	mov.w	r5, #0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e750      	b.n	8000398 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_i2d>:
 80004f8:	f090 0f00 	teq	r0, #0
 80004fc:	bf04      	itt	eq
 80004fe:	2100      	moveq	r1, #0
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000508:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000510:	bf48      	it	mi
 8000512:	4240      	negmi	r0, r0
 8000514:	f04f 0100 	mov.w	r1, #0
 8000518:	e73e      	b.n	8000398 <__adddf3+0x138>
 800051a:	bf00      	nop

0800051c <__aeabi_f2d>:
 800051c:	0042      	lsls	r2, r0, #1
 800051e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000522:	ea4f 0131 	mov.w	r1, r1, rrx
 8000526:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800052a:	bf1f      	itttt	ne
 800052c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000530:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000534:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000538:	4770      	bxne	lr
 800053a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800053e:	bf08      	it	eq
 8000540:	4770      	bxeq	lr
 8000542:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000546:	bf04      	itt	eq
 8000548:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000554:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000558:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800055c:	e71c      	b.n	8000398 <__adddf3+0x138>
 800055e:	bf00      	nop

08000560 <__aeabi_ul2d>:
 8000560:	ea50 0201 	orrs.w	r2, r0, r1
 8000564:	bf08      	it	eq
 8000566:	4770      	bxeq	lr
 8000568:	b530      	push	{r4, r5, lr}
 800056a:	f04f 0500 	mov.w	r5, #0
 800056e:	e00a      	b.n	8000586 <__aeabi_l2d+0x16>

08000570 <__aeabi_l2d>:
 8000570:	ea50 0201 	orrs.w	r2, r0, r1
 8000574:	bf08      	it	eq
 8000576:	4770      	bxeq	lr
 8000578:	b530      	push	{r4, r5, lr}
 800057a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800057e:	d502      	bpl.n	8000586 <__aeabi_l2d+0x16>
 8000580:	4240      	negs	r0, r0
 8000582:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000586:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800058a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800058e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000592:	f43f aed8 	beq.w	8000346 <__adddf3+0xe6>
 8000596:	f04f 0203 	mov.w	r2, #3
 800059a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800059e:	bf18      	it	ne
 80005a0:	3203      	addne	r2, #3
 80005a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005a6:	bf18      	it	ne
 80005a8:	3203      	addne	r2, #3
 80005aa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ae:	f1c2 0320 	rsb	r3, r2, #32
 80005b2:	fa00 fc03 	lsl.w	ip, r0, r3
 80005b6:	fa20 f002 	lsr.w	r0, r0, r2
 80005ba:	fa01 fe03 	lsl.w	lr, r1, r3
 80005be:	ea40 000e 	orr.w	r0, r0, lr
 80005c2:	fa21 f102 	lsr.w	r1, r1, r2
 80005c6:	4414      	add	r4, r2
 80005c8:	e6bd      	b.n	8000346 <__adddf3+0xe6>
 80005ca:	bf00      	nop

080005cc <__aeabi_dmul>:
 80005cc:	b570      	push	{r4, r5, r6, lr}
 80005ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005da:	bf1d      	ittte	ne
 80005dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005e0:	ea94 0f0c 	teqne	r4, ip
 80005e4:	ea95 0f0c 	teqne	r5, ip
 80005e8:	f000 f8de 	bleq	80007a8 <__aeabi_dmul+0x1dc>
 80005ec:	442c      	add	r4, r5
 80005ee:	ea81 0603 	eor.w	r6, r1, r3
 80005f2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005f6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005fa:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005fe:	bf18      	it	ne
 8000600:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000604:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000608:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800060c:	d038      	beq.n	8000680 <__aeabi_dmul+0xb4>
 800060e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000612:	f04f 0500 	mov.w	r5, #0
 8000616:	fbe1 e502 	umlal	lr, r5, r1, r2
 800061a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800061e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000622:	f04f 0600 	mov.w	r6, #0
 8000626:	fbe1 5603 	umlal	r5, r6, r1, r3
 800062a:	f09c 0f00 	teq	ip, #0
 800062e:	bf18      	it	ne
 8000630:	f04e 0e01 	orrne.w	lr, lr, #1
 8000634:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000638:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800063c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000640:	d204      	bcs.n	800064c <__aeabi_dmul+0x80>
 8000642:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000646:	416d      	adcs	r5, r5
 8000648:	eb46 0606 	adc.w	r6, r6, r6
 800064c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000650:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000654:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000658:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800065c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000660:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000664:	bf88      	it	hi
 8000666:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800066a:	d81e      	bhi.n	80006aa <__aeabi_dmul+0xde>
 800066c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000670:	bf08      	it	eq
 8000672:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000676:	f150 0000 	adcs.w	r0, r0, #0
 800067a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800067e:	bd70      	pop	{r4, r5, r6, pc}
 8000680:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000684:	ea46 0101 	orr.w	r1, r6, r1
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	ea81 0103 	eor.w	r1, r1, r3
 8000690:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000694:	bfc2      	ittt	gt
 8000696:	ebd4 050c 	rsbsgt	r5, r4, ip
 800069a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800069e:	bd70      	popgt	{r4, r5, r6, pc}
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006a4:	f04f 0e00 	mov.w	lr, #0
 80006a8:	3c01      	subs	r4, #1
 80006aa:	f300 80ab 	bgt.w	8000804 <__aeabi_dmul+0x238>
 80006ae:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006b2:	bfde      	ittt	le
 80006b4:	2000      	movle	r0, #0
 80006b6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ba:	bd70      	pople	{r4, r5, r6, pc}
 80006bc:	f1c4 0400 	rsb	r4, r4, #0
 80006c0:	3c20      	subs	r4, #32
 80006c2:	da35      	bge.n	8000730 <__aeabi_dmul+0x164>
 80006c4:	340c      	adds	r4, #12
 80006c6:	dc1b      	bgt.n	8000700 <__aeabi_dmul+0x134>
 80006c8:	f104 0414 	add.w	r4, r4, #20
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f305 	lsl.w	r3, r0, r5
 80006d4:	fa20 f004 	lsr.w	r0, r0, r4
 80006d8:	fa01 f205 	lsl.w	r2, r1, r5
 80006dc:	ea40 0002 	orr.w	r0, r0, r2
 80006e0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ec:	fa21 f604 	lsr.w	r6, r1, r4
 80006f0:	eb42 0106 	adc.w	r1, r2, r6
 80006f4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f8:	bf08      	it	eq
 80006fa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fe:	bd70      	pop	{r4, r5, r6, pc}
 8000700:	f1c4 040c 	rsb	r4, r4, #12
 8000704:	f1c4 0520 	rsb	r5, r4, #32
 8000708:	fa00 f304 	lsl.w	r3, r0, r4
 800070c:	fa20 f005 	lsr.w	r0, r0, r5
 8000710:	fa01 f204 	lsl.w	r2, r1, r4
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	f141 0100 	adc.w	r1, r1, #0
 8000724:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000728:	bf08      	it	eq
 800072a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072e:	bd70      	pop	{r4, r5, r6, pc}
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f205 	lsl.w	r2, r0, r5
 8000738:	ea4e 0e02 	orr.w	lr, lr, r2
 800073c:	fa20 f304 	lsr.w	r3, r0, r4
 8000740:	fa01 f205 	lsl.w	r2, r1, r5
 8000744:	ea43 0302 	orr.w	r3, r3, r2
 8000748:	fa21 f004 	lsr.w	r0, r1, r4
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	fa21 f204 	lsr.w	r2, r1, r4
 8000754:	ea20 0002 	bic.w	r0, r0, r2
 8000758:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800075c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000760:	bf08      	it	eq
 8000762:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000766:	bd70      	pop	{r4, r5, r6, pc}
 8000768:	f094 0f00 	teq	r4, #0
 800076c:	d10f      	bne.n	800078e <__aeabi_dmul+0x1c2>
 800076e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000772:	0040      	lsls	r0, r0, #1
 8000774:	eb41 0101 	adc.w	r1, r1, r1
 8000778:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800077c:	bf08      	it	eq
 800077e:	3c01      	subeq	r4, #1
 8000780:	d0f7      	beq.n	8000772 <__aeabi_dmul+0x1a6>
 8000782:	ea41 0106 	orr.w	r1, r1, r6
 8000786:	f095 0f00 	teq	r5, #0
 800078a:	bf18      	it	ne
 800078c:	4770      	bxne	lr
 800078e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000792:	0052      	lsls	r2, r2, #1
 8000794:	eb43 0303 	adc.w	r3, r3, r3
 8000798:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800079c:	bf08      	it	eq
 800079e:	3d01      	subeq	r5, #1
 80007a0:	d0f7      	beq.n	8000792 <__aeabi_dmul+0x1c6>
 80007a2:	ea43 0306 	orr.w	r3, r3, r6
 80007a6:	4770      	bx	lr
 80007a8:	ea94 0f0c 	teq	r4, ip
 80007ac:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007b0:	bf18      	it	ne
 80007b2:	ea95 0f0c 	teqne	r5, ip
 80007b6:	d00c      	beq.n	80007d2 <__aeabi_dmul+0x206>
 80007b8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007bc:	bf18      	it	ne
 80007be:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c2:	d1d1      	bne.n	8000768 <__aeabi_dmul+0x19c>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	f04f 0000 	mov.w	r0, #0
 80007d0:	bd70      	pop	{r4, r5, r6, pc}
 80007d2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d6:	bf06      	itte	eq
 80007d8:	4610      	moveq	r0, r2
 80007da:	4619      	moveq	r1, r3
 80007dc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e0:	d019      	beq.n	8000816 <__aeabi_dmul+0x24a>
 80007e2:	ea94 0f0c 	teq	r4, ip
 80007e6:	d102      	bne.n	80007ee <__aeabi_dmul+0x222>
 80007e8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007ec:	d113      	bne.n	8000816 <__aeabi_dmul+0x24a>
 80007ee:	ea95 0f0c 	teq	r5, ip
 80007f2:	d105      	bne.n	8000800 <__aeabi_dmul+0x234>
 80007f4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007f8:	bf1c      	itt	ne
 80007fa:	4610      	movne	r0, r2
 80007fc:	4619      	movne	r1, r3
 80007fe:	d10a      	bne.n	8000816 <__aeabi_dmul+0x24a>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800080c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000810:	f04f 0000 	mov.w	r0, #0
 8000814:	bd70      	pop	{r4, r5, r6, pc}
 8000816:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800081a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800081e:	bd70      	pop	{r4, r5, r6, pc}

08000820 <__aeabi_ddiv>:
 8000820:	b570      	push	{r4, r5, r6, lr}
 8000822:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000826:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800082a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800082e:	bf1d      	ittte	ne
 8000830:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000834:	ea94 0f0c 	teqne	r4, ip
 8000838:	ea95 0f0c 	teqne	r5, ip
 800083c:	f000 f8a7 	bleq	800098e <__aeabi_ddiv+0x16e>
 8000840:	eba4 0405 	sub.w	r4, r4, r5
 8000844:	ea81 0e03 	eor.w	lr, r1, r3
 8000848:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800084c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000850:	f000 8088 	beq.w	8000964 <__aeabi_ddiv+0x144>
 8000854:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000858:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800085c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000860:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000864:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000868:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800086c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000870:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000874:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000878:	429d      	cmp	r5, r3
 800087a:	bf08      	it	eq
 800087c:	4296      	cmpeq	r6, r2
 800087e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000882:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000886:	d202      	bcs.n	800088e <__aeabi_ddiv+0x6e>
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	1ab6      	subs	r6, r6, r2
 8000890:	eb65 0503 	sbc.w	r5, r5, r3
 8000894:	085b      	lsrs	r3, r3, #1
 8000896:	ea4f 0232 	mov.w	r2, r2, rrx
 800089a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800089e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008a2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008aa:	bf22      	ittt	cs
 80008ac:	1ab6      	subcs	r6, r6, r2
 80008ae:	4675      	movcs	r5, lr
 80008b0:	ea40 000c 	orrcs.w	r0, r0, ip
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	ebb6 0e02 	subs.w	lr, r6, r2
 80008be:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c2:	bf22      	ittt	cs
 80008c4:	1ab6      	subcs	r6, r6, r2
 80008c6:	4675      	movcs	r5, lr
 80008c8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008cc:	085b      	lsrs	r3, r3, #1
 80008ce:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008da:	bf22      	ittt	cs
 80008dc:	1ab6      	subcs	r6, r6, r2
 80008de:	4675      	movcs	r5, lr
 80008e0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ee:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f2:	bf22      	ittt	cs
 80008f4:	1ab6      	subcs	r6, r6, r2
 80008f6:	4675      	movcs	r5, lr
 80008f8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008fc:	ea55 0e06 	orrs.w	lr, r5, r6
 8000900:	d018      	beq.n	8000934 <__aeabi_ddiv+0x114>
 8000902:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000906:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800090a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800090e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000912:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000916:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800091a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800091e:	d1c0      	bne.n	80008a2 <__aeabi_ddiv+0x82>
 8000920:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000924:	d10b      	bne.n	800093e <__aeabi_ddiv+0x11e>
 8000926:	ea41 0100 	orr.w	r1, r1, r0
 800092a:	f04f 0000 	mov.w	r0, #0
 800092e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000932:	e7b6      	b.n	80008a2 <__aeabi_ddiv+0x82>
 8000934:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000938:	bf04      	itt	eq
 800093a:	4301      	orreq	r1, r0
 800093c:	2000      	moveq	r0, #0
 800093e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000942:	bf88      	it	hi
 8000944:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000948:	f63f aeaf 	bhi.w	80006aa <__aeabi_dmul+0xde>
 800094c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000950:	bf04      	itt	eq
 8000952:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000956:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800095a:	f150 0000 	adcs.w	r0, r0, #0
 800095e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000962:	bd70      	pop	{r4, r5, r6, pc}
 8000964:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000968:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800096c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000970:	bfc2      	ittt	gt
 8000972:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000976:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800097a:	bd70      	popgt	{r4, r5, r6, pc}
 800097c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000980:	f04f 0e00 	mov.w	lr, #0
 8000984:	3c01      	subs	r4, #1
 8000986:	e690      	b.n	80006aa <__aeabi_dmul+0xde>
 8000988:	ea45 0e06 	orr.w	lr, r5, r6
 800098c:	e68d      	b.n	80006aa <__aeabi_dmul+0xde>
 800098e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000992:	ea94 0f0c 	teq	r4, ip
 8000996:	bf08      	it	eq
 8000998:	ea95 0f0c 	teqeq	r5, ip
 800099c:	f43f af3b 	beq.w	8000816 <__aeabi_dmul+0x24a>
 80009a0:	ea94 0f0c 	teq	r4, ip
 80009a4:	d10a      	bne.n	80009bc <__aeabi_ddiv+0x19c>
 80009a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009aa:	f47f af34 	bne.w	8000816 <__aeabi_dmul+0x24a>
 80009ae:	ea95 0f0c 	teq	r5, ip
 80009b2:	f47f af25 	bne.w	8000800 <__aeabi_dmul+0x234>
 80009b6:	4610      	mov	r0, r2
 80009b8:	4619      	mov	r1, r3
 80009ba:	e72c      	b.n	8000816 <__aeabi_dmul+0x24a>
 80009bc:	ea95 0f0c 	teq	r5, ip
 80009c0:	d106      	bne.n	80009d0 <__aeabi_ddiv+0x1b0>
 80009c2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009c6:	f43f aefd 	beq.w	80007c4 <__aeabi_dmul+0x1f8>
 80009ca:	4610      	mov	r0, r2
 80009cc:	4619      	mov	r1, r3
 80009ce:	e722      	b.n	8000816 <__aeabi_dmul+0x24a>
 80009d0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009d4:	bf18      	it	ne
 80009d6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009da:	f47f aec5 	bne.w	8000768 <__aeabi_dmul+0x19c>
 80009de:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009e2:	f47f af0d 	bne.w	8000800 <__aeabi_dmul+0x234>
 80009e6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ea:	f47f aeeb 	bne.w	80007c4 <__aeabi_dmul+0x1f8>
 80009ee:	e712      	b.n	8000816 <__aeabi_dmul+0x24a>

080009f0 <__gedf2>:
 80009f0:	f04f 3cff 	mov.w	ip, #4294967295
 80009f4:	e006      	b.n	8000a04 <__cmpdf2+0x4>
 80009f6:	bf00      	nop

080009f8 <__ledf2>:
 80009f8:	f04f 0c01 	mov.w	ip, #1
 80009fc:	e002      	b.n	8000a04 <__cmpdf2+0x4>
 80009fe:	bf00      	nop

08000a00 <__cmpdf2>:
 8000a00:	f04f 0c01 	mov.w	ip, #1
 8000a04:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a14:	bf18      	it	ne
 8000a16:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a1a:	d01b      	beq.n	8000a54 <__cmpdf2+0x54>
 8000a1c:	b001      	add	sp, #4
 8000a1e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a22:	bf0c      	ite	eq
 8000a24:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a28:	ea91 0f03 	teqne	r1, r3
 8000a2c:	bf02      	ittt	eq
 8000a2e:	ea90 0f02 	teqeq	r0, r2
 8000a32:	2000      	moveq	r0, #0
 8000a34:	4770      	bxeq	lr
 8000a36:	f110 0f00 	cmn.w	r0, #0
 8000a3a:	ea91 0f03 	teq	r1, r3
 8000a3e:	bf58      	it	pl
 8000a40:	4299      	cmppl	r1, r3
 8000a42:	bf08      	it	eq
 8000a44:	4290      	cmpeq	r0, r2
 8000a46:	bf2c      	ite	cs
 8000a48:	17d8      	asrcs	r0, r3, #31
 8000a4a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a4e:	f040 0001 	orr.w	r0, r0, #1
 8000a52:	4770      	bx	lr
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	d102      	bne.n	8000a64 <__cmpdf2+0x64>
 8000a5e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a62:	d107      	bne.n	8000a74 <__cmpdf2+0x74>
 8000a64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	d1d6      	bne.n	8000a1c <__cmpdf2+0x1c>
 8000a6e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a72:	d0d3      	beq.n	8000a1c <__cmpdf2+0x1c>
 8000a74:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop

08000a7c <__aeabi_cdrcmple>:
 8000a7c:	4684      	mov	ip, r0
 8000a7e:	4610      	mov	r0, r2
 8000a80:	4662      	mov	r2, ip
 8000a82:	468c      	mov	ip, r1
 8000a84:	4619      	mov	r1, r3
 8000a86:	4663      	mov	r3, ip
 8000a88:	e000      	b.n	8000a8c <__aeabi_cdcmpeq>
 8000a8a:	bf00      	nop

08000a8c <__aeabi_cdcmpeq>:
 8000a8c:	b501      	push	{r0, lr}
 8000a8e:	f7ff ffb7 	bl	8000a00 <__cmpdf2>
 8000a92:	2800      	cmp	r0, #0
 8000a94:	bf48      	it	mi
 8000a96:	f110 0f00 	cmnmi.w	r0, #0
 8000a9a:	bd01      	pop	{r0, pc}

08000a9c <__aeabi_dcmpeq>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff fff4 	bl	8000a8c <__aeabi_cdcmpeq>
 8000aa4:	bf0c      	ite	eq
 8000aa6:	2001      	moveq	r0, #1
 8000aa8:	2000      	movne	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmplt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffea 	bl	8000a8c <__aeabi_cdcmpeq>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmple>:
 8000ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac8:	f7ff ffe0 	bl	8000a8c <__aeabi_cdcmpeq>
 8000acc:	bf94      	ite	ls
 8000ace:	2001      	movls	r0, #1
 8000ad0:	2000      	movhi	r0, #0
 8000ad2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_dcmpge>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff ffce 	bl	8000a7c <__aeabi_cdrcmple>
 8000ae0:	bf94      	ite	ls
 8000ae2:	2001      	movls	r0, #1
 8000ae4:	2000      	movhi	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmpgt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffc4 	bl	8000a7c <__aeabi_cdrcmple>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmpun>:
 8000b00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d102      	bne.n	8000b10 <__aeabi_dcmpun+0x10>
 8000b0a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b0e:	d10a      	bne.n	8000b26 <__aeabi_dcmpun+0x26>
 8000b10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b18:	d102      	bne.n	8000b20 <__aeabi_dcmpun+0x20>
 8000b1a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b1e:	d102      	bne.n	8000b26 <__aeabi_dcmpun+0x26>
 8000b20:	f04f 0000 	mov.w	r0, #0
 8000b24:	4770      	bx	lr
 8000b26:	f04f 0001 	mov.w	r0, #1
 8000b2a:	4770      	bx	lr

08000b2c <__aeabi_d2iz>:
 8000b2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b34:	d215      	bcs.n	8000b62 <__aeabi_d2iz+0x36>
 8000b36:	d511      	bpl.n	8000b5c <__aeabi_d2iz+0x30>
 8000b38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d912      	bls.n	8000b68 <__aeabi_d2iz+0x3c>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b52:	fa23 f002 	lsr.w	r0, r3, r2
 8000b56:	bf18      	it	ne
 8000b58:	4240      	negne	r0, r0
 8000b5a:	4770      	bx	lr
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b66:	d105      	bne.n	8000b74 <__aeabi_d2iz+0x48>
 8000b68:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b6c:	bf08      	it	eq
 8000b6e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b72:	4770      	bx	lr
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_d2f>:
 8000b7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b80:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b84:	bf24      	itt	cs
 8000b86:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b8a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b8e:	d90d      	bls.n	8000bac <__aeabi_d2f+0x30>
 8000b90:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b94:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b98:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b9c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ba0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ba4:	bf08      	it	eq
 8000ba6:	f020 0001 	biceq.w	r0, r0, #1
 8000baa:	4770      	bx	lr
 8000bac:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bb0:	d121      	bne.n	8000bf6 <__aeabi_d2f+0x7a>
 8000bb2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bb6:	bfbc      	itt	lt
 8000bb8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bbc:	4770      	bxlt	lr
 8000bbe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bc2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bc6:	f1c2 0218 	rsb	r2, r2, #24
 8000bca:	f1c2 0c20 	rsb	ip, r2, #32
 8000bce:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bd2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bd6:	bf18      	it	ne
 8000bd8:	f040 0001 	orrne.w	r0, r0, #1
 8000bdc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000be4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000be8:	ea40 000c 	orr.w	r0, r0, ip
 8000bec:	fa23 f302 	lsr.w	r3, r3, r2
 8000bf0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bf4:	e7cc      	b.n	8000b90 <__aeabi_d2f+0x14>
 8000bf6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bfa:	d107      	bne.n	8000c0c <__aeabi_d2f+0x90>
 8000bfc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c00:	bf1e      	ittt	ne
 8000c02:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c06:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c0a:	4770      	bxne	lr
 8000c0c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c10:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c14:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop

08000c1c <__aeabi_frsub>:
 8000c1c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c20:	e002      	b.n	8000c28 <__addsf3>
 8000c22:	bf00      	nop

08000c24 <__aeabi_fsub>:
 8000c24:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c28 <__addsf3>:
 8000c28:	0042      	lsls	r2, r0, #1
 8000c2a:	bf1f      	itttt	ne
 8000c2c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c30:	ea92 0f03 	teqne	r2, r3
 8000c34:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c38:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c3c:	d06a      	beq.n	8000d14 <__addsf3+0xec>
 8000c3e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c42:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c46:	bfc1      	itttt	gt
 8000c48:	18d2      	addgt	r2, r2, r3
 8000c4a:	4041      	eorgt	r1, r0
 8000c4c:	4048      	eorgt	r0, r1
 8000c4e:	4041      	eorgt	r1, r0
 8000c50:	bfb8      	it	lt
 8000c52:	425b      	neglt	r3, r3
 8000c54:	2b19      	cmp	r3, #25
 8000c56:	bf88      	it	hi
 8000c58:	4770      	bxhi	lr
 8000c5a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c5e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c62:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c66:	bf18      	it	ne
 8000c68:	4240      	negne	r0, r0
 8000c6a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c6e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c72:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c76:	bf18      	it	ne
 8000c78:	4249      	negne	r1, r1
 8000c7a:	ea92 0f03 	teq	r2, r3
 8000c7e:	d03f      	beq.n	8000d00 <__addsf3+0xd8>
 8000c80:	f1a2 0201 	sub.w	r2, r2, #1
 8000c84:	fa41 fc03 	asr.w	ip, r1, r3
 8000c88:	eb10 000c 	adds.w	r0, r0, ip
 8000c8c:	f1c3 0320 	rsb	r3, r3, #32
 8000c90:	fa01 f103 	lsl.w	r1, r1, r3
 8000c94:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c98:	d502      	bpl.n	8000ca0 <__addsf3+0x78>
 8000c9a:	4249      	negs	r1, r1
 8000c9c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ca0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000ca4:	d313      	bcc.n	8000cce <__addsf3+0xa6>
 8000ca6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000caa:	d306      	bcc.n	8000cba <__addsf3+0x92>
 8000cac:	0840      	lsrs	r0, r0, #1
 8000cae:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cb2:	f102 0201 	add.w	r2, r2, #1
 8000cb6:	2afe      	cmp	r2, #254	; 0xfe
 8000cb8:	d251      	bcs.n	8000d5e <__addsf3+0x136>
 8000cba:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000cbe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cc2:	bf08      	it	eq
 8000cc4:	f020 0001 	biceq.w	r0, r0, #1
 8000cc8:	ea40 0003 	orr.w	r0, r0, r3
 8000ccc:	4770      	bx	lr
 8000cce:	0049      	lsls	r1, r1, #1
 8000cd0:	eb40 0000 	adc.w	r0, r0, r0
 8000cd4:	3a01      	subs	r2, #1
 8000cd6:	bf28      	it	cs
 8000cd8:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000cdc:	d2ed      	bcs.n	8000cba <__addsf3+0x92>
 8000cde:	fab0 fc80 	clz	ip, r0
 8000ce2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000ce6:	ebb2 020c 	subs.w	r2, r2, ip
 8000cea:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cee:	bfaa      	itet	ge
 8000cf0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cf4:	4252      	neglt	r2, r2
 8000cf6:	4318      	orrge	r0, r3
 8000cf8:	bfbc      	itt	lt
 8000cfa:	40d0      	lsrlt	r0, r2
 8000cfc:	4318      	orrlt	r0, r3
 8000cfe:	4770      	bx	lr
 8000d00:	f092 0f00 	teq	r2, #0
 8000d04:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d08:	bf06      	itte	eq
 8000d0a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d0e:	3201      	addeq	r2, #1
 8000d10:	3b01      	subne	r3, #1
 8000d12:	e7b5      	b.n	8000c80 <__addsf3+0x58>
 8000d14:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d18:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d1c:	bf18      	it	ne
 8000d1e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d22:	d021      	beq.n	8000d68 <__addsf3+0x140>
 8000d24:	ea92 0f03 	teq	r2, r3
 8000d28:	d004      	beq.n	8000d34 <__addsf3+0x10c>
 8000d2a:	f092 0f00 	teq	r2, #0
 8000d2e:	bf08      	it	eq
 8000d30:	4608      	moveq	r0, r1
 8000d32:	4770      	bx	lr
 8000d34:	ea90 0f01 	teq	r0, r1
 8000d38:	bf1c      	itt	ne
 8000d3a:	2000      	movne	r0, #0
 8000d3c:	4770      	bxne	lr
 8000d3e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d42:	d104      	bne.n	8000d4e <__addsf3+0x126>
 8000d44:	0040      	lsls	r0, r0, #1
 8000d46:	bf28      	it	cs
 8000d48:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d4c:	4770      	bx	lr
 8000d4e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d52:	bf3c      	itt	cc
 8000d54:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d58:	4770      	bxcc	lr
 8000d5a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d5e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d62:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d66:	4770      	bx	lr
 8000d68:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d6c:	bf16      	itet	ne
 8000d6e:	4608      	movne	r0, r1
 8000d70:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d74:	4601      	movne	r1, r0
 8000d76:	0242      	lsls	r2, r0, #9
 8000d78:	bf06      	itte	eq
 8000d7a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d7e:	ea90 0f01 	teqeq	r0, r1
 8000d82:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d86:	4770      	bx	lr

08000d88 <__aeabi_ui2f>:
 8000d88:	f04f 0300 	mov.w	r3, #0
 8000d8c:	e004      	b.n	8000d98 <__aeabi_i2f+0x8>
 8000d8e:	bf00      	nop

08000d90 <__aeabi_i2f>:
 8000d90:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d94:	bf48      	it	mi
 8000d96:	4240      	negmi	r0, r0
 8000d98:	ea5f 0c00 	movs.w	ip, r0
 8000d9c:	bf08      	it	eq
 8000d9e:	4770      	bxeq	lr
 8000da0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000da4:	4601      	mov	r1, r0
 8000da6:	f04f 0000 	mov.w	r0, #0
 8000daa:	e01c      	b.n	8000de6 <__aeabi_l2f+0x2a>

08000dac <__aeabi_ul2f>:
 8000dac:	ea50 0201 	orrs.w	r2, r0, r1
 8000db0:	bf08      	it	eq
 8000db2:	4770      	bxeq	lr
 8000db4:	f04f 0300 	mov.w	r3, #0
 8000db8:	e00a      	b.n	8000dd0 <__aeabi_l2f+0x14>
 8000dba:	bf00      	nop

08000dbc <__aeabi_l2f>:
 8000dbc:	ea50 0201 	orrs.w	r2, r0, r1
 8000dc0:	bf08      	it	eq
 8000dc2:	4770      	bxeq	lr
 8000dc4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000dc8:	d502      	bpl.n	8000dd0 <__aeabi_l2f+0x14>
 8000dca:	4240      	negs	r0, r0
 8000dcc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dd0:	ea5f 0c01 	movs.w	ip, r1
 8000dd4:	bf02      	ittt	eq
 8000dd6:	4684      	moveq	ip, r0
 8000dd8:	4601      	moveq	r1, r0
 8000dda:	2000      	moveq	r0, #0
 8000ddc:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000de0:	bf08      	it	eq
 8000de2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000de6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000dea:	fabc f28c 	clz	r2, ip
 8000dee:	3a08      	subs	r2, #8
 8000df0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000df4:	db10      	blt.n	8000e18 <__aeabi_l2f+0x5c>
 8000df6:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dfa:	4463      	add	r3, ip
 8000dfc:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e00:	f1c2 0220 	rsb	r2, r2, #32
 8000e04:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e08:	fa20 f202 	lsr.w	r2, r0, r2
 8000e0c:	eb43 0002 	adc.w	r0, r3, r2
 8000e10:	bf08      	it	eq
 8000e12:	f020 0001 	biceq.w	r0, r0, #1
 8000e16:	4770      	bx	lr
 8000e18:	f102 0220 	add.w	r2, r2, #32
 8000e1c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e20:	f1c2 0220 	rsb	r2, r2, #32
 8000e24:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e28:	fa21 f202 	lsr.w	r2, r1, r2
 8000e2c:	eb43 0002 	adc.w	r0, r3, r2
 8000e30:	bf08      	it	eq
 8000e32:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e36:	4770      	bx	lr

08000e38 <__aeabi_fmul>:
 8000e38:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e3c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e40:	bf1e      	ittt	ne
 8000e42:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e46:	ea92 0f0c 	teqne	r2, ip
 8000e4a:	ea93 0f0c 	teqne	r3, ip
 8000e4e:	d06f      	beq.n	8000f30 <__aeabi_fmul+0xf8>
 8000e50:	441a      	add	r2, r3
 8000e52:	ea80 0c01 	eor.w	ip, r0, r1
 8000e56:	0240      	lsls	r0, r0, #9
 8000e58:	bf18      	it	ne
 8000e5a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e5e:	d01e      	beq.n	8000e9e <__aeabi_fmul+0x66>
 8000e60:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e64:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e68:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e6c:	fba0 3101 	umull	r3, r1, r0, r1
 8000e70:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e74:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e78:	bf3e      	ittt	cc
 8000e7a:	0049      	lslcc	r1, r1, #1
 8000e7c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e80:	005b      	lslcc	r3, r3, #1
 8000e82:	ea40 0001 	orr.w	r0, r0, r1
 8000e86:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e8a:	2afd      	cmp	r2, #253	; 0xfd
 8000e8c:	d81d      	bhi.n	8000eca <__aeabi_fmul+0x92>
 8000e8e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e92:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e96:	bf08      	it	eq
 8000e98:	f020 0001 	biceq.w	r0, r0, #1
 8000e9c:	4770      	bx	lr
 8000e9e:	f090 0f00 	teq	r0, #0
 8000ea2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ea6:	bf08      	it	eq
 8000ea8:	0249      	lsleq	r1, r1, #9
 8000eaa:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eae:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000eb2:	3a7f      	subs	r2, #127	; 0x7f
 8000eb4:	bfc2      	ittt	gt
 8000eb6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eba:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ebe:	4770      	bxgt	lr
 8000ec0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ec4:	f04f 0300 	mov.w	r3, #0
 8000ec8:	3a01      	subs	r2, #1
 8000eca:	dc5d      	bgt.n	8000f88 <__aeabi_fmul+0x150>
 8000ecc:	f112 0f19 	cmn.w	r2, #25
 8000ed0:	bfdc      	itt	le
 8000ed2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000ed6:	4770      	bxle	lr
 8000ed8:	f1c2 0200 	rsb	r2, r2, #0
 8000edc:	0041      	lsls	r1, r0, #1
 8000ede:	fa21 f102 	lsr.w	r1, r1, r2
 8000ee2:	f1c2 0220 	rsb	r2, r2, #32
 8000ee6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000eea:	ea5f 0031 	movs.w	r0, r1, rrx
 8000eee:	f140 0000 	adc.w	r0, r0, #0
 8000ef2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000ef6:	bf08      	it	eq
 8000ef8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000efc:	4770      	bx	lr
 8000efe:	f092 0f00 	teq	r2, #0
 8000f02:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f06:	bf02      	ittt	eq
 8000f08:	0040      	lsleq	r0, r0, #1
 8000f0a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f0e:	3a01      	subeq	r2, #1
 8000f10:	d0f9      	beq.n	8000f06 <__aeabi_fmul+0xce>
 8000f12:	ea40 000c 	orr.w	r0, r0, ip
 8000f16:	f093 0f00 	teq	r3, #0
 8000f1a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f1e:	bf02      	ittt	eq
 8000f20:	0049      	lsleq	r1, r1, #1
 8000f22:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f26:	3b01      	subeq	r3, #1
 8000f28:	d0f9      	beq.n	8000f1e <__aeabi_fmul+0xe6>
 8000f2a:	ea41 010c 	orr.w	r1, r1, ip
 8000f2e:	e78f      	b.n	8000e50 <__aeabi_fmul+0x18>
 8000f30:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f34:	ea92 0f0c 	teq	r2, ip
 8000f38:	bf18      	it	ne
 8000f3a:	ea93 0f0c 	teqne	r3, ip
 8000f3e:	d00a      	beq.n	8000f56 <__aeabi_fmul+0x11e>
 8000f40:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f44:	bf18      	it	ne
 8000f46:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f4a:	d1d8      	bne.n	8000efe <__aeabi_fmul+0xc6>
 8000f4c:	ea80 0001 	eor.w	r0, r0, r1
 8000f50:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f54:	4770      	bx	lr
 8000f56:	f090 0f00 	teq	r0, #0
 8000f5a:	bf17      	itett	ne
 8000f5c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f60:	4608      	moveq	r0, r1
 8000f62:	f091 0f00 	teqne	r1, #0
 8000f66:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f6a:	d014      	beq.n	8000f96 <__aeabi_fmul+0x15e>
 8000f6c:	ea92 0f0c 	teq	r2, ip
 8000f70:	d101      	bne.n	8000f76 <__aeabi_fmul+0x13e>
 8000f72:	0242      	lsls	r2, r0, #9
 8000f74:	d10f      	bne.n	8000f96 <__aeabi_fmul+0x15e>
 8000f76:	ea93 0f0c 	teq	r3, ip
 8000f7a:	d103      	bne.n	8000f84 <__aeabi_fmul+0x14c>
 8000f7c:	024b      	lsls	r3, r1, #9
 8000f7e:	bf18      	it	ne
 8000f80:	4608      	movne	r0, r1
 8000f82:	d108      	bne.n	8000f96 <__aeabi_fmul+0x15e>
 8000f84:	ea80 0001 	eor.w	r0, r0, r1
 8000f88:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f94:	4770      	bx	lr
 8000f96:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f9a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f9e:	4770      	bx	lr

08000fa0 <__aeabi_fdiv>:
 8000fa0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000fa4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fa8:	bf1e      	ittt	ne
 8000faa:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fae:	ea92 0f0c 	teqne	r2, ip
 8000fb2:	ea93 0f0c 	teqne	r3, ip
 8000fb6:	d069      	beq.n	800108c <__aeabi_fdiv+0xec>
 8000fb8:	eba2 0203 	sub.w	r2, r2, r3
 8000fbc:	ea80 0c01 	eor.w	ip, r0, r1
 8000fc0:	0249      	lsls	r1, r1, #9
 8000fc2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000fc6:	d037      	beq.n	8001038 <__aeabi_fdiv+0x98>
 8000fc8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000fcc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000fd0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000fd4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000fd8:	428b      	cmp	r3, r1
 8000fda:	bf38      	it	cc
 8000fdc:	005b      	lslcc	r3, r3, #1
 8000fde:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000fe2:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000fe6:	428b      	cmp	r3, r1
 8000fe8:	bf24      	itt	cs
 8000fea:	1a5b      	subcs	r3, r3, r1
 8000fec:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ff0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ff4:	bf24      	itt	cs
 8000ff6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ffa:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000ffe:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001002:	bf24      	itt	cs
 8001004:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8001008:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800100c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001010:	bf24      	itt	cs
 8001012:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8001016:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800101a:	011b      	lsls	r3, r3, #4
 800101c:	bf18      	it	ne
 800101e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001022:	d1e0      	bne.n	8000fe6 <__aeabi_fdiv+0x46>
 8001024:	2afd      	cmp	r2, #253	; 0xfd
 8001026:	f63f af50 	bhi.w	8000eca <__aeabi_fmul+0x92>
 800102a:	428b      	cmp	r3, r1
 800102c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001030:	bf08      	it	eq
 8001032:	f020 0001 	biceq.w	r0, r0, #1
 8001036:	4770      	bx	lr
 8001038:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800103c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001040:	327f      	adds	r2, #127	; 0x7f
 8001042:	bfc2      	ittt	gt
 8001044:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8001048:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800104c:	4770      	bxgt	lr
 800104e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001052:	f04f 0300 	mov.w	r3, #0
 8001056:	3a01      	subs	r2, #1
 8001058:	e737      	b.n	8000eca <__aeabi_fmul+0x92>
 800105a:	f092 0f00 	teq	r2, #0
 800105e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8001062:	bf02      	ittt	eq
 8001064:	0040      	lsleq	r0, r0, #1
 8001066:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800106a:	3a01      	subeq	r2, #1
 800106c:	d0f9      	beq.n	8001062 <__aeabi_fdiv+0xc2>
 800106e:	ea40 000c 	orr.w	r0, r0, ip
 8001072:	f093 0f00 	teq	r3, #0
 8001076:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800107a:	bf02      	ittt	eq
 800107c:	0049      	lsleq	r1, r1, #1
 800107e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001082:	3b01      	subeq	r3, #1
 8001084:	d0f9      	beq.n	800107a <__aeabi_fdiv+0xda>
 8001086:	ea41 010c 	orr.w	r1, r1, ip
 800108a:	e795      	b.n	8000fb8 <__aeabi_fdiv+0x18>
 800108c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001090:	ea92 0f0c 	teq	r2, ip
 8001094:	d108      	bne.n	80010a8 <__aeabi_fdiv+0x108>
 8001096:	0242      	lsls	r2, r0, #9
 8001098:	f47f af7d 	bne.w	8000f96 <__aeabi_fmul+0x15e>
 800109c:	ea93 0f0c 	teq	r3, ip
 80010a0:	f47f af70 	bne.w	8000f84 <__aeabi_fmul+0x14c>
 80010a4:	4608      	mov	r0, r1
 80010a6:	e776      	b.n	8000f96 <__aeabi_fmul+0x15e>
 80010a8:	ea93 0f0c 	teq	r3, ip
 80010ac:	d104      	bne.n	80010b8 <__aeabi_fdiv+0x118>
 80010ae:	024b      	lsls	r3, r1, #9
 80010b0:	f43f af4c 	beq.w	8000f4c <__aeabi_fmul+0x114>
 80010b4:	4608      	mov	r0, r1
 80010b6:	e76e      	b.n	8000f96 <__aeabi_fmul+0x15e>
 80010b8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80010bc:	bf18      	it	ne
 80010be:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80010c2:	d1ca      	bne.n	800105a <__aeabi_fdiv+0xba>
 80010c4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80010c8:	f47f af5c 	bne.w	8000f84 <__aeabi_fmul+0x14c>
 80010cc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80010d0:	f47f af3c 	bne.w	8000f4c <__aeabi_fmul+0x114>
 80010d4:	e75f      	b.n	8000f96 <__aeabi_fmul+0x15e>
 80010d6:	bf00      	nop

080010d8 <__gesf2>:
 80010d8:	f04f 3cff 	mov.w	ip, #4294967295
 80010dc:	e006      	b.n	80010ec <__cmpsf2+0x4>
 80010de:	bf00      	nop

080010e0 <__lesf2>:
 80010e0:	f04f 0c01 	mov.w	ip, #1
 80010e4:	e002      	b.n	80010ec <__cmpsf2+0x4>
 80010e6:	bf00      	nop

080010e8 <__cmpsf2>:
 80010e8:	f04f 0c01 	mov.w	ip, #1
 80010ec:	f84d cd04 	str.w	ip, [sp, #-4]!
 80010f0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010f4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010f8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010fc:	bf18      	it	ne
 80010fe:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001102:	d011      	beq.n	8001128 <__cmpsf2+0x40>
 8001104:	b001      	add	sp, #4
 8001106:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800110a:	bf18      	it	ne
 800110c:	ea90 0f01 	teqne	r0, r1
 8001110:	bf58      	it	pl
 8001112:	ebb2 0003 	subspl.w	r0, r2, r3
 8001116:	bf88      	it	hi
 8001118:	17c8      	asrhi	r0, r1, #31
 800111a:	bf38      	it	cc
 800111c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001120:	bf18      	it	ne
 8001122:	f040 0001 	orrne.w	r0, r0, #1
 8001126:	4770      	bx	lr
 8001128:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800112c:	d102      	bne.n	8001134 <__cmpsf2+0x4c>
 800112e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001132:	d105      	bne.n	8001140 <__cmpsf2+0x58>
 8001134:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001138:	d1e4      	bne.n	8001104 <__cmpsf2+0x1c>
 800113a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800113e:	d0e1      	beq.n	8001104 <__cmpsf2+0x1c>
 8001140:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop

08001148 <__aeabi_cfrcmple>:
 8001148:	4684      	mov	ip, r0
 800114a:	4608      	mov	r0, r1
 800114c:	4661      	mov	r1, ip
 800114e:	e7ff      	b.n	8001150 <__aeabi_cfcmpeq>

08001150 <__aeabi_cfcmpeq>:
 8001150:	b50f      	push	{r0, r1, r2, r3, lr}
 8001152:	f7ff ffc9 	bl	80010e8 <__cmpsf2>
 8001156:	2800      	cmp	r0, #0
 8001158:	bf48      	it	mi
 800115a:	f110 0f00 	cmnmi.w	r0, #0
 800115e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001160 <__aeabi_fcmpeq>:
 8001160:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001164:	f7ff fff4 	bl	8001150 <__aeabi_cfcmpeq>
 8001168:	bf0c      	ite	eq
 800116a:	2001      	moveq	r0, #1
 800116c:	2000      	movne	r0, #0
 800116e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001172:	bf00      	nop

08001174 <__aeabi_fcmplt>:
 8001174:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001178:	f7ff ffea 	bl	8001150 <__aeabi_cfcmpeq>
 800117c:	bf34      	ite	cc
 800117e:	2001      	movcc	r0, #1
 8001180:	2000      	movcs	r0, #0
 8001182:	f85d fb08 	ldr.w	pc, [sp], #8
 8001186:	bf00      	nop

08001188 <__aeabi_fcmple>:
 8001188:	f84d ed08 	str.w	lr, [sp, #-8]!
 800118c:	f7ff ffe0 	bl	8001150 <__aeabi_cfcmpeq>
 8001190:	bf94      	ite	ls
 8001192:	2001      	movls	r0, #1
 8001194:	2000      	movhi	r0, #0
 8001196:	f85d fb08 	ldr.w	pc, [sp], #8
 800119a:	bf00      	nop

0800119c <__aeabi_fcmpge>:
 800119c:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011a0:	f7ff ffd2 	bl	8001148 <__aeabi_cfrcmple>
 80011a4:	bf94      	ite	ls
 80011a6:	2001      	movls	r0, #1
 80011a8:	2000      	movhi	r0, #0
 80011aa:	f85d fb08 	ldr.w	pc, [sp], #8
 80011ae:	bf00      	nop

080011b0 <__aeabi_fcmpgt>:
 80011b0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011b4:	f7ff ffc8 	bl	8001148 <__aeabi_cfrcmple>
 80011b8:	bf34      	ite	cc
 80011ba:	2001      	movcc	r0, #1
 80011bc:	2000      	movcs	r0, #0
 80011be:	f85d fb08 	ldr.w	pc, [sp], #8
 80011c2:	bf00      	nop

080011c4 <__aeabi_uldivmod>:
 80011c4:	b953      	cbnz	r3, 80011dc <__aeabi_uldivmod+0x18>
 80011c6:	b94a      	cbnz	r2, 80011dc <__aeabi_uldivmod+0x18>
 80011c8:	2900      	cmp	r1, #0
 80011ca:	bf08      	it	eq
 80011cc:	2800      	cmpeq	r0, #0
 80011ce:	bf1c      	itt	ne
 80011d0:	f04f 31ff 	movne.w	r1, #4294967295
 80011d4:	f04f 30ff 	movne.w	r0, #4294967295
 80011d8:	f000 b96e 	b.w	80014b8 <__aeabi_idiv0>
 80011dc:	f1ad 0c08 	sub.w	ip, sp, #8
 80011e0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80011e4:	f000 f806 	bl	80011f4 <__udivmoddi4>
 80011e8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011f0:	b004      	add	sp, #16
 80011f2:	4770      	bx	lr

080011f4 <__udivmoddi4>:
 80011f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80011f8:	9e08      	ldr	r6, [sp, #32]
 80011fa:	460d      	mov	r5, r1
 80011fc:	4604      	mov	r4, r0
 80011fe:	468e      	mov	lr, r1
 8001200:	2b00      	cmp	r3, #0
 8001202:	f040 8083 	bne.w	800130c <__udivmoddi4+0x118>
 8001206:	428a      	cmp	r2, r1
 8001208:	4617      	mov	r7, r2
 800120a:	d947      	bls.n	800129c <__udivmoddi4+0xa8>
 800120c:	fab2 f382 	clz	r3, r2
 8001210:	b14b      	cbz	r3, 8001226 <__udivmoddi4+0x32>
 8001212:	f1c3 0120 	rsb	r1, r3, #32
 8001216:	fa05 fe03 	lsl.w	lr, r5, r3
 800121a:	fa20 f101 	lsr.w	r1, r0, r1
 800121e:	409f      	lsls	r7, r3
 8001220:	ea41 0e0e 	orr.w	lr, r1, lr
 8001224:	409c      	lsls	r4, r3
 8001226:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800122a:	fbbe fcf8 	udiv	ip, lr, r8
 800122e:	fa1f f987 	uxth.w	r9, r7
 8001232:	fb08 e21c 	mls	r2, r8, ip, lr
 8001236:	fb0c f009 	mul.w	r0, ip, r9
 800123a:	0c21      	lsrs	r1, r4, #16
 800123c:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8001240:	4290      	cmp	r0, r2
 8001242:	d90a      	bls.n	800125a <__udivmoddi4+0x66>
 8001244:	18ba      	adds	r2, r7, r2
 8001246:	f10c 31ff 	add.w	r1, ip, #4294967295
 800124a:	f080 8118 	bcs.w	800147e <__udivmoddi4+0x28a>
 800124e:	4290      	cmp	r0, r2
 8001250:	f240 8115 	bls.w	800147e <__udivmoddi4+0x28a>
 8001254:	f1ac 0c02 	sub.w	ip, ip, #2
 8001258:	443a      	add	r2, r7
 800125a:	1a12      	subs	r2, r2, r0
 800125c:	fbb2 f0f8 	udiv	r0, r2, r8
 8001260:	fb08 2210 	mls	r2, r8, r0, r2
 8001264:	fb00 f109 	mul.w	r1, r0, r9
 8001268:	b2a4      	uxth	r4, r4
 800126a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800126e:	42a1      	cmp	r1, r4
 8001270:	d909      	bls.n	8001286 <__udivmoddi4+0x92>
 8001272:	193c      	adds	r4, r7, r4
 8001274:	f100 32ff 	add.w	r2, r0, #4294967295
 8001278:	f080 8103 	bcs.w	8001482 <__udivmoddi4+0x28e>
 800127c:	42a1      	cmp	r1, r4
 800127e:	f240 8100 	bls.w	8001482 <__udivmoddi4+0x28e>
 8001282:	3802      	subs	r0, #2
 8001284:	443c      	add	r4, r7
 8001286:	1a64      	subs	r4, r4, r1
 8001288:	2100      	movs	r1, #0
 800128a:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800128e:	b11e      	cbz	r6, 8001298 <__udivmoddi4+0xa4>
 8001290:	2200      	movs	r2, #0
 8001292:	40dc      	lsrs	r4, r3
 8001294:	e9c6 4200 	strd	r4, r2, [r6]
 8001298:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800129c:	b902      	cbnz	r2, 80012a0 <__udivmoddi4+0xac>
 800129e:	deff      	udf	#255	; 0xff
 80012a0:	fab2 f382 	clz	r3, r2
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d14f      	bne.n	8001348 <__udivmoddi4+0x154>
 80012a8:	1a8d      	subs	r5, r1, r2
 80012aa:	2101      	movs	r1, #1
 80012ac:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80012b0:	fa1f f882 	uxth.w	r8, r2
 80012b4:	fbb5 fcfe 	udiv	ip, r5, lr
 80012b8:	fb0e 551c 	mls	r5, lr, ip, r5
 80012bc:	fb08 f00c 	mul.w	r0, r8, ip
 80012c0:	0c22      	lsrs	r2, r4, #16
 80012c2:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 80012c6:	42a8      	cmp	r0, r5
 80012c8:	d907      	bls.n	80012da <__udivmoddi4+0xe6>
 80012ca:	197d      	adds	r5, r7, r5
 80012cc:	f10c 32ff 	add.w	r2, ip, #4294967295
 80012d0:	d202      	bcs.n	80012d8 <__udivmoddi4+0xe4>
 80012d2:	42a8      	cmp	r0, r5
 80012d4:	f200 80e9 	bhi.w	80014aa <__udivmoddi4+0x2b6>
 80012d8:	4694      	mov	ip, r2
 80012da:	1a2d      	subs	r5, r5, r0
 80012dc:	fbb5 f0fe 	udiv	r0, r5, lr
 80012e0:	fb0e 5510 	mls	r5, lr, r0, r5
 80012e4:	fb08 f800 	mul.w	r8, r8, r0
 80012e8:	b2a4      	uxth	r4, r4
 80012ea:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80012ee:	45a0      	cmp	r8, r4
 80012f0:	d907      	bls.n	8001302 <__udivmoddi4+0x10e>
 80012f2:	193c      	adds	r4, r7, r4
 80012f4:	f100 32ff 	add.w	r2, r0, #4294967295
 80012f8:	d202      	bcs.n	8001300 <__udivmoddi4+0x10c>
 80012fa:	45a0      	cmp	r8, r4
 80012fc:	f200 80d9 	bhi.w	80014b2 <__udivmoddi4+0x2be>
 8001300:	4610      	mov	r0, r2
 8001302:	eba4 0408 	sub.w	r4, r4, r8
 8001306:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800130a:	e7c0      	b.n	800128e <__udivmoddi4+0x9a>
 800130c:	428b      	cmp	r3, r1
 800130e:	d908      	bls.n	8001322 <__udivmoddi4+0x12e>
 8001310:	2e00      	cmp	r6, #0
 8001312:	f000 80b1 	beq.w	8001478 <__udivmoddi4+0x284>
 8001316:	2100      	movs	r1, #0
 8001318:	e9c6 0500 	strd	r0, r5, [r6]
 800131c:	4608      	mov	r0, r1
 800131e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001322:	fab3 f183 	clz	r1, r3
 8001326:	2900      	cmp	r1, #0
 8001328:	d14b      	bne.n	80013c2 <__udivmoddi4+0x1ce>
 800132a:	42ab      	cmp	r3, r5
 800132c:	d302      	bcc.n	8001334 <__udivmoddi4+0x140>
 800132e:	4282      	cmp	r2, r0
 8001330:	f200 80b9 	bhi.w	80014a6 <__udivmoddi4+0x2b2>
 8001334:	1a84      	subs	r4, r0, r2
 8001336:	eb65 0303 	sbc.w	r3, r5, r3
 800133a:	2001      	movs	r0, #1
 800133c:	469e      	mov	lr, r3
 800133e:	2e00      	cmp	r6, #0
 8001340:	d0aa      	beq.n	8001298 <__udivmoddi4+0xa4>
 8001342:	e9c6 4e00 	strd	r4, lr, [r6]
 8001346:	e7a7      	b.n	8001298 <__udivmoddi4+0xa4>
 8001348:	409f      	lsls	r7, r3
 800134a:	f1c3 0220 	rsb	r2, r3, #32
 800134e:	40d1      	lsrs	r1, r2
 8001350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001354:	fbb1 f0fe 	udiv	r0, r1, lr
 8001358:	fa1f f887 	uxth.w	r8, r7
 800135c:	fb0e 1110 	mls	r1, lr, r0, r1
 8001360:	fa24 f202 	lsr.w	r2, r4, r2
 8001364:	409d      	lsls	r5, r3
 8001366:	fb00 fc08 	mul.w	ip, r0, r8
 800136a:	432a      	orrs	r2, r5
 800136c:	0c15      	lsrs	r5, r2, #16
 800136e:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8001372:	45ac      	cmp	ip, r5
 8001374:	fa04 f403 	lsl.w	r4, r4, r3
 8001378:	d909      	bls.n	800138e <__udivmoddi4+0x19a>
 800137a:	197d      	adds	r5, r7, r5
 800137c:	f100 31ff 	add.w	r1, r0, #4294967295
 8001380:	f080 808f 	bcs.w	80014a2 <__udivmoddi4+0x2ae>
 8001384:	45ac      	cmp	ip, r5
 8001386:	f240 808c 	bls.w	80014a2 <__udivmoddi4+0x2ae>
 800138a:	3802      	subs	r0, #2
 800138c:	443d      	add	r5, r7
 800138e:	eba5 050c 	sub.w	r5, r5, ip
 8001392:	fbb5 f1fe 	udiv	r1, r5, lr
 8001396:	fb0e 5c11 	mls	ip, lr, r1, r5
 800139a:	fb01 f908 	mul.w	r9, r1, r8
 800139e:	b295      	uxth	r5, r2
 80013a0:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80013a4:	45a9      	cmp	r9, r5
 80013a6:	d907      	bls.n	80013b8 <__udivmoddi4+0x1c4>
 80013a8:	197d      	adds	r5, r7, r5
 80013aa:	f101 32ff 	add.w	r2, r1, #4294967295
 80013ae:	d274      	bcs.n	800149a <__udivmoddi4+0x2a6>
 80013b0:	45a9      	cmp	r9, r5
 80013b2:	d972      	bls.n	800149a <__udivmoddi4+0x2a6>
 80013b4:	3902      	subs	r1, #2
 80013b6:	443d      	add	r5, r7
 80013b8:	eba5 0509 	sub.w	r5, r5, r9
 80013bc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80013c0:	e778      	b.n	80012b4 <__udivmoddi4+0xc0>
 80013c2:	f1c1 0720 	rsb	r7, r1, #32
 80013c6:	408b      	lsls	r3, r1
 80013c8:	fa22 fc07 	lsr.w	ip, r2, r7
 80013cc:	ea4c 0c03 	orr.w	ip, ip, r3
 80013d0:	fa25 f407 	lsr.w	r4, r5, r7
 80013d4:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80013d8:	fbb4 f9fe 	udiv	r9, r4, lr
 80013dc:	fa1f f88c 	uxth.w	r8, ip
 80013e0:	fb0e 4419 	mls	r4, lr, r9, r4
 80013e4:	fa20 f307 	lsr.w	r3, r0, r7
 80013e8:	fb09 fa08 	mul.w	sl, r9, r8
 80013ec:	408d      	lsls	r5, r1
 80013ee:	431d      	orrs	r5, r3
 80013f0:	0c2b      	lsrs	r3, r5, #16
 80013f2:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80013f6:	45a2      	cmp	sl, r4
 80013f8:	fa02 f201 	lsl.w	r2, r2, r1
 80013fc:	fa00 f301 	lsl.w	r3, r0, r1
 8001400:	d909      	bls.n	8001416 <__udivmoddi4+0x222>
 8001402:	eb1c 0404 	adds.w	r4, ip, r4
 8001406:	f109 30ff 	add.w	r0, r9, #4294967295
 800140a:	d248      	bcs.n	800149e <__udivmoddi4+0x2aa>
 800140c:	45a2      	cmp	sl, r4
 800140e:	d946      	bls.n	800149e <__udivmoddi4+0x2aa>
 8001410:	f1a9 0902 	sub.w	r9, r9, #2
 8001414:	4464      	add	r4, ip
 8001416:	eba4 040a 	sub.w	r4, r4, sl
 800141a:	fbb4 f0fe 	udiv	r0, r4, lr
 800141e:	fb0e 4410 	mls	r4, lr, r0, r4
 8001422:	fb00 fa08 	mul.w	sl, r0, r8
 8001426:	b2ad      	uxth	r5, r5
 8001428:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 800142c:	45a2      	cmp	sl, r4
 800142e:	d908      	bls.n	8001442 <__udivmoddi4+0x24e>
 8001430:	eb1c 0404 	adds.w	r4, ip, r4
 8001434:	f100 35ff 	add.w	r5, r0, #4294967295
 8001438:	d22d      	bcs.n	8001496 <__udivmoddi4+0x2a2>
 800143a:	45a2      	cmp	sl, r4
 800143c:	d92b      	bls.n	8001496 <__udivmoddi4+0x2a2>
 800143e:	3802      	subs	r0, #2
 8001440:	4464      	add	r4, ip
 8001442:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001446:	fba0 8902 	umull	r8, r9, r0, r2
 800144a:	eba4 040a 	sub.w	r4, r4, sl
 800144e:	454c      	cmp	r4, r9
 8001450:	46c6      	mov	lr, r8
 8001452:	464d      	mov	r5, r9
 8001454:	d319      	bcc.n	800148a <__udivmoddi4+0x296>
 8001456:	d016      	beq.n	8001486 <__udivmoddi4+0x292>
 8001458:	b15e      	cbz	r6, 8001472 <__udivmoddi4+0x27e>
 800145a:	ebb3 020e 	subs.w	r2, r3, lr
 800145e:	eb64 0405 	sbc.w	r4, r4, r5
 8001462:	fa04 f707 	lsl.w	r7, r4, r7
 8001466:	fa22 f301 	lsr.w	r3, r2, r1
 800146a:	431f      	orrs	r7, r3
 800146c:	40cc      	lsrs	r4, r1
 800146e:	e9c6 7400 	strd	r7, r4, [r6]
 8001472:	2100      	movs	r1, #0
 8001474:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001478:	4631      	mov	r1, r6
 800147a:	4630      	mov	r0, r6
 800147c:	e70c      	b.n	8001298 <__udivmoddi4+0xa4>
 800147e:	468c      	mov	ip, r1
 8001480:	e6eb      	b.n	800125a <__udivmoddi4+0x66>
 8001482:	4610      	mov	r0, r2
 8001484:	e6ff      	b.n	8001286 <__udivmoddi4+0x92>
 8001486:	4543      	cmp	r3, r8
 8001488:	d2e6      	bcs.n	8001458 <__udivmoddi4+0x264>
 800148a:	ebb8 0e02 	subs.w	lr, r8, r2
 800148e:	eb69 050c 	sbc.w	r5, r9, ip
 8001492:	3801      	subs	r0, #1
 8001494:	e7e0      	b.n	8001458 <__udivmoddi4+0x264>
 8001496:	4628      	mov	r0, r5
 8001498:	e7d3      	b.n	8001442 <__udivmoddi4+0x24e>
 800149a:	4611      	mov	r1, r2
 800149c:	e78c      	b.n	80013b8 <__udivmoddi4+0x1c4>
 800149e:	4681      	mov	r9, r0
 80014a0:	e7b9      	b.n	8001416 <__udivmoddi4+0x222>
 80014a2:	4608      	mov	r0, r1
 80014a4:	e773      	b.n	800138e <__udivmoddi4+0x19a>
 80014a6:	4608      	mov	r0, r1
 80014a8:	e749      	b.n	800133e <__udivmoddi4+0x14a>
 80014aa:	f1ac 0c02 	sub.w	ip, ip, #2
 80014ae:	443d      	add	r5, r7
 80014b0:	e713      	b.n	80012da <__udivmoddi4+0xe6>
 80014b2:	3802      	subs	r0, #2
 80014b4:	443c      	add	r4, r7
 80014b6:	e724      	b.n	8001302 <__udivmoddi4+0x10e>

080014b8 <__aeabi_idiv0>:
 80014b8:	4770      	bx	lr
 80014ba:	bf00      	nop

080014bc <Algo_Init>:

void Algo_task(uint32_t u32CurrentTime_ms);
bool Algo_adjust_steppers_position(uint8_t* cmd);

void Algo_Init(void const * argument)
{
 80014bc:	b5b0      	push	{r4, r5, r7, lr}
 80014be:	b0b0      	sub	sp, #192	; 0xc0
 80014c0:	af04      	add	r7, sp, #16
 80014c2:	6078      	str	r0, [r7, #4]
	static Mobj UFEC23;
	const PF_MotorOpeningsParam_t* pGrillMotorParam = PB_GetGrillMotorParam();
 80014c4:	f000 fdfc 	bl	80020c0 <PB_GetGrillMotorParam>
 80014c8:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8
	const PF_MotorOpeningsParam_t* pPrimaryMotorParam = PB_GetPrimaryMotorParam();
 80014cc:	f000 fde4 	bl	8002098 <PB_GetPrimaryMotorParam>
 80014d0:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
	const PF_MotorOpeningsParam_t* pSecondaryMotorParam = PB_GetSecondaryMotorParam();
 80014d4:	f000 fdea 	bl	80020ac <PB_GetSecondaryMotorParam>
 80014d8:	f8c7 00a0 	str.w	r0, [r7, #160]	; 0xa0
	const PF_CombTempParam_t* pTemperatureParam = PB_GetTemperatureParam();
 80014dc:	f000 fdd2 	bl	8002084 <PB_GetTemperatureParam>
 80014e0:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
	const PF_UsrParam* pUserParam = PB_GetUserParam();
 80014e4:	f000 fdf6 	bl	80020d4 <PB_GetUserParam>
 80014e8:	f8c7 0098 	str.w	r0, [r7, #152]	; 0x98




	Temperature_Init();
 80014ec:	f001 f9c2 	bl	8002874 <Temperature_Init>
	PARAMFILE_Init();
 80014f0:	f000 fd80 	bl	8001ff4 <PARAMFILE_Init>
	ESPMANAGER_Init();
 80014f4:	f000 f8e6 	bl	80016c4 <ESPMANAGER_Init>
	Particle_Init();
 80014f8:	f000 fee4 	bl	80022c4 <Particle_Init>

	// Print all parameters into the debug file
	for(uint32_t ix = 0; ix < PARAMFILE_GetParamEntryCount(); ix++)
 80014fc:	2300      	movs	r3, #0
 80014fe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8001502:	e038      	b.n	8001576 <Algo_Init+0xba>
	{
	  const PFL_SParameterItem* pParamItem = PARAMFILE_GetParamEntryByIndex(ix);
 8001504:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 8001508:	f000 fd92 	bl	8002030 <PARAMFILE_GetParamEntryByIndex>
 800150c:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
	  if (pParamItem == NULL)
 8001510:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001514:	2b00      	cmp	r3, #0
 8001516:	d028      	beq.n	800156a <Algo_Init+0xae>
		  continue;

	  char tmp[128+1];
	  int32_t s32Value;
	  PFL_GetValueInt32(&PARAMFILE_g_sHandle, pParamItem->szKey, &s32Value);
 8001518:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f107 0290 	add.w	r2, r7, #144	; 0x90
 8001522:	4619      	mov	r1, r3
 8001524:	4827      	ldr	r0, [pc, #156]	; (80015c4 <Algo_Init+0x108>)
 8001526:	f000 fe26 	bl	8002176 <PFL_GetValueInt32>
	  snprintf(tmp, sizeof(tmp), "%s | %d (default: %d, min: %d, max: %d)", pParamItem->szKey, (int)s32Value, (int)pParamItem->uType.sInt32.s32Default, (int)pParamItem->uType.sInt32.s32Min, (int)pParamItem->uType.sInt32.s32Max);
 800152a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800152e:	681d      	ldr	r5, [r3, #0]
 8001530:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001534:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8001538:	6912      	ldr	r2, [r2, #16]
 800153a:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
 800153e:	6949      	ldr	r1, [r1, #20]
 8001540:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 8001544:	6980      	ldr	r0, [r0, #24]
 8001546:	f107 040c 	add.w	r4, r7, #12
 800154a:	9003      	str	r0, [sp, #12]
 800154c:	9102      	str	r1, [sp, #8]
 800154e:	9201      	str	r2, [sp, #4]
 8001550:	9300      	str	r3, [sp, #0]
 8001552:	462b      	mov	r3, r5
 8001554:	4a1c      	ldr	r2, [pc, #112]	; (80015c8 <Algo_Init+0x10c>)
 8001556:	2181      	movs	r1, #129	; 0x81
 8001558:	4620      	mov	r0, r4
 800155a:	f00c fe4f 	bl	800e1fc <sniprintf>
	  printf(tmp);
 800155e:	f107 030c 	add.w	r3, r7, #12
 8001562:	4618      	mov	r0, r3
 8001564:	f00c fe32 	bl	800e1cc <iprintf>
 8001568:	e000      	b.n	800156c <Algo_Init+0xb0>
		  continue;
 800156a:	bf00      	nop
	for(uint32_t ix = 0; ix < PARAMFILE_GetParamEntryCount(); ix++)
 800156c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001570:	3301      	adds	r3, #1
 8001572:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8001576:	f000 fd51 	bl	800201c <PARAMFILE_GetParamEntryCount>
 800157a:	4602      	mov	r2, r0
 800157c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001580:	4293      	cmp	r3, r2
 8001582:	d3bf      	bcc.n	8001504 <Algo_Init+0x48>
	}


    for(;;)
    {
    	TemperatureManager(&UFEC23,osKernelSysTick());
 8001584:	f008 fe93 	bl	800a2ae <osKernelSysTick>
 8001588:	4603      	mov	r3, r0
 800158a:	4619      	mov	r1, r3
 800158c:	480f      	ldr	r0, [pc, #60]	; (80015cc <Algo_Init+0x110>)
 800158e:	f001 f9a3 	bl	80028d8 <TemperatureManager>
    	DebugManager(&UFEC23,osKernelSysTick());
 8001592:	f008 fe8c 	bl	800a2ae <osKernelSysTick>
 8001596:	4603      	mov	r3, r0
 8001598:	4619      	mov	r1, r3
 800159a:	480c      	ldr	r0, [pc, #48]	; (80015cc <Algo_Init+0x110>)
 800159c:	f000 f854 	bl	8001648 <DebugManager>
    	ESPMANAGER_Task();
 80015a0:	f000 f8c0 	bl	8001724 <ESPMANAGER_Task>
    	ParticlesManager(osKernelSysTick());
 80015a4:	f008 fe83 	bl	800a2ae <osKernelSysTick>
 80015a8:	4603      	mov	r3, r0
 80015aa:	4618      	mov	r0, r3
 80015ac:	f000 fec8 	bl	8002340 <ParticlesManager>
    	Algo_task(osKernelSysTick());
 80015b0:	f008 fe7d 	bl	800a2ae <osKernelSysTick>
 80015b4:	4603      	mov	r3, r0
 80015b6:	4618      	mov	r0, r3
 80015b8:	f000 f80a 	bl	80015d0 <Algo_task>
    	osDelay(10);
 80015bc:	200a      	movs	r0, #10
 80015be:	f008 fed2 	bl	800a366 <osDelay>
    	TemperatureManager(&UFEC23,osKernelSysTick());
 80015c2:	e7df      	b.n	8001584 <Algo_Init+0xc8>
 80015c4:	2000361c 	.word	0x2000361c
 80015c8:	080112d0 	.word	0x080112d0
 80015cc:	20000344 	.word	0x20000344

080015d0 <Algo_task>:
    }

}

void Algo_task(uint32_t u32CurrentTime_ms)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
	static uint32_t u32LastTime_ms = 0;
	static uint8_t u8cmds[6] = {0x00,0x00,0x00,0x00,0x00,0x00};
	bool bMotorManagerOK = false;
 80015d8:	2300      	movs	r3, #0
 80015da:	73fb      	strb	r3, [r7, #15]

	if(u32CurrentTime_ms - u32LastTime_ms > SECONDS(1))
 80015dc:	4b0c      	ldr	r3, [pc, #48]	; (8001610 <Algo_task+0x40>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	687a      	ldr	r2, [r7, #4]
 80015e2:	1ad3      	subs	r3, r2, r3
 80015e4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80015e8:	d90d      	bls.n	8001606 <Algo_task+0x36>
	{
		if(Algo_adjust_steppers_position(u8cmds))
 80015ea:	480a      	ldr	r0, [pc, #40]	; (8001614 <Algo_task+0x44>)
 80015ec:	f000 f814 	bl	8001618 <Algo_adjust_steppers_position>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d002      	beq.n	80015fc <Algo_task+0x2c>
		{
			bMotorManagerOK = true;
 80015f6:	2301      	movs	r3, #1
 80015f8:	73fb      	strb	r3, [r7, #15]
 80015fa:	e001      	b.n	8001600 <Algo_task+0x30>
		}
		else
		{
			bMotorManagerOK = false;
 80015fc:	2300      	movs	r3, #0
 80015fe:	73fb      	strb	r3, [r7, #15]
		}
		u32LastTime_ms = u32CurrentTime_ms;
 8001600:	4a03      	ldr	r2, [pc, #12]	; (8001610 <Algo_task+0x40>)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	6013      	str	r3, [r2, #0]
	}

}
 8001606:	bf00      	nop
 8001608:	3710      	adds	r7, #16
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	200003a4 	.word	0x200003a4
 8001614:	200003a8 	.word	0x200003a8

08001618 <Algo_adjust_steppers_position>:


bool Algo_adjust_steppers_position(uint8_t* cmd)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
	if(!xMessageBufferSend(MotorControlsHandle,cmd,6,0))
 8001620:	4b08      	ldr	r3, [pc, #32]	; (8001644 <Algo_adjust_steppers_position+0x2c>)
 8001622:	6818      	ldr	r0, [r3, #0]
 8001624:	2300      	movs	r3, #0
 8001626:	2206      	movs	r2, #6
 8001628:	6879      	ldr	r1, [r7, #4]
 800162a:	f009 fcea 	bl	800b002 <xStreamBufferSend>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d101      	bne.n	8001638 <Algo_adjust_steppers_position+0x20>
		{
		return false;
 8001634:	2300      	movs	r3, #0
 8001636:	e000      	b.n	800163a <Algo_adjust_steppers_position+0x22>
		}
	return true;
 8001638:	2301      	movs	r3, #1
}
 800163a:	4618      	mov	r0, r3
 800163c:	3708      	adds	r7, #8
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	20003734 	.word	0x20003734

08001648 <DebugManager>:
/* Private variables ---------------------------------------------------------*/
/* Private function ---------------------------------------------------------*/


void DebugManager(Mobj * stove, uint32_t u32time_ms)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	6039      	str	r1, [r7, #0]
	static uint32_t u32LastTimeInDebug = 0;

	if(u32time_ms - u32LastTimeInDebug > SECONDS(5))
 8001652:	4b11      	ldr	r3, [pc, #68]	; (8001698 <DebugManager+0x50>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	683a      	ldr	r2, [r7, #0]
 8001658:	1ad3      	subs	r3, r2, r3
 800165a:	f241 3288 	movw	r2, #5000	; 0x1388
 800165e:	4293      	cmp	r3, r2
 8001660:	d916      	bls.n	8001690 <DebugManager+0x48>
	{
		printf("%.2f\r\n",stove->fBaffleTemp);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001666:	4618      	mov	r0, r3
 8001668:	f7fe ff58 	bl	800051c <__aeabi_f2d>
 800166c:	4602      	mov	r2, r0
 800166e:	460b      	mov	r3, r1
 8001670:	480a      	ldr	r0, [pc, #40]	; (800169c <DebugManager+0x54>)
 8001672:	f00c fdab 	bl	800e1cc <iprintf>
		printf("%.2f\r\n",stove->fBaffleDeltaT);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800167a:	4618      	mov	r0, r3
 800167c:	f7fe ff4e 	bl	800051c <__aeabi_f2d>
 8001680:	4602      	mov	r2, r0
 8001682:	460b      	mov	r3, r1
 8001684:	4805      	ldr	r0, [pc, #20]	; (800169c <DebugManager+0x54>)
 8001686:	f00c fda1 	bl	800e1cc <iprintf>
		//printf("%.2f\r\n",stove->fChamberTemp);
		//printf("%.2f\r\n",stove->fPlenumTemp);
		u32LastTimeInDebug = u32time_ms;
 800168a:	4a03      	ldr	r2, [pc, #12]	; (8001698 <DebugManager+0x50>)
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	6013      	str	r3, [r2, #0]
	}
}
 8001690:	bf00      	nop
 8001692:	3708      	adds	r7, #8
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	200003b0 	.word	0x200003b0
 800169c:	080112f8 	.word	0x080112f8

080016a0 <__io_putchar>:
 extern "C" {
#endif

extern UART_HandleTypeDef huart1;

int __io_putchar(int ch) {
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 80016a8:	1d39      	adds	r1, r7, #4
 80016aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016ae:	2201      	movs	r2, #1
 80016b0:	4803      	ldr	r0, [pc, #12]	; (80016c0 <__io_putchar+0x20>)
 80016b2:	f007 fe8b 	bl	80093cc <HAL_UART_Transmit>
  return ch;
 80016b6:	687b      	ldr	r3, [r7, #4]
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	3708      	adds	r7, #8
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	20003738 	.word	0x20003738

080016c4 <ESPMANAGER_Init>:
// --------
// Bridge state
static SBridgeState m_sBridgeState;

void ESPMANAGER_Init()
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
	// Initialize bridge ...
	m_sBridgeState.u32GetParameterCurrentIndex = 0;
 80016c8:	4b0d      	ldr	r3, [pc, #52]	; (8001700 <ESPMANAGER_Init+0x3c>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	601a      	str	r2, [r3, #0]

	m_last_DMA_count = 0;
 80016ce:	4b0d      	ldr	r3, [pc, #52]	; (8001704 <ESPMANAGER_Init+0x40>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	801a      	strh	r2, [r3, #0]

    // Encoder
    UARTPROTOCOLENC_Init(&m_sHandleEncoder, &m_sConfigEncoder);
 80016d4:	490c      	ldr	r1, [pc, #48]	; (8001708 <ESPMANAGER_Init+0x44>)
 80016d6:	480d      	ldr	r0, [pc, #52]	; (800170c <ESPMANAGER_Init+0x48>)
 80016d8:	f002 ff0c 	bl	80044f4 <UARTPROTOCOLENC_Init>

    // Decoder
    UARTPROTOCOLDEC_Init(&m_sHandleDecoder, &m_sConfigDecoder);
 80016dc:	490c      	ldr	r1, [pc, #48]	; (8001710 <ESPMANAGER_Init+0x4c>)
 80016de:	480d      	ldr	r0, [pc, #52]	; (8001714 <ESPMANAGER_Init+0x50>)
 80016e0:	f002 fd5a 	bl	8004198 <UARTPROTOCOLDEC_Init>

	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, m_u8UART_RX_DMABuffers, MAX_RX_DMA_SIZE);
 80016e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80016e8:	490b      	ldr	r1, [pc, #44]	; (8001718 <ESPMANAGER_Init+0x54>)
 80016ea:	480c      	ldr	r0, [pc, #48]	; (800171c <ESPMANAGER_Init+0x58>)
 80016ec:	f007 ff93 	bl	8009616 <HAL_UARTEx_ReceiveToIdle_DMA>
	HAL_UART_RegisterCallback(&huart2, HAL_UART_ERROR_CB_ID, UARTErrorCb);
 80016f0:	4a0b      	ldr	r2, [pc, #44]	; (8001720 <ESPMANAGER_Init+0x5c>)
 80016f2:	2104      	movs	r1, #4
 80016f4:	4809      	ldr	r0, [pc, #36]	; (800171c <ESPMANAGER_Init+0x58>)
 80016f6:	f007 fdc3 	bl	8009280 <HAL_UART_RegisterCallback>
}
 80016fa:	bf00      	nop
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	20000c64 	.word	0x20000c64
 8001704:	200007b4 	.word	0x200007b4
 8001708:	20000000 	.word	0x20000000
 800170c:	20000838 	.word	0x20000838
 8001710:	20000004 	.word	0x20000004
 8001714:	20000c40 	.word	0x20000c40
 8001718:	200003b4 	.word	0x200003b4
 800171c:	200037c8 	.word	0x200037c8
 8001720:	080017e1 	.word	0x080017e1

08001724 <ESPMANAGER_Task>:

void ESPMANAGER_Task(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0


		if (m_bNeedRestartDMA)
 800172a:	4b27      	ldr	r3, [pc, #156]	; (80017c8 <ESPMANAGER_Task+0xa4>)
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	b2db      	uxtb	r3, r3
 8001730:	2b00      	cmp	r3, #0
 8001732:	d008      	beq.n	8001746 <ESPMANAGER_Task+0x22>
		{
			m_bNeedRestartDMA = false;
 8001734:	4b24      	ldr	r3, [pc, #144]	; (80017c8 <ESPMANAGER_Task+0xa4>)
 8001736:	2200      	movs	r2, #0
 8001738:	701a      	strb	r2, [r3, #0]
			HAL_UARTEx_ReceiveToIdle_DMA(&huart2, m_u8UART_RX_DMABuffers, MAX_RX_DMA_SIZE);
 800173a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800173e:	4923      	ldr	r1, [pc, #140]	; (80017cc <ESPMANAGER_Task+0xa8>)
 8001740:	4823      	ldr	r0, [pc, #140]	; (80017d0 <ESPMANAGER_Task+0xac>)
 8001742:	f007 ff68 	bl	8009616 <HAL_UARTEx_ReceiveToIdle_DMA>
		}

		const uint16_t u16DMA_count = (uint16_t)(MAX_RX_DMA_SIZE - hdma_usart2_rx.Instance->CNDTR);
 8001746:	4b23      	ldr	r3, [pc, #140]	; (80017d4 <ESPMANAGER_Task+0xb0>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	b29b      	uxth	r3, r3
 800174e:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8001752:	80fb      	strh	r3, [r7, #6]

		if(u16DMA_count > m_last_DMA_count)
 8001754:	4b20      	ldr	r3, [pc, #128]	; (80017d8 <ESPMANAGER_Task+0xb4>)
 8001756:	881b      	ldrh	r3, [r3, #0]
 8001758:	88fa      	ldrh	r2, [r7, #6]
 800175a:	429a      	cmp	r2, r3
 800175c:	d911      	bls.n	8001782 <ESPMANAGER_Task+0x5e>
		{
			UARTPROTOCOLDEC_HandleIn(&m_sHandleDecoder,&m_u8UART_RX_DMABuffers[m_last_DMA_count],(uint16_t)(u16DMA_count-m_last_DMA_count));
 800175e:	4b1e      	ldr	r3, [pc, #120]	; (80017d8 <ESPMANAGER_Task+0xb4>)
 8001760:	881b      	ldrh	r3, [r3, #0]
 8001762:	461a      	mov	r2, r3
 8001764:	4b19      	ldr	r3, [pc, #100]	; (80017cc <ESPMANAGER_Task+0xa8>)
 8001766:	18d1      	adds	r1, r2, r3
 8001768:	4b1b      	ldr	r3, [pc, #108]	; (80017d8 <ESPMANAGER_Task+0xb4>)
 800176a:	881b      	ldrh	r3, [r3, #0]
 800176c:	88fa      	ldrh	r2, [r7, #6]
 800176e:	1ad3      	subs	r3, r2, r3
 8001770:	b29b      	uxth	r3, r3
 8001772:	461a      	mov	r2, r3
 8001774:	4819      	ldr	r0, [pc, #100]	; (80017dc <ESPMANAGER_Task+0xb8>)
 8001776:	f002 fd4d 	bl	8004214 <UARTPROTOCOLDEC_HandleIn>
			m_last_DMA_count = u16DMA_count;
 800177a:	4a17      	ldr	r2, [pc, #92]	; (80017d8 <ESPMANAGER_Task+0xb4>)
 800177c:	88fb      	ldrh	r3, [r7, #6]
 800177e:	8013      	strh	r3, [r2, #0]

			m_last_DMA_count = u16DMA_count;
		}


}
 8001780:	e01e      	b.n	80017c0 <ESPMANAGER_Task+0x9c>
		else if(u16DMA_count < m_last_DMA_count)
 8001782:	4b15      	ldr	r3, [pc, #84]	; (80017d8 <ESPMANAGER_Task+0xb4>)
 8001784:	881b      	ldrh	r3, [r3, #0]
 8001786:	88fa      	ldrh	r2, [r7, #6]
 8001788:	429a      	cmp	r2, r3
 800178a:	d219      	bcs.n	80017c0 <ESPMANAGER_Task+0x9c>
			UARTPROTOCOLDEC_HandleIn(&m_sHandleDecoder,&m_u8UART_RX_DMABuffers[m_last_DMA_count],(uint16_t)(MAX_RX_DMA_SIZE-m_last_DMA_count));
 800178c:	4b12      	ldr	r3, [pc, #72]	; (80017d8 <ESPMANAGER_Task+0xb4>)
 800178e:	881b      	ldrh	r3, [r3, #0]
 8001790:	461a      	mov	r2, r3
 8001792:	4b0e      	ldr	r3, [pc, #56]	; (80017cc <ESPMANAGER_Task+0xa8>)
 8001794:	18d1      	adds	r1, r2, r3
 8001796:	4b10      	ldr	r3, [pc, #64]	; (80017d8 <ESPMANAGER_Task+0xb4>)
 8001798:	881b      	ldrh	r3, [r3, #0]
 800179a:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 800179e:	b29b      	uxth	r3, r3
 80017a0:	461a      	mov	r2, r3
 80017a2:	480e      	ldr	r0, [pc, #56]	; (80017dc <ESPMANAGER_Task+0xb8>)
 80017a4:	f002 fd36 	bl	8004214 <UARTPROTOCOLDEC_HandleIn>
			if(u16DMA_count != 0)
 80017a8:	88fb      	ldrh	r3, [r7, #6]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d005      	beq.n	80017ba <ESPMANAGER_Task+0x96>
				UARTPROTOCOLDEC_HandleIn(&m_sHandleDecoder,m_u8UART_RX_DMABuffers,(uint32_t)(u16DMA_count));
 80017ae:	88fb      	ldrh	r3, [r7, #6]
 80017b0:	461a      	mov	r2, r3
 80017b2:	4906      	ldr	r1, [pc, #24]	; (80017cc <ESPMANAGER_Task+0xa8>)
 80017b4:	4809      	ldr	r0, [pc, #36]	; (80017dc <ESPMANAGER_Task+0xb8>)
 80017b6:	f002 fd2d 	bl	8004214 <UARTPROTOCOLDEC_HandleIn>
			m_last_DMA_count = u16DMA_count;
 80017ba:	4a07      	ldr	r2, [pc, #28]	; (80017d8 <ESPMANAGER_Task+0xb4>)
 80017bc:	88fb      	ldrh	r3, [r7, #6]
 80017be:	8013      	strh	r3, [r2, #0]
}
 80017c0:	bf00      	nop
 80017c2:	3708      	adds	r7, #8
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	20000c60 	.word	0x20000c60
 80017cc:	200003b4 	.word	0x200003b4
 80017d0:	200037c8 	.word	0x200037c8
 80017d4:	20003628 	.word	0x20003628
 80017d8:	200007b4 	.word	0x200007b4
 80017dc:	20000c40 	.word	0x20000c40

080017e0 <UARTErrorCb>:

static void UARTErrorCb(UART_HandleTypeDef *huart)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b083      	sub	sp, #12
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
	// If there is not enough activity it seems to trigger an error
	// in that case we need to restart the DMA
	m_bNeedRestartDMA = true;
 80017e8:	4b03      	ldr	r3, [pc, #12]	; (80017f8 <UARTErrorCb+0x18>)
 80017ea:	2201      	movs	r2, #1
 80017ec:	701a      	strb	r2, [r3, #0]
}
 80017ee:	bf00      	nop
 80017f0:	370c      	adds	r7, #12
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bc80      	pop	{r7}
 80017f6:	4770      	bx	lr
 80017f8:	20000c60 	.word	0x20000c60

080017fc <EncWriteUART>:

static void EncWriteUART(const UARTPROTOCOLENC_SHandle* psHandle, const uint8_t u8Datas[], uint32_t u32DataLen)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b084      	sub	sp, #16
 8001800:	af00      	add	r7, sp, #0
 8001802:	60f8      	str	r0, [r7, #12]
 8001804:	60b9      	str	r1, [r7, #8]
 8001806:	607a      	str	r2, [r7, #4]
    //uart_write_bytes(HWGPIO_BRIDGEUART_PORT_NUM, u8Datas, u32DataLen);
	// Write byte into UART ...
	HAL_UART_Transmit(&huart2, (uint8_t*)u8Datas, (uint16_t)u32DataLen, 500);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	b29a      	uxth	r2, r3
 800180c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001810:	68b9      	ldr	r1, [r7, #8]
 8001812:	4803      	ldr	r0, [pc, #12]	; (8001820 <EncWriteUART+0x24>)
 8001814:	f007 fdda 	bl	80093cc <HAL_UART_Transmit>
}
 8001818:	bf00      	nop
 800181a:	3710      	adds	r7, #16
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	200037c8 	.word	0x200037c8

08001824 <DecAcceptFrame>:


static void DecAcceptFrame(const UARTPROTOCOLDEC_SHandle* psHandle, uint8_t u8ID, const uint8_t u8Payloads[], uint16_t u16PayloadLen)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b09a      	sub	sp, #104	; 0x68
 8001828:	af00      	add	r7, sp, #0
 800182a:	60f8      	str	r0, [r7, #12]
 800182c:	607a      	str	r2, [r7, #4]
 800182e:	461a      	mov	r2, r3
 8001830:	460b      	mov	r3, r1
 8001832:	72fb      	strb	r3, [r7, #11]
 8001834:	4613      	mov	r3, r2
 8001836:	813b      	strh	r3, [r7, #8]
	switch((UFEC23PROTOCOL_FRAMEID)u8ID)
 8001838:	7afb      	ldrb	r3, [r7, #11]
 800183a:	2b10      	cmp	r3, #16
 800183c:	f000 8098 	beq.w	8001970 <DecAcceptFrame+0x14c>
 8001840:	2b10      	cmp	r3, #16
 8001842:	f300 80c7 	bgt.w	80019d4 <DecAcceptFrame+0x1b0>
 8001846:	2b01      	cmp	r3, #1
 8001848:	d002      	beq.n	8001850 <DecAcceptFrame+0x2c>
 800184a:	2b0f      	cmp	r3, #15
 800184c:	d020      	beq.n	8001890 <DecAcceptFrame+0x6c>
		}
		//case UFEC23PROTOCOL_FRAMEID_C2SCommitParameter:
		//	break;
		default:
			// TODO: Not a valid protocol ID... Do something? Throw into UART log?
			break;
 800184e:	e0c1      	b.n	80019d4 <DecAcceptFrame+0x1b0>
			if (!UFEC23ENDEC_A2AReqPingAliveDecode(&reqPing, u8Payloads, u16PayloadLen))
 8001850:	893a      	ldrh	r2, [r7, #8]
 8001852:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001856:	6879      	ldr	r1, [r7, #4]
 8001858:	4618      	mov	r0, r3
 800185a:	f002 ff10 	bl	800467e <UFEC23ENDEC_A2AReqPingAliveDecode>
 800185e:	4603      	mov	r3, r0
 8001860:	f083 0301 	eor.w	r3, r3, #1
 8001864:	b2db      	uxtb	r3, r3
 8001866:	2b00      	cmp	r3, #0
 8001868:	f040 80b6 	bne.w	80019d8 <DecAcceptFrame+0x1b4>
			const uint16_t u16Len = (uint16_t)UFEC23ENDEC_A2AReqPingAliveEncode(m_u8UARTOutputBuffers, UART_OUTBUFFER_LEN, &reqPing);
 800186c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001870:	461a      	mov	r2, r3
 8001872:	2180      	movs	r1, #128	; 0x80
 8001874:	485d      	ldr	r0, [pc, #372]	; (80019ec <DecAcceptFrame+0x1c8>)
 8001876:	f002 feec 	bl	8004652 <UFEC23ENDEC_A2AReqPingAliveEncode>
 800187a:	4603      	mov	r3, r0
 800187c:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
			UARTPROTOCOLENC_Send(&m_sHandleEncoder, UFEC23PROTOCOL_FRAMEID_A2AReqPingAliveResp, m_u8UARTOutputBuffers, u16Len);
 8001880:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 8001884:	4a59      	ldr	r2, [pc, #356]	; (80019ec <DecAcceptFrame+0x1c8>)
 8001886:	2181      	movs	r1, #129	; 0x81
 8001888:	4859      	ldr	r0, [pc, #356]	; (80019f0 <DecAcceptFrame+0x1cc>)
 800188a:	f002 fe5d 	bl	8004548 <UARTPROTOCOLENC_Send>
			break;
 800188e:	e0a8      	b.n	80019e2 <DecAcceptFrame+0x1be>
			if(!UFEC23ENDEC_C2SGetParameterDecode(&param, u8Payloads,(uint32_t) u16PayloadLen))
 8001890:	893a      	ldrh	r2, [r7, #8]
 8001892:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001896:	6879      	ldr	r1, [r7, #4]
 8001898:	4618      	mov	r0, r3
 800189a:	f002 ff05 	bl	80046a8 <UFEC23ENDEC_C2SGetParameterDecode>
 800189e:	4603      	mov	r3, r0
 80018a0:	f083 0301 	eor.w	r3, r3, #1
 80018a4:	b2db      	uxtb	r3, r3
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	f040 8098 	bne.w	80019dc <DecAcceptFrame+0x1b8>
			const uint32_t u32ParamEntryCount = PARAMFILE_GetParamEntryCount();
 80018ac:	f000 fbb6 	bl	800201c <PARAMFILE_GetParamEntryCount>
 80018b0:	6638      	str	r0, [r7, #96]	; 0x60
			if (param.eIterateOp == UFEC23ENDEC_EITERATEOP_First)
 80018b2:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d103      	bne.n	80018c2 <DecAcceptFrame+0x9e>
				m_sBridgeState.u32GetParameterCurrentIndex = 0;
 80018ba:	4b4e      	ldr	r3, [pc, #312]	; (80019f4 <DecAcceptFrame+0x1d0>)
 80018bc:	2200      	movs	r2, #0
 80018be:	601a      	str	r2, [r3, #0]
 80018c0:	e008      	b.n	80018d4 <DecAcceptFrame+0xb0>
			else if (param.eIterateOp == UFEC23ENDEC_EITERATEOP_Next)
 80018c2:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80018c6:	2b01      	cmp	r3, #1
 80018c8:	d104      	bne.n	80018d4 <DecAcceptFrame+0xb0>
				m_sBridgeState.u32GetParameterCurrentIndex++; // Next record ....
 80018ca:	4b4a      	ldr	r3, [pc, #296]	; (80019f4 <DecAcceptFrame+0x1d0>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	3301      	adds	r3, #1
 80018d0:	4a48      	ldr	r2, [pc, #288]	; (80019f4 <DecAcceptFrame+0x1d0>)
 80018d2:	6013      	str	r3, [r2, #0]
			sResp.bHasRecord = false;
 80018d4:	2300      	movs	r3, #0
 80018d6:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
			sResp.bIsEOF = true;
 80018da:	2301      	movs	r3, #1
 80018dc:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
			if (m_sBridgeState.u32GetParameterCurrentIndex < u32ParamEntryCount)
 80018e0:	4b44      	ldr	r3, [pc, #272]	; (80019f4 <DecAcceptFrame+0x1d0>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80018e6:	429a      	cmp	r2, r3
 80018e8:	d930      	bls.n	800194c <DecAcceptFrame+0x128>
				const PFL_SParameterItem* pParamItem = PARAMFILE_GetParamEntryByIndex(m_sBridgeState.u32GetParameterCurrentIndex);
 80018ea:	4b42      	ldr	r3, [pc, #264]	; (80019f4 <DecAcceptFrame+0x1d0>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4618      	mov	r0, r3
 80018f0:	f000 fb9e 	bl	8002030 <PARAMFILE_GetParamEntryByIndex>
 80018f4:	65f8      	str	r0, [r7, #92]	; 0x5c
				if (pParamItem != NULL && pParamItem->eType == PFL_TYPE_Int32)
 80018f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d027      	beq.n	800194c <DecAcceptFrame+0x128>
 80018fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018fe:	7a1b      	ldrb	r3, [r3, #8]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d123      	bne.n	800194c <DecAcceptFrame+0x128>
					sResp.bHasRecord = true;
 8001904:	2301      	movs	r3, #1
 8001906:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
					sResp.bIsEOF = false;
 800190a:	2300      	movs	r3, #0
 800190c:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
					sResp.sEntry.eParamType = UFEC23ENDEC_EPARAMTYPE_Int32;
 8001910:	2300      	movs	r3, #0
 8001912:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
					sResp.sEntry.uType.sInt32.s32Default = pParamItem->uType.sInt32.s32Default;
 8001916:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001918:	691b      	ldr	r3, [r3, #16]
 800191a:	637b      	str	r3, [r7, #52]	; 0x34
					sResp.sEntry.uType.sInt32.s32Min = pParamItem->uType.sInt32.s32Min;
 800191c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800191e:	695b      	ldr	r3, [r3, #20]
 8001920:	63bb      	str	r3, [r7, #56]	; 0x38
					sResp.sEntry.uType.sInt32.s32Max = pParamItem->uType.sInt32.s32Max;
 8001922:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001924:	699b      	ldr	r3, [r3, #24]
 8001926:	63fb      	str	r3, [r7, #60]	; 0x3c
					strcpy(sResp.sEntry.szKey, pParamItem->szKey);
 8001928:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800192a:	681a      	ldr	r2, [r3, #0]
 800192c:	f107 0314 	add.w	r3, r7, #20
 8001930:	4611      	mov	r1, r2
 8001932:	4618      	mov	r0, r3
 8001934:	f00c fc96 	bl	800e264 <strcpy>
					PFL_GetValueInt32(&PARAMFILE_g_sHandle, pParamItem->szKey, &s32Value);
 8001938:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8001940:	4619      	mov	r1, r3
 8001942:	482d      	ldr	r0, [pc, #180]	; (80019f8 <DecAcceptFrame+0x1d4>)
 8001944:	f000 fc17 	bl	8002176 <PFL_GetValueInt32>
					sResp.uValue.s32Value = s32Value;
 8001948:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800194a:	643b      	str	r3, [r7, #64]	; 0x40
			const uint16_t u16Len = (uint16_t)UFEC23ENDEC_S2CGetParameterRespEncode(m_u8UARTOutputBuffers, UART_OUTBUFFER_LEN, &sResp);
 800194c:	f107 0314 	add.w	r3, r7, #20
 8001950:	461a      	mov	r2, r3
 8001952:	2180      	movs	r1, #128	; 0x80
 8001954:	4825      	ldr	r0, [pc, #148]	; (80019ec <DecAcceptFrame+0x1c8>)
 8001956:	f002 fec2 	bl	80046de <UFEC23ENDEC_S2CGetParameterRespEncode>
 800195a:	4603      	mov	r3, r0
 800195c:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			UARTPROTOCOLENC_Send(&m_sHandleEncoder, UFEC23PROTOCOL_FRAMEID_S2CGetParameterResp, m_u8UARTOutputBuffers, u16Len);
 8001960:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8001964:	4a21      	ldr	r2, [pc, #132]	; (80019ec <DecAcceptFrame+0x1c8>)
 8001966:	218f      	movs	r1, #143	; 0x8f
 8001968:	4821      	ldr	r0, [pc, #132]	; (80019f0 <DecAcceptFrame+0x1cc>)
 800196a:	f002 fded 	bl	8004548 <UARTPROTOCOLENC_Send>
			break;
 800196e:	e038      	b.n	80019e2 <DecAcceptFrame+0x1be>
			if(!UFEC23ENDEC_C2SSetParameterDecode(&param, u8Payloads,(uint32_t) u16PayloadLen))
 8001970:	893a      	ldrh	r2, [r7, #8]
 8001972:	f107 0314 	add.w	r3, r7, #20
 8001976:	6879      	ldr	r1, [r7, #4]
 8001978:	4618      	mov	r0, r3
 800197a:	f002 ff3f 	bl	80047fc <UFEC23ENDEC_C2SSetParameterDecode>
 800197e:	4603      	mov	r3, r0
 8001980:	f083 0301 	eor.w	r3, r3, #1
 8001984:	b2db      	uxtb	r3, r3
 8001986:	2b00      	cmp	r3, #0
 8001988:	d12a      	bne.n	80019e0 <DecAcceptFrame+0x1bc>
			const PFL_ESETRET setRet = PFL_SetValueInt32(&PARAMFILE_g_sHandle, param.szKey, param.uValue.s32Value);
 800198a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800198c:	f107 0314 	add.w	r3, r7, #20
 8001990:	4619      	mov	r1, r3
 8001992:	4819      	ldr	r0, [pc, #100]	; (80019f8 <DecAcceptFrame+0x1d4>)
 8001994:	f000 fc13 	bl	80021be <PFL_SetValueInt32>
 8001998:	4603      	mov	r3, r0
 800199a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				.eResult = (setRet == PFL_ESETRET_OK) ? UFEC23PROTOCOL_ERESULT_Ok : UFEC23PROTOCOL_ERESULT_Fail
 800199e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	bf14      	ite	ne
 80019a6:	2301      	movne	r3, #1
 80019a8:	2300      	moveq	r3, #0
 80019aa:	b2db      	uxtb	r3, r3
			UFEC23PROTOCOL_S2CSetParameterResp s2cSetParameterResp =
 80019ac:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
			const uint16_t u16Len = (uint16_t)UFEC23ENDEC_S2CSetParameterRespEncode(m_u8UARTOutputBuffers, UART_OUTBUFFER_LEN, &s2cSetParameterResp);
 80019b0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80019b4:	461a      	mov	r2, r3
 80019b6:	2180      	movs	r1, #128	; 0x80
 80019b8:	480c      	ldr	r0, [pc, #48]	; (80019ec <DecAcceptFrame+0x1c8>)
 80019ba:	f002 ff62 	bl	8004882 <UFEC23ENDEC_S2CSetParameterRespEncode>
 80019be:	4603      	mov	r3, r0
 80019c0:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
			UARTPROTOCOLENC_Send(&m_sHandleEncoder, UFEC23PROTOCOL_FRAMEID_S2CSetParameterResp, m_u8UARTOutputBuffers, u16Len);
 80019c4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80019c8:	4a08      	ldr	r2, [pc, #32]	; (80019ec <DecAcceptFrame+0x1c8>)
 80019ca:	2190      	movs	r1, #144	; 0x90
 80019cc:	4808      	ldr	r0, [pc, #32]	; (80019f0 <DecAcceptFrame+0x1cc>)
 80019ce:	f002 fdbb 	bl	8004548 <UARTPROTOCOLENC_Send>
			break;
 80019d2:	e006      	b.n	80019e2 <DecAcceptFrame+0x1be>
			break;
 80019d4:	bf00      	nop
 80019d6:	e004      	b.n	80019e2 <DecAcceptFrame+0x1be>
				break;
 80019d8:	bf00      	nop
 80019da:	e002      	b.n	80019e2 <DecAcceptFrame+0x1be>
				break;
 80019dc:	bf00      	nop
 80019de:	e000      	b.n	80019e2 <DecAcceptFrame+0x1be>
				break;
 80019e0:	bf00      	nop
	}

}
 80019e2:	bf00      	nop
 80019e4:	3768      	adds	r7, #104	; 0x68
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	200007b8 	.word	0x200007b8
 80019f0:	20000838 	.word	0x20000838
 80019f4:	20000c64 	.word	0x20000c64
 80019f8:	2000361c 	.word	0x2000361c

080019fc <DecDropFrame>:

static void DecDropFrame(const UARTPROTOCOLDEC_SHandle* psHandle, const char* szReason)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b083      	sub	sp, #12
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
 8001a04:	6039      	str	r1, [r7, #0]
    // Exists mostly for debug purpose
}
 8001a06:	bf00      	nop
 8001a08:	370c      	adds	r7, #12
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bc80      	pop	{r7}
 8001a0e:	4770      	bx	lr

08001a10 <GetTimerCountMS>:

static int64_t GetTimerCountMS(const UARTPROTOCOLDEC_SHandle* psHandle)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
	return xTaskGetTickCount() * portTICK_PERIOD_MS;
 8001a18:	f00a f8b8 	bl	800bb8c <xTaskGetTickCount>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	461a      	mov	r2, r3
 8001a20:	f04f 0300 	mov.w	r3, #0
}
 8001a24:	4610      	mov	r0, r2
 8001a26:	4619      	mov	r1, r3
 8001a28:	3708      	adds	r7, #8
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
	...

08001a30 <Motor_Init>:

bool StepperAtSetpoint(StepObj *motor);
bool StepperLimitSwitchActive(StepObj *motor);

void Motor_Init(void const * argument)
{
 8001a30:	b590      	push	{r4, r7, lr}
 8001a32:	b0af      	sub	sp, #188	; 0xbc
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]

	Step1_2_3_WAKE();
 8001a38:	2200      	movs	r2, #0
 8001a3a:	2110      	movs	r1, #16
 8001a3c:	48cd      	ldr	r0, [pc, #820]	; (8001d74 <Motor_Init+0x344>)
 8001a3e:	f003 fe78 	bl	8005732 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Stepper_HalfStep_GPIO_Port,Stepper_HalfStep_Pin,SET);
 8001a42:	2201      	movs	r2, #1
 8001a44:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a48:	48cb      	ldr	r0, [pc, #812]	; (8001d78 <Motor_Init+0x348>)
 8001a4a:	f003 fe72 	bl	8005732 <HAL_GPIO_WritePin>

	StepObj motor[NumberOfMotors] = {
 8001a4e:	f107 0314 	add.w	r3, r7, #20
 8001a52:	229c      	movs	r2, #156	; 0x9c
 8001a54:	2100      	movs	r1, #0
 8001a56:	4618      	mov	r0, r3
 8001a58:	f00b fdf8 	bl	800d64c <memset>
 8001a5c:	2308      	movs	r3, #8
 8001a5e:	833b      	strh	r3, [r7, #24]
 8001a60:	2320      	movs	r3, #32
 8001a62:	837b      	strh	r3, [r7, #26]
 8001a64:	2310      	movs	r3, #16
 8001a66:	83bb      	strh	r3, [r7, #28]
 8001a68:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a6c:	83fb      	strh	r3, [r7, #30]
 8001a6e:	2304      	movs	r3, #4
 8001a70:	843b      	strh	r3, [r7, #32]
 8001a72:	2301      	movs	r3, #1
 8001a74:	847b      	strh	r3, [r7, #34]	; 0x22
 8001a76:	4bc0      	ldr	r3, [pc, #768]	; (8001d78 <Motor_Init+0x348>)
 8001a78:	627b      	str	r3, [r7, #36]	; 0x24
 8001a7a:	4bbf      	ldr	r3, [pc, #764]	; (8001d78 <Motor_Init+0x348>)
 8001a7c:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a7e:	4bbe      	ldr	r3, [pc, #760]	; (8001d78 <Motor_Init+0x348>)
 8001a80:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001a82:	4bbc      	ldr	r3, [pc, #752]	; (8001d74 <Motor_Init+0x344>)
 8001a84:	633b      	str	r3, [r7, #48]	; 0x30
 8001a86:	4bbd      	ldr	r3, [pc, #756]	; (8001d7c <Motor_Init+0x34c>)
 8001a88:	637b      	str	r3, [r7, #52]	; 0x34
 8001a8a:	4bba      	ldr	r3, [pc, #744]	; (8001d74 <Motor_Init+0x344>)
 8001a8c:	63bb      	str	r3, [r7, #56]	; 0x38
 8001a8e:	2364      	movs	r3, #100	; 0x64
 8001a90:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 8001a94:	2364      	movs	r3, #100	; 0x64
 8001a96:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 8001a9a:	2361      	movs	r3, #97	; 0x61
 8001a9c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8001aa0:	2306      	movs	r3, #6
 8001aa2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001aa6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001aaa:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8001aae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ab2:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8001ab6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001aba:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8001abe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ac2:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8001ac6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001aca:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
 8001ace:	2302      	movs	r3, #2
 8001ad0:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8001ad4:	4ba7      	ldr	r3, [pc, #668]	; (8001d74 <Motor_Init+0x344>)
 8001ad6:	65bb      	str	r3, [r7, #88]	; 0x58
 8001ad8:	4ba6      	ldr	r3, [pc, #664]	; (8001d74 <Motor_Init+0x344>)
 8001ada:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001adc:	4ba5      	ldr	r3, [pc, #660]	; (8001d74 <Motor_Init+0x344>)
 8001ade:	663b      	str	r3, [r7, #96]	; 0x60
 8001ae0:	4ba4      	ldr	r3, [pc, #656]	; (8001d74 <Motor_Init+0x344>)
 8001ae2:	667b      	str	r3, [r7, #100]	; 0x64
 8001ae4:	4ba3      	ldr	r3, [pc, #652]	; (8001d74 <Motor_Init+0x344>)
 8001ae6:	66bb      	str	r3, [r7, #104]	; 0x68
 8001ae8:	4ba2      	ldr	r3, [pc, #648]	; (8001d74 <Motor_Init+0x344>)
 8001aea:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001aec:	2364      	movs	r3, #100	; 0x64
 8001aee:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
 8001af2:	2364      	movs	r3, #100	; 0x64
 8001af4:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
 8001af8:	2361      	movs	r3, #97	; 0x61
 8001afa:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
 8001afe:	2302      	movs	r3, #2
 8001b00:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
 8001b04:	2320      	movs	r3, #32
 8001b06:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
 8001b0a:	2304      	movs	r3, #4
 8001b0c:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
 8001b10:	2304      	movs	r3, #4
 8001b12:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
 8001b16:	2320      	movs	r3, #32
 8001b18:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 8001b1c:	2340      	movs	r3, #64	; 0x40
 8001b1e:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8001b22:	4b95      	ldr	r3, [pc, #596]	; (8001d78 <Motor_Init+0x348>)
 8001b24:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001b28:	4b92      	ldr	r3, [pc, #584]	; (8001d74 <Motor_Init+0x344>)
 8001b2a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001b2e:	4b91      	ldr	r3, [pc, #580]	; (8001d74 <Motor_Init+0x344>)
 8001b30:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001b34:	4b90      	ldr	r3, [pc, #576]	; (8001d78 <Motor_Init+0x348>)
 8001b36:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001b3a:	4b91      	ldr	r3, [pc, #580]	; (8001d80 <Motor_Init+0x350>)
 8001b3c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8001b40:	4b8f      	ldr	r3, [pc, #572]	; (8001d80 <Motor_Init+0x350>)
 8001b42:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001b46:	2364      	movs	r3, #100	; 0x64
 8001b48:	f887 30a4 	strb.w	r3, [r7, #164]	; 0xa4
 8001b4c:	2364      	movs	r3, #100	; 0x64
 8001b4e:	f887 30a5 	strb.w	r3, [r7, #165]	; 0xa5
 8001b52:	2361      	movs	r3, #97	; 0x61
 8001b54:	f887 30a6 	strb.w	r3, [r7, #166]	; 0xa6
 8001b58:	2306      	movs	r3, #6
 8001b5a:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
								Step2_STEP_GPIO_Port, Step2_ENABLE_GPIO_Port, Step2_RESET_GPIO_Port,Step2_LowCurrent_GPIO_Port,Step2_DIR_GPIO_Port, Limit_switch2_GPIO_Port),
			STEPPER_INIT(PF_SECONDARY_MINIMUM_OPENING,PF_SECONDARY_FULL_OPEN, Step3_STEP_Pin,Step3_ENABLE_Pin,Step3_RESET_Pin,Step3_LowCurrent_Pin,Step3_DIR_Pin, Limit_switch3_Pin,
										Step3_STEP_GPIO_Port,Step3_ENABLE_GPIO_Port,Step3_RESET_GPIO_Port,Step3_LowCurrent_GPIO_Port,Step3_DIR_GPIO_Port, Limit_switch3_GPIO_Port),
			};

	uint8_t u8cmd_buf[6] = {0x00};
 8001b5e:	2300      	movs	r3, #0
 8001b60:	60fb      	str	r3, [r7, #12]
 8001b62:	2300      	movs	r3, #0
 8001b64:	823b      	strh	r3, [r7, #16]
	uint32_t u32CurrentTime_ms = 0;
 8001b66:	2300      	movs	r3, #0
 8001b68:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  for(;;)
  {
	  u32CurrentTime_ms = osKernelSysTick();
 8001b6c:	f008 fb9f 	bl	800a2ae <osKernelSysTick>
 8001b70:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0

	  if(StepperAtSetpoint(&motor[PrimaryStepper]) && StepperAtSetpoint(&motor[GrillStepper])
 8001b74:	f107 0314 	add.w	r3, r7, #20
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f000 f909 	bl	8001d90 <StepperAtSetpoint>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d061      	beq.n	8001c48 <Motor_Init+0x218>
 8001b84:	f107 0314 	add.w	r3, r7, #20
 8001b88:	3334      	adds	r3, #52	; 0x34
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f000 f900 	bl	8001d90 <StepperAtSetpoint>
 8001b90:	4603      	mov	r3, r0
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d058      	beq.n	8001c48 <Motor_Init+0x218>
			  && StepperAtSetpoint(&motor[SecondaryStepper]))
 8001b96:	f107 0314 	add.w	r3, r7, #20
 8001b9a:	3368      	adds	r3, #104	; 0x68
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f000 f8f7 	bl	8001d90 <StepperAtSetpoint>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d04f      	beq.n	8001c48 <Motor_Init+0x218>
	  {
		  if(xMessageBufferReceive(MotorControlsHandle, u8cmd_buf, 6, 10) == 6)
 8001ba8:	4b76      	ldr	r3, [pc, #472]	; (8001d84 <Motor_Init+0x354>)
 8001baa:	6818      	ldr	r0, [r3, #0]
 8001bac:	f107 010c 	add.w	r1, r7, #12
 8001bb0:	230a      	movs	r3, #10
 8001bb2:	2206      	movs	r2, #6
 8001bb4:	f009 fb09 	bl	800b1ca <xStreamBufferReceive>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b06      	cmp	r3, #6
 8001bbc:	f040 80d5 	bne.w	8001d6a <Motor_Init+0x33a>
		  {
			  for(uint8_t i = 0;i < NumberOfMotors;i++)
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
 8001bc6:	e03a      	b.n	8001c3e <Motor_Init+0x20e>
			  {
				  motor[i].u8SetPoint = MIN(u8cmd_buf[2*i], motor->u8MaxValue);
 8001bc8:	f897 103e 	ldrb.w	r1, [r7, #62]	; 0x3e
 8001bcc:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 8001bd0:	005b      	lsls	r3, r3, #1
 8001bd2:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8001bd6:	4413      	add	r3, r2
 8001bd8:	f813 2cac 	ldrb.w	r2, [r3, #-172]
 8001bdc:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 8001be0:	428a      	cmp	r2, r1
 8001be2:	bf28      	it	cs
 8001be4:	460a      	movcs	r2, r1
 8001be6:	b2d1      	uxtb	r1, r2
 8001be8:	2234      	movs	r2, #52	; 0x34
 8001bea:	fb02 f303 	mul.w	r3, r2, r3
 8001bee:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8001bf2:	4413      	add	r3, r2
 8001bf4:	3b7b      	subs	r3, #123	; 0x7b
 8001bf6:	460a      	mov	r2, r1
 8001bf8:	701a      	strb	r2, [r3, #0]
				  motor[i].fSecPerStep = (float) (u8cmd_buf[2*i + 1])/10;
 8001bfa:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 8001bfe:	005b      	lsls	r3, r3, #1
 8001c00:	3301      	adds	r3, #1
 8001c02:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8001c06:	4413      	add	r3, r2
 8001c08:	f813 3cac 	ldrb.w	r3, [r3, #-172]
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f7ff f8bb 	bl	8000d88 <__aeabi_ui2f>
 8001c12:	4603      	mov	r3, r0
 8001c14:	f897 40b7 	ldrb.w	r4, [r7, #183]	; 0xb7
 8001c18:	495b      	ldr	r1, [pc, #364]	; (8001d88 <Motor_Init+0x358>)
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f7ff f9c0 	bl	8000fa0 <__aeabi_fdiv>
 8001c20:	4603      	mov	r3, r0
 8001c22:	461a      	mov	r2, r3
 8001c24:	2334      	movs	r3, #52	; 0x34
 8001c26:	fb03 f304 	mul.w	r3, r3, r4
 8001c2a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001c2e:	440b      	add	r3, r1
 8001c30:	3b74      	subs	r3, #116	; 0x74
 8001c32:	601a      	str	r2, [r3, #0]
			  for(uint8_t i = 0;i < NumberOfMotors;i++)
 8001c34:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 8001c38:	3301      	adds	r3, #1
 8001c3a:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
 8001c3e:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 8001c42:	2b02      	cmp	r3, #2
 8001c44:	d9c0      	bls.n	8001bc8 <Motor_Init+0x198>
		  if(xMessageBufferReceive(MotorControlsHandle, u8cmd_buf, 6, 10) == 6)
 8001c46:	e090      	b.n	8001d6a <Motor_Init+0x33a>
			  }
		  }
	  }else
	  {
		  for(uint8_t i = 0;i < NumberOfMotors;i++)
 8001c48:	2300      	movs	r3, #0
 8001c4a:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
 8001c4e:	e087      	b.n	8001d60 <Motor_Init+0x330>
		  {

			  if(!StepperAtSetpoint(&motor[i]) && (u32CurrentTime_ms - motor[i].u32LastMove_ms > STEP_PERIOD))
 8001c50:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 8001c54:	f107 0214 	add.w	r2, r7, #20
 8001c58:	2134      	movs	r1, #52	; 0x34
 8001c5a:	fb01 f303 	mul.w	r3, r1, r3
 8001c5e:	4413      	add	r3, r2
 8001c60:	4618      	mov	r0, r3
 8001c62:	f000 f895 	bl	8001d90 <StepperAtSetpoint>
 8001c66:	4603      	mov	r3, r0
 8001c68:	f083 0301 	eor.w	r3, r3, #1
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d071      	beq.n	8001d56 <Motor_Init+0x326>
 8001c72:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 8001c76:	2234      	movs	r2, #52	; 0x34
 8001c78:	fb02 f303 	mul.w	r3, r2, r3
 8001c7c:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8001c80:	4413      	add	r3, r2
 8001c82:	3b78      	subs	r3, #120	; 0x78
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8001c8a:	1ad3      	subs	r3, r2, r3
 8001c8c:	2b32      	cmp	r3, #50	; 0x32
 8001c8e:	d962      	bls.n	8001d56 <Motor_Init+0x326>
			  {
				  if((motor[i].u8SetPoint == 0) && (motor[i].fSecPerStep == 0.0))
 8001c90:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 8001c94:	2234      	movs	r2, #52	; 0x34
 8001c96:	fb02 f303 	mul.w	r3, r2, r3
 8001c9a:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8001c9e:	4413      	add	r3, r2
 8001ca0:	3b7b      	subs	r3, #123	; 0x7b
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d124      	bne.n	8001cf2 <Motor_Init+0x2c2>
 8001ca8:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 8001cac:	2234      	movs	r2, #52	; 0x34
 8001cae:	fb02 f303 	mul.w	r3, r2, r3
 8001cb2:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8001cb6:	4413      	add	r3, r2
 8001cb8:	3b74      	subs	r3, #116	; 0x74
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f04f 0100 	mov.w	r1, #0
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f7ff fa4d 	bl	8001160 <__aeabi_fcmpeq>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d012      	beq.n	8001cf2 <Motor_Init+0x2c2>
				  {
					  if(StepperSetToZero(&motor[i]))
 8001ccc:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 8001cd0:	f107 0214 	add.w	r2, r7, #20
 8001cd4:	2134      	movs	r1, #52	; 0x34
 8001cd6:	fb01 f303 	mul.w	r3, r1, r3
 8001cda:	4413      	add	r3, r2
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f000 f86b 	bl	8001db8 <StepperSetToZero>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d036      	beq.n	8001d56 <Motor_Init+0x326>
					  {
						  motor->u8SetPoint = motor->u8MinValue;
 8001ce8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001cec:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
					  if(StepperSetToZero(&motor[i]))
 8001cf0:	e031      	b.n	8001d56 <Motor_Init+0x326>
					  }

				  }else if(u32CurrentTime_ms - motor[i].u32LastMove_ms > motor[i].fSecPerStep*1000)
 8001cf2:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 8001cf6:	2234      	movs	r2, #52	; 0x34
 8001cf8:	fb02 f303 	mul.w	r3, r2, r3
 8001cfc:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8001d00:	4413      	add	r3, r2
 8001d02:	3b78      	subs	r3, #120	; 0x78
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8001d0a:	1ad3      	subs	r3, r2, r3
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f7ff f83b 	bl	8000d88 <__aeabi_ui2f>
 8001d12:	4604      	mov	r4, r0
 8001d14:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 8001d18:	2234      	movs	r2, #52	; 0x34
 8001d1a:	fb02 f303 	mul.w	r3, r2, r3
 8001d1e:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8001d22:	4413      	add	r3, r2
 8001d24:	3b74      	subs	r3, #116	; 0x74
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4918      	ldr	r1, [pc, #96]	; (8001d8c <Motor_Init+0x35c>)
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f7ff f884 	bl	8000e38 <__aeabi_fmul>
 8001d30:	4603      	mov	r3, r0
 8001d32:	4619      	mov	r1, r3
 8001d34:	4620      	mov	r0, r4
 8001d36:	f7ff fa3b 	bl	80011b0 <__aeabi_fcmpgt>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d00a      	beq.n	8001d56 <Motor_Init+0x326>
				  {
					  StepperAdjustPosition(&motor[i]);
 8001d40:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 8001d44:	f107 0214 	add.w	r2, r7, #20
 8001d48:	2134      	movs	r1, #52	; 0x34
 8001d4a:	fb01 f303 	mul.w	r3, r1, r3
 8001d4e:	4413      	add	r3, r2
 8001d50:	4618      	mov	r0, r3
 8001d52:	f000 f85a 	bl	8001e0a <StepperAdjustPosition>
		  for(uint8_t i = 0;i < NumberOfMotors;i++)
 8001d56:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
 8001d60:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 8001d64:	2b02      	cmp	r3, #2
 8001d66:	f67f af73 	bls.w	8001c50 <Motor_Init+0x220>

		  }

	  }

	  osDelay(10);
 8001d6a:	200a      	movs	r0, #10
 8001d6c:	f008 fafb 	bl	800a366 <osDelay>
	  u32CurrentTime_ms = osKernelSysTick();
 8001d70:	e6fc      	b.n	8001b6c <Motor_Init+0x13c>
 8001d72:	bf00      	nop
 8001d74:	40011000 	.word	0x40011000
 8001d78:	40010c00 	.word	0x40010c00
 8001d7c:	40011400 	.word	0x40011400
 8001d80:	40010800 	.word	0x40010800
 8001d84:	20003734 	.word	0x20003734
 8001d88:	41200000 	.word	0x41200000
 8001d8c:	447a0000 	.word	0x447a0000

08001d90 <StepperAtSetpoint>:


}

bool StepperAtSetpoint(StepObj *motor)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
	return motor->u8Position == motor->u8SetPoint;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8001da4:	429a      	cmp	r2, r3
 8001da6:	bf0c      	ite	eq
 8001da8:	2301      	moveq	r3, #1
 8001daa:	2300      	movne	r3, #0
 8001dac:	b2db      	uxtb	r3, r3
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	370c      	adds	r7, #12
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bc80      	pop	{r7}
 8001db6:	4770      	bx	lr

08001db8 <StepperSetToZero>:

bool StepperSetToZero(StepObj *motor)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
	if(!StepperLimitSwitchActive(motor))
 8001dc0:	6878      	ldr	r0, [r7, #4]
 8001dc2:	f000 f89c 	bl	8001efe <StepperLimitSwitchActive>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	f083 0301 	eor.w	r3, r3, #1
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d010      	beq.n	8001df4 <StepperSetToZero+0x3c>
	{
		StepperEnable(motor);
 8001dd2:	6878      	ldr	r0, [r7, #4]
 8001dd4:	f000 f8a9 	bl	8001f2a <StepperEnable>
		StepperLowCurrentON(motor);
 8001dd8:	6878      	ldr	r0, [r7, #4]
 8001dda:	f000 f8ce 	bl	8001f7a <StepperLowCurrentON>
	    motor->sDirection = Closing;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2200      	movs	r2, #0
 8001de2:	701a      	strb	r2, [r3, #0]
	    StepperSetDirection(motor);
 8001de4:	6878      	ldr	r0, [r7, #4]
 8001de6:	f000 f8e8 	bl	8001fba <StepperSetDirection>

	    StepperToggleOneStep(motor);
 8001dea:	6878      	ldr	r0, [r7, #4]
 8001dec:	f000 f86c 	bl	8001ec8 <StepperToggleOneStep>
	    return false;
 8001df0:	2300      	movs	r3, #0
 8001df2:	e006      	b.n	8001e02 <StepperSetToZero+0x4a>

	}
	motor->u8Position = motor->u8MinValue;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	return true;
 8001e00:	2301      	movs	r3, #1
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3708      	adds	r7, #8
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}

08001e0a <StepperAdjustPosition>:
    	osDelay(50);
	}
}
*/
void StepperAdjustPosition(StepObj *motor)
{
 8001e0a:	b580      	push	{r7, lr}
 8001e0c:	b084      	sub	sp, #16
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	6078      	str	r0, [r7, #4]

	int8_t delta_pos;

    if(StepperLimitSwitchActive(motor))
 8001e12:	6878      	ldr	r0, [r7, #4]
 8001e14:	f000 f873 	bl	8001efe <StepperLimitSwitchActive>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d005      	beq.n	8001e2a <StepperAdjustPosition+0x20>
    {
    	motor->u8Position = motor->u8MinValue;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    }

	StepperEnable(motor);
 8001e2a:	6878      	ldr	r0, [r7, #4]
 8001e2c:	f000 f87d 	bl	8001f2a <StepperEnable>
	StepperLowCurrentOFF(motor);
 8001e30:	6878      	ldr	r0, [r7, #4]
 8001e32:	f000 f892 	bl	8001f5a <StepperLowCurrentOFF>

	if(motor->u8Position > motor->u8SetPoint)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8001e42:	429a      	cmp	r2, r3
 8001e44:	d908      	bls.n	8001e58 <StepperAdjustPosition+0x4e>
	{
		motor->sDirection = Closing;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2200      	movs	r2, #0
 8001e4a:	701a      	strb	r2, [r3, #0]
		StepperSetDirection(motor);
 8001e4c:	6878      	ldr	r0, [r7, #4]
 8001e4e:	f000 f8b4 	bl	8001fba <StepperSetDirection>
		delta_pos = -1;
 8001e52:	23ff      	movs	r3, #255	; 0xff
 8001e54:	73fb      	strb	r3, [r7, #15]
 8001e56:	e007      	b.n	8001e68 <StepperAdjustPosition+0x5e>
	}
	else
	{
		motor->sDirection = Opening;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	701a      	strb	r2, [r3, #0]
		StepperSetDirection(motor);
 8001e5e:	6878      	ldr	r0, [r7, #4]
 8001e60:	f000 f8ab 	bl	8001fba <StepperSetDirection>
		delta_pos = 1;
 8001e64:	2301      	movs	r3, #1
 8001e66:	73fb      	strb	r3, [r7, #15]
	}


    motor->u8Position += delta_pos;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8001e6e:	7bfb      	ldrb	r3, [r7, #15]
 8001e70:	4413      	add	r3, r2
 8001e72:	b2da      	uxtb	r2, r3
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	StepperToggleOneStep(motor);
 8001e7a:	6878      	ldr	r0, [r7, #4]
 8001e7c:	f000 f824 	bl	8001ec8 <StepperToggleOneStep>

    if(StepperLimitSwitchActive(motor))
 8001e80:	6878      	ldr	r0, [r7, #4]
 8001e82:	f000 f83c 	bl	8001efe <StepperLimitSwitchActive>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d009      	beq.n	8001ea0 <StepperAdjustPosition+0x96>
	{
		motor->u8Position = motor->u8MinValue; // On a atteint le minimum, on peut dsactiver le moteur
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		StepperDisable(motor);
 8001e98:	6878      	ldr	r0, [r7, #4]
 8001e9a:	f000 f87e 	bl	8001f9a <StepperDisable>
    {
    	motor->u8SetPoint = 0; 		// On demande une remise  zro
    	motor->fSecPerStep = 0.0;
    }

}
 8001e9e:	e00f      	b.n	8001ec0 <StepperAdjustPosition+0xb6>
    else if(motor->u8Position == motor->u8MinValue) // On pense qu'on est au minimum, mais on est perdu
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d107      	bne.n	8001ec0 <StepperAdjustPosition+0xb6>
    	motor->u8SetPoint = 0; 		// On demande une remise  zro
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    	motor->fSecPerStep = 0.0;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	f04f 0200 	mov.w	r2, #0
 8001ebe:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001ec0:	bf00      	nop
 8001ec2:	3710      	adds	r7, #16
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}

08001ec8 <StepperToggleOneStep>:

void StepperToggleOneStep(StepObj * motor)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(motor->sPins.PWM_PORT,motor->sPins.PWM_PIN,GPIO_PIN_RESET);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6918      	ldr	r0, [r3, #16]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	889b      	ldrh	r3, [r3, #4]
 8001ed8:	2200      	movs	r2, #0
 8001eda:	4619      	mov	r1, r3
 8001edc:	f003 fc29 	bl	8005732 <HAL_GPIO_WritePin>
	osDelay(10);
 8001ee0:	200a      	movs	r0, #10
 8001ee2:	f008 fa40 	bl	800a366 <osDelay>
	HAL_GPIO_WritePin(motor->sPins.PWM_PORT,motor->sPins.PWM_PIN,GPIO_PIN_SET);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6918      	ldr	r0, [r3, #16]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	889b      	ldrh	r3, [r3, #4]
 8001eee:	2201      	movs	r2, #1
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	f003 fc1e 	bl	8005732 <HAL_GPIO_WritePin>

}
 8001ef6:	bf00      	nop
 8001ef8:	3708      	adds	r7, #8
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}

08001efe <StepperLimitSwitchActive>:
bool StepperLimitSwitchActive(StepObj * motor)
{
 8001efe:	b580      	push	{r7, lr}
 8001f00:	b082      	sub	sp, #8
 8001f02:	af00      	add	r7, sp, #0
 8001f04:	6078      	str	r0, [r7, #4]

	return HAL_GPIO_ReadPin(motor->sPins.SWITCH_PORT,motor->sPins.SWITCH_PIN) == GPIO_PIN_RESET;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	89db      	ldrh	r3, [r3, #14]
 8001f0e:	4619      	mov	r1, r3
 8001f10:	4610      	mov	r0, r2
 8001f12:	f003 fbf7 	bl	8005704 <HAL_GPIO_ReadPin>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	bf0c      	ite	eq
 8001f1c:	2301      	moveq	r3, #1
 8001f1e:	2300      	movne	r3, #0
 8001f20:	b2db      	uxtb	r3, r3
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	3708      	adds	r7, #8
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}

08001f2a <StepperEnable>:

void StepperEnable(StepObj * motor)
{
 8001f2a:	b580      	push	{r7, lr}
 8001f2c:	b082      	sub	sp, #8
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(motor->sPins.ENABLE_PORT,motor->sPins.ENABLE_PIN,GPIO_PIN_RESET);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6958      	ldr	r0, [r3, #20]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	88db      	ldrh	r3, [r3, #6]
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	f003 fbf8 	bl	8005732 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(motor->sPins.RESET_PORT,motor->sPins.RESET_PIN,GPIO_PIN_SET);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6998      	ldr	r0, [r3, #24]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	891b      	ldrh	r3, [r3, #8]
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	f003 fbf0 	bl	8005732 <HAL_GPIO_WritePin>
}
 8001f52:	bf00      	nop
 8001f54:	3708      	adds	r7, #8
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}

08001f5a <StepperLowCurrentOFF>:

void StepperLowCurrentOFF(StepObj *motor)
{
 8001f5a:	b580      	push	{r7, lr}
 8001f5c:	b082      	sub	sp, #8
 8001f5e:	af00      	add	r7, sp, #0
 8001f60:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(motor->sPins.LOW_CURRENT_PORT,motor->sPins.LOW_CURRENT_PIN,GPIO_PIN_RESET);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	69d8      	ldr	r0, [r3, #28]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	895b      	ldrh	r3, [r3, #10]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	f003 fbe0 	bl	8005732 <HAL_GPIO_WritePin>
}
 8001f72:	bf00      	nop
 8001f74:	3708      	adds	r7, #8
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}

08001f7a <StepperLowCurrentON>:

void StepperLowCurrentON(StepObj *motor)
{
 8001f7a:	b580      	push	{r7, lr}
 8001f7c:	b082      	sub	sp, #8
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(motor->sPins.LOW_CURRENT_PORT,motor->sPins.LOW_CURRENT_PIN,GPIO_PIN_SET);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	69d8      	ldr	r0, [r3, #28]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	895b      	ldrh	r3, [r3, #10]
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	f003 fbd0 	bl	8005732 <HAL_GPIO_WritePin>
}
 8001f92:	bf00      	nop
 8001f94:	3708      	adds	r7, #8
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}

08001f9a <StepperDisable>:

void StepperDisable(StepObj *motor)
{
 8001f9a:	b580      	push	{r7, lr}
 8001f9c:	b082      	sub	sp, #8
 8001f9e:	af00      	add	r7, sp, #0
 8001fa0:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(motor->sPins.ENABLE_PORT,motor->sPins.ENABLE_PIN,GPIO_PIN_SET);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6958      	ldr	r0, [r3, #20]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	88db      	ldrh	r3, [r3, #6]
 8001faa:	2201      	movs	r2, #1
 8001fac:	4619      	mov	r1, r3
 8001fae:	f003 fbc0 	bl	8005732 <HAL_GPIO_WritePin>
}
 8001fb2:	bf00      	nop
 8001fb4:	3708      	adds	r7, #8
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}

08001fba <StepperSetDirection>:

void StepperSetDirection(StepObj *motor)
{
 8001fba:	b580      	push	{r7, lr}
 8001fbc:	b082      	sub	sp, #8
 8001fbe:	af00      	add	r7, sp, #0
 8001fc0:	6078      	str	r0, [r7, #4]

	if(motor->sDirection == Opening)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	2b01      	cmp	r3, #1
 8001fc8:	d108      	bne.n	8001fdc <StepperSetDirection+0x22>
	{
		HAL_GPIO_WritePin(motor->sPins.DIRECTION_PORT,motor->sPins.DIRECTION_PIN,GPIO_PIN_SET);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6a18      	ldr	r0, [r3, #32]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	899b      	ldrh	r3, [r3, #12]
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	f003 fbac 	bl	8005732 <HAL_GPIO_WritePin>
	}else
	{
		HAL_GPIO_WritePin(motor->sPins.DIRECTION_PORT,motor->sPins.DIRECTION_PIN,GPIO_PIN_RESET);
	}

}
 8001fda:	e007      	b.n	8001fec <StepperSetDirection+0x32>
		HAL_GPIO_WritePin(motor->sPins.DIRECTION_PORT,motor->sPins.DIRECTION_PIN,GPIO_PIN_RESET);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6a18      	ldr	r0, [r3, #32]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	899b      	ldrh	r3, [r3, #12]
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	f003 fba3 	bl	8005732 <HAL_GPIO_WritePin>
}
 8001fec:	bf00      	nop
 8001fee:	3708      	adds	r7, #8
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}

08001ff4 <PARAMFILE_Init>:

PFL_SHandle PARAMFILE_g_sHandle;
const PFL_SConfig m_sConfig = { .ptrLoadAll = LoadAllCallback, .ptrCommitAll = CommitAllCallback };

void PARAMFILE_Init()
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
	PFL_Init(&PARAMFILE_g_sHandle,  m_sParameterItems, PARAMETERITEM_COUNT, &m_sConfig);
 8001ff8:	4b05      	ldr	r3, [pc, #20]	; (8002010 <PARAMFILE_Init+0x1c>)
 8001ffa:	2245      	movs	r2, #69	; 0x45
 8001ffc:	4905      	ldr	r1, [pc, #20]	; (8002014 <PARAMFILE_Init+0x20>)
 8001ffe:	4806      	ldr	r0, [pc, #24]	; (8002018 <PARAMFILE_Init+0x24>)
 8002000:	f000 f872 	bl	80020e8 <PFL_Init>
	//PFL_LoadAll(&PARAMFILE_g_sHandle);
	PFL_LoadAllDefault(&PARAMFILE_g_sHandle);
 8002004:	4804      	ldr	r0, [pc, #16]	; (8002018 <PARAMFILE_Init+0x24>)
 8002006:	f000 f884 	bl	8002112 <PFL_LoadAllDefault>
}
 800200a:	bf00      	nop
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	08012214 	.word	0x08012214
 8002014:	08011a88 	.word	0x08011a88
 8002018:	2000361c 	.word	0x2000361c

0800201c <PARAMFILE_GetParamEntryCount>:

uint32_t PARAMFILE_GetParamEntryCount()
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0
	return PARAMFILE_g_sHandle.u32ParameterEntryCount;
 8002020:	4b02      	ldr	r3, [pc, #8]	; (800202c <PARAMFILE_GetParamEntryCount+0x10>)
 8002022:	685b      	ldr	r3, [r3, #4]
}
 8002024:	4618      	mov	r0, r3
 8002026:	46bd      	mov	sp, r7
 8002028:	bc80      	pop	{r7}
 800202a:	4770      	bx	lr
 800202c:	2000361c 	.word	0x2000361c

08002030 <PARAMFILE_GetParamEntryByIndex>:

const PFL_SParameterItem* PARAMFILE_GetParamEntryByIndex(uint32_t u32Index)
{
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
	if (u32Index >= PARAMETERITEM_COUNT)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2b44      	cmp	r3, #68	; 0x44
 800203c:	d901      	bls.n	8002042 <PARAMFILE_GetParamEntryByIndex+0x12>
		return NULL;
 800203e:	2300      	movs	r3, #0
 8002040:	e007      	b.n	8002052 <PARAMFILE_GetParamEntryByIndex+0x22>
	return &PARAMFILE_g_sHandle.pParameterEntries[u32Index];
 8002042:	4b06      	ldr	r3, [pc, #24]	; (800205c <PARAMFILE_GetParamEntryByIndex+0x2c>)
 8002044:	6819      	ldr	r1, [r3, #0]
 8002046:	687a      	ldr	r2, [r7, #4]
 8002048:	4613      	mov	r3, r2
 800204a:	00db      	lsls	r3, r3, #3
 800204c:	1a9b      	subs	r3, r3, r2
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	440b      	add	r3, r1
}
 8002052:	4618      	mov	r0, r3
 8002054:	370c      	adds	r7, #12
 8002056:	46bd      	mov	sp, r7
 8002058:	bc80      	pop	{r7}
 800205a:	4770      	bx	lr
 800205c:	2000361c 	.word	0x2000361c

08002060 <LoadAllCallback>:

static void LoadAllCallback(const PFL_SHandle* psHandle)
{
 8002060:	b480      	push	{r7}
 8002062:	b083      	sub	sp, #12
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
	// TODO: Flash reading is not yet implemented
}
 8002068:	bf00      	nop
 800206a:	370c      	adds	r7, #12
 800206c:	46bd      	mov	sp, r7
 800206e:	bc80      	pop	{r7}
 8002070:	4770      	bx	lr

08002072 <CommitAllCallback>:

static void CommitAllCallback(const PFL_SHandle* psHandle)
{
 8002072:	b480      	push	{r7}
 8002074:	b083      	sub	sp, #12
 8002076:	af00      	add	r7, sp, #0
 8002078:	6078      	str	r0, [r7, #4]
	// TODO: Flash writing is not yet implemented
}
 800207a:	bf00      	nop
 800207c:	370c      	adds	r7, #12
 800207e:	46bd      	mov	sp, r7
 8002080:	bc80      	pop	{r7}
 8002082:	4770      	bx	lr

08002084 <PB_GetTemperatureParam>:


const PF_CombTempParam_t* PB_GetTemperatureParam()
{
 8002084:	b480      	push	{r7}
 8002086:	af00      	add	r7, sp, #0
	return &m_sTemperatureParam;
 8002088:	4b02      	ldr	r3, [pc, #8]	; (8002094 <PB_GetTemperatureParam+0x10>)
}
 800208a:	4618      	mov	r0, r3
 800208c:	46bd      	mov	sp, r7
 800208e:	bc80      	pop	{r7}
 8002090:	4770      	bx	lr
 8002092:	bf00      	nop
 8002094:	2000001c 	.word	0x2000001c

08002098 <PB_GetPrimaryMotorParam>:

const PF_MotorOpeningsParam_t* PB_GetPrimaryMotorParam()
{
 8002098:	b480      	push	{r7}
 800209a:	af00      	add	r7, sp, #0
	return &m_sPrimaryMotorParam;
 800209c:	4b02      	ldr	r3, [pc, #8]	; (80020a8 <PB_GetPrimaryMotorParam+0x10>)
}
 800209e:	4618      	mov	r0, r3
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bc80      	pop	{r7}
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop
 80020a8:	20000060 	.word	0x20000060

080020ac <PB_GetSecondaryMotorParam>:

const PF_MotorOpeningsParam_t* PB_GetSecondaryMotorParam()
{
 80020ac:	b480      	push	{r7}
 80020ae:	af00      	add	r7, sp, #0
	return &m_sSecondaryMotorParam;
 80020b0:	4b02      	ldr	r3, [pc, #8]	; (80020bc <PB_GetSecondaryMotorParam+0x10>)
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bc80      	pop	{r7}
 80020b8:	4770      	bx	lr
 80020ba:	bf00      	nop
 80020bc:	200000e0 	.word	0x200000e0

080020c0 <PB_GetGrillMotorParam>:

const PF_MotorOpeningsParam_t* PB_GetGrillMotorParam()
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
	return &m_sGrillMotorParam;
 80020c4:	4b02      	ldr	r3, [pc, #8]	; (80020d0 <PB_GetGrillMotorParam+0x10>)
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bc80      	pop	{r7}
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	200000a0 	.word	0x200000a0

080020d4 <PB_GetUserParam>:

const PF_UsrParam* PB_GetUserParam()
{
 80020d4:	b480      	push	{r7}
 80020d6:	af00      	add	r7, sp, #0
	return &m_sMemBlock;
 80020d8:	4b02      	ldr	r3, [pc, #8]	; (80020e4 <PB_GetUserParam+0x10>)
}
 80020da:	4618      	mov	r0, r3
 80020dc:	46bd      	mov	sp, r7
 80020de:	bc80      	pop	{r7}
 80020e0:	4770      	bx	lr
 80020e2:	bf00      	nop
 80020e4:	20000120 	.word	0x20000120

080020e8 <PFL_Init>:

static const PFL_SParameterItem* GetParameterEntryByKey(const PFL_SHandle* pHandle, const char* szKey);
static PFL_ESETRET ValidateValueInt32(const PFL_SHandle* pHandle, const PFL_SParameterItem* pParameterFile, int32_t s32Value);

void PFL_Init(PFL_SHandle* pHandle, const PFL_SParameterItem* pParameterEntries, uint32_t u32ParameterEntryCount, const PFL_SConfig* psConfig)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b085      	sub	sp, #20
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	60f8      	str	r0, [r7, #12]
 80020f0:	60b9      	str	r1, [r7, #8]
 80020f2:	607a      	str	r2, [r7, #4]
 80020f4:	603b      	str	r3, [r7, #0]
	pHandle->pParameterEntries = pParameterEntries;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	68ba      	ldr	r2, [r7, #8]
 80020fa:	601a      	str	r2, [r3, #0]
	pHandle->u32ParameterEntryCount = u32ParameterEntryCount;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	687a      	ldr	r2, [r7, #4]
 8002100:	605a      	str	r2, [r3, #4]

	pHandle->psConfig = psConfig;
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	683a      	ldr	r2, [r7, #0]
 8002106:	609a      	str	r2, [r3, #8]
}
 8002108:	bf00      	nop
 800210a:	3714      	adds	r7, #20
 800210c:	46bd      	mov	sp, r7
 800210e:	bc80      	pop	{r7}
 8002110:	4770      	bx	lr

08002112 <PFL_LoadAllDefault>:
		}
	}
}

void PFL_LoadAllDefault(PFL_SHandle* pHandle)
{
 8002112:	b580      	push	{r7, lr}
 8002114:	b086      	sub	sp, #24
 8002116:	af00      	add	r7, sp, #0
 8002118:	6078      	str	r0, [r7, #4]
	if (pHandle->psConfig->ptrLoadAll != NULL)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	689b      	ldr	r3, [r3, #8]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d004      	beq.n	800212e <PFL_LoadAllDefault+0x1c>
		pHandle->psConfig->ptrLoadAll(pHandle);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	6878      	ldr	r0, [r7, #4]
 800212c:	4798      	blx	r3

	// Verify variables and load default value if necessary
	for(int i = 0; i < pHandle->u32ParameterEntryCount; i++)
 800212e:	2300      	movs	r3, #0
 8002130:	617b      	str	r3, [r7, #20]
 8002132:	e016      	b.n	8002162 <PFL_LoadAllDefault+0x50>
	{
		const PFL_SParameterItem* pEnt = &pHandle->pParameterEntries[i];
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6819      	ldr	r1, [r3, #0]
 8002138:	697a      	ldr	r2, [r7, #20]
 800213a:	4613      	mov	r3, r2
 800213c:	00db      	lsls	r3, r3, #3
 800213e:	1a9b      	subs	r3, r3, r2
 8002140:	009b      	lsls	r3, r3, #2
 8002142:	440b      	add	r3, r1
 8002144:	613b      	str	r3, [r7, #16]

		if (pEnt->eType == PFL_TYPE_Int32)
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	7a1b      	ldrb	r3, [r3, #8]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d106      	bne.n	800215c <PFL_LoadAllDefault+0x4a>
		{
			int32_t* ps32Value = ((int32_t*)pEnt->vdVar);
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	68db      	ldr	r3, [r3, #12]
 8002152:	60fb      	str	r3, [r7, #12]
			*ps32Value = pEnt->uType.sInt32.s32Default;
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	691a      	ldr	r2, [r3, #16]
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < pHandle->u32ParameterEntryCount; i++)
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	3301      	adds	r3, #1
 8002160:	617b      	str	r3, [r7, #20]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	685a      	ldr	r2, [r3, #4]
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	429a      	cmp	r2, r3
 800216a:	d8e3      	bhi.n	8002134 <PFL_LoadAllDefault+0x22>
		}
	}
}
 800216c:	bf00      	nop
 800216e:	bf00      	nop
 8002170:	3718      	adds	r7, #24
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}

08002176 <PFL_GetValueInt32>:
	if (pHandle->psConfig->ptrCommitAll != NULL)
		pHandle->psConfig->ptrCommitAll(pHandle);
}

PFL_ESETRET PFL_GetValueInt32(const PFL_SHandle* pHandle, const char* szName, int32_t* psOut32Value)
{
 8002176:	b580      	push	{r7, lr}
 8002178:	b086      	sub	sp, #24
 800217a:	af00      	add	r7, sp, #0
 800217c:	60f8      	str	r0, [r7, #12]
 800217e:	60b9      	str	r1, [r7, #8]
 8002180:	607a      	str	r2, [r7, #4]
	const PFL_SParameterItem* pEnt = GetParameterEntryByKey(pHandle, szName);
 8002182:	68b9      	ldr	r1, [r7, #8]
 8002184:	68f8      	ldr	r0, [r7, #12]
 8002186:	f000 f873 	bl	8002270 <GetParameterEntryByKey>
 800218a:	6178      	str	r0, [r7, #20]
	if (pEnt == NULL || pEnt->eType != PFL_TYPE_Int32 || pEnt->vdVar == NULL)
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d007      	beq.n	80021a2 <PFL_GetValueInt32+0x2c>
 8002192:	697b      	ldr	r3, [r7, #20]
 8002194:	7a1b      	ldrb	r3, [r3, #8]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d103      	bne.n	80021a2 <PFL_GetValueInt32+0x2c>
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	68db      	ldr	r3, [r3, #12]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d101      	bne.n	80021a6 <PFL_GetValueInt32+0x30>
		return PFL_ESETRET_EntryNoFound;
 80021a2:	2304      	movs	r3, #4
 80021a4:	e007      	b.n	80021b6 <PFL_GetValueInt32+0x40>

	const int32_t* ps32Value = ((int32_t*)pEnt->vdVar);
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	68db      	ldr	r3, [r3, #12]
 80021aa:	613b      	str	r3, [r7, #16]
	if (eValidateRet != PFL_ESETRET_OK)
	{
		*psOut32Value = pEnt->uType.sInt32.s32Default;
		return eValidateRet;
	}*/
	*psOut32Value = *ps32Value;
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	601a      	str	r2, [r3, #0]
	return PFL_ESETRET_OK;
 80021b4:	2300      	movs	r3, #0
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	3718      	adds	r7, #24
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}

080021be <PFL_SetValueInt32>:

PFL_ESETRET PFL_SetValueInt32(const PFL_SHandle* pHandle, const char* szName, int32_t s32NewValue)
{
 80021be:	b580      	push	{r7, lr}
 80021c0:	b088      	sub	sp, #32
 80021c2:	af00      	add	r7, sp, #0
 80021c4:	60f8      	str	r0, [r7, #12]
 80021c6:	60b9      	str	r1, [r7, #8]
 80021c8:	607a      	str	r2, [r7, #4]
	const PFL_SParameterItem* pEnt = GetParameterEntryByKey(pHandle, szName);
 80021ca:	68b9      	ldr	r1, [r7, #8]
 80021cc:	68f8      	ldr	r0, [r7, #12]
 80021ce:	f000 f84f 	bl	8002270 <GetParameterEntryByKey>
 80021d2:	61f8      	str	r0, [r7, #28]
	if (pEnt == NULL || pEnt->eType != PFL_TYPE_Int32 || pEnt->vdVar == NULL)
 80021d4:	69fb      	ldr	r3, [r7, #28]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d007      	beq.n	80021ea <PFL_SetValueInt32+0x2c>
 80021da:	69fb      	ldr	r3, [r7, #28]
 80021dc:	7a1b      	ldrb	r3, [r3, #8]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d103      	bne.n	80021ea <PFL_SetValueInt32+0x2c>
 80021e2:	69fb      	ldr	r3, [r7, #28]
 80021e4:	68db      	ldr	r3, [r3, #12]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d101      	bne.n	80021ee <PFL_SetValueInt32+0x30>
		return PFL_ESETRET_EntryNoFound;
 80021ea:	2304      	movs	r3, #4
 80021ec:	e012      	b.n	8002214 <PFL_SetValueInt32+0x56>
	int32_t* ps32Value = ((int32_t*)pEnt->vdVar);
 80021ee:	69fb      	ldr	r3, [r7, #28]
 80021f0:	68db      	ldr	r3, [r3, #12]
 80021f2:	61bb      	str	r3, [r7, #24]
	const PFL_ESETRET eValidateRet = ValidateValueInt32(pHandle, pEnt, s32NewValue);
 80021f4:	687a      	ldr	r2, [r7, #4]
 80021f6:	69f9      	ldr	r1, [r7, #28]
 80021f8:	68f8      	ldr	r0, [r7, #12]
 80021fa:	f000 f80f 	bl	800221c <ValidateValueInt32>
 80021fe:	4603      	mov	r3, r0
 8002200:	75fb      	strb	r3, [r7, #23]
	if (eValidateRet != PFL_ESETRET_OK)
 8002202:	7dfb      	ldrb	r3, [r7, #23]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d001      	beq.n	800220c <PFL_SetValueInt32+0x4e>
		return eValidateRet;
 8002208:	7dfb      	ldrb	r3, [r7, #23]
 800220a:	e003      	b.n	8002214 <PFL_SetValueInt32+0x56>
	// We can record if it pass validation step
	*ps32Value = s32NewValue;
 800220c:	69bb      	ldr	r3, [r7, #24]
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	601a      	str	r2, [r3, #0]
	return PFL_ESETRET_OK;
 8002212:	2300      	movs	r3, #0
}
 8002214:	4618      	mov	r0, r3
 8002216:	3720      	adds	r7, #32
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}

0800221c <ValidateValueInt32>:

static PFL_ESETRET ValidateValueInt32(const PFL_SHandle* pHandle, const PFL_SParameterItem* pParameterFile, int32_t s32Value)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b084      	sub	sp, #16
 8002220:	af00      	add	r7, sp, #0
 8002222:	60f8      	str	r0, [r7, #12]
 8002224:	60b9      	str	r1, [r7, #8]
 8002226:	607a      	str	r2, [r7, #4]
    assert(pParameterFile != NULL && pParameterFile->eType == PFL_TYPE_Int32);
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d003      	beq.n	8002236 <ValidateValueInt32+0x1a>
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	7a1b      	ldrb	r3, [r3, #8]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d005      	beq.n	8002242 <ValidateValueInt32+0x26>
 8002236:	4b0b      	ldr	r3, [pc, #44]	; (8002264 <ValidateValueInt32+0x48>)
 8002238:	4a0b      	ldr	r2, [pc, #44]	; (8002268 <ValidateValueInt32+0x4c>)
 800223a:	2169      	movs	r1, #105	; 0x69
 800223c:	480b      	ldr	r0, [pc, #44]	; (800226c <ValidateValueInt32+0x50>)
 800223e:	f00b f99d 	bl	800d57c <__assert_func>
	if (s32Value < pParameterFile->uType.sInt32.s32Min || s32Value > pParameterFile->uType.sInt32.s32Max)
 8002242:	68bb      	ldr	r3, [r7, #8]
 8002244:	695b      	ldr	r3, [r3, #20]
 8002246:	687a      	ldr	r2, [r7, #4]
 8002248:	429a      	cmp	r2, r3
 800224a:	db04      	blt.n	8002256 <ValidateValueInt32+0x3a>
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	699b      	ldr	r3, [r3, #24]
 8002250:	687a      	ldr	r2, [r7, #4]
 8002252:	429a      	cmp	r2, r3
 8002254:	dd01      	ble.n	800225a <ValidateValueInt32+0x3e>
		return PFL_ESETRET_InvalidRange;
 8002256:	2302      	movs	r3, #2
 8002258:	e000      	b.n	800225c <ValidateValueInt32+0x40>
	return PFL_ESETRET_OK;
 800225a:	2300      	movs	r3, #0
}
 800225c:	4618      	mov	r0, r3
 800225e:	3710      	adds	r7, #16
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	080117f8 	.word	0x080117f8
 8002268:	0801221c 	.word	0x0801221c
 800226c:	0801183c 	.word	0x0801183c

08002270 <GetParameterEntryByKey>:

static const PFL_SParameterItem* GetParameterEntryByKey(const PFL_SHandle* pHandle, const char* szKey)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b084      	sub	sp, #16
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
 8002278:	6039      	str	r1, [r7, #0]
    for(int i = 0; i < pHandle->u32ParameterEntryCount; i++)
 800227a:	2300      	movs	r3, #0
 800227c:	60fb      	str	r3, [r7, #12]
 800227e:	e016      	b.n	80022ae <GetParameterEntryByKey+0x3e>
    {
    	const PFL_SParameterItem* pParamItem = &pHandle->pParameterEntries[i];
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6819      	ldr	r1, [r3, #0]
 8002284:	68fa      	ldr	r2, [r7, #12]
 8002286:	4613      	mov	r3, r2
 8002288:	00db      	lsls	r3, r3, #3
 800228a:	1a9b      	subs	r3, r3, r2
 800228c:	009b      	lsls	r3, r3, #2
 800228e:	440b      	add	r3, r1
 8002290:	60bb      	str	r3, [r7, #8]
        if (strcmp(pParamItem->szKey, szKey) == 0)
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	6839      	ldr	r1, [r7, #0]
 8002298:	4618      	mov	r0, r3
 800229a:	f7fd ffc9 	bl	8000230 <strcmp>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d101      	bne.n	80022a8 <GetParameterEntryByKey+0x38>
            return pParamItem;
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	e008      	b.n	80022ba <GetParameterEntryByKey+0x4a>
    for(int i = 0; i < pHandle->u32ParameterEntryCount; i++)
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	3301      	adds	r3, #1
 80022ac:	60fb      	str	r3, [r7, #12]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	685a      	ldr	r2, [r3, #4]
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	429a      	cmp	r2, r3
 80022b6:	d8e3      	bhi.n	8002280 <GetParameterEntryByKey+0x10>
    }
    return NULL;
 80022b8:	2300      	movs	r3, #0
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	3710      	adds	r7, #16
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
	...

080022c4 <Particle_Init>:

uint16_t Particle_Send_CMD(uint8_t cmd);


void Particle_Init(void)
{
 80022c4:	b480      	push	{r7}
 80022c6:	af00      	add	r7, sp, #0
	ParticleDevice.LED_current_meas = 0;
 80022c8:	4b19      	ldr	r3, [pc, #100]	; (8002330 <Particle_Init+0x6c>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	831a      	strh	r2, [r3, #24]
	ParticleDevice.ch0_ON = 0;
 80022ce:	4b18      	ldr	r3, [pc, #96]	; (8002330 <Particle_Init+0x6c>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	801a      	strh	r2, [r3, #0]
	ParticleDevice.ch0_OFF = 0;
 80022d4:	4b16      	ldr	r3, [pc, #88]	; (8002330 <Particle_Init+0x6c>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	805a      	strh	r2, [r3, #2]
	ParticleDevice.ch1_ON = 0;
 80022da:	4b15      	ldr	r3, [pc, #84]	; (8002330 <Particle_Init+0x6c>)
 80022dc:	2200      	movs	r2, #0
 80022de:	809a      	strh	r2, [r3, #4]
	ParticleDevice.ch1_OFF = 0;
 80022e0:	4b13      	ldr	r3, [pc, #76]	; (8002330 <Particle_Init+0x6c>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	80da      	strh	r2, [r3, #6]
	ParticleDevice.variance = 0;
 80022e6:	4b12      	ldr	r3, [pc, #72]	; (8002330 <Particle_Init+0x6c>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	815a      	strh	r2, [r3, #10]
	ParticleDevice.temperature = 0;
 80022ec:	4b10      	ldr	r3, [pc, #64]	; (8002330 <Particle_Init+0x6c>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	819a      	strh	r2, [r3, #12]
	ParticleDevice.LED_current_meas = 0;
 80022f2:	4b0f      	ldr	r3, [pc, #60]	; (8002330 <Particle_Init+0x6c>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	831a      	strh	r2, [r3, #24]
	ParticleDevice.slope = 0;
 80022f8:	4b0d      	ldr	r3, [pc, #52]	; (8002330 <Particle_Init+0x6c>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	615a      	str	r2, [r3, #20]
	ParticleDevice.Lux_ON = 0;
 80022fe:	4b0c      	ldr	r3, [pc, #48]	; (8002330 <Particle_Init+0x6c>)
 8002300:	2200      	movs	r2, #0
 8002302:	835a      	strh	r2, [r3, #26]
	ParticleDevice.Lux_OFF = 0;
 8002304:	4b0a      	ldr	r3, [pc, #40]	; (8002330 <Particle_Init+0x6c>)
 8002306:	2200      	movs	r2, #0
 8002308:	839a      	strh	r2, [r3, #28]
	ParticleDevice.TimeSinceInit = 0;
 800230a:	4b09      	ldr	r3, [pc, #36]	; (8002330 <Particle_Init+0x6c>)
 800230c:	2200      	movs	r2, #0
 800230e:	621a      	str	r2, [r3, #32]
	ParticleDevice.last_particle_time = 0;
 8002310:	4b07      	ldr	r3, [pc, #28]	; (8002330 <Particle_Init+0x6c>)
 8002312:	2200      	movs	r2, #0
 8002314:	625a      	str	r2, [r3, #36]	; 0x24
	ParticleDevice.normalized_zero = 80.0;
 8002316:	4b06      	ldr	r3, [pc, #24]	; (8002330 <Particle_Init+0x6c>)
 8002318:	4a06      	ldr	r2, [pc, #24]	; (8002334 <Particle_Init+0x70>)
 800231a:	611a      	str	r2, [r3, #16]

	currentState = Idle;
 800231c:	4b06      	ldr	r3, [pc, #24]	; (8002338 <Particle_Init+0x74>)
 800231e:	2200      	movs	r2, #0
 8002320:	701a      	strb	r2, [r3, #0]
	nextState = Idle;
 8002322:	4b06      	ldr	r3, [pc, #24]	; (800233c <Particle_Init+0x78>)
 8002324:	2200      	movs	r2, #0
 8002326:	701a      	strb	r2, [r3, #0]
}
 8002328:	bf00      	nop
 800232a:	46bd      	mov	sp, r7
 800232c:	bc80      	pop	{r7}
 800232e:	4770      	bx	lr
 8002330:	20000cc0 	.word	0x20000cc0
 8002334:	42a00000 	.word	0x42a00000
 8002338:	20000c68 	.word	0x20000c68
 800233c:	20000c69 	.word	0x20000c69

08002340 <ParticlesManager>:

void ParticlesManager(uint32_t u32Time_ms)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b084      	sub	sp, #16
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
	static uint16_t tx_checksum, rx_checksum;
	static uint8_t rx_payload_size, tx_size, zero_current;
	static uint32_t response_delay = 800;
	static uint8_t request_interval = TIME_TO_WAIT_IF_OK;
	static uint32_t u32LastReqTime = 0;
	int slp_sign = 1;
 8002348:	2301      	movs	r3, #1
 800234a:	60fb      	str	r3, [r7, #12]


	switch(currentState)
 800234c:	4ba0      	ldr	r3, [pc, #640]	; (80025d0 <ParticlesManager+0x290>)
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	2b04      	cmp	r3, #4
 8002352:	f200 8247 	bhi.w	80027e4 <ParticlesManager+0x4a4>
 8002356:	a201      	add	r2, pc, #4	; (adr r2, 800235c <ParticlesManager+0x1c>)
 8002358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800235c:	08002371 	.word	0x08002371
 8002360:	08002487 	.word	0x08002487
 8002364:	080024d9 	.word	0x080024d9
 8002368:	08002547 	.word	0x08002547
 800236c:	08002629 	.word	0x08002629
	{
	case Idle:
		if(u32Time_ms - u32LastReqTime > SECONDS(request_interval))
 8002370:	4b98      	ldr	r3, [pc, #608]	; (80025d4 <ParticlesManager+0x294>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	687a      	ldr	r2, [r7, #4]
 8002376:	1ad3      	subs	r3, r2, r3
 8002378:	4a97      	ldr	r2, [pc, #604]	; (80025d8 <ParticlesManager+0x298>)
 800237a:	7812      	ldrb	r2, [r2, #0]
 800237c:	4611      	mov	r1, r2
 800237e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002382:	fb02 f201 	mul.w	r2, r2, r1
 8002386:	4293      	cmp	r3, r2
 8002388:	f240 8229 	bls.w	80027de <ParticlesManager+0x49e>
		{
			//GC 2023-07-19 debug
			if(config_mode)
 800238c:	4b93      	ldr	r3, [pc, #588]	; (80025dc <ParticlesManager+0x29c>)
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d040      	beq.n	8002416 <ParticlesManager+0xd6>
			{
				//Test unitaire - WRITE CMD
				TX_BUFFER[0] = START_BYTE;
 8002394:	4b92      	ldr	r3, [pc, #584]	; (80025e0 <ParticlesManager+0x2a0>)
 8002396:	22cc      	movs	r2, #204	; 0xcc
 8002398:	701a      	strb	r2, [r3, #0]
				TX_BUFFER[1] = WRITE_CMD | 0x04; //Attention, devrait etre 0x05, updater aussi PF_VvalidatateConfig
 800239a:	4b91      	ldr	r3, [pc, #580]	; (80025e0 <ParticlesManager+0x2a0>)
 800239c:	22c4      	movs	r2, #196	; 0xc4
 800239e:	705a      	strb	r2, [r3, #1]
				tx_checksum = TX_BUFFER[1];
 80023a0:	4b8f      	ldr	r3, [pc, #572]	; (80025e0 <ParticlesManager+0x2a0>)
 80023a2:	785b      	ldrb	r3, [r3, #1]
 80023a4:	b29a      	uxth	r2, r3
 80023a6:	4b8f      	ldr	r3, [pc, #572]	; (80025e4 <ParticlesManager+0x2a4>)
 80023a8:	801a      	strh	r2, [r3, #0]
				TX_BUFFER[2] = 3;//(uint8_t)pParam->s32TLSGAIN;
 80023aa:	4b8d      	ldr	r3, [pc, #564]	; (80025e0 <ParticlesManager+0x2a0>)
 80023ac:	2203      	movs	r2, #3
 80023ae:	709a      	strb	r2, [r3, #2]
				TX_BUFFER[3] = 5;//(uint8_t)pParam->s32TSLINT;
 80023b0:	4b8b      	ldr	r3, [pc, #556]	; (80025e0 <ParticlesManager+0x2a0>)
 80023b2:	2205      	movs	r2, #5
 80023b4:	70da      	strb	r2, [r3, #3]
				TX_BUFFER[4] = 7;//(uint8_t)pParam->s32DACCMD;
 80023b6:	4b8a      	ldr	r3, [pc, #552]	; (80025e0 <ParticlesManager+0x2a0>)
 80023b8:	2207      	movs	r2, #7
 80023ba:	711a      	strb	r2, [r3, #4]
				TX_BUFFER[5] = 10;//(uint8_t)pParam->s32TIMEINTERVAL;  //GC Attention, devrait tre un WORD (2 byte)
 80023bc:	4b88      	ldr	r3, [pc, #544]	; (80025e0 <ParticlesManager+0x2a0>)
 80023be:	220a      	movs	r2, #10
 80023c0:	715a      	strb	r2, [r3, #5]
				//TX_BUFFER[6] = 0;//(uint8_t)pParam->s32TIMEINTERVAL;  //GC Attention, devrait tre un WORD (2 byte)
				for(uint8_t j = 2;j < 6;j++)
 80023c2:	2302      	movs	r3, #2
 80023c4:	72fb      	strb	r3, [r7, #11]
 80023c6:	e00c      	b.n	80023e2 <ParticlesManager+0xa2>
				{
					tx_checksum += TX_BUFFER[j];
 80023c8:	7afb      	ldrb	r3, [r7, #11]
 80023ca:	4a85      	ldr	r2, [pc, #532]	; (80025e0 <ParticlesManager+0x2a0>)
 80023cc:	5cd3      	ldrb	r3, [r2, r3]
 80023ce:	b29a      	uxth	r2, r3
 80023d0:	4b84      	ldr	r3, [pc, #528]	; (80025e4 <ParticlesManager+0x2a4>)
 80023d2:	881b      	ldrh	r3, [r3, #0]
 80023d4:	4413      	add	r3, r2
 80023d6:	b29a      	uxth	r2, r3
 80023d8:	4b82      	ldr	r3, [pc, #520]	; (80025e4 <ParticlesManager+0x2a4>)
 80023da:	801a      	strh	r2, [r3, #0]
				for(uint8_t j = 2;j < 6;j++)
 80023dc:	7afb      	ldrb	r3, [r7, #11]
 80023de:	3301      	adds	r3, #1
 80023e0:	72fb      	strb	r3, [r7, #11]
 80023e2:	7afb      	ldrb	r3, [r7, #11]
 80023e4:	2b05      	cmp	r3, #5
 80023e6:	d9ef      	bls.n	80023c8 <ParticlesManager+0x88>
				}
				TX_BUFFER[6] = (uint8_t)(tx_checksum >> 8);
 80023e8:	4b7e      	ldr	r3, [pc, #504]	; (80025e4 <ParticlesManager+0x2a4>)
 80023ea:	881b      	ldrh	r3, [r3, #0]
 80023ec:	0a1b      	lsrs	r3, r3, #8
 80023ee:	b29b      	uxth	r3, r3
 80023f0:	b2da      	uxtb	r2, r3
 80023f2:	4b7b      	ldr	r3, [pc, #492]	; (80025e0 <ParticlesManager+0x2a0>)
 80023f4:	719a      	strb	r2, [r3, #6]
				TX_BUFFER[7] = (uint8_t)(tx_checksum & 0x00FF);
 80023f6:	4b7b      	ldr	r3, [pc, #492]	; (80025e4 <ParticlesManager+0x2a4>)
 80023f8:	881b      	ldrh	r3, [r3, #0]
 80023fa:	b2da      	uxtb	r2, r3
 80023fc:	4b78      	ldr	r3, [pc, #480]	; (80025e0 <ParticlesManager+0x2a0>)
 80023fe:	71da      	strb	r2, [r3, #7]
				TX_BUFFER[8] = STOP_BYTE;
 8002400:	4b77      	ldr	r3, [pc, #476]	; (80025e0 <ParticlesManager+0x2a0>)
 8002402:	2299      	movs	r2, #153	; 0x99
 8002404:	721a      	strb	r2, [r3, #8]
				tx_size = 9;
 8002406:	4b78      	ldr	r3, [pc, #480]	; (80025e8 <ParticlesManager+0x2a8>)
 8002408:	2209      	movs	r2, #9
 800240a:	701a      	strb	r2, [r3, #0]
				response_delay = 600;
 800240c:	4b77      	ldr	r3, [pc, #476]	; (80025ec <ParticlesManager+0x2ac>)
 800240e:	f44f 7216 	mov.w	r2, #600	; 0x258
 8002412:	601a      	str	r2, [r3, #0]
 8002414:	e033      	b.n	800247e <ParticlesManager+0x13e>
			}else if(IncFireCount)
 8002416:	4b76      	ldr	r3, [pc, #472]	; (80025f0 <ParticlesManager+0x2b0>)
 8002418:	781b      	ldrb	r3, [r3, #0]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d00e      	beq.n	800243c <ParticlesManager+0xfc>
			{
				//Test unitaire - FIRECNT_CMD
				tx_checksum = Particle_Send_CMD(FIRECNT_CMD);
 800241e:	2080      	movs	r0, #128	; 0x80
 8002420:	f000 f9fe 	bl	8002820 <Particle_Send_CMD>
 8002424:	4603      	mov	r3, r0
 8002426:	461a      	mov	r2, r3
 8002428:	4b6e      	ldr	r3, [pc, #440]	; (80025e4 <ParticlesManager+0x2a4>)
 800242a:	801a      	strh	r2, [r3, #0]
				tx_size = 5;
 800242c:	4b6e      	ldr	r3, [pc, #440]	; (80025e8 <ParticlesManager+0x2a8>)
 800242e:	2205      	movs	r2, #5
 8002430:	701a      	strb	r2, [r3, #0]
				response_delay = 600;
 8002432:	4b6e      	ldr	r3, [pc, #440]	; (80025ec <ParticlesManager+0x2ac>)
 8002434:	f44f 7216 	mov.w	r2, #600	; 0x258
 8002438:	601a      	str	r2, [r3, #0]
 800243a:	e020      	b.n	800247e <ParticlesManager+0x13e>
			}else if(setZero)
 800243c:	4b6d      	ldr	r3, [pc, #436]	; (80025f4 <ParticlesManager+0x2b4>)
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d00e      	beq.n	8002462 <ParticlesManager+0x122>
			{
				//Test unitaire - SETZERO CMD
				tx_checksum = Particle_Send_CMD(SETZERO_CMD);
 8002444:	2040      	movs	r0, #64	; 0x40
 8002446:	f000 f9eb 	bl	8002820 <Particle_Send_CMD>
 800244a:	4603      	mov	r3, r0
 800244c:	461a      	mov	r2, r3
 800244e:	4b65      	ldr	r3, [pc, #404]	; (80025e4 <ParticlesManager+0x2a4>)
 8002450:	801a      	strh	r2, [r3, #0]
				tx_size = 5;
 8002452:	4b65      	ldr	r3, [pc, #404]	; (80025e8 <ParticlesManager+0x2a8>)
 8002454:	2205      	movs	r2, #5
 8002456:	701a      	strb	r2, [r3, #0]
				response_delay = 600;
 8002458:	4b64      	ldr	r3, [pc, #400]	; (80025ec <ParticlesManager+0x2ac>)
 800245a:	f44f 7216 	mov.w	r2, #600	; 0x258
 800245e:	601a      	str	r2, [r3, #0]
 8002460:	e00d      	b.n	800247e <ParticlesManager+0x13e>

			}else{

				//Test unitaire - READ_CMD
				tx_checksum = Particle_Send_CMD(READ_CMD);
 8002462:	2000      	movs	r0, #0
 8002464:	f000 f9dc 	bl	8002820 <Particle_Send_CMD>
 8002468:	4603      	mov	r3, r0
 800246a:	461a      	mov	r2, r3
 800246c:	4b5d      	ldr	r3, [pc, #372]	; (80025e4 <ParticlesManager+0x2a4>)
 800246e:	801a      	strh	r2, [r3, #0]
				tx_size = 5;
 8002470:	4b5d      	ldr	r3, [pc, #372]	; (80025e8 <ParticlesManager+0x2a8>)
 8002472:	2205      	movs	r2, #5
 8002474:	701a      	strb	r2, [r3, #0]
				response_delay = 800;
 8002476:	4b5d      	ldr	r3, [pc, #372]	; (80025ec <ParticlesManager+0x2ac>)
 8002478:	f44f 7248 	mov.w	r2, #800	; 0x320
 800247c:	601a      	str	r2, [r3, #0]
				//TX_BUFFER[3] = (uint8_t)(tx_checksum & 0x00FF);
				//TX_BUFFER[4] = STOP_BYTE;
				//tx_size = 5;
				//response_delay = 800;
			}
			nextState = Send_request;
 800247e:	4b5e      	ldr	r3, [pc, #376]	; (80025f8 <ParticlesManager+0x2b8>)
 8002480:	2201      	movs	r2, #1
 8002482:	701a      	strb	r2, [r3, #0]
		}
		break;
 8002484:	e1ab      	b.n	80027de <ParticlesManager+0x49e>
	case Send_request:
		if(uartErrorCount > COMM_ERR_LIMIT && request_interval !=TIME_TO_WAIT_IF_ERR)
 8002486:	4b5d      	ldr	r3, [pc, #372]	; (80025fc <ParticlesManager+0x2bc>)
 8002488:	881b      	ldrh	r3, [r3, #0]
 800248a:	2b0a      	cmp	r3, #10
 800248c:	d90a      	bls.n	80024a4 <ParticlesManager+0x164>
 800248e:	4b52      	ldr	r3, [pc, #328]	; (80025d8 <ParticlesManager+0x298>)
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	2b1e      	cmp	r3, #30
 8002494:	d006      	beq.n	80024a4 <ParticlesManager+0x164>
		{
			request_interval = TIME_TO_WAIT_IF_ERR;
 8002496:	4b50      	ldr	r3, [pc, #320]	; (80025d8 <ParticlesManager+0x298>)
 8002498:	221e      	movs	r2, #30
 800249a:	701a      	strb	r2, [r3, #0]
			nextState = Idle;
 800249c:	4b56      	ldr	r3, [pc, #344]	; (80025f8 <ParticlesManager+0x2b8>)
 800249e:	2200      	movs	r2, #0
 80024a0:	701a      	strb	r2, [r3, #0]
			break;
 80024a2:	e19f      	b.n	80027e4 <ParticlesManager+0x4a4>
		}
		HAL_UART_Transmit_IT(&huart3, TX_BUFFER, tx_size);
 80024a4:	4b50      	ldr	r3, [pc, #320]	; (80025e8 <ParticlesManager+0x2a8>)
 80024a6:	781b      	ldrb	r3, [r3, #0]
 80024a8:	b29b      	uxth	r3, r3
 80024aa:	461a      	mov	r2, r3
 80024ac:	494c      	ldr	r1, [pc, #304]	; (80025e0 <ParticlesManager+0x2a0>)
 80024ae:	4854      	ldr	r0, [pc, #336]	; (8002600 <ParticlesManager+0x2c0>)
 80024b0:	f007 f81e 	bl	80094f0 <HAL_UART_Transmit_IT>
		RX_BUFFER[0] = 0;
 80024b4:	4b53      	ldr	r3, [pc, #332]	; (8002604 <ParticlesManager+0x2c4>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	701a      	strb	r2, [r3, #0]
		RX_BUFFER[1] = 0;
 80024ba:	4b52      	ldr	r3, [pc, #328]	; (8002604 <ParticlesManager+0x2c4>)
 80024bc:	2200      	movs	r2, #0
 80024be:	705a      	strb	r2, [r3, #1]
		u32LastReqTime = u32Time_ms;
 80024c0:	4a44      	ldr	r2, [pc, #272]	; (80025d4 <ParticlesManager+0x294>)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6013      	str	r3, [r2, #0]
		HAL_UARTEx_ReceiveToIdle_IT(&huart3, RX_BUFFER,RX_BUFFER_LENGTH);
 80024c6:	2240      	movs	r2, #64	; 0x40
 80024c8:	494e      	ldr	r1, [pc, #312]	; (8002604 <ParticlesManager+0x2c4>)
 80024ca:	484d      	ldr	r0, [pc, #308]	; (8002600 <ParticlesManager+0x2c0>)
 80024cc:	f007 f854 	bl	8009578 <HAL_UARTEx_ReceiveToIdle_IT>
		nextState = Request_sent;
 80024d0:	4b49      	ldr	r3, [pc, #292]	; (80025f8 <ParticlesManager+0x2b8>)
 80024d2:	2202      	movs	r2, #2
 80024d4:	701a      	strb	r2, [r3, #0]
		break;
 80024d6:	e185      	b.n	80027e4 <ParticlesManager+0x4a4>
	case Request_sent:
		if(RX_BUFFER[0] == START_BYTE)
 80024d8:	4b4a      	ldr	r3, [pc, #296]	; (8002604 <ParticlesManager+0x2c4>)
 80024da:	781b      	ldrb	r3, [r3, #0]
 80024dc:	2bcc      	cmp	r3, #204	; 0xcc
 80024de:	d117      	bne.n	8002510 <ParticlesManager+0x1d0>
		{
			rx_payload_size = RX_BUFFER[1] & 0x3F;
 80024e0:	4b48      	ldr	r3, [pc, #288]	; (8002604 <ParticlesManager+0x2c4>)
 80024e2:	785b      	ldrb	r3, [r3, #1]
 80024e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80024e8:	b2da      	uxtb	r2, r3
 80024ea:	4b47      	ldr	r3, [pc, #284]	; (8002608 <ParticlesManager+0x2c8>)
 80024ec:	701a      	strb	r2, [r3, #0]

			if(rx_payload_size != 0 && RX_BUFFER[rx_payload_size + 4] == STOP_BYTE)
 80024ee:	4b46      	ldr	r3, [pc, #280]	; (8002608 <ParticlesManager+0x2c8>)
 80024f0:	781b      	ldrb	r3, [r3, #0]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	f000 8175 	beq.w	80027e2 <ParticlesManager+0x4a2>
 80024f8:	4b43      	ldr	r3, [pc, #268]	; (8002608 <ParticlesManager+0x2c8>)
 80024fa:	781b      	ldrb	r3, [r3, #0]
 80024fc:	3304      	adds	r3, #4
 80024fe:	4a41      	ldr	r2, [pc, #260]	; (8002604 <ParticlesManager+0x2c4>)
 8002500:	5cd3      	ldrb	r3, [r2, r3]
 8002502:	2b99      	cmp	r3, #153	; 0x99
 8002504:	f040 816d 	bne.w	80027e2 <ParticlesManager+0x4a2>
			{
				nextState = Validate_data;
 8002508:	4b3b      	ldr	r3, [pc, #236]	; (80025f8 <ParticlesManager+0x2b8>)
 800250a:	2203      	movs	r2, #3
 800250c:	701a      	strb	r2, [r3, #0]
			}
			uartErrorCount++;

		}

		break;
 800250e:	e168      	b.n	80027e2 <ParticlesManager+0x4a2>
		}else if(u32Time_ms - u32LastReqTime > response_delay)
 8002510:	4b30      	ldr	r3, [pc, #192]	; (80025d4 <ParticlesManager+0x294>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	1ad2      	subs	r2, r2, r3
 8002518:	4b34      	ldr	r3, [pc, #208]	; (80025ec <ParticlesManager+0x2ac>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	429a      	cmp	r2, r3
 800251e:	f240 8160 	bls.w	80027e2 <ParticlesManager+0x4a2>
			if(uartErrorCount <= COMM_ERR_LIMIT)
 8002522:	4b36      	ldr	r3, [pc, #216]	; (80025fc <ParticlesManager+0x2bc>)
 8002524:	881b      	ldrh	r3, [r3, #0]
 8002526:	2b0a      	cmp	r3, #10
 8002528:	d803      	bhi.n	8002532 <ParticlesManager+0x1f2>
				nextState = Send_request;
 800252a:	4b33      	ldr	r3, [pc, #204]	; (80025f8 <ParticlesManager+0x2b8>)
 800252c:	2201      	movs	r2, #1
 800252e:	701a      	strb	r2, [r3, #0]
 8002530:	e002      	b.n	8002538 <ParticlesManager+0x1f8>
				nextState = Idle;
 8002532:	4b31      	ldr	r3, [pc, #196]	; (80025f8 <ParticlesManager+0x2b8>)
 8002534:	2200      	movs	r2, #0
 8002536:	701a      	strb	r2, [r3, #0]
			uartErrorCount++;
 8002538:	4b30      	ldr	r3, [pc, #192]	; (80025fc <ParticlesManager+0x2bc>)
 800253a:	881b      	ldrh	r3, [r3, #0]
 800253c:	3301      	adds	r3, #1
 800253e:	b29a      	uxth	r2, r3
 8002540:	4b2e      	ldr	r3, [pc, #184]	; (80025fc <ParticlesManager+0x2bc>)
 8002542:	801a      	strh	r2, [r3, #0]
		break;
 8002544:	e14d      	b.n	80027e2 <ParticlesManager+0x4a2>
	case Validate_data:
		rx_checksum = RX_BUFFER[1];
 8002546:	4b2f      	ldr	r3, [pc, #188]	; (8002604 <ParticlesManager+0x2c4>)
 8002548:	785b      	ldrb	r3, [r3, #1]
 800254a:	b29a      	uxth	r2, r3
 800254c:	4b2f      	ldr	r3, [pc, #188]	; (800260c <ParticlesManager+0x2cc>)
 800254e:	801a      	strh	r2, [r3, #0]
		for(uint8_t i = 2;i <= rx_payload_size+1;i++)
 8002550:	2302      	movs	r3, #2
 8002552:	72bb      	strb	r3, [r7, #10]
 8002554:	e00c      	b.n	8002570 <ParticlesManager+0x230>
		{
			rx_checksum += RX_BUFFER[i];
 8002556:	7abb      	ldrb	r3, [r7, #10]
 8002558:	4a2a      	ldr	r2, [pc, #168]	; (8002604 <ParticlesManager+0x2c4>)
 800255a:	5cd3      	ldrb	r3, [r2, r3]
 800255c:	b29a      	uxth	r2, r3
 800255e:	4b2b      	ldr	r3, [pc, #172]	; (800260c <ParticlesManager+0x2cc>)
 8002560:	881b      	ldrh	r3, [r3, #0]
 8002562:	4413      	add	r3, r2
 8002564:	b29a      	uxth	r2, r3
 8002566:	4b29      	ldr	r3, [pc, #164]	; (800260c <ParticlesManager+0x2cc>)
 8002568:	801a      	strh	r2, [r3, #0]
		for(uint8_t i = 2;i <= rx_payload_size+1;i++)
 800256a:	7abb      	ldrb	r3, [r7, #10]
 800256c:	3301      	adds	r3, #1
 800256e:	72bb      	strb	r3, [r7, #10]
 8002570:	7aba      	ldrb	r2, [r7, #10]
 8002572:	4b25      	ldr	r3, [pc, #148]	; (8002608 <ParticlesManager+0x2c8>)
 8002574:	781b      	ldrb	r3, [r3, #0]
 8002576:	3301      	adds	r3, #1
 8002578:	429a      	cmp	r2, r3
 800257a:	ddec      	ble.n	8002556 <ParticlesManager+0x216>
		}

		if(rx_checksum == ((uint16_t)(RX_BUFFER[rx_payload_size+2] << 8) + (uint16_t)RX_BUFFER[rx_payload_size+3]))
 800257c:	4b23      	ldr	r3, [pc, #140]	; (800260c <ParticlesManager+0x2cc>)
 800257e:	881b      	ldrh	r3, [r3, #0]
 8002580:	4619      	mov	r1, r3
 8002582:	4b21      	ldr	r3, [pc, #132]	; (8002608 <ParticlesManager+0x2c8>)
 8002584:	781b      	ldrb	r3, [r3, #0]
 8002586:	3302      	adds	r3, #2
 8002588:	4a1e      	ldr	r2, [pc, #120]	; (8002604 <ParticlesManager+0x2c4>)
 800258a:	5cd3      	ldrb	r3, [r2, r3]
 800258c:	b29b      	uxth	r3, r3
 800258e:	021b      	lsls	r3, r3, #8
 8002590:	b29b      	uxth	r3, r3
 8002592:	4618      	mov	r0, r3
 8002594:	4b1c      	ldr	r3, [pc, #112]	; (8002608 <ParticlesManager+0x2c8>)
 8002596:	781b      	ldrb	r3, [r3, #0]
 8002598:	3303      	adds	r3, #3
 800259a:	4a1a      	ldr	r2, [pc, #104]	; (8002604 <ParticlesManager+0x2c4>)
 800259c:	5cd3      	ldrb	r3, [r2, r3]
 800259e:	4403      	add	r3, r0
 80025a0:	4299      	cmp	r1, r3
 80025a2:	d10c      	bne.n	80025be <ParticlesManager+0x27e>
		{
			particleBoardAbsent = false;
 80025a4:	4b1a      	ldr	r3, [pc, #104]	; (8002610 <ParticlesManager+0x2d0>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	701a      	strb	r2, [r3, #0]
			request_interval = TIME_TO_WAIT_IF_OK;
 80025aa:	4b0b      	ldr	r3, [pc, #44]	; (80025d8 <ParticlesManager+0x298>)
 80025ac:	2202      	movs	r2, #2
 80025ae:	701a      	strb	r2, [r3, #0]
			uartErrorCount = 0;
 80025b0:	4b12      	ldr	r3, [pc, #72]	; (80025fc <ParticlesManager+0x2bc>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	801a      	strh	r2, [r3, #0]
			nextState = Data_ready;
 80025b6:	4b10      	ldr	r3, [pc, #64]	; (80025f8 <ParticlesManager+0x2b8>)
 80025b8:	2204      	movs	r2, #4
 80025ba:	701a      	strb	r2, [r3, #0]
			{
				nextState = Idle;
			}
			uartErrorCount++;
		}
		break;
 80025bc:	e112      	b.n	80027e4 <ParticlesManager+0x4a4>
			if(uartErrorCount <= COMM_ERR_LIMIT)
 80025be:	4b0f      	ldr	r3, [pc, #60]	; (80025fc <ParticlesManager+0x2bc>)
 80025c0:	881b      	ldrh	r3, [r3, #0]
 80025c2:	2b0a      	cmp	r3, #10
 80025c4:	d826      	bhi.n	8002614 <ParticlesManager+0x2d4>
				nextState = Send_request;
 80025c6:	4b0c      	ldr	r3, [pc, #48]	; (80025f8 <ParticlesManager+0x2b8>)
 80025c8:	2201      	movs	r2, #1
 80025ca:	701a      	strb	r2, [r3, #0]
 80025cc:	e025      	b.n	800261a <ParticlesManager+0x2da>
 80025ce:	bf00      	nop
 80025d0:	20000c68 	.word	0x20000c68
 80025d4:	20000cec 	.word	0x20000cec
 80025d8:	20000138 	.word	0x20000138
 80025dc:	20000ce9 	.word	0x20000ce9
 80025e0:	20000cac 	.word	0x20000cac
 80025e4:	20000cf0 	.word	0x20000cf0
 80025e8:	20000cf2 	.word	0x20000cf2
 80025ec:	2000013c 	.word	0x2000013c
 80025f0:	20000ceb 	.word	0x20000ceb
 80025f4:	20000cea 	.word	0x20000cea
 80025f8:	20000c69 	.word	0x20000c69
 80025fc:	20000cf4 	.word	0x20000cf4
 8002600:	2000366c 	.word	0x2000366c
 8002604:	20000c6c 	.word	0x20000c6c
 8002608:	20000cf6 	.word	0x20000cf6
 800260c:	20000cf8 	.word	0x20000cf8
 8002610:	20000ce8 	.word	0x20000ce8
				nextState = Idle;
 8002614:	4b7a      	ldr	r3, [pc, #488]	; (8002800 <ParticlesManager+0x4c0>)
 8002616:	2200      	movs	r2, #0
 8002618:	701a      	strb	r2, [r3, #0]
			uartErrorCount++;
 800261a:	4b7a      	ldr	r3, [pc, #488]	; (8002804 <ParticlesManager+0x4c4>)
 800261c:	881b      	ldrh	r3, [r3, #0]
 800261e:	3301      	adds	r3, #1
 8002620:	b29a      	uxth	r2, r3
 8002622:	4b78      	ldr	r3, [pc, #480]	; (8002804 <ParticlesManager+0x4c4>)
 8002624:	801a      	strh	r2, [r3, #0]
		break;
 8002626:	e0dd      	b.n	80027e4 <ParticlesManager+0x4a4>
	case Data_ready:
		nextState = Idle;
 8002628:	4b75      	ldr	r3, [pc, #468]	; (8002800 <ParticlesManager+0x4c0>)
 800262a:	2200      	movs	r2, #0
 800262c:	701a      	strb	r2, [r3, #0]
		if((RX_BUFFER[1] & 0xC0) == READ_CMD)
 800262e:	4b76      	ldr	r3, [pc, #472]	; (8002808 <ParticlesManager+0x4c8>)
 8002630:	785b      	ldrb	r3, [r3, #1]
 8002632:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002636:	2b00      	cmp	r3, #0
 8002638:	f040 809b 	bne.w	8002772 <ParticlesManager+0x432>
		{
			ParticleDevice.ch0_ON = (uint16_t)(RX_BUFFER[2] << 8) + (uint16_t)RX_BUFFER[3];
 800263c:	4b72      	ldr	r3, [pc, #456]	; (8002808 <ParticlesManager+0x4c8>)
 800263e:	789b      	ldrb	r3, [r3, #2]
 8002640:	b29b      	uxth	r3, r3
 8002642:	021b      	lsls	r3, r3, #8
 8002644:	b29a      	uxth	r2, r3
 8002646:	4b70      	ldr	r3, [pc, #448]	; (8002808 <ParticlesManager+0x4c8>)
 8002648:	78db      	ldrb	r3, [r3, #3]
 800264a:	b29b      	uxth	r3, r3
 800264c:	4413      	add	r3, r2
 800264e:	b29a      	uxth	r2, r3
 8002650:	4b6e      	ldr	r3, [pc, #440]	; (800280c <ParticlesManager+0x4cc>)
 8002652:	801a      	strh	r2, [r3, #0]
			ParticleDevice.ch0_OFF = (uint16_t)(RX_BUFFER[4] << 8) + (uint16_t)RX_BUFFER[5];
 8002654:	4b6c      	ldr	r3, [pc, #432]	; (8002808 <ParticlesManager+0x4c8>)
 8002656:	791b      	ldrb	r3, [r3, #4]
 8002658:	b29b      	uxth	r3, r3
 800265a:	021b      	lsls	r3, r3, #8
 800265c:	b29a      	uxth	r2, r3
 800265e:	4b6a      	ldr	r3, [pc, #424]	; (8002808 <ParticlesManager+0x4c8>)
 8002660:	795b      	ldrb	r3, [r3, #5]
 8002662:	b29b      	uxth	r3, r3
 8002664:	4413      	add	r3, r2
 8002666:	b29a      	uxth	r2, r3
 8002668:	4b68      	ldr	r3, [pc, #416]	; (800280c <ParticlesManager+0x4cc>)
 800266a:	805a      	strh	r2, [r3, #2]
			ParticleDevice.ch1_ON = (uint16_t)(RX_BUFFER[6] << 8) + (uint16_t)RX_BUFFER[7];
 800266c:	4b66      	ldr	r3, [pc, #408]	; (8002808 <ParticlesManager+0x4c8>)
 800266e:	799b      	ldrb	r3, [r3, #6]
 8002670:	b29b      	uxth	r3, r3
 8002672:	021b      	lsls	r3, r3, #8
 8002674:	b29a      	uxth	r2, r3
 8002676:	4b64      	ldr	r3, [pc, #400]	; (8002808 <ParticlesManager+0x4c8>)
 8002678:	79db      	ldrb	r3, [r3, #7]
 800267a:	b29b      	uxth	r3, r3
 800267c:	4413      	add	r3, r2
 800267e:	b29a      	uxth	r2, r3
 8002680:	4b62      	ldr	r3, [pc, #392]	; (800280c <ParticlesManager+0x4cc>)
 8002682:	809a      	strh	r2, [r3, #4]
			ParticleDevice.ch1_OFF = (uint16_t)(RX_BUFFER[8] << 8) + (uint16_t)RX_BUFFER[9];
 8002684:	4b60      	ldr	r3, [pc, #384]	; (8002808 <ParticlesManager+0x4c8>)
 8002686:	7a1b      	ldrb	r3, [r3, #8]
 8002688:	b29b      	uxth	r3, r3
 800268a:	021b      	lsls	r3, r3, #8
 800268c:	b29a      	uxth	r2, r3
 800268e:	4b5e      	ldr	r3, [pc, #376]	; (8002808 <ParticlesManager+0x4c8>)
 8002690:	7a5b      	ldrb	r3, [r3, #9]
 8002692:	b29b      	uxth	r3, r3
 8002694:	4413      	add	r3, r2
 8002696:	b29a      	uxth	r2, r3
 8002698:	4b5c      	ldr	r3, [pc, #368]	; (800280c <ParticlesManager+0x4cc>)
 800269a:	80da      	strh	r2, [r3, #6]
			ParticleDevice.variance = (uint16_t)(RX_BUFFER[10] << 8) + (uint16_t)RX_BUFFER[11];
 800269c:	4b5a      	ldr	r3, [pc, #360]	; (8002808 <ParticlesManager+0x4c8>)
 800269e:	7a9b      	ldrb	r3, [r3, #10]
 80026a0:	b29b      	uxth	r3, r3
 80026a2:	021b      	lsls	r3, r3, #8
 80026a4:	b29a      	uxth	r2, r3
 80026a6:	4b58      	ldr	r3, [pc, #352]	; (8002808 <ParticlesManager+0x4c8>)
 80026a8:	7adb      	ldrb	r3, [r3, #11]
 80026aa:	b29b      	uxth	r3, r3
 80026ac:	4413      	add	r3, r2
 80026ae:	b29a      	uxth	r2, r3
 80026b0:	4b56      	ldr	r3, [pc, #344]	; (800280c <ParticlesManager+0x4cc>)
 80026b2:	815a      	strh	r2, [r3, #10]
			ParticleDevice.temperature = (uint16_t)(RX_BUFFER[12] << 8) + (uint16_t)RX_BUFFER[13];
 80026b4:	4b54      	ldr	r3, [pc, #336]	; (8002808 <ParticlesManager+0x4c8>)
 80026b6:	7b1b      	ldrb	r3, [r3, #12]
 80026b8:	b29b      	uxth	r3, r3
 80026ba:	021b      	lsls	r3, r3, #8
 80026bc:	b29a      	uxth	r2, r3
 80026be:	4b52      	ldr	r3, [pc, #328]	; (8002808 <ParticlesManager+0x4c8>)
 80026c0:	7b5b      	ldrb	r3, [r3, #13]
 80026c2:	b29b      	uxth	r3, r3
 80026c4:	4413      	add	r3, r2
 80026c6:	b29a      	uxth	r2, r3
 80026c8:	4b50      	ldr	r3, [pc, #320]	; (800280c <ParticlesManager+0x4cc>)
 80026ca:	819a      	strh	r2, [r3, #12]
			ParticleDevice.LED_current_meas = (uint16_t)(RX_BUFFER[14] << 8) + (uint16_t)RX_BUFFER[15];
 80026cc:	4b4e      	ldr	r3, [pc, #312]	; (8002808 <ParticlesManager+0x4c8>)
 80026ce:	7b9b      	ldrb	r3, [r3, #14]
 80026d0:	b29b      	uxth	r3, r3
 80026d2:	021b      	lsls	r3, r3, #8
 80026d4:	b29a      	uxth	r2, r3
 80026d6:	4b4c      	ldr	r3, [pc, #304]	; (8002808 <ParticlesManager+0x4c8>)
 80026d8:	7bdb      	ldrb	r3, [r3, #15]
 80026da:	b29b      	uxth	r3, r3
 80026dc:	4413      	add	r3, r2
 80026de:	b29a      	uxth	r2, r3
 80026e0:	4b4a      	ldr	r3, [pc, #296]	; (800280c <ParticlesManager+0x4cc>)
 80026e2:	831a      	strh	r2, [r3, #24]

			if(RX_BUFFER[16] & 0x80)
 80026e4:	4b48      	ldr	r3, [pc, #288]	; (8002808 <ParticlesManager+0x4c8>)
 80026e6:	7c1b      	ldrb	r3, [r3, #16]
 80026e8:	b25b      	sxtb	r3, r3
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	da09      	bge.n	8002702 <ParticlesManager+0x3c2>
			{
				RX_BUFFER[16] &= 0x7F;
 80026ee:	4b46      	ldr	r3, [pc, #280]	; (8002808 <ParticlesManager+0x4c8>)
 80026f0:	7c1b      	ldrb	r3, [r3, #16]
 80026f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80026f6:	b2da      	uxtb	r2, r3
 80026f8:	4b43      	ldr	r3, [pc, #268]	; (8002808 <ParticlesManager+0x4c8>)
 80026fa:	741a      	strb	r2, [r3, #16]
				slp_sign = -1;
 80026fc:	f04f 33ff 	mov.w	r3, #4294967295
 8002700:	60fb      	str	r3, [r7, #12]
			}
			ParticleDevice.slope = slp_sign*((int)(RX_BUFFER[16] << 8) + (int)RX_BUFFER[17]);
 8002702:	4b41      	ldr	r3, [pc, #260]	; (8002808 <ParticlesManager+0x4c8>)
 8002704:	7c1b      	ldrb	r3, [r3, #16]
 8002706:	021b      	lsls	r3, r3, #8
 8002708:	4a3f      	ldr	r2, [pc, #252]	; (8002808 <ParticlesManager+0x4c8>)
 800270a:	7c52      	ldrb	r2, [r2, #17]
 800270c:	4413      	add	r3, r2
 800270e:	68fa      	ldr	r2, [r7, #12]
 8002710:	fb02 f303 	mul.w	r3, r2, r3
 8002714:	4a3d      	ldr	r2, [pc, #244]	; (800280c <ParticlesManager+0x4cc>)
 8002716:	6153      	str	r3, [r2, #20]
			ParticleDevice.Lux_ON = (uint16_t)(RX_BUFFER[18] << 8) + (uint16_t)RX_BUFFER[19];
 8002718:	4b3b      	ldr	r3, [pc, #236]	; (8002808 <ParticlesManager+0x4c8>)
 800271a:	7c9b      	ldrb	r3, [r3, #18]
 800271c:	b29b      	uxth	r3, r3
 800271e:	021b      	lsls	r3, r3, #8
 8002720:	b29a      	uxth	r2, r3
 8002722:	4b39      	ldr	r3, [pc, #228]	; (8002808 <ParticlesManager+0x4c8>)
 8002724:	7cdb      	ldrb	r3, [r3, #19]
 8002726:	b29b      	uxth	r3, r3
 8002728:	4413      	add	r3, r2
 800272a:	b29a      	uxth	r2, r3
 800272c:	4b37      	ldr	r3, [pc, #220]	; (800280c <ParticlesManager+0x4cc>)
 800272e:	835a      	strh	r2, [r3, #26]
			ParticleDevice.Lux_OFF = (uint16_t)(RX_BUFFER[20] << 8) + (uint16_t)RX_BUFFER[21];
 8002730:	4b35      	ldr	r3, [pc, #212]	; (8002808 <ParticlesManager+0x4c8>)
 8002732:	7d1b      	ldrb	r3, [r3, #20]
 8002734:	b29b      	uxth	r3, r3
 8002736:	021b      	lsls	r3, r3, #8
 8002738:	b29a      	uxth	r2, r3
 800273a:	4b33      	ldr	r3, [pc, #204]	; (8002808 <ParticlesManager+0x4c8>)
 800273c:	7d5b      	ldrb	r3, [r3, #21]
 800273e:	b29b      	uxth	r3, r3
 8002740:	4413      	add	r3, r2
 8002742:	b29a      	uxth	r2, r3
 8002744:	4b31      	ldr	r3, [pc, #196]	; (800280c <ParticlesManager+0x4cc>)
 8002746:	839a      	strh	r2, [r3, #28]
			ParticleDevice.TimeSinceInit = (uint32_t)(RX_BUFFER[22] << 24) + (uint32_t)(RX_BUFFER[23] << 16) + (uint32_t)(RX_BUFFER[24] << 8) + (uint32_t)(RX_BUFFER[25]);
 8002748:	4b2f      	ldr	r3, [pc, #188]	; (8002808 <ParticlesManager+0x4c8>)
 800274a:	7d9b      	ldrb	r3, [r3, #22]
 800274c:	061b      	lsls	r3, r3, #24
 800274e:	461a      	mov	r2, r3
 8002750:	4b2d      	ldr	r3, [pc, #180]	; (8002808 <ParticlesManager+0x4c8>)
 8002752:	7ddb      	ldrb	r3, [r3, #23]
 8002754:	041b      	lsls	r3, r3, #16
 8002756:	4413      	add	r3, r2
 8002758:	4a2b      	ldr	r2, [pc, #172]	; (8002808 <ParticlesManager+0x4c8>)
 800275a:	7e12      	ldrb	r2, [r2, #24]
 800275c:	0212      	lsls	r2, r2, #8
 800275e:	4413      	add	r3, r2
 8002760:	4a29      	ldr	r2, [pc, #164]	; (8002808 <ParticlesManager+0x4c8>)
 8002762:	7e52      	ldrb	r2, [r2, #25]
 8002764:	4413      	add	r3, r2
 8002766:	4a29      	ldr	r2, [pc, #164]	; (800280c <ParticlesManager+0x4cc>)
 8002768:	6213      	str	r3, [r2, #32]

			config_mode = true; //GC 2023-07-19 Debug comm
 800276a:	4b29      	ldr	r3, [pc, #164]	; (8002810 <ParticlesManager+0x4d0>)
 800276c:	2201      	movs	r2, #1
 800276e:	701a      	strb	r2, [r3, #0]
			{
				nextState = Idle;
			}
			uartErrorCount++;
		}
		break;
 8002770:	e038      	b.n	80027e4 <ParticlesManager+0x4a4>
		}else if((RX_BUFFER[1] & 0xC0) == WRITE_CMD)
 8002772:	4b25      	ldr	r3, [pc, #148]	; (8002808 <ParticlesManager+0x4c8>)
 8002774:	785b      	ldrb	r3, [r3, #1]
 8002776:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800277a:	2bc0      	cmp	r3, #192	; 0xc0
 800277c:	d103      	bne.n	8002786 <ParticlesManager+0x446>
			config_mode = false; //GC 2023-07-19 debug
 800277e:	4b24      	ldr	r3, [pc, #144]	; (8002810 <ParticlesManager+0x4d0>)
 8002780:	2200      	movs	r2, #0
 8002782:	701a      	strb	r2, [r3, #0]
		break;
 8002784:	e02e      	b.n	80027e4 <ParticlesManager+0x4a4>
		}else if((RX_BUFFER[1] & 0xC0) == SETZERO_CMD)
 8002786:	4b20      	ldr	r3, [pc, #128]	; (8002808 <ParticlesManager+0x4c8>)
 8002788:	785b      	ldrb	r3, [r3, #1]
 800278a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800278e:	2b40      	cmp	r3, #64	; 0x40
 8002790:	d113      	bne.n	80027ba <ParticlesManager+0x47a>
			setZero = false;
 8002792:	4b20      	ldr	r3, [pc, #128]	; (8002814 <ParticlesManager+0x4d4>)
 8002794:	2200      	movs	r2, #0
 8002796:	701a      	strb	r2, [r3, #0]
			ParticleDevice.zero = (uint16_t)(RX_BUFFER[4] << 8) + (uint16_t)RX_BUFFER[5];
 8002798:	4b1b      	ldr	r3, [pc, #108]	; (8002808 <ParticlesManager+0x4c8>)
 800279a:	791b      	ldrb	r3, [r3, #4]
 800279c:	b29b      	uxth	r3, r3
 800279e:	021b      	lsls	r3, r3, #8
 80027a0:	b29a      	uxth	r2, r3
 80027a2:	4b19      	ldr	r3, [pc, #100]	; (8002808 <ParticlesManager+0x4c8>)
 80027a4:	795b      	ldrb	r3, [r3, #5]
 80027a6:	b29b      	uxth	r3, r3
 80027a8:	4413      	add	r3, r2
 80027aa:	b29a      	uxth	r2, r3
 80027ac:	4b17      	ldr	r3, [pc, #92]	; (800280c <ParticlesManager+0x4cc>)
 80027ae:	81da      	strh	r2, [r3, #14]
			zero_current = RX_BUFFER[7];
 80027b0:	4b15      	ldr	r3, [pc, #84]	; (8002808 <ParticlesManager+0x4c8>)
 80027b2:	79da      	ldrb	r2, [r3, #7]
 80027b4:	4b18      	ldr	r3, [pc, #96]	; (8002818 <ParticlesManager+0x4d8>)
 80027b6:	701a      	strb	r2, [r3, #0]
		break;
 80027b8:	e014      	b.n	80027e4 <ParticlesManager+0x4a4>
			if(uartErrorCount <= COMM_ERR_LIMIT)
 80027ba:	4b12      	ldr	r3, [pc, #72]	; (8002804 <ParticlesManager+0x4c4>)
 80027bc:	881b      	ldrh	r3, [r3, #0]
 80027be:	2b0a      	cmp	r3, #10
 80027c0:	d803      	bhi.n	80027ca <ParticlesManager+0x48a>
				nextState = Send_request;
 80027c2:	4b0f      	ldr	r3, [pc, #60]	; (8002800 <ParticlesManager+0x4c0>)
 80027c4:	2201      	movs	r2, #1
 80027c6:	701a      	strb	r2, [r3, #0]
 80027c8:	e002      	b.n	80027d0 <ParticlesManager+0x490>
				nextState = Idle;
 80027ca:	4b0d      	ldr	r3, [pc, #52]	; (8002800 <ParticlesManager+0x4c0>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	701a      	strb	r2, [r3, #0]
			uartErrorCount++;
 80027d0:	4b0c      	ldr	r3, [pc, #48]	; (8002804 <ParticlesManager+0x4c4>)
 80027d2:	881b      	ldrh	r3, [r3, #0]
 80027d4:	3301      	adds	r3, #1
 80027d6:	b29a      	uxth	r2, r3
 80027d8:	4b0a      	ldr	r3, [pc, #40]	; (8002804 <ParticlesManager+0x4c4>)
 80027da:	801a      	strh	r2, [r3, #0]
		break;
 80027dc:	e002      	b.n	80027e4 <ParticlesManager+0x4a4>
		break;
 80027de:	bf00      	nop
 80027e0:	e000      	b.n	80027e4 <ParticlesManager+0x4a4>
		break;
 80027e2:	bf00      	nop
	}
	if(nextState != currentState)
 80027e4:	4b06      	ldr	r3, [pc, #24]	; (8002800 <ParticlesManager+0x4c0>)
 80027e6:	781a      	ldrb	r2, [r3, #0]
 80027e8:	4b0c      	ldr	r3, [pc, #48]	; (800281c <ParticlesManager+0x4dc>)
 80027ea:	781b      	ldrb	r3, [r3, #0]
 80027ec:	429a      	cmp	r2, r3
 80027ee:	d003      	beq.n	80027f8 <ParticlesManager+0x4b8>
	{
		currentState = nextState;
 80027f0:	4b03      	ldr	r3, [pc, #12]	; (8002800 <ParticlesManager+0x4c0>)
 80027f2:	781a      	ldrb	r2, [r3, #0]
 80027f4:	4b09      	ldr	r3, [pc, #36]	; (800281c <ParticlesManager+0x4dc>)
 80027f6:	701a      	strb	r2, [r3, #0]
	}

}
 80027f8:	bf00      	nop
 80027fa:	3710      	adds	r7, #16
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}
 8002800:	20000c69 	.word	0x20000c69
 8002804:	20000cf4 	.word	0x20000cf4
 8002808:	20000c6c 	.word	0x20000c6c
 800280c:	20000cc0 	.word	0x20000cc0
 8002810:	20000ce9 	.word	0x20000ce9
 8002814:	20000cea 	.word	0x20000cea
 8002818:	20000cfa 	.word	0x20000cfa
 800281c:	20000c68 	.word	0x20000c68

08002820 <Particle_Send_CMD>:
{
	IncFireCount = true;
}

uint16_t Particle_Send_CMD(uint8_t cmd)
{
 8002820:	b480      	push	{r7}
 8002822:	b083      	sub	sp, #12
 8002824:	af00      	add	r7, sp, #0
 8002826:	4603      	mov	r3, r0
 8002828:	71fb      	strb	r3, [r7, #7]
	static uint16_t tx_checksum;

	TX_BUFFER[0] = START_BYTE;
 800282a:	4b10      	ldr	r3, [pc, #64]	; (800286c <Particle_Send_CMD+0x4c>)
 800282c:	22cc      	movs	r2, #204	; 0xcc
 800282e:	701a      	strb	r2, [r3, #0]
	TX_BUFFER[1] = cmd;
 8002830:	4a0e      	ldr	r2, [pc, #56]	; (800286c <Particle_Send_CMD+0x4c>)
 8002832:	79fb      	ldrb	r3, [r7, #7]
 8002834:	7053      	strb	r3, [r2, #1]
	tx_checksum = cmd;
 8002836:	79fb      	ldrb	r3, [r7, #7]
 8002838:	b29a      	uxth	r2, r3
 800283a:	4b0d      	ldr	r3, [pc, #52]	; (8002870 <Particle_Send_CMD+0x50>)
 800283c:	801a      	strh	r2, [r3, #0]
	TX_BUFFER[2] = (uint8_t)(tx_checksum >> 8);
 800283e:	4b0c      	ldr	r3, [pc, #48]	; (8002870 <Particle_Send_CMD+0x50>)
 8002840:	881b      	ldrh	r3, [r3, #0]
 8002842:	0a1b      	lsrs	r3, r3, #8
 8002844:	b29b      	uxth	r3, r3
 8002846:	b2da      	uxtb	r2, r3
 8002848:	4b08      	ldr	r3, [pc, #32]	; (800286c <Particle_Send_CMD+0x4c>)
 800284a:	709a      	strb	r2, [r3, #2]
	TX_BUFFER[3] = (uint8_t)(tx_checksum & 0x00FF);
 800284c:	4b08      	ldr	r3, [pc, #32]	; (8002870 <Particle_Send_CMD+0x50>)
 800284e:	881b      	ldrh	r3, [r3, #0]
 8002850:	b2da      	uxtb	r2, r3
 8002852:	4b06      	ldr	r3, [pc, #24]	; (800286c <Particle_Send_CMD+0x4c>)
 8002854:	70da      	strb	r2, [r3, #3]
	TX_BUFFER[4] = STOP_BYTE;
 8002856:	4b05      	ldr	r3, [pc, #20]	; (800286c <Particle_Send_CMD+0x4c>)
 8002858:	2299      	movs	r2, #153	; 0x99
 800285a:	711a      	strb	r2, [r3, #4]

	return tx_checksum;
 800285c:	4b04      	ldr	r3, [pc, #16]	; (8002870 <Particle_Send_CMD+0x50>)
 800285e:	881b      	ldrh	r3, [r3, #0]
}
 8002860:	4618      	mov	r0, r3
 8002862:	370c      	adds	r7, #12
 8002864:	46bd      	mov	sp, r7
 8002866:	bc80      	pop	{r7}
 8002868:	4770      	bx	lr
 800286a:	bf00      	nop
 800286c:	20000cac 	.word	0x20000cac
 8002870:	20000cfc 	.word	0x20000cfc

08002874 <Temperature_Init>:
float uVtoDegreeCTypeK(float uVdata,float Tref);
float VtoDegreeCRtd(float Vdata);


void Temperature_Init(void)
{
 8002874:	b480      	push	{r7}
 8002876:	af00      	add	r7, sp, #0
	currentState = Sending_config;
 8002878:	4b10      	ldr	r3, [pc, #64]	; (80028bc <Temperature_Init+0x48>)
 800287a:	2200      	movs	r2, #0
 800287c:	701a      	strb	r2, [r3, #0]
	nextState = Sending_config;
 800287e:	4b10      	ldr	r3, [pc, #64]	; (80028c0 <Temperature_Init+0x4c>)
 8002880:	2200      	movs	r2, #0
 8002882:	701a      	strb	r2, [r3, #0]
	b_tx_pending = false;
 8002884:	4b0f      	ldr	r3, [pc, #60]	; (80028c4 <Temperature_Init+0x50>)
 8002886:	2200      	movs	r2, #0
 8002888:	701a      	strb	r2, [r3, #0]
	b_tx_success = false;
 800288a:	4b0f      	ldr	r3, [pc, #60]	; (80028c8 <Temperature_Init+0x54>)
 800288c:	2200      	movs	r2, #0
 800288e:	701a      	strb	r2, [r3, #0]
	b_rx_pending = false;
 8002890:	4b0e      	ldr	r3, [pc, #56]	; (80028cc <Temperature_Init+0x58>)
 8002892:	2200      	movs	r2, #0
 8002894:	701a      	strb	r2, [r3, #0]
	b_rx_success = false;
 8002896:	4b0e      	ldr	r3, [pc, #56]	; (80028d0 <Temperature_Init+0x5c>)
 8002898:	2200      	movs	r2, #0
 800289a:	701a      	strb	r2, [r3, #0]
	Tobj.ADCConfigByte[0] = 0x9F;
 800289c:	4b0d      	ldr	r3, [pc, #52]	; (80028d4 <Temperature_Init+0x60>)
 800289e:	229f      	movs	r2, #159	; 0x9f
 80028a0:	741a      	strb	r2, [r3, #16]
	Tobj.ADCConfigByte[1] = 0xBF;
 80028a2:	4b0c      	ldr	r3, [pc, #48]	; (80028d4 <Temperature_Init+0x60>)
 80028a4:	22bf      	movs	r2, #191	; 0xbf
 80028a6:	745a      	strb	r2, [r3, #17]
	Tobj.ADCConfigByte[2] = 0xDC;
 80028a8:	4b0a      	ldr	r3, [pc, #40]	; (80028d4 <Temperature_Init+0x60>)
 80028aa:	22dc      	movs	r2, #220	; 0xdc
 80028ac:	749a      	strb	r2, [r3, #18]
	Tobj.ADCConfigByte[3] = 0xFC;
 80028ae:	4b09      	ldr	r3, [pc, #36]	; (80028d4 <Temperature_Init+0x60>)
 80028b0:	22fc      	movs	r2, #252	; 0xfc
 80028b2:	74da      	strb	r2, [r3, #19]
}
 80028b4:	bf00      	nop
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bc80      	pop	{r7}
 80028ba:	4770      	bx	lr
 80028bc:	20000d02 	.word	0x20000d02
 80028c0:	20000d03 	.word	0x20000d03
 80028c4:	20000cfe 	.word	0x20000cfe
 80028c8:	20000cff 	.word	0x20000cff
 80028cc:	20000d00 	.word	0x20000d00
 80028d0:	20000d01 	.word	0x20000d01
 80028d4:	20000d04 	.word	0x20000d04

080028d8 <TemperatureManager>:



void TemperatureManager(Mobj* stove, uint32_t u32time_ms)
{
 80028d8:	b5b0      	push	{r4, r5, r7, lr}
 80028da:	b086      	sub	sp, #24
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	6039      	str	r1, [r7, #0]
	static int8_t ch_idx = NUMBER_OF_ADC_CH - 1;
	static uint8_t adcData[4];
	static uint32_t u32conf_time;
	int32_t i32tempReading=0;
 80028e2:	2300      	movs	r3, #0
 80028e4:	617b      	str	r3, [r7, #20]
	float ftempReading = 0.0;
 80028e6:	f04f 0300 	mov.w	r3, #0
 80028ea:	613b      	str	r3, [r7, #16]
	float flastReading = 0.0;
 80028ec:	f04f 0300 	mov.w	r3, #0
 80028f0:	60fb      	str	r3, [r7, #12]
	const float slope_filter_weight = 0.1;
 80028f2:	4b85      	ldr	r3, [pc, #532]	; (8002b08 <TemperatureManager+0x230>)
 80028f4:	60bb      	str	r3, [r7, #8]

	switch(currentState)
 80028f6:	4b85      	ldr	r3, [pc, #532]	; (8002b0c <TemperatureManager+0x234>)
 80028f8:	781b      	ldrb	r3, [r3, #0]
 80028fa:	2b03      	cmp	r3, #3
 80028fc:	f200 820a 	bhi.w	8002d14 <TemperatureManager+0x43c>
 8002900:	a201      	add	r2, pc, #4	; (adr r2, 8002908 <TemperatureManager+0x30>)
 8002902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002906:	bf00      	nop
 8002908:	08002919 	.word	0x08002919
 800290c:	08002963 	.word	0x08002963
 8002910:	0800297b 	.word	0x0800297b
 8002914:	080029c7 	.word	0x080029c7
	{
	case Sending_config:
		if(b_tx_success)
 8002918:	4b7d      	ldr	r3, [pc, #500]	; (8002b10 <TemperatureManager+0x238>)
 800291a:	781b      	ldrb	r3, [r3, #0]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d009      	beq.n	8002934 <TemperatureManager+0x5c>
		{
			b_tx_success = false;
 8002920:	4b7b      	ldr	r3, [pc, #492]	; (8002b10 <TemperatureManager+0x238>)
 8002922:	2200      	movs	r2, #0
 8002924:	701a      	strb	r2, [r3, #0]
			nextState = Wait_for_data_rdy;
 8002926:	4b7b      	ldr	r3, [pc, #492]	; (8002b14 <TemperatureManager+0x23c>)
 8002928:	2201      	movs	r2, #1
 800292a:	701a      	strb	r2, [r3, #0]
			u32conf_time = u32time_ms;
 800292c:	4a7a      	ldr	r2, [pc, #488]	; (8002b18 <TemperatureManager+0x240>)
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	6013      	str	r3, [r2, #0]
		else if(!b_tx_pending)
		{
			HAL_I2C_Master_Transmit_IT(&hi2c1, ADC_ADDRESS_7BIT,&Tobj.ADCConfigByte[ch_idx],1);
			b_tx_pending = true;
		}
		break;
 8002932:	e1e8      	b.n	8002d06 <TemperatureManager+0x42e>
		else if(!b_tx_pending)
 8002934:	4b79      	ldr	r3, [pc, #484]	; (8002b1c <TemperatureManager+0x244>)
 8002936:	781b      	ldrb	r3, [r3, #0]
 8002938:	f083 0301 	eor.w	r3, r3, #1
 800293c:	b2db      	uxtb	r3, r3
 800293e:	2b00      	cmp	r3, #0
 8002940:	f000 81e1 	beq.w	8002d06 <TemperatureManager+0x42e>
			HAL_I2C_Master_Transmit_IT(&hi2c1, ADC_ADDRESS_7BIT,&Tobj.ADCConfigByte[ch_idx],1);
 8002944:	4b76      	ldr	r3, [pc, #472]	; (8002b20 <TemperatureManager+0x248>)
 8002946:	f993 3000 	ldrsb.w	r3, [r3]
 800294a:	3310      	adds	r3, #16
 800294c:	4a75      	ldr	r2, [pc, #468]	; (8002b24 <TemperatureManager+0x24c>)
 800294e:	441a      	add	r2, r3
 8002950:	2301      	movs	r3, #1
 8002952:	21d0      	movs	r1, #208	; 0xd0
 8002954:	4874      	ldr	r0, [pc, #464]	; (8002b28 <TemperatureManager+0x250>)
 8002956:	f003 f849 	bl	80059ec <HAL_I2C_Master_Transmit_IT>
			b_tx_pending = true;
 800295a:	4b70      	ldr	r3, [pc, #448]	; (8002b1c <TemperatureManager+0x244>)
 800295c:	2201      	movs	r2, #1
 800295e:	701a      	strb	r2, [r3, #0]
		break;
 8002960:	e1d1      	b.n	8002d06 <TemperatureManager+0x42e>
	case Wait_for_data_rdy:
		if(u32time_ms - u32conf_time > 300) //Conversion time around 266 ms
 8002962:	4b6d      	ldr	r3, [pc, #436]	; (8002b18 <TemperatureManager+0x240>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	683a      	ldr	r2, [r7, #0]
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800296e:	f240 81cc 	bls.w	8002d0a <TemperatureManager+0x432>
		{
			nextState = Send_read_req;
 8002972:	4b68      	ldr	r3, [pc, #416]	; (8002b14 <TemperatureManager+0x23c>)
 8002974:	2202      	movs	r2, #2
 8002976:	701a      	strb	r2, [r3, #0]
		}
		break;
 8002978:	e1c7      	b.n	8002d0a <TemperatureManager+0x432>
	case Send_read_req:

		if(b_rx_success)
 800297a:	4b6c      	ldr	r3, [pc, #432]	; (8002b2c <TemperatureManager+0x254>)
 800297c:	781b      	ldrb	r3, [r3, #0]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d00f      	beq.n	80029a2 <TemperatureManager+0xca>
		{
			b_rx_success = false;
 8002982:	4b6a      	ldr	r3, [pc, #424]	; (8002b2c <TemperatureManager+0x254>)
 8002984:	2200      	movs	r2, #0
 8002986:	701a      	strb	r2, [r3, #0]
			if(IsDataNew(adcData[3]))
 8002988:	4b69      	ldr	r3, [pc, #420]	; (8002b30 <TemperatureManager+0x258>)
 800298a:	78db      	ldrb	r3, [r3, #3]
 800298c:	b25b      	sxtb	r3, r3
 800298e:	2b00      	cmp	r3, #0
 8002990:	f2c0 81bd 	blt.w	8002d0e <TemperatureManager+0x436>
			{
				adcData[3] = 0;
 8002994:	4b66      	ldr	r3, [pc, #408]	; (8002b30 <TemperatureManager+0x258>)
 8002996:	2200      	movs	r2, #0
 8002998:	70da      	strb	r2, [r3, #3]
				nextState = Response_received;
 800299a:	4b5e      	ldr	r3, [pc, #376]	; (8002b14 <TemperatureManager+0x23c>)
 800299c:	2203      	movs	r2, #3
 800299e:	701a      	strb	r2, [r3, #0]
		{
			HAL_I2C_Master_Receive_IT(&hi2c1, ADC_ADDRESS_7BIT,adcData,4);
			b_rx_pending = true;
		}

		break;
 80029a0:	e1b5      	b.n	8002d0e <TemperatureManager+0x436>
		else if(!b_rx_pending)
 80029a2:	4b64      	ldr	r3, [pc, #400]	; (8002b34 <TemperatureManager+0x25c>)
 80029a4:	781b      	ldrb	r3, [r3, #0]
 80029a6:	f083 0301 	eor.w	r3, r3, #1
 80029aa:	b2db      	uxtb	r3, r3
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	f000 81ae 	beq.w	8002d0e <TemperatureManager+0x436>
			HAL_I2C_Master_Receive_IT(&hi2c1, ADC_ADDRESS_7BIT,adcData,4);
 80029b2:	2304      	movs	r3, #4
 80029b4:	4a5e      	ldr	r2, [pc, #376]	; (8002b30 <TemperatureManager+0x258>)
 80029b6:	21d0      	movs	r1, #208	; 0xd0
 80029b8:	485b      	ldr	r0, [pc, #364]	; (8002b28 <TemperatureManager+0x250>)
 80029ba:	f003 f8bb 	bl	8005b34 <HAL_I2C_Master_Receive_IT>
			b_rx_pending = true;
 80029be:	4b5d      	ldr	r3, [pc, #372]	; (8002b34 <TemperatureManager+0x25c>)
 80029c0:	2201      	movs	r2, #1
 80029c2:	701a      	strb	r2, [r3, #0]
		break;
 80029c4:	e1a3      	b.n	8002d0e <TemperatureManager+0x436>
	case Response_received:
		i32tempReading = 0;
 80029c6:	2300      	movs	r3, #0
 80029c8:	617b      	str	r3, [r7, #20]
		i32tempReading = (adcData[0] << 30) + (adcData[1] << 22)  + (adcData[2] << 14); // justify the result for 32bit storage
 80029ca:	4b59      	ldr	r3, [pc, #356]	; (8002b30 <TemperatureManager+0x258>)
 80029cc:	781b      	ldrb	r3, [r3, #0]
 80029ce:	079a      	lsls	r2, r3, #30
 80029d0:	4b57      	ldr	r3, [pc, #348]	; (8002b30 <TemperatureManager+0x258>)
 80029d2:	785b      	ldrb	r3, [r3, #1]
 80029d4:	059b      	lsls	r3, r3, #22
 80029d6:	441a      	add	r2, r3
 80029d8:	4b55      	ldr	r3, [pc, #340]	; (8002b30 <TemperatureManager+0x258>)
 80029da:	789b      	ldrb	r3, [r3, #2]
 80029dc:	039b      	lsls	r3, r3, #14
 80029de:	4413      	add	r3, r2
 80029e0:	617b      	str	r3, [r7, #20]
		if (i32tempReading < 0)
 80029e2:	697b      	ldr	r3, [r7, #20]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	da02      	bge.n	80029ee <TemperatureManager+0x116>
		{
			i32tempReading = -i32tempReading;
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	425b      	negs	r3, r3
 80029ec:	617b      	str	r3, [r7, #20]
		}
		i32tempReading = (i32tempReading) >> 14;
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	139b      	asrs	r3, r3, #14
 80029f2:	617b      	str	r3, [r7, #20]

		switch(ch_idx)
 80029f4:	4b4a      	ldr	r3, [pc, #296]	; (8002b20 <TemperatureManager+0x248>)
 80029f6:	f993 3000 	ldrsb.w	r3, [r3]
 80029fa:	2b03      	cmp	r3, #3
 80029fc:	f200 8170 	bhi.w	8002ce0 <TemperatureManager+0x408>
 8002a00:	a201      	add	r2, pc, #4	; (adr r2, 8002a08 <TemperatureManager+0x130>)
 8002a02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a06:	bf00      	nop
 8002a08:	08002a19 	.word	0x08002a19
 8002a0c:	08002b4d 	.word	0x08002b4d
 8002a10:	08002c3b 	.word	0x08002c3b
 8002a14:	08002c8b 	.word	0x08002c8b
		{
			case BaffleThermocouple:
				ftempReading = ((float)(i32tempReading)*15.625)/8; //15.625uV par bit  gain = 8
 8002a18:	6978      	ldr	r0, [r7, #20]
 8002a1a:	f7fe f9b9 	bl	8000d90 <__aeabi_i2f>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	4618      	mov	r0, r3
 8002a22:	f7fd fd7b 	bl	800051c <__aeabi_f2d>
 8002a26:	f04f 0200 	mov.w	r2, #0
 8002a2a:	4b43      	ldr	r3, [pc, #268]	; (8002b38 <TemperatureManager+0x260>)
 8002a2c:	f7fd fdce 	bl	80005cc <__aeabi_dmul>
 8002a30:	4602      	mov	r2, r0
 8002a32:	460b      	mov	r3, r1
 8002a34:	4610      	mov	r0, r2
 8002a36:	4619      	mov	r1, r3
 8002a38:	f04f 0200 	mov.w	r2, #0
 8002a3c:	4b3f      	ldr	r3, [pc, #252]	; (8002b3c <TemperatureManager+0x264>)
 8002a3e:	f7fd feef 	bl	8000820 <__aeabi_ddiv>
 8002a42:	4602      	mov	r2, r0
 8002a44:	460b      	mov	r3, r1
 8002a46:	4610      	mov	r0, r2
 8002a48:	4619      	mov	r1, r3
 8002a4a:	f7fe f897 	bl	8000b7c <__aeabi_d2f>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	613b      	str	r3, [r7, #16]
				flastReading = stove->fBaffleTemp;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a56:	60fb      	str	r3, [r7, #12]
				stove->fBaffleTemp = CELSIUS_TO_FAHRENHEIT(uVtoDegreeCTypeK(ftempReading, Tobj.fTcoldJunct)); //6.7//26.1 //board is self heating to 7.3 above ambient
 8002a58:	4b32      	ldr	r3, [pc, #200]	; (8002b24 <TemperatureManager+0x24c>)
 8002a5a:	68db      	ldr	r3, [r3, #12]
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	6938      	ldr	r0, [r7, #16]
 8002a60:	f000 f9ea 	bl	8002e38 <uVtoDegreeCTypeK>
 8002a64:	4603      	mov	r3, r0
 8002a66:	4936      	ldr	r1, [pc, #216]	; (8002b40 <TemperatureManager+0x268>)
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f7fe f9e5 	bl	8000e38 <__aeabi_fmul>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	4934      	ldr	r1, [pc, #208]	; (8002b44 <TemperatureManager+0x26c>)
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7fe fa94 	bl	8000fa0 <__aeabi_fdiv>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	f04f 4184 	mov.w	r1, #1107296256	; 0x42000000
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f7fe f8d2 	bl	8000c28 <__addsf3>
 8002a84:	4603      	mov	r3, r0
 8002a86:	461a      	mov	r2, r3
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	649a      	str	r2, [r3, #72]	; 0x48

				if(Tobj.u32LastTimeBaffle !=0)
 8002a8c:	4b25      	ldr	r3, [pc, #148]	; (8002b24 <TemperatureManager+0x24c>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d034      	beq.n	8002afe <TemperatureManager+0x226>
				{
					stove->fBaffleDeltaT =  slope_filter_weight*stove->fBaffleDeltaT +
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a98:	68b9      	ldr	r1, [r7, #8]
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7fe f9cc 	bl	8000e38 <__aeabi_fmul>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	461c      	mov	r4, r3
							(1-slope_filter_weight)*(stove->fBaffleTemp-flastReading)/((u32time_ms-Tobj.u32LastTimeBaffle)/1000);
 8002aa4:	68b9      	ldr	r1, [r7, #8]
 8002aa6:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8002aaa:	f7fe f8bb 	bl	8000c24 <__aeabi_fsub>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	461d      	mov	r5, r3
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ab6:	68f9      	ldr	r1, [r7, #12]
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f7fe f8b3 	bl	8000c24 <__aeabi_fsub>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	4628      	mov	r0, r5
 8002ac4:	f7fe f9b8 	bl	8000e38 <__aeabi_fmul>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	461d      	mov	r5, r3
 8002acc:	4b15      	ldr	r3, [pc, #84]	; (8002b24 <TemperatureManager+0x24c>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	683a      	ldr	r2, [r7, #0]
 8002ad2:	1ad3      	subs	r3, r2, r3
 8002ad4:	4a1c      	ldr	r2, [pc, #112]	; (8002b48 <TemperatureManager+0x270>)
 8002ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8002ada:	099b      	lsrs	r3, r3, #6
 8002adc:	4618      	mov	r0, r3
 8002ade:	f7fe f953 	bl	8000d88 <__aeabi_ui2f>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	4628      	mov	r0, r5
 8002ae8:	f7fe fa5a 	bl	8000fa0 <__aeabi_fdiv>
 8002aec:	4603      	mov	r3, r0
					stove->fBaffleDeltaT =  slope_filter_weight*stove->fBaffleDeltaT +
 8002aee:	4619      	mov	r1, r3
 8002af0:	4620      	mov	r0, r4
 8002af2:	f7fe f899 	bl	8000c28 <__addsf3>
 8002af6:	4603      	mov	r3, r0
 8002af8:	461a      	mov	r2, r3
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	655a      	str	r2, [r3, #84]	; 0x54
				}

				Tobj.u32LastTimeBaffle = u32time_ms;
 8002afe:	4a09      	ldr	r2, [pc, #36]	; (8002b24 <TemperatureManager+0x24c>)
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	6013      	str	r3, [r2, #0]

				break;
 8002b04:	e0ed      	b.n	8002ce2 <TemperatureManager+0x40a>
 8002b06:	bf00      	nop
 8002b08:	3dcccccd 	.word	0x3dcccccd
 8002b0c:	20000d02 	.word	0x20000d02
 8002b10:	20000cff 	.word	0x20000cff
 8002b14:	20000d03 	.word	0x20000d03
 8002b18:	20000d18 	.word	0x20000d18
 8002b1c:	20000cfe 	.word	0x20000cfe
 8002b20:	20000140 	.word	0x20000140
 8002b24:	20000d04 	.word	0x20000d04
 8002b28:	200036e0 	.word	0x200036e0
 8002b2c:	20000d01 	.word	0x20000d01
 8002b30:	20000d1c 	.word	0x20000d1c
 8002b34:	20000d00 	.word	0x20000d00
 8002b38:	402f4000 	.word	0x402f4000
 8002b3c:	40200000 	.word	0x40200000
 8002b40:	41100000 	.word	0x41100000
 8002b44:	40a00000 	.word	0x40a00000
 8002b48:	10624dd3 	.word	0x10624dd3
			case ChamberThermocouple:
				ftempReading = ((float)(i32tempReading)*15.625)/8; //15.625uV par bit  gain = 8
 8002b4c:	6978      	ldr	r0, [r7, #20]
 8002b4e:	f7fe f91f 	bl	8000d90 <__aeabi_i2f>
 8002b52:	4603      	mov	r3, r0
 8002b54:	4618      	mov	r0, r3
 8002b56:	f7fd fce1 	bl	800051c <__aeabi_f2d>
 8002b5a:	f04f 0200 	mov.w	r2, #0
 8002b5e:	4b78      	ldr	r3, [pc, #480]	; (8002d40 <TemperatureManager+0x468>)
 8002b60:	f7fd fd34 	bl	80005cc <__aeabi_dmul>
 8002b64:	4602      	mov	r2, r0
 8002b66:	460b      	mov	r3, r1
 8002b68:	4610      	mov	r0, r2
 8002b6a:	4619      	mov	r1, r3
 8002b6c:	f04f 0200 	mov.w	r2, #0
 8002b70:	4b74      	ldr	r3, [pc, #464]	; (8002d44 <TemperatureManager+0x46c>)
 8002b72:	f7fd fe55 	bl	8000820 <__aeabi_ddiv>
 8002b76:	4602      	mov	r2, r0
 8002b78:	460b      	mov	r3, r1
 8002b7a:	4610      	mov	r0, r2
 8002b7c:	4619      	mov	r1, r3
 8002b7e:	f7fd fffd 	bl	8000b7c <__aeabi_d2f>
 8002b82:	4603      	mov	r3, r0
 8002b84:	613b      	str	r3, [r7, #16]
				flastReading = stove->fChamberTemp;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b8a:	60fb      	str	r3, [r7, #12]
				stove->fChamberTemp = CELSIUS_TO_FAHRENHEIT(uVtoDegreeCTypeK(ftempReading, Tobj.fTcoldJunct)); //6.7//26.1 //board is self heating to 7.3 above ambient
 8002b8c:	4b6e      	ldr	r3, [pc, #440]	; (8002d48 <TemperatureManager+0x470>)
 8002b8e:	68db      	ldr	r3, [r3, #12]
 8002b90:	4619      	mov	r1, r3
 8002b92:	6938      	ldr	r0, [r7, #16]
 8002b94:	f000 f950 	bl	8002e38 <uVtoDegreeCTypeK>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	496c      	ldr	r1, [pc, #432]	; (8002d4c <TemperatureManager+0x474>)
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f7fe f94b 	bl	8000e38 <__aeabi_fmul>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	496a      	ldr	r1, [pc, #424]	; (8002d50 <TemperatureManager+0x478>)
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f7fe f9fa 	bl	8000fa0 <__aeabi_fdiv>
 8002bac:	4603      	mov	r3, r0
 8002bae:	f04f 4184 	mov.w	r1, #1107296256	; 0x42000000
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f7fe f838 	bl	8000c28 <__addsf3>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	461a      	mov	r2, r3
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	64da      	str	r2, [r3, #76]	; 0x4c

				if(Tobj.u32LastTimeChamber !=0)
 8002bc0:	4b61      	ldr	r3, [pc, #388]	; (8002d48 <TemperatureManager+0x470>)
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d034      	beq.n	8002c32 <TemperatureManager+0x35a>
				{
					stove->fChamberDeltaT =  slope_filter_weight*stove->fChamberDeltaT +
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bcc:	68b9      	ldr	r1, [r7, #8]
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f7fe f932 	bl	8000e38 <__aeabi_fmul>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	461c      	mov	r4, r3
											(1-slope_filter_weight)*(stove->fChamberTemp-flastReading)/((u32time_ms-Tobj.u32LastTimeChamber)/1000);
 8002bd8:	68b9      	ldr	r1, [r7, #8]
 8002bda:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8002bde:	f7fe f821 	bl	8000c24 <__aeabi_fsub>
 8002be2:	4603      	mov	r3, r0
 8002be4:	461d      	mov	r5, r3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bea:	68f9      	ldr	r1, [r7, #12]
 8002bec:	4618      	mov	r0, r3
 8002bee:	f7fe f819 	bl	8000c24 <__aeabi_fsub>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	4619      	mov	r1, r3
 8002bf6:	4628      	mov	r0, r5
 8002bf8:	f7fe f91e 	bl	8000e38 <__aeabi_fmul>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	461d      	mov	r5, r3
 8002c00:	4b51      	ldr	r3, [pc, #324]	; (8002d48 <TemperatureManager+0x470>)
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	683a      	ldr	r2, [r7, #0]
 8002c06:	1ad3      	subs	r3, r2, r3
 8002c08:	4a52      	ldr	r2, [pc, #328]	; (8002d54 <TemperatureManager+0x47c>)
 8002c0a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c0e:	099b      	lsrs	r3, r3, #6
 8002c10:	4618      	mov	r0, r3
 8002c12:	f7fe f8b9 	bl	8000d88 <__aeabi_ui2f>
 8002c16:	4603      	mov	r3, r0
 8002c18:	4619      	mov	r1, r3
 8002c1a:	4628      	mov	r0, r5
 8002c1c:	f7fe f9c0 	bl	8000fa0 <__aeabi_fdiv>
 8002c20:	4603      	mov	r3, r0
					stove->fChamberDeltaT =  slope_filter_weight*stove->fChamberDeltaT +
 8002c22:	4619      	mov	r1, r3
 8002c24:	4620      	mov	r0, r4
 8002c26:	f7fd ffff 	bl	8000c28 <__addsf3>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	461a      	mov	r2, r3
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	659a      	str	r2, [r3, #88]	; 0x58
				}

				Tobj.u32LastTimeChamber = u32time_ms;
 8002c32:	4a45      	ldr	r2, [pc, #276]	; (8002d48 <TemperatureManager+0x470>)
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	6053      	str	r3, [r2, #4]
				break;
 8002c38:	e053      	b.n	8002ce2 <TemperatureManager+0x40a>
			case PlenumRtd:
				ftempReading = (float)(i32tempReading*15.625e-6);
 8002c3a:	6978      	ldr	r0, [r7, #20]
 8002c3c:	f7fd fc5c 	bl	80004f8 <__aeabi_i2d>
 8002c40:	a33b      	add	r3, pc, #236	; (adr r3, 8002d30 <TemperatureManager+0x458>)
 8002c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c46:	f7fd fcc1 	bl	80005cc <__aeabi_dmul>
 8002c4a:	4602      	mov	r2, r0
 8002c4c:	460b      	mov	r3, r1
 8002c4e:	4610      	mov	r0, r2
 8002c50:	4619      	mov	r1, r3
 8002c52:	f7fd ff93 	bl	8000b7c <__aeabi_d2f>
 8002c56:	4603      	mov	r3, r0
 8002c58:	613b      	str	r3, [r7, #16]
				stove->fPlenumTemp = CELSIUS_TO_FAHRENHEIT(VtoDegreeCRtd(ftempReading));
 8002c5a:	6938      	ldr	r0, [r7, #16]
 8002c5c:	f000 fc10 	bl	8003480 <VtoDegreeCRtd>
 8002c60:	4603      	mov	r3, r0
 8002c62:	493a      	ldr	r1, [pc, #232]	; (8002d4c <TemperatureManager+0x474>)
 8002c64:	4618      	mov	r0, r3
 8002c66:	f7fe f8e7 	bl	8000e38 <__aeabi_fmul>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	4938      	ldr	r1, [pc, #224]	; (8002d50 <TemperatureManager+0x478>)
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f7fe f996 	bl	8000fa0 <__aeabi_fdiv>
 8002c74:	4603      	mov	r3, r0
 8002c76:	f04f 4184 	mov.w	r1, #1107296256	; 0x42000000
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f7fd ffd4 	bl	8000c28 <__addsf3>
 8002c80:	4603      	mov	r3, r0
 8002c82:	461a      	mov	r2, r3
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	651a      	str	r2, [r3, #80]	; 0x50

				break;
 8002c88:	e02b      	b.n	8002ce2 <TemperatureManager+0x40a>
			case TempSense_board:
				ftempReading = (float)(i32tempReading*15.625e-6);
 8002c8a:	6978      	ldr	r0, [r7, #20]
 8002c8c:	f7fd fc34 	bl	80004f8 <__aeabi_i2d>
 8002c90:	a327      	add	r3, pc, #156	; (adr r3, 8002d30 <TemperatureManager+0x458>)
 8002c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c96:	f7fd fc99 	bl	80005cc <__aeabi_dmul>
 8002c9a:	4602      	mov	r2, r0
 8002c9c:	460b      	mov	r3, r1
 8002c9e:	4610      	mov	r0, r2
 8002ca0:	4619      	mov	r1, r3
 8002ca2:	f7fd ff6b 	bl	8000b7c <__aeabi_d2f>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	613b      	str	r3, [r7, #16]
				Tobj.fTcoldJunct = (ftempReading-0.500)/.010;
 8002caa:	6938      	ldr	r0, [r7, #16]
 8002cac:	f7fd fc36 	bl	800051c <__aeabi_f2d>
 8002cb0:	f04f 0200 	mov.w	r2, #0
 8002cb4:	4b28      	ldr	r3, [pc, #160]	; (8002d58 <TemperatureManager+0x480>)
 8002cb6:	f7fd fad1 	bl	800025c <__aeabi_dsub>
 8002cba:	4602      	mov	r2, r0
 8002cbc:	460b      	mov	r3, r1
 8002cbe:	4610      	mov	r0, r2
 8002cc0:	4619      	mov	r1, r3
 8002cc2:	a31d      	add	r3, pc, #116	; (adr r3, 8002d38 <TemperatureManager+0x460>)
 8002cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cc8:	f7fd fdaa 	bl	8000820 <__aeabi_ddiv>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	460b      	mov	r3, r1
 8002cd0:	4610      	mov	r0, r2
 8002cd2:	4619      	mov	r1, r3
 8002cd4:	f7fd ff52 	bl	8000b7c <__aeabi_d2f>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	4a1b      	ldr	r2, [pc, #108]	; (8002d48 <TemperatureManager+0x470>)
 8002cdc:	60d3      	str	r3, [r2, #12]
				break;
 8002cde:	e000      	b.n	8002ce2 <TemperatureManager+0x40a>
			default:
				break;
 8002ce0:	bf00      	nop
		}

		nextState = Sending_config;
 8002ce2:	4b1e      	ldr	r3, [pc, #120]	; (8002d5c <TemperatureManager+0x484>)
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	701a      	strb	r2, [r3, #0]
		if(ch_idx-- < 0)
 8002ce8:	4b1d      	ldr	r3, [pc, #116]	; (8002d60 <TemperatureManager+0x488>)
 8002cea:	f993 3000 	ldrsb.w	r3, [r3]
 8002cee:	b2da      	uxtb	r2, r3
 8002cf0:	3a01      	subs	r2, #1
 8002cf2:	b2d2      	uxtb	r2, r2
 8002cf4:	b251      	sxtb	r1, r2
 8002cf6:	4a1a      	ldr	r2, [pc, #104]	; (8002d60 <TemperatureManager+0x488>)
 8002cf8:	7011      	strb	r1, [r2, #0]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	da09      	bge.n	8002d12 <TemperatureManager+0x43a>
		{
			ch_idx = NUMBER_OF_ADC_CH - 1;
 8002cfe:	4b18      	ldr	r3, [pc, #96]	; (8002d60 <TemperatureManager+0x488>)
 8002d00:	2203      	movs	r2, #3
 8002d02:	701a      	strb	r2, [r3, #0]
		}
		break;
 8002d04:	e005      	b.n	8002d12 <TemperatureManager+0x43a>
		break;
 8002d06:	bf00      	nop
 8002d08:	e004      	b.n	8002d14 <TemperatureManager+0x43c>
		break;
 8002d0a:	bf00      	nop
 8002d0c:	e002      	b.n	8002d14 <TemperatureManager+0x43c>
		break;
 8002d0e:	bf00      	nop
 8002d10:	e000      	b.n	8002d14 <TemperatureManager+0x43c>
		break;
 8002d12:	bf00      	nop
	}

	if(nextState != currentState)
 8002d14:	4b11      	ldr	r3, [pc, #68]	; (8002d5c <TemperatureManager+0x484>)
 8002d16:	781a      	ldrb	r2, [r3, #0]
 8002d18:	4b12      	ldr	r3, [pc, #72]	; (8002d64 <TemperatureManager+0x48c>)
 8002d1a:	781b      	ldrb	r3, [r3, #0]
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d003      	beq.n	8002d28 <TemperatureManager+0x450>
	{
		currentState = nextState;
 8002d20:	4b0e      	ldr	r3, [pc, #56]	; (8002d5c <TemperatureManager+0x484>)
 8002d22:	781a      	ldrb	r2, [r3, #0]
 8002d24:	4b0f      	ldr	r3, [pc, #60]	; (8002d64 <TemperatureManager+0x48c>)
 8002d26:	701a      	strb	r2, [r3, #0]
	}

}
 8002d28:	bf00      	nop
 8002d2a:	3718      	adds	r7, #24
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bdb0      	pop	{r4, r5, r7, pc}
 8002d30:	d2f1a9fc 	.word	0xd2f1a9fc
 8002d34:	3ef0624d 	.word	0x3ef0624d
 8002d38:	47ae147b 	.word	0x47ae147b
 8002d3c:	3f847ae1 	.word	0x3f847ae1
 8002d40:	402f4000 	.word	0x402f4000
 8002d44:	40200000 	.word	0x40200000
 8002d48:	20000d04 	.word	0x20000d04
 8002d4c:	41100000 	.word	0x41100000
 8002d50:	40a00000 	.word	0x40a00000
 8002d54:	10624dd3 	.word	0x10624dd3
 8002d58:	3fe00000 	.word	0x3fe00000
 8002d5c:	20000d03 	.word	0x20000d03
 8002d60:	20000140 	.word	0x20000140
 8002d64:	20000d02 	.word	0x20000d02

08002d68 <HAL_I2C_MasterTxCpltCallback>:
{
	return Tboard;
}

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
	b_tx_success = true;
 8002d70:	4b05      	ldr	r3, [pc, #20]	; (8002d88 <HAL_I2C_MasterTxCpltCallback+0x20>)
 8002d72:	2201      	movs	r2, #1
 8002d74:	701a      	strb	r2, [r3, #0]
	b_tx_pending = false;
 8002d76:	4b05      	ldr	r3, [pc, #20]	; (8002d8c <HAL_I2C_MasterTxCpltCallback+0x24>)
 8002d78:	2200      	movs	r2, #0
 8002d7a:	701a      	strb	r2, [r3, #0]
}
 8002d7c:	bf00      	nop
 8002d7e:	370c      	adds	r7, #12
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bc80      	pop	{r7}
 8002d84:	4770      	bx	lr
 8002d86:	bf00      	nop
 8002d88:	20000cff 	.word	0x20000cff
 8002d8c:	20000cfe 	.word	0x20000cfe

08002d90 <HAL_I2C_MasterRxCpltCallback>:
void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b083      	sub	sp, #12
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
	b_rx_success = true;
 8002d98:	4b05      	ldr	r3, [pc, #20]	; (8002db0 <HAL_I2C_MasterRxCpltCallback+0x20>)
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	701a      	strb	r2, [r3, #0]
	b_rx_pending = false;
 8002d9e:	4b05      	ldr	r3, [pc, #20]	; (8002db4 <HAL_I2C_MasterRxCpltCallback+0x24>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	701a      	strb	r2, [r3, #0]
}
 8002da4:	bf00      	nop
 8002da6:	370c      	adds	r7, #12
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bc80      	pop	{r7}
 8002dac:	4770      	bx	lr
 8002dae:	bf00      	nop
 8002db0:	20000d01 	.word	0x20000d01
 8002db4:	20000d00 	.word	0x20000d00

08002db8 <HAL_I2C_ErrorCallback>:
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b085      	sub	sp, #20
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
	b_tx_pending = false;
 8002dc0:	4b09      	ldr	r3, [pc, #36]	; (8002de8 <HAL_I2C_ErrorCallback+0x30>)
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	701a      	strb	r2, [r3, #0]
	b_tx_success = false;
 8002dc6:	4b09      	ldr	r3, [pc, #36]	; (8002dec <HAL_I2C_ErrorCallback+0x34>)
 8002dc8:	2200      	movs	r2, #0
 8002dca:	701a      	strb	r2, [r3, #0]
	b_rx_pending = false;
 8002dcc:	4b08      	ldr	r3, [pc, #32]	; (8002df0 <HAL_I2C_ErrorCallback+0x38>)
 8002dce:	2200      	movs	r2, #0
 8002dd0:	701a      	strb	r2, [r3, #0]
	b_rx_success = false;
 8002dd2:	4b08      	ldr	r3, [pc, #32]	; (8002df4 <HAL_I2C_ErrorCallback+0x3c>)
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	701a      	strb	r2, [r3, #0]
	uint32_t errorcode = hi2c->ErrorCode;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ddc:	60fb      	str	r3, [r7, #12]
	UNUSED(errorcode);
}
 8002dde:	bf00      	nop
 8002de0:	3714      	adds	r7, #20
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bc80      	pop	{r7}
 8002de6:	4770      	bx	lr
 8002de8:	20000cfe 	.word	0x20000cfe
 8002dec:	20000cff 	.word	0x20000cff
 8002df0:	20000d00 	.word	0x20000d00
 8002df4:	20000d01 	.word	0x20000d01

08002df8 <HAL_I2C_AbortCpltCallback>:
void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b085      	sub	sp, #20
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
	b_tx_pending = false;
 8002e00:	4b09      	ldr	r3, [pc, #36]	; (8002e28 <HAL_I2C_AbortCpltCallback+0x30>)
 8002e02:	2200      	movs	r2, #0
 8002e04:	701a      	strb	r2, [r3, #0]
	b_tx_success = false;
 8002e06:	4b09      	ldr	r3, [pc, #36]	; (8002e2c <HAL_I2C_AbortCpltCallback+0x34>)
 8002e08:	2200      	movs	r2, #0
 8002e0a:	701a      	strb	r2, [r3, #0]
	b_rx_pending = false;
 8002e0c:	4b08      	ldr	r3, [pc, #32]	; (8002e30 <HAL_I2C_AbortCpltCallback+0x38>)
 8002e0e:	2200      	movs	r2, #0
 8002e10:	701a      	strb	r2, [r3, #0]
	b_rx_success = false;
 8002e12:	4b08      	ldr	r3, [pc, #32]	; (8002e34 <HAL_I2C_AbortCpltCallback+0x3c>)
 8002e14:	2200      	movs	r2, #0
 8002e16:	701a      	strb	r2, [r3, #0]
	uint32_t errorcode = hi2c->ErrorCode;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e1c:	60fb      	str	r3, [r7, #12]
	UNUSED(errorcode);
}
 8002e1e:	bf00      	nop
 8002e20:	3714      	adds	r7, #20
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bc80      	pop	{r7}
 8002e26:	4770      	bx	lr
 8002e28:	20000cfe 	.word	0x20000cfe
 8002e2c:	20000cff 	.word	0x20000cff
 8002e30:	20000d00 	.word	0x20000d00
 8002e34:	20000d01 	.word	0x20000d01

08002e38 <uVtoDegreeCTypeK>:
#define T_COEF_A0 1.185976E-1
#define T_COEF_A1 -1.183432E-4
#define T_COEF_A2 1.269686E2

float uVtoDegreeCTypeK(float uVdata,float Tref)
{
 8002e38:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002e3c:	b08a      	sub	sp, #40	; 0x28
 8002e3e:	af00      	add	r7, sp, #0
 8002e40:	6078      	str	r0, [r7, #4]
 8002e42:	6039      	str	r1, [r7, #0]
    double Vref = T_COEF_C0 + T_COEF_C1*Tref + T_COEF_C2*pow(Tref,2) + T_COEF_C3*pow(Tref,3) + T_COEF_C4*pow(Tref,4) + T_COEF_C5*pow(Tref,5) + T_COEF_C6*pow(Tref,6) + T_COEF_C7*pow(Tref,7) + T_COEF_C8*pow(Tref,8) + T_COEF_C9*pow(Tref,9)+T_COEF_A0*pow(2.718281828,T_COEF_A1*(Tref-T_COEF_A2)*(Tref-T_COEF_A2));
 8002e44:	6838      	ldr	r0, [r7, #0]
 8002e46:	f7fd fb69 	bl	800051c <__aeabi_f2d>
 8002e4a:	a3cd      	add	r3, pc, #820	; (adr r3, 8003180 <uVtoDegreeCTypeK+0x348>)
 8002e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e50:	f7fd fbbc 	bl	80005cc <__aeabi_dmul>
 8002e54:	4602      	mov	r2, r0
 8002e56:	460b      	mov	r3, r1
 8002e58:	4610      	mov	r0, r2
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	a3ca      	add	r3, pc, #808	; (adr r3, 8003188 <uVtoDegreeCTypeK+0x350>)
 8002e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e62:	f7fd f9fb 	bl	800025c <__aeabi_dsub>
 8002e66:	4602      	mov	r2, r0
 8002e68:	460b      	mov	r3, r1
 8002e6a:	4614      	mov	r4, r2
 8002e6c:	461d      	mov	r5, r3
 8002e6e:	6838      	ldr	r0, [r7, #0]
 8002e70:	f7fd fb54 	bl	800051c <__aeabi_f2d>
 8002e74:	f04f 0200 	mov.w	r2, #0
 8002e78:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002e7c:	f00d fa8a 	bl	8010394 <pow>
 8002e80:	a3c3      	add	r3, pc, #780	; (adr r3, 8003190 <uVtoDegreeCTypeK+0x358>)
 8002e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e86:	f7fd fba1 	bl	80005cc <__aeabi_dmul>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	460b      	mov	r3, r1
 8002e8e:	4620      	mov	r0, r4
 8002e90:	4629      	mov	r1, r5
 8002e92:	f7fd f9e5 	bl	8000260 <__adddf3>
 8002e96:	4602      	mov	r2, r0
 8002e98:	460b      	mov	r3, r1
 8002e9a:	4614      	mov	r4, r2
 8002e9c:	461d      	mov	r5, r3
 8002e9e:	6838      	ldr	r0, [r7, #0]
 8002ea0:	f7fd fb3c 	bl	800051c <__aeabi_f2d>
 8002ea4:	f04f 0200 	mov.w	r2, #0
 8002ea8:	4bdd      	ldr	r3, [pc, #884]	; (8003220 <uVtoDegreeCTypeK+0x3e8>)
 8002eaa:	f00d fa73 	bl	8010394 <pow>
 8002eae:	a3ba      	add	r3, pc, #744	; (adr r3, 8003198 <uVtoDegreeCTypeK+0x360>)
 8002eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eb4:	f7fd fb8a 	bl	80005cc <__aeabi_dmul>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	460b      	mov	r3, r1
 8002ebc:	4620      	mov	r0, r4
 8002ebe:	4629      	mov	r1, r5
 8002ec0:	f7fd f9ce 	bl	8000260 <__adddf3>
 8002ec4:	4602      	mov	r2, r0
 8002ec6:	460b      	mov	r3, r1
 8002ec8:	4614      	mov	r4, r2
 8002eca:	461d      	mov	r5, r3
 8002ecc:	6838      	ldr	r0, [r7, #0]
 8002ece:	f7fd fb25 	bl	800051c <__aeabi_f2d>
 8002ed2:	f04f 0200 	mov.w	r2, #0
 8002ed6:	4bd3      	ldr	r3, [pc, #844]	; (8003224 <uVtoDegreeCTypeK+0x3ec>)
 8002ed8:	f00d fa5c 	bl	8010394 <pow>
 8002edc:	a3b0      	add	r3, pc, #704	; (adr r3, 80031a0 <uVtoDegreeCTypeK+0x368>)
 8002ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ee2:	f7fd fb73 	bl	80005cc <__aeabi_dmul>
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	460b      	mov	r3, r1
 8002eea:	4620      	mov	r0, r4
 8002eec:	4629      	mov	r1, r5
 8002eee:	f7fd f9b7 	bl	8000260 <__adddf3>
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	460b      	mov	r3, r1
 8002ef6:	4614      	mov	r4, r2
 8002ef8:	461d      	mov	r5, r3
 8002efa:	6838      	ldr	r0, [r7, #0]
 8002efc:	f7fd fb0e 	bl	800051c <__aeabi_f2d>
 8002f00:	f04f 0200 	mov.w	r2, #0
 8002f04:	4bc8      	ldr	r3, [pc, #800]	; (8003228 <uVtoDegreeCTypeK+0x3f0>)
 8002f06:	f00d fa45 	bl	8010394 <pow>
 8002f0a:	a3a7      	add	r3, pc, #668	; (adr r3, 80031a8 <uVtoDegreeCTypeK+0x370>)
 8002f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f10:	f7fd fb5c 	bl	80005cc <__aeabi_dmul>
 8002f14:	4602      	mov	r2, r0
 8002f16:	460b      	mov	r3, r1
 8002f18:	4620      	mov	r0, r4
 8002f1a:	4629      	mov	r1, r5
 8002f1c:	f7fd f9a0 	bl	8000260 <__adddf3>
 8002f20:	4602      	mov	r2, r0
 8002f22:	460b      	mov	r3, r1
 8002f24:	4614      	mov	r4, r2
 8002f26:	461d      	mov	r5, r3
 8002f28:	6838      	ldr	r0, [r7, #0]
 8002f2a:	f7fd faf7 	bl	800051c <__aeabi_f2d>
 8002f2e:	f04f 0200 	mov.w	r2, #0
 8002f32:	4bbe      	ldr	r3, [pc, #760]	; (800322c <uVtoDegreeCTypeK+0x3f4>)
 8002f34:	f00d fa2e 	bl	8010394 <pow>
 8002f38:	a39d      	add	r3, pc, #628	; (adr r3, 80031b0 <uVtoDegreeCTypeK+0x378>)
 8002f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f3e:	f7fd fb45 	bl	80005cc <__aeabi_dmul>
 8002f42:	4602      	mov	r2, r0
 8002f44:	460b      	mov	r3, r1
 8002f46:	4620      	mov	r0, r4
 8002f48:	4629      	mov	r1, r5
 8002f4a:	f7fd f989 	bl	8000260 <__adddf3>
 8002f4e:	4602      	mov	r2, r0
 8002f50:	460b      	mov	r3, r1
 8002f52:	4614      	mov	r4, r2
 8002f54:	461d      	mov	r5, r3
 8002f56:	6838      	ldr	r0, [r7, #0]
 8002f58:	f7fd fae0 	bl	800051c <__aeabi_f2d>
 8002f5c:	f04f 0200 	mov.w	r2, #0
 8002f60:	4bb3      	ldr	r3, [pc, #716]	; (8003230 <uVtoDegreeCTypeK+0x3f8>)
 8002f62:	f00d fa17 	bl	8010394 <pow>
 8002f66:	a394      	add	r3, pc, #592	; (adr r3, 80031b8 <uVtoDegreeCTypeK+0x380>)
 8002f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f6c:	f7fd fb2e 	bl	80005cc <__aeabi_dmul>
 8002f70:	4602      	mov	r2, r0
 8002f72:	460b      	mov	r3, r1
 8002f74:	4620      	mov	r0, r4
 8002f76:	4629      	mov	r1, r5
 8002f78:	f7fd f972 	bl	8000260 <__adddf3>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	460b      	mov	r3, r1
 8002f80:	4614      	mov	r4, r2
 8002f82:	461d      	mov	r5, r3
 8002f84:	6838      	ldr	r0, [r7, #0]
 8002f86:	f7fd fac9 	bl	800051c <__aeabi_f2d>
 8002f8a:	f04f 0200 	mov.w	r2, #0
 8002f8e:	4ba9      	ldr	r3, [pc, #676]	; (8003234 <uVtoDegreeCTypeK+0x3fc>)
 8002f90:	f00d fa00 	bl	8010394 <pow>
 8002f94:	a38a      	add	r3, pc, #552	; (adr r3, 80031c0 <uVtoDegreeCTypeK+0x388>)
 8002f96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f9a:	f7fd fb17 	bl	80005cc <__aeabi_dmul>
 8002f9e:	4602      	mov	r2, r0
 8002fa0:	460b      	mov	r3, r1
 8002fa2:	4620      	mov	r0, r4
 8002fa4:	4629      	mov	r1, r5
 8002fa6:	f7fd f95b 	bl	8000260 <__adddf3>
 8002faa:	4602      	mov	r2, r0
 8002fac:	460b      	mov	r3, r1
 8002fae:	4614      	mov	r4, r2
 8002fb0:	461d      	mov	r5, r3
 8002fb2:	6838      	ldr	r0, [r7, #0]
 8002fb4:	f7fd fab2 	bl	800051c <__aeabi_f2d>
 8002fb8:	f04f 0200 	mov.w	r2, #0
 8002fbc:	4b9e      	ldr	r3, [pc, #632]	; (8003238 <uVtoDegreeCTypeK+0x400>)
 8002fbe:	f00d f9e9 	bl	8010394 <pow>
 8002fc2:	a381      	add	r3, pc, #516	; (adr r3, 80031c8 <uVtoDegreeCTypeK+0x390>)
 8002fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fc8:	f7fd fb00 	bl	80005cc <__aeabi_dmul>
 8002fcc:	4602      	mov	r2, r0
 8002fce:	460b      	mov	r3, r1
 8002fd0:	4620      	mov	r0, r4
 8002fd2:	4629      	mov	r1, r5
 8002fd4:	f7fd f944 	bl	8000260 <__adddf3>
 8002fd8:	4602      	mov	r2, r0
 8002fda:	460b      	mov	r3, r1
 8002fdc:	4614      	mov	r4, r2
 8002fde:	461d      	mov	r5, r3
 8002fe0:	6838      	ldr	r0, [r7, #0]
 8002fe2:	f7fd fa9b 	bl	800051c <__aeabi_f2d>
 8002fe6:	a37a      	add	r3, pc, #488	; (adr r3, 80031d0 <uVtoDegreeCTypeK+0x398>)
 8002fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fec:	f7fd f936 	bl	800025c <__aeabi_dsub>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	460b      	mov	r3, r1
 8002ff4:	4610      	mov	r0, r2
 8002ff6:	4619      	mov	r1, r3
 8002ff8:	a377      	add	r3, pc, #476	; (adr r3, 80031d8 <uVtoDegreeCTypeK+0x3a0>)
 8002ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ffe:	f7fd fae5 	bl	80005cc <__aeabi_dmul>
 8003002:	4602      	mov	r2, r0
 8003004:	460b      	mov	r3, r1
 8003006:	4690      	mov	r8, r2
 8003008:	4699      	mov	r9, r3
 800300a:	6838      	ldr	r0, [r7, #0]
 800300c:	f7fd fa86 	bl	800051c <__aeabi_f2d>
 8003010:	a36f      	add	r3, pc, #444	; (adr r3, 80031d0 <uVtoDegreeCTypeK+0x398>)
 8003012:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003016:	f7fd f921 	bl	800025c <__aeabi_dsub>
 800301a:	4602      	mov	r2, r0
 800301c:	460b      	mov	r3, r1
 800301e:	4640      	mov	r0, r8
 8003020:	4649      	mov	r1, r9
 8003022:	f7fd fad3 	bl	80005cc <__aeabi_dmul>
 8003026:	4602      	mov	r2, r0
 8003028:	460b      	mov	r3, r1
 800302a:	a16d      	add	r1, pc, #436	; (adr r1, 80031e0 <uVtoDegreeCTypeK+0x3a8>)
 800302c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003030:	f00d f9b0 	bl	8010394 <pow>
 8003034:	a36c      	add	r3, pc, #432	; (adr r3, 80031e8 <uVtoDegreeCTypeK+0x3b0>)
 8003036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800303a:	f7fd fac7 	bl	80005cc <__aeabi_dmul>
 800303e:	4602      	mov	r2, r0
 8003040:	460b      	mov	r3, r1
 8003042:	4620      	mov	r0, r4
 8003044:	4629      	mov	r1, r5
 8003046:	f7fd f90b 	bl	8000260 <__adddf3>
 800304a:	4602      	mov	r2, r0
 800304c:	460b      	mov	r3, r1
 800304e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    double Vmeas = uVdata/1000; //value need to be in mV
 8003052:	497a      	ldr	r1, [pc, #488]	; (800323c <uVtoDegreeCTypeK+0x404>)
 8003054:	6878      	ldr	r0, [r7, #4]
 8003056:	f7fd ffa3 	bl	8000fa0 <__aeabi_fdiv>
 800305a:	4603      	mov	r3, r0
 800305c:	4618      	mov	r0, r3
 800305e:	f7fd fa5d 	bl	800051c <__aeabi_f2d>
 8003062:	4602      	mov	r2, r0
 8003064:	460b      	mov	r3, r1
 8003066:	e9c7 2304 	strd	r2, r3, [r7, #16]
    double totalV = Vmeas + Vref;
 800306a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800306e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003072:	f7fd f8f5 	bl	8000260 <__adddf3>
 8003076:	4602      	mov	r2, r0
 8003078:	460b      	mov	r3, r1
 800307a:	e9c7 2302 	strd	r2, r3, [r7, #8]

    double t90;
    if(totalV < 20.644)
 800307e:	a35c      	add	r3, pc, #368	; (adr r3, 80031f0 <uVtoDegreeCTypeK+0x3b8>)
 8003080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003084:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003088:	f7fd fd12 	bl	8000ab0 <__aeabi_dcmplt>
 800308c:	4603      	mov	r3, r0
 800308e:	2b00      	cmp	r3, #0
 8003090:	f000 812a 	beq.w	80032e8 <uVtoDegreeCTypeK+0x4b0>
    {
     t90 = T_COEF_D0_0_500 + T_COEF_D1_0_500 *totalV + T_COEF_D2_0_500 *pow(totalV,2) + T_COEF_D3_0_500 *pow(totalV,3) + T_COEF_D4_0_500 *pow(totalV,4) + T_COEF_D5_0_500 *pow(totalV,5) + T_COEF_D6_0_500 *pow(totalV,6) + T_COEF_D7_0_500 *pow(totalV,7) + T_COEF_D8_0_500 *pow(totalV,8) + T_COEF_D9_0_500 *pow(totalV,9);
 8003094:	a358      	add	r3, pc, #352	; (adr r3, 80031f8 <uVtoDegreeCTypeK+0x3c0>)
 8003096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800309a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800309e:	f7fd fa95 	bl	80005cc <__aeabi_dmul>
 80030a2:	4602      	mov	r2, r0
 80030a4:	460b      	mov	r3, r1
 80030a6:	4610      	mov	r0, r2
 80030a8:	4619      	mov	r1, r3
 80030aa:	f04f 0200 	mov.w	r2, #0
 80030ae:	f04f 0300 	mov.w	r3, #0
 80030b2:	f7fd f8d5 	bl	8000260 <__adddf3>
 80030b6:	4602      	mov	r2, r0
 80030b8:	460b      	mov	r3, r1
 80030ba:	4614      	mov	r4, r2
 80030bc:	461d      	mov	r5, r3
 80030be:	f04f 0200 	mov.w	r2, #0
 80030c2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80030c6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80030ca:	f00d f963 	bl	8010394 <pow>
 80030ce:	a34c      	add	r3, pc, #304	; (adr r3, 8003200 <uVtoDegreeCTypeK+0x3c8>)
 80030d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030d4:	f7fd fa7a 	bl	80005cc <__aeabi_dmul>
 80030d8:	4602      	mov	r2, r0
 80030da:	460b      	mov	r3, r1
 80030dc:	4620      	mov	r0, r4
 80030de:	4629      	mov	r1, r5
 80030e0:	f7fd f8be 	bl	8000260 <__adddf3>
 80030e4:	4602      	mov	r2, r0
 80030e6:	460b      	mov	r3, r1
 80030e8:	4614      	mov	r4, r2
 80030ea:	461d      	mov	r5, r3
 80030ec:	f04f 0200 	mov.w	r2, #0
 80030f0:	4b4b      	ldr	r3, [pc, #300]	; (8003220 <uVtoDegreeCTypeK+0x3e8>)
 80030f2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80030f6:	f00d f94d 	bl	8010394 <pow>
 80030fa:	a343      	add	r3, pc, #268	; (adr r3, 8003208 <uVtoDegreeCTypeK+0x3d0>)
 80030fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003100:	f7fd fa64 	bl	80005cc <__aeabi_dmul>
 8003104:	4602      	mov	r2, r0
 8003106:	460b      	mov	r3, r1
 8003108:	4620      	mov	r0, r4
 800310a:	4629      	mov	r1, r5
 800310c:	f7fd f8a8 	bl	8000260 <__adddf3>
 8003110:	4602      	mov	r2, r0
 8003112:	460b      	mov	r3, r1
 8003114:	4614      	mov	r4, r2
 8003116:	461d      	mov	r5, r3
 8003118:	f04f 0200 	mov.w	r2, #0
 800311c:	4b41      	ldr	r3, [pc, #260]	; (8003224 <uVtoDegreeCTypeK+0x3ec>)
 800311e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003122:	f00d f937 	bl	8010394 <pow>
 8003126:	a33a      	add	r3, pc, #232	; (adr r3, 8003210 <uVtoDegreeCTypeK+0x3d8>)
 8003128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800312c:	f7fd fa4e 	bl	80005cc <__aeabi_dmul>
 8003130:	4602      	mov	r2, r0
 8003132:	460b      	mov	r3, r1
 8003134:	4620      	mov	r0, r4
 8003136:	4629      	mov	r1, r5
 8003138:	f7fd f892 	bl	8000260 <__adddf3>
 800313c:	4602      	mov	r2, r0
 800313e:	460b      	mov	r3, r1
 8003140:	4614      	mov	r4, r2
 8003142:	461d      	mov	r5, r3
 8003144:	f04f 0200 	mov.w	r2, #0
 8003148:	4b37      	ldr	r3, [pc, #220]	; (8003228 <uVtoDegreeCTypeK+0x3f0>)
 800314a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800314e:	f00d f921 	bl	8010394 <pow>
 8003152:	a331      	add	r3, pc, #196	; (adr r3, 8003218 <uVtoDegreeCTypeK+0x3e0>)
 8003154:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003158:	f7fd fa38 	bl	80005cc <__aeabi_dmul>
 800315c:	4602      	mov	r2, r0
 800315e:	460b      	mov	r3, r1
 8003160:	4620      	mov	r0, r4
 8003162:	4629      	mov	r1, r5
 8003164:	f7fd f87c 	bl	8000260 <__adddf3>
 8003168:	4602      	mov	r2, r0
 800316a:	460b      	mov	r3, r1
 800316c:	4614      	mov	r4, r2
 800316e:	461d      	mov	r5, r3
 8003170:	f04f 0200 	mov.w	r2, #0
 8003174:	4b2d      	ldr	r3, [pc, #180]	; (800322c <uVtoDegreeCTypeK+0x3f4>)
 8003176:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800317a:	e061      	b.n	8003240 <uVtoDegreeCTypeK+0x408>
 800317c:	f3af 8000 	nop.w
 8003180:	ecfa2196 	.word	0xecfa2196
 8003184:	3fa3ed7a 	.word	0x3fa3ed7a
 8003188:	c4b5b30b 	.word	0xc4b5b30b
 800318c:	3f9205d7 	.word	0x3f9205d7
 8003190:	f72891e7 	.word	0xf72891e7
 8003194:	3ef375d4 	.word	0x3ef375d4
 8003198:	7a34de08 	.word	0x7a34de08
 800319c:	be7ab2ac 	.word	0xbe7ab2ac
 80031a0:	b676ec5f 	.word	0xb676ec5f
 80031a4:	3df5e184 	.word	0x3df5e184
 80031a8:	c620f2a8 	.word	0xc620f2a8
 80031ac:	bd63ba97 	.word	0xbd63ba97
 80031b0:	e5aa091d 	.word	0xe5aa091d
 80031b4:	3cc43402 	.word	0x3cc43402
 80031b8:	01c8db89 	.word	0x01c8db89
 80031bc:	bc17a08b 	.word	0xbc17a08b
 80031c0:	b8001899 	.word	0xb8001899
 80031c4:	3b5d5cb4 	.word	0x3b5d5cb4
 80031c8:	51ff39ec 	.word	0x51ff39ec
 80031cc:	ba8df847 	.word	0xba8df847
 80031d0:	8adab9f5 	.word	0x8adab9f5
 80031d4:	405fbdfd 	.word	0x405fbdfd
 80031d8:	b1df7541 	.word	0xb1df7541
 80031dc:	bf1f05e0 	.word	0xbf1f05e0
 80031e0:	8b04919b 	.word	0x8b04919b
 80031e4:	4005bf0a 	.word	0x4005bf0a
 80031e8:	8d6253b2 	.word	0x8d6253b2
 80031ec:	3fbe5c69 	.word	0x3fbe5c69
 80031f0:	2f1a9fbe 	.word	0x2f1a9fbe
 80031f4:	4034a4dd 	.word	0x4034a4dd
 80031f8:	886594af 	.word	0x886594af
 80031fc:	40391563 	.word	0x40391563
 8003200:	f62184e0 	.word	0xf62184e0
 8003204:	3fb41f32 	.word	0x3fb41f32
 8003208:	3c90aa07 	.word	0x3c90aa07
 800320c:	bfd00521 	.word	0xbfd00521
 8003210:	cf12f82a 	.word	0xcf12f82a
 8003214:	3fb5497e 	.word	0x3fb5497e
 8003218:	55785780 	.word	0x55785780
 800321c:	bf89266f 	.word	0xbf89266f
 8003220:	40080000 	.word	0x40080000
 8003224:	40100000 	.word	0x40100000
 8003228:	40140000 	.word	0x40140000
 800322c:	40180000 	.word	0x40180000
 8003230:	401c0000 	.word	0x401c0000
 8003234:	40200000 	.word	0x40200000
 8003238:	40220000 	.word	0x40220000
 800323c:	447a0000 	.word	0x447a0000
 8003240:	f00d f8a8 	bl	8010394 <pow>
 8003244:	a370      	add	r3, pc, #448	; (adr r3, 8003408 <uVtoDegreeCTypeK+0x5d0>)
 8003246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800324a:	f7fd f9bf 	bl	80005cc <__aeabi_dmul>
 800324e:	4602      	mov	r2, r0
 8003250:	460b      	mov	r3, r1
 8003252:	4620      	mov	r0, r4
 8003254:	4629      	mov	r1, r5
 8003256:	f7fd f803 	bl	8000260 <__adddf3>
 800325a:	4602      	mov	r2, r0
 800325c:	460b      	mov	r3, r1
 800325e:	4614      	mov	r4, r2
 8003260:	461d      	mov	r5, r3
 8003262:	f04f 0200 	mov.w	r2, #0
 8003266:	4b7e      	ldr	r3, [pc, #504]	; (8003460 <uVtoDegreeCTypeK+0x628>)
 8003268:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800326c:	f00d f892 	bl	8010394 <pow>
 8003270:	a367      	add	r3, pc, #412	; (adr r3, 8003410 <uVtoDegreeCTypeK+0x5d8>)
 8003272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003276:	f7fd f9a9 	bl	80005cc <__aeabi_dmul>
 800327a:	4602      	mov	r2, r0
 800327c:	460b      	mov	r3, r1
 800327e:	4620      	mov	r0, r4
 8003280:	4629      	mov	r1, r5
 8003282:	f7fc ffed 	bl	8000260 <__adddf3>
 8003286:	4602      	mov	r2, r0
 8003288:	460b      	mov	r3, r1
 800328a:	4614      	mov	r4, r2
 800328c:	461d      	mov	r5, r3
 800328e:	f04f 0200 	mov.w	r2, #0
 8003292:	4b74      	ldr	r3, [pc, #464]	; (8003464 <uVtoDegreeCTypeK+0x62c>)
 8003294:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003298:	f00d f87c 	bl	8010394 <pow>
 800329c:	a35e      	add	r3, pc, #376	; (adr r3, 8003418 <uVtoDegreeCTypeK+0x5e0>)
 800329e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032a2:	f7fd f993 	bl	80005cc <__aeabi_dmul>
 80032a6:	4602      	mov	r2, r0
 80032a8:	460b      	mov	r3, r1
 80032aa:	4620      	mov	r0, r4
 80032ac:	4629      	mov	r1, r5
 80032ae:	f7fc ffd7 	bl	8000260 <__adddf3>
 80032b2:	4602      	mov	r2, r0
 80032b4:	460b      	mov	r3, r1
 80032b6:	4614      	mov	r4, r2
 80032b8:	461d      	mov	r5, r3
 80032ba:	f04f 0200 	mov.w	r2, #0
 80032be:	4b6a      	ldr	r3, [pc, #424]	; (8003468 <uVtoDegreeCTypeK+0x630>)
 80032c0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80032c4:	f00d f866 	bl	8010394 <pow>
 80032c8:	a355      	add	r3, pc, #340	; (adr r3, 8003420 <uVtoDegreeCTypeK+0x5e8>)
 80032ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032ce:	f7fd f97d 	bl	80005cc <__aeabi_dmul>
 80032d2:	4602      	mov	r2, r0
 80032d4:	460b      	mov	r3, r1
 80032d6:	4620      	mov	r0, r4
 80032d8:	4629      	mov	r1, r5
 80032da:	f7fc ffc1 	bl	8000260 <__adddf3>
 80032de:	4602      	mov	r2, r0
 80032e0:	460b      	mov	r3, r1
 80032e2:	e9c7 2308 	strd	r2, r3, [r7, #32]
 80032e6:	e082      	b.n	80033ee <uVtoDegreeCTypeK+0x5b6>
    }
    else
    {
	    t90 = T_COEF_D0_500_1372 + T_COEF_D1_500_1372 *totalV + T_COEF_D2_500_1372 *pow(totalV,2) + T_COEF_D3_500_1372 *pow(totalV,3) + T_COEF_D4_500_1372 *pow(totalV,4) + T_COEF_D5_500_1372 *pow(totalV,5) + T_COEF_D6_500_1372 *pow(totalV,6);
 80032e8:	a34f      	add	r3, pc, #316	; (adr r3, 8003428 <uVtoDegreeCTypeK+0x5f0>)
 80032ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032ee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80032f2:	f7fd f96b 	bl	80005cc <__aeabi_dmul>
 80032f6:	4602      	mov	r2, r0
 80032f8:	460b      	mov	r3, r1
 80032fa:	4610      	mov	r0, r2
 80032fc:	4619      	mov	r1, r3
 80032fe:	a34c      	add	r3, pc, #304	; (adr r3, 8003430 <uVtoDegreeCTypeK+0x5f8>)
 8003300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003304:	f7fc ffaa 	bl	800025c <__aeabi_dsub>
 8003308:	4602      	mov	r2, r0
 800330a:	460b      	mov	r3, r1
 800330c:	4614      	mov	r4, r2
 800330e:	461d      	mov	r5, r3
 8003310:	f04f 0200 	mov.w	r2, #0
 8003314:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003318:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800331c:	f00d f83a 	bl	8010394 <pow>
 8003320:	a345      	add	r3, pc, #276	; (adr r3, 8003438 <uVtoDegreeCTypeK+0x600>)
 8003322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003326:	f7fd f951 	bl	80005cc <__aeabi_dmul>
 800332a:	4602      	mov	r2, r0
 800332c:	460b      	mov	r3, r1
 800332e:	4620      	mov	r0, r4
 8003330:	4629      	mov	r1, r5
 8003332:	f7fc ff95 	bl	8000260 <__adddf3>
 8003336:	4602      	mov	r2, r0
 8003338:	460b      	mov	r3, r1
 800333a:	4614      	mov	r4, r2
 800333c:	461d      	mov	r5, r3
 800333e:	f04f 0200 	mov.w	r2, #0
 8003342:	4b4a      	ldr	r3, [pc, #296]	; (800346c <uVtoDegreeCTypeK+0x634>)
 8003344:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003348:	f00d f824 	bl	8010394 <pow>
 800334c:	a33c      	add	r3, pc, #240	; (adr r3, 8003440 <uVtoDegreeCTypeK+0x608>)
 800334e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003352:	f7fd f93b 	bl	80005cc <__aeabi_dmul>
 8003356:	4602      	mov	r2, r0
 8003358:	460b      	mov	r3, r1
 800335a:	4620      	mov	r0, r4
 800335c:	4629      	mov	r1, r5
 800335e:	f7fc ff7f 	bl	8000260 <__adddf3>
 8003362:	4602      	mov	r2, r0
 8003364:	460b      	mov	r3, r1
 8003366:	4614      	mov	r4, r2
 8003368:	461d      	mov	r5, r3
 800336a:	f04f 0200 	mov.w	r2, #0
 800336e:	4b40      	ldr	r3, [pc, #256]	; (8003470 <uVtoDegreeCTypeK+0x638>)
 8003370:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003374:	f00d f80e 	bl	8010394 <pow>
 8003378:	a333      	add	r3, pc, #204	; (adr r3, 8003448 <uVtoDegreeCTypeK+0x610>)
 800337a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800337e:	f7fd f925 	bl	80005cc <__aeabi_dmul>
 8003382:	4602      	mov	r2, r0
 8003384:	460b      	mov	r3, r1
 8003386:	4620      	mov	r0, r4
 8003388:	4629      	mov	r1, r5
 800338a:	f7fc ff69 	bl	8000260 <__adddf3>
 800338e:	4602      	mov	r2, r0
 8003390:	460b      	mov	r3, r1
 8003392:	4614      	mov	r4, r2
 8003394:	461d      	mov	r5, r3
 8003396:	f04f 0200 	mov.w	r2, #0
 800339a:	4b36      	ldr	r3, [pc, #216]	; (8003474 <uVtoDegreeCTypeK+0x63c>)
 800339c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80033a0:	f00c fff8 	bl	8010394 <pow>
 80033a4:	a32a      	add	r3, pc, #168	; (adr r3, 8003450 <uVtoDegreeCTypeK+0x618>)
 80033a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033aa:	f7fd f90f 	bl	80005cc <__aeabi_dmul>
 80033ae:	4602      	mov	r2, r0
 80033b0:	460b      	mov	r3, r1
 80033b2:	4620      	mov	r0, r4
 80033b4:	4629      	mov	r1, r5
 80033b6:	f7fc ff53 	bl	8000260 <__adddf3>
 80033ba:	4602      	mov	r2, r0
 80033bc:	460b      	mov	r3, r1
 80033be:	4614      	mov	r4, r2
 80033c0:	461d      	mov	r5, r3
 80033c2:	f04f 0200 	mov.w	r2, #0
 80033c6:	4b2c      	ldr	r3, [pc, #176]	; (8003478 <uVtoDegreeCTypeK+0x640>)
 80033c8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80033cc:	f00c ffe2 	bl	8010394 <pow>
 80033d0:	a321      	add	r3, pc, #132	; (adr r3, 8003458 <uVtoDegreeCTypeK+0x620>)
 80033d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033d6:	f7fd f8f9 	bl	80005cc <__aeabi_dmul>
 80033da:	4602      	mov	r2, r0
 80033dc:	460b      	mov	r3, r1
 80033de:	4620      	mov	r0, r4
 80033e0:	4629      	mov	r1, r5
 80033e2:	f7fc ff3d 	bl	8000260 <__adddf3>
 80033e6:	4602      	mov	r2, r0
 80033e8:	460b      	mov	r3, r1
 80033ea:	e9c7 2308 	strd	r2, r3, [r7, #32]
    }

    return (float)t90;
 80033ee:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80033f2:	f7fd fbc3 	bl	8000b7c <__aeabi_d2f>
 80033f6:	4603      	mov	r3, r0
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	3728      	adds	r7, #40	; 0x28
 80033fc:	46bd      	mov	sp, r7
 80033fe:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003402:	bf00      	nop
 8003404:	f3af 8000 	nop.w
 8003408:	598742c5 	.word	0x598742c5
 800340c:	3f50101c 	.word	0x3f50101c
 8003410:	8fe5dfc5 	.word	0x8fe5dfc5
 8003414:	bf072311 	.word	0xbf072311
 8003418:	d5041d19 	.word	0xd5041d19
 800341c:	3eb1beee 	.word	0x3eb1beee
 8003420:	f20e972b 	.word	0xf20e972b
 8003424:	be469b94 	.word	0xbe469b94
 8003428:	251c193b 	.word	0x251c193b
 800342c:	404826af 	.word	0x404826af
 8003430:	1d14e3bd 	.word	0x1d14e3bd
 8003434:	406079c9 	.word	0x406079c9
 8003438:	7dffe020 	.word	0x7dffe020
 800343c:	bffa587c 	.word	0xbffa587c
 8003440:	72875bff 	.word	0x72875bff
 8003444:	3fabfabb 	.word	0x3fabfabb
 8003448:	43f14f16 	.word	0x43f14f16
 800344c:	bf4f9f9b 	.word	0xbf4f9f9b
 8003450:	31b5afb6 	.word	0x31b5afb6
 8003454:	3ee275a4 	.word	0x3ee275a4
 8003458:	f722eba7 	.word	0xf722eba7
 800345c:	be60b376 	.word	0xbe60b376
 8003460:	401c0000 	.word	0x401c0000
 8003464:	40200000 	.word	0x40200000
 8003468:	40220000 	.word	0x40220000
 800346c:	40080000 	.word	0x40080000
 8003470:	40100000 	.word	0x40100000
 8003474:	40140000 	.word	0x40140000
 8003478:	40180000 	.word	0x40180000
 800347c:	00000000 	.word	0x00000000

08003480 <VtoDegreeCRtd>:
float VtoDegreeCRtd(float Vdata)
{
 8003480:	b5b0      	push	{r4, r5, r7, lr}
 8003482:	b082      	sub	sp, #8
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
	//using a y = 366.02x^2 -942.3x +561.55 where x is the ADC voltage and y is the temperature in C
	return (Vdata*Vdata)*366.02 - 942.3*Vdata + 561.55;
 8003488:	6879      	ldr	r1, [r7, #4]
 800348a:	6878      	ldr	r0, [r7, #4]
 800348c:	f7fd fcd4 	bl	8000e38 <__aeabi_fmul>
 8003490:	4603      	mov	r3, r0
 8003492:	4618      	mov	r0, r3
 8003494:	f7fd f842 	bl	800051c <__aeabi_f2d>
 8003498:	a315      	add	r3, pc, #84	; (adr r3, 80034f0 <VtoDegreeCRtd+0x70>)
 800349a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800349e:	f7fd f895 	bl	80005cc <__aeabi_dmul>
 80034a2:	4602      	mov	r2, r0
 80034a4:	460b      	mov	r3, r1
 80034a6:	4614      	mov	r4, r2
 80034a8:	461d      	mov	r5, r3
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f7fd f836 	bl	800051c <__aeabi_f2d>
 80034b0:	a311      	add	r3, pc, #68	; (adr r3, 80034f8 <VtoDegreeCRtd+0x78>)
 80034b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034b6:	f7fd f889 	bl	80005cc <__aeabi_dmul>
 80034ba:	4602      	mov	r2, r0
 80034bc:	460b      	mov	r3, r1
 80034be:	4620      	mov	r0, r4
 80034c0:	4629      	mov	r1, r5
 80034c2:	f7fc fecb 	bl	800025c <__aeabi_dsub>
 80034c6:	4602      	mov	r2, r0
 80034c8:	460b      	mov	r3, r1
 80034ca:	4610      	mov	r0, r2
 80034cc:	4619      	mov	r1, r3
 80034ce:	a30c      	add	r3, pc, #48	; (adr r3, 8003500 <VtoDegreeCRtd+0x80>)
 80034d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034d4:	f7fc fec4 	bl	8000260 <__adddf3>
 80034d8:	4602      	mov	r2, r0
 80034da:	460b      	mov	r3, r1
 80034dc:	4610      	mov	r0, r2
 80034de:	4619      	mov	r1, r3
 80034e0:	f7fd fb4c 	bl	8000b7c <__aeabi_d2f>
 80034e4:	4603      	mov	r3, r0
}
 80034e6:	4618      	mov	r0, r3
 80034e8:	3708      	adds	r7, #8
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bdb0      	pop	{r4, r5, r7, pc}
 80034ee:	bf00      	nop
 80034f0:	eb851eb8 	.word	0xeb851eb8
 80034f4:	4076e051 	.word	0x4076e051
 80034f8:	66666666 	.word	0x66666666
 80034fc:	408d7266 	.word	0x408d7266
 8003500:	66666666 	.word	0x66666666
 8003504:	40818c66 	.word	0x40818c66

08003508 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8003508:	b480      	push	{r7}
 800350a:	b085      	sub	sp, #20
 800350c:	af00      	add	r7, sp, #0
 800350e:	60f8      	str	r0, [r7, #12]
 8003510:	60b9      	str	r1, [r7, #8]
 8003512:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	4a06      	ldr	r2, [pc, #24]	; (8003530 <vApplicationGetIdleTaskMemory+0x28>)
 8003518:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800351a:	68bb      	ldr	r3, [r7, #8]
 800351c:	4a05      	ldr	r2, [pc, #20]	; (8003534 <vApplicationGetIdleTaskMemory+0x2c>)
 800351e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2280      	movs	r2, #128	; 0x80
 8003524:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8003526:	bf00      	nop
 8003528:	3714      	adds	r7, #20
 800352a:	46bd      	mov	sp, r7
 800352c:	bc80      	pop	{r7}
 800352e:	4770      	bx	lr
 8003530:	20000d20 	.word	0x20000d20
 8003534:	20000d74 	.word	0x20000d74

08003538 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8003538:	b480      	push	{r7}
 800353a:	b085      	sub	sp, #20
 800353c:	af00      	add	r7, sp, #0
 800353e:	60f8      	str	r0, [r7, #12]
 8003540:	60b9      	str	r1, [r7, #8]
 8003542:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	4a07      	ldr	r2, [pc, #28]	; (8003564 <vApplicationGetTimerTaskMemory+0x2c>)
 8003548:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 800354a:	68bb      	ldr	r3, [r7, #8]
 800354c:	4a06      	ldr	r2, [pc, #24]	; (8003568 <vApplicationGetTimerTaskMemory+0x30>)
 800354e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003556:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8003558:	bf00      	nop
 800355a:	3714      	adds	r7, #20
 800355c:	46bd      	mov	sp, r7
 800355e:	bc80      	pop	{r7}
 8003560:	4770      	bx	lr
 8003562:	bf00      	nop
 8003564:	20000f74 	.word	0x20000f74
 8003568:	20000fc8 	.word	0x20000fc8

0800356c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800356c:	b5b0      	push	{r4, r5, r7, lr}
 800356e:	b090      	sub	sp, #64	; 0x40
 8003570:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003572:	f001 f9a3 	bl	80048bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003576:	f000 f859 	bl	800362c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800357a:	f000 f9d1 	bl	8003920 <MX_GPIO_Init>
  MX_DMA_Init();
 800357e:	f000 f9b1 	bl	80038e4 <MX_DMA_Init>
  MX_I2C1_Init();
 8003582:	f000 f8b9 	bl	80036f8 <MX_I2C1_Init>
  MX_RTC_Init();
 8003586:	f000 f8e5 	bl	8003754 <MX_RTC_Init>
  MX_USART1_UART_Init();
 800358a:	f000 f92d 	bl	80037e8 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800358e:	f000 f97f 	bl	8003890 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 8003592:	f000 f953 	bl	800383c <MX_USART2_UART_Init>
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* definition and creation of Timer */
  osTimerDef(Timer, TimerCallback);
 8003596:	4b1e      	ldr	r3, [pc, #120]	; (8003610 <main+0xa4>)
 8003598:	63bb      	str	r3, [r7, #56]	; 0x38
 800359a:	2300      	movs	r3, #0
 800359c:	63fb      	str	r3, [r7, #60]	; 0x3c
  TimerHandle = osTimerCreate(osTimer(Timer), osTimerPeriodic, NULL);
 800359e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80035a2:	2200      	movs	r2, #0
 80035a4:	2101      	movs	r1, #1
 80035a6:	4618      	mov	r0, r3
 80035a8:	f006 fef2 	bl	800a390 <osTimerCreate>
 80035ac:	4603      	mov	r3, r0
 80035ae:	4a19      	ldr	r2, [pc, #100]	; (8003614 <main+0xa8>)
 80035b0:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
	MotorControlsHandle = xMessageBufferCreate(10);
 80035b2:	2201      	movs	r2, #1
 80035b4:	2100      	movs	r1, #0
 80035b6:	200a      	movs	r0, #10
 80035b8:	f007 fcae 	bl	800af18 <xStreamBufferGenericCreate>
 80035bc:	4603      	mov	r3, r0
 80035be:	4a16      	ldr	r2, [pc, #88]	; (8003618 <main+0xac>)
 80035c0:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Algo_task */
  osThreadDef(Algo_task, Algo_Init, osPriorityNormal, 0, 512);
 80035c2:	4b16      	ldr	r3, [pc, #88]	; (800361c <main+0xb0>)
 80035c4:	f107 041c 	add.w	r4, r7, #28
 80035c8:	461d      	mov	r5, r3
 80035ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80035cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80035ce:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80035d2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Algo_taskHandle = osThreadCreate(osThread(Algo_task), NULL);
 80035d6:	f107 031c 	add.w	r3, r7, #28
 80035da:	2100      	movs	r1, #0
 80035dc:	4618      	mov	r0, r3
 80035de:	f006 fe76 	bl	800a2ce <osThreadCreate>
 80035e2:	4603      	mov	r3, r0
 80035e4:	4a0e      	ldr	r2, [pc, #56]	; (8003620 <main+0xb4>)
 80035e6:	6013      	str	r3, [r2, #0]

  /* definition and creation of MotorManager */
  osThreadDef(MotorManager, Motor_Init, osPriorityAboveNormal, 0, 128);
 80035e8:	4b0e      	ldr	r3, [pc, #56]	; (8003624 <main+0xb8>)
 80035ea:	463c      	mov	r4, r7
 80035ec:	461d      	mov	r5, r3
 80035ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80035f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80035f2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80035f6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MotorManagerHandle = osThreadCreate(osThread(MotorManager), NULL);
 80035fa:	463b      	mov	r3, r7
 80035fc:	2100      	movs	r1, #0
 80035fe:	4618      	mov	r0, r3
 8003600:	f006 fe65 	bl	800a2ce <osThreadCreate>
 8003604:	4603      	mov	r3, r0
 8003606:	4a08      	ldr	r2, [pc, #32]	; (8003628 <main+0xbc>)
 8003608:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800360a:	f006 fe49 	bl	800a2a0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800360e:	e7fe      	b.n	800360e <main+0xa2>
 8003610:	08003ac1 	.word	0x08003ac1
 8003614:	200037ac 	.word	0x200037ac
 8003618:	20003734 	.word	0x20003734
 800361c:	08011878 	.word	0x08011878
 8003620:	200037b0 	.word	0x200037b0
 8003624:	08011894 	.word	0x08011894
 8003628:	2000383c 	.word	0x2000383c

0800362c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b09c      	sub	sp, #112	; 0x70
 8003630:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003632:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003636:	2238      	movs	r2, #56	; 0x38
 8003638:	2100      	movs	r1, #0
 800363a:	4618      	mov	r0, r3
 800363c:	f00a f806 	bl	800d64c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003640:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003644:	2200      	movs	r2, #0
 8003646:	601a      	str	r2, [r3, #0]
 8003648:	605a      	str	r2, [r3, #4]
 800364a:	609a      	str	r2, [r3, #8]
 800364c:	60da      	str	r2, [r3, #12]
 800364e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003650:	1d3b      	adds	r3, r7, #4
 8003652:	2220      	movs	r2, #32
 8003654:	2100      	movs	r1, #0
 8003656:	4618      	mov	r0, r3
 8003658:	f009 fff8 	bl	800d64c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800365c:	2309      	movs	r3, #9
 800365e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003660:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003664:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003666:	2300      	movs	r3, #0
 8003668:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800366a:	2301      	movs	r3, #1
 800366c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800366e:	2301      	movs	r3, #1
 8003670:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_HSE;
 8003672:	2300      	movs	r3, #0
 8003674:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003676:	2302      	movs	r3, #2
 8003678:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800367a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800367e:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8003680:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003684:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL_NONE;
 8003686:	2300      	movs	r3, #0
 8003688:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800368a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800368e:	4618      	mov	r0, r3
 8003690:	f003 ffb8 	bl	8007604 <HAL_RCC_OscConfig>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d001      	beq.n	800369e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800369a:	f000 fa2d 	bl	8003af8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800369e:	230f      	movs	r3, #15
 80036a0:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80036a2:	2302      	movs	r3, #2
 80036a4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80036a6:	2300      	movs	r3, #0
 80036a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80036aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80036ae:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80036b0:	2300      	movs	r3, #0
 80036b2:	637b      	str	r3, [r7, #52]	; 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80036b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036b8:	2101      	movs	r1, #1
 80036ba:	4618      	mov	r0, r3
 80036bc:	f004 fab8 	bl	8007c30 <HAL_RCC_ClockConfig>
 80036c0:	4603      	mov	r3, r0
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d001      	beq.n	80036ca <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80036c6:	f000 fa17 	bl	8003af8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80036ca:	2301      	movs	r3, #1
 80036cc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80036ce:	f44f 7300 	mov.w	r3, #512	; 0x200
 80036d2:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80036d4:	1d3b      	adds	r3, r7, #4
 80036d6:	4618      	mov	r0, r3
 80036d8:	f004 fcf8 	bl	80080cc <HAL_RCCEx_PeriphCLKConfig>
 80036dc:	4603      	mov	r3, r0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d001      	beq.n	80036e6 <SystemClock_Config+0xba>
  {
    Error_Handler();
 80036e2:	f000 fa09 	bl	8003af8 <Error_Handler>
  }
  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 80036e6:	4b03      	ldr	r3, [pc, #12]	; (80036f4 <SystemClock_Config+0xc8>)
 80036e8:	2201      	movs	r2, #1
 80036ea:	601a      	str	r2, [r3, #0]
}
 80036ec:	bf00      	nop
 80036ee:	3770      	adds	r7, #112	; 0x70
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bd80      	pop	{r7, pc}
 80036f4:	42420070 	.word	0x42420070

080036f8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
void MX_I2C1_Init(void)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80036fc:	4b12      	ldr	r3, [pc, #72]	; (8003748 <MX_I2C1_Init+0x50>)
 80036fe:	4a13      	ldr	r2, [pc, #76]	; (800374c <MX_I2C1_Init+0x54>)
 8003700:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003702:	4b11      	ldr	r3, [pc, #68]	; (8003748 <MX_I2C1_Init+0x50>)
 8003704:	4a12      	ldr	r2, [pc, #72]	; (8003750 <MX_I2C1_Init+0x58>)
 8003706:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003708:	4b0f      	ldr	r3, [pc, #60]	; (8003748 <MX_I2C1_Init+0x50>)
 800370a:	2200      	movs	r2, #0
 800370c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800370e:	4b0e      	ldr	r3, [pc, #56]	; (8003748 <MX_I2C1_Init+0x50>)
 8003710:	2200      	movs	r2, #0
 8003712:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003714:	4b0c      	ldr	r3, [pc, #48]	; (8003748 <MX_I2C1_Init+0x50>)
 8003716:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800371a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800371c:	4b0a      	ldr	r3, [pc, #40]	; (8003748 <MX_I2C1_Init+0x50>)
 800371e:	2200      	movs	r2, #0
 8003720:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003722:	4b09      	ldr	r3, [pc, #36]	; (8003748 <MX_I2C1_Init+0x50>)
 8003724:	2200      	movs	r2, #0
 8003726:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003728:	4b07      	ldr	r3, [pc, #28]	; (8003748 <MX_I2C1_Init+0x50>)
 800372a:	2200      	movs	r2, #0
 800372c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800372e:	4b06      	ldr	r3, [pc, #24]	; (8003748 <MX_I2C1_Init+0x50>)
 8003730:	2200      	movs	r2, #0
 8003732:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003734:	4804      	ldr	r0, [pc, #16]	; (8003748 <MX_I2C1_Init+0x50>)
 8003736:	f002 f815 	bl	8005764 <HAL_I2C_Init>
 800373a:	4603      	mov	r3, r0
 800373c:	2b00      	cmp	r3, #0
 800373e:	d001      	beq.n	8003744 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003740:	f000 f9da 	bl	8003af8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003744:	bf00      	nop
 8003746:	bd80      	pop	{r7, pc}
 8003748:	200036e0 	.word	0x200036e0
 800374c:	40005400 	.word	0x40005400
 8003750:	000186a0 	.word	0x000186a0

08003754 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b082      	sub	sp, #8
 8003758:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800375a:	1d3b      	adds	r3, r7, #4
 800375c:	2100      	movs	r1, #0
 800375e:	460a      	mov	r2, r1
 8003760:	801a      	strh	r2, [r3, #0]
 8003762:	460a      	mov	r2, r1
 8003764:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8003766:	2300      	movs	r3, #0
 8003768:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800376a:	4b1d      	ldr	r3, [pc, #116]	; (80037e0 <MX_RTC_Init+0x8c>)
 800376c:	4a1d      	ldr	r2, [pc, #116]	; (80037e4 <MX_RTC_Init+0x90>)
 800376e:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8003770:	4b1b      	ldr	r3, [pc, #108]	; (80037e0 <MX_RTC_Init+0x8c>)
 8003772:	f04f 32ff 	mov.w	r2, #4294967295
 8003776:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 8003778:	4b19      	ldr	r3, [pc, #100]	; (80037e0 <MX_RTC_Init+0x8c>)
 800377a:	2200      	movs	r2, #0
 800377c:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800377e:	4818      	ldr	r0, [pc, #96]	; (80037e0 <MX_RTC_Init+0x8c>)
 8003780:	f004 ff3a 	bl	80085f8 <HAL_RTC_Init>
 8003784:	4603      	mov	r3, r0
 8003786:	2b00      	cmp	r3, #0
 8003788:	d001      	beq.n	800378e <MX_RTC_Init+0x3a>
  {
    Error_Handler();
 800378a:	f000 f9b5 	bl	8003af8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800378e:	2300      	movs	r3, #0
 8003790:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8003792:	2300      	movs	r3, #0
 8003794:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8003796:	2300      	movs	r3, #0
 8003798:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800379a:	1d3b      	adds	r3, r7, #4
 800379c:	2201      	movs	r2, #1
 800379e:	4619      	mov	r1, r3
 80037a0:	480f      	ldr	r0, [pc, #60]	; (80037e0 <MX_RTC_Init+0x8c>)
 80037a2:	f004 ffbf 	bl	8008724 <HAL_RTC_SetTime>
 80037a6:	4603      	mov	r3, r0
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d001      	beq.n	80037b0 <MX_RTC_Init+0x5c>
  {
    Error_Handler();
 80037ac:	f000 f9a4 	bl	8003af8 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 80037b0:	2301      	movs	r3, #1
 80037b2:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 80037b4:	2301      	movs	r3, #1
 80037b6:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 80037b8:	2301      	movs	r3, #1
 80037ba:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 80037bc:	2300      	movs	r3, #0
 80037be:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 80037c0:	463b      	mov	r3, r7
 80037c2:	2201      	movs	r2, #1
 80037c4:	4619      	mov	r1, r3
 80037c6:	4806      	ldr	r0, [pc, #24]	; (80037e0 <MX_RTC_Init+0x8c>)
 80037c8:	f005 f844 	bl	8008854 <HAL_RTC_SetDate>
 80037cc:	4603      	mov	r3, r0
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d001      	beq.n	80037d6 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 80037d2:	f000 f991 	bl	8003af8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80037d6:	bf00      	nop
 80037d8:	3708      	adds	r7, #8
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	bf00      	nop
 80037e0:	200037b4 	.word	0x200037b4
 80037e4:	40002800 	.word	0x40002800

080037e8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80037ec:	4b11      	ldr	r3, [pc, #68]	; (8003834 <MX_USART1_UART_Init+0x4c>)
 80037ee:	4a12      	ldr	r2, [pc, #72]	; (8003838 <MX_USART1_UART_Init+0x50>)
 80037f0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80037f2:	4b10      	ldr	r3, [pc, #64]	; (8003834 <MX_USART1_UART_Init+0x4c>)
 80037f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80037f8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80037fa:	4b0e      	ldr	r3, [pc, #56]	; (8003834 <MX_USART1_UART_Init+0x4c>)
 80037fc:	2200      	movs	r2, #0
 80037fe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003800:	4b0c      	ldr	r3, [pc, #48]	; (8003834 <MX_USART1_UART_Init+0x4c>)
 8003802:	2200      	movs	r2, #0
 8003804:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003806:	4b0b      	ldr	r3, [pc, #44]	; (8003834 <MX_USART1_UART_Init+0x4c>)
 8003808:	2200      	movs	r2, #0
 800380a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800380c:	4b09      	ldr	r3, [pc, #36]	; (8003834 <MX_USART1_UART_Init+0x4c>)
 800380e:	220c      	movs	r2, #12
 8003810:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003812:	4b08      	ldr	r3, [pc, #32]	; (8003834 <MX_USART1_UART_Init+0x4c>)
 8003814:	2200      	movs	r2, #0
 8003816:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003818:	4b06      	ldr	r3, [pc, #24]	; (8003834 <MX_USART1_UART_Init+0x4c>)
 800381a:	2200      	movs	r2, #0
 800381c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800381e:	4805      	ldr	r0, [pc, #20]	; (8003834 <MX_USART1_UART_Init+0x4c>)
 8003820:	f005 fcd4 	bl	80091cc <HAL_UART_Init>
 8003824:	4603      	mov	r3, r0
 8003826:	2b00      	cmp	r3, #0
 8003828:	d001      	beq.n	800382e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800382a:	f000 f965 	bl	8003af8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800382e:	bf00      	nop
 8003830:	bd80      	pop	{r7, pc}
 8003832:	bf00      	nop
 8003834:	20003738 	.word	0x20003738
 8003838:	40013800 	.word	0x40013800

0800383c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART2_UART_Init(void)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003840:	4b11      	ldr	r3, [pc, #68]	; (8003888 <MX_USART2_UART_Init+0x4c>)
 8003842:	4a12      	ldr	r2, [pc, #72]	; (800388c <MX_USART2_UART_Init+0x50>)
 8003844:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003846:	4b10      	ldr	r3, [pc, #64]	; (8003888 <MX_USART2_UART_Init+0x4c>)
 8003848:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800384c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800384e:	4b0e      	ldr	r3, [pc, #56]	; (8003888 <MX_USART2_UART_Init+0x4c>)
 8003850:	2200      	movs	r2, #0
 8003852:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003854:	4b0c      	ldr	r3, [pc, #48]	; (8003888 <MX_USART2_UART_Init+0x4c>)
 8003856:	2200      	movs	r2, #0
 8003858:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800385a:	4b0b      	ldr	r3, [pc, #44]	; (8003888 <MX_USART2_UART_Init+0x4c>)
 800385c:	2200      	movs	r2, #0
 800385e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003860:	4b09      	ldr	r3, [pc, #36]	; (8003888 <MX_USART2_UART_Init+0x4c>)
 8003862:	220c      	movs	r2, #12
 8003864:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003866:	4b08      	ldr	r3, [pc, #32]	; (8003888 <MX_USART2_UART_Init+0x4c>)
 8003868:	2200      	movs	r2, #0
 800386a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800386c:	4b06      	ldr	r3, [pc, #24]	; (8003888 <MX_USART2_UART_Init+0x4c>)
 800386e:	2200      	movs	r2, #0
 8003870:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003872:	4805      	ldr	r0, [pc, #20]	; (8003888 <MX_USART2_UART_Init+0x4c>)
 8003874:	f005 fcaa 	bl	80091cc <HAL_UART_Init>
 8003878:	4603      	mov	r3, r0
 800387a:	2b00      	cmp	r3, #0
 800387c:	d001      	beq.n	8003882 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800387e:	f000 f93b 	bl	8003af8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003882:	bf00      	nop
 8003884:	bd80      	pop	{r7, pc}
 8003886:	bf00      	nop
 8003888:	200037c8 	.word	0x200037c8
 800388c:	40004400 	.word	0x40004400

08003890 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART3_UART_Init(void)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003894:	4b11      	ldr	r3, [pc, #68]	; (80038dc <MX_USART3_UART_Init+0x4c>)
 8003896:	4a12      	ldr	r2, [pc, #72]	; (80038e0 <MX_USART3_UART_Init+0x50>)
 8003898:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 19200;
 800389a:	4b10      	ldr	r3, [pc, #64]	; (80038dc <MX_USART3_UART_Init+0x4c>)
 800389c:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 80038a0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80038a2:	4b0e      	ldr	r3, [pc, #56]	; (80038dc <MX_USART3_UART_Init+0x4c>)
 80038a4:	2200      	movs	r2, #0
 80038a6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80038a8:	4b0c      	ldr	r3, [pc, #48]	; (80038dc <MX_USART3_UART_Init+0x4c>)
 80038aa:	2200      	movs	r2, #0
 80038ac:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80038ae:	4b0b      	ldr	r3, [pc, #44]	; (80038dc <MX_USART3_UART_Init+0x4c>)
 80038b0:	2200      	movs	r2, #0
 80038b2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80038b4:	4b09      	ldr	r3, [pc, #36]	; (80038dc <MX_USART3_UART_Init+0x4c>)
 80038b6:	220c      	movs	r2, #12
 80038b8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80038ba:	4b08      	ldr	r3, [pc, #32]	; (80038dc <MX_USART3_UART_Init+0x4c>)
 80038bc:	2200      	movs	r2, #0
 80038be:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80038c0:	4b06      	ldr	r3, [pc, #24]	; (80038dc <MX_USART3_UART_Init+0x4c>)
 80038c2:	2200      	movs	r2, #0
 80038c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80038c6:	4805      	ldr	r0, [pc, #20]	; (80038dc <MX_USART3_UART_Init+0x4c>)
 80038c8:	f005 fc80 	bl	80091cc <HAL_UART_Init>
 80038cc:	4603      	mov	r3, r0
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d001      	beq.n	80038d6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80038d2:	f000 f911 	bl	8003af8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80038d6:	bf00      	nop
 80038d8:	bd80      	pop	{r7, pc}
 80038da:	bf00      	nop
 80038dc:	2000366c 	.word	0x2000366c
 80038e0:	40004800 	.word	0x40004800

080038e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b082      	sub	sp, #8
 80038e8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80038ea:	4b0c      	ldr	r3, [pc, #48]	; (800391c <MX_DMA_Init+0x38>)
 80038ec:	695b      	ldr	r3, [r3, #20]
 80038ee:	4a0b      	ldr	r2, [pc, #44]	; (800391c <MX_DMA_Init+0x38>)
 80038f0:	f043 0301 	orr.w	r3, r3, #1
 80038f4:	6153      	str	r3, [r2, #20]
 80038f6:	4b09      	ldr	r3, [pc, #36]	; (800391c <MX_DMA_Init+0x38>)
 80038f8:	695b      	ldr	r3, [r3, #20]
 80038fa:	f003 0301 	and.w	r3, r3, #1
 80038fe:	607b      	str	r3, [r7, #4]
 8003900:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8003902:	2200      	movs	r2, #0
 8003904:	2105      	movs	r1, #5
 8003906:	2010      	movs	r0, #16
 8003908:	f001 f8bf 	bl	8004a8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800390c:	2010      	movs	r0, #16
 800390e:	f001 f8d8 	bl	8004ac2 <HAL_NVIC_EnableIRQ>

}
 8003912:	bf00      	nop
 8003914:	3708      	adds	r7, #8
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	40021000 	.word	0x40021000

08003920 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b088      	sub	sp, #32
 8003924:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003926:	f107 0310 	add.w	r3, r7, #16
 800392a:	2200      	movs	r2, #0
 800392c:	601a      	str	r2, [r3, #0]
 800392e:	605a      	str	r2, [r3, #4]
 8003930:	609a      	str	r2, [r3, #8]
 8003932:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003934:	4b5d      	ldr	r3, [pc, #372]	; (8003aac <MX_GPIO_Init+0x18c>)
 8003936:	699b      	ldr	r3, [r3, #24]
 8003938:	4a5c      	ldr	r2, [pc, #368]	; (8003aac <MX_GPIO_Init+0x18c>)
 800393a:	f043 0310 	orr.w	r3, r3, #16
 800393e:	6193      	str	r3, [r2, #24]
 8003940:	4b5a      	ldr	r3, [pc, #360]	; (8003aac <MX_GPIO_Init+0x18c>)
 8003942:	699b      	ldr	r3, [r3, #24]
 8003944:	f003 0310 	and.w	r3, r3, #16
 8003948:	60fb      	str	r3, [r7, #12]
 800394a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800394c:	4b57      	ldr	r3, [pc, #348]	; (8003aac <MX_GPIO_Init+0x18c>)
 800394e:	699b      	ldr	r3, [r3, #24]
 8003950:	4a56      	ldr	r2, [pc, #344]	; (8003aac <MX_GPIO_Init+0x18c>)
 8003952:	f043 0320 	orr.w	r3, r3, #32
 8003956:	6193      	str	r3, [r2, #24]
 8003958:	4b54      	ldr	r3, [pc, #336]	; (8003aac <MX_GPIO_Init+0x18c>)
 800395a:	699b      	ldr	r3, [r3, #24]
 800395c:	f003 0320 	and.w	r3, r3, #32
 8003960:	60bb      	str	r3, [r7, #8]
 8003962:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003964:	4b51      	ldr	r3, [pc, #324]	; (8003aac <MX_GPIO_Init+0x18c>)
 8003966:	699b      	ldr	r3, [r3, #24]
 8003968:	4a50      	ldr	r2, [pc, #320]	; (8003aac <MX_GPIO_Init+0x18c>)
 800396a:	f043 0304 	orr.w	r3, r3, #4
 800396e:	6193      	str	r3, [r2, #24]
 8003970:	4b4e      	ldr	r3, [pc, #312]	; (8003aac <MX_GPIO_Init+0x18c>)
 8003972:	699b      	ldr	r3, [r3, #24]
 8003974:	f003 0304 	and.w	r3, r3, #4
 8003978:	607b      	str	r3, [r7, #4]
 800397a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800397c:	4b4b      	ldr	r3, [pc, #300]	; (8003aac <MX_GPIO_Init+0x18c>)
 800397e:	699b      	ldr	r3, [r3, #24]
 8003980:	4a4a      	ldr	r2, [pc, #296]	; (8003aac <MX_GPIO_Init+0x18c>)
 8003982:	f043 0308 	orr.w	r3, r3, #8
 8003986:	6193      	str	r3, [r2, #24]
 8003988:	4b48      	ldr	r3, [pc, #288]	; (8003aac <MX_GPIO_Init+0x18c>)
 800398a:	699b      	ldr	r3, [r3, #24]
 800398c:	f003 0308 	and.w	r3, r3, #8
 8003990:	603b      	str	r3, [r7, #0]
 8003992:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Step2_LowCurrent_Pin|uc_Stepper_Sleep_Pin|SPEED2_COIL_Pin|SPEED3_COIL_Pin
 8003994:	2200      	movs	r2, #0
 8003996:	f242 71d0 	movw	r1, #10192	; 0x27d0
 800399a:	4845      	ldr	r0, [pc, #276]	; (8003ab0 <MX_GPIO_Init+0x190>)
 800399c:	f001 fec9 	bl	8005732 <HAL_GPIO_WritePin>
                          |Step2_DIR_Pin|Step1_LowCurrent_Pin|Step2_STEP_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Step3_RESET_Pin|STATUS_LED1_Pin|Step3_ENABLE_Pin|Step2_RESET_Pin
 80039a0:	2201      	movs	r2, #1
 80039a2:	f641 012c 	movw	r1, #6188	; 0x182c
 80039a6:	4842      	ldr	r0, [pc, #264]	; (8003ab0 <MX_GPIO_Init+0x190>)
 80039a8:	f001 fec3 	bl	8005732 <HAL_GPIO_WritePin>
                          |Step2_ENABLE_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Buzzer_ON_Pin|AFK_Var_Pin|USB_ENABLE_Pin, GPIO_PIN_RESET);
 80039ac:	2200      	movs	r2, #0
 80039ae:	f248 0182 	movw	r1, #32898	; 0x8082
 80039b2:	4840      	ldr	r0, [pc, #256]	; (8003ab4 <MX_GPIO_Init+0x194>)
 80039b4:	f001 febd 	bl	8005732 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, STATUS_LED2_Pin|Step3_DIR_Pin|Button_LED_Pin, GPIO_PIN_SET);
 80039b8:	2201      	movs	r2, #1
 80039ba:	f44f 7198 	mov.w	r1, #304	; 0x130
 80039be:	483d      	ldr	r0, [pc, #244]	; (8003ab4 <MX_GPIO_Init+0x194>)
 80039c0:	f001 feb7 	bl	8005732 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Step3_STEP_Pin|Step3_LowCurrent_Pin|Stepper_HalfStep_Pin|Step1_STEP_Pin, GPIO_PIN_RESET);
 80039c4:	2200      	movs	r2, #0
 80039c6:	f248 010e 	movw	r1, #32782	; 0x800e
 80039ca:	483b      	ldr	r0, [pc, #236]	; (8003ab8 <MX_GPIO_Init+0x198>)
 80039cc:	f001 feb1 	bl	8005732 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Step1_DIR_GPIO_Port, Step1_DIR_Pin, GPIO_PIN_RESET);
 80039d0:	2200      	movs	r2, #0
 80039d2:	2104      	movs	r1, #4
 80039d4:	4839      	ldr	r0, [pc, #228]	; (8003abc <MX_GPIO_Init+0x19c>)
 80039d6:	f001 feac 	bl	8005732 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Step1_RESET_Pin|Step1_ENABLE_Pin, GPIO_PIN_SET);
 80039da:	2201      	movs	r2, #1
 80039dc:	2130      	movs	r1, #48	; 0x30
 80039de:	4836      	ldr	r0, [pc, #216]	; (8003ab8 <MX_GPIO_Init+0x198>)
 80039e0:	f001 fea7 	bl	8005732 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Step2_LowCurrent_Pin Step3_RESET_Pin STATUS_LED1_Pin uc_Stepper_Sleep_Pin
                           Step3_ENABLE_Pin SPEED2_COIL_Pin SPEED3_COIL_Pin Step2_DIR_Pin
                           Step1_LowCurrent_Pin Step2_STEP_Pin Step2_RESET_Pin Step2_ENABLE_Pin */
  GPIO_InitStruct.Pin = Step2_LowCurrent_Pin|Step3_RESET_Pin|STATUS_LED1_Pin|uc_Stepper_Sleep_Pin
 80039e4:	f643 73fc 	movw	r3, #16380	; 0x3ffc
 80039e8:	613b      	str	r3, [r7, #16]
                          |Step3_ENABLE_Pin|SPEED2_COIL_Pin|SPEED3_COIL_Pin|Step2_DIR_Pin
                          |Step1_LowCurrent_Pin|Step2_STEP_Pin|Step2_RESET_Pin|Step2_ENABLE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80039ea:	2301      	movs	r3, #1
 80039ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039ee:	2300      	movs	r3, #0
 80039f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039f2:	2302      	movs	r3, #2
 80039f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80039f6:	f107 0310 	add.w	r3, r7, #16
 80039fa:	4619      	mov	r1, r3
 80039fc:	482c      	ldr	r0, [pc, #176]	; (8003ab0 <MX_GPIO_Init+0x190>)
 80039fe:	f001 fcfd 	bl	80053fc <HAL_GPIO_Init>

  /*Configure GPIO pins : Limit_switch1_Pin Limit_switch2_Pin */
  GPIO_InitStruct.Pin = Limit_switch1_Pin|Limit_switch2_Pin;
 8003a02:	2303      	movs	r3, #3
 8003a04:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a06:	2300      	movs	r3, #0
 8003a08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a0e:	f107 0310 	add.w	r3, r7, #16
 8003a12:	4619      	mov	r1, r3
 8003a14:	4826      	ldr	r0, [pc, #152]	; (8003ab0 <MX_GPIO_Init+0x190>)
 8003a16:	f001 fcf1 	bl	80053fc <HAL_GPIO_Init>

  /*Configure GPIO pins : Buzzer_ON_Pin STATUS_LED2_Pin Step3_DIR_Pin AFK_Var_Pin
                           Button_LED_Pin USB_ENABLE_Pin */
  GPIO_InitStruct.Pin = Buzzer_ON_Pin|STATUS_LED2_Pin|Step3_DIR_Pin|AFK_Var_Pin
 8003a1a:	f248 13b2 	movw	r3, #33202	; 0x81b2
 8003a1e:	613b      	str	r3, [r7, #16]
                          |Button_LED_Pin|USB_ENABLE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a20:	2301      	movs	r3, #1
 8003a22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a24:	2300      	movs	r3, #0
 8003a26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a28:	2302      	movs	r3, #2
 8003a2a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a2c:	f107 0310 	add.w	r3, r7, #16
 8003a30:	4619      	mov	r1, r3
 8003a32:	4820      	ldr	r0, [pc, #128]	; (8003ab4 <MX_GPIO_Init+0x194>)
 8003a34:	f001 fce2 	bl	80053fc <HAL_GPIO_Init>

  /*Configure GPIO pin : Limit_switch3_Pin */
  GPIO_InitStruct.Pin = Limit_switch3_Pin;
 8003a38:	2340      	movs	r3, #64	; 0x40
 8003a3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a40:	2300      	movs	r3, #0
 8003a42:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Limit_switch3_GPIO_Port, &GPIO_InitStruct);
 8003a44:	f107 0310 	add.w	r3, r7, #16
 8003a48:	4619      	mov	r1, r3
 8003a4a:	481a      	ldr	r0, [pc, #104]	; (8003ab4 <MX_GPIO_Init+0x194>)
 8003a4c:	f001 fcd6 	bl	80053fc <HAL_GPIO_Init>

  /*Configure GPIO pins : Limit_switch_Door_Pin Thermostat_Input_Pin Safety_ON_Pin Interlock_Input_Pin
                           Button_Input_Pin USB_Fault_Pin */
  GPIO_InitStruct.Pin = Limit_switch_Door_Pin|Thermostat_Input_Pin|Safety_ON_Pin|Interlock_Input_Pin
 8003a50:	f247 3301 	movw	r3, #29441	; 0x7301
 8003a54:	613b      	str	r3, [r7, #16]
                          |Button_Input_Pin|USB_Fault_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a56:	2300      	movs	r3, #0
 8003a58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a5e:	f107 0310 	add.w	r3, r7, #16
 8003a62:	4619      	mov	r1, r3
 8003a64:	4814      	ldr	r0, [pc, #80]	; (8003ab8 <MX_GPIO_Init+0x198>)
 8003a66:	f001 fcc9 	bl	80053fc <HAL_GPIO_Init>

  /*Configure GPIO pins : Step3_STEP_Pin Step3_LowCurrent_Pin Stepper_HalfStep_Pin Step1_STEP_Pin
                           Step1_RESET_Pin Step1_ENABLE_Pin */
  GPIO_InitStruct.Pin = Step3_STEP_Pin|Step3_LowCurrent_Pin|Stepper_HalfStep_Pin|Step1_STEP_Pin
 8003a6a:	f248 033e 	movw	r3, #32830	; 0x803e
 8003a6e:	613b      	str	r3, [r7, #16]
                          |Step1_RESET_Pin|Step1_ENABLE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a70:	2301      	movs	r3, #1
 8003a72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a74:	2300      	movs	r3, #0
 8003a76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a78:	2302      	movs	r3, #2
 8003a7a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a7c:	f107 0310 	add.w	r3, r7, #16
 8003a80:	4619      	mov	r1, r3
 8003a82:	480d      	ldr	r0, [pc, #52]	; (8003ab8 <MX_GPIO_Init+0x198>)
 8003a84:	f001 fcba 	bl	80053fc <HAL_GPIO_Init>

  /*Configure GPIO pin : Step1_DIR_Pin */
  GPIO_InitStruct.Pin = Step1_DIR_Pin;
 8003a88:	2304      	movs	r3, #4
 8003a8a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a90:	2300      	movs	r3, #0
 8003a92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a94:	2302      	movs	r3, #2
 8003a96:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Step1_DIR_GPIO_Port, &GPIO_InitStruct);
 8003a98:	f107 0310 	add.w	r3, r7, #16
 8003a9c:	4619      	mov	r1, r3
 8003a9e:	4807      	ldr	r0, [pc, #28]	; (8003abc <MX_GPIO_Init+0x19c>)
 8003aa0:	f001 fcac 	bl	80053fc <HAL_GPIO_Init>

}
 8003aa4:	bf00      	nop
 8003aa6:	3720      	adds	r7, #32
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}
 8003aac:	40021000 	.word	0x40021000
 8003ab0:	40011000 	.word	0x40011000
 8003ab4:	40010800 	.word	0x40010800
 8003ab8:	40010c00 	.word	0x40010c00
 8003abc:	40011400 	.word	0x40011400

08003ac0 <TimerCallback>:
  /* USER CODE END 5 */
}

/* TimerCallback function */
void TimerCallback(void const * argument)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	b083      	sub	sp, #12
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TimerCallback */

  /* USER CODE END TimerCallback */
}
 8003ac8:	bf00      	nop
 8003aca:	370c      	adds	r7, #12
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bc80      	pop	{r7}
 8003ad0:	4770      	bx	lr
	...

08003ad4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b082      	sub	sp, #8
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a04      	ldr	r2, [pc, #16]	; (8003af4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d101      	bne.n	8003aea <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003ae6:	f000 feff 	bl	80048e8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003aea:	bf00      	nop
 8003aec:	3708      	adds	r7, #8
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	bf00      	nop
 8003af4:	40012c00 	.word	0x40012c00

08003af8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003af8:	b480      	push	{r7}
 8003afa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003afc:	b672      	cpsid	i
}
 8003afe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003b00:	e7fe      	b.n	8003b00 <Error_Handler+0x8>
	...

08003b04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b084      	sub	sp, #16
 8003b08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003b0a:	4b18      	ldr	r3, [pc, #96]	; (8003b6c <HAL_MspInit+0x68>)
 8003b0c:	699b      	ldr	r3, [r3, #24]
 8003b0e:	4a17      	ldr	r2, [pc, #92]	; (8003b6c <HAL_MspInit+0x68>)
 8003b10:	f043 0301 	orr.w	r3, r3, #1
 8003b14:	6193      	str	r3, [r2, #24]
 8003b16:	4b15      	ldr	r3, [pc, #84]	; (8003b6c <HAL_MspInit+0x68>)
 8003b18:	699b      	ldr	r3, [r3, #24]
 8003b1a:	f003 0301 	and.w	r3, r3, #1
 8003b1e:	60bb      	str	r3, [r7, #8]
 8003b20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003b22:	4b12      	ldr	r3, [pc, #72]	; (8003b6c <HAL_MspInit+0x68>)
 8003b24:	69db      	ldr	r3, [r3, #28]
 8003b26:	4a11      	ldr	r2, [pc, #68]	; (8003b6c <HAL_MspInit+0x68>)
 8003b28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b2c:	61d3      	str	r3, [r2, #28]
 8003b2e:	4b0f      	ldr	r3, [pc, #60]	; (8003b6c <HAL_MspInit+0x68>)
 8003b30:	69db      	ldr	r3, [r3, #28]
 8003b32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b36:	607b      	str	r3, [r7, #4]
 8003b38:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	210f      	movs	r1, #15
 8003b3e:	f06f 0001 	mvn.w	r0, #1
 8003b42:	f000 ffa2 	bl	8004a8a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003b46:	4b0a      	ldr	r3, [pc, #40]	; (8003b70 <HAL_MspInit+0x6c>)
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	60fb      	str	r3, [r7, #12]
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003b52:	60fb      	str	r3, [r7, #12]
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003b5a:	60fb      	str	r3, [r7, #12]
 8003b5c:	4a04      	ldr	r2, [pc, #16]	; (8003b70 <HAL_MspInit+0x6c>)
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003b62:	bf00      	nop
 8003b64:	3710      	adds	r7, #16
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	bf00      	nop
 8003b6c:	40021000 	.word	0x40021000
 8003b70:	40010000 	.word	0x40010000

08003b74 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b088      	sub	sp, #32
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b7c:	f107 0310 	add.w	r3, r7, #16
 8003b80:	2200      	movs	r2, #0
 8003b82:	601a      	str	r2, [r3, #0]
 8003b84:	605a      	str	r2, [r3, #4]
 8003b86:	609a      	str	r2, [r3, #8]
 8003b88:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a1d      	ldr	r2, [pc, #116]	; (8003c04 <HAL_I2C_MspInit+0x90>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d133      	bne.n	8003bfc <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b94:	4b1c      	ldr	r3, [pc, #112]	; (8003c08 <HAL_I2C_MspInit+0x94>)
 8003b96:	699b      	ldr	r3, [r3, #24]
 8003b98:	4a1b      	ldr	r2, [pc, #108]	; (8003c08 <HAL_I2C_MspInit+0x94>)
 8003b9a:	f043 0308 	orr.w	r3, r3, #8
 8003b9e:	6193      	str	r3, [r2, #24]
 8003ba0:	4b19      	ldr	r3, [pc, #100]	; (8003c08 <HAL_I2C_MspInit+0x94>)
 8003ba2:	699b      	ldr	r3, [r3, #24]
 8003ba4:	f003 0308 	and.w	r3, r3, #8
 8003ba8:	60fb      	str	r3, [r7, #12]
 8003baa:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C_SDA_Pin|I2C_SCL_Pin;
 8003bac:	23c0      	movs	r3, #192	; 0xc0
 8003bae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003bb0:	2312      	movs	r3, #18
 8003bb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003bb4:	2303      	movs	r3, #3
 8003bb6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bb8:	f107 0310 	add.w	r3, r7, #16
 8003bbc:	4619      	mov	r1, r3
 8003bbe:	4813      	ldr	r0, [pc, #76]	; (8003c0c <HAL_I2C_MspInit+0x98>)
 8003bc0:	f001 fc1c 	bl	80053fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003bc4:	4b10      	ldr	r3, [pc, #64]	; (8003c08 <HAL_I2C_MspInit+0x94>)
 8003bc6:	69db      	ldr	r3, [r3, #28]
 8003bc8:	4a0f      	ldr	r2, [pc, #60]	; (8003c08 <HAL_I2C_MspInit+0x94>)
 8003bca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003bce:	61d3      	str	r3, [r2, #28]
 8003bd0:	4b0d      	ldr	r3, [pc, #52]	; (8003c08 <HAL_I2C_MspInit+0x94>)
 8003bd2:	69db      	ldr	r3, [r3, #28]
 8003bd4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003bd8:	60bb      	str	r3, [r7, #8]
 8003bda:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8003bdc:	2200      	movs	r2, #0
 8003bde:	2105      	movs	r1, #5
 8003be0:	201f      	movs	r0, #31
 8003be2:	f000 ff52 	bl	8004a8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8003be6:	201f      	movs	r0, #31
 8003be8:	f000 ff6b 	bl	8004ac2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8003bec:	2200      	movs	r2, #0
 8003bee:	2105      	movs	r1, #5
 8003bf0:	2020      	movs	r0, #32
 8003bf2:	f000 ff4a 	bl	8004a8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8003bf6:	2020      	movs	r0, #32
 8003bf8:	f000 ff63 	bl	8004ac2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003bfc:	bf00      	nop
 8003bfe:	3720      	adds	r7, #32
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}
 8003c04:	40005400 	.word	0x40005400
 8003c08:	40021000 	.word	0x40021000
 8003c0c:	40010c00 	.word	0x40010c00

08003c10 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b084      	sub	sp, #16
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a0b      	ldr	r2, [pc, #44]	; (8003c4c <HAL_RTC_MspInit+0x3c>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d110      	bne.n	8003c44 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8003c22:	f003 fce3 	bl	80075ec <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8003c26:	4b0a      	ldr	r3, [pc, #40]	; (8003c50 <HAL_RTC_MspInit+0x40>)
 8003c28:	69db      	ldr	r3, [r3, #28]
 8003c2a:	4a09      	ldr	r2, [pc, #36]	; (8003c50 <HAL_RTC_MspInit+0x40>)
 8003c2c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003c30:	61d3      	str	r3, [r2, #28]
 8003c32:	4b07      	ldr	r3, [pc, #28]	; (8003c50 <HAL_RTC_MspInit+0x40>)
 8003c34:	69db      	ldr	r3, [r3, #28]
 8003c36:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003c3a:	60fb      	str	r3, [r7, #12]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003c3e:	4b05      	ldr	r3, [pc, #20]	; (8003c54 <HAL_RTC_MspInit+0x44>)
 8003c40:	2201      	movs	r2, #1
 8003c42:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003c44:	bf00      	nop
 8003c46:	3710      	adds	r7, #16
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	40002800 	.word	0x40002800
 8003c50:	40021000 	.word	0x40021000
 8003c54:	4242043c 	.word	0x4242043c

08003c58 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b08c      	sub	sp, #48	; 0x30
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c60:	f107 0320 	add.w	r3, r7, #32
 8003c64:	2200      	movs	r2, #0
 8003c66:	601a      	str	r2, [r3, #0]
 8003c68:	605a      	str	r2, [r3, #4]
 8003c6a:	609a      	str	r2, [r3, #8]
 8003c6c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a72      	ldr	r2, [pc, #456]	; (8003e3c <HAL_UART_MspInit+0x1e4>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d13a      	bne.n	8003cee <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003c78:	4b71      	ldr	r3, [pc, #452]	; (8003e40 <HAL_UART_MspInit+0x1e8>)
 8003c7a:	699b      	ldr	r3, [r3, #24]
 8003c7c:	4a70      	ldr	r2, [pc, #448]	; (8003e40 <HAL_UART_MspInit+0x1e8>)
 8003c7e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003c82:	6193      	str	r3, [r2, #24]
 8003c84:	4b6e      	ldr	r3, [pc, #440]	; (8003e40 <HAL_UART_MspInit+0x1e8>)
 8003c86:	699b      	ldr	r3, [r3, #24]
 8003c88:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c8c:	61fb      	str	r3, [r7, #28]
 8003c8e:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c90:	4b6b      	ldr	r3, [pc, #428]	; (8003e40 <HAL_UART_MspInit+0x1e8>)
 8003c92:	699b      	ldr	r3, [r3, #24]
 8003c94:	4a6a      	ldr	r2, [pc, #424]	; (8003e40 <HAL_UART_MspInit+0x1e8>)
 8003c96:	f043 0304 	orr.w	r3, r3, #4
 8003c9a:	6193      	str	r3, [r2, #24]
 8003c9c:	4b68      	ldr	r3, [pc, #416]	; (8003e40 <HAL_UART_MspInit+0x1e8>)
 8003c9e:	699b      	ldr	r3, [r3, #24]
 8003ca0:	f003 0304 	and.w	r3, r3, #4
 8003ca4:	61bb      	str	r3, [r7, #24]
 8003ca6:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003ca8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003cac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cae:	2302      	movs	r3, #2
 8003cb0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003cb2:	2303      	movs	r3, #3
 8003cb4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cb6:	f107 0320 	add.w	r3, r7, #32
 8003cba:	4619      	mov	r1, r3
 8003cbc:	4861      	ldr	r0, [pc, #388]	; (8003e44 <HAL_UART_MspInit+0x1ec>)
 8003cbe:	f001 fb9d 	bl	80053fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003cc2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003cc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ccc:	2300      	movs	r3, #0
 8003cce:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cd0:	f107 0320 	add.w	r3, r7, #32
 8003cd4:	4619      	mov	r1, r3
 8003cd6:	485b      	ldr	r0, [pc, #364]	; (8003e44 <HAL_UART_MspInit+0x1ec>)
 8003cd8:	f001 fb90 	bl	80053fc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8003cdc:	2200      	movs	r2, #0
 8003cde:	2105      	movs	r1, #5
 8003ce0:	2025      	movs	r0, #37	; 0x25
 8003ce2:	f000 fed2 	bl	8004a8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003ce6:	2025      	movs	r0, #37	; 0x25
 8003ce8:	f000 feeb 	bl	8004ac2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003cec:	e0a2      	b.n	8003e34 <HAL_UART_MspInit+0x1dc>
  else if(huart->Instance==USART2)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a55      	ldr	r2, [pc, #340]	; (8003e48 <HAL_UART_MspInit+0x1f0>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d15e      	bne.n	8003db6 <HAL_UART_MspInit+0x15e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003cf8:	4b51      	ldr	r3, [pc, #324]	; (8003e40 <HAL_UART_MspInit+0x1e8>)
 8003cfa:	69db      	ldr	r3, [r3, #28]
 8003cfc:	4a50      	ldr	r2, [pc, #320]	; (8003e40 <HAL_UART_MspInit+0x1e8>)
 8003cfe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d02:	61d3      	str	r3, [r2, #28]
 8003d04:	4b4e      	ldr	r3, [pc, #312]	; (8003e40 <HAL_UART_MspInit+0x1e8>)
 8003d06:	69db      	ldr	r3, [r3, #28]
 8003d08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d0c:	617b      	str	r3, [r7, #20]
 8003d0e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d10:	4b4b      	ldr	r3, [pc, #300]	; (8003e40 <HAL_UART_MspInit+0x1e8>)
 8003d12:	699b      	ldr	r3, [r3, #24]
 8003d14:	4a4a      	ldr	r2, [pc, #296]	; (8003e40 <HAL_UART_MspInit+0x1e8>)
 8003d16:	f043 0304 	orr.w	r3, r3, #4
 8003d1a:	6193      	str	r3, [r2, #24]
 8003d1c:	4b48      	ldr	r3, [pc, #288]	; (8003e40 <HAL_UART_MspInit+0x1e8>)
 8003d1e:	699b      	ldr	r3, [r3, #24]
 8003d20:	f003 0304 	and.w	r3, r3, #4
 8003d24:	613b      	str	r3, [r7, #16]
 8003d26:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003d28:	2304      	movs	r3, #4
 8003d2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d2c:	2302      	movs	r3, #2
 8003d2e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003d30:	2303      	movs	r3, #3
 8003d32:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d34:	f107 0320 	add.w	r3, r7, #32
 8003d38:	4619      	mov	r1, r3
 8003d3a:	4842      	ldr	r0, [pc, #264]	; (8003e44 <HAL_UART_MspInit+0x1ec>)
 8003d3c:	f001 fb5e 	bl	80053fc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003d40:	2308      	movs	r3, #8
 8003d42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003d44:	2300      	movs	r3, #0
 8003d46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d4c:	f107 0320 	add.w	r3, r7, #32
 8003d50:	4619      	mov	r1, r3
 8003d52:	483c      	ldr	r0, [pc, #240]	; (8003e44 <HAL_UART_MspInit+0x1ec>)
 8003d54:	f001 fb52 	bl	80053fc <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8003d58:	4b3c      	ldr	r3, [pc, #240]	; (8003e4c <HAL_UART_MspInit+0x1f4>)
 8003d5a:	4a3d      	ldr	r2, [pc, #244]	; (8003e50 <HAL_UART_MspInit+0x1f8>)
 8003d5c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003d5e:	4b3b      	ldr	r3, [pc, #236]	; (8003e4c <HAL_UART_MspInit+0x1f4>)
 8003d60:	2200      	movs	r2, #0
 8003d62:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d64:	4b39      	ldr	r3, [pc, #228]	; (8003e4c <HAL_UART_MspInit+0x1f4>)
 8003d66:	2200      	movs	r2, #0
 8003d68:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003d6a:	4b38      	ldr	r3, [pc, #224]	; (8003e4c <HAL_UART_MspInit+0x1f4>)
 8003d6c:	2280      	movs	r2, #128	; 0x80
 8003d6e:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003d70:	4b36      	ldr	r3, [pc, #216]	; (8003e4c <HAL_UART_MspInit+0x1f4>)
 8003d72:	2200      	movs	r2, #0
 8003d74:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003d76:	4b35      	ldr	r3, [pc, #212]	; (8003e4c <HAL_UART_MspInit+0x1f4>)
 8003d78:	2200      	movs	r2, #0
 8003d7a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8003d7c:	4b33      	ldr	r3, [pc, #204]	; (8003e4c <HAL_UART_MspInit+0x1f4>)
 8003d7e:	2220      	movs	r2, #32
 8003d80:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003d82:	4b32      	ldr	r3, [pc, #200]	; (8003e4c <HAL_UART_MspInit+0x1f4>)
 8003d84:	2200      	movs	r2, #0
 8003d86:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003d88:	4830      	ldr	r0, [pc, #192]	; (8003e4c <HAL_UART_MspInit+0x1f4>)
 8003d8a:	f000 fea9 	bl	8004ae0 <HAL_DMA_Init>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d001      	beq.n	8003d98 <HAL_UART_MspInit+0x140>
      Error_Handler();
 8003d94:	f7ff feb0 	bl	8003af8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	4a2c      	ldr	r2, [pc, #176]	; (8003e4c <HAL_UART_MspInit+0x1f4>)
 8003d9c:	639a      	str	r2, [r3, #56]	; 0x38
 8003d9e:	4a2b      	ldr	r2, [pc, #172]	; (8003e4c <HAL_UART_MspInit+0x1f4>)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8003da4:	2200      	movs	r2, #0
 8003da6:	2105      	movs	r1, #5
 8003da8:	2026      	movs	r0, #38	; 0x26
 8003daa:	f000 fe6e 	bl	8004a8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003dae:	2026      	movs	r0, #38	; 0x26
 8003db0:	f000 fe87 	bl	8004ac2 <HAL_NVIC_EnableIRQ>
}
 8003db4:	e03e      	b.n	8003e34 <HAL_UART_MspInit+0x1dc>
  else if(huart->Instance==USART3)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4a26      	ldr	r2, [pc, #152]	; (8003e54 <HAL_UART_MspInit+0x1fc>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d139      	bne.n	8003e34 <HAL_UART_MspInit+0x1dc>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003dc0:	4b1f      	ldr	r3, [pc, #124]	; (8003e40 <HAL_UART_MspInit+0x1e8>)
 8003dc2:	69db      	ldr	r3, [r3, #28]
 8003dc4:	4a1e      	ldr	r2, [pc, #120]	; (8003e40 <HAL_UART_MspInit+0x1e8>)
 8003dc6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003dca:	61d3      	str	r3, [r2, #28]
 8003dcc:	4b1c      	ldr	r3, [pc, #112]	; (8003e40 <HAL_UART_MspInit+0x1e8>)
 8003dce:	69db      	ldr	r3, [r3, #28]
 8003dd0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003dd4:	60fb      	str	r3, [r7, #12]
 8003dd6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dd8:	4b19      	ldr	r3, [pc, #100]	; (8003e40 <HAL_UART_MspInit+0x1e8>)
 8003dda:	699b      	ldr	r3, [r3, #24]
 8003ddc:	4a18      	ldr	r2, [pc, #96]	; (8003e40 <HAL_UART_MspInit+0x1e8>)
 8003dde:	f043 0308 	orr.w	r3, r3, #8
 8003de2:	6193      	str	r3, [r2, #24]
 8003de4:	4b16      	ldr	r3, [pc, #88]	; (8003e40 <HAL_UART_MspInit+0x1e8>)
 8003de6:	699b      	ldr	r3, [r3, #24]
 8003de8:	f003 0308 	and.w	r3, r3, #8
 8003dec:	60bb      	str	r3, [r7, #8]
 8003dee:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003df0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003df4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003df6:	2302      	movs	r3, #2
 8003df8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003dfa:	2303      	movs	r3, #3
 8003dfc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003dfe:	f107 0320 	add.w	r3, r7, #32
 8003e02:	4619      	mov	r1, r3
 8003e04:	4814      	ldr	r0, [pc, #80]	; (8003e58 <HAL_UART_MspInit+0x200>)
 8003e06:	f001 faf9 	bl	80053fc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003e0a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003e0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003e10:	2300      	movs	r3, #0
 8003e12:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e14:	2300      	movs	r3, #0
 8003e16:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e18:	f107 0320 	add.w	r3, r7, #32
 8003e1c:	4619      	mov	r1, r3
 8003e1e:	480e      	ldr	r0, [pc, #56]	; (8003e58 <HAL_UART_MspInit+0x200>)
 8003e20:	f001 faec 	bl	80053fc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8003e24:	2200      	movs	r2, #0
 8003e26:	2105      	movs	r1, #5
 8003e28:	2027      	movs	r0, #39	; 0x27
 8003e2a:	f000 fe2e 	bl	8004a8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003e2e:	2027      	movs	r0, #39	; 0x27
 8003e30:	f000 fe47 	bl	8004ac2 <HAL_NVIC_EnableIRQ>
}
 8003e34:	bf00      	nop
 8003e36:	3730      	adds	r7, #48	; 0x30
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}
 8003e3c:	40013800 	.word	0x40013800
 8003e40:	40021000 	.word	0x40021000
 8003e44:	40010800 	.word	0x40010800
 8003e48:	40004400 	.word	0x40004400
 8003e4c:	20003628 	.word	0x20003628
 8003e50:	4002006c 	.word	0x4002006c
 8003e54:	40004800 	.word	0x40004800
 8003e58:	40010c00 	.word	0x40010c00

08003e5c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b08c      	sub	sp, #48	; 0x30
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003e64:	2300      	movs	r3, #0
 8003e66:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	6879      	ldr	r1, [r7, #4]
 8003e70:	2019      	movs	r0, #25
 8003e72:	f000 fe0a 	bl	8004a8a <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8003e76:	2019      	movs	r0, #25
 8003e78:	f000 fe23 	bl	8004ac2 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8003e7c:	4b1e      	ldr	r3, [pc, #120]	; (8003ef8 <HAL_InitTick+0x9c>)
 8003e7e:	699b      	ldr	r3, [r3, #24]
 8003e80:	4a1d      	ldr	r2, [pc, #116]	; (8003ef8 <HAL_InitTick+0x9c>)
 8003e82:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003e86:	6193      	str	r3, [r2, #24]
 8003e88:	4b1b      	ldr	r3, [pc, #108]	; (8003ef8 <HAL_InitTick+0x9c>)
 8003e8a:	699b      	ldr	r3, [r3, #24]
 8003e8c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e90:	60fb      	str	r3, [r7, #12]
 8003e92:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003e94:	f107 0210 	add.w	r2, r7, #16
 8003e98:	f107 0314 	add.w	r3, r7, #20
 8003e9c:	4611      	mov	r1, r2
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f004 f8c6 	bl	8008030 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8003ea4:	f004 f8b0 	bl	8008008 <HAL_RCC_GetPCLK2Freq>
 8003ea8:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003eaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003eac:	4a13      	ldr	r2, [pc, #76]	; (8003efc <HAL_InitTick+0xa0>)
 8003eae:	fba2 2303 	umull	r2, r3, r2, r3
 8003eb2:	0c9b      	lsrs	r3, r3, #18
 8003eb4:	3b01      	subs	r3, #1
 8003eb6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8003eb8:	4b11      	ldr	r3, [pc, #68]	; (8003f00 <HAL_InitTick+0xa4>)
 8003eba:	4a12      	ldr	r2, [pc, #72]	; (8003f04 <HAL_InitTick+0xa8>)
 8003ebc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8003ebe:	4b10      	ldr	r3, [pc, #64]	; (8003f00 <HAL_InitTick+0xa4>)
 8003ec0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003ec4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8003ec6:	4a0e      	ldr	r2, [pc, #56]	; (8003f00 <HAL_InitTick+0xa4>)
 8003ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eca:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8003ecc:	4b0c      	ldr	r3, [pc, #48]	; (8003f00 <HAL_InitTick+0xa4>)
 8003ece:	2200      	movs	r2, #0
 8003ed0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ed2:	4b0b      	ldr	r3, [pc, #44]	; (8003f00 <HAL_InitTick+0xa4>)
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8003ed8:	4809      	ldr	r0, [pc, #36]	; (8003f00 <HAL_InitTick+0xa4>)
 8003eda:	f004 ff1b 	bl	8008d14 <HAL_TIM_Base_Init>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d104      	bne.n	8003eee <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8003ee4:	4806      	ldr	r0, [pc, #24]	; (8003f00 <HAL_InitTick+0xa4>)
 8003ee6:	f004 ff6d 	bl	8008dc4 <HAL_TIM_Base_Start_IT>
 8003eea:	4603      	mov	r3, r0
 8003eec:	e000      	b.n	8003ef0 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	3730      	adds	r7, #48	; 0x30
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}
 8003ef8:	40021000 	.word	0x40021000
 8003efc:	431bde83 	.word	0x431bde83
 8003f00:	20003840 	.word	0x20003840
 8003f04:	40012c00 	.word	0x40012c00

08003f08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003f0c:	e7fe      	b.n	8003f0c <NMI_Handler+0x4>

08003f0e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003f0e:	b480      	push	{r7}
 8003f10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003f12:	e7fe      	b.n	8003f12 <HardFault_Handler+0x4>

08003f14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003f14:	b480      	push	{r7}
 8003f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003f18:	e7fe      	b.n	8003f18 <MemManage_Handler+0x4>

08003f1a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003f1a:	b480      	push	{r7}
 8003f1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003f1e:	e7fe      	b.n	8003f1e <BusFault_Handler+0x4>

08003f20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003f20:	b480      	push	{r7}
 8003f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003f24:	e7fe      	b.n	8003f24 <UsageFault_Handler+0x4>

08003f26 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003f26:	b480      	push	{r7}
 8003f28:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003f2a:	bf00      	nop
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bc80      	pop	{r7}
 8003f30:	4770      	bx	lr
	...

08003f34 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003f38:	4802      	ldr	r0, [pc, #8]	; (8003f44 <DMA1_Channel6_IRQHandler+0x10>)
 8003f3a:	f000 ffe9 	bl	8004f10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8003f3e:	bf00      	nop
 8003f40:	bd80      	pop	{r7, pc}
 8003f42:	bf00      	nop
 8003f44:	20003628 	.word	0x20003628

08003f48 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003f4c:	4802      	ldr	r0, [pc, #8]	; (8003f58 <TIM1_UP_IRQHandler+0x10>)
 8003f4e:	f004 ff93 	bl	8008e78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8003f52:	bf00      	nop
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	bf00      	nop
 8003f58:	20003840 	.word	0x20003840

08003f5c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003f60:	4802      	ldr	r0, [pc, #8]	; (8003f6c <I2C1_EV_IRQHandler+0x10>)
 8003f62:	f001 fe93 	bl	8005c8c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8003f66:	bf00      	nop
 8003f68:	bd80      	pop	{r7, pc}
 8003f6a:	bf00      	nop
 8003f6c:	200036e0 	.word	0x200036e0

08003f70 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8003f74:	4802      	ldr	r0, [pc, #8]	; (8003f80 <I2C1_ER_IRQHandler+0x10>)
 8003f76:	f001 fffa 	bl	8005f6e <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8003f7a:	bf00      	nop
 8003f7c:	bd80      	pop	{r7, pc}
 8003f7e:	bf00      	nop
 8003f80:	200036e0 	.word	0x200036e0

08003f84 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003f88:	4802      	ldr	r0, [pc, #8]	; (8003f94 <USART1_IRQHandler+0x10>)
 8003f8a:	f005 fb93 	bl	80096b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003f8e:	bf00      	nop
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop
 8003f94:	20003738 	.word	0x20003738

08003f98 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003f9c:	4802      	ldr	r0, [pc, #8]	; (8003fa8 <USART2_IRQHandler+0x10>)
 8003f9e:	f005 fb89 	bl	80096b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003fa2:	bf00      	nop
 8003fa4:	bd80      	pop	{r7, pc}
 8003fa6:	bf00      	nop
 8003fa8:	200037c8 	.word	0x200037c8

08003fac <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003fb0:	4802      	ldr	r0, [pc, #8]	; (8003fbc <USART3_IRQHandler+0x10>)
 8003fb2:	f005 fb7f 	bl	80096b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003fb6:	bf00      	nop
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	bf00      	nop
 8003fbc:	2000366c 	.word	0x2000366c

08003fc0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	af00      	add	r7, sp, #0
	return 1;
 8003fc4:	2301      	movs	r3, #1
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bc80      	pop	{r7}
 8003fcc:	4770      	bx	lr

08003fce <_kill>:

int _kill(int pid, int sig)
{
 8003fce:	b580      	push	{r7, lr}
 8003fd0:	b082      	sub	sp, #8
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	6078      	str	r0, [r7, #4]
 8003fd6:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003fd8:	f009 faee 	bl	800d5b8 <__errno>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	2216      	movs	r2, #22
 8003fe0:	601a      	str	r2, [r3, #0]
	return -1;
 8003fe2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3708      	adds	r7, #8
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}

08003fee <_exit>:

void _exit (int status)
{
 8003fee:	b580      	push	{r7, lr}
 8003ff0:	b082      	sub	sp, #8
 8003ff2:	af00      	add	r7, sp, #0
 8003ff4:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003ff6:	f04f 31ff 	mov.w	r1, #4294967295
 8003ffa:	6878      	ldr	r0, [r7, #4]
 8003ffc:	f7ff ffe7 	bl	8003fce <_kill>
	while (1) {}		/* Make sure we hang here */
 8004000:	e7fe      	b.n	8004000 <_exit+0x12>

08004002 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004002:	b580      	push	{r7, lr}
 8004004:	b086      	sub	sp, #24
 8004006:	af00      	add	r7, sp, #0
 8004008:	60f8      	str	r0, [r7, #12]
 800400a:	60b9      	str	r1, [r7, #8]
 800400c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800400e:	2300      	movs	r3, #0
 8004010:	617b      	str	r3, [r7, #20]
 8004012:	e00a      	b.n	800402a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004014:	f3af 8000 	nop.w
 8004018:	4601      	mov	r1, r0
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	1c5a      	adds	r2, r3, #1
 800401e:	60ba      	str	r2, [r7, #8]
 8004020:	b2ca      	uxtb	r2, r1
 8004022:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	3301      	adds	r3, #1
 8004028:	617b      	str	r3, [r7, #20]
 800402a:	697a      	ldr	r2, [r7, #20]
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	429a      	cmp	r2, r3
 8004030:	dbf0      	blt.n	8004014 <_read+0x12>
	}

return len;
 8004032:	687b      	ldr	r3, [r7, #4]
}
 8004034:	4618      	mov	r0, r3
 8004036:	3718      	adds	r7, #24
 8004038:	46bd      	mov	sp, r7
 800403a:	bd80      	pop	{r7, pc}

0800403c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b086      	sub	sp, #24
 8004040:	af00      	add	r7, sp, #0
 8004042:	60f8      	str	r0, [r7, #12]
 8004044:	60b9      	str	r1, [r7, #8]
 8004046:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004048:	2300      	movs	r3, #0
 800404a:	617b      	str	r3, [r7, #20]
 800404c:	e009      	b.n	8004062 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	1c5a      	adds	r2, r3, #1
 8004052:	60ba      	str	r2, [r7, #8]
 8004054:	781b      	ldrb	r3, [r3, #0]
 8004056:	4618      	mov	r0, r3
 8004058:	f7fd fb22 	bl	80016a0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	3301      	adds	r3, #1
 8004060:	617b      	str	r3, [r7, #20]
 8004062:	697a      	ldr	r2, [r7, #20]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	429a      	cmp	r2, r3
 8004068:	dbf1      	blt.n	800404e <_write+0x12>
	}
	return len;
 800406a:	687b      	ldr	r3, [r7, #4]
}
 800406c:	4618      	mov	r0, r3
 800406e:	3718      	adds	r7, #24
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}

08004074 <_close>:

int _close(int file)
{
 8004074:	b480      	push	{r7}
 8004076:	b083      	sub	sp, #12
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
	return -1;
 800407c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004080:	4618      	mov	r0, r3
 8004082:	370c      	adds	r7, #12
 8004084:	46bd      	mov	sp, r7
 8004086:	bc80      	pop	{r7}
 8004088:	4770      	bx	lr

0800408a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800408a:	b480      	push	{r7}
 800408c:	b083      	sub	sp, #12
 800408e:	af00      	add	r7, sp, #0
 8004090:	6078      	str	r0, [r7, #4]
 8004092:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800409a:	605a      	str	r2, [r3, #4]
	return 0;
 800409c:	2300      	movs	r3, #0
}
 800409e:	4618      	mov	r0, r3
 80040a0:	370c      	adds	r7, #12
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bc80      	pop	{r7}
 80040a6:	4770      	bx	lr

080040a8 <_isatty>:

int _isatty(int file)
{
 80040a8:	b480      	push	{r7}
 80040aa:	b083      	sub	sp, #12
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
	return 1;
 80040b0:	2301      	movs	r3, #1
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	370c      	adds	r7, #12
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bc80      	pop	{r7}
 80040ba:	4770      	bx	lr

080040bc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80040bc:	b480      	push	{r7}
 80040be:	b085      	sub	sp, #20
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	60f8      	str	r0, [r7, #12]
 80040c4:	60b9      	str	r1, [r7, #8]
 80040c6:	607a      	str	r2, [r7, #4]
	return 0;
 80040c8:	2300      	movs	r3, #0
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3714      	adds	r7, #20
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bc80      	pop	{r7}
 80040d2:	4770      	bx	lr

080040d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b086      	sub	sp, #24
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80040dc:	4a14      	ldr	r2, [pc, #80]	; (8004130 <_sbrk+0x5c>)
 80040de:	4b15      	ldr	r3, [pc, #84]	; (8004134 <_sbrk+0x60>)
 80040e0:	1ad3      	subs	r3, r2, r3
 80040e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80040e8:	4b13      	ldr	r3, [pc, #76]	; (8004138 <_sbrk+0x64>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d102      	bne.n	80040f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80040f0:	4b11      	ldr	r3, [pc, #68]	; (8004138 <_sbrk+0x64>)
 80040f2:	4a12      	ldr	r2, [pc, #72]	; (800413c <_sbrk+0x68>)
 80040f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80040f6:	4b10      	ldr	r3, [pc, #64]	; (8004138 <_sbrk+0x64>)
 80040f8:	681a      	ldr	r2, [r3, #0]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	4413      	add	r3, r2
 80040fe:	693a      	ldr	r2, [r7, #16]
 8004100:	429a      	cmp	r2, r3
 8004102:	d207      	bcs.n	8004114 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004104:	f009 fa58 	bl	800d5b8 <__errno>
 8004108:	4603      	mov	r3, r0
 800410a:	220c      	movs	r2, #12
 800410c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800410e:	f04f 33ff 	mov.w	r3, #4294967295
 8004112:	e009      	b.n	8004128 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004114:	4b08      	ldr	r3, [pc, #32]	; (8004138 <_sbrk+0x64>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800411a:	4b07      	ldr	r3, [pc, #28]	; (8004138 <_sbrk+0x64>)
 800411c:	681a      	ldr	r2, [r3, #0]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	4413      	add	r3, r2
 8004122:	4a05      	ldr	r2, [pc, #20]	; (8004138 <_sbrk+0x64>)
 8004124:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004126:	68fb      	ldr	r3, [r7, #12]
}
 8004128:	4618      	mov	r0, r3
 800412a:	3718      	adds	r7, #24
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}
 8004130:	20010000 	.word	0x20010000
 8004134:	00000400 	.word	0x00000400
 8004138:	200013c8 	.word	0x200013c8
 800413c:	200038e0 	.word	0x200038e0

08004140 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004140:	b480      	push	{r7}
 8004142:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004144:	bf00      	nop
 8004146:	46bd      	mov	sp, r7
 8004148:	bc80      	pop	{r7}
 800414a:	4770      	bx	lr

0800414c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800414c:	480c      	ldr	r0, [pc, #48]	; (8004180 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800414e:	490d      	ldr	r1, [pc, #52]	; (8004184 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004150:	4a0d      	ldr	r2, [pc, #52]	; (8004188 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004152:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004154:	e002      	b.n	800415c <LoopCopyDataInit>

08004156 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004156:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004158:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800415a:	3304      	adds	r3, #4

0800415c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800415c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800415e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004160:	d3f9      	bcc.n	8004156 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004162:	4a0a      	ldr	r2, [pc, #40]	; (800418c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004164:	4c0a      	ldr	r4, [pc, #40]	; (8004190 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004166:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004168:	e001      	b.n	800416e <LoopFillZerobss>

0800416a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800416a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800416c:	3204      	adds	r2, #4

0800416e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800416e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004170:	d3fb      	bcc.n	800416a <FillZerobss>
/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004172:	f7ff ffe5 	bl	8004140 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8004176:	f009 fa37 	bl	800d5e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800417a:	f7ff f9f7 	bl	800356c <main>
  bx lr
 800417e:	4770      	bx	lr
  ldr r0, =_sdata
 8004180:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004184:	20000328 	.word	0x20000328
  ldr r2, =_sidata
 8004188:	080126b0 	.word	0x080126b0
  ldr r2, =_sbss
 800418c:	20000328 	.word	0x20000328
  ldr r4, =_ebss
 8004190:	200038dc 	.word	0x200038dc

08004194 <ADC1_2_IRQHandler>:
 * @retval None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004194:	e7fe      	b.n	8004194 <ADC1_2_IRQHandler>
	...

08004198 <UARTPROTOCOLDEC_Init>:

static void DropFrame(UARTPROTOCOLDEC_SHandle* psHandle, const char* szReason);
static void AcceptFrame(UARTPROTOCOLDEC_SHandle* psHandle);

void UARTPROTOCOLDEC_Init(UARTPROTOCOLDEC_SHandle* psHandle, const UARTPROTOCOLDEC_SConfig* psConfig)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b082      	sub	sp, #8
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
 80041a0:	6039      	str	r1, [r7, #0]
    assert(psHandle != NULL && psConfig != NULL && psConfig->u8PayloadBuffers != NULL);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d006      	beq.n	80041b6 <UARTPROTOCOLDEC_Init+0x1e>
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d003      	beq.n	80041b6 <UARTPROTOCOLDEC_Init+0x1e>
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d105      	bne.n	80041c2 <UARTPROTOCOLDEC_Init+0x2a>
 80041b6:	4b06      	ldr	r3, [pc, #24]	; (80041d0 <UARTPROTOCOLDEC_Init+0x38>)
 80041b8:	4a06      	ldr	r2, [pc, #24]	; (80041d4 <UARTPROTOCOLDEC_Init+0x3c>)
 80041ba:	210c      	movs	r1, #12
 80041bc:	4806      	ldr	r0, [pc, #24]	; (80041d8 <UARTPROTOCOLDEC_Init+0x40>)
 80041be:	f009 f9dd 	bl	800d57c <__assert_func>
    psHandle->psConfig = psConfig;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	683a      	ldr	r2, [r7, #0]
 80041c6:	619a      	str	r2, [r3, #24]
}
 80041c8:	bf00      	nop
 80041ca:	3708      	adds	r7, #8
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}
 80041d0:	080118b0 	.word	0x080118b0
 80041d4:	08012248 	.word	0x08012248
 80041d8:	080118fc 	.word	0x080118fc

080041dc <UARTPROTOCOLDEC_Reset>:

void UARTPROTOCOLDEC_Reset(UARTPROTOCOLDEC_SHandle* psHandle)
{
 80041dc:	b480      	push	{r7}
 80041de:	b083      	sub	sp, #12
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
    psHandle->eStep = UARTPROTOCOLDEC_ESTEP_WaitingForStartByte;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2200      	movs	r2, #0
 80041e8:	701a      	strb	r2, [r3, #0]
    psHandle->u16PayloadCount = 0;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2200      	movs	r2, #0
 80041ee:	805a      	strh	r2, [r3, #2]

    psHandle->s64StartTimeMS = 0;
 80041f0:	6879      	ldr	r1, [r7, #4]
 80041f2:	f04f 0200 	mov.w	r2, #0
 80041f6:	f04f 0300 	mov.w	r3, #0
 80041fa:	e9c1 2302 	strd	r2, r3, [r1, #8]
    psHandle->u8CurrentFrameID = 0;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2200      	movs	r2, #0
 8004202:	741a      	strb	r2, [r3, #16]

    psHandle->u8ChecksumCalculation = 0;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2200      	movs	r2, #0
 8004208:	751a      	strb	r2, [r3, #20]
}
 800420a:	bf00      	nop
 800420c:	370c      	adds	r7, #12
 800420e:	46bd      	mov	sp, r7
 8004210:	bc80      	pop	{r7}
 8004212:	4770      	bx	lr

08004214 <UARTPROTOCOLDEC_HandleIn>:

void UARTPROTOCOLDEC_HandleIn(UARTPROTOCOLDEC_SHandle* psHandle, const uint8_t* u8Datas, uint16_t u16DataLen)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b086      	sub	sp, #24
 8004218:	af00      	add	r7, sp, #0
 800421a:	60f8      	str	r0, [r7, #12]
 800421c:	60b9      	str	r1, [r7, #8]
 800421e:	4613      	mov	r3, r2
 8004220:	80fb      	strh	r3, [r7, #6]
    for(uint32_t i = 0; i < u16DataLen; i++)
 8004222:	2300      	movs	r3, #0
 8004224:	617b      	str	r3, [r7, #20]
 8004226:	e00a      	b.n	800423e <UARTPROTOCOLDEC_HandleIn+0x2a>
        AddByte(psHandle, u8Datas[i]);
 8004228:	68ba      	ldr	r2, [r7, #8]
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	4413      	add	r3, r2
 800422e:	781b      	ldrb	r3, [r3, #0]
 8004230:	4619      	mov	r1, r3
 8004232:	68f8      	ldr	r0, [r7, #12]
 8004234:	f000 f80c 	bl	8004250 <AddByte>
    for(uint32_t i = 0; i < u16DataLen; i++)
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	3301      	adds	r3, #1
 800423c:	617b      	str	r3, [r7, #20]
 800423e:	88fb      	ldrh	r3, [r7, #6]
 8004240:	697a      	ldr	r2, [r7, #20]
 8004242:	429a      	cmp	r2, r3
 8004244:	d3f0      	bcc.n	8004228 <UARTPROTOCOLDEC_HandleIn+0x14>
}
 8004246:	bf00      	nop
 8004248:	bf00      	nop
 800424a:	3718      	adds	r7, #24
 800424c:	46bd      	mov	sp, r7
 800424e:	bd80      	pop	{r7, pc}

08004250 <AddByte>:

static void AddByte(UARTPROTOCOLDEC_SHandle* psHandle, uint8_t u8)
{
 8004250:	b5b0      	push	{r4, r5, r7, lr}
 8004252:	b098      	sub	sp, #96	; 0x60
 8004254:	af02      	add	r7, sp, #8
 8004256:	6078      	str	r0, [r7, #4]
 8004258:	460b      	mov	r3, r1
 800425a:	70fb      	strb	r3, [r7, #3]
    // Timeout is supported but optional ...
    if (psHandle->eStep != UARTPROTOCOLDEC_ESTEP_WaitingForStartByte)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	781b      	ldrb	r3, [r3, #0]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d026      	beq.n	80042b2 <AddByte+0x62>
    {
        if (psHandle->psConfig->fnGetTimerCountMSCb != NULL &&
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	699b      	ldr	r3, [r3, #24]
 8004268:	695b      	ldr	r3, [r3, #20]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d021      	beq.n	80042b2 <AddByte+0x62>
            psHandle->psConfig->u32FrameReceiveTimeOutMS > 0)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	699b      	ldr	r3, [r3, #24]
 8004272:	689b      	ldr	r3, [r3, #8]
        if (psHandle->psConfig->fnGetTimerCountMSCb != NULL &&
 8004274:	2b00      	cmp	r3, #0
 8004276:	d01c      	beq.n	80042b2 <AddByte+0x62>
        {       
            const int64_t s64TimeDiffMS = psHandle->psConfig->fnGetTimerCountMSCb(psHandle) - psHandle->s64StartTimeMS;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	699b      	ldr	r3, [r3, #24]
 800427c:	695b      	ldr	r3, [r3, #20]
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	4798      	blx	r3
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8004288:	1a84      	subs	r4, r0, r2
 800428a:	eb61 0503 	sbc.w	r5, r1, r3
 800428e:	e9c7 4514 	strd	r4, r5, [r7, #80]	; 0x50
            if (s64TimeDiffMS > psHandle->psConfig->u32FrameReceiveTimeOutMS)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	699b      	ldr	r3, [r3, #24]
 8004296:	689b      	ldr	r3, [r3, #8]
 8004298:	4618      	mov	r0, r3
 800429a:	f04f 0100 	mov.w	r1, #0
 800429e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80042a2:	4290      	cmp	r0, r2
 80042a4:	eb71 0303 	sbcs.w	r3, r1, r3
 80042a8:	da03      	bge.n	80042b2 <AddByte+0x62>
            {
                // We don't break here on purpose, we give it a chance to start a new frame.
                DropFrame(psHandle, "Timeout");
 80042aa:	4973      	ldr	r1, [pc, #460]	; (8004478 <AddByte+0x228>)
 80042ac:	6878      	ldr	r0, [r7, #4]
 80042ae:	f000 f909 	bl	80044c4 <DropFrame>
            }
        }
    }

    switch(psHandle->eStep)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	781b      	ldrb	r3, [r3, #0]
 80042b6:	2b06      	cmp	r3, #6
 80042b8:	f200 80d5 	bhi.w	8004466 <AddByte+0x216>
 80042bc:	a201      	add	r2, pc, #4	; (adr r2, 80042c4 <AddByte+0x74>)
 80042be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042c2:	bf00      	nop
 80042c4:	080042e1 	.word	0x080042e1
 80042c8:	0800432b 	.word	0x0800432b
 80042cc:	08004347 	.word	0x08004347
 80042d0:	08004365 	.word	0x08004365
 80042d4:	080043cb 	.word	0x080043cb
 80042d8:	08004409 	.word	0x08004409
 80042dc:	08004449 	.word	0x08004449
    {
        case UARTPROTOCOLDEC_ESTEP_WaitingForStartByte:
        {
            // Wait until we get a start byte ...
            if (u8 == UARTPROTOCOLCOMMON_START_BYTE)
 80042e0:	78fb      	ldrb	r3, [r7, #3]
 80042e2:	2bcc      	cmp	r3, #204	; 0xcc
 80042e4:	f040 80c1 	bne.w	800446a <AddByte+0x21a>
            {
                psHandle->u16CurrentFramePayloadLen = 0;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2200      	movs	r2, #0
 80042ec:	825a      	strh	r2, [r3, #18]
                psHandle->u8ChecksumCalculation = 0;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2200      	movs	r2, #0
 80042f2:	751a      	strb	r2, [r3, #20]

                // IF we support timeout ...
                if (psHandle->psConfig->fnGetTimerCountMSCb != NULL)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	699b      	ldr	r3, [r3, #24]
 80042f8:	695b      	ldr	r3, [r3, #20]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d00a      	beq.n	8004314 <AddByte+0xc4>
                    psHandle->s64StartTimeMS = psHandle->psConfig->fnGetTimerCountMSCb(psHandle);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	699b      	ldr	r3, [r3, #24]
 8004302:	695b      	ldr	r3, [r3, #20]
 8004304:	6878      	ldr	r0, [r7, #4]
 8004306:	4798      	blx	r3
 8004308:	4602      	mov	r2, r0
 800430a:	460b      	mov	r3, r1
 800430c:	6879      	ldr	r1, [r7, #4]
 800430e:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8004312:	e006      	b.n	8004322 <AddByte+0xd2>
                else
                    psHandle->s64StartTimeMS = 0;
 8004314:	6879      	ldr	r1, [r7, #4]
 8004316:	f04f 0200 	mov.w	r2, #0
 800431a:	f04f 0300 	mov.w	r3, #0
 800431e:	e9c1 2302 	strd	r2, r3, [r1, #8]

                psHandle->eStep = UARTPROTOCOLDEC_ESTEP_WaitingFrameID;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2201      	movs	r2, #1
 8004326:	701a      	strb	r2, [r3, #0]
            }
            break;
 8004328:	e09f      	b.n	800446a <AddByte+0x21a>
        }
        case UARTPROTOCOLDEC_ESTEP_WaitingFrameID:
        {
            psHandle->u8ChecksumCalculation += u8;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	7d1a      	ldrb	r2, [r3, #20]
 800432e:	78fb      	ldrb	r3, [r7, #3]
 8004330:	4413      	add	r3, r2
 8004332:	b2da      	uxtb	r2, r3
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	751a      	strb	r2, [r3, #20]
            psHandle->u8CurrentFrameID = u8;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	78fa      	ldrb	r2, [r7, #3]
 800433c:	741a      	strb	r2, [r3, #16]
            psHandle->eStep = UARTPROTOCOLDEC_ESTEP_WaitingPayloadLengthB0;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2202      	movs	r2, #2
 8004342:	701a      	strb	r2, [r3, #0]
            break;
 8004344:	e094      	b.n	8004470 <AddByte+0x220>
        }
        case UARTPROTOCOLDEC_ESTEP_WaitingPayloadLengthB0:
        {
            psHandle->u8ChecksumCalculation += u8;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	7d1a      	ldrb	r2, [r3, #20]
 800434a:	78fb      	ldrb	r3, [r7, #3]
 800434c:	4413      	add	r3, r2
 800434e:	b2da      	uxtb	r2, r3
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	751a      	strb	r2, [r3, #20]
            psHandle->u16CurrentFramePayloadLen = u8;
 8004354:	78fb      	ldrb	r3, [r7, #3]
 8004356:	b29a      	uxth	r2, r3
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	825a      	strh	r2, [r3, #18]

            psHandle->eStep = UARTPROTOCOLDEC_ESTEP_WaitingPayloadLengthB1;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2203      	movs	r2, #3
 8004360:	701a      	strb	r2, [r3, #0]
            break;
 8004362:	e085      	b.n	8004470 <AddByte+0x220>
        }
        case UARTPROTOCOLDEC_ESTEP_WaitingPayloadLengthB1:
        {
            psHandle->u8ChecksumCalculation += u8;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	7d1a      	ldrb	r2, [r3, #20]
 8004368:	78fb      	ldrb	r3, [r7, #3]
 800436a:	4413      	add	r3, r2
 800436c:	b2da      	uxtb	r2, r3
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	751a      	strb	r2, [r3, #20]
            // Little endian ...
            psHandle->u16CurrentFramePayloadLen |= (uint16_t)((uint16_t)u8 << 8);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	8a5a      	ldrh	r2, [r3, #18]
 8004376:	78fb      	ldrb	r3, [r7, #3]
 8004378:	b29b      	uxth	r3, r3
 800437a:	021b      	lsls	r3, r3, #8
 800437c:	b29b      	uxth	r3, r3
 800437e:	4313      	orrs	r3, r2
 8004380:	b29a      	uxth	r2, r3
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	825a      	strh	r2, [r3, #18]

            if (psHandle->u16CurrentFramePayloadLen > UARTPROTOCOLCOMMON_MAXPAYLOAD)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	8a5b      	ldrh	r3, [r3, #18]
 800438a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800438e:	d904      	bls.n	800439a <AddByte+0x14a>
            {
                DropFrame(psHandle, "Payload is too big for the protocol");
 8004390:	493a      	ldr	r1, [pc, #232]	; (800447c <AddByte+0x22c>)
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f000 f896 	bl	80044c4 <DropFrame>
                break;
 8004398:	e06a      	b.n	8004470 <AddByte+0x220>
            }
            
            if (psHandle->u16CurrentFramePayloadLen > psHandle->psConfig->u16PayloadBufferLen)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	8a5a      	ldrh	r2, [r3, #18]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	699b      	ldr	r3, [r3, #24]
 80043a2:	889b      	ldrh	r3, [r3, #4]
 80043a4:	429a      	cmp	r2, r3
 80043a6:	d904      	bls.n	80043b2 <AddByte+0x162>
            {
                DropFrame(psHandle, "Payload is too big for the buffer");
 80043a8:	4935      	ldr	r1, [pc, #212]	; (8004480 <AddByte+0x230>)
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	f000 f88a 	bl	80044c4 <DropFrame>
                break;
 80043b0:	e05e      	b.n	8004470 <AddByte+0x220>
            }

            // 0 byte payload are supported
            if (psHandle->u16CurrentFramePayloadLen == 0)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	8a5b      	ldrh	r3, [r3, #18]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d103      	bne.n	80043c2 <AddByte+0x172>
            	psHandle->eStep = UARTPROTOCOLDEC_ESTEP_WaitingChecksum;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2205      	movs	r2, #5
 80043be:	701a      	strb	r2, [r3, #0]
            else
            	psHandle->eStep = UARTPROTOCOLDEC_ESTEP_GettingPayload;
            break;
 80043c0:	e056      	b.n	8004470 <AddByte+0x220>
            	psHandle->eStep = UARTPROTOCOLDEC_ESTEP_GettingPayload;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2204      	movs	r2, #4
 80043c6:	701a      	strb	r2, [r3, #0]
            break;
 80043c8:	e052      	b.n	8004470 <AddByte+0x220>
        }
        case UARTPROTOCOLDEC_ESTEP_GettingPayload:
        {
            psHandle->psConfig->u8PayloadBuffers[psHandle->u16PayloadCount] = u8;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	699b      	ldr	r3, [r3, #24]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	687a      	ldr	r2, [r7, #4]
 80043d2:	8852      	ldrh	r2, [r2, #2]
 80043d4:	4413      	add	r3, r2
 80043d6:	78fa      	ldrb	r2, [r7, #3]
 80043d8:	701a      	strb	r2, [r3, #0]
            psHandle->u8ChecksumCalculation += u8;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	7d1a      	ldrb	r2, [r3, #20]
 80043de:	78fb      	ldrb	r3, [r7, #3]
 80043e0:	4413      	add	r3, r2
 80043e2:	b2da      	uxtb	r2, r3
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	751a      	strb	r2, [r3, #20]
            psHandle->u16PayloadCount++;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	885b      	ldrh	r3, [r3, #2]
 80043ec:	3301      	adds	r3, #1
 80043ee:	b29a      	uxth	r2, r3
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	805a      	strh	r2, [r3, #2]

            // Complete payload detected ...
            if (psHandle->u16PayloadCount >= (uint32_t)psHandle->u16CurrentFramePayloadLen)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	885a      	ldrh	r2, [r3, #2]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	8a5b      	ldrh	r3, [r3, #18]
 80043fc:	429a      	cmp	r2, r3
 80043fe:	d336      	bcc.n	800446e <AddByte+0x21e>
                psHandle->eStep = UARTPROTOCOLDEC_ESTEP_WaitingChecksum;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2205      	movs	r2, #5
 8004404:	701a      	strb	r2, [r3, #0]
            break;
 8004406:	e032      	b.n	800446e <AddByte+0x21e>
        }
        case UARTPROTOCOLDEC_ESTEP_WaitingChecksum:
        {
            // Bitwise operation on calculated checksum ...
            // Checksum arrived ...
            const uint8_t u8CurrChecksum = ~psHandle->u8ChecksumCalculation;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	7d1b      	ldrb	r3, [r3, #20]
 800440c:	43db      	mvns	r3, r3
 800440e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
            if (u8CurrChecksum != u8)
 8004412:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8004416:	78fb      	ldrb	r3, [r7, #3]
 8004418:	429a      	cmp	r2, r3
 800441a:	d011      	beq.n	8004440 <AddByte+0x1f0>
            {
                char tmp[64+1];
                snprintf(tmp, sizeof(tmp), "Invalid checksum, expected: %2X, got: %2X", u8CurrChecksum, u8);
 800441c:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8004420:	78fb      	ldrb	r3, [r7, #3]
 8004422:	f107 000c 	add.w	r0, r7, #12
 8004426:	9300      	str	r3, [sp, #0]
 8004428:	4613      	mov	r3, r2
 800442a:	4a16      	ldr	r2, [pc, #88]	; (8004484 <AddByte+0x234>)
 800442c:	2141      	movs	r1, #65	; 0x41
 800442e:	f009 fee5 	bl	800e1fc <sniprintf>
                DropFrame(psHandle, tmp);
 8004432:	f107 030c 	add.w	r3, r7, #12
 8004436:	4619      	mov	r1, r3
 8004438:	6878      	ldr	r0, [r7, #4]
 800443a:	f000 f843 	bl	80044c4 <DropFrame>
                break;
 800443e:	e017      	b.n	8004470 <AddByte+0x220>
            }
            
            psHandle->eStep = UARTPROTOCOLDEC_ESTEP_WaitingStopByte;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2206      	movs	r2, #6
 8004444:	701a      	strb	r2, [r3, #0]
            break;
 8004446:	e013      	b.n	8004470 <AddByte+0x220>
        }
        case UARTPROTOCOLDEC_ESTEP_WaitingStopByte:
        {
            // If we reach this point, the checksum passed
            if (u8 != UARTPROTOCOLCOMMON_STOP_BYTE)
 8004448:	78fb      	ldrb	r3, [r7, #3]
 800444a:	2b99      	cmp	r3, #153	; 0x99
 800444c:	d004      	beq.n	8004458 <AddByte+0x208>
            {
                DropFrame(psHandle, "Not a stop byte");
 800444e:	490e      	ldr	r1, [pc, #56]	; (8004488 <AddByte+0x238>)
 8004450:	6878      	ldr	r0, [r7, #4]
 8004452:	f000 f837 	bl	80044c4 <DropFrame>
                break;
 8004456:	e00b      	b.n	8004470 <AddByte+0x220>
            }

            // If we reach this point it's good.
            AcceptFrame(psHandle);
 8004458:	6878      	ldr	r0, [r7, #4]
 800445a:	f000 f817 	bl	800448c <AcceptFrame>
            UARTPROTOCOLDEC_Reset(psHandle);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f7ff febc 	bl	80041dc <UARTPROTOCOLDEC_Reset>
            break;
 8004464:	e004      	b.n	8004470 <AddByte+0x220>
        }
        default:
        	break;
 8004466:	bf00      	nop
 8004468:	e002      	b.n	8004470 <AddByte+0x220>
            break;
 800446a:	bf00      	nop
 800446c:	e000      	b.n	8004470 <AddByte+0x220>
            break;
 800446e:	bf00      	nop
    }
}
 8004470:	bf00      	nop
 8004472:	3758      	adds	r7, #88	; 0x58
 8004474:	46bd      	mov	sp, r7
 8004476:	bdb0      	pop	{r4, r5, r7, pc}
 8004478:	0801192c 	.word	0x0801192c
 800447c:	08011934 	.word	0x08011934
 8004480:	08011958 	.word	0x08011958
 8004484:	0801197c 	.word	0x0801197c
 8004488:	080119a8 	.word	0x080119a8

0800448c <AcceptFrame>:

static void AcceptFrame(UARTPROTOCOLDEC_SHandle* psHandle)
{
 800448c:	b590      	push	{r4, r7, lr}
 800448e:	b083      	sub	sp, #12
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
    if (psHandle->psConfig->fnAcceptFrameCb != NULL)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	699b      	ldr	r3, [r3, #24]
 8004498:	68db      	ldr	r3, [r3, #12]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d00b      	beq.n	80044b6 <AcceptFrame+0x2a>
        psHandle->psConfig->fnAcceptFrameCb(psHandle, psHandle->u8CurrentFrameID, psHandle->psConfig->u8PayloadBuffers, psHandle->u16PayloadCount);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	699b      	ldr	r3, [r3, #24]
 80044a2:	68dc      	ldr	r4, [r3, #12]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	7c19      	ldrb	r1, [r3, #16]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	699b      	ldr	r3, [r3, #24]
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	885b      	ldrh	r3, [r3, #2]
 80044b2:	6878      	ldr	r0, [r7, #4]
 80044b4:	47a0      	blx	r4
    UARTPROTOCOLDEC_Reset(psHandle);
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	f7ff fe90 	bl	80041dc <UARTPROTOCOLDEC_Reset>
}
 80044bc:	bf00      	nop
 80044be:	370c      	adds	r7, #12
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bd90      	pop	{r4, r7, pc}

080044c4 <DropFrame>:

static void DropFrame(UARTPROTOCOLDEC_SHandle* psHandle, const char* szReason)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b082      	sub	sp, #8
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
 80044cc:	6039      	str	r1, [r7, #0]
    if (psHandle->psConfig->fnDropFrameCb != NULL)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	699b      	ldr	r3, [r3, #24]
 80044d2:	691b      	ldr	r3, [r3, #16]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d005      	beq.n	80044e4 <DropFrame+0x20>
        psHandle->psConfig->fnDropFrameCb(psHandle, szReason);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	699b      	ldr	r3, [r3, #24]
 80044dc:	691b      	ldr	r3, [r3, #16]
 80044de:	6839      	ldr	r1, [r7, #0]
 80044e0:	6878      	ldr	r0, [r7, #4]
 80044e2:	4798      	blx	r3
    UARTPROTOCOLDEC_Reset(psHandle);
 80044e4:	6878      	ldr	r0, [r7, #4]
 80044e6:	f7ff fe79 	bl	80041dc <UARTPROTOCOLDEC_Reset>
}
 80044ea:	bf00      	nop
 80044ec:	3708      	adds	r7, #8
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bd80      	pop	{r7, pc}
	...

080044f4 <UARTPROTOCOLENC_Init>:
#include <assert.h>
#include "uart_protocol_enc.h"

void UARTPROTOCOLENC_Init(UARTPROTOCOLENC_SHandle* psHandle, const UARTPROTOCOLENC_SConfig* psConfig)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b082      	sub	sp, #8
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
 80044fc:	6039      	str	r1, [r7, #0]
    assert(psHandle != NULL && psConfig != NULL);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d002      	beq.n	800450a <UARTPROTOCOLENC_Init+0x16>
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d105      	bne.n	8004516 <UARTPROTOCOLENC_Init+0x22>
 800450a:	4b0b      	ldr	r3, [pc, #44]	; (8004538 <UARTPROTOCOLENC_Init+0x44>)
 800450c:	4a0b      	ldr	r2, [pc, #44]	; (800453c <UARTPROTOCOLENC_Init+0x48>)
 800450e:	2106      	movs	r1, #6
 8004510:	480b      	ldr	r0, [pc, #44]	; (8004540 <UARTPROTOCOLENC_Init+0x4c>)
 8004512:	f009 f833 	bl	800d57c <__assert_func>
    assert(psConfig->fnWriteCb != NULL);
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d105      	bne.n	800452a <UARTPROTOCOLENC_Init+0x36>
 800451e:	4b09      	ldr	r3, [pc, #36]	; (8004544 <UARTPROTOCOLENC_Init+0x50>)
 8004520:	4a06      	ldr	r2, [pc, #24]	; (800453c <UARTPROTOCOLENC_Init+0x48>)
 8004522:	2107      	movs	r1, #7
 8004524:	4806      	ldr	r0, [pc, #24]	; (8004540 <UARTPROTOCOLENC_Init+0x4c>)
 8004526:	f009 f829 	bl	800d57c <__assert_func>

    psHandle->psConfig = psConfig;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	683a      	ldr	r2, [r7, #0]
 800452e:	601a      	str	r2, [r3, #0]
}
 8004530:	bf00      	nop
 8004532:	3708      	adds	r7, #8
 8004534:	46bd      	mov	sp, r7
 8004536:	bd80      	pop	{r7, pc}
 8004538:	080119b8 	.word	0x080119b8
 800453c:	08012260 	.word	0x08012260
 8004540:	080119e0 	.word	0x080119e0
 8004544:	08011a10 	.word	0x08011a10

08004548 <UARTPROTOCOLENC_Send>:

bool UARTPROTOCOLENC_Send(UARTPROTOCOLENC_SHandle* psHandle, uint8_t u8ID, const uint8_t u8Payloads[], uint16_t u16PayloadLen)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b088      	sub	sp, #32
 800454c:	af00      	add	r7, sp, #0
 800454e:	60f8      	str	r0, [r7, #12]
 8004550:	607a      	str	r2, [r7, #4]
 8004552:	461a      	mov	r2, r3
 8004554:	460b      	mov	r3, r1
 8004556:	72fb      	strb	r3, [r7, #11]
 8004558:	4613      	mov	r3, r2
 800455a:	813b      	strh	r3, [r7, #8]
    if (u16PayloadLen > UARTPROTOCOLCOMMON_MAXPAYLOAD)
 800455c:	893b      	ldrh	r3, [r7, #8]
 800455e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004562:	d901      	bls.n	8004568 <UARTPROTOCOLENC_Send+0x20>
        return false;
 8004564:	2300      	movs	r3, #0
 8004566:	e070      	b.n	800464a <UARTPROTOCOLENC_Send+0x102>

    uint8_t u8Checksum = 0;
 8004568:	2300      	movs	r3, #0
 800456a:	76fb      	strb	r3, [r7, #27]
    const uint8_t u8STARTBYTE = UARTPROTOCOLCOMMON_START_BYTE;
 800456c:	23cc      	movs	r3, #204	; 0xcc
 800456e:	76bb      	strb	r3, [r7, #26]
    psHandle->psConfig->fnWriteCb(psHandle, &u8STARTBYTE, 1);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f107 011a 	add.w	r1, r7, #26
 800457a:	2201      	movs	r2, #1
 800457c:	68f8      	ldr	r0, [r7, #12]
 800457e:	4798      	blx	r3
    psHandle->psConfig->fnWriteCb(psHandle, &u8ID, 1);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f107 010b 	add.w	r1, r7, #11
 800458a:	2201      	movs	r2, #1
 800458c:	68f8      	ldr	r0, [r7, #12]
 800458e:	4798      	blx	r3
    u8Checksum += u8ID;
 8004590:	7efa      	ldrb	r2, [r7, #27]
 8004592:	7afb      	ldrb	r3, [r7, #11]
 8004594:	4413      	add	r3, r2
 8004596:	b2db      	uxtb	r3, r3
 8004598:	76fb      	strb	r3, [r7, #27]
    // Payload in LITTLE ENDIAN format
    const uint8_t u8LenB0 = (uint8_t)(u16PayloadLen & 0xFF);
 800459a:	893b      	ldrh	r3, [r7, #8]
 800459c:	b2db      	uxtb	r3, r3
 800459e:	767b      	strb	r3, [r7, #25]
    psHandle->psConfig->fnWriteCb(psHandle, &u8LenB0, 1);
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f107 0119 	add.w	r1, r7, #25
 80045aa:	2201      	movs	r2, #1
 80045ac:	68f8      	ldr	r0, [r7, #12]
 80045ae:	4798      	blx	r3
    const uint8_t u8LenB1 = (uint8_t)((u16PayloadLen >> 8) & 0xFF);
 80045b0:	893b      	ldrh	r3, [r7, #8]
 80045b2:	0a1b      	lsrs	r3, r3, #8
 80045b4:	b29b      	uxth	r3, r3
 80045b6:	b2db      	uxtb	r3, r3
 80045b8:	763b      	strb	r3, [r7, #24]
    psHandle->psConfig->fnWriteCb(psHandle, &u8LenB1, 1);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f107 0118 	add.w	r1, r7, #24
 80045c4:	2201      	movs	r2, #1
 80045c6:	68f8      	ldr	r0, [r7, #12]
 80045c8:	4798      	blx	r3
    // Calculate checksum on the fly ...
    if (u8Payloads != NULL && u16PayloadLen > 0)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d025      	beq.n	800461c <UARTPROTOCOLENC_Send+0xd4>
 80045d0:	893b      	ldrh	r3, [r7, #8]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d022      	beq.n	800461c <UARTPROTOCOLENC_Send+0xd4>
    {
        u8Checksum += u8LenB0;
 80045d6:	7efa      	ldrb	r2, [r7, #27]
 80045d8:	7e7b      	ldrb	r3, [r7, #25]
 80045da:	4413      	add	r3, r2
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	76fb      	strb	r3, [r7, #27]
        u8Checksum += u8LenB1;
 80045e0:	7efa      	ldrb	r2, [r7, #27]
 80045e2:	7e3b      	ldrb	r3, [r7, #24]
 80045e4:	4413      	add	r3, r2
 80045e6:	b2db      	uxtb	r3, r3
 80045e8:	76fb      	strb	r3, [r7, #27]
        for(int i = 0; i < u16PayloadLen; i++)
 80045ea:	2300      	movs	r3, #0
 80045ec:	61fb      	str	r3, [r7, #28]
 80045ee:	e00a      	b.n	8004606 <UARTPROTOCOLENC_Send+0xbe>
            u8Checksum += u8Payloads[i];
 80045f0:	69fb      	ldr	r3, [r7, #28]
 80045f2:	687a      	ldr	r2, [r7, #4]
 80045f4:	4413      	add	r3, r2
 80045f6:	781a      	ldrb	r2, [r3, #0]
 80045f8:	7efb      	ldrb	r3, [r7, #27]
 80045fa:	4413      	add	r3, r2
 80045fc:	b2db      	uxtb	r3, r3
 80045fe:	76fb      	strb	r3, [r7, #27]
        for(int i = 0; i < u16PayloadLen; i++)
 8004600:	69fb      	ldr	r3, [r7, #28]
 8004602:	3301      	adds	r3, #1
 8004604:	61fb      	str	r3, [r7, #28]
 8004606:	893b      	ldrh	r3, [r7, #8]
 8004608:	69fa      	ldr	r2, [r7, #28]
 800460a:	429a      	cmp	r2, r3
 800460c:	dbf0      	blt.n	80045f0 <UARTPROTOCOLENC_Send+0xa8>
        psHandle->psConfig->fnWriteCb(psHandle, u8Payloads, u16PayloadLen);
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	893a      	ldrh	r2, [r7, #8]
 8004616:	6879      	ldr	r1, [r7, #4]
 8004618:	68f8      	ldr	r0, [r7, #12]
 800461a:	4798      	blx	r3
    }
    u8Checksum = ~u8Checksum;
 800461c:	7efb      	ldrb	r3, [r7, #27]
 800461e:	43db      	mvns	r3, r3
 8004620:	b2db      	uxtb	r3, r3
 8004622:	76fb      	strb	r3, [r7, #27]

    psHandle->psConfig->fnWriteCb(psHandle, &u8Checksum, 1);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f107 011b 	add.w	r1, r7, #27
 800462e:	2201      	movs	r2, #1
 8004630:	68f8      	ldr	r0, [r7, #12]
 8004632:	4798      	blx	r3
    const uint8_t u8STOPBYTE = UARTPROTOCOLCOMMON_STOP_BYTE;
 8004634:	2399      	movs	r3, #153	; 0x99
 8004636:	75fb      	strb	r3, [r7, #23]
    psHandle->psConfig->fnWriteCb(psHandle, &u8STOPBYTE, 1);
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f107 0117 	add.w	r1, r7, #23
 8004642:	2201      	movs	r2, #1
 8004644:	68f8      	ldr	r0, [r7, #12]
 8004646:	4798      	blx	r3
    return true;
 8004648:	2301      	movs	r3, #1
}
 800464a:	4618      	mov	r0, r3
 800464c:	3720      	adds	r7, #32
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}

08004652 <UFEC23ENDEC_A2AReqPingAliveEncode>:
{
    
}

int32_t UFEC23ENDEC_A2AReqPingAliveEncode(uint8_t u8Dst[], uint32_t u32DstLen, const UFEC23ENDEC_A2AReqPingAlive* pSrc)
{
 8004652:	b480      	push	{r7}
 8004654:	b085      	sub	sp, #20
 8004656:	af00      	add	r7, sp, #0
 8004658:	60f8      	str	r0, [r7, #12]
 800465a:	60b9      	str	r1, [r7, #8]
 800465c:	607a      	str	r2, [r7, #4]
    if (u32DstLen < UFEC23ENDEC_A2AREQPINGALIVE_COUNT)
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	2b03      	cmp	r3, #3
 8004662:	d801      	bhi.n	8004668 <UFEC23ENDEC_A2AReqPingAliveEncode+0x16>
        return 0;
 8004664:	2300      	movs	r3, #0
 8004666:	e005      	b.n	8004674 <UFEC23ENDEC_A2AReqPingAliveEncode+0x22>
    memcpy(u8Dst, &pSrc->u32Ping, sizeof(uint32_t));
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	461a      	mov	r2, r3
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	601a      	str	r2, [r3, #0]
    return sizeof(uint32_t);
 8004672:	2304      	movs	r3, #4
}
 8004674:	4618      	mov	r0, r3
 8004676:	3714      	adds	r7, #20
 8004678:	46bd      	mov	sp, r7
 800467a:	bc80      	pop	{r7}
 800467c:	4770      	bx	lr

0800467e <UFEC23ENDEC_A2AReqPingAliveDecode>:

bool UFEC23ENDEC_A2AReqPingAliveDecode(UFEC23ENDEC_A2AReqPingAlive* pDst, const uint8_t u8Datas[], uint32_t u32DataLen)
{
 800467e:	b480      	push	{r7}
 8004680:	b085      	sub	sp, #20
 8004682:	af00      	add	r7, sp, #0
 8004684:	60f8      	str	r0, [r7, #12]
 8004686:	60b9      	str	r1, [r7, #8]
 8004688:	607a      	str	r2, [r7, #4]
    if (u32DataLen < UFEC23ENDEC_A2AREQPINGALIVE_COUNT)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2b03      	cmp	r3, #3
 800468e:	d801      	bhi.n	8004694 <UFEC23ENDEC_A2AReqPingAliveDecode+0x16>
        return false;
 8004690:	2300      	movs	r3, #0
 8004692:	e004      	b.n	800469e <UFEC23ENDEC_A2AReqPingAliveDecode+0x20>
    memcpy(&pDst->u32Ping, u8Datas, sizeof(uint32_t));
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	68ba      	ldr	r2, [r7, #8]
 8004698:	6812      	ldr	r2, [r2, #0]
 800469a:	601a      	str	r2, [r3, #0]
    return true;
 800469c:	2301      	movs	r3, #1
}
 800469e:	4618      	mov	r0, r3
 80046a0:	3714      	adds	r7, #20
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bc80      	pop	{r7}
 80046a6:	4770      	bx	lr

080046a8 <UFEC23ENDEC_C2SGetParameterDecode>:
    u8Dst[n++] = (uint8_t)pSrc->eIterateOp;
    return n;
}

bool UFEC23ENDEC_C2SGetParameterDecode(UFEC23ENDEC_C2SGetParameter* pDst, const uint8_t u8Datas[], uint32_t u32DataLen)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b085      	sub	sp, #20
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	60f8      	str	r0, [r7, #12]
 80046b0:	60b9      	str	r1, [r7, #8]
 80046b2:	607a      	str	r2, [r7, #4]
    if (u32DataLen < UFEC23ENDEC_C2SGETPARAMETER_COUNT)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d101      	bne.n	80046be <UFEC23ENDEC_C2SGetParameterDecode+0x16>
        return false;
 80046ba:	2300      	movs	r3, #0
 80046bc:	e00a      	b.n	80046d4 <UFEC23ENDEC_C2SGetParameterDecode+0x2c>
    pDst->eIterateOp = (UFEC23ENDEC_EITERATEOP)u8Datas[0];
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	781a      	ldrb	r2, [r3, #0]
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	701a      	strb	r2, [r3, #0]
    if (pDst->eIterateOp >= UFEC23ENDEC_EITERATEOP_Count)
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	781b      	ldrb	r3, [r3, #0]
 80046ca:	2b01      	cmp	r3, #1
 80046cc:	d901      	bls.n	80046d2 <UFEC23ENDEC_C2SGetParameterDecode+0x2a>
        return false;
 80046ce:	2300      	movs	r3, #0
 80046d0:	e000      	b.n	80046d4 <UFEC23ENDEC_C2SGetParameterDecode+0x2c>
    return true;
 80046d2:	2301      	movs	r3, #1
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	3714      	adds	r7, #20
 80046d8:	46bd      	mov	sp, r7
 80046da:	bc80      	pop	{r7}
 80046dc:	4770      	bx	lr

080046de <UFEC23ENDEC_S2CGetParameterRespEncode>:
    pDst->bIsFanModeAuto = (u8Datas[3] & 0x02) ? 0x01 : 0x00;
    return true;
}

int32_t UFEC23ENDEC_S2CGetParameterRespEncode(uint8_t u8Dst[], uint32_t u32DstLen, const UFEC23ENDEC_S2CReqParameterGetResp* pSrc)
{
 80046de:	b580      	push	{r7, lr}
 80046e0:	b088      	sub	sp, #32
 80046e2:	af00      	add	r7, sp, #0
 80046e4:	60f8      	str	r0, [r7, #12]
 80046e6:	60b9      	str	r1, [r7, #8]
 80046e8:	607a      	str	r2, [r7, #4]
    if (u32DstLen < UFEC23ENDEC_S2CREQPARAMETERGETRESP_MAX_COUNT)
 80046ea:	68bb      	ldr	r3, [r7, #8]
 80046ec:	2b4a      	cmp	r3, #74	; 0x4a
 80046ee:	d801      	bhi.n	80046f4 <UFEC23ENDEC_S2CGetParameterRespEncode+0x16>
        return 0;
 80046f0:	2300      	movs	r3, #0
 80046f2:	e07f      	b.n	80047f4 <UFEC23ENDEC_S2CGetParameterRespEncode+0x116>
 
    const UFEC23ENDEC_SEntry* psEntry = &pSrc->sEntry;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	61fb      	str	r3, [r7, #28]
	int32_t n = 0;
 80046f8:	2300      	movs	r3, #0
 80046fa:	61bb      	str	r3, [r7, #24]
	u8Dst[n++] = (uint8_t)((pSrc->bHasRecord ? (uint8_t)UFEC23ENDEC_S2CREQPARAMETERGETRESPFLAGS_HASRECORD : 0x00) |
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8004702:	2b00      	cmp	r3, #0
 8004704:	d001      	beq.n	800470a <UFEC23ENDEC_S2CGetParameterRespEncode+0x2c>
 8004706:	2201      	movs	r2, #1
 8004708:	e000      	b.n	800470c <UFEC23ENDEC_S2CGetParameterRespEncode+0x2e>
 800470a:	2200      	movs	r2, #0
                           (pSrc->bIsEOF ? (uint8_t)UFEC23ENDEC_S2CREQPARAMETERGETRESPFLAGS_EOF : 0x00)) |
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
	u8Dst[n++] = (uint8_t)((pSrc->bHasRecord ? (uint8_t)UFEC23ENDEC_S2CREQPARAMETERGETRESPFLAGS_HASRECORD : 0x00) |
 8004712:	2b00      	cmp	r3, #0
 8004714:	d001      	beq.n	800471a <UFEC23ENDEC_S2CGetParameterRespEncode+0x3c>
 8004716:	2302      	movs	r3, #2
 8004718:	e000      	b.n	800471c <UFEC23ENDEC_S2CGetParameterRespEncode+0x3e>
 800471a:	2300      	movs	r3, #0
 800471c:	4313      	orrs	r3, r2
 800471e:	b25b      	sxtb	r3, r3
                           (pSrc->bIsFirstRecord ? (uint8_t)UFEC23ENDEC_S2CREQPARAMETERGETRESPFLAGS_ISFIRSTRECORD : 0x00);
 8004720:	687a      	ldr	r2, [r7, #4]
 8004722:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
                           (pSrc->bIsEOF ? (uint8_t)UFEC23ENDEC_S2CREQPARAMETERGETRESPFLAGS_EOF : 0x00)) |
 8004726:	2a00      	cmp	r2, #0
 8004728:	d001      	beq.n	800472e <UFEC23ENDEC_S2CGetParameterRespEncode+0x50>
 800472a:	2204      	movs	r2, #4
 800472c:	e000      	b.n	8004730 <UFEC23ENDEC_S2CGetParameterRespEncode+0x52>
 800472e:	2200      	movs	r2, #0
 8004730:	4313      	orrs	r3, r2
 8004732:	b259      	sxtb	r1, r3
	u8Dst[n++] = (uint8_t)((pSrc->bHasRecord ? (uint8_t)UFEC23ENDEC_S2CREQPARAMETERGETRESPFLAGS_HASRECORD : 0x00) |
 8004734:	69bb      	ldr	r3, [r7, #24]
 8004736:	1c5a      	adds	r2, r3, #1
 8004738:	61ba      	str	r2, [r7, #24]
 800473a:	461a      	mov	r2, r3
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	4413      	add	r3, r2
                           (pSrc->bIsEOF ? (uint8_t)UFEC23ENDEC_S2CREQPARAMETERGETRESPFLAGS_EOF : 0x00)) |
 8004740:	b2ca      	uxtb	r2, r1
	u8Dst[n++] = (uint8_t)((pSrc->bHasRecord ? (uint8_t)UFEC23ENDEC_S2CREQPARAMETERGETRESPFLAGS_HASRECORD : 0x00) |
 8004742:	701a      	strb	r2, [r3, #0]
	u8Dst[n++] = (uint8_t)psEntry->eParamType;
 8004744:	69bb      	ldr	r3, [r7, #24]
 8004746:	1c5a      	adds	r2, r3, #1
 8004748:	61ba      	str	r2, [r7, #24]
 800474a:	461a      	mov	r2, r3
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	4413      	add	r3, r2
 8004750:	69fa      	ldr	r2, [r7, #28]
 8004752:	7fd2      	ldrb	r2, [r2, #31]
 8004754:	701a      	strb	r2, [r3, #0]
	const uint8_t u8KeyLen = (uint8_t)strnlen(psEntry->szKey, UFEC23ENDEC_PARAMETERITEM_KEY_LEN+1);
 8004756:	69fb      	ldr	r3, [r7, #28]
 8004758:	211f      	movs	r1, #31
 800475a:	4618      	mov	r0, r3
 800475c:	f009 fd8a 	bl	800e274 <strnlen>
 8004760:	4603      	mov	r3, r0
 8004762:	75fb      	strb	r3, [r7, #23]
	if (u8KeyLen > UFEC23ENDEC_PARAMETERITEM_KEY_LEN)
 8004764:	7dfb      	ldrb	r3, [r7, #23]
 8004766:	2b1e      	cmp	r3, #30
 8004768:	d901      	bls.n	800476e <UFEC23ENDEC_S2CGetParameterRespEncode+0x90>
		return 0;
 800476a:	2300      	movs	r3, #0
 800476c:	e042      	b.n	80047f4 <UFEC23ENDEC_S2CGetParameterRespEncode+0x116>
	u8Dst[n++] = (uint8_t)u8KeyLen;
 800476e:	69bb      	ldr	r3, [r7, #24]
 8004770:	1c5a      	adds	r2, r3, #1
 8004772:	61ba      	str	r2, [r7, #24]
 8004774:	461a      	mov	r2, r3
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	4413      	add	r3, r2
 800477a:	7dfa      	ldrb	r2, [r7, #23]
 800477c:	701a      	strb	r2, [r3, #0]
    memcpy(u8Dst + n, psEntry->szKey, (size_t)u8KeyLen);
 800477e:	69bb      	ldr	r3, [r7, #24]
 8004780:	68fa      	ldr	r2, [r7, #12]
 8004782:	4413      	add	r3, r2
 8004784:	69f9      	ldr	r1, [r7, #28]
 8004786:	7dfa      	ldrb	r2, [r7, #23]
 8004788:	4618      	mov	r0, r3
 800478a:	f008 ff51 	bl	800d630 <memcpy>
    n += u8KeyLen;
 800478e:	7dfb      	ldrb	r3, [r7, #23]
 8004790:	69ba      	ldr	r2, [r7, #24]
 8004792:	4413      	add	r3, r2
 8004794:	61bb      	str	r3, [r7, #24]
    if (psEntry->eParamType == UFEC23ENDEC_EPARAMTYPE_Int32)
 8004796:	69fb      	ldr	r3, [r7, #28]
 8004798:	7fdb      	ldrb	r3, [r3, #31]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d129      	bne.n	80047f2 <UFEC23ENDEC_S2CGetParameterRespEncode+0x114>
    {
        memcpy(&u8Dst[n], &psEntry->uType.sInt32.s32Default, sizeof(int32_t));
 800479e:	69bb      	ldr	r3, [r7, #24]
 80047a0:	68fa      	ldr	r2, [r7, #12]
 80047a2:	4413      	add	r3, r2
 80047a4:	69fa      	ldr	r2, [r7, #28]
 80047a6:	3220      	adds	r2, #32
 80047a8:	6812      	ldr	r2, [r2, #0]
 80047aa:	601a      	str	r2, [r3, #0]
        n += sizeof(int32_t);
 80047ac:	69bb      	ldr	r3, [r7, #24]
 80047ae:	3304      	adds	r3, #4
 80047b0:	61bb      	str	r3, [r7, #24]
        memcpy(&u8Dst[n], &psEntry->uType.sInt32.s32Min, sizeof(int32_t));
 80047b2:	69bb      	ldr	r3, [r7, #24]
 80047b4:	68fa      	ldr	r2, [r7, #12]
 80047b6:	4413      	add	r3, r2
 80047b8:	69fa      	ldr	r2, [r7, #28]
 80047ba:	3224      	adds	r2, #36	; 0x24
 80047bc:	6812      	ldr	r2, [r2, #0]
 80047be:	601a      	str	r2, [r3, #0]
        n += sizeof(int32_t);
 80047c0:	69bb      	ldr	r3, [r7, #24]
 80047c2:	3304      	adds	r3, #4
 80047c4:	61bb      	str	r3, [r7, #24]
        memcpy(&u8Dst[n], &psEntry->uType.sInt32.s32Max, sizeof(int32_t));
 80047c6:	69bb      	ldr	r3, [r7, #24]
 80047c8:	68fa      	ldr	r2, [r7, #12]
 80047ca:	4413      	add	r3, r2
 80047cc:	69fa      	ldr	r2, [r7, #28]
 80047ce:	3228      	adds	r2, #40	; 0x28
 80047d0:	6812      	ldr	r2, [r2, #0]
 80047d2:	601a      	str	r2, [r3, #0]
        n += sizeof(int32_t);
 80047d4:	69bb      	ldr	r3, [r7, #24]
 80047d6:	3304      	adds	r3, #4
 80047d8:	61bb      	str	r3, [r7, #24]
        memcpy(&u8Dst[n], &pSrc->uValue.s32Value, sizeof(int32_t));
 80047da:	69bb      	ldr	r3, [r7, #24]
 80047dc:	68fa      	ldr	r2, [r7, #12]
 80047de:	4413      	add	r3, r2
 80047e0:	687a      	ldr	r2, [r7, #4]
 80047e2:	322c      	adds	r2, #44	; 0x2c
 80047e4:	6812      	ldr	r2, [r2, #0]
 80047e6:	601a      	str	r2, [r3, #0]
        n += sizeof(int32_t);
 80047e8:	69bb      	ldr	r3, [r7, #24]
 80047ea:	3304      	adds	r3, #4
 80047ec:	61bb      	str	r3, [r7, #24]
    else
    {
        // Not supported
        return 0;
    }
	return n;
 80047ee:	69bb      	ldr	r3, [r7, #24]
 80047f0:	e000      	b.n	80047f4 <UFEC23ENDEC_S2CGetParameterRespEncode+0x116>
        return 0;
 80047f2:	2300      	movs	r3, #0
}
 80047f4:	4618      	mov	r0, r3
 80047f6:	3720      	adds	r7, #32
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bd80      	pop	{r7, pc}

080047fc <UFEC23ENDEC_C2SSetParameterDecode>:
    n += sizeof(UFEC23ENDEC_uValue);
    return n;
}

bool UFEC23ENDEC_C2SSetParameterDecode(UFEC23PROTOCOL_C2SSetParameter* pDst, const uint8_t u8Datas[], uint32_t u32DataLen)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b086      	sub	sp, #24
 8004800:	af00      	add	r7, sp, #0
 8004802:	60f8      	str	r0, [r7, #12]
 8004804:	60b9      	str	r1, [r7, #8]
 8004806:	607a      	str	r2, [r7, #4]
    if (u32DataLen < 1)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d101      	bne.n	8004812 <UFEC23ENDEC_C2SSetParameterDecode+0x16>
        return false;
 800480e:	2300      	movs	r3, #0
 8004810:	e033      	b.n	800487a <UFEC23ENDEC_C2SSetParameterDecode+0x7e>
    int n = 0;
 8004812:	2300      	movs	r3, #0
 8004814:	617b      	str	r3, [r7, #20]
    const uint8_t u8KeyLen = u8Datas[n++];
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	1c5a      	adds	r2, r3, #1
 800481a:	617a      	str	r2, [r7, #20]
 800481c:	461a      	mov	r2, r3
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	4413      	add	r3, r2
 8004822:	781b      	ldrb	r3, [r3, #0]
 8004824:	74fb      	strb	r3, [r7, #19]
    if (u32DataLen < 1 + u8KeyLen)
 8004826:	7cfb      	ldrb	r3, [r7, #19]
 8004828:	3301      	adds	r3, #1
 800482a:	461a      	mov	r2, r3
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	4293      	cmp	r3, r2
 8004830:	d201      	bcs.n	8004836 <UFEC23ENDEC_C2SSetParameterDecode+0x3a>
        return false;
 8004832:	2300      	movs	r3, #0
 8004834:	e021      	b.n	800487a <UFEC23ENDEC_C2SSetParameterDecode+0x7e>
    memcpy(pDst->szKey, &u8Datas[n], u8KeyLen);
 8004836:	68f8      	ldr	r0, [r7, #12]
 8004838:	697b      	ldr	r3, [r7, #20]
 800483a:	68ba      	ldr	r2, [r7, #8]
 800483c:	4413      	add	r3, r2
 800483e:	7cfa      	ldrb	r2, [r7, #19]
 8004840:	4619      	mov	r1, r3
 8004842:	f008 fef5 	bl	800d630 <memcpy>
    pDst->szKey[u8KeyLen] = 0;
 8004846:	7cfb      	ldrb	r3, [r7, #19]
 8004848:	68fa      	ldr	r2, [r7, #12]
 800484a:	2100      	movs	r1, #0
 800484c:	54d1      	strb	r1, [r2, r3]
    n += u8KeyLen;
 800484e:	7cfb      	ldrb	r3, [r7, #19]
 8004850:	697a      	ldr	r2, [r7, #20]
 8004852:	4413      	add	r3, r2
 8004854:	617b      	str	r3, [r7, #20]
    if (u32DataLen < 1 + u8KeyLen + sizeof(UFEC23ENDEC_uValue))
 8004856:	7cfb      	ldrb	r3, [r7, #19]
 8004858:	3305      	adds	r3, #5
 800485a:	687a      	ldr	r2, [r7, #4]
 800485c:	429a      	cmp	r2, r3
 800485e:	d201      	bcs.n	8004864 <UFEC23ENDEC_C2SSetParameterDecode+0x68>
        return false;
 8004860:	2300      	movs	r3, #0
 8004862:	e00a      	b.n	800487a <UFEC23ENDEC_C2SSetParameterDecode+0x7e>
    memcpy(&pDst->uValue, &u8Datas[n], sizeof(UFEC23ENDEC_uValue));
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	3320      	adds	r3, #32
 8004868:	697a      	ldr	r2, [r7, #20]
 800486a:	68b9      	ldr	r1, [r7, #8]
 800486c:	440a      	add	r2, r1
 800486e:	6812      	ldr	r2, [r2, #0]
 8004870:	601a      	str	r2, [r3, #0]
    n += sizeof(UFEC23ENDEC_uValue);
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	3304      	adds	r3, #4
 8004876:	617b      	str	r3, [r7, #20]
    return true;
 8004878:	2301      	movs	r3, #1
}
 800487a:	4618      	mov	r0, r3
 800487c:	3718      	adds	r7, #24
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}

08004882 <UFEC23ENDEC_S2CSetParameterRespEncode>:

int32_t UFEC23ENDEC_S2CSetParameterRespEncode(uint8_t u8Dst[], uint32_t u32DstLen, const UFEC23PROTOCOL_S2CSetParameterResp* pSrc)
{
 8004882:	b480      	push	{r7}
 8004884:	b087      	sub	sp, #28
 8004886:	af00      	add	r7, sp, #0
 8004888:	60f8      	str	r0, [r7, #12]
 800488a:	60b9      	str	r1, [r7, #8]
 800488c:	607a      	str	r2, [r7, #4]
    if (u32DstLen < UFEC23ENDEC_S2CSETPARAMETERRESP_COUNT)
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d101      	bne.n	8004898 <UFEC23ENDEC_S2CSetParameterRespEncode+0x16>
        return 0;
 8004894:	2300      	movs	r3, #0
 8004896:	e00b      	b.n	80048b0 <UFEC23ENDEC_S2CSetParameterRespEncode+0x2e>
    int n = 0;
 8004898:	2300      	movs	r3, #0
 800489a:	617b      	str	r3, [r7, #20]
    u8Dst[n++] = (uint8_t)pSrc->eResult;
 800489c:	697b      	ldr	r3, [r7, #20]
 800489e:	1c5a      	adds	r2, r3, #1
 80048a0:	617a      	str	r2, [r7, #20]
 80048a2:	461a      	mov	r2, r3
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	4413      	add	r3, r2
 80048a8:	687a      	ldr	r2, [r7, #4]
 80048aa:	7812      	ldrb	r2, [r2, #0]
 80048ac:	701a      	strb	r2, [r3, #0]
    return n;
 80048ae:	697b      	ldr	r3, [r7, #20]
}
 80048b0:	4618      	mov	r0, r3
 80048b2:	371c      	adds	r7, #28
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bc80      	pop	{r7}
 80048b8:	4770      	bx	lr
	...

080048bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80048c0:	4b08      	ldr	r3, [pc, #32]	; (80048e4 <HAL_Init+0x28>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a07      	ldr	r2, [pc, #28]	; (80048e4 <HAL_Init+0x28>)
 80048c6:	f043 0310 	orr.w	r3, r3, #16
 80048ca:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80048cc:	2003      	movs	r0, #3
 80048ce:	f000 f8d1 	bl	8004a74 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80048d2:	2000      	movs	r0, #0
 80048d4:	f7ff fac2 	bl	8003e5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80048d8:	f7ff f914 	bl	8003b04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80048dc:	2300      	movs	r3, #0
}
 80048de:	4618      	mov	r0, r3
 80048e0:	bd80      	pop	{r7, pc}
 80048e2:	bf00      	nop
 80048e4:	40022000 	.word	0x40022000

080048e8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80048e8:	b480      	push	{r7}
 80048ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80048ec:	4b05      	ldr	r3, [pc, #20]	; (8004904 <HAL_IncTick+0x1c>)
 80048ee:	781b      	ldrb	r3, [r3, #0]
 80048f0:	461a      	mov	r2, r3
 80048f2:	4b05      	ldr	r3, [pc, #20]	; (8004908 <HAL_IncTick+0x20>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4413      	add	r3, r2
 80048f8:	4a03      	ldr	r2, [pc, #12]	; (8004908 <HAL_IncTick+0x20>)
 80048fa:	6013      	str	r3, [r2, #0]
}
 80048fc:	bf00      	nop
 80048fe:	46bd      	mov	sp, r7
 8004900:	bc80      	pop	{r7}
 8004902:	4770      	bx	lr
 8004904:	2000014c 	.word	0x2000014c
 8004908:	20003888 	.word	0x20003888

0800490c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800490c:	b480      	push	{r7}
 800490e:	af00      	add	r7, sp, #0
  return uwTick;
 8004910:	4b02      	ldr	r3, [pc, #8]	; (800491c <HAL_GetTick+0x10>)
 8004912:	681b      	ldr	r3, [r3, #0]
}
 8004914:	4618      	mov	r0, r3
 8004916:	46bd      	mov	sp, r7
 8004918:	bc80      	pop	{r7}
 800491a:	4770      	bx	lr
 800491c:	20003888 	.word	0x20003888

08004920 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004920:	b480      	push	{r7}
 8004922:	b085      	sub	sp, #20
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	f003 0307 	and.w	r3, r3, #7
 800492e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004930:	4b0c      	ldr	r3, [pc, #48]	; (8004964 <__NVIC_SetPriorityGrouping+0x44>)
 8004932:	68db      	ldr	r3, [r3, #12]
 8004934:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004936:	68ba      	ldr	r2, [r7, #8]
 8004938:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800493c:	4013      	ands	r3, r2
 800493e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004948:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800494c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004950:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004952:	4a04      	ldr	r2, [pc, #16]	; (8004964 <__NVIC_SetPriorityGrouping+0x44>)
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	60d3      	str	r3, [r2, #12]
}
 8004958:	bf00      	nop
 800495a:	3714      	adds	r7, #20
 800495c:	46bd      	mov	sp, r7
 800495e:	bc80      	pop	{r7}
 8004960:	4770      	bx	lr
 8004962:	bf00      	nop
 8004964:	e000ed00 	.word	0xe000ed00

08004968 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004968:	b480      	push	{r7}
 800496a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800496c:	4b04      	ldr	r3, [pc, #16]	; (8004980 <__NVIC_GetPriorityGrouping+0x18>)
 800496e:	68db      	ldr	r3, [r3, #12]
 8004970:	0a1b      	lsrs	r3, r3, #8
 8004972:	f003 0307 	and.w	r3, r3, #7
}
 8004976:	4618      	mov	r0, r3
 8004978:	46bd      	mov	sp, r7
 800497a:	bc80      	pop	{r7}
 800497c:	4770      	bx	lr
 800497e:	bf00      	nop
 8004980:	e000ed00 	.word	0xe000ed00

08004984 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004984:	b480      	push	{r7}
 8004986:	b083      	sub	sp, #12
 8004988:	af00      	add	r7, sp, #0
 800498a:	4603      	mov	r3, r0
 800498c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800498e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004992:	2b00      	cmp	r3, #0
 8004994:	db0b      	blt.n	80049ae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004996:	79fb      	ldrb	r3, [r7, #7]
 8004998:	f003 021f 	and.w	r2, r3, #31
 800499c:	4906      	ldr	r1, [pc, #24]	; (80049b8 <__NVIC_EnableIRQ+0x34>)
 800499e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049a2:	095b      	lsrs	r3, r3, #5
 80049a4:	2001      	movs	r0, #1
 80049a6:	fa00 f202 	lsl.w	r2, r0, r2
 80049aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80049ae:	bf00      	nop
 80049b0:	370c      	adds	r7, #12
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bc80      	pop	{r7}
 80049b6:	4770      	bx	lr
 80049b8:	e000e100 	.word	0xe000e100

080049bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80049bc:	b480      	push	{r7}
 80049be:	b083      	sub	sp, #12
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	4603      	mov	r3, r0
 80049c4:	6039      	str	r1, [r7, #0]
 80049c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	db0a      	blt.n	80049e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	b2da      	uxtb	r2, r3
 80049d4:	490c      	ldr	r1, [pc, #48]	; (8004a08 <__NVIC_SetPriority+0x4c>)
 80049d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049da:	0112      	lsls	r2, r2, #4
 80049dc:	b2d2      	uxtb	r2, r2
 80049de:	440b      	add	r3, r1
 80049e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80049e4:	e00a      	b.n	80049fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	b2da      	uxtb	r2, r3
 80049ea:	4908      	ldr	r1, [pc, #32]	; (8004a0c <__NVIC_SetPriority+0x50>)
 80049ec:	79fb      	ldrb	r3, [r7, #7]
 80049ee:	f003 030f 	and.w	r3, r3, #15
 80049f2:	3b04      	subs	r3, #4
 80049f4:	0112      	lsls	r2, r2, #4
 80049f6:	b2d2      	uxtb	r2, r2
 80049f8:	440b      	add	r3, r1
 80049fa:	761a      	strb	r2, [r3, #24]
}
 80049fc:	bf00      	nop
 80049fe:	370c      	adds	r7, #12
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bc80      	pop	{r7}
 8004a04:	4770      	bx	lr
 8004a06:	bf00      	nop
 8004a08:	e000e100 	.word	0xe000e100
 8004a0c:	e000ed00 	.word	0xe000ed00

08004a10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a10:	b480      	push	{r7}
 8004a12:	b089      	sub	sp, #36	; 0x24
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	60f8      	str	r0, [r7, #12]
 8004a18:	60b9      	str	r1, [r7, #8]
 8004a1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f003 0307 	and.w	r3, r3, #7
 8004a22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004a24:	69fb      	ldr	r3, [r7, #28]
 8004a26:	f1c3 0307 	rsb	r3, r3, #7
 8004a2a:	2b04      	cmp	r3, #4
 8004a2c:	bf28      	it	cs
 8004a2e:	2304      	movcs	r3, #4
 8004a30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004a32:	69fb      	ldr	r3, [r7, #28]
 8004a34:	3304      	adds	r3, #4
 8004a36:	2b06      	cmp	r3, #6
 8004a38:	d902      	bls.n	8004a40 <NVIC_EncodePriority+0x30>
 8004a3a:	69fb      	ldr	r3, [r7, #28]
 8004a3c:	3b03      	subs	r3, #3
 8004a3e:	e000      	b.n	8004a42 <NVIC_EncodePriority+0x32>
 8004a40:	2300      	movs	r3, #0
 8004a42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a44:	f04f 32ff 	mov.w	r2, #4294967295
 8004a48:	69bb      	ldr	r3, [r7, #24]
 8004a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a4e:	43da      	mvns	r2, r3
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	401a      	ands	r2, r3
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004a58:	f04f 31ff 	mov.w	r1, #4294967295
 8004a5c:	697b      	ldr	r3, [r7, #20]
 8004a5e:	fa01 f303 	lsl.w	r3, r1, r3
 8004a62:	43d9      	mvns	r1, r3
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a68:	4313      	orrs	r3, r2
         );
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	3724      	adds	r7, #36	; 0x24
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bc80      	pop	{r7}
 8004a72:	4770      	bx	lr

08004a74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b082      	sub	sp, #8
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	f7ff ff4f 	bl	8004920 <__NVIC_SetPriorityGrouping>
}
 8004a82:	bf00      	nop
 8004a84:	3708      	adds	r7, #8
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bd80      	pop	{r7, pc}

08004a8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004a8a:	b580      	push	{r7, lr}
 8004a8c:	b086      	sub	sp, #24
 8004a8e:	af00      	add	r7, sp, #0
 8004a90:	4603      	mov	r3, r0
 8004a92:	60b9      	str	r1, [r7, #8]
 8004a94:	607a      	str	r2, [r7, #4]
 8004a96:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004a98:	2300      	movs	r3, #0
 8004a9a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004a9c:	f7ff ff64 	bl	8004968 <__NVIC_GetPriorityGrouping>
 8004aa0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004aa2:	687a      	ldr	r2, [r7, #4]
 8004aa4:	68b9      	ldr	r1, [r7, #8]
 8004aa6:	6978      	ldr	r0, [r7, #20]
 8004aa8:	f7ff ffb2 	bl	8004a10 <NVIC_EncodePriority>
 8004aac:	4602      	mov	r2, r0
 8004aae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ab2:	4611      	mov	r1, r2
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	f7ff ff81 	bl	80049bc <__NVIC_SetPriority>
}
 8004aba:	bf00      	nop
 8004abc:	3718      	adds	r7, #24
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}

08004ac2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ac2:	b580      	push	{r7, lr}
 8004ac4:	b082      	sub	sp, #8
 8004ac6:	af00      	add	r7, sp, #0
 8004ac8:	4603      	mov	r3, r0
 8004aca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004acc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	f7ff ff57 	bl	8004984 <__NVIC_EnableIRQ>
}
 8004ad6:	bf00      	nop
 8004ad8:	3708      	adds	r7, #8
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}
	...

08004ae0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b085      	sub	sp, #20
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004ae8:	2300      	movs	r3, #0
 8004aea:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d101      	bne.n	8004af6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	e059      	b.n	8004baa <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	461a      	mov	r2, r3
 8004afc:	4b2d      	ldr	r3, [pc, #180]	; (8004bb4 <HAL_DMA_Init+0xd4>)
 8004afe:	429a      	cmp	r2, r3
 8004b00:	d80f      	bhi.n	8004b22 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	461a      	mov	r2, r3
 8004b08:	4b2b      	ldr	r3, [pc, #172]	; (8004bb8 <HAL_DMA_Init+0xd8>)
 8004b0a:	4413      	add	r3, r2
 8004b0c:	4a2b      	ldr	r2, [pc, #172]	; (8004bbc <HAL_DMA_Init+0xdc>)
 8004b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b12:	091b      	lsrs	r3, r3, #4
 8004b14:	009a      	lsls	r2, r3, #2
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	4a28      	ldr	r2, [pc, #160]	; (8004bc0 <HAL_DMA_Init+0xe0>)
 8004b1e:	63da      	str	r2, [r3, #60]	; 0x3c
 8004b20:	e00e      	b.n	8004b40 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	461a      	mov	r2, r3
 8004b28:	4b26      	ldr	r3, [pc, #152]	; (8004bc4 <HAL_DMA_Init+0xe4>)
 8004b2a:	4413      	add	r3, r2
 8004b2c:	4a23      	ldr	r2, [pc, #140]	; (8004bbc <HAL_DMA_Init+0xdc>)
 8004b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b32:	091b      	lsrs	r3, r3, #4
 8004b34:	009a      	lsls	r2, r3, #2
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	4a22      	ldr	r2, [pc, #136]	; (8004bc8 <HAL_DMA_Init+0xe8>)
 8004b3e:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2202      	movs	r2, #2
 8004b44:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004b56:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8004b5a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004b64:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	68db      	ldr	r3, [r3, #12]
 8004b6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b70:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	695b      	ldr	r3, [r3, #20]
 8004b76:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b7c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	69db      	ldr	r3, [r3, #28]
 8004b82:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004b84:	68fa      	ldr	r2, [r7, #12]
 8004b86:	4313      	orrs	r3, r2
 8004b88:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	68fa      	ldr	r2, [r7, #12]
 8004b90:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2200      	movs	r2, #0
 8004b96:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004ba8:	2300      	movs	r3, #0
}
 8004baa:	4618      	mov	r0, r3
 8004bac:	3714      	adds	r7, #20
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	bc80      	pop	{r7}
 8004bb2:	4770      	bx	lr
 8004bb4:	40020407 	.word	0x40020407
 8004bb8:	bffdfff8 	.word	0xbffdfff8
 8004bbc:	cccccccd 	.word	0xcccccccd
 8004bc0:	40020000 	.word	0x40020000
 8004bc4:	bffdfbf8 	.word	0xbffdfbf8
 8004bc8:	40020400 	.word	0x40020400

08004bcc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b086      	sub	sp, #24
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	60f8      	str	r0, [r7, #12]
 8004bd4:	60b9      	str	r1, [r7, #8]
 8004bd6:	607a      	str	r2, [r7, #4]
 8004bd8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004bda:	2300      	movs	r3, #0
 8004bdc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004be4:	2b01      	cmp	r3, #1
 8004be6:	d101      	bne.n	8004bec <HAL_DMA_Start_IT+0x20>
 8004be8:	2302      	movs	r3, #2
 8004bea:	e04a      	b.n	8004c82 <HAL_DMA_Start_IT+0xb6>
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	2201      	movs	r2, #1
 8004bf0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004bfa:	2b01      	cmp	r3, #1
 8004bfc:	d13a      	bne.n	8004c74 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	2202      	movs	r2, #2
 8004c02:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f022 0201 	bic.w	r2, r2, #1
 8004c1a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	687a      	ldr	r2, [r7, #4]
 8004c20:	68b9      	ldr	r1, [r7, #8]
 8004c22:	68f8      	ldr	r0, [r7, #12]
 8004c24:	f000 fbbc 	bl	80053a0 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d008      	beq.n	8004c42 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f042 020e 	orr.w	r2, r2, #14
 8004c3e:	601a      	str	r2, [r3, #0]
 8004c40:	e00f      	b.n	8004c62 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	681a      	ldr	r2, [r3, #0]
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f022 0204 	bic.w	r2, r2, #4
 8004c50:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f042 020a 	orr.w	r2, r2, #10
 8004c60:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	681a      	ldr	r2, [r3, #0]
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f042 0201 	orr.w	r2, r2, #1
 8004c70:	601a      	str	r2, [r3, #0]
 8004c72:	e005      	b.n	8004c80 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	2200      	movs	r2, #0
 8004c78:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004c7c:	2302      	movs	r3, #2
 8004c7e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8004c80:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3718      	adds	r7, #24
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}

08004c8a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004c8a:	b480      	push	{r7}
 8004c8c:	b085      	sub	sp, #20
 8004c8e:	af00      	add	r7, sp, #0
 8004c90:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c92:	2300      	movs	r3, #0
 8004c94:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004c9c:	2b02      	cmp	r3, #2
 8004c9e:	d008      	beq.n	8004cb2 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2204      	movs	r2, #4
 8004ca4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e020      	b.n	8004cf4 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f022 020e 	bic.w	r2, r2, #14
 8004cc0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	681a      	ldr	r2, [r3, #0]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f022 0201 	bic.w	r2, r2, #1
 8004cd0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cda:	2101      	movs	r1, #1
 8004cdc:	fa01 f202 	lsl.w	r2, r1, r2
 8004ce0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2201      	movs	r2, #1
 8004ce6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2200      	movs	r2, #0
 8004cee:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8004cf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	3714      	adds	r7, #20
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bc80      	pop	{r7}
 8004cfc:	4770      	bx	lr
	...

08004d00 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b084      	sub	sp, #16
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004d12:	2b02      	cmp	r3, #2
 8004d14:	d005      	beq.n	8004d22 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2204      	movs	r2, #4
 8004d1a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	73fb      	strb	r3, [r7, #15]
 8004d20:	e0d6      	b.n	8004ed0 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	681a      	ldr	r2, [r3, #0]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f022 020e 	bic.w	r2, r2, #14
 8004d30:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	681a      	ldr	r2, [r3, #0]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f022 0201 	bic.w	r2, r2, #1
 8004d40:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	461a      	mov	r2, r3
 8004d48:	4b64      	ldr	r3, [pc, #400]	; (8004edc <HAL_DMA_Abort_IT+0x1dc>)
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	d958      	bls.n	8004e00 <HAL_DMA_Abort_IT+0x100>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a63      	ldr	r2, [pc, #396]	; (8004ee0 <HAL_DMA_Abort_IT+0x1e0>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d04f      	beq.n	8004df8 <HAL_DMA_Abort_IT+0xf8>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a61      	ldr	r2, [pc, #388]	; (8004ee4 <HAL_DMA_Abort_IT+0x1e4>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d048      	beq.n	8004df4 <HAL_DMA_Abort_IT+0xf4>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a60      	ldr	r2, [pc, #384]	; (8004ee8 <HAL_DMA_Abort_IT+0x1e8>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d040      	beq.n	8004dee <HAL_DMA_Abort_IT+0xee>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a5e      	ldr	r2, [pc, #376]	; (8004eec <HAL_DMA_Abort_IT+0x1ec>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d038      	beq.n	8004de8 <HAL_DMA_Abort_IT+0xe8>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a5d      	ldr	r2, [pc, #372]	; (8004ef0 <HAL_DMA_Abort_IT+0x1f0>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d030      	beq.n	8004de2 <HAL_DMA_Abort_IT+0xe2>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a5b      	ldr	r2, [pc, #364]	; (8004ef4 <HAL_DMA_Abort_IT+0x1f4>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d028      	beq.n	8004ddc <HAL_DMA_Abort_IT+0xdc>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a53      	ldr	r2, [pc, #332]	; (8004edc <HAL_DMA_Abort_IT+0x1dc>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d020      	beq.n	8004dd6 <HAL_DMA_Abort_IT+0xd6>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a57      	ldr	r2, [pc, #348]	; (8004ef8 <HAL_DMA_Abort_IT+0x1f8>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d019      	beq.n	8004dd2 <HAL_DMA_Abort_IT+0xd2>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a56      	ldr	r2, [pc, #344]	; (8004efc <HAL_DMA_Abort_IT+0x1fc>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d012      	beq.n	8004dce <HAL_DMA_Abort_IT+0xce>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a54      	ldr	r2, [pc, #336]	; (8004f00 <HAL_DMA_Abort_IT+0x200>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d00a      	beq.n	8004dc8 <HAL_DMA_Abort_IT+0xc8>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a53      	ldr	r2, [pc, #332]	; (8004f04 <HAL_DMA_Abort_IT+0x204>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d102      	bne.n	8004dc2 <HAL_DMA_Abort_IT+0xc2>
 8004dbc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004dc0:	e01b      	b.n	8004dfa <HAL_DMA_Abort_IT+0xfa>
 8004dc2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004dc6:	e018      	b.n	8004dfa <HAL_DMA_Abort_IT+0xfa>
 8004dc8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004dcc:	e015      	b.n	8004dfa <HAL_DMA_Abort_IT+0xfa>
 8004dce:	2310      	movs	r3, #16
 8004dd0:	e013      	b.n	8004dfa <HAL_DMA_Abort_IT+0xfa>
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	e011      	b.n	8004dfa <HAL_DMA_Abort_IT+0xfa>
 8004dd6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004dda:	e00e      	b.n	8004dfa <HAL_DMA_Abort_IT+0xfa>
 8004ddc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004de0:	e00b      	b.n	8004dfa <HAL_DMA_Abort_IT+0xfa>
 8004de2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004de6:	e008      	b.n	8004dfa <HAL_DMA_Abort_IT+0xfa>
 8004de8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004dec:	e005      	b.n	8004dfa <HAL_DMA_Abort_IT+0xfa>
 8004dee:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004df2:	e002      	b.n	8004dfa <HAL_DMA_Abort_IT+0xfa>
 8004df4:	2310      	movs	r3, #16
 8004df6:	e000      	b.n	8004dfa <HAL_DMA_Abort_IT+0xfa>
 8004df8:	2301      	movs	r3, #1
 8004dfa:	4a43      	ldr	r2, [pc, #268]	; (8004f08 <HAL_DMA_Abort_IT+0x208>)
 8004dfc:	6053      	str	r3, [r2, #4]
 8004dfe:	e057      	b.n	8004eb0 <HAL_DMA_Abort_IT+0x1b0>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	4a36      	ldr	r2, [pc, #216]	; (8004ee0 <HAL_DMA_Abort_IT+0x1e0>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d04f      	beq.n	8004eaa <HAL_DMA_Abort_IT+0x1aa>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4a35      	ldr	r2, [pc, #212]	; (8004ee4 <HAL_DMA_Abort_IT+0x1e4>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d048      	beq.n	8004ea6 <HAL_DMA_Abort_IT+0x1a6>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4a33      	ldr	r2, [pc, #204]	; (8004ee8 <HAL_DMA_Abort_IT+0x1e8>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d040      	beq.n	8004ea0 <HAL_DMA_Abort_IT+0x1a0>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4a32      	ldr	r2, [pc, #200]	; (8004eec <HAL_DMA_Abort_IT+0x1ec>)
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d038      	beq.n	8004e9a <HAL_DMA_Abort_IT+0x19a>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a30      	ldr	r2, [pc, #192]	; (8004ef0 <HAL_DMA_Abort_IT+0x1f0>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d030      	beq.n	8004e94 <HAL_DMA_Abort_IT+0x194>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4a2f      	ldr	r2, [pc, #188]	; (8004ef4 <HAL_DMA_Abort_IT+0x1f4>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d028      	beq.n	8004e8e <HAL_DMA_Abort_IT+0x18e>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a26      	ldr	r2, [pc, #152]	; (8004edc <HAL_DMA_Abort_IT+0x1dc>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d020      	beq.n	8004e88 <HAL_DMA_Abort_IT+0x188>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a2b      	ldr	r2, [pc, #172]	; (8004ef8 <HAL_DMA_Abort_IT+0x1f8>)
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d019      	beq.n	8004e84 <HAL_DMA_Abort_IT+0x184>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4a29      	ldr	r2, [pc, #164]	; (8004efc <HAL_DMA_Abort_IT+0x1fc>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d012      	beq.n	8004e80 <HAL_DMA_Abort_IT+0x180>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4a28      	ldr	r2, [pc, #160]	; (8004f00 <HAL_DMA_Abort_IT+0x200>)
 8004e60:	4293      	cmp	r3, r2
 8004e62:	d00a      	beq.n	8004e7a <HAL_DMA_Abort_IT+0x17a>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4a26      	ldr	r2, [pc, #152]	; (8004f04 <HAL_DMA_Abort_IT+0x204>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d102      	bne.n	8004e74 <HAL_DMA_Abort_IT+0x174>
 8004e6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004e72:	e01b      	b.n	8004eac <HAL_DMA_Abort_IT+0x1ac>
 8004e74:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004e78:	e018      	b.n	8004eac <HAL_DMA_Abort_IT+0x1ac>
 8004e7a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e7e:	e015      	b.n	8004eac <HAL_DMA_Abort_IT+0x1ac>
 8004e80:	2310      	movs	r3, #16
 8004e82:	e013      	b.n	8004eac <HAL_DMA_Abort_IT+0x1ac>
 8004e84:	2301      	movs	r3, #1
 8004e86:	e011      	b.n	8004eac <HAL_DMA_Abort_IT+0x1ac>
 8004e88:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004e8c:	e00e      	b.n	8004eac <HAL_DMA_Abort_IT+0x1ac>
 8004e8e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004e92:	e00b      	b.n	8004eac <HAL_DMA_Abort_IT+0x1ac>
 8004e94:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004e98:	e008      	b.n	8004eac <HAL_DMA_Abort_IT+0x1ac>
 8004e9a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004e9e:	e005      	b.n	8004eac <HAL_DMA_Abort_IT+0x1ac>
 8004ea0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004ea4:	e002      	b.n	8004eac <HAL_DMA_Abort_IT+0x1ac>
 8004ea6:	2310      	movs	r3, #16
 8004ea8:	e000      	b.n	8004eac <HAL_DMA_Abort_IT+0x1ac>
 8004eaa:	2301      	movs	r3, #1
 8004eac:	4a17      	ldr	r2, [pc, #92]	; (8004f0c <HAL_DMA_Abort_IT+0x20c>)
 8004eae:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d003      	beq.n	8004ed0 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ecc:	6878      	ldr	r0, [r7, #4]
 8004ece:	4798      	blx	r3
    } 
  }
  return status;
 8004ed0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	3710      	adds	r7, #16
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	bf00      	nop
 8004edc:	40020080 	.word	0x40020080
 8004ee0:	40020008 	.word	0x40020008
 8004ee4:	4002001c 	.word	0x4002001c
 8004ee8:	40020030 	.word	0x40020030
 8004eec:	40020044 	.word	0x40020044
 8004ef0:	40020058 	.word	0x40020058
 8004ef4:	4002006c 	.word	0x4002006c
 8004ef8:	40020408 	.word	0x40020408
 8004efc:	4002041c 	.word	0x4002041c
 8004f00:	40020430 	.word	0x40020430
 8004f04:	40020444 	.word	0x40020444
 8004f08:	40020400 	.word	0x40020400
 8004f0c:	40020000 	.word	0x40020000

08004f10 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b084      	sub	sp, #16
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f2c:	2204      	movs	r2, #4
 8004f2e:	409a      	lsls	r2, r3
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	4013      	ands	r3, r2
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	f000 80d6 	beq.w	80050e6 <HAL_DMA_IRQHandler+0x1d6>
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	f003 0304 	and.w	r3, r3, #4
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	f000 80d0 	beq.w	80050e6 <HAL_DMA_IRQHandler+0x1d6>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f003 0320 	and.w	r3, r3, #32
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d107      	bne.n	8004f64 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f022 0204 	bic.w	r2, r2, #4
 8004f62:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	461a      	mov	r2, r3
 8004f6a:	4b9b      	ldr	r3, [pc, #620]	; (80051d8 <HAL_DMA_IRQHandler+0x2c8>)
 8004f6c:	429a      	cmp	r2, r3
 8004f6e:	d958      	bls.n	8005022 <HAL_DMA_IRQHandler+0x112>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a99      	ldr	r2, [pc, #612]	; (80051dc <HAL_DMA_IRQHandler+0x2cc>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d04f      	beq.n	800501a <HAL_DMA_IRQHandler+0x10a>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a98      	ldr	r2, [pc, #608]	; (80051e0 <HAL_DMA_IRQHandler+0x2d0>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d048      	beq.n	8005016 <HAL_DMA_IRQHandler+0x106>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a96      	ldr	r2, [pc, #600]	; (80051e4 <HAL_DMA_IRQHandler+0x2d4>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d040      	beq.n	8005010 <HAL_DMA_IRQHandler+0x100>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a95      	ldr	r2, [pc, #596]	; (80051e8 <HAL_DMA_IRQHandler+0x2d8>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d038      	beq.n	800500a <HAL_DMA_IRQHandler+0xfa>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a93      	ldr	r2, [pc, #588]	; (80051ec <HAL_DMA_IRQHandler+0x2dc>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d030      	beq.n	8005004 <HAL_DMA_IRQHandler+0xf4>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a92      	ldr	r2, [pc, #584]	; (80051f0 <HAL_DMA_IRQHandler+0x2e0>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d028      	beq.n	8004ffe <HAL_DMA_IRQHandler+0xee>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a89      	ldr	r2, [pc, #548]	; (80051d8 <HAL_DMA_IRQHandler+0x2c8>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d020      	beq.n	8004ff8 <HAL_DMA_IRQHandler+0xe8>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a8e      	ldr	r2, [pc, #568]	; (80051f4 <HAL_DMA_IRQHandler+0x2e4>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d019      	beq.n	8004ff4 <HAL_DMA_IRQHandler+0xe4>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a8c      	ldr	r2, [pc, #560]	; (80051f8 <HAL_DMA_IRQHandler+0x2e8>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d012      	beq.n	8004ff0 <HAL_DMA_IRQHandler+0xe0>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	4a8b      	ldr	r2, [pc, #556]	; (80051fc <HAL_DMA_IRQHandler+0x2ec>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d00a      	beq.n	8004fea <HAL_DMA_IRQHandler+0xda>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a89      	ldr	r2, [pc, #548]	; (8005200 <HAL_DMA_IRQHandler+0x2f0>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d102      	bne.n	8004fe4 <HAL_DMA_IRQHandler+0xd4>
 8004fde:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004fe2:	e01b      	b.n	800501c <HAL_DMA_IRQHandler+0x10c>
 8004fe4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004fe8:	e018      	b.n	800501c <HAL_DMA_IRQHandler+0x10c>
 8004fea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004fee:	e015      	b.n	800501c <HAL_DMA_IRQHandler+0x10c>
 8004ff0:	2340      	movs	r3, #64	; 0x40
 8004ff2:	e013      	b.n	800501c <HAL_DMA_IRQHandler+0x10c>
 8004ff4:	2304      	movs	r3, #4
 8004ff6:	e011      	b.n	800501c <HAL_DMA_IRQHandler+0x10c>
 8004ff8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004ffc:	e00e      	b.n	800501c <HAL_DMA_IRQHandler+0x10c>
 8004ffe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005002:	e00b      	b.n	800501c <HAL_DMA_IRQHandler+0x10c>
 8005004:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005008:	e008      	b.n	800501c <HAL_DMA_IRQHandler+0x10c>
 800500a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800500e:	e005      	b.n	800501c <HAL_DMA_IRQHandler+0x10c>
 8005010:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005014:	e002      	b.n	800501c <HAL_DMA_IRQHandler+0x10c>
 8005016:	2340      	movs	r3, #64	; 0x40
 8005018:	e000      	b.n	800501c <HAL_DMA_IRQHandler+0x10c>
 800501a:	2304      	movs	r3, #4
 800501c:	4a79      	ldr	r2, [pc, #484]	; (8005204 <HAL_DMA_IRQHandler+0x2f4>)
 800501e:	6053      	str	r3, [r2, #4]
 8005020:	e057      	b.n	80050d2 <HAL_DMA_IRQHandler+0x1c2>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a6d      	ldr	r2, [pc, #436]	; (80051dc <HAL_DMA_IRQHandler+0x2cc>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d04f      	beq.n	80050cc <HAL_DMA_IRQHandler+0x1bc>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a6b      	ldr	r2, [pc, #428]	; (80051e0 <HAL_DMA_IRQHandler+0x2d0>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d048      	beq.n	80050c8 <HAL_DMA_IRQHandler+0x1b8>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a6a      	ldr	r2, [pc, #424]	; (80051e4 <HAL_DMA_IRQHandler+0x2d4>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d040      	beq.n	80050c2 <HAL_DMA_IRQHandler+0x1b2>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a68      	ldr	r2, [pc, #416]	; (80051e8 <HAL_DMA_IRQHandler+0x2d8>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d038      	beq.n	80050bc <HAL_DMA_IRQHandler+0x1ac>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a67      	ldr	r2, [pc, #412]	; (80051ec <HAL_DMA_IRQHandler+0x2dc>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d030      	beq.n	80050b6 <HAL_DMA_IRQHandler+0x1a6>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a65      	ldr	r2, [pc, #404]	; (80051f0 <HAL_DMA_IRQHandler+0x2e0>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d028      	beq.n	80050b0 <HAL_DMA_IRQHandler+0x1a0>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a5d      	ldr	r2, [pc, #372]	; (80051d8 <HAL_DMA_IRQHandler+0x2c8>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d020      	beq.n	80050aa <HAL_DMA_IRQHandler+0x19a>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a61      	ldr	r2, [pc, #388]	; (80051f4 <HAL_DMA_IRQHandler+0x2e4>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d019      	beq.n	80050a6 <HAL_DMA_IRQHandler+0x196>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a60      	ldr	r2, [pc, #384]	; (80051f8 <HAL_DMA_IRQHandler+0x2e8>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d012      	beq.n	80050a2 <HAL_DMA_IRQHandler+0x192>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a5e      	ldr	r2, [pc, #376]	; (80051fc <HAL_DMA_IRQHandler+0x2ec>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d00a      	beq.n	800509c <HAL_DMA_IRQHandler+0x18c>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a5d      	ldr	r2, [pc, #372]	; (8005200 <HAL_DMA_IRQHandler+0x2f0>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d102      	bne.n	8005096 <HAL_DMA_IRQHandler+0x186>
 8005090:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005094:	e01b      	b.n	80050ce <HAL_DMA_IRQHandler+0x1be>
 8005096:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800509a:	e018      	b.n	80050ce <HAL_DMA_IRQHandler+0x1be>
 800509c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80050a0:	e015      	b.n	80050ce <HAL_DMA_IRQHandler+0x1be>
 80050a2:	2340      	movs	r3, #64	; 0x40
 80050a4:	e013      	b.n	80050ce <HAL_DMA_IRQHandler+0x1be>
 80050a6:	2304      	movs	r3, #4
 80050a8:	e011      	b.n	80050ce <HAL_DMA_IRQHandler+0x1be>
 80050aa:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80050ae:	e00e      	b.n	80050ce <HAL_DMA_IRQHandler+0x1be>
 80050b0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80050b4:	e00b      	b.n	80050ce <HAL_DMA_IRQHandler+0x1be>
 80050b6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80050ba:	e008      	b.n	80050ce <HAL_DMA_IRQHandler+0x1be>
 80050bc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80050c0:	e005      	b.n	80050ce <HAL_DMA_IRQHandler+0x1be>
 80050c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80050c6:	e002      	b.n	80050ce <HAL_DMA_IRQHandler+0x1be>
 80050c8:	2340      	movs	r3, #64	; 0x40
 80050ca:	e000      	b.n	80050ce <HAL_DMA_IRQHandler+0x1be>
 80050cc:	2304      	movs	r3, #4
 80050ce:	4a4e      	ldr	r2, [pc, #312]	; (8005208 <HAL_DMA_IRQHandler+0x2f8>)
 80050d0:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	f000 8136 	beq.w	8005348 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050e0:	6878      	ldr	r0, [r7, #4]
 80050e2:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80050e4:	e130      	b.n	8005348 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ea:	2202      	movs	r2, #2
 80050ec:	409a      	lsls	r2, r3
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	4013      	ands	r3, r2
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	f000 80f8 	beq.w	80052e8 <HAL_DMA_IRQHandler+0x3d8>
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	f003 0302 	and.w	r3, r3, #2
 80050fe:	2b00      	cmp	r3, #0
 8005100:	f000 80f2 	beq.w	80052e8 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f003 0320 	and.w	r3, r3, #32
 800510e:	2b00      	cmp	r3, #0
 8005110:	d10b      	bne.n	800512a <HAL_DMA_IRQHandler+0x21a>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f022 020a 	bic.w	r2, r2, #10
 8005120:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2201      	movs	r2, #1
 8005126:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	461a      	mov	r2, r3
 8005130:	4b29      	ldr	r3, [pc, #164]	; (80051d8 <HAL_DMA_IRQHandler+0x2c8>)
 8005132:	429a      	cmp	r2, r3
 8005134:	d973      	bls.n	800521e <HAL_DMA_IRQHandler+0x30e>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4a28      	ldr	r2, [pc, #160]	; (80051dc <HAL_DMA_IRQHandler+0x2cc>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d06a      	beq.n	8005216 <HAL_DMA_IRQHandler+0x306>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	4a26      	ldr	r2, [pc, #152]	; (80051e0 <HAL_DMA_IRQHandler+0x2d0>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d063      	beq.n	8005212 <HAL_DMA_IRQHandler+0x302>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	4a25      	ldr	r2, [pc, #148]	; (80051e4 <HAL_DMA_IRQHandler+0x2d4>)
 8005150:	4293      	cmp	r3, r2
 8005152:	d05b      	beq.n	800520c <HAL_DMA_IRQHandler+0x2fc>
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	4a23      	ldr	r2, [pc, #140]	; (80051e8 <HAL_DMA_IRQHandler+0x2d8>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d038      	beq.n	80051d0 <HAL_DMA_IRQHandler+0x2c0>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a22      	ldr	r2, [pc, #136]	; (80051ec <HAL_DMA_IRQHandler+0x2dc>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d030      	beq.n	80051ca <HAL_DMA_IRQHandler+0x2ba>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4a20      	ldr	r2, [pc, #128]	; (80051f0 <HAL_DMA_IRQHandler+0x2e0>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d028      	beq.n	80051c4 <HAL_DMA_IRQHandler+0x2b4>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4a18      	ldr	r2, [pc, #96]	; (80051d8 <HAL_DMA_IRQHandler+0x2c8>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d020      	beq.n	80051be <HAL_DMA_IRQHandler+0x2ae>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	4a1c      	ldr	r2, [pc, #112]	; (80051f4 <HAL_DMA_IRQHandler+0x2e4>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d019      	beq.n	80051ba <HAL_DMA_IRQHandler+0x2aa>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4a1b      	ldr	r2, [pc, #108]	; (80051f8 <HAL_DMA_IRQHandler+0x2e8>)
 800518c:	4293      	cmp	r3, r2
 800518e:	d012      	beq.n	80051b6 <HAL_DMA_IRQHandler+0x2a6>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a19      	ldr	r2, [pc, #100]	; (80051fc <HAL_DMA_IRQHandler+0x2ec>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d00a      	beq.n	80051b0 <HAL_DMA_IRQHandler+0x2a0>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4a18      	ldr	r2, [pc, #96]	; (8005200 <HAL_DMA_IRQHandler+0x2f0>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d102      	bne.n	80051aa <HAL_DMA_IRQHandler+0x29a>
 80051a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80051a8:	e036      	b.n	8005218 <HAL_DMA_IRQHandler+0x308>
 80051aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80051ae:	e033      	b.n	8005218 <HAL_DMA_IRQHandler+0x308>
 80051b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80051b4:	e030      	b.n	8005218 <HAL_DMA_IRQHandler+0x308>
 80051b6:	2320      	movs	r3, #32
 80051b8:	e02e      	b.n	8005218 <HAL_DMA_IRQHandler+0x308>
 80051ba:	2302      	movs	r3, #2
 80051bc:	e02c      	b.n	8005218 <HAL_DMA_IRQHandler+0x308>
 80051be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80051c2:	e029      	b.n	8005218 <HAL_DMA_IRQHandler+0x308>
 80051c4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80051c8:	e026      	b.n	8005218 <HAL_DMA_IRQHandler+0x308>
 80051ca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80051ce:	e023      	b.n	8005218 <HAL_DMA_IRQHandler+0x308>
 80051d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80051d4:	e020      	b.n	8005218 <HAL_DMA_IRQHandler+0x308>
 80051d6:	bf00      	nop
 80051d8:	40020080 	.word	0x40020080
 80051dc:	40020008 	.word	0x40020008
 80051e0:	4002001c 	.word	0x4002001c
 80051e4:	40020030 	.word	0x40020030
 80051e8:	40020044 	.word	0x40020044
 80051ec:	40020058 	.word	0x40020058
 80051f0:	4002006c 	.word	0x4002006c
 80051f4:	40020408 	.word	0x40020408
 80051f8:	4002041c 	.word	0x4002041c
 80051fc:	40020430 	.word	0x40020430
 8005200:	40020444 	.word	0x40020444
 8005204:	40020400 	.word	0x40020400
 8005208:	40020000 	.word	0x40020000
 800520c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005210:	e002      	b.n	8005218 <HAL_DMA_IRQHandler+0x308>
 8005212:	2320      	movs	r3, #32
 8005214:	e000      	b.n	8005218 <HAL_DMA_IRQHandler+0x308>
 8005216:	2302      	movs	r3, #2
 8005218:	4a4e      	ldr	r2, [pc, #312]	; (8005354 <HAL_DMA_IRQHandler+0x444>)
 800521a:	6053      	str	r3, [r2, #4]
 800521c:	e057      	b.n	80052ce <HAL_DMA_IRQHandler+0x3be>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a4d      	ldr	r2, [pc, #308]	; (8005358 <HAL_DMA_IRQHandler+0x448>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d04f      	beq.n	80052c8 <HAL_DMA_IRQHandler+0x3b8>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a4b      	ldr	r2, [pc, #300]	; (800535c <HAL_DMA_IRQHandler+0x44c>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d048      	beq.n	80052c4 <HAL_DMA_IRQHandler+0x3b4>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4a4a      	ldr	r2, [pc, #296]	; (8005360 <HAL_DMA_IRQHandler+0x450>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d040      	beq.n	80052be <HAL_DMA_IRQHandler+0x3ae>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a48      	ldr	r2, [pc, #288]	; (8005364 <HAL_DMA_IRQHandler+0x454>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d038      	beq.n	80052b8 <HAL_DMA_IRQHandler+0x3a8>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a47      	ldr	r2, [pc, #284]	; (8005368 <HAL_DMA_IRQHandler+0x458>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d030      	beq.n	80052b2 <HAL_DMA_IRQHandler+0x3a2>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a45      	ldr	r2, [pc, #276]	; (800536c <HAL_DMA_IRQHandler+0x45c>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d028      	beq.n	80052ac <HAL_DMA_IRQHandler+0x39c>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a44      	ldr	r2, [pc, #272]	; (8005370 <HAL_DMA_IRQHandler+0x460>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d020      	beq.n	80052a6 <HAL_DMA_IRQHandler+0x396>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a42      	ldr	r2, [pc, #264]	; (8005374 <HAL_DMA_IRQHandler+0x464>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d019      	beq.n	80052a2 <HAL_DMA_IRQHandler+0x392>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4a41      	ldr	r2, [pc, #260]	; (8005378 <HAL_DMA_IRQHandler+0x468>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d012      	beq.n	800529e <HAL_DMA_IRQHandler+0x38e>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4a3f      	ldr	r2, [pc, #252]	; (800537c <HAL_DMA_IRQHandler+0x46c>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d00a      	beq.n	8005298 <HAL_DMA_IRQHandler+0x388>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4a3e      	ldr	r2, [pc, #248]	; (8005380 <HAL_DMA_IRQHandler+0x470>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d102      	bne.n	8005292 <HAL_DMA_IRQHandler+0x382>
 800528c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005290:	e01b      	b.n	80052ca <HAL_DMA_IRQHandler+0x3ba>
 8005292:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005296:	e018      	b.n	80052ca <HAL_DMA_IRQHandler+0x3ba>
 8005298:	f44f 7300 	mov.w	r3, #512	; 0x200
 800529c:	e015      	b.n	80052ca <HAL_DMA_IRQHandler+0x3ba>
 800529e:	2320      	movs	r3, #32
 80052a0:	e013      	b.n	80052ca <HAL_DMA_IRQHandler+0x3ba>
 80052a2:	2302      	movs	r3, #2
 80052a4:	e011      	b.n	80052ca <HAL_DMA_IRQHandler+0x3ba>
 80052a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80052aa:	e00e      	b.n	80052ca <HAL_DMA_IRQHandler+0x3ba>
 80052ac:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80052b0:	e00b      	b.n	80052ca <HAL_DMA_IRQHandler+0x3ba>
 80052b2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80052b6:	e008      	b.n	80052ca <HAL_DMA_IRQHandler+0x3ba>
 80052b8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80052bc:	e005      	b.n	80052ca <HAL_DMA_IRQHandler+0x3ba>
 80052be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80052c2:	e002      	b.n	80052ca <HAL_DMA_IRQHandler+0x3ba>
 80052c4:	2320      	movs	r3, #32
 80052c6:	e000      	b.n	80052ca <HAL_DMA_IRQHandler+0x3ba>
 80052c8:	2302      	movs	r3, #2
 80052ca:	4a2e      	ldr	r2, [pc, #184]	; (8005384 <HAL_DMA_IRQHandler+0x474>)
 80052cc:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2200      	movs	r2, #0
 80052d2:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d034      	beq.n	8005348 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052e2:	6878      	ldr	r0, [r7, #4]
 80052e4:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80052e6:	e02f      	b.n	8005348 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ec:	2208      	movs	r2, #8
 80052ee:	409a      	lsls	r2, r3
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	4013      	ands	r3, r2
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d028      	beq.n	800534a <HAL_DMA_IRQHandler+0x43a>
 80052f8:	68bb      	ldr	r3, [r7, #8]
 80052fa:	f003 0308 	and.w	r3, r3, #8
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d023      	beq.n	800534a <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	681a      	ldr	r2, [r3, #0]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f022 020e 	bic.w	r2, r2, #14
 8005310:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800531a:	2101      	movs	r1, #1
 800531c:	fa01 f202 	lsl.w	r2, r1, r2
 8005320:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2201      	movs	r2, #1
 8005326:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2201      	movs	r2, #1
 800532c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2200      	movs	r2, #0
 8005334:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800533c:	2b00      	cmp	r3, #0
 800533e:	d004      	beq.n	800534a <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005344:	6878      	ldr	r0, [r7, #4]
 8005346:	4798      	blx	r3
    }
  }
  return;
 8005348:	bf00      	nop
 800534a:	bf00      	nop
}
 800534c:	3710      	adds	r7, #16
 800534e:	46bd      	mov	sp, r7
 8005350:	bd80      	pop	{r7, pc}
 8005352:	bf00      	nop
 8005354:	40020400 	.word	0x40020400
 8005358:	40020008 	.word	0x40020008
 800535c:	4002001c 	.word	0x4002001c
 8005360:	40020030 	.word	0x40020030
 8005364:	40020044 	.word	0x40020044
 8005368:	40020058 	.word	0x40020058
 800536c:	4002006c 	.word	0x4002006c
 8005370:	40020080 	.word	0x40020080
 8005374:	40020408 	.word	0x40020408
 8005378:	4002041c 	.word	0x4002041c
 800537c:	40020430 	.word	0x40020430
 8005380:	40020444 	.word	0x40020444
 8005384:	40020000 	.word	0x40020000

08005388 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005388:	b480      	push	{r7}
 800538a:	b083      	sub	sp, #12
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 8005396:	4618      	mov	r0, r3
 8005398:	370c      	adds	r7, #12
 800539a:	46bd      	mov	sp, r7
 800539c:	bc80      	pop	{r7}
 800539e:	4770      	bx	lr

080053a0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b085      	sub	sp, #20
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	60f8      	str	r0, [r7, #12]
 80053a8:	60b9      	str	r1, [r7, #8]
 80053aa:	607a      	str	r2, [r7, #4]
 80053ac:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053b6:	2101      	movs	r1, #1
 80053b8:	fa01 f202 	lsl.w	r2, r1, r2
 80053bc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	683a      	ldr	r2, [r7, #0]
 80053c4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	2b10      	cmp	r3, #16
 80053cc:	d108      	bne.n	80053e0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	687a      	ldr	r2, [r7, #4]
 80053d4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	68ba      	ldr	r2, [r7, #8]
 80053dc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80053de:	e007      	b.n	80053f0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	68ba      	ldr	r2, [r7, #8]
 80053e6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	687a      	ldr	r2, [r7, #4]
 80053ee:	60da      	str	r2, [r3, #12]
}
 80053f0:	bf00      	nop
 80053f2:	3714      	adds	r7, #20
 80053f4:	46bd      	mov	sp, r7
 80053f6:	bc80      	pop	{r7}
 80053f8:	4770      	bx	lr
	...

080053fc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80053fc:	b480      	push	{r7}
 80053fe:	b08b      	sub	sp, #44	; 0x2c
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
 8005404:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005406:	2300      	movs	r3, #0
 8005408:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800540a:	2300      	movs	r3, #0
 800540c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800540e:	e169      	b.n	80056e4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8005410:	2201      	movs	r2, #1
 8005412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005414:	fa02 f303 	lsl.w	r3, r2, r3
 8005418:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	69fa      	ldr	r2, [r7, #28]
 8005420:	4013      	ands	r3, r2
 8005422:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8005424:	69ba      	ldr	r2, [r7, #24]
 8005426:	69fb      	ldr	r3, [r7, #28]
 8005428:	429a      	cmp	r2, r3
 800542a:	f040 8158 	bne.w	80056de <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	4a9a      	ldr	r2, [pc, #616]	; (800569c <HAL_GPIO_Init+0x2a0>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d05e      	beq.n	80054f6 <HAL_GPIO_Init+0xfa>
 8005438:	4a98      	ldr	r2, [pc, #608]	; (800569c <HAL_GPIO_Init+0x2a0>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d875      	bhi.n	800552a <HAL_GPIO_Init+0x12e>
 800543e:	4a98      	ldr	r2, [pc, #608]	; (80056a0 <HAL_GPIO_Init+0x2a4>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d058      	beq.n	80054f6 <HAL_GPIO_Init+0xfa>
 8005444:	4a96      	ldr	r2, [pc, #600]	; (80056a0 <HAL_GPIO_Init+0x2a4>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d86f      	bhi.n	800552a <HAL_GPIO_Init+0x12e>
 800544a:	4a96      	ldr	r2, [pc, #600]	; (80056a4 <HAL_GPIO_Init+0x2a8>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d052      	beq.n	80054f6 <HAL_GPIO_Init+0xfa>
 8005450:	4a94      	ldr	r2, [pc, #592]	; (80056a4 <HAL_GPIO_Init+0x2a8>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d869      	bhi.n	800552a <HAL_GPIO_Init+0x12e>
 8005456:	4a94      	ldr	r2, [pc, #592]	; (80056a8 <HAL_GPIO_Init+0x2ac>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d04c      	beq.n	80054f6 <HAL_GPIO_Init+0xfa>
 800545c:	4a92      	ldr	r2, [pc, #584]	; (80056a8 <HAL_GPIO_Init+0x2ac>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d863      	bhi.n	800552a <HAL_GPIO_Init+0x12e>
 8005462:	4a92      	ldr	r2, [pc, #584]	; (80056ac <HAL_GPIO_Init+0x2b0>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d046      	beq.n	80054f6 <HAL_GPIO_Init+0xfa>
 8005468:	4a90      	ldr	r2, [pc, #576]	; (80056ac <HAL_GPIO_Init+0x2b0>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d85d      	bhi.n	800552a <HAL_GPIO_Init+0x12e>
 800546e:	2b12      	cmp	r3, #18
 8005470:	d82a      	bhi.n	80054c8 <HAL_GPIO_Init+0xcc>
 8005472:	2b12      	cmp	r3, #18
 8005474:	d859      	bhi.n	800552a <HAL_GPIO_Init+0x12e>
 8005476:	a201      	add	r2, pc, #4	; (adr r2, 800547c <HAL_GPIO_Init+0x80>)
 8005478:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800547c:	080054f7 	.word	0x080054f7
 8005480:	080054d1 	.word	0x080054d1
 8005484:	080054e3 	.word	0x080054e3
 8005488:	08005525 	.word	0x08005525
 800548c:	0800552b 	.word	0x0800552b
 8005490:	0800552b 	.word	0x0800552b
 8005494:	0800552b 	.word	0x0800552b
 8005498:	0800552b 	.word	0x0800552b
 800549c:	0800552b 	.word	0x0800552b
 80054a0:	0800552b 	.word	0x0800552b
 80054a4:	0800552b 	.word	0x0800552b
 80054a8:	0800552b 	.word	0x0800552b
 80054ac:	0800552b 	.word	0x0800552b
 80054b0:	0800552b 	.word	0x0800552b
 80054b4:	0800552b 	.word	0x0800552b
 80054b8:	0800552b 	.word	0x0800552b
 80054bc:	0800552b 	.word	0x0800552b
 80054c0:	080054d9 	.word	0x080054d9
 80054c4:	080054ed 	.word	0x080054ed
 80054c8:	4a79      	ldr	r2, [pc, #484]	; (80056b0 <HAL_GPIO_Init+0x2b4>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d013      	beq.n	80054f6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80054ce:	e02c      	b.n	800552a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	68db      	ldr	r3, [r3, #12]
 80054d4:	623b      	str	r3, [r7, #32]
          break;
 80054d6:	e029      	b.n	800552c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	68db      	ldr	r3, [r3, #12]
 80054dc:	3304      	adds	r3, #4
 80054de:	623b      	str	r3, [r7, #32]
          break;
 80054e0:	e024      	b.n	800552c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	68db      	ldr	r3, [r3, #12]
 80054e6:	3308      	adds	r3, #8
 80054e8:	623b      	str	r3, [r7, #32]
          break;
 80054ea:	e01f      	b.n	800552c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	68db      	ldr	r3, [r3, #12]
 80054f0:	330c      	adds	r3, #12
 80054f2:	623b      	str	r3, [r7, #32]
          break;
 80054f4:	e01a      	b.n	800552c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	689b      	ldr	r3, [r3, #8]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d102      	bne.n	8005504 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80054fe:	2304      	movs	r3, #4
 8005500:	623b      	str	r3, [r7, #32]
          break;
 8005502:	e013      	b.n	800552c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	689b      	ldr	r3, [r3, #8]
 8005508:	2b01      	cmp	r3, #1
 800550a:	d105      	bne.n	8005518 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800550c:	2308      	movs	r3, #8
 800550e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	69fa      	ldr	r2, [r7, #28]
 8005514:	611a      	str	r2, [r3, #16]
          break;
 8005516:	e009      	b.n	800552c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005518:	2308      	movs	r3, #8
 800551a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	69fa      	ldr	r2, [r7, #28]
 8005520:	615a      	str	r2, [r3, #20]
          break;
 8005522:	e003      	b.n	800552c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8005524:	2300      	movs	r3, #0
 8005526:	623b      	str	r3, [r7, #32]
          break;
 8005528:	e000      	b.n	800552c <HAL_GPIO_Init+0x130>
          break;
 800552a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800552c:	69bb      	ldr	r3, [r7, #24]
 800552e:	2bff      	cmp	r3, #255	; 0xff
 8005530:	d801      	bhi.n	8005536 <HAL_GPIO_Init+0x13a>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	e001      	b.n	800553a <HAL_GPIO_Init+0x13e>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	3304      	adds	r3, #4
 800553a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800553c:	69bb      	ldr	r3, [r7, #24]
 800553e:	2bff      	cmp	r3, #255	; 0xff
 8005540:	d802      	bhi.n	8005548 <HAL_GPIO_Init+0x14c>
 8005542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005544:	009b      	lsls	r3, r3, #2
 8005546:	e002      	b.n	800554e <HAL_GPIO_Init+0x152>
 8005548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800554a:	3b08      	subs	r3, #8
 800554c:	009b      	lsls	r3, r3, #2
 800554e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	681a      	ldr	r2, [r3, #0]
 8005554:	210f      	movs	r1, #15
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	fa01 f303 	lsl.w	r3, r1, r3
 800555c:	43db      	mvns	r3, r3
 800555e:	401a      	ands	r2, r3
 8005560:	6a39      	ldr	r1, [r7, #32]
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	fa01 f303 	lsl.w	r3, r1, r3
 8005568:	431a      	orrs	r2, r3
 800556a:	697b      	ldr	r3, [r7, #20]
 800556c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005576:	2b00      	cmp	r3, #0
 8005578:	f000 80b1 	beq.w	80056de <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800557c:	4b4d      	ldr	r3, [pc, #308]	; (80056b4 <HAL_GPIO_Init+0x2b8>)
 800557e:	699b      	ldr	r3, [r3, #24]
 8005580:	4a4c      	ldr	r2, [pc, #304]	; (80056b4 <HAL_GPIO_Init+0x2b8>)
 8005582:	f043 0301 	orr.w	r3, r3, #1
 8005586:	6193      	str	r3, [r2, #24]
 8005588:	4b4a      	ldr	r3, [pc, #296]	; (80056b4 <HAL_GPIO_Init+0x2b8>)
 800558a:	699b      	ldr	r3, [r3, #24]
 800558c:	f003 0301 	and.w	r3, r3, #1
 8005590:	60bb      	str	r3, [r7, #8]
 8005592:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8005594:	4a48      	ldr	r2, [pc, #288]	; (80056b8 <HAL_GPIO_Init+0x2bc>)
 8005596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005598:	089b      	lsrs	r3, r3, #2
 800559a:	3302      	adds	r3, #2
 800559c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055a0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80055a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055a4:	f003 0303 	and.w	r3, r3, #3
 80055a8:	009b      	lsls	r3, r3, #2
 80055aa:	220f      	movs	r2, #15
 80055ac:	fa02 f303 	lsl.w	r3, r2, r3
 80055b0:	43db      	mvns	r3, r3
 80055b2:	68fa      	ldr	r2, [r7, #12]
 80055b4:	4013      	ands	r3, r2
 80055b6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	4a40      	ldr	r2, [pc, #256]	; (80056bc <HAL_GPIO_Init+0x2c0>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d013      	beq.n	80055e8 <HAL_GPIO_Init+0x1ec>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	4a3f      	ldr	r2, [pc, #252]	; (80056c0 <HAL_GPIO_Init+0x2c4>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d00d      	beq.n	80055e4 <HAL_GPIO_Init+0x1e8>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	4a3e      	ldr	r2, [pc, #248]	; (80056c4 <HAL_GPIO_Init+0x2c8>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d007      	beq.n	80055e0 <HAL_GPIO_Init+0x1e4>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	4a3d      	ldr	r2, [pc, #244]	; (80056c8 <HAL_GPIO_Init+0x2cc>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d101      	bne.n	80055dc <HAL_GPIO_Init+0x1e0>
 80055d8:	2303      	movs	r3, #3
 80055da:	e006      	b.n	80055ea <HAL_GPIO_Init+0x1ee>
 80055dc:	2304      	movs	r3, #4
 80055de:	e004      	b.n	80055ea <HAL_GPIO_Init+0x1ee>
 80055e0:	2302      	movs	r3, #2
 80055e2:	e002      	b.n	80055ea <HAL_GPIO_Init+0x1ee>
 80055e4:	2301      	movs	r3, #1
 80055e6:	e000      	b.n	80055ea <HAL_GPIO_Init+0x1ee>
 80055e8:	2300      	movs	r3, #0
 80055ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055ec:	f002 0203 	and.w	r2, r2, #3
 80055f0:	0092      	lsls	r2, r2, #2
 80055f2:	4093      	lsls	r3, r2
 80055f4:	68fa      	ldr	r2, [r7, #12]
 80055f6:	4313      	orrs	r3, r2
 80055f8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80055fa:	492f      	ldr	r1, [pc, #188]	; (80056b8 <HAL_GPIO_Init+0x2bc>)
 80055fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055fe:	089b      	lsrs	r3, r3, #2
 8005600:	3302      	adds	r3, #2
 8005602:	68fa      	ldr	r2, [r7, #12]
 8005604:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005610:	2b00      	cmp	r3, #0
 8005612:	d006      	beq.n	8005622 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8005614:	4b2d      	ldr	r3, [pc, #180]	; (80056cc <HAL_GPIO_Init+0x2d0>)
 8005616:	681a      	ldr	r2, [r3, #0]
 8005618:	492c      	ldr	r1, [pc, #176]	; (80056cc <HAL_GPIO_Init+0x2d0>)
 800561a:	69bb      	ldr	r3, [r7, #24]
 800561c:	4313      	orrs	r3, r2
 800561e:	600b      	str	r3, [r1, #0]
 8005620:	e006      	b.n	8005630 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8005622:	4b2a      	ldr	r3, [pc, #168]	; (80056cc <HAL_GPIO_Init+0x2d0>)
 8005624:	681a      	ldr	r2, [r3, #0]
 8005626:	69bb      	ldr	r3, [r7, #24]
 8005628:	43db      	mvns	r3, r3
 800562a:	4928      	ldr	r1, [pc, #160]	; (80056cc <HAL_GPIO_Init+0x2d0>)
 800562c:	4013      	ands	r3, r2
 800562e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005638:	2b00      	cmp	r3, #0
 800563a:	d006      	beq.n	800564a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800563c:	4b23      	ldr	r3, [pc, #140]	; (80056cc <HAL_GPIO_Init+0x2d0>)
 800563e:	685a      	ldr	r2, [r3, #4]
 8005640:	4922      	ldr	r1, [pc, #136]	; (80056cc <HAL_GPIO_Init+0x2d0>)
 8005642:	69bb      	ldr	r3, [r7, #24]
 8005644:	4313      	orrs	r3, r2
 8005646:	604b      	str	r3, [r1, #4]
 8005648:	e006      	b.n	8005658 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800564a:	4b20      	ldr	r3, [pc, #128]	; (80056cc <HAL_GPIO_Init+0x2d0>)
 800564c:	685a      	ldr	r2, [r3, #4]
 800564e:	69bb      	ldr	r3, [r7, #24]
 8005650:	43db      	mvns	r3, r3
 8005652:	491e      	ldr	r1, [pc, #120]	; (80056cc <HAL_GPIO_Init+0x2d0>)
 8005654:	4013      	ands	r3, r2
 8005656:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005660:	2b00      	cmp	r3, #0
 8005662:	d006      	beq.n	8005672 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8005664:	4b19      	ldr	r3, [pc, #100]	; (80056cc <HAL_GPIO_Init+0x2d0>)
 8005666:	689a      	ldr	r2, [r3, #8]
 8005668:	4918      	ldr	r1, [pc, #96]	; (80056cc <HAL_GPIO_Init+0x2d0>)
 800566a:	69bb      	ldr	r3, [r7, #24]
 800566c:	4313      	orrs	r3, r2
 800566e:	608b      	str	r3, [r1, #8]
 8005670:	e006      	b.n	8005680 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8005672:	4b16      	ldr	r3, [pc, #88]	; (80056cc <HAL_GPIO_Init+0x2d0>)
 8005674:	689a      	ldr	r2, [r3, #8]
 8005676:	69bb      	ldr	r3, [r7, #24]
 8005678:	43db      	mvns	r3, r3
 800567a:	4914      	ldr	r1, [pc, #80]	; (80056cc <HAL_GPIO_Init+0x2d0>)
 800567c:	4013      	ands	r3, r2
 800567e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005688:	2b00      	cmp	r3, #0
 800568a:	d021      	beq.n	80056d0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800568c:	4b0f      	ldr	r3, [pc, #60]	; (80056cc <HAL_GPIO_Init+0x2d0>)
 800568e:	68da      	ldr	r2, [r3, #12]
 8005690:	490e      	ldr	r1, [pc, #56]	; (80056cc <HAL_GPIO_Init+0x2d0>)
 8005692:	69bb      	ldr	r3, [r7, #24]
 8005694:	4313      	orrs	r3, r2
 8005696:	60cb      	str	r3, [r1, #12]
 8005698:	e021      	b.n	80056de <HAL_GPIO_Init+0x2e2>
 800569a:	bf00      	nop
 800569c:	10320000 	.word	0x10320000
 80056a0:	10310000 	.word	0x10310000
 80056a4:	10220000 	.word	0x10220000
 80056a8:	10210000 	.word	0x10210000
 80056ac:	10120000 	.word	0x10120000
 80056b0:	10110000 	.word	0x10110000
 80056b4:	40021000 	.word	0x40021000
 80056b8:	40010000 	.word	0x40010000
 80056bc:	40010800 	.word	0x40010800
 80056c0:	40010c00 	.word	0x40010c00
 80056c4:	40011000 	.word	0x40011000
 80056c8:	40011400 	.word	0x40011400
 80056cc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80056d0:	4b0b      	ldr	r3, [pc, #44]	; (8005700 <HAL_GPIO_Init+0x304>)
 80056d2:	68da      	ldr	r2, [r3, #12]
 80056d4:	69bb      	ldr	r3, [r7, #24]
 80056d6:	43db      	mvns	r3, r3
 80056d8:	4909      	ldr	r1, [pc, #36]	; (8005700 <HAL_GPIO_Init+0x304>)
 80056da:	4013      	ands	r3, r2
 80056dc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80056de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056e0:	3301      	adds	r3, #1
 80056e2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	681a      	ldr	r2, [r3, #0]
 80056e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056ea:	fa22 f303 	lsr.w	r3, r2, r3
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	f47f ae8e 	bne.w	8005410 <HAL_GPIO_Init+0x14>
  }
}
 80056f4:	bf00      	nop
 80056f6:	bf00      	nop
 80056f8:	372c      	adds	r7, #44	; 0x2c
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bc80      	pop	{r7}
 80056fe:	4770      	bx	lr
 8005700:	40010400 	.word	0x40010400

08005704 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005704:	b480      	push	{r7}
 8005706:	b085      	sub	sp, #20
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
 800570c:	460b      	mov	r3, r1
 800570e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	689a      	ldr	r2, [r3, #8]
 8005714:	887b      	ldrh	r3, [r7, #2]
 8005716:	4013      	ands	r3, r2
 8005718:	2b00      	cmp	r3, #0
 800571a:	d002      	beq.n	8005722 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800571c:	2301      	movs	r3, #1
 800571e:	73fb      	strb	r3, [r7, #15]
 8005720:	e001      	b.n	8005726 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005722:	2300      	movs	r3, #0
 8005724:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005726:	7bfb      	ldrb	r3, [r7, #15]
}
 8005728:	4618      	mov	r0, r3
 800572a:	3714      	adds	r7, #20
 800572c:	46bd      	mov	sp, r7
 800572e:	bc80      	pop	{r7}
 8005730:	4770      	bx	lr

08005732 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005732:	b480      	push	{r7}
 8005734:	b083      	sub	sp, #12
 8005736:	af00      	add	r7, sp, #0
 8005738:	6078      	str	r0, [r7, #4]
 800573a:	460b      	mov	r3, r1
 800573c:	807b      	strh	r3, [r7, #2]
 800573e:	4613      	mov	r3, r2
 8005740:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005742:	787b      	ldrb	r3, [r7, #1]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d003      	beq.n	8005750 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005748:	887a      	ldrh	r2, [r7, #2]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800574e:	e003      	b.n	8005758 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005750:	887b      	ldrh	r3, [r7, #2]
 8005752:	041a      	lsls	r2, r3, #16
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	611a      	str	r2, [r3, #16]
}
 8005758:	bf00      	nop
 800575a:	370c      	adds	r7, #12
 800575c:	46bd      	mov	sp, r7
 800575e:	bc80      	pop	{r7}
 8005760:	4770      	bx	lr
	...

08005764 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b084      	sub	sp, #16
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d101      	bne.n	8005776 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005772:	2301      	movs	r3, #1
 8005774:	e12b      	b.n	80059ce <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800577c:	b2db      	uxtb	r3, r3
 800577e:	2b00      	cmp	r3, #0
 8005780:	d106      	bne.n	8005790 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2200      	movs	r2, #0
 8005786:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f7fe f9f2 	bl	8003b74 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2224      	movs	r2, #36	; 0x24
 8005794:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f022 0201 	bic.w	r2, r2, #1
 80057a6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80057b6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	681a      	ldr	r2, [r3, #0]
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80057c6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80057c8:	f002 fc0a 	bl	8007fe0 <HAL_RCC_GetPCLK1Freq>
 80057cc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	685b      	ldr	r3, [r3, #4]
 80057d2:	4a81      	ldr	r2, [pc, #516]	; (80059d8 <HAL_I2C_Init+0x274>)
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d807      	bhi.n	80057e8 <HAL_I2C_Init+0x84>
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	4a80      	ldr	r2, [pc, #512]	; (80059dc <HAL_I2C_Init+0x278>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	bf94      	ite	ls
 80057e0:	2301      	movls	r3, #1
 80057e2:	2300      	movhi	r3, #0
 80057e4:	b2db      	uxtb	r3, r3
 80057e6:	e006      	b.n	80057f6 <HAL_I2C_Init+0x92>
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	4a7d      	ldr	r2, [pc, #500]	; (80059e0 <HAL_I2C_Init+0x27c>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	bf94      	ite	ls
 80057f0:	2301      	movls	r3, #1
 80057f2:	2300      	movhi	r3, #0
 80057f4:	b2db      	uxtb	r3, r3
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d001      	beq.n	80057fe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80057fa:	2301      	movs	r3, #1
 80057fc:	e0e7      	b.n	80059ce <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	4a78      	ldr	r2, [pc, #480]	; (80059e4 <HAL_I2C_Init+0x280>)
 8005802:	fba2 2303 	umull	r2, r3, r2, r3
 8005806:	0c9b      	lsrs	r3, r3, #18
 8005808:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	68ba      	ldr	r2, [r7, #8]
 800581a:	430a      	orrs	r2, r1
 800581c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	6a1b      	ldr	r3, [r3, #32]
 8005824:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	685b      	ldr	r3, [r3, #4]
 800582c:	4a6a      	ldr	r2, [pc, #424]	; (80059d8 <HAL_I2C_Init+0x274>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d802      	bhi.n	8005838 <HAL_I2C_Init+0xd4>
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	3301      	adds	r3, #1
 8005836:	e009      	b.n	800584c <HAL_I2C_Init+0xe8>
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800583e:	fb02 f303 	mul.w	r3, r2, r3
 8005842:	4a69      	ldr	r2, [pc, #420]	; (80059e8 <HAL_I2C_Init+0x284>)
 8005844:	fba2 2303 	umull	r2, r3, r2, r3
 8005848:	099b      	lsrs	r3, r3, #6
 800584a:	3301      	adds	r3, #1
 800584c:	687a      	ldr	r2, [r7, #4]
 800584e:	6812      	ldr	r2, [r2, #0]
 8005850:	430b      	orrs	r3, r1
 8005852:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	69db      	ldr	r3, [r3, #28]
 800585a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800585e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	495c      	ldr	r1, [pc, #368]	; (80059d8 <HAL_I2C_Init+0x274>)
 8005868:	428b      	cmp	r3, r1
 800586a:	d819      	bhi.n	80058a0 <HAL_I2C_Init+0x13c>
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	1e59      	subs	r1, r3, #1
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	685b      	ldr	r3, [r3, #4]
 8005874:	005b      	lsls	r3, r3, #1
 8005876:	fbb1 f3f3 	udiv	r3, r1, r3
 800587a:	1c59      	adds	r1, r3, #1
 800587c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005880:	400b      	ands	r3, r1
 8005882:	2b00      	cmp	r3, #0
 8005884:	d00a      	beq.n	800589c <HAL_I2C_Init+0x138>
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	1e59      	subs	r1, r3, #1
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	005b      	lsls	r3, r3, #1
 8005890:	fbb1 f3f3 	udiv	r3, r1, r3
 8005894:	3301      	adds	r3, #1
 8005896:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800589a:	e051      	b.n	8005940 <HAL_I2C_Init+0x1dc>
 800589c:	2304      	movs	r3, #4
 800589e:	e04f      	b.n	8005940 <HAL_I2C_Init+0x1dc>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	689b      	ldr	r3, [r3, #8]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d111      	bne.n	80058cc <HAL_I2C_Init+0x168>
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	1e58      	subs	r0, r3, #1
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6859      	ldr	r1, [r3, #4]
 80058b0:	460b      	mov	r3, r1
 80058b2:	005b      	lsls	r3, r3, #1
 80058b4:	440b      	add	r3, r1
 80058b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80058ba:	3301      	adds	r3, #1
 80058bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	bf0c      	ite	eq
 80058c4:	2301      	moveq	r3, #1
 80058c6:	2300      	movne	r3, #0
 80058c8:	b2db      	uxtb	r3, r3
 80058ca:	e012      	b.n	80058f2 <HAL_I2C_Init+0x18e>
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	1e58      	subs	r0, r3, #1
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6859      	ldr	r1, [r3, #4]
 80058d4:	460b      	mov	r3, r1
 80058d6:	009b      	lsls	r3, r3, #2
 80058d8:	440b      	add	r3, r1
 80058da:	0099      	lsls	r1, r3, #2
 80058dc:	440b      	add	r3, r1
 80058de:	fbb0 f3f3 	udiv	r3, r0, r3
 80058e2:	3301      	adds	r3, #1
 80058e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	bf0c      	ite	eq
 80058ec:	2301      	moveq	r3, #1
 80058ee:	2300      	movne	r3, #0
 80058f0:	b2db      	uxtb	r3, r3
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d001      	beq.n	80058fa <HAL_I2C_Init+0x196>
 80058f6:	2301      	movs	r3, #1
 80058f8:	e022      	b.n	8005940 <HAL_I2C_Init+0x1dc>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	689b      	ldr	r3, [r3, #8]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d10e      	bne.n	8005920 <HAL_I2C_Init+0x1bc>
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	1e58      	subs	r0, r3, #1
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6859      	ldr	r1, [r3, #4]
 800590a:	460b      	mov	r3, r1
 800590c:	005b      	lsls	r3, r3, #1
 800590e:	440b      	add	r3, r1
 8005910:	fbb0 f3f3 	udiv	r3, r0, r3
 8005914:	3301      	adds	r3, #1
 8005916:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800591a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800591e:	e00f      	b.n	8005940 <HAL_I2C_Init+0x1dc>
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	1e58      	subs	r0, r3, #1
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6859      	ldr	r1, [r3, #4]
 8005928:	460b      	mov	r3, r1
 800592a:	009b      	lsls	r3, r3, #2
 800592c:	440b      	add	r3, r1
 800592e:	0099      	lsls	r1, r3, #2
 8005930:	440b      	add	r3, r1
 8005932:	fbb0 f3f3 	udiv	r3, r0, r3
 8005936:	3301      	adds	r3, #1
 8005938:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800593c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005940:	6879      	ldr	r1, [r7, #4]
 8005942:	6809      	ldr	r1, [r1, #0]
 8005944:	4313      	orrs	r3, r2
 8005946:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	69da      	ldr	r2, [r3, #28]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6a1b      	ldr	r3, [r3, #32]
 800595a:	431a      	orrs	r2, r3
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	430a      	orrs	r2, r1
 8005962:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	689b      	ldr	r3, [r3, #8]
 800596a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800596e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005972:	687a      	ldr	r2, [r7, #4]
 8005974:	6911      	ldr	r1, [r2, #16]
 8005976:	687a      	ldr	r2, [r7, #4]
 8005978:	68d2      	ldr	r2, [r2, #12]
 800597a:	4311      	orrs	r1, r2
 800597c:	687a      	ldr	r2, [r7, #4]
 800597e:	6812      	ldr	r2, [r2, #0]
 8005980:	430b      	orrs	r3, r1
 8005982:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	68db      	ldr	r3, [r3, #12]
 800598a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	695a      	ldr	r2, [r3, #20]
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	699b      	ldr	r3, [r3, #24]
 8005996:	431a      	orrs	r2, r3
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	430a      	orrs	r2, r1
 800599e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	681a      	ldr	r2, [r3, #0]
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f042 0201 	orr.w	r2, r2, #1
 80059ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2200      	movs	r2, #0
 80059b4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2220      	movs	r2, #32
 80059ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2200      	movs	r2, #0
 80059c2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2200      	movs	r2, #0
 80059c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80059cc:	2300      	movs	r3, #0
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	3710      	adds	r7, #16
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bd80      	pop	{r7, pc}
 80059d6:	bf00      	nop
 80059d8:	000186a0 	.word	0x000186a0
 80059dc:	001e847f 	.word	0x001e847f
 80059e0:	003d08ff 	.word	0x003d08ff
 80059e4:	431bde83 	.word	0x431bde83
 80059e8:	10624dd3 	.word	0x10624dd3

080059ec <HAL_I2C_Master_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 80059ec:	b480      	push	{r7}
 80059ee:	b087      	sub	sp, #28
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	60f8      	str	r0, [r7, #12]
 80059f4:	607a      	str	r2, [r7, #4]
 80059f6:	461a      	mov	r2, r3
 80059f8:	460b      	mov	r3, r1
 80059fa:	817b      	strh	r3, [r7, #10]
 80059fc:	4613      	mov	r3, r2
 80059fe:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8005a00:	2300      	movs	r3, #0
 8005a02:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a0a:	b2db      	uxtb	r3, r3
 8005a0c:	2b20      	cmp	r3, #32
 8005a0e:	f040 8085 	bne.w	8005b1c <HAL_I2C_Master_Transmit_IT+0x130>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8005a12:	4b45      	ldr	r3, [pc, #276]	; (8005b28 <HAL_I2C_Master_Transmit_IT+0x13c>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	08db      	lsrs	r3, r3, #3
 8005a18:	4a44      	ldr	r2, [pc, #272]	; (8005b2c <HAL_I2C_Master_Transmit_IT+0x140>)
 8005a1a:	fba2 2303 	umull	r2, r3, r2, r3
 8005a1e:	0a1a      	lsrs	r2, r3, #8
 8005a20:	4613      	mov	r3, r2
 8005a22:	009b      	lsls	r3, r3, #2
 8005a24:	4413      	add	r3, r2
 8005a26:	009a      	lsls	r2, r3, #2
 8005a28:	4413      	add	r3, r2
 8005a2a:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8005a2c:	697b      	ldr	r3, [r7, #20]
 8005a2e:	3b01      	subs	r3, #1
 8005a30:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d116      	bne.n	8005a66 <HAL_I2C_Master_Transmit_IT+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	2220      	movs	r2, #32
 8005a42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a52:	f043 0220 	orr.w	r2, r3, #32
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005a62:	2301      	movs	r3, #1
 8005a64:	e05b      	b.n	8005b1e <HAL_I2C_Master_Transmit_IT+0x132>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	699b      	ldr	r3, [r3, #24]
 8005a6c:	f003 0302 	and.w	r3, r3, #2
 8005a70:	2b02      	cmp	r3, #2
 8005a72:	d0db      	beq.n	8005a2c <HAL_I2C_Master_Transmit_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a7a:	2b01      	cmp	r3, #1
 8005a7c:	d101      	bne.n	8005a82 <HAL_I2C_Master_Transmit_IT+0x96>
 8005a7e:	2302      	movs	r3, #2
 8005a80:	e04d      	b.n	8005b1e <HAL_I2C_Master_Transmit_IT+0x132>
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2201      	movs	r2, #1
 8005a86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f003 0301 	and.w	r3, r3, #1
 8005a94:	2b01      	cmp	r3, #1
 8005a96:	d007      	beq.n	8005aa8 <HAL_I2C_Master_Transmit_IT+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	681a      	ldr	r2, [r3, #0]
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f042 0201 	orr.w	r2, r2, #1
 8005aa6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005ab6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	2221      	movs	r2, #33	; 0x21
 8005abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	2210      	movs	r2, #16
 8005ac4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	2200      	movs	r2, #0
 8005acc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	687a      	ldr	r2, [r7, #4]
 8005ad2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	893a      	ldrh	r2, [r7, #8]
 8005ad8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ade:	b29a      	uxth	r2, r3
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	4a12      	ldr	r2, [pc, #72]	; (8005b30 <HAL_I2C_Master_Transmit_IT+0x144>)
 8005ae8:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8005aea:	897a      	ldrh	r2, [r7, #10]
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	2200      	movs	r2, #0
 8005af4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	685a      	ldr	r2, [r3, #4]
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8005b06:	605a      	str	r2, [r3, #4]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b16:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8005b18:	2300      	movs	r3, #0
 8005b1a:	e000      	b.n	8005b1e <HAL_I2C_Master_Transmit_IT+0x132>
  }
  else
  {
    return HAL_BUSY;
 8005b1c:	2302      	movs	r3, #2
  }
}
 8005b1e:	4618      	mov	r0, r3
 8005b20:	371c      	adds	r7, #28
 8005b22:	46bd      	mov	sp, r7
 8005b24:	bc80      	pop	{r7}
 8005b26:	4770      	bx	lr
 8005b28:	20000144 	.word	0x20000144
 8005b2c:	14f8b589 	.word	0x14f8b589
 8005b30:	ffff0000 	.word	0xffff0000

08005b34 <HAL_I2C_Master_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8005b34:	b480      	push	{r7}
 8005b36:	b087      	sub	sp, #28
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	60f8      	str	r0, [r7, #12]
 8005b3c:	607a      	str	r2, [r7, #4]
 8005b3e:	461a      	mov	r2, r3
 8005b40:	460b      	mov	r3, r1
 8005b42:	817b      	strh	r3, [r7, #10]
 8005b44:	4613      	mov	r3, r2
 8005b46:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8005b48:	2300      	movs	r3, #0
 8005b4a:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b52:	b2db      	uxtb	r3, r3
 8005b54:	2b20      	cmp	r3, #32
 8005b56:	f040 808d 	bne.w	8005c74 <HAL_I2C_Master_Receive_IT+0x140>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8005b5a:	4b49      	ldr	r3, [pc, #292]	; (8005c80 <HAL_I2C_Master_Receive_IT+0x14c>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	08db      	lsrs	r3, r3, #3
 8005b60:	4a48      	ldr	r2, [pc, #288]	; (8005c84 <HAL_I2C_Master_Receive_IT+0x150>)
 8005b62:	fba2 2303 	umull	r2, r3, r2, r3
 8005b66:	0a1a      	lsrs	r2, r3, #8
 8005b68:	4613      	mov	r3, r2
 8005b6a:	009b      	lsls	r3, r3, #2
 8005b6c:	4413      	add	r3, r2
 8005b6e:	009a      	lsls	r2, r3, #2
 8005b70:	4413      	add	r3, r2
 8005b72:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8005b74:	697b      	ldr	r3, [r7, #20]
 8005b76:	3b01      	subs	r3, #1
 8005b78:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d116      	bne.n	8005bae <HAL_I2C_Master_Receive_IT+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	2200      	movs	r2, #0
 8005b84:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2220      	movs	r2, #32
 8005b8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	2200      	movs	r2, #0
 8005b92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b9a:	f043 0220 	orr.w	r2, r3, #32
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005baa:	2301      	movs	r3, #1
 8005bac:	e063      	b.n	8005c76 <HAL_I2C_Master_Receive_IT+0x142>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	699b      	ldr	r3, [r3, #24]
 8005bb4:	f003 0302 	and.w	r3, r3, #2
 8005bb8:	2b02      	cmp	r3, #2
 8005bba:	d0db      	beq.n	8005b74 <HAL_I2C_Master_Receive_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005bc2:	2b01      	cmp	r3, #1
 8005bc4:	d101      	bne.n	8005bca <HAL_I2C_Master_Receive_IT+0x96>
 8005bc6:	2302      	movs	r3, #2
 8005bc8:	e055      	b.n	8005c76 <HAL_I2C_Master_Receive_IT+0x142>
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	2201      	movs	r2, #1
 8005bce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f003 0301 	and.w	r3, r3, #1
 8005bdc:	2b01      	cmp	r3, #1
 8005bde:	d007      	beq.n	8005bf0 <HAL_I2C_Master_Receive_IT+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	681a      	ldr	r2, [r3, #0]
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f042 0201 	orr.w	r2, r2, #1
 8005bee:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	681a      	ldr	r2, [r3, #0]
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005bfe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	2222      	movs	r2, #34	; 0x22
 8005c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	2210      	movs	r2, #16
 8005c0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	2200      	movs	r2, #0
 8005c14:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	687a      	ldr	r2, [r7, #4]
 8005c1a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	893a      	ldrh	r2, [r7, #8]
 8005c20:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c26:	b29a      	uxth	r2, r3
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	4a16      	ldr	r2, [pc, #88]	; (8005c88 <HAL_I2C_Master_Receive_IT+0x154>)
 8005c30:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8005c32:	897a      	ldrh	r2, [r7, #10]
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	645a      	str	r2, [r3, #68]	; 0x44


    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	685a      	ldr	r2, [r3, #4]
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8005c4e:	605a      	str	r2, [r3, #4]

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	681a      	ldr	r2, [r3, #0]
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005c5e:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	681a      	ldr	r2, [r3, #0]
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c6e:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8005c70:	2300      	movs	r3, #0
 8005c72:	e000      	b.n	8005c76 <HAL_I2C_Master_Receive_IT+0x142>
  }
  else
  {
    return HAL_BUSY;
 8005c74:	2302      	movs	r3, #2
  }
}
 8005c76:	4618      	mov	r0, r3
 8005c78:	371c      	adds	r7, #28
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	bc80      	pop	{r7}
 8005c7e:	4770      	bx	lr
 8005c80:	20000144 	.word	0x20000144
 8005c84:	14f8b589 	.word	0x14f8b589
 8005c88:	ffff0000 	.word	0xffff0000

08005c8c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b088      	sub	sp, #32
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8005c94:	2300      	movs	r3, #0
 8005c96:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	685b      	ldr	r3, [r3, #4]
 8005c9e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ca4:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005cac:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cb4:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005cb6:	7bfb      	ldrb	r3, [r7, #15]
 8005cb8:	2b10      	cmp	r3, #16
 8005cba:	d003      	beq.n	8005cc4 <HAL_I2C_EV_IRQHandler+0x38>
 8005cbc:	7bfb      	ldrb	r3, [r7, #15]
 8005cbe:	2b40      	cmp	r3, #64	; 0x40
 8005cc0:	f040 80c1 	bne.w	8005e46 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	699b      	ldr	r3, [r3, #24]
 8005cca:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	695b      	ldr	r3, [r3, #20]
 8005cd2:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8005cd4:	69fb      	ldr	r3, [r7, #28]
 8005cd6:	f003 0301 	and.w	r3, r3, #1
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d10d      	bne.n	8005cfa <HAL_I2C_EV_IRQHandler+0x6e>
 8005cde:	693b      	ldr	r3, [r7, #16]
 8005ce0:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8005ce4:	d003      	beq.n	8005cee <HAL_I2C_EV_IRQHandler+0x62>
 8005ce6:	693b      	ldr	r3, [r7, #16]
 8005ce8:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8005cec:	d101      	bne.n	8005cf2 <HAL_I2C_EV_IRQHandler+0x66>
 8005cee:	2301      	movs	r3, #1
 8005cf0:	e000      	b.n	8005cf4 <HAL_I2C_EV_IRQHandler+0x68>
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	2b01      	cmp	r3, #1
 8005cf6:	f000 8132 	beq.w	8005f5e <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005cfa:	69fb      	ldr	r3, [r7, #28]
 8005cfc:	f003 0301 	and.w	r3, r3, #1
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d00c      	beq.n	8005d1e <HAL_I2C_EV_IRQHandler+0x92>
 8005d04:	697b      	ldr	r3, [r7, #20]
 8005d06:	0a5b      	lsrs	r3, r3, #9
 8005d08:	f003 0301 	and.w	r3, r3, #1
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d006      	beq.n	8005d1e <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8005d10:	6878      	ldr	r0, [r7, #4]
 8005d12:	f001 fc51 	bl	80075b8 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f000 fd53 	bl	80067c2 <I2C_Master_SB>
 8005d1c:	e092      	b.n	8005e44 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005d1e:	69fb      	ldr	r3, [r7, #28]
 8005d20:	08db      	lsrs	r3, r3, #3
 8005d22:	f003 0301 	and.w	r3, r3, #1
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d009      	beq.n	8005d3e <HAL_I2C_EV_IRQHandler+0xb2>
 8005d2a:	697b      	ldr	r3, [r7, #20]
 8005d2c:	0a5b      	lsrs	r3, r3, #9
 8005d2e:	f003 0301 	and.w	r3, r3, #1
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d003      	beq.n	8005d3e <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8005d36:	6878      	ldr	r0, [r7, #4]
 8005d38:	f000 fdc8 	bl	80068cc <I2C_Master_ADD10>
 8005d3c:	e082      	b.n	8005e44 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005d3e:	69fb      	ldr	r3, [r7, #28]
 8005d40:	085b      	lsrs	r3, r3, #1
 8005d42:	f003 0301 	and.w	r3, r3, #1
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d009      	beq.n	8005d5e <HAL_I2C_EV_IRQHandler+0xd2>
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	0a5b      	lsrs	r3, r3, #9
 8005d4e:	f003 0301 	and.w	r3, r3, #1
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d003      	beq.n	8005d5e <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8005d56:	6878      	ldr	r0, [r7, #4]
 8005d58:	f000 fde1 	bl	800691e <I2C_Master_ADDR>
 8005d5c:	e072      	b.n	8005e44 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8005d5e:	69bb      	ldr	r3, [r7, #24]
 8005d60:	089b      	lsrs	r3, r3, #2
 8005d62:	f003 0301 	and.w	r3, r3, #1
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d03b      	beq.n	8005de2 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d74:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d78:	f000 80f3 	beq.w	8005f62 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005d7c:	69fb      	ldr	r3, [r7, #28]
 8005d7e:	09db      	lsrs	r3, r3, #7
 8005d80:	f003 0301 	and.w	r3, r3, #1
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d00f      	beq.n	8005da8 <HAL_I2C_EV_IRQHandler+0x11c>
 8005d88:	697b      	ldr	r3, [r7, #20]
 8005d8a:	0a9b      	lsrs	r3, r3, #10
 8005d8c:	f003 0301 	and.w	r3, r3, #1
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d009      	beq.n	8005da8 <HAL_I2C_EV_IRQHandler+0x11c>
 8005d94:	69fb      	ldr	r3, [r7, #28]
 8005d96:	089b      	lsrs	r3, r3, #2
 8005d98:	f003 0301 	and.w	r3, r3, #1
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d103      	bne.n	8005da8 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8005da0:	6878      	ldr	r0, [r7, #4]
 8005da2:	f000 f9cd 	bl	8006140 <I2C_MasterTransmit_TXE>
 8005da6:	e04d      	b.n	8005e44 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005da8:	69fb      	ldr	r3, [r7, #28]
 8005daa:	089b      	lsrs	r3, r3, #2
 8005dac:	f003 0301 	and.w	r3, r3, #1
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	f000 80d6 	beq.w	8005f62 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005db6:	697b      	ldr	r3, [r7, #20]
 8005db8:	0a5b      	lsrs	r3, r3, #9
 8005dba:	f003 0301 	and.w	r3, r3, #1
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	f000 80cf 	beq.w	8005f62 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005dc4:	7bbb      	ldrb	r3, [r7, #14]
 8005dc6:	2b21      	cmp	r3, #33	; 0x21
 8005dc8:	d103      	bne.n	8005dd2 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8005dca:	6878      	ldr	r0, [r7, #4]
 8005dcc:	f000 fa54 	bl	8006278 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005dd0:	e0c7      	b.n	8005f62 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8005dd2:	7bfb      	ldrb	r3, [r7, #15]
 8005dd4:	2b40      	cmp	r3, #64	; 0x40
 8005dd6:	f040 80c4 	bne.w	8005f62 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005dda:	6878      	ldr	r0, [r7, #4]
 8005ddc:	f000 fac2 	bl	8006364 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005de0:	e0bf      	b.n	8005f62 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	685b      	ldr	r3, [r3, #4]
 8005de8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005dec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005df0:	f000 80b7 	beq.w	8005f62 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005df4:	69fb      	ldr	r3, [r7, #28]
 8005df6:	099b      	lsrs	r3, r3, #6
 8005df8:	f003 0301 	and.w	r3, r3, #1
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d00f      	beq.n	8005e20 <HAL_I2C_EV_IRQHandler+0x194>
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	0a9b      	lsrs	r3, r3, #10
 8005e04:	f003 0301 	and.w	r3, r3, #1
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d009      	beq.n	8005e20 <HAL_I2C_EV_IRQHandler+0x194>
 8005e0c:	69fb      	ldr	r3, [r7, #28]
 8005e0e:	089b      	lsrs	r3, r3, #2
 8005e10:	f003 0301 	and.w	r3, r3, #1
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d103      	bne.n	8005e20 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8005e18:	6878      	ldr	r0, [r7, #4]
 8005e1a:	f000 fb37 	bl	800648c <I2C_MasterReceive_RXNE>
 8005e1e:	e011      	b.n	8005e44 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005e20:	69fb      	ldr	r3, [r7, #28]
 8005e22:	089b      	lsrs	r3, r3, #2
 8005e24:	f003 0301 	and.w	r3, r3, #1
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	f000 809a 	beq.w	8005f62 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005e2e:	697b      	ldr	r3, [r7, #20]
 8005e30:	0a5b      	lsrs	r3, r3, #9
 8005e32:	f003 0301 	and.w	r3, r3, #1
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	f000 8093 	beq.w	8005f62 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8005e3c:	6878      	ldr	r0, [r7, #4]
 8005e3e:	f000 fbd6 	bl	80065ee <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005e42:	e08e      	b.n	8005f62 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005e44:	e08d      	b.n	8005f62 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d004      	beq.n	8005e58 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	695b      	ldr	r3, [r3, #20]
 8005e54:	61fb      	str	r3, [r7, #28]
 8005e56:	e007      	b.n	8005e68 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	699b      	ldr	r3, [r3, #24]
 8005e5e:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	695b      	ldr	r3, [r3, #20]
 8005e66:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005e68:	69fb      	ldr	r3, [r7, #28]
 8005e6a:	085b      	lsrs	r3, r3, #1
 8005e6c:	f003 0301 	and.w	r3, r3, #1
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d012      	beq.n	8005e9a <HAL_I2C_EV_IRQHandler+0x20e>
 8005e74:	697b      	ldr	r3, [r7, #20]
 8005e76:	0a5b      	lsrs	r3, r3, #9
 8005e78:	f003 0301 	and.w	r3, r3, #1
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d00c      	beq.n	8005e9a <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d003      	beq.n	8005e90 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	699b      	ldr	r3, [r3, #24]
 8005e8e:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8005e90:	69b9      	ldr	r1, [r7, #24]
 8005e92:	6878      	ldr	r0, [r7, #4]
 8005e94:	f000 ff9a 	bl	8006dcc <I2C_Slave_ADDR>
 8005e98:	e066      	b.n	8005f68 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005e9a:	69fb      	ldr	r3, [r7, #28]
 8005e9c:	091b      	lsrs	r3, r3, #4
 8005e9e:	f003 0301 	and.w	r3, r3, #1
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d009      	beq.n	8005eba <HAL_I2C_EV_IRQHandler+0x22e>
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	0a5b      	lsrs	r3, r3, #9
 8005eaa:	f003 0301 	and.w	r3, r3, #1
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d003      	beq.n	8005eba <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8005eb2:	6878      	ldr	r0, [r7, #4]
 8005eb4:	f000 ffd4 	bl	8006e60 <I2C_Slave_STOPF>
 8005eb8:	e056      	b.n	8005f68 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005eba:	7bbb      	ldrb	r3, [r7, #14]
 8005ebc:	2b21      	cmp	r3, #33	; 0x21
 8005ebe:	d002      	beq.n	8005ec6 <HAL_I2C_EV_IRQHandler+0x23a>
 8005ec0:	7bbb      	ldrb	r3, [r7, #14]
 8005ec2:	2b29      	cmp	r3, #41	; 0x29
 8005ec4:	d125      	bne.n	8005f12 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005ec6:	69fb      	ldr	r3, [r7, #28]
 8005ec8:	09db      	lsrs	r3, r3, #7
 8005eca:	f003 0301 	and.w	r3, r3, #1
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d00f      	beq.n	8005ef2 <HAL_I2C_EV_IRQHandler+0x266>
 8005ed2:	697b      	ldr	r3, [r7, #20]
 8005ed4:	0a9b      	lsrs	r3, r3, #10
 8005ed6:	f003 0301 	and.w	r3, r3, #1
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d009      	beq.n	8005ef2 <HAL_I2C_EV_IRQHandler+0x266>
 8005ede:	69fb      	ldr	r3, [r7, #28]
 8005ee0:	089b      	lsrs	r3, r3, #2
 8005ee2:	f003 0301 	and.w	r3, r3, #1
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d103      	bne.n	8005ef2 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f000 feb2 	bl	8006c54 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005ef0:	e039      	b.n	8005f66 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005ef2:	69fb      	ldr	r3, [r7, #28]
 8005ef4:	089b      	lsrs	r3, r3, #2
 8005ef6:	f003 0301 	and.w	r3, r3, #1
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d033      	beq.n	8005f66 <HAL_I2C_EV_IRQHandler+0x2da>
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	0a5b      	lsrs	r3, r3, #9
 8005f02:	f003 0301 	and.w	r3, r3, #1
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d02d      	beq.n	8005f66 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	f000 fedf 	bl	8006cce <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005f10:	e029      	b.n	8005f66 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005f12:	69fb      	ldr	r3, [r7, #28]
 8005f14:	099b      	lsrs	r3, r3, #6
 8005f16:	f003 0301 	and.w	r3, r3, #1
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d00f      	beq.n	8005f3e <HAL_I2C_EV_IRQHandler+0x2b2>
 8005f1e:	697b      	ldr	r3, [r7, #20]
 8005f20:	0a9b      	lsrs	r3, r3, #10
 8005f22:	f003 0301 	and.w	r3, r3, #1
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d009      	beq.n	8005f3e <HAL_I2C_EV_IRQHandler+0x2b2>
 8005f2a:	69fb      	ldr	r3, [r7, #28]
 8005f2c:	089b      	lsrs	r3, r3, #2
 8005f2e:	f003 0301 	and.w	r3, r3, #1
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d103      	bne.n	8005f3e <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	f000 fee9 	bl	8006d0e <I2C_SlaveReceive_RXNE>
 8005f3c:	e014      	b.n	8005f68 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005f3e:	69fb      	ldr	r3, [r7, #28]
 8005f40:	089b      	lsrs	r3, r3, #2
 8005f42:	f003 0301 	and.w	r3, r3, #1
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d00e      	beq.n	8005f68 <HAL_I2C_EV_IRQHandler+0x2dc>
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	0a5b      	lsrs	r3, r3, #9
 8005f4e:	f003 0301 	and.w	r3, r3, #1
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d008      	beq.n	8005f68 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8005f56:	6878      	ldr	r0, [r7, #4]
 8005f58:	f000 ff17 	bl	8006d8a <I2C_SlaveReceive_BTF>
 8005f5c:	e004      	b.n	8005f68 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8005f5e:	bf00      	nop
 8005f60:	e002      	b.n	8005f68 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005f62:	bf00      	nop
 8005f64:	e000      	b.n	8005f68 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005f66:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8005f68:	3720      	adds	r7, #32
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}

08005f6e <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005f6e:	b580      	push	{r7, lr}
 8005f70:	b08a      	sub	sp, #40	; 0x28
 8005f72:	af00      	add	r7, sp, #0
 8005f74:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	695b      	ldr	r3, [r3, #20]
 8005f7c:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	685b      	ldr	r3, [r3, #4]
 8005f84:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8005f86:	2300      	movs	r3, #0
 8005f88:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005f90:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005f92:	6a3b      	ldr	r3, [r7, #32]
 8005f94:	0a1b      	lsrs	r3, r3, #8
 8005f96:	f003 0301 	and.w	r3, r3, #1
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d016      	beq.n	8005fcc <HAL_I2C_ER_IRQHandler+0x5e>
 8005f9e:	69fb      	ldr	r3, [r7, #28]
 8005fa0:	0a1b      	lsrs	r3, r3, #8
 8005fa2:	f003 0301 	and.w	r3, r3, #1
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d010      	beq.n	8005fcc <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8005faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fac:	f043 0301 	orr.w	r3, r3, #1
 8005fb0:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005fba:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	681a      	ldr	r2, [r3, #0]
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005fca:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005fcc:	6a3b      	ldr	r3, [r7, #32]
 8005fce:	0a5b      	lsrs	r3, r3, #9
 8005fd0:	f003 0301 	and.w	r3, r3, #1
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d00e      	beq.n	8005ff6 <HAL_I2C_ER_IRQHandler+0x88>
 8005fd8:	69fb      	ldr	r3, [r7, #28]
 8005fda:	0a1b      	lsrs	r3, r3, #8
 8005fdc:	f003 0301 	and.w	r3, r3, #1
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d008      	beq.n	8005ff6 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8005fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fe6:	f043 0302 	orr.w	r3, r3, #2
 8005fea:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8005ff4:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005ff6:	6a3b      	ldr	r3, [r7, #32]
 8005ff8:	0a9b      	lsrs	r3, r3, #10
 8005ffa:	f003 0301 	and.w	r3, r3, #1
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d03f      	beq.n	8006082 <HAL_I2C_ER_IRQHandler+0x114>
 8006002:	69fb      	ldr	r3, [r7, #28]
 8006004:	0a1b      	lsrs	r3, r3, #8
 8006006:	f003 0301 	and.w	r3, r3, #1
 800600a:	2b00      	cmp	r3, #0
 800600c:	d039      	beq.n	8006082 <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 800600e:	7efb      	ldrb	r3, [r7, #27]
 8006010:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006016:	b29b      	uxth	r3, r3
 8006018:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006020:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006026:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8006028:	7ebb      	ldrb	r3, [r7, #26]
 800602a:	2b20      	cmp	r3, #32
 800602c:	d112      	bne.n	8006054 <HAL_I2C_ER_IRQHandler+0xe6>
 800602e:	697b      	ldr	r3, [r7, #20]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d10f      	bne.n	8006054 <HAL_I2C_ER_IRQHandler+0xe6>
 8006034:	7cfb      	ldrb	r3, [r7, #19]
 8006036:	2b21      	cmp	r3, #33	; 0x21
 8006038:	d008      	beq.n	800604c <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800603a:	7cfb      	ldrb	r3, [r7, #19]
 800603c:	2b29      	cmp	r3, #41	; 0x29
 800603e:	d005      	beq.n	800604c <HAL_I2C_ER_IRQHandler+0xde>
 8006040:	7cfb      	ldrb	r3, [r7, #19]
 8006042:	2b28      	cmp	r3, #40	; 0x28
 8006044:	d106      	bne.n	8006054 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	2b21      	cmp	r3, #33	; 0x21
 800604a:	d103      	bne.n	8006054 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 800604c:	6878      	ldr	r0, [r7, #4]
 800604e:	f001 f837 	bl	80070c0 <I2C_Slave_AF>
 8006052:	e016      	b.n	8006082 <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800605c:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800605e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006060:	f043 0304 	orr.w	r3, r3, #4
 8006064:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8006066:	7efb      	ldrb	r3, [r7, #27]
 8006068:	2b10      	cmp	r3, #16
 800606a:	d002      	beq.n	8006072 <HAL_I2C_ER_IRQHandler+0x104>
 800606c:	7efb      	ldrb	r3, [r7, #27]
 800606e:	2b40      	cmp	r3, #64	; 0x40
 8006070:	d107      	bne.n	8006082 <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	681a      	ldr	r2, [r3, #0]
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006080:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006082:	6a3b      	ldr	r3, [r7, #32]
 8006084:	0adb      	lsrs	r3, r3, #11
 8006086:	f003 0301 	and.w	r3, r3, #1
 800608a:	2b00      	cmp	r3, #0
 800608c:	d00e      	beq.n	80060ac <HAL_I2C_ER_IRQHandler+0x13e>
 800608e:	69fb      	ldr	r3, [r7, #28]
 8006090:	0a1b      	lsrs	r3, r3, #8
 8006092:	f003 0301 	and.w	r3, r3, #1
 8006096:	2b00      	cmp	r3, #0
 8006098:	d008      	beq.n	80060ac <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 800609a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800609c:	f043 0308 	orr.w	r3, r3, #8
 80060a0:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80060aa:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80060ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d008      	beq.n	80060c4 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80060b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060b8:	431a      	orrs	r2, r3
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 80060be:	6878      	ldr	r0, [r7, #4]
 80060c0:	f001 f86e 	bl	80071a0 <I2C_ITError>
  }
}
 80060c4:	bf00      	nop
 80060c6:	3728      	adds	r7, #40	; 0x28
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bd80      	pop	{r7, pc}

080060cc <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80060cc:	b480      	push	{r7}
 80060ce:	b083      	sub	sp, #12
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80060d4:	bf00      	nop
 80060d6:	370c      	adds	r7, #12
 80060d8:	46bd      	mov	sp, r7
 80060da:	bc80      	pop	{r7}
 80060dc:	4770      	bx	lr

080060de <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80060de:	b480      	push	{r7}
 80060e0:	b083      	sub	sp, #12
 80060e2:	af00      	add	r7, sp, #0
 80060e4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80060e6:	bf00      	nop
 80060e8:	370c      	adds	r7, #12
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bc80      	pop	{r7}
 80060ee:	4770      	bx	lr

080060f0 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b083      	sub	sp, #12
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
 80060f8:	460b      	mov	r3, r1
 80060fa:	70fb      	strb	r3, [r7, #3]
 80060fc:	4613      	mov	r3, r2
 80060fe:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8006100:	bf00      	nop
 8006102:	370c      	adds	r7, #12
 8006104:	46bd      	mov	sp, r7
 8006106:	bc80      	pop	{r7}
 8006108:	4770      	bx	lr

0800610a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800610a:	b480      	push	{r7}
 800610c:	b083      	sub	sp, #12
 800610e:	af00      	add	r7, sp, #0
 8006110:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8006112:	bf00      	nop
 8006114:	370c      	adds	r7, #12
 8006116:	46bd      	mov	sp, r7
 8006118:	bc80      	pop	{r7}
 800611a:	4770      	bx	lr

0800611c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800611c:	b480      	push	{r7}
 800611e:	b083      	sub	sp, #12
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8006124:	bf00      	nop
 8006126:	370c      	adds	r7, #12
 8006128:	46bd      	mov	sp, r7
 800612a:	bc80      	pop	{r7}
 800612c:	4770      	bx	lr

0800612e <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800612e:	b480      	push	{r7}
 8006130:	b083      	sub	sp, #12
 8006132:	af00      	add	r7, sp, #0
 8006134:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8006136:	bf00      	nop
 8006138:	370c      	adds	r7, #12
 800613a:	46bd      	mov	sp, r7
 800613c:	bc80      	pop	{r7}
 800613e:	4770      	bx	lr

08006140 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b084      	sub	sp, #16
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800614e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006156:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800615c:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006162:	2b00      	cmp	r3, #0
 8006164:	d150      	bne.n	8006208 <I2C_MasterTransmit_TXE+0xc8>
 8006166:	7bfb      	ldrb	r3, [r7, #15]
 8006168:	2b21      	cmp	r3, #33	; 0x21
 800616a:	d14d      	bne.n	8006208 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	2b08      	cmp	r3, #8
 8006170:	d01d      	beq.n	80061ae <I2C_MasterTransmit_TXE+0x6e>
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	2b20      	cmp	r3, #32
 8006176:	d01a      	beq.n	80061ae <I2C_MasterTransmit_TXE+0x6e>
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800617e:	d016      	beq.n	80061ae <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	685a      	ldr	r2, [r3, #4]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800618e:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2211      	movs	r2, #17
 8006194:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2200      	movs	r2, #0
 800619a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2220      	movs	r2, #32
 80061a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80061a6:	6878      	ldr	r0, [r7, #4]
 80061a8:	f7fc fdde 	bl	8002d68 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80061ac:	e060      	b.n	8006270 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	685a      	ldr	r2, [r3, #4]
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80061bc:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	681a      	ldr	r2, [r3, #0]
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80061cc:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2200      	movs	r2, #0
 80061d2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2220      	movs	r2, #32
 80061d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80061e2:	b2db      	uxtb	r3, r3
 80061e4:	2b40      	cmp	r3, #64	; 0x40
 80061e6:	d107      	bne.n	80061f8 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2200      	movs	r2, #0
 80061ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80061f0:	6878      	ldr	r0, [r7, #4]
 80061f2:	f7ff ff93 	bl	800611c <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80061f6:	e03b      	b.n	8006270 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2200      	movs	r2, #0
 80061fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006200:	6878      	ldr	r0, [r7, #4]
 8006202:	f7fc fdb1 	bl	8002d68 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006206:	e033      	b.n	8006270 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8006208:	7bfb      	ldrb	r3, [r7, #15]
 800620a:	2b21      	cmp	r3, #33	; 0x21
 800620c:	d005      	beq.n	800621a <I2C_MasterTransmit_TXE+0xda>
 800620e:	7bbb      	ldrb	r3, [r7, #14]
 8006210:	2b40      	cmp	r3, #64	; 0x40
 8006212:	d12d      	bne.n	8006270 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8006214:	7bfb      	ldrb	r3, [r7, #15]
 8006216:	2b22      	cmp	r3, #34	; 0x22
 8006218:	d12a      	bne.n	8006270 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800621e:	b29b      	uxth	r3, r3
 8006220:	2b00      	cmp	r3, #0
 8006222:	d108      	bne.n	8006236 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	685a      	ldr	r2, [r3, #4]
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006232:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8006234:	e01c      	b.n	8006270 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800623c:	b2db      	uxtb	r3, r3
 800623e:	2b40      	cmp	r3, #64	; 0x40
 8006240:	d103      	bne.n	800624a <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006242:	6878      	ldr	r0, [r7, #4]
 8006244:	f000 f88e 	bl	8006364 <I2C_MemoryTransmit_TXE_BTF>
}
 8006248:	e012      	b.n	8006270 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800624e:	781a      	ldrb	r2, [r3, #0]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800625a:	1c5a      	adds	r2, r3, #1
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006264:	b29b      	uxth	r3, r3
 8006266:	3b01      	subs	r3, #1
 8006268:	b29a      	uxth	r2, r3
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800626e:	e7ff      	b.n	8006270 <I2C_MasterTransmit_TXE+0x130>
 8006270:	bf00      	nop
 8006272:	3710      	adds	r7, #16
 8006274:	46bd      	mov	sp, r7
 8006276:	bd80      	pop	{r7, pc}

08006278 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b084      	sub	sp, #16
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006284:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800628c:	b2db      	uxtb	r3, r3
 800628e:	2b21      	cmp	r3, #33	; 0x21
 8006290:	d164      	bne.n	800635c <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006296:	b29b      	uxth	r3, r3
 8006298:	2b00      	cmp	r3, #0
 800629a:	d012      	beq.n	80062c2 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062a0:	781a      	ldrb	r2, [r3, #0]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062ac:	1c5a      	adds	r2, r3, #1
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062b6:	b29b      	uxth	r3, r3
 80062b8:	3b01      	subs	r3, #1
 80062ba:	b29a      	uxth	r2, r3
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80062c0:	e04c      	b.n	800635c <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	2b08      	cmp	r3, #8
 80062c6:	d01d      	beq.n	8006304 <I2C_MasterTransmit_BTF+0x8c>
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	2b20      	cmp	r3, #32
 80062cc:	d01a      	beq.n	8006304 <I2C_MasterTransmit_BTF+0x8c>
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80062d4:	d016      	beq.n	8006304 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	685a      	ldr	r2, [r3, #4]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80062e4:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2211      	movs	r2, #17
 80062ea:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2200      	movs	r2, #0
 80062f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2220      	movs	r2, #32
 80062f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80062fc:	6878      	ldr	r0, [r7, #4]
 80062fe:	f7fc fd33 	bl	8002d68 <HAL_I2C_MasterTxCpltCallback>
}
 8006302:	e02b      	b.n	800635c <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	685a      	ldr	r2, [r3, #4]
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006312:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	681a      	ldr	r2, [r3, #0]
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006322:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2200      	movs	r2, #0
 8006328:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2220      	movs	r2, #32
 800632e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006338:	b2db      	uxtb	r3, r3
 800633a:	2b40      	cmp	r3, #64	; 0x40
 800633c:	d107      	bne.n	800634e <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2200      	movs	r2, #0
 8006342:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	f7ff fee8 	bl	800611c <HAL_I2C_MemTxCpltCallback>
}
 800634c:	e006      	b.n	800635c <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2200      	movs	r2, #0
 8006352:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8006356:	6878      	ldr	r0, [r7, #4]
 8006358:	f7fc fd06 	bl	8002d68 <HAL_I2C_MasterTxCpltCallback>
}
 800635c:	bf00      	nop
 800635e:	3710      	adds	r7, #16
 8006360:	46bd      	mov	sp, r7
 8006362:	bd80      	pop	{r7, pc}

08006364 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b084      	sub	sp, #16
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006372:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006378:	2b00      	cmp	r3, #0
 800637a:	d11d      	bne.n	80063b8 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006380:	2b01      	cmp	r3, #1
 8006382:	d10b      	bne.n	800639c <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006388:	b2da      	uxtb	r2, r3
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006394:	1c9a      	adds	r2, r3, #2
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 800639a:	e073      	b.n	8006484 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063a0:	b29b      	uxth	r3, r3
 80063a2:	121b      	asrs	r3, r3, #8
 80063a4:	b2da      	uxtb	r2, r3
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063b0:	1c5a      	adds	r2, r3, #1
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	651a      	str	r2, [r3, #80]	; 0x50
}
 80063b6:	e065      	b.n	8006484 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063bc:	2b01      	cmp	r3, #1
 80063be:	d10b      	bne.n	80063d8 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063c4:	b2da      	uxtb	r2, r3
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063d0:	1c5a      	adds	r2, r3, #1
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	651a      	str	r2, [r3, #80]	; 0x50
}
 80063d6:	e055      	b.n	8006484 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063dc:	2b02      	cmp	r3, #2
 80063de:	d151      	bne.n	8006484 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80063e0:	7bfb      	ldrb	r3, [r7, #15]
 80063e2:	2b22      	cmp	r3, #34	; 0x22
 80063e4:	d10d      	bne.n	8006402 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	681a      	ldr	r2, [r3, #0]
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80063f4:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063fa:	1c5a      	adds	r2, r3, #1
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006400:	e040      	b.n	8006484 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006406:	b29b      	uxth	r3, r3
 8006408:	2b00      	cmp	r3, #0
 800640a:	d015      	beq.n	8006438 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800640c:	7bfb      	ldrb	r3, [r7, #15]
 800640e:	2b21      	cmp	r3, #33	; 0x21
 8006410:	d112      	bne.n	8006438 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006416:	781a      	ldrb	r2, [r3, #0]
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006422:	1c5a      	adds	r2, r3, #1
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800642c:	b29b      	uxth	r3, r3
 800642e:	3b01      	subs	r3, #1
 8006430:	b29a      	uxth	r2, r3
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006436:	e025      	b.n	8006484 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800643c:	b29b      	uxth	r3, r3
 800643e:	2b00      	cmp	r3, #0
 8006440:	d120      	bne.n	8006484 <I2C_MemoryTransmit_TXE_BTF+0x120>
 8006442:	7bfb      	ldrb	r3, [r7, #15]
 8006444:	2b21      	cmp	r3, #33	; 0x21
 8006446:	d11d      	bne.n	8006484 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	685a      	ldr	r2, [r3, #4]
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006456:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	681a      	ldr	r2, [r3, #0]
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006466:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2200      	movs	r2, #0
 800646c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2220      	movs	r2, #32
 8006472:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2200      	movs	r2, #0
 800647a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800647e:	6878      	ldr	r0, [r7, #4]
 8006480:	f7ff fe4c 	bl	800611c <HAL_I2C_MemTxCpltCallback>
}
 8006484:	bf00      	nop
 8006486:	3710      	adds	r7, #16
 8006488:	46bd      	mov	sp, r7
 800648a:	bd80      	pop	{r7, pc}

0800648c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800648c:	b580      	push	{r7, lr}
 800648e:	b084      	sub	sp, #16
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800649a:	b2db      	uxtb	r3, r3
 800649c:	2b22      	cmp	r3, #34	; 0x22
 800649e:	f040 80a2 	bne.w	80065e6 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064a6:	b29b      	uxth	r3, r3
 80064a8:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	2b03      	cmp	r3, #3
 80064ae:	d921      	bls.n	80064f4 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	691a      	ldr	r2, [r3, #16]
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064ba:	b2d2      	uxtb	r2, r2
 80064bc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064c2:	1c5a      	adds	r2, r3, #1
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064cc:	b29b      	uxth	r3, r3
 80064ce:	3b01      	subs	r3, #1
 80064d0:	b29a      	uxth	r2, r3
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064da:	b29b      	uxth	r3, r3
 80064dc:	2b03      	cmp	r3, #3
 80064de:	f040 8082 	bne.w	80065e6 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	685a      	ldr	r2, [r3, #4]
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80064f0:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 80064f2:	e078      	b.n	80065e6 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064f8:	2b02      	cmp	r3, #2
 80064fa:	d074      	beq.n	80065e6 <I2C_MasterReceive_RXNE+0x15a>
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2b01      	cmp	r3, #1
 8006500:	d002      	beq.n	8006508 <I2C_MasterReceive_RXNE+0x7c>
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d16e      	bne.n	80065e6 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006508:	6878      	ldr	r0, [r7, #4]
 800650a:	f001 f823 	bl	8007554 <I2C_WaitOnSTOPRequestThroughIT>
 800650e:	4603      	mov	r3, r0
 8006510:	2b00      	cmp	r3, #0
 8006512:	d142      	bne.n	800659a <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	681a      	ldr	r2, [r3, #0]
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006522:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	685a      	ldr	r2, [r3, #4]
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006532:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	691a      	ldr	r2, [r3, #16]
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800653e:	b2d2      	uxtb	r2, r2
 8006540:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006546:	1c5a      	adds	r2, r3, #1
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006550:	b29b      	uxth	r3, r3
 8006552:	3b01      	subs	r3, #1
 8006554:	b29a      	uxth	r2, r3
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2220      	movs	r2, #32
 800655e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006568:	b2db      	uxtb	r3, r3
 800656a:	2b40      	cmp	r3, #64	; 0x40
 800656c:	d10a      	bne.n	8006584 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2200      	movs	r2, #0
 8006572:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2200      	movs	r2, #0
 800657a:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800657c:	6878      	ldr	r0, [r7, #4]
 800657e:	f7ff fdd6 	bl	800612e <HAL_I2C_MemRxCpltCallback>
}
 8006582:	e030      	b.n	80065e6 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2200      	movs	r2, #0
 8006588:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2212      	movs	r2, #18
 8006590:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8006592:	6878      	ldr	r0, [r7, #4]
 8006594:	f7fc fbfc 	bl	8002d90 <HAL_I2C_MasterRxCpltCallback>
}
 8006598:	e025      	b.n	80065e6 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	685a      	ldr	r2, [r3, #4]
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80065a8:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	691a      	ldr	r2, [r3, #16]
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065b4:	b2d2      	uxtb	r2, r2
 80065b6:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065bc:	1c5a      	adds	r2, r3, #1
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065c6:	b29b      	uxth	r3, r3
 80065c8:	3b01      	subs	r3, #1
 80065ca:	b29a      	uxth	r2, r3
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2220      	movs	r2, #32
 80065d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2200      	movs	r2, #0
 80065dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80065e0:	6878      	ldr	r0, [r7, #4]
 80065e2:	f7fc fbe9 	bl	8002db8 <HAL_I2C_ErrorCallback>
}
 80065e6:	bf00      	nop
 80065e8:	3710      	adds	r7, #16
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bd80      	pop	{r7, pc}

080065ee <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80065ee:	b580      	push	{r7, lr}
 80065f0:	b084      	sub	sp, #16
 80065f2:	af00      	add	r7, sp, #0
 80065f4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065fa:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006600:	b29b      	uxth	r3, r3
 8006602:	2b04      	cmp	r3, #4
 8006604:	d11b      	bne.n	800663e <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	685a      	ldr	r2, [r3, #4]
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006614:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	691a      	ldr	r2, [r3, #16]
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006620:	b2d2      	uxtb	r2, r2
 8006622:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006628:	1c5a      	adds	r2, r3, #1
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006632:	b29b      	uxth	r3, r3
 8006634:	3b01      	subs	r3, #1
 8006636:	b29a      	uxth	r2, r3
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800663c:	e0bd      	b.n	80067ba <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006642:	b29b      	uxth	r3, r3
 8006644:	2b03      	cmp	r3, #3
 8006646:	d129      	bne.n	800669c <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	685a      	ldr	r2, [r3, #4]
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006656:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	2b04      	cmp	r3, #4
 800665c:	d00a      	beq.n	8006674 <I2C_MasterReceive_BTF+0x86>
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	2b02      	cmp	r3, #2
 8006662:	d007      	beq.n	8006674 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	681a      	ldr	r2, [r3, #0]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006672:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	691a      	ldr	r2, [r3, #16]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800667e:	b2d2      	uxtb	r2, r2
 8006680:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006686:	1c5a      	adds	r2, r3, #1
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006690:	b29b      	uxth	r3, r3
 8006692:	3b01      	subs	r3, #1
 8006694:	b29a      	uxth	r2, r3
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800669a:	e08e      	b.n	80067ba <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066a0:	b29b      	uxth	r3, r3
 80066a2:	2b02      	cmp	r3, #2
 80066a4:	d176      	bne.n	8006794 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	2b01      	cmp	r3, #1
 80066aa:	d002      	beq.n	80066b2 <I2C_MasterReceive_BTF+0xc4>
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	2b10      	cmp	r3, #16
 80066b0:	d108      	bne.n	80066c4 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	681a      	ldr	r2, [r3, #0]
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066c0:	601a      	str	r2, [r3, #0]
 80066c2:	e019      	b.n	80066f8 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	2b04      	cmp	r3, #4
 80066c8:	d002      	beq.n	80066d0 <I2C_MasterReceive_BTF+0xe2>
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	2b02      	cmp	r3, #2
 80066ce:	d108      	bne.n	80066e2 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	681a      	ldr	r2, [r3, #0]
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80066de:	601a      	str	r2, [r3, #0]
 80066e0:	e00a      	b.n	80066f8 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	2b10      	cmp	r3, #16
 80066e6:	d007      	beq.n	80066f8 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	681a      	ldr	r2, [r3, #0]
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066f6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	691a      	ldr	r2, [r3, #16]
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006702:	b2d2      	uxtb	r2, r2
 8006704:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800670a:	1c5a      	adds	r2, r3, #1
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006714:	b29b      	uxth	r3, r3
 8006716:	3b01      	subs	r3, #1
 8006718:	b29a      	uxth	r2, r3
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	691a      	ldr	r2, [r3, #16]
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006728:	b2d2      	uxtb	r2, r2
 800672a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006730:	1c5a      	adds	r2, r3, #1
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800673a:	b29b      	uxth	r3, r3
 800673c:	3b01      	subs	r3, #1
 800673e:	b29a      	uxth	r2, r3
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	685a      	ldr	r2, [r3, #4]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006752:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2220      	movs	r2, #32
 8006758:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006762:	b2db      	uxtb	r3, r3
 8006764:	2b40      	cmp	r3, #64	; 0x40
 8006766:	d10a      	bne.n	800677e <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2200      	movs	r2, #0
 800676c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2200      	movs	r2, #0
 8006774:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8006776:	6878      	ldr	r0, [r7, #4]
 8006778:	f7ff fcd9 	bl	800612e <HAL_I2C_MemRxCpltCallback>
}
 800677c:	e01d      	b.n	80067ba <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2200      	movs	r2, #0
 8006782:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2212      	movs	r2, #18
 800678a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800678c:	6878      	ldr	r0, [r7, #4]
 800678e:	f7fc faff 	bl	8002d90 <HAL_I2C_MasterRxCpltCallback>
}
 8006792:	e012      	b.n	80067ba <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	691a      	ldr	r2, [r3, #16]
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800679e:	b2d2      	uxtb	r2, r2
 80067a0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067a6:	1c5a      	adds	r2, r3, #1
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067b0:	b29b      	uxth	r3, r3
 80067b2:	3b01      	subs	r3, #1
 80067b4:	b29a      	uxth	r2, r3
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80067ba:	bf00      	nop
 80067bc:	3710      	adds	r7, #16
 80067be:	46bd      	mov	sp, r7
 80067c0:	bd80      	pop	{r7, pc}

080067c2 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80067c2:	b480      	push	{r7}
 80067c4:	b083      	sub	sp, #12
 80067c6:	af00      	add	r7, sp, #0
 80067c8:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80067d0:	b2db      	uxtb	r3, r3
 80067d2:	2b40      	cmp	r3, #64	; 0x40
 80067d4:	d117      	bne.n	8006806 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d109      	bne.n	80067f2 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067e2:	b2db      	uxtb	r3, r3
 80067e4:	461a      	mov	r2, r3
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80067ee:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80067f0:	e067      	b.n	80068c2 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067f6:	b2db      	uxtb	r3, r3
 80067f8:	f043 0301 	orr.w	r3, r3, #1
 80067fc:	b2da      	uxtb	r2, r3
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	611a      	str	r2, [r3, #16]
}
 8006804:	e05d      	b.n	80068c2 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	691b      	ldr	r3, [r3, #16]
 800680a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800680e:	d133      	bne.n	8006878 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006816:	b2db      	uxtb	r3, r3
 8006818:	2b21      	cmp	r3, #33	; 0x21
 800681a:	d109      	bne.n	8006830 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006820:	b2db      	uxtb	r3, r3
 8006822:	461a      	mov	r2, r3
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800682c:	611a      	str	r2, [r3, #16]
 800682e:	e008      	b.n	8006842 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006834:	b2db      	uxtb	r3, r3
 8006836:	f043 0301 	orr.w	r3, r3, #1
 800683a:	b2da      	uxtb	r2, r3
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006846:	2b00      	cmp	r3, #0
 8006848:	d004      	beq.n	8006854 <I2C_Master_SB+0x92>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800684e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006850:	2b00      	cmp	r3, #0
 8006852:	d108      	bne.n	8006866 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006858:	2b00      	cmp	r3, #0
 800685a:	d032      	beq.n	80068c2 <I2C_Master_SB+0x100>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006860:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006862:	2b00      	cmp	r3, #0
 8006864:	d02d      	beq.n	80068c2 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	685a      	ldr	r2, [r3, #4]
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006874:	605a      	str	r2, [r3, #4]
}
 8006876:	e024      	b.n	80068c2 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800687c:	2b00      	cmp	r3, #0
 800687e:	d10e      	bne.n	800689e <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006884:	b29b      	uxth	r3, r3
 8006886:	11db      	asrs	r3, r3, #7
 8006888:	b2db      	uxtb	r3, r3
 800688a:	f003 0306 	and.w	r3, r3, #6
 800688e:	b2db      	uxtb	r3, r3
 8006890:	f063 030f 	orn	r3, r3, #15
 8006894:	b2da      	uxtb	r2, r3
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	611a      	str	r2, [r3, #16]
}
 800689c:	e011      	b.n	80068c2 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068a2:	2b01      	cmp	r3, #1
 80068a4:	d10d      	bne.n	80068c2 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068aa:	b29b      	uxth	r3, r3
 80068ac:	11db      	asrs	r3, r3, #7
 80068ae:	b2db      	uxtb	r3, r3
 80068b0:	f003 0306 	and.w	r3, r3, #6
 80068b4:	b2db      	uxtb	r3, r3
 80068b6:	f063 030e 	orn	r3, r3, #14
 80068ba:	b2da      	uxtb	r2, r3
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	611a      	str	r2, [r3, #16]
}
 80068c2:	bf00      	nop
 80068c4:	370c      	adds	r7, #12
 80068c6:	46bd      	mov	sp, r7
 80068c8:	bc80      	pop	{r7}
 80068ca:	4770      	bx	lr

080068cc <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80068cc:	b480      	push	{r7}
 80068ce:	b083      	sub	sp, #12
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068d8:	b2da      	uxtb	r2, r3
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d004      	beq.n	80068f2 <I2C_Master_ADD10+0x26>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d108      	bne.n	8006904 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d00c      	beq.n	8006914 <I2C_Master_ADD10+0x48>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006900:	2b00      	cmp	r3, #0
 8006902:	d007      	beq.n	8006914 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	685a      	ldr	r2, [r3, #4]
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006912:	605a      	str	r2, [r3, #4]
  }
}
 8006914:	bf00      	nop
 8006916:	370c      	adds	r7, #12
 8006918:	46bd      	mov	sp, r7
 800691a:	bc80      	pop	{r7}
 800691c:	4770      	bx	lr

0800691e <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800691e:	b480      	push	{r7}
 8006920:	b091      	sub	sp, #68	; 0x44
 8006922:	af00      	add	r7, sp, #0
 8006924:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800692c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006934:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800693a:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006942:	b2db      	uxtb	r3, r3
 8006944:	2b22      	cmp	r3, #34	; 0x22
 8006946:	f040 8174 	bne.w	8006c32 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800694e:	2b00      	cmp	r3, #0
 8006950:	d10f      	bne.n	8006972 <I2C_Master_ADDR+0x54>
 8006952:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8006956:	2b40      	cmp	r3, #64	; 0x40
 8006958:	d10b      	bne.n	8006972 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800695a:	2300      	movs	r3, #0
 800695c:	633b      	str	r3, [r7, #48]	; 0x30
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	695b      	ldr	r3, [r3, #20]
 8006964:	633b      	str	r3, [r7, #48]	; 0x30
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	699b      	ldr	r3, [r3, #24]
 800696c:	633b      	str	r3, [r7, #48]	; 0x30
 800696e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006970:	e16b      	b.n	8006c4a <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006976:	2b00      	cmp	r3, #0
 8006978:	d11d      	bne.n	80069b6 <I2C_Master_ADDR+0x98>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	691b      	ldr	r3, [r3, #16]
 800697e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006982:	d118      	bne.n	80069b6 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006984:	2300      	movs	r3, #0
 8006986:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	695b      	ldr	r3, [r3, #20]
 800698e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	699b      	ldr	r3, [r3, #24]
 8006996:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006998:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	681a      	ldr	r2, [r3, #0]
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80069a8:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069ae:	1c5a      	adds	r2, r3, #1
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	651a      	str	r2, [r3, #80]	; 0x50
 80069b4:	e149      	b.n	8006c4a <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069ba:	b29b      	uxth	r3, r3
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d113      	bne.n	80069e8 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80069c0:	2300      	movs	r3, #0
 80069c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	695b      	ldr	r3, [r3, #20]
 80069ca:	62bb      	str	r3, [r7, #40]	; 0x28
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	699b      	ldr	r3, [r3, #24]
 80069d2:	62bb      	str	r3, [r7, #40]	; 0x28
 80069d4:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	681a      	ldr	r2, [r3, #0]
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80069e4:	601a      	str	r2, [r3, #0]
 80069e6:	e120      	b.n	8006c2a <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069ec:	b29b      	uxth	r3, r3
 80069ee:	2b01      	cmp	r3, #1
 80069f0:	f040 808a 	bne.w	8006b08 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80069f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069f6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80069fa:	d137      	bne.n	8006a6c <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	681a      	ldr	r2, [r3, #0]
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a0a:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006a16:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a1a:	d113      	bne.n	8006a44 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	681a      	ldr	r2, [r3, #0]
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a2a:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	627b      	str	r3, [r7, #36]	; 0x24
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	695b      	ldr	r3, [r3, #20]
 8006a36:	627b      	str	r3, [r7, #36]	; 0x24
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	699b      	ldr	r3, [r3, #24]
 8006a3e:	627b      	str	r3, [r7, #36]	; 0x24
 8006a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a42:	e0f2      	b.n	8006c2a <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a44:	2300      	movs	r3, #0
 8006a46:	623b      	str	r3, [r7, #32]
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	695b      	ldr	r3, [r3, #20]
 8006a4e:	623b      	str	r3, [r7, #32]
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	699b      	ldr	r3, [r3, #24]
 8006a56:	623b      	str	r3, [r7, #32]
 8006a58:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	681a      	ldr	r2, [r3, #0]
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a68:	601a      	str	r2, [r3, #0]
 8006a6a:	e0de      	b.n	8006c2a <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8006a6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a6e:	2b08      	cmp	r3, #8
 8006a70:	d02e      	beq.n	8006ad0 <I2C_Master_ADDR+0x1b2>
 8006a72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a74:	2b20      	cmp	r3, #32
 8006a76:	d02b      	beq.n	8006ad0 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8006a78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a7a:	2b12      	cmp	r3, #18
 8006a7c:	d102      	bne.n	8006a84 <I2C_Master_ADDR+0x166>
 8006a7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a80:	2b01      	cmp	r3, #1
 8006a82:	d125      	bne.n	8006ad0 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006a84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a86:	2b04      	cmp	r3, #4
 8006a88:	d00e      	beq.n	8006aa8 <I2C_Master_ADDR+0x18a>
 8006a8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a8c:	2b02      	cmp	r3, #2
 8006a8e:	d00b      	beq.n	8006aa8 <I2C_Master_ADDR+0x18a>
 8006a90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a92:	2b10      	cmp	r3, #16
 8006a94:	d008      	beq.n	8006aa8 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	681a      	ldr	r2, [r3, #0]
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006aa4:	601a      	str	r2, [r3, #0]
 8006aa6:	e007      	b.n	8006ab8 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	681a      	ldr	r2, [r3, #0]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006ab6:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006ab8:	2300      	movs	r3, #0
 8006aba:	61fb      	str	r3, [r7, #28]
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	695b      	ldr	r3, [r3, #20]
 8006ac2:	61fb      	str	r3, [r7, #28]
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	699b      	ldr	r3, [r3, #24]
 8006aca:	61fb      	str	r3, [r7, #28]
 8006acc:	69fb      	ldr	r3, [r7, #28]
 8006ace:	e0ac      	b.n	8006c2a <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	681a      	ldr	r2, [r3, #0]
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ade:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	61bb      	str	r3, [r7, #24]
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	695b      	ldr	r3, [r3, #20]
 8006aea:	61bb      	str	r3, [r7, #24]
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	699b      	ldr	r3, [r3, #24]
 8006af2:	61bb      	str	r3, [r7, #24]
 8006af4:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	681a      	ldr	r2, [r3, #0]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b04:	601a      	str	r2, [r3, #0]
 8006b06:	e090      	b.n	8006c2a <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b0c:	b29b      	uxth	r3, r3
 8006b0e:	2b02      	cmp	r3, #2
 8006b10:	d158      	bne.n	8006bc4 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006b12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b14:	2b04      	cmp	r3, #4
 8006b16:	d021      	beq.n	8006b5c <I2C_Master_ADDR+0x23e>
 8006b18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b1a:	2b02      	cmp	r3, #2
 8006b1c:	d01e      	beq.n	8006b5c <I2C_Master_ADDR+0x23e>
 8006b1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b20:	2b10      	cmp	r3, #16
 8006b22:	d01b      	beq.n	8006b5c <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	681a      	ldr	r2, [r3, #0]
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b32:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b34:	2300      	movs	r3, #0
 8006b36:	617b      	str	r3, [r7, #20]
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	695b      	ldr	r3, [r3, #20]
 8006b3e:	617b      	str	r3, [r7, #20]
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	699b      	ldr	r3, [r3, #24]
 8006b46:	617b      	str	r3, [r7, #20]
 8006b48:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	681a      	ldr	r2, [r3, #0]
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b58:	601a      	str	r2, [r3, #0]
 8006b5a:	e012      	b.n	8006b82 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	681a      	ldr	r2, [r3, #0]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006b6a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	613b      	str	r3, [r7, #16]
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	695b      	ldr	r3, [r3, #20]
 8006b76:	613b      	str	r3, [r7, #16]
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	699b      	ldr	r3, [r3, #24]
 8006b7e:	613b      	str	r3, [r7, #16]
 8006b80:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	685b      	ldr	r3, [r3, #4]
 8006b88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006b8c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006b90:	d14b      	bne.n	8006c2a <I2C_Master_ADDR+0x30c>
 8006b92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b94:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006b98:	d00b      	beq.n	8006bb2 <I2C_Master_ADDR+0x294>
 8006b9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b9c:	2b01      	cmp	r3, #1
 8006b9e:	d008      	beq.n	8006bb2 <I2C_Master_ADDR+0x294>
 8006ba0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ba2:	2b08      	cmp	r3, #8
 8006ba4:	d005      	beq.n	8006bb2 <I2C_Master_ADDR+0x294>
 8006ba6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ba8:	2b10      	cmp	r3, #16
 8006baa:	d002      	beq.n	8006bb2 <I2C_Master_ADDR+0x294>
 8006bac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bae:	2b20      	cmp	r3, #32
 8006bb0:	d13b      	bne.n	8006c2a <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	685a      	ldr	r2, [r3, #4]
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006bc0:	605a      	str	r2, [r3, #4]
 8006bc2:	e032      	b.n	8006c2a <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	681a      	ldr	r2, [r3, #0]
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006bd2:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	685b      	ldr	r3, [r3, #4]
 8006bda:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006bde:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006be2:	d117      	bne.n	8006c14 <I2C_Master_ADDR+0x2f6>
 8006be4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006be6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006bea:	d00b      	beq.n	8006c04 <I2C_Master_ADDR+0x2e6>
 8006bec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bee:	2b01      	cmp	r3, #1
 8006bf0:	d008      	beq.n	8006c04 <I2C_Master_ADDR+0x2e6>
 8006bf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bf4:	2b08      	cmp	r3, #8
 8006bf6:	d005      	beq.n	8006c04 <I2C_Master_ADDR+0x2e6>
 8006bf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bfa:	2b10      	cmp	r3, #16
 8006bfc:	d002      	beq.n	8006c04 <I2C_Master_ADDR+0x2e6>
 8006bfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c00:	2b20      	cmp	r3, #32
 8006c02:	d107      	bne.n	8006c14 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	685a      	ldr	r2, [r3, #4]
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006c12:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c14:	2300      	movs	r3, #0
 8006c16:	60fb      	str	r3, [r7, #12]
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	695b      	ldr	r3, [r3, #20]
 8006c1e:	60fb      	str	r3, [r7, #12]
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	699b      	ldr	r3, [r3, #24]
 8006c26:	60fb      	str	r3, [r7, #12]
 8006c28:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8006c30:	e00b      	b.n	8006c4a <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c32:	2300      	movs	r3, #0
 8006c34:	60bb      	str	r3, [r7, #8]
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	695b      	ldr	r3, [r3, #20]
 8006c3c:	60bb      	str	r3, [r7, #8]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	699b      	ldr	r3, [r3, #24]
 8006c44:	60bb      	str	r3, [r7, #8]
 8006c46:	68bb      	ldr	r3, [r7, #8]
}
 8006c48:	e7ff      	b.n	8006c4a <I2C_Master_ADDR+0x32c>
 8006c4a:	bf00      	nop
 8006c4c:	3744      	adds	r7, #68	; 0x44
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	bc80      	pop	{r7}
 8006c52:	4770      	bx	lr

08006c54 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b084      	sub	sp, #16
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c62:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c68:	b29b      	uxth	r3, r3
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d02b      	beq.n	8006cc6 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c72:	781a      	ldrb	r2, [r3, #0]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c7e:	1c5a      	adds	r2, r3, #1
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c88:	b29b      	uxth	r3, r3
 8006c8a:	3b01      	subs	r3, #1
 8006c8c:	b29a      	uxth	r2, r3
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c96:	b29b      	uxth	r3, r3
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d114      	bne.n	8006cc6 <I2C_SlaveTransmit_TXE+0x72>
 8006c9c:	7bfb      	ldrb	r3, [r7, #15]
 8006c9e:	2b29      	cmp	r3, #41	; 0x29
 8006ca0:	d111      	bne.n	8006cc6 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	685a      	ldr	r2, [r3, #4]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006cb0:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2221      	movs	r2, #33	; 0x21
 8006cb6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2228      	movs	r2, #40	; 0x28
 8006cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006cc0:	6878      	ldr	r0, [r7, #4]
 8006cc2:	f7ff fa03 	bl	80060cc <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006cc6:	bf00      	nop
 8006cc8:	3710      	adds	r7, #16
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bd80      	pop	{r7, pc}

08006cce <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006cce:	b480      	push	{r7}
 8006cd0:	b083      	sub	sp, #12
 8006cd2:	af00      	add	r7, sp, #0
 8006cd4:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cda:	b29b      	uxth	r3, r3
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d011      	beq.n	8006d04 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ce4:	781a      	ldrb	r2, [r3, #0]
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cf0:	1c5a      	adds	r2, r3, #1
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cfa:	b29b      	uxth	r3, r3
 8006cfc:	3b01      	subs	r3, #1
 8006cfe:	b29a      	uxth	r2, r3
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8006d04:	bf00      	nop
 8006d06:	370c      	adds	r7, #12
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	bc80      	pop	{r7}
 8006d0c:	4770      	bx	lr

08006d0e <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006d0e:	b580      	push	{r7, lr}
 8006d10:	b084      	sub	sp, #16
 8006d12:	af00      	add	r7, sp, #0
 8006d14:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d1c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d22:	b29b      	uxth	r3, r3
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d02c      	beq.n	8006d82 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	691a      	ldr	r2, [r3, #16]
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d32:	b2d2      	uxtb	r2, r2
 8006d34:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d3a:	1c5a      	adds	r2, r3, #1
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d44:	b29b      	uxth	r3, r3
 8006d46:	3b01      	subs	r3, #1
 8006d48:	b29a      	uxth	r2, r3
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d52:	b29b      	uxth	r3, r3
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d114      	bne.n	8006d82 <I2C_SlaveReceive_RXNE+0x74>
 8006d58:	7bfb      	ldrb	r3, [r7, #15]
 8006d5a:	2b2a      	cmp	r3, #42	; 0x2a
 8006d5c:	d111      	bne.n	8006d82 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	685a      	ldr	r2, [r3, #4]
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d6c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	2222      	movs	r2, #34	; 0x22
 8006d72:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2228      	movs	r2, #40	; 0x28
 8006d78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006d7c:	6878      	ldr	r0, [r7, #4]
 8006d7e:	f7ff f9ae 	bl	80060de <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006d82:	bf00      	nop
 8006d84:	3710      	adds	r7, #16
 8006d86:	46bd      	mov	sp, r7
 8006d88:	bd80      	pop	{r7, pc}

08006d8a <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006d8a:	b480      	push	{r7}
 8006d8c:	b083      	sub	sp, #12
 8006d8e:	af00      	add	r7, sp, #0
 8006d90:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d96:	b29b      	uxth	r3, r3
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d012      	beq.n	8006dc2 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	691a      	ldr	r2, [r3, #16]
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006da6:	b2d2      	uxtb	r2, r2
 8006da8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dae:	1c5a      	adds	r2, r3, #1
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006db8:	b29b      	uxth	r3, r3
 8006dba:	3b01      	subs	r3, #1
 8006dbc:	b29a      	uxth	r2, r3
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8006dc2:	bf00      	nop
 8006dc4:	370c      	adds	r7, #12
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	bc80      	pop	{r7}
 8006dca:	4770      	bx	lr

08006dcc <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b084      	sub	sp, #16
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
 8006dd4:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8006dd6:	2300      	movs	r3, #0
 8006dd8:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006de0:	b2db      	uxtb	r3, r3
 8006de2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006de6:	2b28      	cmp	r3, #40	; 0x28
 8006de8:	d127      	bne.n	8006e3a <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	685a      	ldr	r2, [r3, #4]
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006df8:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	089b      	lsrs	r3, r3, #2
 8006dfe:	f003 0301 	and.w	r3, r3, #1
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d101      	bne.n	8006e0a <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8006e06:	2301      	movs	r3, #1
 8006e08:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	09db      	lsrs	r3, r3, #7
 8006e0e:	f003 0301 	and.w	r3, r3, #1
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d103      	bne.n	8006e1e <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	68db      	ldr	r3, [r3, #12]
 8006e1a:	81bb      	strh	r3, [r7, #12]
 8006e1c:	e002      	b.n	8006e24 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	699b      	ldr	r3, [r3, #24]
 8006e22:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2200      	movs	r2, #0
 8006e28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8006e2c:	89ba      	ldrh	r2, [r7, #12]
 8006e2e:	7bfb      	ldrb	r3, [r7, #15]
 8006e30:	4619      	mov	r1, r3
 8006e32:	6878      	ldr	r0, [r7, #4]
 8006e34:	f7ff f95c 	bl	80060f0 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006e38:	e00e      	b.n	8006e58 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	60bb      	str	r3, [r7, #8]
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	695b      	ldr	r3, [r3, #20]
 8006e44:	60bb      	str	r3, [r7, #8]
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	699b      	ldr	r3, [r3, #24]
 8006e4c:	60bb      	str	r3, [r7, #8]
 8006e4e:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2200      	movs	r2, #0
 8006e54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8006e58:	bf00      	nop
 8006e5a:	3710      	adds	r7, #16
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	bd80      	pop	{r7, pc}

08006e60 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b084      	sub	sp, #16
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e6e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	685a      	ldr	r2, [r3, #4]
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006e7e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8006e80:	2300      	movs	r3, #0
 8006e82:	60bb      	str	r3, [r7, #8]
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	695b      	ldr	r3, [r3, #20]
 8006e8a:	60bb      	str	r3, [r7, #8]
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	681a      	ldr	r2, [r3, #0]
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f042 0201 	orr.w	r2, r2, #1
 8006e9a:	601a      	str	r2, [r3, #0]
 8006e9c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	681a      	ldr	r2, [r3, #0]
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006eac:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	685b      	ldr	r3, [r3, #4]
 8006eb4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006eb8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006ebc:	d172      	bne.n	8006fa4 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006ebe:	7bfb      	ldrb	r3, [r7, #15]
 8006ec0:	2b22      	cmp	r3, #34	; 0x22
 8006ec2:	d002      	beq.n	8006eca <I2C_Slave_STOPF+0x6a>
 8006ec4:	7bfb      	ldrb	r3, [r7, #15]
 8006ec6:	2b2a      	cmp	r3, #42	; 0x2a
 8006ec8:	d135      	bne.n	8006f36 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	685b      	ldr	r3, [r3, #4]
 8006ed2:	b29a      	uxth	r2, r3
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006edc:	b29b      	uxth	r3, r3
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d005      	beq.n	8006eee <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ee6:	f043 0204 	orr.w	r2, r3, #4
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	685a      	ldr	r2, [r3, #4]
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006efc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f02:	4618      	mov	r0, r3
 8006f04:	f7fe fa40 	bl	8005388 <HAL_DMA_GetState>
 8006f08:	4603      	mov	r3, r0
 8006f0a:	2b01      	cmp	r3, #1
 8006f0c:	d049      	beq.n	8006fa2 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f12:	4a69      	ldr	r2, [pc, #420]	; (80070b8 <I2C_Slave_STOPF+0x258>)
 8006f14:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	f7fd fef0 	bl	8004d00 <HAL_DMA_Abort_IT>
 8006f20:	4603      	mov	r3, r0
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d03d      	beq.n	8006fa2 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f2c:	687a      	ldr	r2, [r7, #4]
 8006f2e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006f30:	4610      	mov	r0, r2
 8006f32:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006f34:	e035      	b.n	8006fa2 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	685b      	ldr	r3, [r3, #4]
 8006f3e:	b29a      	uxth	r2, r3
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f48:	b29b      	uxth	r3, r3
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d005      	beq.n	8006f5a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f52:	f043 0204 	orr.w	r2, r3, #4
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	685a      	ldr	r2, [r3, #4]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006f68:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f6e:	4618      	mov	r0, r3
 8006f70:	f7fe fa0a 	bl	8005388 <HAL_DMA_GetState>
 8006f74:	4603      	mov	r3, r0
 8006f76:	2b01      	cmp	r3, #1
 8006f78:	d014      	beq.n	8006fa4 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f7e:	4a4e      	ldr	r2, [pc, #312]	; (80070b8 <I2C_Slave_STOPF+0x258>)
 8006f80:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f86:	4618      	mov	r0, r3
 8006f88:	f7fd feba 	bl	8004d00 <HAL_DMA_Abort_IT>
 8006f8c:	4603      	mov	r3, r0
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d008      	beq.n	8006fa4 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f98:	687a      	ldr	r2, [r7, #4]
 8006f9a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006f9c:	4610      	mov	r0, r2
 8006f9e:	4798      	blx	r3
 8006fa0:	e000      	b.n	8006fa4 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006fa2:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fa8:	b29b      	uxth	r3, r3
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d03e      	beq.n	800702c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	695b      	ldr	r3, [r3, #20]
 8006fb4:	f003 0304 	and.w	r3, r3, #4
 8006fb8:	2b04      	cmp	r3, #4
 8006fba:	d112      	bne.n	8006fe2 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	691a      	ldr	r2, [r3, #16]
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fc6:	b2d2      	uxtb	r2, r2
 8006fc8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fce:	1c5a      	adds	r2, r3, #1
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fd8:	b29b      	uxth	r3, r3
 8006fda:	3b01      	subs	r3, #1
 8006fdc:	b29a      	uxth	r2, r3
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	695b      	ldr	r3, [r3, #20]
 8006fe8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fec:	2b40      	cmp	r3, #64	; 0x40
 8006fee:	d112      	bne.n	8007016 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	691a      	ldr	r2, [r3, #16]
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ffa:	b2d2      	uxtb	r2, r2
 8006ffc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007002:	1c5a      	adds	r2, r3, #1
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800700c:	b29b      	uxth	r3, r3
 800700e:	3b01      	subs	r3, #1
 8007010:	b29a      	uxth	r2, r3
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800701a:	b29b      	uxth	r3, r3
 800701c:	2b00      	cmp	r3, #0
 800701e:	d005      	beq.n	800702c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007024:	f043 0204 	orr.w	r2, r3, #4
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007030:	2b00      	cmp	r3, #0
 8007032:	d003      	beq.n	800703c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8007034:	6878      	ldr	r0, [r7, #4]
 8007036:	f000 f8b3 	bl	80071a0 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800703a:	e039      	b.n	80070b0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800703c:	7bfb      	ldrb	r3, [r7, #15]
 800703e:	2b2a      	cmp	r3, #42	; 0x2a
 8007040:	d109      	bne.n	8007056 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2200      	movs	r2, #0
 8007046:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2228      	movs	r2, #40	; 0x28
 800704c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007050:	6878      	ldr	r0, [r7, #4]
 8007052:	f7ff f844 	bl	80060de <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800705c:	b2db      	uxtb	r3, r3
 800705e:	2b28      	cmp	r3, #40	; 0x28
 8007060:	d111      	bne.n	8007086 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	4a15      	ldr	r2, [pc, #84]	; (80070bc <I2C_Slave_STOPF+0x25c>)
 8007066:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2200      	movs	r2, #0
 800706c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2220      	movs	r2, #32
 8007072:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2200      	movs	r2, #0
 800707a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f7ff f843 	bl	800610a <HAL_I2C_ListenCpltCallback>
}
 8007084:	e014      	b.n	80070b0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800708a:	2b22      	cmp	r3, #34	; 0x22
 800708c:	d002      	beq.n	8007094 <I2C_Slave_STOPF+0x234>
 800708e:	7bfb      	ldrb	r3, [r7, #15]
 8007090:	2b22      	cmp	r3, #34	; 0x22
 8007092:	d10d      	bne.n	80070b0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2200      	movs	r2, #0
 8007098:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2220      	movs	r2, #32
 800709e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	2200      	movs	r2, #0
 80070a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80070aa:	6878      	ldr	r0, [r7, #4]
 80070ac:	f7ff f817 	bl	80060de <HAL_I2C_SlaveRxCpltCallback>
}
 80070b0:	bf00      	nop
 80070b2:	3710      	adds	r7, #16
 80070b4:	46bd      	mov	sp, r7
 80070b6:	bd80      	pop	{r7, pc}
 80070b8:	08007405 	.word	0x08007405
 80070bc:	ffff0000 	.word	0xffff0000

080070c0 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b084      	sub	sp, #16
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070ce:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070d4:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80070d6:	68bb      	ldr	r3, [r7, #8]
 80070d8:	2b08      	cmp	r3, #8
 80070da:	d002      	beq.n	80070e2 <I2C_Slave_AF+0x22>
 80070dc:	68bb      	ldr	r3, [r7, #8]
 80070de:	2b20      	cmp	r3, #32
 80070e0:	d129      	bne.n	8007136 <I2C_Slave_AF+0x76>
 80070e2:	7bfb      	ldrb	r3, [r7, #15]
 80070e4:	2b28      	cmp	r3, #40	; 0x28
 80070e6:	d126      	bne.n	8007136 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	4a2c      	ldr	r2, [pc, #176]	; (800719c <I2C_Slave_AF+0xdc>)
 80070ec:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	685a      	ldr	r2, [r3, #4]
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80070fc:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007106:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	681a      	ldr	r2, [r3, #0]
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007116:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2200      	movs	r2, #0
 800711c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	2220      	movs	r2, #32
 8007122:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2200      	movs	r2, #0
 800712a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800712e:	6878      	ldr	r0, [r7, #4]
 8007130:	f7fe ffeb 	bl	800610a <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8007134:	e02e      	b.n	8007194 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8007136:	7bfb      	ldrb	r3, [r7, #15]
 8007138:	2b21      	cmp	r3, #33	; 0x21
 800713a:	d126      	bne.n	800718a <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	4a17      	ldr	r2, [pc, #92]	; (800719c <I2C_Slave_AF+0xdc>)
 8007140:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2221      	movs	r2, #33	; 0x21
 8007146:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2220      	movs	r2, #32
 800714c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2200      	movs	r2, #0
 8007154:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	685a      	ldr	r2, [r3, #4]
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007166:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007170:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	681a      	ldr	r2, [r3, #0]
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007180:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007182:	6878      	ldr	r0, [r7, #4]
 8007184:	f7fe ffa2 	bl	80060cc <HAL_I2C_SlaveTxCpltCallback>
}
 8007188:	e004      	b.n	8007194 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007192:	615a      	str	r2, [r3, #20]
}
 8007194:	bf00      	nop
 8007196:	3710      	adds	r7, #16
 8007198:	46bd      	mov	sp, r7
 800719a:	bd80      	pop	{r7, pc}
 800719c:	ffff0000 	.word	0xffff0000

080071a0 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b084      	sub	sp, #16
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071ae:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80071b6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80071b8:	7bbb      	ldrb	r3, [r7, #14]
 80071ba:	2b10      	cmp	r3, #16
 80071bc:	d002      	beq.n	80071c4 <I2C_ITError+0x24>
 80071be:	7bbb      	ldrb	r3, [r7, #14]
 80071c0:	2b40      	cmp	r3, #64	; 0x40
 80071c2:	d10a      	bne.n	80071da <I2C_ITError+0x3a>
 80071c4:	7bfb      	ldrb	r3, [r7, #15]
 80071c6:	2b22      	cmp	r3, #34	; 0x22
 80071c8:	d107      	bne.n	80071da <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	681a      	ldr	r2, [r3, #0]
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80071d8:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80071da:	7bfb      	ldrb	r3, [r7, #15]
 80071dc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80071e0:	2b28      	cmp	r3, #40	; 0x28
 80071e2:	d107      	bne.n	80071f4 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2200      	movs	r2, #0
 80071e8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2228      	movs	r2, #40	; 0x28
 80071ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80071f2:	e015      	b.n	8007220 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	685b      	ldr	r3, [r3, #4]
 80071fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80071fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007202:	d00a      	beq.n	800721a <I2C_ITError+0x7a>
 8007204:	7bfb      	ldrb	r3, [r7, #15]
 8007206:	2b60      	cmp	r3, #96	; 0x60
 8007208:	d007      	beq.n	800721a <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2220      	movs	r2, #32
 800720e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2200      	movs	r2, #0
 8007216:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2200      	movs	r2, #0
 800721e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	685b      	ldr	r3, [r3, #4]
 8007226:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800722a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800722e:	d161      	bne.n	80072f4 <I2C_ITError+0x154>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	685a      	ldr	r2, [r3, #4]
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800723e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007244:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8007248:	2b01      	cmp	r3, #1
 800724a:	d020      	beq.n	800728e <I2C_ITError+0xee>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007250:	4a6a      	ldr	r2, [pc, #424]	; (80073fc <I2C_ITError+0x25c>)
 8007252:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007258:	4618      	mov	r0, r3
 800725a:	f7fd fd51 	bl	8004d00 <HAL_DMA_Abort_IT>
 800725e:	4603      	mov	r3, r0
 8007260:	2b00      	cmp	r3, #0
 8007262:	f000 8089 	beq.w	8007378 <I2C_ITError+0x1d8>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	681a      	ldr	r2, [r3, #0]
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f022 0201 	bic.w	r2, r2, #1
 8007274:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2220      	movs	r2, #32
 800727a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007282:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007284:	687a      	ldr	r2, [r7, #4]
 8007286:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007288:	4610      	mov	r0, r2
 800728a:	4798      	blx	r3
 800728c:	e074      	b.n	8007378 <I2C_ITError+0x1d8>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007292:	4a5a      	ldr	r2, [pc, #360]	; (80073fc <I2C_ITError+0x25c>)
 8007294:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800729a:	4618      	mov	r0, r3
 800729c:	f7fd fd30 	bl	8004d00 <HAL_DMA_Abort_IT>
 80072a0:	4603      	mov	r3, r0
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d068      	beq.n	8007378 <I2C_ITError+0x1d8>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	695b      	ldr	r3, [r3, #20]
 80072ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072b0:	2b40      	cmp	r3, #64	; 0x40
 80072b2:	d10b      	bne.n	80072cc <I2C_ITError+0x12c>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	691a      	ldr	r2, [r3, #16]
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072be:	b2d2      	uxtb	r2, r2
 80072c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072c6:	1c5a      	adds	r2, r3, #1
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	681a      	ldr	r2, [r3, #0]
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f022 0201 	bic.w	r2, r2, #1
 80072da:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2220      	movs	r2, #32
 80072e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072ea:	687a      	ldr	r2, [r7, #4]
 80072ec:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80072ee:	4610      	mov	r0, r2
 80072f0:	4798      	blx	r3
 80072f2:	e041      	b.n	8007378 <I2C_ITError+0x1d8>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072fa:	b2db      	uxtb	r3, r3
 80072fc:	2b60      	cmp	r3, #96	; 0x60
 80072fe:	d125      	bne.n	800734c <I2C_ITError+0x1ac>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2220      	movs	r2, #32
 8007304:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2200      	movs	r2, #0
 800730c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	695b      	ldr	r3, [r3, #20]
 8007314:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007318:	2b40      	cmp	r3, #64	; 0x40
 800731a:	d10b      	bne.n	8007334 <I2C_ITError+0x194>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	691a      	ldr	r2, [r3, #16]
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007326:	b2d2      	uxtb	r2, r2
 8007328:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800732e:	1c5a      	adds	r2, r3, #1
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	681a      	ldr	r2, [r3, #0]
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f022 0201 	bic.w	r2, r2, #1
 8007342:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007344:	6878      	ldr	r0, [r7, #4]
 8007346:	f7fb fd57 	bl	8002df8 <HAL_I2C_AbortCpltCallback>
 800734a:	e015      	b.n	8007378 <I2C_ITError+0x1d8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	695b      	ldr	r3, [r3, #20]
 8007352:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007356:	2b40      	cmp	r3, #64	; 0x40
 8007358:	d10b      	bne.n	8007372 <I2C_ITError+0x1d2>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	691a      	ldr	r2, [r3, #16]
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007364:	b2d2      	uxtb	r2, r2
 8007366:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800736c:	1c5a      	adds	r2, r3, #1
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8007372:	6878      	ldr	r0, [r7, #4]
 8007374:	f7fb fd20 	bl	8002db8 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800737c:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	f003 0301 	and.w	r3, r3, #1
 8007384:	2b00      	cmp	r3, #0
 8007386:	d10e      	bne.n	80073a6 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8007388:	68bb      	ldr	r3, [r7, #8]
 800738a:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800738e:	2b00      	cmp	r3, #0
 8007390:	d109      	bne.n	80073a6 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007392:	68bb      	ldr	r3, [r7, #8]
 8007394:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8007398:	2b00      	cmp	r3, #0
 800739a:	d104      	bne.n	80073a6 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800739c:	68bb      	ldr	r3, [r7, #8]
 800739e:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d007      	beq.n	80073b6 <I2C_ITError+0x216>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	685a      	ldr	r2, [r3, #4]
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80073b4:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073bc:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073c2:	f003 0304 	and.w	r3, r3, #4
 80073c6:	2b04      	cmp	r3, #4
 80073c8:	d113      	bne.n	80073f2 <I2C_ITError+0x252>
 80073ca:	7bfb      	ldrb	r3, [r7, #15]
 80073cc:	2b28      	cmp	r3, #40	; 0x28
 80073ce:	d110      	bne.n	80073f2 <I2C_ITError+0x252>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	4a0b      	ldr	r2, [pc, #44]	; (8007400 <I2C_ITError+0x260>)
 80073d4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2200      	movs	r2, #0
 80073da:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2220      	movs	r2, #32
 80073e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2200      	movs	r2, #0
 80073e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80073ec:	6878      	ldr	r0, [r7, #4]
 80073ee:	f7fe fe8c 	bl	800610a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80073f2:	bf00      	nop
 80073f4:	3710      	adds	r7, #16
 80073f6:	46bd      	mov	sp, r7
 80073f8:	bd80      	pop	{r7, pc}
 80073fa:	bf00      	nop
 80073fc:	08007405 	.word	0x08007405
 8007400:	ffff0000 	.word	0xffff0000

08007404 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007404:	b580      	push	{r7, lr}
 8007406:	b086      	sub	sp, #24
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800740c:	2300      	movs	r3, #0
 800740e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007414:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007416:	697b      	ldr	r3, [r7, #20]
 8007418:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800741c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800741e:	4b4b      	ldr	r3, [pc, #300]	; (800754c <I2C_DMAAbort+0x148>)
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	08db      	lsrs	r3, r3, #3
 8007424:	4a4a      	ldr	r2, [pc, #296]	; (8007550 <I2C_DMAAbort+0x14c>)
 8007426:	fba2 2303 	umull	r2, r3, r2, r3
 800742a:	0a1a      	lsrs	r2, r3, #8
 800742c:	4613      	mov	r3, r2
 800742e:	009b      	lsls	r3, r3, #2
 8007430:	4413      	add	r3, r2
 8007432:	00da      	lsls	r2, r3, #3
 8007434:	1ad3      	subs	r3, r2, r3
 8007436:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d106      	bne.n	800744c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800743e:	697b      	ldr	r3, [r7, #20]
 8007440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007442:	f043 0220 	orr.w	r2, r3, #32
 8007446:	697b      	ldr	r3, [r7, #20]
 8007448:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800744a:	e00a      	b.n	8007462 <I2C_DMAAbort+0x5e>
    }
    count--;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	3b01      	subs	r3, #1
 8007450:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007452:	697b      	ldr	r3, [r7, #20]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800745c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007460:	d0ea      	beq.n	8007438 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007462:	697b      	ldr	r3, [r7, #20]
 8007464:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007466:	2b00      	cmp	r3, #0
 8007468:	d003      	beq.n	8007472 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800746a:	697b      	ldr	r3, [r7, #20]
 800746c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800746e:	2200      	movs	r2, #0
 8007470:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 8007472:	697b      	ldr	r3, [r7, #20]
 8007474:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007476:	2b00      	cmp	r3, #0
 8007478:	d003      	beq.n	8007482 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800747a:	697b      	ldr	r3, [r7, #20]
 800747c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800747e:	2200      	movs	r2, #0
 8007480:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007482:	697b      	ldr	r3, [r7, #20]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	681a      	ldr	r2, [r3, #0]
 8007488:	697b      	ldr	r3, [r7, #20]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007490:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8007492:	697b      	ldr	r3, [r7, #20]
 8007494:	2200      	movs	r2, #0
 8007496:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8007498:	697b      	ldr	r3, [r7, #20]
 800749a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800749c:	2b00      	cmp	r3, #0
 800749e:	d003      	beq.n	80074a8 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80074a0:	697b      	ldr	r3, [r7, #20]
 80074a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074a4:	2200      	movs	r2, #0
 80074a6:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 80074a8:	697b      	ldr	r3, [r7, #20]
 80074aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d003      	beq.n	80074b8 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80074b0:	697b      	ldr	r3, [r7, #20]
 80074b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074b4:	2200      	movs	r2, #0
 80074b6:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80074b8:	697b      	ldr	r3, [r7, #20]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	681a      	ldr	r2, [r3, #0]
 80074be:	697b      	ldr	r3, [r7, #20]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f022 0201 	bic.w	r2, r2, #1
 80074c6:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80074c8:	697b      	ldr	r3, [r7, #20]
 80074ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074ce:	b2db      	uxtb	r3, r3
 80074d0:	2b60      	cmp	r3, #96	; 0x60
 80074d2:	d10e      	bne.n	80074f2 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80074d4:	697b      	ldr	r3, [r7, #20]
 80074d6:	2220      	movs	r2, #32
 80074d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	2200      	movs	r2, #0
 80074e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80074e4:	697b      	ldr	r3, [r7, #20]
 80074e6:	2200      	movs	r2, #0
 80074e8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80074ea:	6978      	ldr	r0, [r7, #20]
 80074ec:	f7fb fc84 	bl	8002df8 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80074f0:	e027      	b.n	8007542 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80074f2:	7cfb      	ldrb	r3, [r7, #19]
 80074f4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80074f8:	2b28      	cmp	r3, #40	; 0x28
 80074fa:	d117      	bne.n	800752c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80074fc:	697b      	ldr	r3, [r7, #20]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	681a      	ldr	r2, [r3, #0]
 8007502:	697b      	ldr	r3, [r7, #20]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f042 0201 	orr.w	r2, r2, #1
 800750a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800750c:	697b      	ldr	r3, [r7, #20]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	681a      	ldr	r2, [r3, #0]
 8007512:	697b      	ldr	r3, [r7, #20]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800751a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800751c:	697b      	ldr	r3, [r7, #20]
 800751e:	2200      	movs	r2, #0
 8007520:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007522:	697b      	ldr	r3, [r7, #20]
 8007524:	2228      	movs	r2, #40	; 0x28
 8007526:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800752a:	e007      	b.n	800753c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800752c:	697b      	ldr	r3, [r7, #20]
 800752e:	2220      	movs	r2, #32
 8007530:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007534:	697b      	ldr	r3, [r7, #20]
 8007536:	2200      	movs	r2, #0
 8007538:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800753c:	6978      	ldr	r0, [r7, #20]
 800753e:	f7fb fc3b 	bl	8002db8 <HAL_I2C_ErrorCallback>
}
 8007542:	bf00      	nop
 8007544:	3718      	adds	r7, #24
 8007546:	46bd      	mov	sp, r7
 8007548:	bd80      	pop	{r7, pc}
 800754a:	bf00      	nop
 800754c:	20000144 	.word	0x20000144
 8007550:	14f8b589 	.word	0x14f8b589

08007554 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8007554:	b480      	push	{r7}
 8007556:	b085      	sub	sp, #20
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800755c:	2300      	movs	r3, #0
 800755e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8007560:	4b13      	ldr	r3, [pc, #76]	; (80075b0 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	08db      	lsrs	r3, r3, #3
 8007566:	4a13      	ldr	r2, [pc, #76]	; (80075b4 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8007568:	fba2 2303 	umull	r2, r3, r2, r3
 800756c:	0a1a      	lsrs	r2, r3, #8
 800756e:	4613      	mov	r3, r2
 8007570:	009b      	lsls	r3, r3, #2
 8007572:	4413      	add	r3, r2
 8007574:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	3b01      	subs	r3, #1
 800757a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	2b00      	cmp	r3, #0
 8007580:	d107      	bne.n	8007592 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007586:	f043 0220 	orr.w	r2, r3, #32
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800758e:	2301      	movs	r3, #1
 8007590:	e008      	b.n	80075a4 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800759c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80075a0:	d0e9      	beq.n	8007576 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80075a2:	2300      	movs	r3, #0
}
 80075a4:	4618      	mov	r0, r3
 80075a6:	3714      	adds	r7, #20
 80075a8:	46bd      	mov	sp, r7
 80075aa:	bc80      	pop	{r7}
 80075ac:	4770      	bx	lr
 80075ae:	bf00      	nop
 80075b0:	20000144 	.word	0x20000144
 80075b4:	14f8b589 	.word	0x14f8b589

080075b8 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80075b8:	b480      	push	{r7}
 80075ba:	b083      	sub	sp, #12
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075c4:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80075c8:	d103      	bne.n	80075d2 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2201      	movs	r2, #1
 80075ce:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80075d0:	e007      	b.n	80075e2 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075d6:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80075da:	d102      	bne.n	80075e2 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2208      	movs	r2, #8
 80075e0:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80075e2:	bf00      	nop
 80075e4:	370c      	adds	r7, #12
 80075e6:	46bd      	mov	sp, r7
 80075e8:	bc80      	pop	{r7}
 80075ea:	4770      	bx	lr

080075ec <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80075ec:	b480      	push	{r7}
 80075ee:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80075f0:	4b03      	ldr	r3, [pc, #12]	; (8007600 <HAL_PWR_EnableBkUpAccess+0x14>)
 80075f2:	2201      	movs	r2, #1
 80075f4:	601a      	str	r2, [r3, #0]
}
 80075f6:	bf00      	nop
 80075f8:	46bd      	mov	sp, r7
 80075fa:	bc80      	pop	{r7}
 80075fc:	4770      	bx	lr
 80075fe:	bf00      	nop
 8007600:	420e0020 	.word	0x420e0020

08007604 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007604:	b580      	push	{r7, lr}
 8007606:	b086      	sub	sp, #24
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d101      	bne.n	8007616 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007612:	2301      	movs	r3, #1
 8007614:	e304      	b.n	8007c20 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f003 0301 	and.w	r3, r3, #1
 800761e:	2b00      	cmp	r3, #0
 8007620:	f000 8087 	beq.w	8007732 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007624:	4b92      	ldr	r3, [pc, #584]	; (8007870 <HAL_RCC_OscConfig+0x26c>)
 8007626:	685b      	ldr	r3, [r3, #4]
 8007628:	f003 030c 	and.w	r3, r3, #12
 800762c:	2b04      	cmp	r3, #4
 800762e:	d00c      	beq.n	800764a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007630:	4b8f      	ldr	r3, [pc, #572]	; (8007870 <HAL_RCC_OscConfig+0x26c>)
 8007632:	685b      	ldr	r3, [r3, #4]
 8007634:	f003 030c 	and.w	r3, r3, #12
 8007638:	2b08      	cmp	r3, #8
 800763a:	d112      	bne.n	8007662 <HAL_RCC_OscConfig+0x5e>
 800763c:	4b8c      	ldr	r3, [pc, #560]	; (8007870 <HAL_RCC_OscConfig+0x26c>)
 800763e:	685b      	ldr	r3, [r3, #4]
 8007640:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007644:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007648:	d10b      	bne.n	8007662 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800764a:	4b89      	ldr	r3, [pc, #548]	; (8007870 <HAL_RCC_OscConfig+0x26c>)
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007652:	2b00      	cmp	r3, #0
 8007654:	d06c      	beq.n	8007730 <HAL_RCC_OscConfig+0x12c>
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	689b      	ldr	r3, [r3, #8]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d168      	bne.n	8007730 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800765e:	2301      	movs	r3, #1
 8007660:	e2de      	b.n	8007c20 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	689b      	ldr	r3, [r3, #8]
 8007666:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800766a:	d106      	bne.n	800767a <HAL_RCC_OscConfig+0x76>
 800766c:	4b80      	ldr	r3, [pc, #512]	; (8007870 <HAL_RCC_OscConfig+0x26c>)
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4a7f      	ldr	r2, [pc, #508]	; (8007870 <HAL_RCC_OscConfig+0x26c>)
 8007672:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007676:	6013      	str	r3, [r2, #0]
 8007678:	e02e      	b.n	80076d8 <HAL_RCC_OscConfig+0xd4>
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	689b      	ldr	r3, [r3, #8]
 800767e:	2b00      	cmp	r3, #0
 8007680:	d10c      	bne.n	800769c <HAL_RCC_OscConfig+0x98>
 8007682:	4b7b      	ldr	r3, [pc, #492]	; (8007870 <HAL_RCC_OscConfig+0x26c>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	4a7a      	ldr	r2, [pc, #488]	; (8007870 <HAL_RCC_OscConfig+0x26c>)
 8007688:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800768c:	6013      	str	r3, [r2, #0]
 800768e:	4b78      	ldr	r3, [pc, #480]	; (8007870 <HAL_RCC_OscConfig+0x26c>)
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	4a77      	ldr	r2, [pc, #476]	; (8007870 <HAL_RCC_OscConfig+0x26c>)
 8007694:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007698:	6013      	str	r3, [r2, #0]
 800769a:	e01d      	b.n	80076d8 <HAL_RCC_OscConfig+0xd4>
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	689b      	ldr	r3, [r3, #8]
 80076a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80076a4:	d10c      	bne.n	80076c0 <HAL_RCC_OscConfig+0xbc>
 80076a6:	4b72      	ldr	r3, [pc, #456]	; (8007870 <HAL_RCC_OscConfig+0x26c>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	4a71      	ldr	r2, [pc, #452]	; (8007870 <HAL_RCC_OscConfig+0x26c>)
 80076ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80076b0:	6013      	str	r3, [r2, #0]
 80076b2:	4b6f      	ldr	r3, [pc, #444]	; (8007870 <HAL_RCC_OscConfig+0x26c>)
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	4a6e      	ldr	r2, [pc, #440]	; (8007870 <HAL_RCC_OscConfig+0x26c>)
 80076b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80076bc:	6013      	str	r3, [r2, #0]
 80076be:	e00b      	b.n	80076d8 <HAL_RCC_OscConfig+0xd4>
 80076c0:	4b6b      	ldr	r3, [pc, #428]	; (8007870 <HAL_RCC_OscConfig+0x26c>)
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	4a6a      	ldr	r2, [pc, #424]	; (8007870 <HAL_RCC_OscConfig+0x26c>)
 80076c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80076ca:	6013      	str	r3, [r2, #0]
 80076cc:	4b68      	ldr	r3, [pc, #416]	; (8007870 <HAL_RCC_OscConfig+0x26c>)
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	4a67      	ldr	r2, [pc, #412]	; (8007870 <HAL_RCC_OscConfig+0x26c>)
 80076d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80076d6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	689b      	ldr	r3, [r3, #8]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d013      	beq.n	8007708 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076e0:	f7fd f914 	bl	800490c <HAL_GetTick>
 80076e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80076e6:	e008      	b.n	80076fa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80076e8:	f7fd f910 	bl	800490c <HAL_GetTick>
 80076ec:	4602      	mov	r2, r0
 80076ee:	693b      	ldr	r3, [r7, #16]
 80076f0:	1ad3      	subs	r3, r2, r3
 80076f2:	2b64      	cmp	r3, #100	; 0x64
 80076f4:	d901      	bls.n	80076fa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80076f6:	2303      	movs	r3, #3
 80076f8:	e292      	b.n	8007c20 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80076fa:	4b5d      	ldr	r3, [pc, #372]	; (8007870 <HAL_RCC_OscConfig+0x26c>)
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007702:	2b00      	cmp	r3, #0
 8007704:	d0f0      	beq.n	80076e8 <HAL_RCC_OscConfig+0xe4>
 8007706:	e014      	b.n	8007732 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007708:	f7fd f900 	bl	800490c <HAL_GetTick>
 800770c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800770e:	e008      	b.n	8007722 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007710:	f7fd f8fc 	bl	800490c <HAL_GetTick>
 8007714:	4602      	mov	r2, r0
 8007716:	693b      	ldr	r3, [r7, #16]
 8007718:	1ad3      	subs	r3, r2, r3
 800771a:	2b64      	cmp	r3, #100	; 0x64
 800771c:	d901      	bls.n	8007722 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800771e:	2303      	movs	r3, #3
 8007720:	e27e      	b.n	8007c20 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007722:	4b53      	ldr	r3, [pc, #332]	; (8007870 <HAL_RCC_OscConfig+0x26c>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800772a:	2b00      	cmp	r3, #0
 800772c:	d1f0      	bne.n	8007710 <HAL_RCC_OscConfig+0x10c>
 800772e:	e000      	b.n	8007732 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007730:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f003 0302 	and.w	r3, r3, #2
 800773a:	2b00      	cmp	r3, #0
 800773c:	d063      	beq.n	8007806 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800773e:	4b4c      	ldr	r3, [pc, #304]	; (8007870 <HAL_RCC_OscConfig+0x26c>)
 8007740:	685b      	ldr	r3, [r3, #4]
 8007742:	f003 030c 	and.w	r3, r3, #12
 8007746:	2b00      	cmp	r3, #0
 8007748:	d00b      	beq.n	8007762 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800774a:	4b49      	ldr	r3, [pc, #292]	; (8007870 <HAL_RCC_OscConfig+0x26c>)
 800774c:	685b      	ldr	r3, [r3, #4]
 800774e:	f003 030c 	and.w	r3, r3, #12
 8007752:	2b08      	cmp	r3, #8
 8007754:	d11c      	bne.n	8007790 <HAL_RCC_OscConfig+0x18c>
 8007756:	4b46      	ldr	r3, [pc, #280]	; (8007870 <HAL_RCC_OscConfig+0x26c>)
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800775e:	2b00      	cmp	r3, #0
 8007760:	d116      	bne.n	8007790 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007762:	4b43      	ldr	r3, [pc, #268]	; (8007870 <HAL_RCC_OscConfig+0x26c>)
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f003 0302 	and.w	r3, r3, #2
 800776a:	2b00      	cmp	r3, #0
 800776c:	d005      	beq.n	800777a <HAL_RCC_OscConfig+0x176>
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	695b      	ldr	r3, [r3, #20]
 8007772:	2b01      	cmp	r3, #1
 8007774:	d001      	beq.n	800777a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8007776:	2301      	movs	r3, #1
 8007778:	e252      	b.n	8007c20 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800777a:	4b3d      	ldr	r3, [pc, #244]	; (8007870 <HAL_RCC_OscConfig+0x26c>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	699b      	ldr	r3, [r3, #24]
 8007786:	00db      	lsls	r3, r3, #3
 8007788:	4939      	ldr	r1, [pc, #228]	; (8007870 <HAL_RCC_OscConfig+0x26c>)
 800778a:	4313      	orrs	r3, r2
 800778c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800778e:	e03a      	b.n	8007806 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	695b      	ldr	r3, [r3, #20]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d020      	beq.n	80077da <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007798:	4b36      	ldr	r3, [pc, #216]	; (8007874 <HAL_RCC_OscConfig+0x270>)
 800779a:	2201      	movs	r2, #1
 800779c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800779e:	f7fd f8b5 	bl	800490c <HAL_GetTick>
 80077a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80077a4:	e008      	b.n	80077b8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80077a6:	f7fd f8b1 	bl	800490c <HAL_GetTick>
 80077aa:	4602      	mov	r2, r0
 80077ac:	693b      	ldr	r3, [r7, #16]
 80077ae:	1ad3      	subs	r3, r2, r3
 80077b0:	2b02      	cmp	r3, #2
 80077b2:	d901      	bls.n	80077b8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80077b4:	2303      	movs	r3, #3
 80077b6:	e233      	b.n	8007c20 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80077b8:	4b2d      	ldr	r3, [pc, #180]	; (8007870 <HAL_RCC_OscConfig+0x26c>)
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f003 0302 	and.w	r3, r3, #2
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d0f0      	beq.n	80077a6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80077c4:	4b2a      	ldr	r3, [pc, #168]	; (8007870 <HAL_RCC_OscConfig+0x26c>)
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	699b      	ldr	r3, [r3, #24]
 80077d0:	00db      	lsls	r3, r3, #3
 80077d2:	4927      	ldr	r1, [pc, #156]	; (8007870 <HAL_RCC_OscConfig+0x26c>)
 80077d4:	4313      	orrs	r3, r2
 80077d6:	600b      	str	r3, [r1, #0]
 80077d8:	e015      	b.n	8007806 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80077da:	4b26      	ldr	r3, [pc, #152]	; (8007874 <HAL_RCC_OscConfig+0x270>)
 80077dc:	2200      	movs	r2, #0
 80077de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80077e0:	f7fd f894 	bl	800490c <HAL_GetTick>
 80077e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80077e6:	e008      	b.n	80077fa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80077e8:	f7fd f890 	bl	800490c <HAL_GetTick>
 80077ec:	4602      	mov	r2, r0
 80077ee:	693b      	ldr	r3, [r7, #16]
 80077f0:	1ad3      	subs	r3, r2, r3
 80077f2:	2b02      	cmp	r3, #2
 80077f4:	d901      	bls.n	80077fa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80077f6:	2303      	movs	r3, #3
 80077f8:	e212      	b.n	8007c20 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80077fa:	4b1d      	ldr	r3, [pc, #116]	; (8007870 <HAL_RCC_OscConfig+0x26c>)
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	f003 0302 	and.w	r3, r3, #2
 8007802:	2b00      	cmp	r3, #0
 8007804:	d1f0      	bne.n	80077e8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f003 0308 	and.w	r3, r3, #8
 800780e:	2b00      	cmp	r3, #0
 8007810:	d03a      	beq.n	8007888 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	69db      	ldr	r3, [r3, #28]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d019      	beq.n	800784e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800781a:	4b17      	ldr	r3, [pc, #92]	; (8007878 <HAL_RCC_OscConfig+0x274>)
 800781c:	2201      	movs	r2, #1
 800781e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007820:	f7fd f874 	bl	800490c <HAL_GetTick>
 8007824:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007826:	e008      	b.n	800783a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007828:	f7fd f870 	bl	800490c <HAL_GetTick>
 800782c:	4602      	mov	r2, r0
 800782e:	693b      	ldr	r3, [r7, #16]
 8007830:	1ad3      	subs	r3, r2, r3
 8007832:	2b02      	cmp	r3, #2
 8007834:	d901      	bls.n	800783a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8007836:	2303      	movs	r3, #3
 8007838:	e1f2      	b.n	8007c20 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800783a:	4b0d      	ldr	r3, [pc, #52]	; (8007870 <HAL_RCC_OscConfig+0x26c>)
 800783c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800783e:	f003 0302 	and.w	r3, r3, #2
 8007842:	2b00      	cmp	r3, #0
 8007844:	d0f0      	beq.n	8007828 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8007846:	2001      	movs	r0, #1
 8007848:	f000 fc22 	bl	8008090 <RCC_Delay>
 800784c:	e01c      	b.n	8007888 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800784e:	4b0a      	ldr	r3, [pc, #40]	; (8007878 <HAL_RCC_OscConfig+0x274>)
 8007850:	2200      	movs	r2, #0
 8007852:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007854:	f7fd f85a 	bl	800490c <HAL_GetTick>
 8007858:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800785a:	e00f      	b.n	800787c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800785c:	f7fd f856 	bl	800490c <HAL_GetTick>
 8007860:	4602      	mov	r2, r0
 8007862:	693b      	ldr	r3, [r7, #16]
 8007864:	1ad3      	subs	r3, r2, r3
 8007866:	2b02      	cmp	r3, #2
 8007868:	d908      	bls.n	800787c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800786a:	2303      	movs	r3, #3
 800786c:	e1d8      	b.n	8007c20 <HAL_RCC_OscConfig+0x61c>
 800786e:	bf00      	nop
 8007870:	40021000 	.word	0x40021000
 8007874:	42420000 	.word	0x42420000
 8007878:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800787c:	4b9b      	ldr	r3, [pc, #620]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 800787e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007880:	f003 0302 	and.w	r3, r3, #2
 8007884:	2b00      	cmp	r3, #0
 8007886:	d1e9      	bne.n	800785c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f003 0304 	and.w	r3, r3, #4
 8007890:	2b00      	cmp	r3, #0
 8007892:	f000 80a6 	beq.w	80079e2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007896:	2300      	movs	r3, #0
 8007898:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800789a:	4b94      	ldr	r3, [pc, #592]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 800789c:	69db      	ldr	r3, [r3, #28]
 800789e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d10d      	bne.n	80078c2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80078a6:	4b91      	ldr	r3, [pc, #580]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 80078a8:	69db      	ldr	r3, [r3, #28]
 80078aa:	4a90      	ldr	r2, [pc, #576]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 80078ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80078b0:	61d3      	str	r3, [r2, #28]
 80078b2:	4b8e      	ldr	r3, [pc, #568]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 80078b4:	69db      	ldr	r3, [r3, #28]
 80078b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80078ba:	60bb      	str	r3, [r7, #8]
 80078bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80078be:	2301      	movs	r3, #1
 80078c0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80078c2:	4b8b      	ldr	r3, [pc, #556]	; (8007af0 <HAL_RCC_OscConfig+0x4ec>)
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d118      	bne.n	8007900 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80078ce:	4b88      	ldr	r3, [pc, #544]	; (8007af0 <HAL_RCC_OscConfig+0x4ec>)
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	4a87      	ldr	r2, [pc, #540]	; (8007af0 <HAL_RCC_OscConfig+0x4ec>)
 80078d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80078d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80078da:	f7fd f817 	bl	800490c <HAL_GetTick>
 80078de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80078e0:	e008      	b.n	80078f4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80078e2:	f7fd f813 	bl	800490c <HAL_GetTick>
 80078e6:	4602      	mov	r2, r0
 80078e8:	693b      	ldr	r3, [r7, #16]
 80078ea:	1ad3      	subs	r3, r2, r3
 80078ec:	2b64      	cmp	r3, #100	; 0x64
 80078ee:	d901      	bls.n	80078f4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80078f0:	2303      	movs	r3, #3
 80078f2:	e195      	b.n	8007c20 <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80078f4:	4b7e      	ldr	r3, [pc, #504]	; (8007af0 <HAL_RCC_OscConfig+0x4ec>)
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d0f0      	beq.n	80078e2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	691b      	ldr	r3, [r3, #16]
 8007904:	2b01      	cmp	r3, #1
 8007906:	d106      	bne.n	8007916 <HAL_RCC_OscConfig+0x312>
 8007908:	4b78      	ldr	r3, [pc, #480]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 800790a:	6a1b      	ldr	r3, [r3, #32]
 800790c:	4a77      	ldr	r2, [pc, #476]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 800790e:	f043 0301 	orr.w	r3, r3, #1
 8007912:	6213      	str	r3, [r2, #32]
 8007914:	e02d      	b.n	8007972 <HAL_RCC_OscConfig+0x36e>
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	691b      	ldr	r3, [r3, #16]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d10c      	bne.n	8007938 <HAL_RCC_OscConfig+0x334>
 800791e:	4b73      	ldr	r3, [pc, #460]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 8007920:	6a1b      	ldr	r3, [r3, #32]
 8007922:	4a72      	ldr	r2, [pc, #456]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 8007924:	f023 0301 	bic.w	r3, r3, #1
 8007928:	6213      	str	r3, [r2, #32]
 800792a:	4b70      	ldr	r3, [pc, #448]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 800792c:	6a1b      	ldr	r3, [r3, #32]
 800792e:	4a6f      	ldr	r2, [pc, #444]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 8007930:	f023 0304 	bic.w	r3, r3, #4
 8007934:	6213      	str	r3, [r2, #32]
 8007936:	e01c      	b.n	8007972 <HAL_RCC_OscConfig+0x36e>
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	691b      	ldr	r3, [r3, #16]
 800793c:	2b05      	cmp	r3, #5
 800793e:	d10c      	bne.n	800795a <HAL_RCC_OscConfig+0x356>
 8007940:	4b6a      	ldr	r3, [pc, #424]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 8007942:	6a1b      	ldr	r3, [r3, #32]
 8007944:	4a69      	ldr	r2, [pc, #420]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 8007946:	f043 0304 	orr.w	r3, r3, #4
 800794a:	6213      	str	r3, [r2, #32]
 800794c:	4b67      	ldr	r3, [pc, #412]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 800794e:	6a1b      	ldr	r3, [r3, #32]
 8007950:	4a66      	ldr	r2, [pc, #408]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 8007952:	f043 0301 	orr.w	r3, r3, #1
 8007956:	6213      	str	r3, [r2, #32]
 8007958:	e00b      	b.n	8007972 <HAL_RCC_OscConfig+0x36e>
 800795a:	4b64      	ldr	r3, [pc, #400]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 800795c:	6a1b      	ldr	r3, [r3, #32]
 800795e:	4a63      	ldr	r2, [pc, #396]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 8007960:	f023 0301 	bic.w	r3, r3, #1
 8007964:	6213      	str	r3, [r2, #32]
 8007966:	4b61      	ldr	r3, [pc, #388]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 8007968:	6a1b      	ldr	r3, [r3, #32]
 800796a:	4a60      	ldr	r2, [pc, #384]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 800796c:	f023 0304 	bic.w	r3, r3, #4
 8007970:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	691b      	ldr	r3, [r3, #16]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d015      	beq.n	80079a6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800797a:	f7fc ffc7 	bl	800490c <HAL_GetTick>
 800797e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007980:	e00a      	b.n	8007998 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007982:	f7fc ffc3 	bl	800490c <HAL_GetTick>
 8007986:	4602      	mov	r2, r0
 8007988:	693b      	ldr	r3, [r7, #16]
 800798a:	1ad3      	subs	r3, r2, r3
 800798c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007990:	4293      	cmp	r3, r2
 8007992:	d901      	bls.n	8007998 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8007994:	2303      	movs	r3, #3
 8007996:	e143      	b.n	8007c20 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007998:	4b54      	ldr	r3, [pc, #336]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 800799a:	6a1b      	ldr	r3, [r3, #32]
 800799c:	f003 0302 	and.w	r3, r3, #2
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d0ee      	beq.n	8007982 <HAL_RCC_OscConfig+0x37e>
 80079a4:	e014      	b.n	80079d0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80079a6:	f7fc ffb1 	bl	800490c <HAL_GetTick>
 80079aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80079ac:	e00a      	b.n	80079c4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80079ae:	f7fc ffad 	bl	800490c <HAL_GetTick>
 80079b2:	4602      	mov	r2, r0
 80079b4:	693b      	ldr	r3, [r7, #16]
 80079b6:	1ad3      	subs	r3, r2, r3
 80079b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80079bc:	4293      	cmp	r3, r2
 80079be:	d901      	bls.n	80079c4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80079c0:	2303      	movs	r3, #3
 80079c2:	e12d      	b.n	8007c20 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80079c4:	4b49      	ldr	r3, [pc, #292]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 80079c6:	6a1b      	ldr	r3, [r3, #32]
 80079c8:	f003 0302 	and.w	r3, r3, #2
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d1ee      	bne.n	80079ae <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80079d0:	7dfb      	ldrb	r3, [r7, #23]
 80079d2:	2b01      	cmp	r3, #1
 80079d4:	d105      	bne.n	80079e2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80079d6:	4b45      	ldr	r3, [pc, #276]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 80079d8:	69db      	ldr	r3, [r3, #28]
 80079da:	4a44      	ldr	r2, [pc, #272]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 80079dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80079e0:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	f000 808c 	beq.w	8007b04 <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 80079ec:	4b3f      	ldr	r3, [pc, #252]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 80079ee:	685b      	ldr	r3, [r3, #4]
 80079f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80079f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80079f8:	d10e      	bne.n	8007a18 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 80079fa:	4b3c      	ldr	r3, [pc, #240]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 80079fc:	685b      	ldr	r3, [r3, #4]
 80079fe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8007a02:	2b08      	cmp	r3, #8
 8007a04:	d108      	bne.n	8007a18 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8007a06:	4b39      	ldr	r3, [pc, #228]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 8007a08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8007a0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a12:	d101      	bne.n	8007a18 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 8007a14:	2301      	movs	r3, #1
 8007a16:	e103      	b.n	8007c20 <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a1c:	2b02      	cmp	r3, #2
 8007a1e:	d14e      	bne.n	8007abe <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8007a20:	4b32      	ldr	r3, [pc, #200]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d009      	beq.n	8007a40 <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8007a2c:	4b2f      	ldr	r3, [pc, #188]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 8007a2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a30:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8007a38:	429a      	cmp	r2, r3
 8007a3a:	d001      	beq.n	8007a40 <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	e0ef      	b.n	8007c20 <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8007a40:	4b2c      	ldr	r3, [pc, #176]	; (8007af4 <HAL_RCC_OscConfig+0x4f0>)
 8007a42:	2200      	movs	r2, #0
 8007a44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a46:	f7fc ff61 	bl	800490c <HAL_GetTick>
 8007a4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8007a4c:	e008      	b.n	8007a60 <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007a4e:	f7fc ff5d 	bl	800490c <HAL_GetTick>
 8007a52:	4602      	mov	r2, r0
 8007a54:	693b      	ldr	r3, [r7, #16]
 8007a56:	1ad3      	subs	r3, r2, r3
 8007a58:	2b64      	cmp	r3, #100	; 0x64
 8007a5a:	d901      	bls.n	8007a60 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8007a5c:	2303      	movs	r3, #3
 8007a5e:	e0df      	b.n	8007c20 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8007a60:	4b22      	ldr	r3, [pc, #136]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d1f0      	bne.n	8007a4e <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8007a6c:	4b1f      	ldr	r3, [pc, #124]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 8007a6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a70:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a78:	491c      	ldr	r1, [pc, #112]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 8007a7a:	4313      	orrs	r3, r2
 8007a7c:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 8007a7e:	4b1b      	ldr	r3, [pc, #108]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 8007a80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a82:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a8a:	4918      	ldr	r1, [pc, #96]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 8007a8c:	4313      	orrs	r3, r2
 8007a8e:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 8007a90:	4b18      	ldr	r3, [pc, #96]	; (8007af4 <HAL_RCC_OscConfig+0x4f0>)
 8007a92:	2201      	movs	r2, #1
 8007a94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a96:	f7fc ff39 	bl	800490c <HAL_GetTick>
 8007a9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8007a9c:	e008      	b.n	8007ab0 <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007a9e:	f7fc ff35 	bl	800490c <HAL_GetTick>
 8007aa2:	4602      	mov	r2, r0
 8007aa4:	693b      	ldr	r3, [r7, #16]
 8007aa6:	1ad3      	subs	r3, r2, r3
 8007aa8:	2b64      	cmp	r3, #100	; 0x64
 8007aaa:	d901      	bls.n	8007ab0 <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 8007aac:	2303      	movs	r3, #3
 8007aae:	e0b7      	b.n	8007c20 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8007ab0:	4b0e      	ldr	r3, [pc, #56]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d0f0      	beq.n	8007a9e <HAL_RCC_OscConfig+0x49a>
 8007abc:	e022      	b.n	8007b04 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 8007abe:	4b0b      	ldr	r3, [pc, #44]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 8007ac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ac2:	4a0a      	ldr	r2, [pc, #40]	; (8007aec <HAL_RCC_OscConfig+0x4e8>)
 8007ac4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007ac8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8007aca:	4b0a      	ldr	r3, [pc, #40]	; (8007af4 <HAL_RCC_OscConfig+0x4f0>)
 8007acc:	2200      	movs	r2, #0
 8007ace:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ad0:	f7fc ff1c 	bl	800490c <HAL_GetTick>
 8007ad4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8007ad6:	e00f      	b.n	8007af8 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007ad8:	f7fc ff18 	bl	800490c <HAL_GetTick>
 8007adc:	4602      	mov	r2, r0
 8007ade:	693b      	ldr	r3, [r7, #16]
 8007ae0:	1ad3      	subs	r3, r2, r3
 8007ae2:	2b64      	cmp	r3, #100	; 0x64
 8007ae4:	d908      	bls.n	8007af8 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 8007ae6:	2303      	movs	r3, #3
 8007ae8:	e09a      	b.n	8007c20 <HAL_RCC_OscConfig+0x61c>
 8007aea:	bf00      	nop
 8007aec:	40021000 	.word	0x40021000
 8007af0:	40007000 	.word	0x40007000
 8007af4:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8007af8:	4b4b      	ldr	r3, [pc, #300]	; (8007c28 <HAL_RCC_OscConfig+0x624>)
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d1e9      	bne.n	8007ad8 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	6a1b      	ldr	r3, [r3, #32]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	f000 8088 	beq.w	8007c1e <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007b0e:	4b46      	ldr	r3, [pc, #280]	; (8007c28 <HAL_RCC_OscConfig+0x624>)
 8007b10:	685b      	ldr	r3, [r3, #4]
 8007b12:	f003 030c 	and.w	r3, r3, #12
 8007b16:	2b08      	cmp	r3, #8
 8007b18:	d068      	beq.n	8007bec <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6a1b      	ldr	r3, [r3, #32]
 8007b1e:	2b02      	cmp	r3, #2
 8007b20:	d14d      	bne.n	8007bbe <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007b22:	4b42      	ldr	r3, [pc, #264]	; (8007c2c <HAL_RCC_OscConfig+0x628>)
 8007b24:	2200      	movs	r2, #0
 8007b26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b28:	f7fc fef0 	bl	800490c <HAL_GetTick>
 8007b2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007b2e:	e008      	b.n	8007b42 <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007b30:	f7fc feec 	bl	800490c <HAL_GetTick>
 8007b34:	4602      	mov	r2, r0
 8007b36:	693b      	ldr	r3, [r7, #16]
 8007b38:	1ad3      	subs	r3, r2, r3
 8007b3a:	2b02      	cmp	r3, #2
 8007b3c:	d901      	bls.n	8007b42 <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 8007b3e:	2303      	movs	r3, #3
 8007b40:	e06e      	b.n	8007c20 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007b42:	4b39      	ldr	r3, [pc, #228]	; (8007c28 <HAL_RCC_OscConfig+0x624>)
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d1f0      	bne.n	8007b30 <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b56:	d10f      	bne.n	8007b78 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8007b58:	4b33      	ldr	r3, [pc, #204]	; (8007c28 <HAL_RCC_OscConfig+0x624>)
 8007b5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	685b      	ldr	r3, [r3, #4]
 8007b60:	4931      	ldr	r1, [pc, #196]	; (8007c28 <HAL_RCC_OscConfig+0x624>)
 8007b62:	4313      	orrs	r3, r2
 8007b64:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8007b66:	4b30      	ldr	r3, [pc, #192]	; (8007c28 <HAL_RCC_OscConfig+0x624>)
 8007b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b6a:	f023 020f 	bic.w	r2, r3, #15
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	68db      	ldr	r3, [r3, #12]
 8007b72:	492d      	ldr	r1, [pc, #180]	; (8007c28 <HAL_RCC_OscConfig+0x624>)
 8007b74:	4313      	orrs	r3, r2
 8007b76:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007b78:	4b2b      	ldr	r3, [pc, #172]	; (8007c28 <HAL_RCC_OscConfig+0x624>)
 8007b7a:	685b      	ldr	r3, [r3, #4]
 8007b7c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b88:	430b      	orrs	r3, r1
 8007b8a:	4927      	ldr	r1, [pc, #156]	; (8007c28 <HAL_RCC_OscConfig+0x624>)
 8007b8c:	4313      	orrs	r3, r2
 8007b8e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007b90:	4b26      	ldr	r3, [pc, #152]	; (8007c2c <HAL_RCC_OscConfig+0x628>)
 8007b92:	2201      	movs	r2, #1
 8007b94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b96:	f7fc feb9 	bl	800490c <HAL_GetTick>
 8007b9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007b9c:	e008      	b.n	8007bb0 <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007b9e:	f7fc feb5 	bl	800490c <HAL_GetTick>
 8007ba2:	4602      	mov	r2, r0
 8007ba4:	693b      	ldr	r3, [r7, #16]
 8007ba6:	1ad3      	subs	r3, r2, r3
 8007ba8:	2b02      	cmp	r3, #2
 8007baa:	d901      	bls.n	8007bb0 <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 8007bac:	2303      	movs	r3, #3
 8007bae:	e037      	b.n	8007c20 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007bb0:	4b1d      	ldr	r3, [pc, #116]	; (8007c28 <HAL_RCC_OscConfig+0x624>)
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d0f0      	beq.n	8007b9e <HAL_RCC_OscConfig+0x59a>
 8007bbc:	e02f      	b.n	8007c1e <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007bbe:	4b1b      	ldr	r3, [pc, #108]	; (8007c2c <HAL_RCC_OscConfig+0x628>)
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007bc4:	f7fc fea2 	bl	800490c <HAL_GetTick>
 8007bc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007bca:	e008      	b.n	8007bde <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007bcc:	f7fc fe9e 	bl	800490c <HAL_GetTick>
 8007bd0:	4602      	mov	r2, r0
 8007bd2:	693b      	ldr	r3, [r7, #16]
 8007bd4:	1ad3      	subs	r3, r2, r3
 8007bd6:	2b02      	cmp	r3, #2
 8007bd8:	d901      	bls.n	8007bde <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 8007bda:	2303      	movs	r3, #3
 8007bdc:	e020      	b.n	8007c20 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007bde:	4b12      	ldr	r3, [pc, #72]	; (8007c28 <HAL_RCC_OscConfig+0x624>)
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d1f0      	bne.n	8007bcc <HAL_RCC_OscConfig+0x5c8>
 8007bea:	e018      	b.n	8007c1e <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	6a1b      	ldr	r3, [r3, #32]
 8007bf0:	2b01      	cmp	r3, #1
 8007bf2:	d101      	bne.n	8007bf8 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 8007bf4:	2301      	movs	r3, #1
 8007bf6:	e013      	b.n	8007c20 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007bf8:	4b0b      	ldr	r3, [pc, #44]	; (8007c28 <HAL_RCC_OscConfig+0x624>)
 8007bfa:	685b      	ldr	r3, [r3, #4]
 8007bfc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c08:	429a      	cmp	r2, r3
 8007c0a:	d106      	bne.n	8007c1a <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007c16:	429a      	cmp	r2, r3
 8007c18:	d001      	beq.n	8007c1e <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 8007c1a:	2301      	movs	r3, #1
 8007c1c:	e000      	b.n	8007c20 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 8007c1e:	2300      	movs	r3, #0
}
 8007c20:	4618      	mov	r0, r3
 8007c22:	3718      	adds	r7, #24
 8007c24:	46bd      	mov	sp, r7
 8007c26:	bd80      	pop	{r7, pc}
 8007c28:	40021000 	.word	0x40021000
 8007c2c:	42420060 	.word	0x42420060

08007c30 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	b084      	sub	sp, #16
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
 8007c38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d101      	bne.n	8007c44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007c40:	2301      	movs	r3, #1
 8007c42:	e0d0      	b.n	8007de6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007c44:	4b6a      	ldr	r3, [pc, #424]	; (8007df0 <HAL_RCC_ClockConfig+0x1c0>)
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f003 0307 	and.w	r3, r3, #7
 8007c4c:	683a      	ldr	r2, [r7, #0]
 8007c4e:	429a      	cmp	r2, r3
 8007c50:	d910      	bls.n	8007c74 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007c52:	4b67      	ldr	r3, [pc, #412]	; (8007df0 <HAL_RCC_ClockConfig+0x1c0>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f023 0207 	bic.w	r2, r3, #7
 8007c5a:	4965      	ldr	r1, [pc, #404]	; (8007df0 <HAL_RCC_ClockConfig+0x1c0>)
 8007c5c:	683b      	ldr	r3, [r7, #0]
 8007c5e:	4313      	orrs	r3, r2
 8007c60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007c62:	4b63      	ldr	r3, [pc, #396]	; (8007df0 <HAL_RCC_ClockConfig+0x1c0>)
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f003 0307 	and.w	r3, r3, #7
 8007c6a:	683a      	ldr	r2, [r7, #0]
 8007c6c:	429a      	cmp	r2, r3
 8007c6e:	d001      	beq.n	8007c74 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8007c70:	2301      	movs	r3, #1
 8007c72:	e0b8      	b.n	8007de6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f003 0302 	and.w	r3, r3, #2
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d020      	beq.n	8007cc2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f003 0304 	and.w	r3, r3, #4
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d005      	beq.n	8007c98 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007c8c:	4b59      	ldr	r3, [pc, #356]	; (8007df4 <HAL_RCC_ClockConfig+0x1c4>)
 8007c8e:	685b      	ldr	r3, [r3, #4]
 8007c90:	4a58      	ldr	r2, [pc, #352]	; (8007df4 <HAL_RCC_ClockConfig+0x1c4>)
 8007c92:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8007c96:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f003 0308 	and.w	r3, r3, #8
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d005      	beq.n	8007cb0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007ca4:	4b53      	ldr	r3, [pc, #332]	; (8007df4 <HAL_RCC_ClockConfig+0x1c4>)
 8007ca6:	685b      	ldr	r3, [r3, #4]
 8007ca8:	4a52      	ldr	r2, [pc, #328]	; (8007df4 <HAL_RCC_ClockConfig+0x1c4>)
 8007caa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8007cae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007cb0:	4b50      	ldr	r3, [pc, #320]	; (8007df4 <HAL_RCC_ClockConfig+0x1c4>)
 8007cb2:	685b      	ldr	r3, [r3, #4]
 8007cb4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	689b      	ldr	r3, [r3, #8]
 8007cbc:	494d      	ldr	r1, [pc, #308]	; (8007df4 <HAL_RCC_ClockConfig+0x1c4>)
 8007cbe:	4313      	orrs	r3, r2
 8007cc0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	f003 0301 	and.w	r3, r3, #1
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d040      	beq.n	8007d50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	685b      	ldr	r3, [r3, #4]
 8007cd2:	2b01      	cmp	r3, #1
 8007cd4:	d107      	bne.n	8007ce6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007cd6:	4b47      	ldr	r3, [pc, #284]	; (8007df4 <HAL_RCC_ClockConfig+0x1c4>)
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d115      	bne.n	8007d0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007ce2:	2301      	movs	r3, #1
 8007ce4:	e07f      	b.n	8007de6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	685b      	ldr	r3, [r3, #4]
 8007cea:	2b02      	cmp	r3, #2
 8007cec:	d107      	bne.n	8007cfe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007cee:	4b41      	ldr	r3, [pc, #260]	; (8007df4 <HAL_RCC_ClockConfig+0x1c4>)
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d109      	bne.n	8007d0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	e073      	b.n	8007de6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007cfe:	4b3d      	ldr	r3, [pc, #244]	; (8007df4 <HAL_RCC_ClockConfig+0x1c4>)
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	f003 0302 	and.w	r3, r3, #2
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d101      	bne.n	8007d0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007d0a:	2301      	movs	r3, #1
 8007d0c:	e06b      	b.n	8007de6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007d0e:	4b39      	ldr	r3, [pc, #228]	; (8007df4 <HAL_RCC_ClockConfig+0x1c4>)
 8007d10:	685b      	ldr	r3, [r3, #4]
 8007d12:	f023 0203 	bic.w	r2, r3, #3
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	685b      	ldr	r3, [r3, #4]
 8007d1a:	4936      	ldr	r1, [pc, #216]	; (8007df4 <HAL_RCC_ClockConfig+0x1c4>)
 8007d1c:	4313      	orrs	r3, r2
 8007d1e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007d20:	f7fc fdf4 	bl	800490c <HAL_GetTick>
 8007d24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d26:	e00a      	b.n	8007d3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007d28:	f7fc fdf0 	bl	800490c <HAL_GetTick>
 8007d2c:	4602      	mov	r2, r0
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	1ad3      	subs	r3, r2, r3
 8007d32:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d36:	4293      	cmp	r3, r2
 8007d38:	d901      	bls.n	8007d3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007d3a:	2303      	movs	r3, #3
 8007d3c:	e053      	b.n	8007de6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d3e:	4b2d      	ldr	r3, [pc, #180]	; (8007df4 <HAL_RCC_ClockConfig+0x1c4>)
 8007d40:	685b      	ldr	r3, [r3, #4]
 8007d42:	f003 020c 	and.w	r2, r3, #12
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	685b      	ldr	r3, [r3, #4]
 8007d4a:	009b      	lsls	r3, r3, #2
 8007d4c:	429a      	cmp	r2, r3
 8007d4e:	d1eb      	bne.n	8007d28 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007d50:	4b27      	ldr	r3, [pc, #156]	; (8007df0 <HAL_RCC_ClockConfig+0x1c0>)
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f003 0307 	and.w	r3, r3, #7
 8007d58:	683a      	ldr	r2, [r7, #0]
 8007d5a:	429a      	cmp	r2, r3
 8007d5c:	d210      	bcs.n	8007d80 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d5e:	4b24      	ldr	r3, [pc, #144]	; (8007df0 <HAL_RCC_ClockConfig+0x1c0>)
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f023 0207 	bic.w	r2, r3, #7
 8007d66:	4922      	ldr	r1, [pc, #136]	; (8007df0 <HAL_RCC_ClockConfig+0x1c0>)
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	4313      	orrs	r3, r2
 8007d6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d6e:	4b20      	ldr	r3, [pc, #128]	; (8007df0 <HAL_RCC_ClockConfig+0x1c0>)
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	f003 0307 	and.w	r3, r3, #7
 8007d76:	683a      	ldr	r2, [r7, #0]
 8007d78:	429a      	cmp	r2, r3
 8007d7a:	d001      	beq.n	8007d80 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007d7c:	2301      	movs	r3, #1
 8007d7e:	e032      	b.n	8007de6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	f003 0304 	and.w	r3, r3, #4
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d008      	beq.n	8007d9e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007d8c:	4b19      	ldr	r3, [pc, #100]	; (8007df4 <HAL_RCC_ClockConfig+0x1c4>)
 8007d8e:	685b      	ldr	r3, [r3, #4]
 8007d90:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	68db      	ldr	r3, [r3, #12]
 8007d98:	4916      	ldr	r1, [pc, #88]	; (8007df4 <HAL_RCC_ClockConfig+0x1c4>)
 8007d9a:	4313      	orrs	r3, r2
 8007d9c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f003 0308 	and.w	r3, r3, #8
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d009      	beq.n	8007dbe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007daa:	4b12      	ldr	r3, [pc, #72]	; (8007df4 <HAL_RCC_ClockConfig+0x1c4>)
 8007dac:	685b      	ldr	r3, [r3, #4]
 8007dae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	691b      	ldr	r3, [r3, #16]
 8007db6:	00db      	lsls	r3, r3, #3
 8007db8:	490e      	ldr	r1, [pc, #56]	; (8007df4 <HAL_RCC_ClockConfig+0x1c4>)
 8007dba:	4313      	orrs	r3, r2
 8007dbc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007dbe:	f000 f821 	bl	8007e04 <HAL_RCC_GetSysClockFreq>
 8007dc2:	4602      	mov	r2, r0
 8007dc4:	4b0b      	ldr	r3, [pc, #44]	; (8007df4 <HAL_RCC_ClockConfig+0x1c4>)
 8007dc6:	685b      	ldr	r3, [r3, #4]
 8007dc8:	091b      	lsrs	r3, r3, #4
 8007dca:	f003 030f 	and.w	r3, r3, #15
 8007dce:	490a      	ldr	r1, [pc, #40]	; (8007df8 <HAL_RCC_ClockConfig+0x1c8>)
 8007dd0:	5ccb      	ldrb	r3, [r1, r3]
 8007dd2:	fa22 f303 	lsr.w	r3, r2, r3
 8007dd6:	4a09      	ldr	r2, [pc, #36]	; (8007dfc <HAL_RCC_ClockConfig+0x1cc>)
 8007dd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007dda:	4b09      	ldr	r3, [pc, #36]	; (8007e00 <HAL_RCC_ClockConfig+0x1d0>)
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	4618      	mov	r0, r3
 8007de0:	f7fc f83c 	bl	8003e5c <HAL_InitTick>

  return HAL_OK;
 8007de4:	2300      	movs	r3, #0
}
 8007de6:	4618      	mov	r0, r3
 8007de8:	3710      	adds	r7, #16
 8007dea:	46bd      	mov	sp, r7
 8007dec:	bd80      	pop	{r7, pc}
 8007dee:	bf00      	nop
 8007df0:	40022000 	.word	0x40022000
 8007df4:	40021000 	.word	0x40021000
 8007df8:	08012230 	.word	0x08012230
 8007dfc:	20000144 	.word	0x20000144
 8007e00:	20000148 	.word	0x20000148

08007e04 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007e04:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007e08:	b091      	sub	sp, #68	; 0x44
 8007e0a:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 8007e0c:	4b6a      	ldr	r3, [pc, #424]	; (8007fb8 <HAL_RCC_GetSysClockFreq+0x1b4>)
 8007e0e:	f107 0414 	add.w	r4, r7, #20
 8007e12:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007e14:	c407      	stmia	r4!, {r0, r1, r2}
 8007e16:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 8007e18:	4b68      	ldr	r3, [pc, #416]	; (8007fbc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007e1a:	1d3c      	adds	r4, r7, #4
 8007e1c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007e1e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007e22:	2300      	movs	r3, #0
 8007e24:	637b      	str	r3, [r7, #52]	; 0x34
 8007e26:	2300      	movs	r3, #0
 8007e28:	633b      	str	r3, [r7, #48]	; 0x30
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007e2e:	2300      	movs	r3, #0
 8007e30:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t sysclockfreq = 0U;
 8007e32:	2300      	movs	r3, #0
 8007e34:	63bb      	str	r3, [r7, #56]	; 0x38
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 8007e36:	2300      	movs	r3, #0
 8007e38:	62bb      	str	r3, [r7, #40]	; 0x28
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	627b      	str	r3, [r7, #36]	; 0x24
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8007e3e:	4b60      	ldr	r3, [pc, #384]	; (8007fc0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007e40:	685b      	ldr	r3, [r3, #4]
 8007e42:	637b      	str	r3, [r7, #52]	; 0x34

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007e44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e46:	f003 030c 	and.w	r3, r3, #12
 8007e4a:	2b04      	cmp	r3, #4
 8007e4c:	d002      	beq.n	8007e54 <HAL_RCC_GetSysClockFreq+0x50>
 8007e4e:	2b08      	cmp	r3, #8
 8007e50:	d003      	beq.n	8007e5a <HAL_RCC_GetSysClockFreq+0x56>
 8007e52:	e0a8      	b.n	8007fa6 <HAL_RCC_GetSysClockFreq+0x1a2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007e54:	4b5b      	ldr	r3, [pc, #364]	; (8007fc4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8007e56:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8007e58:	e0a8      	b.n	8007fac <HAL_RCC_GetSysClockFreq+0x1a8>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007e5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e5c:	0c9b      	lsrs	r3, r3, #18
 8007e5e:	f003 030f 	and.w	r3, r3, #15
 8007e62:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8007e66:	4413      	add	r3, r2
 8007e68:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8007e6c:	62fb      	str	r3, [r7, #44]	; 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007e6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	f000 808e 	beq.w	8007f96 <HAL_RCC_GetSysClockFreq+0x192>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8007e7a:	4b51      	ldr	r3, [pc, #324]	; (8007fc0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e7e:	f003 030f 	and.w	r3, r3, #15
 8007e82:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8007e86:	4413      	add	r3, r2
 8007e88:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 8007e8c:	633b      	str	r3, [r7, #48]	; 0x30
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8007e8e:	4b4c      	ldr	r3, [pc, #304]	; (8007fc0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007e90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d06b      	beq.n	8007f72 <HAL_RCC_GetSysClockFreq+0x16e>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8007e9a:	4b49      	ldr	r3, [pc, #292]	; (8007fc0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007e9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e9e:	091b      	lsrs	r3, r3, #4
 8007ea0:	f003 030f 	and.w	r3, r3, #15
 8007ea4:	3301      	adds	r3, #1
 8007ea6:	62bb      	str	r3, [r7, #40]	; 0x28
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8007ea8:	4b45      	ldr	r3, [pc, #276]	; (8007fc0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007eac:	0a1b      	lsrs	r3, r3, #8
 8007eae:	f003 030f 	and.w	r3, r3, #15
 8007eb2:	3302      	adds	r3, #2
 8007eb4:	627b      	str	r3, [r7, #36]	; 0x24
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 8007eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eb8:	4618      	mov	r0, r3
 8007eba:	f04f 0100 	mov.w	r1, #0
 8007ebe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ec0:	461a      	mov	r2, r3
 8007ec2:	f04f 0300 	mov.w	r3, #0
 8007ec6:	fb02 f501 	mul.w	r5, r2, r1
 8007eca:	fb00 f403 	mul.w	r4, r0, r3
 8007ece:	192e      	adds	r6, r5, r4
 8007ed0:	fba0 4502 	umull	r4, r5, r0, r2
 8007ed4:	1973      	adds	r3, r6, r5
 8007ed6:	461d      	mov	r5, r3
 8007ed8:	4620      	mov	r0, r4
 8007eda:	4629      	mov	r1, r5
 8007edc:	f04f 0200 	mov.w	r2, #0
 8007ee0:	f04f 0300 	mov.w	r3, #0
 8007ee4:	014b      	lsls	r3, r1, #5
 8007ee6:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007eea:	0142      	lsls	r2, r0, #5
 8007eec:	4610      	mov	r0, r2
 8007eee:	4619      	mov	r1, r3
 8007ef0:	1b00      	subs	r0, r0, r4
 8007ef2:	eb61 0105 	sbc.w	r1, r1, r5
 8007ef6:	f04f 0200 	mov.w	r2, #0
 8007efa:	f04f 0300 	mov.w	r3, #0
 8007efe:	018b      	lsls	r3, r1, #6
 8007f00:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007f04:	0182      	lsls	r2, r0, #6
 8007f06:	1a12      	subs	r2, r2, r0
 8007f08:	eb63 0301 	sbc.w	r3, r3, r1
 8007f0c:	f04f 0000 	mov.w	r0, #0
 8007f10:	f04f 0100 	mov.w	r1, #0
 8007f14:	00d9      	lsls	r1, r3, #3
 8007f16:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007f1a:	00d0      	lsls	r0, r2, #3
 8007f1c:	4602      	mov	r2, r0
 8007f1e:	460b      	mov	r3, r1
 8007f20:	1912      	adds	r2, r2, r4
 8007f22:	eb45 0303 	adc.w	r3, r5, r3
 8007f26:	f04f 0000 	mov.w	r0, #0
 8007f2a:	f04f 0100 	mov.w	r1, #0
 8007f2e:	0259      	lsls	r1, r3, #9
 8007f30:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8007f34:	0250      	lsls	r0, r2, #9
 8007f36:	4602      	mov	r2, r0
 8007f38:	460b      	mov	r3, r1
 8007f3a:	4690      	mov	r8, r2
 8007f3c:	4699      	mov	r9, r3
 8007f3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f40:	4618      	mov	r0, r3
 8007f42:	f04f 0100 	mov.w	r1, #0
 8007f46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f48:	461a      	mov	r2, r3
 8007f4a:	f04f 0300 	mov.w	r3, #0
 8007f4e:	fb02 f501 	mul.w	r5, r2, r1
 8007f52:	fb00 f403 	mul.w	r4, r0, r3
 8007f56:	442c      	add	r4, r5
 8007f58:	fba0 2302 	umull	r2, r3, r0, r2
 8007f5c:	18e1      	adds	r1, r4, r3
 8007f5e:	460b      	mov	r3, r1
 8007f60:	4640      	mov	r0, r8
 8007f62:	4649      	mov	r1, r9
 8007f64:	f7f9 f92e 	bl	80011c4 <__aeabi_uldivmod>
 8007f68:	4602      	mov	r2, r0
 8007f6a:	460b      	mov	r3, r1
 8007f6c:	4613      	mov	r3, r2
 8007f6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007f70:	e007      	b.n	8007f82 <HAL_RCC_GetSysClockFreq+0x17e>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 8007f72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f74:	4a13      	ldr	r2, [pc, #76]	; (8007fc4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8007f76:	fb02 f203 	mul.w	r2, r2, r3
 8007f7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f80:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8007f82:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8007f86:	461a      	mov	r2, r3
 8007f88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f8a:	4293      	cmp	r3, r2
 8007f8c:	d108      	bne.n	8007fa0 <HAL_RCC_GetSysClockFreq+0x19c>
        {
          pllclk = pllclk / 2;
 8007f8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f90:	085b      	lsrs	r3, r3, #1
 8007f92:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007f94:	e004      	b.n	8007fa0 <HAL_RCC_GetSysClockFreq+0x19c>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007f96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f98:	4a0b      	ldr	r2, [pc, #44]	; (8007fc8 <HAL_RCC_GetSysClockFreq+0x1c4>)
 8007f9a:	fb02 f303 	mul.w	r3, r2, r3
 8007f9e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      sysclockfreq = pllclk;
 8007fa0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007fa2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8007fa4:	e002      	b.n	8007fac <HAL_RCC_GetSysClockFreq+0x1a8>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007fa6:	4b07      	ldr	r3, [pc, #28]	; (8007fc4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8007fa8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8007faa:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007fac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8007fae:	4618      	mov	r0, r3
 8007fb0:	3744      	adds	r7, #68	; 0x44
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007fb8:	08011a2c 	.word	0x08011a2c
 8007fbc:	08011a3c 	.word	0x08011a3c
 8007fc0:	40021000 	.word	0x40021000
 8007fc4:	007a1200 	.word	0x007a1200
 8007fc8:	003d0900 	.word	0x003d0900

08007fcc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007fcc:	b480      	push	{r7}
 8007fce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007fd0:	4b02      	ldr	r3, [pc, #8]	; (8007fdc <HAL_RCC_GetHCLKFreq+0x10>)
 8007fd2:	681b      	ldr	r3, [r3, #0]
}
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	bc80      	pop	{r7}
 8007fda:	4770      	bx	lr
 8007fdc:	20000144 	.word	0x20000144

08007fe0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007fe4:	f7ff fff2 	bl	8007fcc <HAL_RCC_GetHCLKFreq>
 8007fe8:	4602      	mov	r2, r0
 8007fea:	4b05      	ldr	r3, [pc, #20]	; (8008000 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007fec:	685b      	ldr	r3, [r3, #4]
 8007fee:	0a1b      	lsrs	r3, r3, #8
 8007ff0:	f003 0307 	and.w	r3, r3, #7
 8007ff4:	4903      	ldr	r1, [pc, #12]	; (8008004 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007ff6:	5ccb      	ldrb	r3, [r1, r3]
 8007ff8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	bd80      	pop	{r7, pc}
 8008000:	40021000 	.word	0x40021000
 8008004:	08012240 	.word	0x08012240

08008008 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008008:	b580      	push	{r7, lr}
 800800a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800800c:	f7ff ffde 	bl	8007fcc <HAL_RCC_GetHCLKFreq>
 8008010:	4602      	mov	r2, r0
 8008012:	4b05      	ldr	r3, [pc, #20]	; (8008028 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008014:	685b      	ldr	r3, [r3, #4]
 8008016:	0adb      	lsrs	r3, r3, #11
 8008018:	f003 0307 	and.w	r3, r3, #7
 800801c:	4903      	ldr	r1, [pc, #12]	; (800802c <HAL_RCC_GetPCLK2Freq+0x24>)
 800801e:	5ccb      	ldrb	r3, [r1, r3]
 8008020:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008024:	4618      	mov	r0, r3
 8008026:	bd80      	pop	{r7, pc}
 8008028:	40021000 	.word	0x40021000
 800802c:	08012240 	.word	0x08012240

08008030 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008030:	b480      	push	{r7}
 8008032:	b083      	sub	sp, #12
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]
 8008038:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	220f      	movs	r2, #15
 800803e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008040:	4b11      	ldr	r3, [pc, #68]	; (8008088 <HAL_RCC_GetClockConfig+0x58>)
 8008042:	685b      	ldr	r3, [r3, #4]
 8008044:	f003 0203 	and.w	r2, r3, #3
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800804c:	4b0e      	ldr	r3, [pc, #56]	; (8008088 <HAL_RCC_GetClockConfig+0x58>)
 800804e:	685b      	ldr	r3, [r3, #4]
 8008050:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8008058:	4b0b      	ldr	r3, [pc, #44]	; (8008088 <HAL_RCC_GetClockConfig+0x58>)
 800805a:	685b      	ldr	r3, [r3, #4]
 800805c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8008064:	4b08      	ldr	r3, [pc, #32]	; (8008088 <HAL_RCC_GetClockConfig+0x58>)
 8008066:	685b      	ldr	r3, [r3, #4]
 8008068:	08db      	lsrs	r3, r3, #3
 800806a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8008072:	4b06      	ldr	r3, [pc, #24]	; (800808c <HAL_RCC_GetClockConfig+0x5c>)
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f003 0207 	and.w	r2, r3, #7
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800807e:	bf00      	nop
 8008080:	370c      	adds	r7, #12
 8008082:	46bd      	mov	sp, r7
 8008084:	bc80      	pop	{r7}
 8008086:	4770      	bx	lr
 8008088:	40021000 	.word	0x40021000
 800808c:	40022000 	.word	0x40022000

08008090 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8008090:	b480      	push	{r7}
 8008092:	b085      	sub	sp, #20
 8008094:	af00      	add	r7, sp, #0
 8008096:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8008098:	4b0a      	ldr	r3, [pc, #40]	; (80080c4 <RCC_Delay+0x34>)
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	4a0a      	ldr	r2, [pc, #40]	; (80080c8 <RCC_Delay+0x38>)
 800809e:	fba2 2303 	umull	r2, r3, r2, r3
 80080a2:	0a5b      	lsrs	r3, r3, #9
 80080a4:	687a      	ldr	r2, [r7, #4]
 80080a6:	fb02 f303 	mul.w	r3, r2, r3
 80080aa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80080ac:	bf00      	nop
  }
  while (Delay --);
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	1e5a      	subs	r2, r3, #1
 80080b2:	60fa      	str	r2, [r7, #12]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d1f9      	bne.n	80080ac <RCC_Delay+0x1c>
}
 80080b8:	bf00      	nop
 80080ba:	bf00      	nop
 80080bc:	3714      	adds	r7, #20
 80080be:	46bd      	mov	sp, r7
 80080c0:	bc80      	pop	{r7}
 80080c2:	4770      	bx	lr
 80080c4:	20000144 	.word	0x20000144
 80080c8:	10624dd3 	.word	0x10624dd3

080080cc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80080cc:	b580      	push	{r7, lr}
 80080ce:	b088      	sub	sp, #32
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80080d4:	2300      	movs	r3, #0
 80080d6:	617b      	str	r3, [r7, #20]
 80080d8:	2300      	movs	r3, #0
 80080da:	613b      	str	r3, [r7, #16]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
 80080dc:	2300      	movs	r3, #0
 80080de:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	f003 0301 	and.w	r3, r3, #1
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d07d      	beq.n	80081e8 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    FlagStatus pwrclkchanged = RESET;
 80080ec:	2300      	movs	r3, #0
 80080ee:	76fb      	strb	r3, [r7, #27]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80080f0:	4b8b      	ldr	r3, [pc, #556]	; (8008320 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80080f2:	69db      	ldr	r3, [r3, #28]
 80080f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d10d      	bne.n	8008118 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80080fc:	4b88      	ldr	r3, [pc, #544]	; (8008320 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80080fe:	69db      	ldr	r3, [r3, #28]
 8008100:	4a87      	ldr	r2, [pc, #540]	; (8008320 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8008102:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008106:	61d3      	str	r3, [r2, #28]
 8008108:	4b85      	ldr	r3, [pc, #532]	; (8008320 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800810a:	69db      	ldr	r3, [r3, #28]
 800810c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008110:	60fb      	str	r3, [r7, #12]
 8008112:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8008114:	2301      	movs	r3, #1
 8008116:	76fb      	strb	r3, [r7, #27]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008118:	4b82      	ldr	r3, [pc, #520]	; (8008324 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008120:	2b00      	cmp	r3, #0
 8008122:	d118      	bne.n	8008156 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008124:	4b7f      	ldr	r3, [pc, #508]	; (8008324 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	4a7e      	ldr	r2, [pc, #504]	; (8008324 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800812a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800812e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008130:	f7fc fbec 	bl	800490c <HAL_GetTick>
 8008134:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008136:	e008      	b.n	800814a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008138:	f7fc fbe8 	bl	800490c <HAL_GetTick>
 800813c:	4602      	mov	r2, r0
 800813e:	697b      	ldr	r3, [r7, #20]
 8008140:	1ad3      	subs	r3, r2, r3
 8008142:	2b64      	cmp	r3, #100	; 0x64
 8008144:	d901      	bls.n	800814a <HAL_RCCEx_PeriphCLKConfig+0x7e>
        {
          return HAL_TIMEOUT;
 8008146:	2303      	movs	r3, #3
 8008148:	e0e5      	b.n	8008316 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800814a:	4b76      	ldr	r3, [pc, #472]	; (8008324 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008152:	2b00      	cmp	r3, #0
 8008154:	d0f0      	beq.n	8008138 <HAL_RCCEx_PeriphCLKConfig+0x6c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008156:	4b72      	ldr	r3, [pc, #456]	; (8008320 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8008158:	6a1b      	ldr	r3, [r3, #32]
 800815a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800815e:	613b      	str	r3, [r7, #16]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008160:	693b      	ldr	r3, [r7, #16]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d02e      	beq.n	80081c4 <HAL_RCCEx_PeriphCLKConfig+0xf8>
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	685b      	ldr	r3, [r3, #4]
 800816a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800816e:	693a      	ldr	r2, [r7, #16]
 8008170:	429a      	cmp	r2, r3
 8008172:	d027      	beq.n	80081c4 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008174:	4b6a      	ldr	r3, [pc, #424]	; (8008320 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8008176:	6a1b      	ldr	r3, [r3, #32]
 8008178:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800817c:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800817e:	4b6a      	ldr	r3, [pc, #424]	; (8008328 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8008180:	2201      	movs	r2, #1
 8008182:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008184:	4b68      	ldr	r3, [pc, #416]	; (8008328 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8008186:	2200      	movs	r2, #0
 8008188:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800818a:	4a65      	ldr	r2, [pc, #404]	; (8008320 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800818c:	693b      	ldr	r3, [r7, #16]
 800818e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8008190:	693b      	ldr	r3, [r7, #16]
 8008192:	f003 0301 	and.w	r3, r3, #1
 8008196:	2b00      	cmp	r3, #0
 8008198:	d014      	beq.n	80081c4 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800819a:	f7fc fbb7 	bl	800490c <HAL_GetTick>
 800819e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80081a0:	e00a      	b.n	80081b8 <HAL_RCCEx_PeriphCLKConfig+0xec>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80081a2:	f7fc fbb3 	bl	800490c <HAL_GetTick>
 80081a6:	4602      	mov	r2, r0
 80081a8:	697b      	ldr	r3, [r7, #20]
 80081aa:	1ad3      	subs	r3, r2, r3
 80081ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80081b0:	4293      	cmp	r3, r2
 80081b2:	d901      	bls.n	80081b8 <HAL_RCCEx_PeriphCLKConfig+0xec>
          {
            return HAL_TIMEOUT;
 80081b4:	2303      	movs	r3, #3
 80081b6:	e0ae      	b.n	8008316 <HAL_RCCEx_PeriphCLKConfig+0x24a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80081b8:	4b59      	ldr	r3, [pc, #356]	; (8008320 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80081ba:	6a1b      	ldr	r3, [r3, #32]
 80081bc:	f003 0302 	and.w	r3, r3, #2
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d0ee      	beq.n	80081a2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80081c4:	4b56      	ldr	r3, [pc, #344]	; (8008320 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80081c6:	6a1b      	ldr	r3, [r3, #32]
 80081c8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	685b      	ldr	r3, [r3, #4]
 80081d0:	4953      	ldr	r1, [pc, #332]	; (8008320 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80081d2:	4313      	orrs	r3, r2
 80081d4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80081d6:	7efb      	ldrb	r3, [r7, #27]
 80081d8:	2b01      	cmp	r3, #1
 80081da:	d105      	bne.n	80081e8 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80081dc:	4b50      	ldr	r3, [pc, #320]	; (8008320 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80081de:	69db      	ldr	r3, [r3, #28]
 80081e0:	4a4f      	ldr	r2, [pc, #316]	; (8008320 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80081e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80081e6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f003 0302 	and.w	r3, r3, #2
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d008      	beq.n	8008206 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80081f4:	4b4a      	ldr	r3, [pc, #296]	; (8008320 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80081f6:	685b      	ldr	r3, [r3, #4]
 80081f8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	689b      	ldr	r3, [r3, #8]
 8008200:	4947      	ldr	r1, [pc, #284]	; (8008320 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8008202:	4313      	orrs	r3, r2
 8008204:	604b      	str	r3, [r1, #4]
  }

#if defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ I2S2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f003 0304 	and.w	r3, r3, #4
 800820e:	2b00      	cmp	r3, #0
 8008210:	d008      	beq.n	8008224 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8008212:	4b43      	ldr	r3, [pc, #268]	; (8008320 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8008214:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008216:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	68db      	ldr	r3, [r3, #12]
 800821e:	4940      	ldr	r1, [pc, #256]	; (8008320 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8008220:	4313      	orrs	r3, r2
 8008222:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ I2S3 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	f003 0308 	and.w	r3, r3, #8
 800822c:	2b00      	cmp	r3, #0
 800822e:	d008      	beq.n	8008242 <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S3CLKSOURCE(PeriphClkInit->I2s3ClockSelection));

    /* Configure the I2S3 clock source */
    __HAL_RCC_I2S3_CONFIG(PeriphClkInit->I2s3ClockSelection);
 8008230:	4b3b      	ldr	r3, [pc, #236]	; (8008320 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8008232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008234:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	691b      	ldr	r3, [r3, #16]
 800823c:	4938      	ldr	r1, [pc, #224]	; (8008320 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800823e:	4313      	orrs	r3, r2
 8008240:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ PLL I2S Configuration ----------------------*/
  /* Check that PLLI2S need to be enabled */
  if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S2SRC) || HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 8008242:	4b37      	ldr	r3, [pc, #220]	; (8008320 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8008244:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008246:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800824a:	2b00      	cmp	r3, #0
 800824c:	d105      	bne.n	800825a <HAL_RCCEx_PeriphCLKConfig+0x18e>
 800824e:	4b34      	ldr	r3, [pc, #208]	; (8008320 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8008250:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008252:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008256:	2b00      	cmp	r3, #0
 8008258:	d001      	beq.n	800825e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Update flag to indicate that PLL I2S should be active */
    pllactive = 1;
 800825a:	2301      	movs	r3, #1
 800825c:	61fb      	str	r3, [r7, #28]
  }

  /* Check if PLL I2S need to be enabled */
  if (pllactive == 1)
 800825e:	69fb      	ldr	r3, [r7, #28]
 8008260:	2b01      	cmp	r3, #1
 8008262:	d148      	bne.n	80082f6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
  {
    /* Enable PLL I2S only if not active */
    if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_PLL3ON))
 8008264:	4b2e      	ldr	r3, [pc, #184]	; (8008320 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800826c:	2b00      	cmp	r3, #0
 800826e:	d138      	bne.n	80082e2 <HAL_RCCEx_PeriphCLKConfig+0x216>
      assert_param(IS_RCC_PLLI2S_MUL(PeriphClkInit->PLLI2S.PLLI2SMUL));
      assert_param(IS_RCC_HSE_PREDIV2(PeriphClkInit->PLLI2S.HSEPrediv2Value));

      /* Prediv2 can be written only when the PLL2 is disabled. */
      /* Return an error only if new value is different from the programmed value */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 8008270:	4b2b      	ldr	r3, [pc, #172]	; (8008320 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008278:	2b00      	cmp	r3, #0
 800827a:	d009      	beq.n	8008290 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
          (__HAL_RCC_HSE_GET_PREDIV2() != PeriphClkInit->PLLI2S.HSEPrediv2Value))
 800827c:	4b28      	ldr	r3, [pc, #160]	; (8008320 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800827e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008280:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	699b      	ldr	r3, [r3, #24]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 8008288:	429a      	cmp	r2, r3
 800828a:	d001      	beq.n	8008290 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
      {
        return HAL_ERROR;
 800828c:	2301      	movs	r3, #1
 800828e:	e042      	b.n	8008316 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      }

      /* Configure the HSE prediv2 factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV2_CONFIG(PeriphClkInit->PLLI2S.HSEPrediv2Value);
 8008290:	4b23      	ldr	r3, [pc, #140]	; (8008320 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8008292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008294:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	699b      	ldr	r3, [r3, #24]
 800829c:	4920      	ldr	r1, [pc, #128]	; (8008320 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800829e:	4313      	orrs	r3, r2
 80082a0:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Configure the main PLLI2S multiplication factors. */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SMUL);
 80082a2:	4b1f      	ldr	r3, [pc, #124]	; (8008320 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80082a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082a6:	f423 4270 	bic.w	r2, r3, #61440	; 0xf000
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	695b      	ldr	r3, [r3, #20]
 80082ae:	491c      	ldr	r1, [pc, #112]	; (8008320 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80082b0:	4313      	orrs	r3, r2
 80082b2:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Enable the main PLLI2S. */
      __HAL_RCC_PLLI2S_ENABLE();
 80082b4:	4b1d      	ldr	r3, [pc, #116]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80082b6:	2201      	movs	r2, #1
 80082b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80082ba:	f7fc fb27 	bl	800490c <HAL_GetTick>
 80082be:	6178      	str	r0, [r7, #20]

      /* Wait till PLLI2S is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80082c0:	e008      	b.n	80082d4 <HAL_RCCEx_PeriphCLKConfig+0x208>
      {
        if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80082c2:	f7fc fb23 	bl	800490c <HAL_GetTick>
 80082c6:	4602      	mov	r2, r0
 80082c8:	697b      	ldr	r3, [r7, #20]
 80082ca:	1ad3      	subs	r3, r2, r3
 80082cc:	2b64      	cmp	r3, #100	; 0x64
 80082ce:	d901      	bls.n	80082d4 <HAL_RCCEx_PeriphCLKConfig+0x208>
        {
          return HAL_TIMEOUT;
 80082d0:	2303      	movs	r3, #3
 80082d2:	e020      	b.n	8008316 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80082d4:	4b12      	ldr	r3, [pc, #72]	; (8008320 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d0f0      	beq.n	80082c2 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 80082e0:	e009      	b.n	80082f6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
      }
    }
    else
    {
      /* Return an error only if user wants to change the PLLI2SMUL whereas PLLI2S is active */
      if (READ_BIT(RCC->CFGR2, RCC_CFGR2_PLL3MUL) != PeriphClkInit->PLLI2S.PLLI2SMUL)
 80082e2:	4b0f      	ldr	r3, [pc, #60]	; (8008320 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80082e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082e6:	f403 4270 	and.w	r2, r3, #61440	; 0xf000
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	695b      	ldr	r3, [r3, #20]
 80082ee:	429a      	cmp	r2, r3
 80082f0:	d001      	beq.n	80082f6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
      {
        return HAL_ERROR;
 80082f2:	2301      	movs	r3, #1
 80082f4:	e00f      	b.n	8008316 <HAL_RCCEx_PeriphCLKConfig+0x24a>

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f003 0310 	and.w	r3, r3, #16
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d008      	beq.n	8008314 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008302:	4b07      	ldr	r3, [pc, #28]	; (8008320 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8008304:	685b      	ldr	r3, [r3, #4]
 8008306:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	69db      	ldr	r3, [r3, #28]
 800830e:	4904      	ldr	r1, [pc, #16]	; (8008320 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8008310:	4313      	orrs	r3, r2
 8008312:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8008314:	2300      	movs	r3, #0
}
 8008316:	4618      	mov	r0, r3
 8008318:	3720      	adds	r7, #32
 800831a:	46bd      	mov	sp, r7
 800831c:	bd80      	pop	{r7, pc}
 800831e:	bf00      	nop
 8008320:	40021000 	.word	0x40021000
 8008324:	40007000 	.word	0x40007000
 8008328:	42420440 	.word	0x42420440
 800832c:	42420070 	.word	0x42420070

08008330 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008330:	b590      	push	{r4, r7, lr}
 8008332:	b093      	sub	sp, #76	; 0x4c
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
#if defined(STM32F105xC) || defined(STM32F107xC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 8008338:	4ba9      	ldr	r3, [pc, #676]	; (80085e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800833a:	f107 0418 	add.w	r4, r7, #24
 800833e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008340:	c407      	stmia	r4!, {r0, r1, r2}
 8008342:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 8008344:	4ba7      	ldr	r3, [pc, #668]	; (80085e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8008346:	f107 0408 	add.w	r4, r7, #8
 800834a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800834c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8008350:	2300      	movs	r3, #0
 8008352:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008354:	2300      	movs	r3, #0
 8008356:	647b      	str	r3, [r7, #68]	; 0x44
 8008358:	2300      	movs	r3, #0
 800835a:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
 800835c:	2300      	movs	r3, #0
 800835e:	637b      	str	r3, [r7, #52]	; 0x34
 8008360:	2300      	movs	r3, #0
 8008362:	633b      	str	r3, [r7, #48]	; 0x30
 8008364:	2300      	movs	r3, #0
 8008366:	62fb      	str	r3, [r7, #44]	; 0x2c
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  const uint8_t aPredivFactorTable[2] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8008368:	2300      	movs	r3, #0
 800836a:	62bb      	str	r3, [r7, #40]	; 0x28
 800836c:	2300      	movs	r3, #0
 800836e:	643b      	str	r3, [r7, #64]	; 0x40
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	3b01      	subs	r3, #1
 8008374:	2b0f      	cmp	r3, #15
 8008376:	f200 8124 	bhi.w	80085c2 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
 800837a:	a201      	add	r2, pc, #4	; (adr r2, 8008380 <HAL_RCCEx_GetPeriphCLKFreq+0x50>)
 800837c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008380:	08008541 	.word	0x08008541
 8008384:	080085a7 	.word	0x080085a7
 8008388:	080085c3 	.word	0x080085c3
 800838c:	0800849f 	.word	0x0800849f
 8008390:	080085c3 	.word	0x080085c3
 8008394:	080085c3 	.word	0x080085c3
 8008398:	080085c3 	.word	0x080085c3
 800839c:	080084f1 	.word	0x080084f1
 80083a0:	080085c3 	.word	0x080085c3
 80083a4:	080085c3 	.word	0x080085c3
 80083a8:	080085c3 	.word	0x080085c3
 80083ac:	080085c3 	.word	0x080085c3
 80083b0:	080085c3 	.word	0x080085c3
 80083b4:	080085c3 	.word	0x080085c3
 80083b8:	080085c3 	.word	0x080085c3
 80083bc:	080083c1 	.word	0x080083c1
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 80083c0:	4b89      	ldr	r3, [pc, #548]	; (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80083c2:	685b      	ldr	r3, [r3, #4]
 80083c4:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80083c6:	4b88      	ldr	r3, [pc, #544]	; (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	f000 80f9 	beq.w	80085c6 <HAL_RCCEx_GetPeriphCLKFreq+0x296>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80083d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083d6:	0c9b      	lsrs	r3, r3, #18
 80083d8:	f003 030f 	and.w	r3, r3, #15
 80083dc:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80083e0:	4413      	add	r3, r2
 80083e2:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 80083e6:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80083e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d03e      	beq.n	8008470 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 80083f2:	4b7d      	ldr	r3, [pc, #500]	; (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80083f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083f6:	f003 030f 	and.w	r3, r3, #15
 80083fa:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80083fe:	4413      	add	r3, r2
 8008400:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 8008404:	63fb      	str	r3, [r7, #60]	; 0x3c
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /* STM32F105xC || STM32F107xC || STM32F100xB || STM32F100xE */

#if defined(STM32F105xC) || defined(STM32F107xC)
          if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8008406:	4b78      	ldr	r3, [pc, #480]	; (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8008408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800840a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800840e:	2b00      	cmp	r3, #0
 8008410:	d01c      	beq.n	800844c <HAL_RCCEx_GetPeriphCLKFreq+0x11c>
          {
            /* PLL2 selected as Prediv1 source */
            /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
            prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8008412:	4b75      	ldr	r3, [pc, #468]	; (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8008414:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008416:	091b      	lsrs	r3, r3, #4
 8008418:	f003 030f 	and.w	r3, r3, #15
 800841c:	3301      	adds	r3, #1
 800841e:	62fb      	str	r3, [r7, #44]	; 0x2c
            pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8008420:	4b71      	ldr	r3, [pc, #452]	; (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8008422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008424:	0a1b      	lsrs	r3, r3, #8
 8008426:	f003 030f 	and.w	r3, r3, #15
 800842a:	3302      	adds	r3, #2
 800842c:	637b      	str	r3, [r7, #52]	; 0x34
            pllclk = (uint32_t)((((HSE_VALUE / prediv2) * pll2mul) / prediv1) * pllmul);
 800842e:	4a6f      	ldr	r2, [pc, #444]	; (80085ec <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8008430:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008432:	fbb2 f3f3 	udiv	r3, r2, r3
 8008436:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008438:	fb02 f203 	mul.w	r2, r2, r3
 800843c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800843e:	fbb2 f2f3 	udiv	r2, r2, r3
 8008442:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008444:	fb02 f303 	mul.w	r3, r2, r3
 8008448:	647b      	str	r3, [r7, #68]	; 0x44
 800844a:	e007      	b.n	800845c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
          }
          else
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800844c:	4a67      	ldr	r2, [pc, #412]	; (80085ec <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800844e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008450:	fbb2 f2f3 	udiv	r2, r2, r3
 8008454:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008456:	fb02 f303 	mul.w	r3, r2, r3
 800845a:	647b      	str	r3, [r7, #68]	; 0x44
          }

          /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
          /* In this case need to divide pllclk by 2 */
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 800845c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8008460:	461a      	mov	r2, r3
 8008462:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008464:	4293      	cmp	r3, r2
 8008466:	d108      	bne.n	800847a <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
          {
            pllclk = pllclk / 2;
 8008468:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800846a:	085b      	lsrs	r3, r3, #1
 800846c:	647b      	str	r3, [r7, #68]	; 0x44
 800846e:	e004      	b.n	800847a <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8008470:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008472:	4a5f      	ldr	r2, [pc, #380]	; (80085f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8008474:	fb02 f303 	mul.w	r3, r2, r3
 8008478:	647b      	str	r3, [r7, #68]	; 0x44
        }

        /* Calcul of the USB frequency*/
#if defined(STM32F105xC) || defined(STM32F107xC)
        /* USBCLK = PLLVCO = (2 x PLLCLK) / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL_DIV2)
 800847a:	4b5b      	ldr	r3, [pc, #364]	; (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800847c:	685b      	ldr	r3, [r3, #4]
 800847e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008482:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008486:	d102      	bne.n	800848e <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
        {
          /* Prescaler of 2 selected for USB */
          frequency = pllclk;
 8008488:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800848a:	643b      	str	r3, [r7, #64]	; 0x40
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 800848c:	e09b      	b.n	80085c6 <HAL_RCCEx_GetPeriphCLKFreq+0x296>
          frequency = (2 * pllclk) / 3;
 800848e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008490:	005b      	lsls	r3, r3, #1
 8008492:	4a58      	ldr	r2, [pc, #352]	; (80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8008494:	fba2 2303 	umull	r2, r3, r2, r3
 8008498:	085b      	lsrs	r3, r3, #1
 800849a:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 800849c:	e093      	b.n	80085c6 <HAL_RCCEx_GetPeriphCLKFreq+0x296>
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
#else
      if (__HAL_RCC_GET_I2S2_SOURCE() == RCC_I2S2CLKSOURCE_SYSCLK)
 800849e:	4b52      	ldr	r3, [pc, #328]	; (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80084a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d103      	bne.n	80084b2 <HAL_RCCEx_GetPeriphCLKFreq+0x182>
      {
        /* SYSCLK used as source clock for I2S2 */
        frequency = HAL_RCC_GetSysClockFreq();
 80084aa:	f7ff fcab 	bl	8007e04 <HAL_RCC_GetSysClockFreq>
 80084ae:	6438      	str	r0, [r7, #64]	; 0x40
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80084b0:	e08b      	b.n	80085ca <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON))
 80084b2:	4b4d      	ldr	r3, [pc, #308]	; (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	f000 8085 	beq.w	80085ca <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 80084c0:	4b49      	ldr	r3, [pc, #292]	; (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80084c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084c4:	091b      	lsrs	r3, r3, #4
 80084c6:	f003 030f 	and.w	r3, r3, #15
 80084ca:	3301      	adds	r3, #1
 80084cc:	62fb      	str	r3, [r7, #44]	; 0x2c
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
 80084ce:	4b46      	ldr	r3, [pc, #280]	; (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80084d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084d2:	0b1b      	lsrs	r3, r3, #12
 80084d4:	f003 030f 	and.w	r3, r3, #15
 80084d8:	3302      	adds	r3, #2
 80084da:	633b      	str	r3, [r7, #48]	; 0x30
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
 80084dc:	4a43      	ldr	r2, [pc, #268]	; (80085ec <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 80084de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80084e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80084e6:	fb02 f303 	mul.w	r3, r2, r3
 80084ea:	005b      	lsls	r3, r3, #1
 80084ec:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80084ee:	e06c      	b.n	80085ca <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
#else
      if (__HAL_RCC_GET_I2S3_SOURCE() == RCC_I2S3CLKSOURCE_SYSCLK)
 80084f0:	4b3d      	ldr	r3, [pc, #244]	; (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80084f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084f4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d103      	bne.n	8008504 <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>
      {
        /* SYSCLK used as source clock for I2S3 */
        frequency = HAL_RCC_GetSysClockFreq();
 80084fc:	f7ff fc82 	bl	8007e04 <HAL_RCC_GetSysClockFreq>
 8008500:	6438      	str	r0, [r7, #64]	; 0x40
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8008502:	e064      	b.n	80085ce <HAL_RCCEx_GetPeriphCLKFreq+0x29e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON))
 8008504:	4b38      	ldr	r3, [pc, #224]	; (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800850c:	2b00      	cmp	r3, #0
 800850e:	d05e      	beq.n	80085ce <HAL_RCCEx_GetPeriphCLKFreq+0x29e>
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8008510:	4b35      	ldr	r3, [pc, #212]	; (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8008512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008514:	091b      	lsrs	r3, r3, #4
 8008516:	f003 030f 	and.w	r3, r3, #15
 800851a:	3301      	adds	r3, #1
 800851c:	62fb      	str	r3, [r7, #44]	; 0x2c
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
 800851e:	4b32      	ldr	r3, [pc, #200]	; (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8008520:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008522:	0b1b      	lsrs	r3, r3, #12
 8008524:	f003 030f 	and.w	r3, r3, #15
 8008528:	3302      	adds	r3, #2
 800852a:	633b      	str	r3, [r7, #48]	; 0x30
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
 800852c:	4a2f      	ldr	r2, [pc, #188]	; (80085ec <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800852e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008530:	fbb2 f3f3 	udiv	r3, r2, r3
 8008534:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008536:	fb02 f303 	mul.w	r3, r2, r3
 800853a:	005b      	lsls	r3, r3, #1
 800853c:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 800853e:	e046      	b.n	80085ce <HAL_RCCEx_GetPeriphCLKFreq+0x29e>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8008540:	4b29      	ldr	r3, [pc, #164]	; (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8008542:	6a1b      	ldr	r3, [r3, #32]
 8008544:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8008546:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008548:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800854c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008550:	d108      	bne.n	8008564 <HAL_RCCEx_GetPeriphCLKFreq+0x234>
 8008552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008554:	f003 0302 	and.w	r3, r3, #2
 8008558:	2b00      	cmp	r3, #0
 800855a:	d003      	beq.n	8008564 <HAL_RCCEx_GetPeriphCLKFreq+0x234>
      {
        frequency = LSE_VALUE;
 800855c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008560:	643b      	str	r3, [r7, #64]	; 0x40
 8008562:	e01f      	b.n	80085a4 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8008564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008566:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800856a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800856e:	d109      	bne.n	8008584 <HAL_RCCEx_GetPeriphCLKFreq+0x254>
 8008570:	4b1d      	ldr	r3, [pc, #116]	; (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8008572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008574:	f003 0302 	and.w	r3, r3, #2
 8008578:	2b00      	cmp	r3, #0
 800857a:	d003      	beq.n	8008584 <HAL_RCCEx_GetPeriphCLKFreq+0x254>
      {
        frequency = LSI_VALUE;
 800857c:	f649 4340 	movw	r3, #40000	; 0x9c40
 8008580:	643b      	str	r3, [r7, #64]	; 0x40
 8008582:	e00f      	b.n	80085a4 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8008584:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008586:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800858a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800858e:	d120      	bne.n	80085d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
 8008590:	4b15      	ldr	r3, [pc, #84]	; (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008598:	2b00      	cmp	r3, #0
 800859a:	d01a      	beq.n	80085d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
      {
        frequency = HSE_VALUE / 128U;
 800859c:	f24f 4324 	movw	r3, #62500	; 0xf424
 80085a0:	643b      	str	r3, [r7, #64]	; 0x40
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 80085a2:	e016      	b.n	80085d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
 80085a4:	e015      	b.n	80085d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80085a6:	f7ff fd2f 	bl	8008008 <HAL_RCC_GetPCLK2Freq>
 80085aa:	4602      	mov	r2, r0
 80085ac:	4b0e      	ldr	r3, [pc, #56]	; (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80085ae:	685b      	ldr	r3, [r3, #4]
 80085b0:	0b9b      	lsrs	r3, r3, #14
 80085b2:	f003 0303 	and.w	r3, r3, #3
 80085b6:	3301      	adds	r3, #1
 80085b8:	005b      	lsls	r3, r3, #1
 80085ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80085be:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80085c0:	e008      	b.n	80085d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
    }
    default:
    {
      break;
 80085c2:	bf00      	nop
 80085c4:	e006      	b.n	80085d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
      break;
 80085c6:	bf00      	nop
 80085c8:	e004      	b.n	80085d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
      break;
 80085ca:	bf00      	nop
 80085cc:	e002      	b.n	80085d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
      break;
 80085ce:	bf00      	nop
 80085d0:	e000      	b.n	80085d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
      break;
 80085d2:	bf00      	nop
    }
  }
  return (frequency);
 80085d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 80085d6:	4618      	mov	r0, r3
 80085d8:	374c      	adds	r7, #76	; 0x4c
 80085da:	46bd      	mov	sp, r7
 80085dc:	bd90      	pop	{r4, r7, pc}
 80085de:	bf00      	nop
 80085e0:	08011a4c 	.word	0x08011a4c
 80085e4:	08011a5c 	.word	0x08011a5c
 80085e8:	40021000 	.word	0x40021000
 80085ec:	007a1200 	.word	0x007a1200
 80085f0:	003d0900 	.word	0x003d0900
 80085f4:	aaaaaaab 	.word	0xaaaaaaab

080085f8 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	b084      	sub	sp, #16
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8008600:	2300      	movs	r3, #0
 8008602:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d101      	bne.n	800860e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800860a:	2301      	movs	r3, #1
 800860c:	e084      	b.n	8008718 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	7c5b      	ldrb	r3, [r3, #17]
 8008612:	b2db      	uxtb	r3, r3
 8008614:	2b00      	cmp	r3, #0
 8008616:	d105      	bne.n	8008624 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2200      	movs	r2, #0
 800861c:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800861e:	6878      	ldr	r0, [r7, #4]
 8008620:	f7fb faf6 	bl	8003c10 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2202      	movs	r2, #2
 8008628:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f000 f9c8 	bl	80089c0 <HAL_RTC_WaitForSynchro>
 8008630:	4603      	mov	r3, r0
 8008632:	2b00      	cmp	r3, #0
 8008634:	d004      	beq.n	8008640 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	2204      	movs	r2, #4
 800863a:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800863c:	2301      	movs	r3, #1
 800863e:	e06b      	b.n	8008718 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8008640:	6878      	ldr	r0, [r7, #4]
 8008642:	f000 fa81 	bl	8008b48 <RTC_EnterInitMode>
 8008646:	4603      	mov	r3, r0
 8008648:	2b00      	cmp	r3, #0
 800864a:	d004      	beq.n	8008656 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2204      	movs	r2, #4
 8008650:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8008652:	2301      	movs	r3, #1
 8008654:	e060      	b.n	8008718 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	685a      	ldr	r2, [r3, #4]
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f022 0207 	bic.w	r2, r2, #7
 8008664:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	689b      	ldr	r3, [r3, #8]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d005      	beq.n	800867a <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800866e:	4b2c      	ldr	r3, [pc, #176]	; (8008720 <HAL_RTC_Init+0x128>)
 8008670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008672:	4a2b      	ldr	r2, [pc, #172]	; (8008720 <HAL_RTC_Init+0x128>)
 8008674:	f023 0301 	bic.w	r3, r3, #1
 8008678:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 800867a:	4b29      	ldr	r3, [pc, #164]	; (8008720 <HAL_RTC_Init+0x128>)
 800867c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800867e:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	689b      	ldr	r3, [r3, #8]
 8008686:	4926      	ldr	r1, [pc, #152]	; (8008720 <HAL_RTC_Init+0x128>)
 8008688:	4313      	orrs	r3, r2
 800868a:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	685b      	ldr	r3, [r3, #4]
 8008690:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008694:	d003      	beq.n	800869e <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	685b      	ldr	r3, [r3, #4]
 800869a:	60fb      	str	r3, [r7, #12]
 800869c:	e00e      	b.n	80086bc <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 800869e:	2001      	movs	r0, #1
 80086a0:	f7ff fe46 	bl	8008330 <HAL_RCCEx_GetPeriphCLKFreq>
 80086a4:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d104      	bne.n	80086b6 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2204      	movs	r2, #4
 80086b0:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 80086b2:	2301      	movs	r3, #1
 80086b4:	e030      	b.n	8008718 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	3b01      	subs	r3, #1
 80086ba:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	689b      	ldr	r3, [r3, #8]
 80086c2:	f023 010f 	bic.w	r1, r3, #15
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	0c1a      	lsrs	r2, r3, #16
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	430a      	orrs	r2, r1
 80086d0:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	68db      	ldr	r3, [r3, #12]
 80086d8:	0c1b      	lsrs	r3, r3, #16
 80086da:	041b      	lsls	r3, r3, #16
 80086dc:	68fa      	ldr	r2, [r7, #12]
 80086de:	b291      	uxth	r1, r2
 80086e0:	687a      	ldr	r2, [r7, #4]
 80086e2:	6812      	ldr	r2, [r2, #0]
 80086e4:	430b      	orrs	r3, r1
 80086e6:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80086e8:	6878      	ldr	r0, [r7, #4]
 80086ea:	f000 fa55 	bl	8008b98 <RTC_ExitInitMode>
 80086ee:	4603      	mov	r3, r0
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d004      	beq.n	80086fe <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	2204      	movs	r2, #4
 80086f8:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 80086fa:	2301      	movs	r3, #1
 80086fc:	e00c      	b.n	8008718 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	2200      	movs	r2, #0
 8008702:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2201      	movs	r2, #1
 8008708:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2201      	movs	r2, #1
 800870e:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2201      	movs	r2, #1
 8008714:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8008716:	2300      	movs	r3, #0
  }
}
 8008718:	4618      	mov	r0, r3
 800871a:	3710      	adds	r7, #16
 800871c:	46bd      	mov	sp, r7
 800871e:	bd80      	pop	{r7, pc}
 8008720:	40006c00 	.word	0x40006c00

08008724 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008724:	b590      	push	{r4, r7, lr}
 8008726:	b087      	sub	sp, #28
 8008728:	af00      	add	r7, sp, #0
 800872a:	60f8      	str	r0, [r7, #12]
 800872c:	60b9      	str	r1, [r7, #8]
 800872e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8008730:	2300      	movs	r3, #0
 8008732:	617b      	str	r3, [r7, #20]
 8008734:	2300      	movs	r3, #0
 8008736:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d002      	beq.n	8008744 <HAL_RTC_SetTime+0x20>
 800873e:	68bb      	ldr	r3, [r7, #8]
 8008740:	2b00      	cmp	r3, #0
 8008742:	d101      	bne.n	8008748 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8008744:	2301      	movs	r3, #1
 8008746:	e080      	b.n	800884a <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	7c1b      	ldrb	r3, [r3, #16]
 800874c:	2b01      	cmp	r3, #1
 800874e:	d101      	bne.n	8008754 <HAL_RTC_SetTime+0x30>
 8008750:	2302      	movs	r3, #2
 8008752:	e07a      	b.n	800884a <HAL_RTC_SetTime+0x126>
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	2201      	movs	r2, #1
 8008758:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	2202      	movs	r2, #2
 800875e:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d113      	bne.n	800878e <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8008766:	68bb      	ldr	r3, [r7, #8]
 8008768:	781b      	ldrb	r3, [r3, #0]
 800876a:	461a      	mov	r2, r3
 800876c:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8008770:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8008774:	68bb      	ldr	r3, [r7, #8]
 8008776:	785b      	ldrb	r3, [r3, #1]
 8008778:	4619      	mov	r1, r3
 800877a:	460b      	mov	r3, r1
 800877c:	011b      	lsls	r3, r3, #4
 800877e:	1a5b      	subs	r3, r3, r1
 8008780:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8008782:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8008784:	68ba      	ldr	r2, [r7, #8]
 8008786:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8008788:	4413      	add	r3, r2
 800878a:	617b      	str	r3, [r7, #20]
 800878c:	e01e      	b.n	80087cc <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800878e:	68bb      	ldr	r3, [r7, #8]
 8008790:	781b      	ldrb	r3, [r3, #0]
 8008792:	4618      	mov	r0, r3
 8008794:	f000 fa28 	bl	8008be8 <RTC_Bcd2ToByte>
 8008798:	4603      	mov	r3, r0
 800879a:	461a      	mov	r2, r3
 800879c:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80087a0:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 80087a4:	68bb      	ldr	r3, [r7, #8]
 80087a6:	785b      	ldrb	r3, [r3, #1]
 80087a8:	4618      	mov	r0, r3
 80087aa:	f000 fa1d 	bl	8008be8 <RTC_Bcd2ToByte>
 80087ae:	4603      	mov	r3, r0
 80087b0:	461a      	mov	r2, r3
 80087b2:	4613      	mov	r3, r2
 80087b4:	011b      	lsls	r3, r3, #4
 80087b6:	1a9b      	subs	r3, r3, r2
 80087b8:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80087ba:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 80087bc:	68bb      	ldr	r3, [r7, #8]
 80087be:	789b      	ldrb	r3, [r3, #2]
 80087c0:	4618      	mov	r0, r3
 80087c2:	f000 fa11 	bl	8008be8 <RTC_Bcd2ToByte>
 80087c6:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80087c8:	4423      	add	r3, r4
 80087ca:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80087cc:	6979      	ldr	r1, [r7, #20]
 80087ce:	68f8      	ldr	r0, [r7, #12]
 80087d0:	f000 f953 	bl	8008a7a <RTC_WriteTimeCounter>
 80087d4:	4603      	mov	r3, r0
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d007      	beq.n	80087ea <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	2204      	movs	r2, #4
 80087de:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	2200      	movs	r2, #0
 80087e4:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 80087e6:	2301      	movs	r3, #1
 80087e8:	e02f      	b.n	800884a <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	685a      	ldr	r2, [r3, #4]
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	f022 0205 	bic.w	r2, r2, #5
 80087f8:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80087fa:	68f8      	ldr	r0, [r7, #12]
 80087fc:	f000 f964 	bl	8008ac8 <RTC_ReadAlarmCounter>
 8008800:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8008802:	693b      	ldr	r3, [r7, #16]
 8008804:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008808:	d018      	beq.n	800883c <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 800880a:	693a      	ldr	r2, [r7, #16]
 800880c:	697b      	ldr	r3, [r7, #20]
 800880e:	429a      	cmp	r2, r3
 8008810:	d214      	bcs.n	800883c <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8008812:	693b      	ldr	r3, [r7, #16]
 8008814:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8008818:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800881c:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800881e:	6939      	ldr	r1, [r7, #16]
 8008820:	68f8      	ldr	r0, [r7, #12]
 8008822:	f000 f96a 	bl	8008afa <RTC_WriteAlarmCounter>
 8008826:	4603      	mov	r3, r0
 8008828:	2b00      	cmp	r3, #0
 800882a:	d007      	beq.n	800883c <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	2204      	movs	r2, #4
 8008830:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	2200      	movs	r2, #0
 8008836:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8008838:	2301      	movs	r3, #1
 800883a:	e006      	b.n	800884a <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	2201      	movs	r2, #1
 8008840:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	2200      	movs	r2, #0
 8008846:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8008848:	2300      	movs	r3, #0
  }
}
 800884a:	4618      	mov	r0, r3
 800884c:	371c      	adds	r7, #28
 800884e:	46bd      	mov	sp, r7
 8008850:	bd90      	pop	{r4, r7, pc}
	...

08008854 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b088      	sub	sp, #32
 8008858:	af00      	add	r7, sp, #0
 800885a:	60f8      	str	r0, [r7, #12]
 800885c:	60b9      	str	r1, [r7, #8]
 800885e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8008860:	2300      	movs	r3, #0
 8008862:	61fb      	str	r3, [r7, #28]
 8008864:	2300      	movs	r3, #0
 8008866:	61bb      	str	r3, [r7, #24]
 8008868:	2300      	movs	r3, #0
 800886a:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	2b00      	cmp	r3, #0
 8008870:	d002      	beq.n	8008878 <HAL_RTC_SetDate+0x24>
 8008872:	68bb      	ldr	r3, [r7, #8]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d101      	bne.n	800887c <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8008878:	2301      	movs	r3, #1
 800887a:	e097      	b.n	80089ac <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	7c1b      	ldrb	r3, [r3, #16]
 8008880:	2b01      	cmp	r3, #1
 8008882:	d101      	bne.n	8008888 <HAL_RTC_SetDate+0x34>
 8008884:	2302      	movs	r3, #2
 8008886:	e091      	b.n	80089ac <HAL_RTC_SetDate+0x158>
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	2201      	movs	r2, #1
 800888c:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	2202      	movs	r2, #2
 8008892:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2b00      	cmp	r3, #0
 8008898:	d10c      	bne.n	80088b4 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 800889a:	68bb      	ldr	r3, [r7, #8]
 800889c:	78da      	ldrb	r2, [r3, #3]
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 80088a2:	68bb      	ldr	r3, [r7, #8]
 80088a4:	785a      	ldrb	r2, [r3, #1]
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 80088aa:	68bb      	ldr	r3, [r7, #8]
 80088ac:	789a      	ldrb	r2, [r3, #2]
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	739a      	strb	r2, [r3, #14]
 80088b2:	e01a      	b.n	80088ea <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 80088b4:	68bb      	ldr	r3, [r7, #8]
 80088b6:	78db      	ldrb	r3, [r3, #3]
 80088b8:	4618      	mov	r0, r3
 80088ba:	f000 f995 	bl	8008be8 <RTC_Bcd2ToByte>
 80088be:	4603      	mov	r3, r0
 80088c0:	461a      	mov	r2, r3
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	785b      	ldrb	r3, [r3, #1]
 80088ca:	4618      	mov	r0, r3
 80088cc:	f000 f98c 	bl	8008be8 <RTC_Bcd2ToByte>
 80088d0:	4603      	mov	r3, r0
 80088d2:	461a      	mov	r2, r3
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 80088d8:	68bb      	ldr	r3, [r7, #8]
 80088da:	789b      	ldrb	r3, [r3, #2]
 80088dc:	4618      	mov	r0, r3
 80088de:	f000 f983 	bl	8008be8 <RTC_Bcd2ToByte>
 80088e2:	4603      	mov	r3, r0
 80088e4:	461a      	mov	r2, r3
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	7bdb      	ldrb	r3, [r3, #15]
 80088ee:	4618      	mov	r0, r3
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	7b59      	ldrb	r1, [r3, #13]
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	7b9b      	ldrb	r3, [r3, #14]
 80088f8:	461a      	mov	r2, r3
 80088fa:	f000 f993 	bl	8008c24 <RTC_WeekDayNum>
 80088fe:	4603      	mov	r3, r0
 8008900:	461a      	mov	r2, r3
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	7b1a      	ldrb	r2, [r3, #12]
 800890a:	68bb      	ldr	r3, [r7, #8]
 800890c:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800890e:	68f8      	ldr	r0, [r7, #12]
 8008910:	f000 f883 	bl	8008a1a <RTC_ReadTimeCounter>
 8008914:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8008916:	69fb      	ldr	r3, [r7, #28]
 8008918:	4a26      	ldr	r2, [pc, #152]	; (80089b4 <HAL_RTC_SetDate+0x160>)
 800891a:	fba2 2303 	umull	r2, r3, r2, r3
 800891e:	0adb      	lsrs	r3, r3, #11
 8008920:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8008922:	697b      	ldr	r3, [r7, #20]
 8008924:	2b18      	cmp	r3, #24
 8008926:	d93a      	bls.n	800899e <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8008928:	697b      	ldr	r3, [r7, #20]
 800892a:	4a23      	ldr	r2, [pc, #140]	; (80089b8 <HAL_RTC_SetDate+0x164>)
 800892c:	fba2 2303 	umull	r2, r3, r2, r3
 8008930:	091b      	lsrs	r3, r3, #4
 8008932:	4a22      	ldr	r2, [pc, #136]	; (80089bc <HAL_RTC_SetDate+0x168>)
 8008934:	fb02 f303 	mul.w	r3, r2, r3
 8008938:	69fa      	ldr	r2, [r7, #28]
 800893a:	1ad3      	subs	r3, r2, r3
 800893c:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800893e:	69f9      	ldr	r1, [r7, #28]
 8008940:	68f8      	ldr	r0, [r7, #12]
 8008942:	f000 f89a 	bl	8008a7a <RTC_WriteTimeCounter>
 8008946:	4603      	mov	r3, r0
 8008948:	2b00      	cmp	r3, #0
 800894a:	d007      	beq.n	800895c <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	2204      	movs	r2, #4
 8008950:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	2200      	movs	r2, #0
 8008956:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8008958:	2301      	movs	r3, #1
 800895a:	e027      	b.n	80089ac <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800895c:	68f8      	ldr	r0, [r7, #12]
 800895e:	f000 f8b3 	bl	8008ac8 <RTC_ReadAlarmCounter>
 8008962:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8008964:	69bb      	ldr	r3, [r7, #24]
 8008966:	f1b3 3fff 	cmp.w	r3, #4294967295
 800896a:	d018      	beq.n	800899e <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 800896c:	69ba      	ldr	r2, [r7, #24]
 800896e:	69fb      	ldr	r3, [r7, #28]
 8008970:	429a      	cmp	r2, r3
 8008972:	d214      	bcs.n	800899e <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8008974:	69bb      	ldr	r3, [r7, #24]
 8008976:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 800897a:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800897e:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8008980:	69b9      	ldr	r1, [r7, #24]
 8008982:	68f8      	ldr	r0, [r7, #12]
 8008984:	f000 f8b9 	bl	8008afa <RTC_WriteAlarmCounter>
 8008988:	4603      	mov	r3, r0
 800898a:	2b00      	cmp	r3, #0
 800898c:	d007      	beq.n	800899e <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	2204      	movs	r2, #4
 8008992:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	2200      	movs	r2, #0
 8008998:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 800899a:	2301      	movs	r3, #1
 800899c:	e006      	b.n	80089ac <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	2201      	movs	r2, #1
 80089a2:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	2200      	movs	r2, #0
 80089a8:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80089aa:	2300      	movs	r3, #0
}
 80089ac:	4618      	mov	r0, r3
 80089ae:	3720      	adds	r7, #32
 80089b0:	46bd      	mov	sp, r7
 80089b2:	bd80      	pop	{r7, pc}
 80089b4:	91a2b3c5 	.word	0x91a2b3c5
 80089b8:	aaaaaaab 	.word	0xaaaaaaab
 80089bc:	00015180 	.word	0x00015180

080089c0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80089c0:	b580      	push	{r7, lr}
 80089c2:	b084      	sub	sp, #16
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80089c8:	2300      	movs	r3, #0
 80089ca:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d101      	bne.n	80089d6 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 80089d2:	2301      	movs	r3, #1
 80089d4:	e01d      	b.n	8008a12 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	685a      	ldr	r2, [r3, #4]
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f022 0208 	bic.w	r2, r2, #8
 80089e4:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80089e6:	f7fb ff91 	bl	800490c <HAL_GetTick>
 80089ea:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80089ec:	e009      	b.n	8008a02 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80089ee:	f7fb ff8d 	bl	800490c <HAL_GetTick>
 80089f2:	4602      	mov	r2, r0
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	1ad3      	subs	r3, r2, r3
 80089f8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80089fc:	d901      	bls.n	8008a02 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 80089fe:	2303      	movs	r3, #3
 8008a00:	e007      	b.n	8008a12 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	685b      	ldr	r3, [r3, #4]
 8008a08:	f003 0308 	and.w	r3, r3, #8
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d0ee      	beq.n	80089ee <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8008a10:	2300      	movs	r3, #0
}
 8008a12:	4618      	mov	r0, r3
 8008a14:	3710      	adds	r7, #16
 8008a16:	46bd      	mov	sp, r7
 8008a18:	bd80      	pop	{r7, pc}

08008a1a <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8008a1a:	b480      	push	{r7}
 8008a1c:	b087      	sub	sp, #28
 8008a1e:	af00      	add	r7, sp, #0
 8008a20:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8008a22:	2300      	movs	r3, #0
 8008a24:	827b      	strh	r3, [r7, #18]
 8008a26:	2300      	movs	r3, #0
 8008a28:	823b      	strh	r3, [r7, #16]
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8008a2e:	2300      	movs	r3, #0
 8008a30:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	699b      	ldr	r3, [r3, #24]
 8008a38:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	69db      	ldr	r3, [r3, #28]
 8008a40:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	699b      	ldr	r3, [r3, #24]
 8008a48:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8008a4a:	8a7a      	ldrh	r2, [r7, #18]
 8008a4c:	8a3b      	ldrh	r3, [r7, #16]
 8008a4e:	429a      	cmp	r2, r3
 8008a50:	d008      	beq.n	8008a64 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8008a52:	8a3b      	ldrh	r3, [r7, #16]
 8008a54:	041a      	lsls	r2, r3, #16
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	69db      	ldr	r3, [r3, #28]
 8008a5c:	b29b      	uxth	r3, r3
 8008a5e:	4313      	orrs	r3, r2
 8008a60:	617b      	str	r3, [r7, #20]
 8008a62:	e004      	b.n	8008a6e <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8008a64:	8a7b      	ldrh	r3, [r7, #18]
 8008a66:	041a      	lsls	r2, r3, #16
 8008a68:	89fb      	ldrh	r3, [r7, #14]
 8008a6a:	4313      	orrs	r3, r2
 8008a6c:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8008a6e:	697b      	ldr	r3, [r7, #20]
}
 8008a70:	4618      	mov	r0, r3
 8008a72:	371c      	adds	r7, #28
 8008a74:	46bd      	mov	sp, r7
 8008a76:	bc80      	pop	{r7}
 8008a78:	4770      	bx	lr

08008a7a <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8008a7a:	b580      	push	{r7, lr}
 8008a7c:	b084      	sub	sp, #16
 8008a7e:	af00      	add	r7, sp, #0
 8008a80:	6078      	str	r0, [r7, #4]
 8008a82:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008a84:	2300      	movs	r3, #0
 8008a86:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8008a88:	6878      	ldr	r0, [r7, #4]
 8008a8a:	f000 f85d 	bl	8008b48 <RTC_EnterInitMode>
 8008a8e:	4603      	mov	r3, r0
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d002      	beq.n	8008a9a <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8008a94:	2301      	movs	r3, #1
 8008a96:	73fb      	strb	r3, [r7, #15]
 8008a98:	e011      	b.n	8008abe <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	683a      	ldr	r2, [r7, #0]
 8008aa0:	0c12      	lsrs	r2, r2, #16
 8008aa2:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	683a      	ldr	r2, [r7, #0]
 8008aaa:	b292      	uxth	r2, r2
 8008aac:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8008aae:	6878      	ldr	r0, [r7, #4]
 8008ab0:	f000 f872 	bl	8008b98 <RTC_ExitInitMode>
 8008ab4:	4603      	mov	r3, r0
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d001      	beq.n	8008abe <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8008aba:	2301      	movs	r3, #1
 8008abc:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8008abe:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ac0:	4618      	mov	r0, r3
 8008ac2:	3710      	adds	r7, #16
 8008ac4:	46bd      	mov	sp, r7
 8008ac6:	bd80      	pop	{r7, pc}

08008ac8 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8008ac8:	b480      	push	{r7}
 8008aca:	b085      	sub	sp, #20
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	81fb      	strh	r3, [r7, #14]
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	6a1b      	ldr	r3, [r3, #32]
 8008ade:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ae6:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8008ae8:	89fb      	ldrh	r3, [r7, #14]
 8008aea:	041a      	lsls	r2, r3, #16
 8008aec:	89bb      	ldrh	r3, [r7, #12]
 8008aee:	4313      	orrs	r3, r2
}
 8008af0:	4618      	mov	r0, r3
 8008af2:	3714      	adds	r7, #20
 8008af4:	46bd      	mov	sp, r7
 8008af6:	bc80      	pop	{r7}
 8008af8:	4770      	bx	lr

08008afa <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8008afa:	b580      	push	{r7, lr}
 8008afc:	b084      	sub	sp, #16
 8008afe:	af00      	add	r7, sp, #0
 8008b00:	6078      	str	r0, [r7, #4]
 8008b02:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008b04:	2300      	movs	r3, #0
 8008b06:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8008b08:	6878      	ldr	r0, [r7, #4]
 8008b0a:	f000 f81d 	bl	8008b48 <RTC_EnterInitMode>
 8008b0e:	4603      	mov	r3, r0
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d002      	beq.n	8008b1a <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8008b14:	2301      	movs	r3, #1
 8008b16:	73fb      	strb	r3, [r7, #15]
 8008b18:	e011      	b.n	8008b3e <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	683a      	ldr	r2, [r7, #0]
 8008b20:	0c12      	lsrs	r2, r2, #16
 8008b22:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	683a      	ldr	r2, [r7, #0]
 8008b2a:	b292      	uxth	r2, r2
 8008b2c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8008b2e:	6878      	ldr	r0, [r7, #4]
 8008b30:	f000 f832 	bl	8008b98 <RTC_ExitInitMode>
 8008b34:	4603      	mov	r3, r0
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d001      	beq.n	8008b3e <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8008b3a:	2301      	movs	r3, #1
 8008b3c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8008b3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b40:	4618      	mov	r0, r3
 8008b42:	3710      	adds	r7, #16
 8008b44:	46bd      	mov	sp, r7
 8008b46:	bd80      	pop	{r7, pc}

08008b48 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8008b48:	b580      	push	{r7, lr}
 8008b4a:	b084      	sub	sp, #16
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008b50:	2300      	movs	r3, #0
 8008b52:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8008b54:	f7fb feda 	bl	800490c <HAL_GetTick>
 8008b58:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8008b5a:	e009      	b.n	8008b70 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8008b5c:	f7fb fed6 	bl	800490c <HAL_GetTick>
 8008b60:	4602      	mov	r2, r0
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	1ad3      	subs	r3, r2, r3
 8008b66:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008b6a:	d901      	bls.n	8008b70 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8008b6c:	2303      	movs	r3, #3
 8008b6e:	e00f      	b.n	8008b90 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	685b      	ldr	r3, [r3, #4]
 8008b76:	f003 0320 	and.w	r3, r3, #32
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d0ee      	beq.n	8008b5c <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	685a      	ldr	r2, [r3, #4]
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f042 0210 	orr.w	r2, r2, #16
 8008b8c:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8008b8e:	2300      	movs	r3, #0
}
 8008b90:	4618      	mov	r0, r3
 8008b92:	3710      	adds	r7, #16
 8008b94:	46bd      	mov	sp, r7
 8008b96:	bd80      	pop	{r7, pc}

08008b98 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8008b98:	b580      	push	{r7, lr}
 8008b9a:	b084      	sub	sp, #16
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	685a      	ldr	r2, [r3, #4]
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	f022 0210 	bic.w	r2, r2, #16
 8008bb2:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8008bb4:	f7fb feaa 	bl	800490c <HAL_GetTick>
 8008bb8:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8008bba:	e009      	b.n	8008bd0 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8008bbc:	f7fb fea6 	bl	800490c <HAL_GetTick>
 8008bc0:	4602      	mov	r2, r0
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	1ad3      	subs	r3, r2, r3
 8008bc6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008bca:	d901      	bls.n	8008bd0 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8008bcc:	2303      	movs	r3, #3
 8008bce:	e007      	b.n	8008be0 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	685b      	ldr	r3, [r3, #4]
 8008bd6:	f003 0320 	and.w	r3, r3, #32
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d0ee      	beq.n	8008bbc <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8008bde:	2300      	movs	r3, #0
}
 8008be0:	4618      	mov	r0, r3
 8008be2:	3710      	adds	r7, #16
 8008be4:	46bd      	mov	sp, r7
 8008be6:	bd80      	pop	{r7, pc}

08008be8 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8008be8:	b480      	push	{r7}
 8008bea:	b085      	sub	sp, #20
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	4603      	mov	r3, r0
 8008bf0:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8008bf6:	79fb      	ldrb	r3, [r7, #7]
 8008bf8:	091b      	lsrs	r3, r3, #4
 8008bfa:	b2db      	uxtb	r3, r3
 8008bfc:	461a      	mov	r2, r3
 8008bfe:	4613      	mov	r3, r2
 8008c00:	009b      	lsls	r3, r3, #2
 8008c02:	4413      	add	r3, r2
 8008c04:	005b      	lsls	r3, r3, #1
 8008c06:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8008c08:	79fb      	ldrb	r3, [r7, #7]
 8008c0a:	f003 030f 	and.w	r3, r3, #15
 8008c0e:	b2da      	uxtb	r2, r3
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	b2db      	uxtb	r3, r3
 8008c14:	4413      	add	r3, r2
 8008c16:	b2db      	uxtb	r3, r3
}
 8008c18:	4618      	mov	r0, r3
 8008c1a:	3714      	adds	r7, #20
 8008c1c:	46bd      	mov	sp, r7
 8008c1e:	bc80      	pop	{r7}
 8008c20:	4770      	bx	lr
	...

08008c24 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8008c24:	b480      	push	{r7}
 8008c26:	b085      	sub	sp, #20
 8008c28:	af00      	add	r7, sp, #0
 8008c2a:	6078      	str	r0, [r7, #4]
 8008c2c:	460b      	mov	r3, r1
 8008c2e:	70fb      	strb	r3, [r7, #3]
 8008c30:	4613      	mov	r3, r2
 8008c32:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8008c34:	2300      	movs	r3, #0
 8008c36:	60bb      	str	r3, [r7, #8]
 8008c38:	2300      	movs	r3, #0
 8008c3a:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8008c42:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8008c44:	78fb      	ldrb	r3, [r7, #3]
 8008c46:	2b02      	cmp	r3, #2
 8008c48:	d82d      	bhi.n	8008ca6 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8008c4a:	78fa      	ldrb	r2, [r7, #3]
 8008c4c:	4613      	mov	r3, r2
 8008c4e:	005b      	lsls	r3, r3, #1
 8008c50:	4413      	add	r3, r2
 8008c52:	00db      	lsls	r3, r3, #3
 8008c54:	1a9b      	subs	r3, r3, r2
 8008c56:	4a2c      	ldr	r2, [pc, #176]	; (8008d08 <RTC_WeekDayNum+0xe4>)
 8008c58:	fba2 2303 	umull	r2, r3, r2, r3
 8008c5c:	085a      	lsrs	r2, r3, #1
 8008c5e:	78bb      	ldrb	r3, [r7, #2]
 8008c60:	441a      	add	r2, r3
 8008c62:	68bb      	ldr	r3, [r7, #8]
 8008c64:	441a      	add	r2, r3
 8008c66:	68bb      	ldr	r3, [r7, #8]
 8008c68:	3b01      	subs	r3, #1
 8008c6a:	089b      	lsrs	r3, r3, #2
 8008c6c:	441a      	add	r2, r3
 8008c6e:	68bb      	ldr	r3, [r7, #8]
 8008c70:	3b01      	subs	r3, #1
 8008c72:	4926      	ldr	r1, [pc, #152]	; (8008d0c <RTC_WeekDayNum+0xe8>)
 8008c74:	fba1 1303 	umull	r1, r3, r1, r3
 8008c78:	095b      	lsrs	r3, r3, #5
 8008c7a:	1ad2      	subs	r2, r2, r3
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	3b01      	subs	r3, #1
 8008c80:	4922      	ldr	r1, [pc, #136]	; (8008d0c <RTC_WeekDayNum+0xe8>)
 8008c82:	fba1 1303 	umull	r1, r3, r1, r3
 8008c86:	09db      	lsrs	r3, r3, #7
 8008c88:	4413      	add	r3, r2
 8008c8a:	1d1a      	adds	r2, r3, #4
 8008c8c:	4b20      	ldr	r3, [pc, #128]	; (8008d10 <RTC_WeekDayNum+0xec>)
 8008c8e:	fba3 1302 	umull	r1, r3, r3, r2
 8008c92:	1ad1      	subs	r1, r2, r3
 8008c94:	0849      	lsrs	r1, r1, #1
 8008c96:	440b      	add	r3, r1
 8008c98:	0899      	lsrs	r1, r3, #2
 8008c9a:	460b      	mov	r3, r1
 8008c9c:	00db      	lsls	r3, r3, #3
 8008c9e:	1a5b      	subs	r3, r3, r1
 8008ca0:	1ad3      	subs	r3, r2, r3
 8008ca2:	60fb      	str	r3, [r7, #12]
 8008ca4:	e029      	b.n	8008cfa <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8008ca6:	78fa      	ldrb	r2, [r7, #3]
 8008ca8:	4613      	mov	r3, r2
 8008caa:	005b      	lsls	r3, r3, #1
 8008cac:	4413      	add	r3, r2
 8008cae:	00db      	lsls	r3, r3, #3
 8008cb0:	1a9b      	subs	r3, r3, r2
 8008cb2:	4a15      	ldr	r2, [pc, #84]	; (8008d08 <RTC_WeekDayNum+0xe4>)
 8008cb4:	fba2 2303 	umull	r2, r3, r2, r3
 8008cb8:	085a      	lsrs	r2, r3, #1
 8008cba:	78bb      	ldrb	r3, [r7, #2]
 8008cbc:	441a      	add	r2, r3
 8008cbe:	68bb      	ldr	r3, [r7, #8]
 8008cc0:	441a      	add	r2, r3
 8008cc2:	68bb      	ldr	r3, [r7, #8]
 8008cc4:	089b      	lsrs	r3, r3, #2
 8008cc6:	441a      	add	r2, r3
 8008cc8:	68bb      	ldr	r3, [r7, #8]
 8008cca:	4910      	ldr	r1, [pc, #64]	; (8008d0c <RTC_WeekDayNum+0xe8>)
 8008ccc:	fba1 1303 	umull	r1, r3, r1, r3
 8008cd0:	095b      	lsrs	r3, r3, #5
 8008cd2:	1ad2      	subs	r2, r2, r3
 8008cd4:	68bb      	ldr	r3, [r7, #8]
 8008cd6:	490d      	ldr	r1, [pc, #52]	; (8008d0c <RTC_WeekDayNum+0xe8>)
 8008cd8:	fba1 1303 	umull	r1, r3, r1, r3
 8008cdc:	09db      	lsrs	r3, r3, #7
 8008cde:	4413      	add	r3, r2
 8008ce0:	1c9a      	adds	r2, r3, #2
 8008ce2:	4b0b      	ldr	r3, [pc, #44]	; (8008d10 <RTC_WeekDayNum+0xec>)
 8008ce4:	fba3 1302 	umull	r1, r3, r3, r2
 8008ce8:	1ad1      	subs	r1, r2, r3
 8008cea:	0849      	lsrs	r1, r1, #1
 8008cec:	440b      	add	r3, r1
 8008cee:	0899      	lsrs	r1, r3, #2
 8008cf0:	460b      	mov	r3, r1
 8008cf2:	00db      	lsls	r3, r3, #3
 8008cf4:	1a5b      	subs	r3, r3, r1
 8008cf6:	1ad3      	subs	r3, r2, r3
 8008cf8:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	b2db      	uxtb	r3, r3
}
 8008cfe:	4618      	mov	r0, r3
 8008d00:	3714      	adds	r7, #20
 8008d02:	46bd      	mov	sp, r7
 8008d04:	bc80      	pop	{r7}
 8008d06:	4770      	bx	lr
 8008d08:	38e38e39 	.word	0x38e38e39
 8008d0c:	51eb851f 	.word	0x51eb851f
 8008d10:	24924925 	.word	0x24924925

08008d14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b082      	sub	sp, #8
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d101      	bne.n	8008d26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008d22:	2301      	movs	r3, #1
 8008d24:	e041      	b.n	8008daa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d2c:	b2db      	uxtb	r3, r3
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d106      	bne.n	8008d40 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	2200      	movs	r2, #0
 8008d36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008d3a:	6878      	ldr	r0, [r7, #4]
 8008d3c:	f000 f839 	bl	8008db2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2202      	movs	r2, #2
 8008d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681a      	ldr	r2, [r3, #0]
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	3304      	adds	r3, #4
 8008d50:	4619      	mov	r1, r3
 8008d52:	4610      	mov	r0, r2
 8008d54:	f000 f9bc 	bl	80090d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	2201      	movs	r2, #1
 8008d5c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2201      	movs	r2, #1
 8008d64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2201      	movs	r2, #1
 8008d6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2201      	movs	r2, #1
 8008d74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2201      	movs	r2, #1
 8008d7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2201      	movs	r2, #1
 8008d84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	2201      	movs	r2, #1
 8008d8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	2201      	movs	r2, #1
 8008d94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	2201      	movs	r2, #1
 8008d9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2201      	movs	r2, #1
 8008da4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008da8:	2300      	movs	r3, #0
}
 8008daa:	4618      	mov	r0, r3
 8008dac:	3708      	adds	r7, #8
 8008dae:	46bd      	mov	sp, r7
 8008db0:	bd80      	pop	{r7, pc}

08008db2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8008db2:	b480      	push	{r7}
 8008db4:	b083      	sub	sp, #12
 8008db6:	af00      	add	r7, sp, #0
 8008db8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8008dba:	bf00      	nop
 8008dbc:	370c      	adds	r7, #12
 8008dbe:	46bd      	mov	sp, r7
 8008dc0:	bc80      	pop	{r7}
 8008dc2:	4770      	bx	lr

08008dc4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008dc4:	b480      	push	{r7}
 8008dc6:	b085      	sub	sp, #20
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008dd2:	b2db      	uxtb	r3, r3
 8008dd4:	2b01      	cmp	r3, #1
 8008dd6:	d001      	beq.n	8008ddc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008dd8:	2301      	movs	r3, #1
 8008dda:	e03f      	b.n	8008e5c <HAL_TIM_Base_Start_IT+0x98>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2202      	movs	r2, #2
 8008de0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	68da      	ldr	r2, [r3, #12]
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	f042 0201 	orr.w	r2, r2, #1
 8008df2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	4a1b      	ldr	r2, [pc, #108]	; (8008e68 <HAL_TIM_Base_Start_IT+0xa4>)
 8008dfa:	4293      	cmp	r3, r2
 8008dfc:	d013      	beq.n	8008e26 <HAL_TIM_Base_Start_IT+0x62>
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e06:	d00e      	beq.n	8008e26 <HAL_TIM_Base_Start_IT+0x62>
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	4a17      	ldr	r2, [pc, #92]	; (8008e6c <HAL_TIM_Base_Start_IT+0xa8>)
 8008e0e:	4293      	cmp	r3, r2
 8008e10:	d009      	beq.n	8008e26 <HAL_TIM_Base_Start_IT+0x62>
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	4a16      	ldr	r2, [pc, #88]	; (8008e70 <HAL_TIM_Base_Start_IT+0xac>)
 8008e18:	4293      	cmp	r3, r2
 8008e1a:	d004      	beq.n	8008e26 <HAL_TIM_Base_Start_IT+0x62>
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	4a14      	ldr	r2, [pc, #80]	; (8008e74 <HAL_TIM_Base_Start_IT+0xb0>)
 8008e22:	4293      	cmp	r3, r2
 8008e24:	d111      	bne.n	8008e4a <HAL_TIM_Base_Start_IT+0x86>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	689b      	ldr	r3, [r3, #8]
 8008e2c:	f003 0307 	and.w	r3, r3, #7
 8008e30:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	2b06      	cmp	r3, #6
 8008e36:	d010      	beq.n	8008e5a <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	681a      	ldr	r2, [r3, #0]
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	f042 0201 	orr.w	r2, r2, #1
 8008e46:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008e48:	e007      	b.n	8008e5a <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	681a      	ldr	r2, [r3, #0]
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	f042 0201 	orr.w	r2, r2, #1
 8008e58:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008e5a:	2300      	movs	r3, #0
}
 8008e5c:	4618      	mov	r0, r3
 8008e5e:	3714      	adds	r7, #20
 8008e60:	46bd      	mov	sp, r7
 8008e62:	bc80      	pop	{r7}
 8008e64:	4770      	bx	lr
 8008e66:	bf00      	nop
 8008e68:	40012c00 	.word	0x40012c00
 8008e6c:	40000400 	.word	0x40000400
 8008e70:	40000800 	.word	0x40000800
 8008e74:	40000c00 	.word	0x40000c00

08008e78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b082      	sub	sp, #8
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	691b      	ldr	r3, [r3, #16]
 8008e86:	f003 0302 	and.w	r3, r3, #2
 8008e8a:	2b02      	cmp	r3, #2
 8008e8c:	d122      	bne.n	8008ed4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	68db      	ldr	r3, [r3, #12]
 8008e94:	f003 0302 	and.w	r3, r3, #2
 8008e98:	2b02      	cmp	r3, #2
 8008e9a:	d11b      	bne.n	8008ed4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	f06f 0202 	mvn.w	r2, #2
 8008ea4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	2201      	movs	r2, #1
 8008eaa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	699b      	ldr	r3, [r3, #24]
 8008eb2:	f003 0303 	and.w	r3, r3, #3
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d003      	beq.n	8008ec2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008eba:	6878      	ldr	r0, [r7, #4]
 8008ebc:	f000 f8ed 	bl	800909a <HAL_TIM_IC_CaptureCallback>
 8008ec0:	e005      	b.n	8008ece <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ec2:	6878      	ldr	r0, [r7, #4]
 8008ec4:	f000 f8e0 	bl	8009088 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ec8:	6878      	ldr	r0, [r7, #4]
 8008eca:	f000 f8ef 	bl	80090ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	2200      	movs	r2, #0
 8008ed2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	691b      	ldr	r3, [r3, #16]
 8008eda:	f003 0304 	and.w	r3, r3, #4
 8008ede:	2b04      	cmp	r3, #4
 8008ee0:	d122      	bne.n	8008f28 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	68db      	ldr	r3, [r3, #12]
 8008ee8:	f003 0304 	and.w	r3, r3, #4
 8008eec:	2b04      	cmp	r3, #4
 8008eee:	d11b      	bne.n	8008f28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	f06f 0204 	mvn.w	r2, #4
 8008ef8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	2202      	movs	r2, #2
 8008efe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	699b      	ldr	r3, [r3, #24]
 8008f06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d003      	beq.n	8008f16 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008f0e:	6878      	ldr	r0, [r7, #4]
 8008f10:	f000 f8c3 	bl	800909a <HAL_TIM_IC_CaptureCallback>
 8008f14:	e005      	b.n	8008f22 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f16:	6878      	ldr	r0, [r7, #4]
 8008f18:	f000 f8b6 	bl	8009088 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f1c:	6878      	ldr	r0, [r7, #4]
 8008f1e:	f000 f8c5 	bl	80090ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	2200      	movs	r2, #0
 8008f26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	691b      	ldr	r3, [r3, #16]
 8008f2e:	f003 0308 	and.w	r3, r3, #8
 8008f32:	2b08      	cmp	r3, #8
 8008f34:	d122      	bne.n	8008f7c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	68db      	ldr	r3, [r3, #12]
 8008f3c:	f003 0308 	and.w	r3, r3, #8
 8008f40:	2b08      	cmp	r3, #8
 8008f42:	d11b      	bne.n	8008f7c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	f06f 0208 	mvn.w	r2, #8
 8008f4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	2204      	movs	r2, #4
 8008f52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	69db      	ldr	r3, [r3, #28]
 8008f5a:	f003 0303 	and.w	r3, r3, #3
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d003      	beq.n	8008f6a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008f62:	6878      	ldr	r0, [r7, #4]
 8008f64:	f000 f899 	bl	800909a <HAL_TIM_IC_CaptureCallback>
 8008f68:	e005      	b.n	8008f76 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f6a:	6878      	ldr	r0, [r7, #4]
 8008f6c:	f000 f88c 	bl	8009088 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f70:	6878      	ldr	r0, [r7, #4]
 8008f72:	f000 f89b 	bl	80090ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	2200      	movs	r2, #0
 8008f7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	691b      	ldr	r3, [r3, #16]
 8008f82:	f003 0310 	and.w	r3, r3, #16
 8008f86:	2b10      	cmp	r3, #16
 8008f88:	d122      	bne.n	8008fd0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	68db      	ldr	r3, [r3, #12]
 8008f90:	f003 0310 	and.w	r3, r3, #16
 8008f94:	2b10      	cmp	r3, #16
 8008f96:	d11b      	bne.n	8008fd0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	f06f 0210 	mvn.w	r2, #16
 8008fa0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	2208      	movs	r2, #8
 8008fa6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	69db      	ldr	r3, [r3, #28]
 8008fae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d003      	beq.n	8008fbe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008fb6:	6878      	ldr	r0, [r7, #4]
 8008fb8:	f000 f86f 	bl	800909a <HAL_TIM_IC_CaptureCallback>
 8008fbc:	e005      	b.n	8008fca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008fbe:	6878      	ldr	r0, [r7, #4]
 8008fc0:	f000 f862 	bl	8009088 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008fc4:	6878      	ldr	r0, [r7, #4]
 8008fc6:	f000 f871 	bl	80090ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	2200      	movs	r2, #0
 8008fce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	691b      	ldr	r3, [r3, #16]
 8008fd6:	f003 0301 	and.w	r3, r3, #1
 8008fda:	2b01      	cmp	r3, #1
 8008fdc:	d10e      	bne.n	8008ffc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	68db      	ldr	r3, [r3, #12]
 8008fe4:	f003 0301 	and.w	r3, r3, #1
 8008fe8:	2b01      	cmp	r3, #1
 8008fea:	d107      	bne.n	8008ffc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	f06f 0201 	mvn.w	r2, #1
 8008ff4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008ff6:	6878      	ldr	r0, [r7, #4]
 8008ff8:	f7fa fd6c 	bl	8003ad4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	691b      	ldr	r3, [r3, #16]
 8009002:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009006:	2b80      	cmp	r3, #128	; 0x80
 8009008:	d10e      	bne.n	8009028 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	68db      	ldr	r3, [r3, #12]
 8009010:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009014:	2b80      	cmp	r3, #128	; 0x80
 8009016:	d107      	bne.n	8009028 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009020:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009022:	6878      	ldr	r0, [r7, #4]
 8009024:	f000 f8c9 	bl	80091ba <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	691b      	ldr	r3, [r3, #16]
 800902e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009032:	2b40      	cmp	r3, #64	; 0x40
 8009034:	d10e      	bne.n	8009054 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	68db      	ldr	r3, [r3, #12]
 800903c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009040:	2b40      	cmp	r3, #64	; 0x40
 8009042:	d107      	bne.n	8009054 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800904c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800904e:	6878      	ldr	r0, [r7, #4]
 8009050:	f000 f835 	bl	80090be <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	691b      	ldr	r3, [r3, #16]
 800905a:	f003 0320 	and.w	r3, r3, #32
 800905e:	2b20      	cmp	r3, #32
 8009060:	d10e      	bne.n	8009080 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	68db      	ldr	r3, [r3, #12]
 8009068:	f003 0320 	and.w	r3, r3, #32
 800906c:	2b20      	cmp	r3, #32
 800906e:	d107      	bne.n	8009080 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	f06f 0220 	mvn.w	r2, #32
 8009078:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800907a:	6878      	ldr	r0, [r7, #4]
 800907c:	f000 f894 	bl	80091a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009080:	bf00      	nop
 8009082:	3708      	adds	r7, #8
 8009084:	46bd      	mov	sp, r7
 8009086:	bd80      	pop	{r7, pc}

08009088 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009088:	b480      	push	{r7}
 800908a:	b083      	sub	sp, #12
 800908c:	af00      	add	r7, sp, #0
 800908e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009090:	bf00      	nop
 8009092:	370c      	adds	r7, #12
 8009094:	46bd      	mov	sp, r7
 8009096:	bc80      	pop	{r7}
 8009098:	4770      	bx	lr

0800909a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800909a:	b480      	push	{r7}
 800909c:	b083      	sub	sp, #12
 800909e:	af00      	add	r7, sp, #0
 80090a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80090a2:	bf00      	nop
 80090a4:	370c      	adds	r7, #12
 80090a6:	46bd      	mov	sp, r7
 80090a8:	bc80      	pop	{r7}
 80090aa:	4770      	bx	lr

080090ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80090ac:	b480      	push	{r7}
 80090ae:	b083      	sub	sp, #12
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80090b4:	bf00      	nop
 80090b6:	370c      	adds	r7, #12
 80090b8:	46bd      	mov	sp, r7
 80090ba:	bc80      	pop	{r7}
 80090bc:	4770      	bx	lr

080090be <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80090be:	b480      	push	{r7}
 80090c0:	b083      	sub	sp, #12
 80090c2:	af00      	add	r7, sp, #0
 80090c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80090c6:	bf00      	nop
 80090c8:	370c      	adds	r7, #12
 80090ca:	46bd      	mov	sp, r7
 80090cc:	bc80      	pop	{r7}
 80090ce:	4770      	bx	lr

080090d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80090d0:	b480      	push	{r7}
 80090d2:	b085      	sub	sp, #20
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	6078      	str	r0, [r7, #4]
 80090d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	4a2d      	ldr	r2, [pc, #180]	; (8009198 <TIM_Base_SetConfig+0xc8>)
 80090e4:	4293      	cmp	r3, r2
 80090e6:	d00f      	beq.n	8009108 <TIM_Base_SetConfig+0x38>
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80090ee:	d00b      	beq.n	8009108 <TIM_Base_SetConfig+0x38>
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	4a2a      	ldr	r2, [pc, #168]	; (800919c <TIM_Base_SetConfig+0xcc>)
 80090f4:	4293      	cmp	r3, r2
 80090f6:	d007      	beq.n	8009108 <TIM_Base_SetConfig+0x38>
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	4a29      	ldr	r2, [pc, #164]	; (80091a0 <TIM_Base_SetConfig+0xd0>)
 80090fc:	4293      	cmp	r3, r2
 80090fe:	d003      	beq.n	8009108 <TIM_Base_SetConfig+0x38>
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	4a28      	ldr	r2, [pc, #160]	; (80091a4 <TIM_Base_SetConfig+0xd4>)
 8009104:	4293      	cmp	r3, r2
 8009106:	d108      	bne.n	800911a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800910e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009110:	683b      	ldr	r3, [r7, #0]
 8009112:	685b      	ldr	r3, [r3, #4]
 8009114:	68fa      	ldr	r2, [r7, #12]
 8009116:	4313      	orrs	r3, r2
 8009118:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	4a1e      	ldr	r2, [pc, #120]	; (8009198 <TIM_Base_SetConfig+0xc8>)
 800911e:	4293      	cmp	r3, r2
 8009120:	d00f      	beq.n	8009142 <TIM_Base_SetConfig+0x72>
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009128:	d00b      	beq.n	8009142 <TIM_Base_SetConfig+0x72>
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	4a1b      	ldr	r2, [pc, #108]	; (800919c <TIM_Base_SetConfig+0xcc>)
 800912e:	4293      	cmp	r3, r2
 8009130:	d007      	beq.n	8009142 <TIM_Base_SetConfig+0x72>
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	4a1a      	ldr	r2, [pc, #104]	; (80091a0 <TIM_Base_SetConfig+0xd0>)
 8009136:	4293      	cmp	r3, r2
 8009138:	d003      	beq.n	8009142 <TIM_Base_SetConfig+0x72>
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	4a19      	ldr	r2, [pc, #100]	; (80091a4 <TIM_Base_SetConfig+0xd4>)
 800913e:	4293      	cmp	r3, r2
 8009140:	d108      	bne.n	8009154 <TIM_Base_SetConfig+0x84>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009148:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800914a:	683b      	ldr	r3, [r7, #0]
 800914c:	68db      	ldr	r3, [r3, #12]
 800914e:	68fa      	ldr	r2, [r7, #12]
 8009150:	4313      	orrs	r3, r2
 8009152:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800915a:	683b      	ldr	r3, [r7, #0]
 800915c:	695b      	ldr	r3, [r3, #20]
 800915e:	4313      	orrs	r3, r2
 8009160:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	68fa      	ldr	r2, [r7, #12]
 8009166:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009168:	683b      	ldr	r3, [r7, #0]
 800916a:	689a      	ldr	r2, [r3, #8]
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	681a      	ldr	r2, [r3, #0]
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	4a07      	ldr	r2, [pc, #28]	; (8009198 <TIM_Base_SetConfig+0xc8>)
 800917c:	4293      	cmp	r3, r2
 800917e:	d103      	bne.n	8009188 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009180:	683b      	ldr	r3, [r7, #0]
 8009182:	691a      	ldr	r2, [r3, #16]
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	2201      	movs	r2, #1
 800918c:	615a      	str	r2, [r3, #20]
}
 800918e:	bf00      	nop
 8009190:	3714      	adds	r7, #20
 8009192:	46bd      	mov	sp, r7
 8009194:	bc80      	pop	{r7}
 8009196:	4770      	bx	lr
 8009198:	40012c00 	.word	0x40012c00
 800919c:	40000400 	.word	0x40000400
 80091a0:	40000800 	.word	0x40000800
 80091a4:	40000c00 	.word	0x40000c00

080091a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80091a8:	b480      	push	{r7}
 80091aa:	b083      	sub	sp, #12
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80091b0:	bf00      	nop
 80091b2:	370c      	adds	r7, #12
 80091b4:	46bd      	mov	sp, r7
 80091b6:	bc80      	pop	{r7}
 80091b8:	4770      	bx	lr

080091ba <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80091ba:	b480      	push	{r7}
 80091bc:	b083      	sub	sp, #12
 80091be:	af00      	add	r7, sp, #0
 80091c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80091c2:	bf00      	nop
 80091c4:	370c      	adds	r7, #12
 80091c6:	46bd      	mov	sp, r7
 80091c8:	bc80      	pop	{r7}
 80091ca:	4770      	bx	lr

080091cc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80091cc:	b580      	push	{r7, lr}
 80091ce:	b082      	sub	sp, #8
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d101      	bne.n	80091de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80091da:	2301      	movs	r3, #1
 80091dc:	e04a      	b.n	8009274 <HAL_UART_Init+0xa8>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80091e4:	b2db      	uxtb	r3, r3
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d111      	bne.n	800920e <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	2200      	movs	r2, #0
 80091ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 80091f2:	6878      	ldr	r0, [r7, #4]
 80091f4:	f000 fc62 	bl	8009abc <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d102      	bne.n	8009206 <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	4a1e      	ldr	r2, [pc, #120]	; (800927c <HAL_UART_Init+0xb0>)
 8009204:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800920a:	6878      	ldr	r0, [r7, #4]
 800920c:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	2224      	movs	r2, #36	; 0x24
 8009212:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	68da      	ldr	r2, [r3, #12]
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009224:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009226:	6878      	ldr	r0, [r7, #4]
 8009228:	f000 ff84 	bl	800a134 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	691a      	ldr	r2, [r3, #16]
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800923a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	695a      	ldr	r2, [r3, #20]
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800924a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	68da      	ldr	r2, [r3, #12]
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800925a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	2200      	movs	r2, #0
 8009260:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	2220      	movs	r2, #32
 8009266:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	2220      	movs	r2, #32
 800926e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009272:	2300      	movs	r3, #0
}
 8009274:	4618      	mov	r0, r3
 8009276:	3708      	adds	r7, #8
 8009278:	46bd      	mov	sp, r7
 800927a:	bd80      	pop	{r7, pc}
 800927c:	08003c59 	.word	0x08003c59

08009280 <HAL_UART_RegisterCallback>:
  *           @arg @ref HAL_UART_MSPDEINIT_CB_ID MspDeInit Callback ID
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID, pUART_CallbackTypeDef pCallback)
{
 8009280:	b480      	push	{r7}
 8009282:	b087      	sub	sp, #28
 8009284:	af00      	add	r7, sp, #0
 8009286:	60f8      	str	r0, [r7, #12]
 8009288:	460b      	mov	r3, r1
 800928a:	607a      	str	r2, [r7, #4]
 800928c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800928e:	2300      	movs	r3, #0
 8009290:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	2b00      	cmp	r3, #0
 8009296:	d107      	bne.n	80092a8 <HAL_UART_RegisterCallback+0x28>
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800929c:	f043 0220 	orr.w	r2, r3, #32
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	641a      	str	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80092a4:	2301      	movs	r3, #1
 80092a6:	e08c      	b.n	80093c2 <HAL_UART_RegisterCallback+0x142>
  }
  /* Process locked */
  __HAL_LOCK(huart);
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80092ae:	2b01      	cmp	r3, #1
 80092b0:	d101      	bne.n	80092b6 <HAL_UART_RegisterCallback+0x36>
 80092b2:	2302      	movs	r3, #2
 80092b4:	e085      	b.n	80093c2 <HAL_UART_RegisterCallback+0x142>
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	2201      	movs	r2, #1
 80092ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->gState == HAL_UART_STATE_READY)
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80092c4:	b2db      	uxtb	r3, r3
 80092c6:	2b20      	cmp	r3, #32
 80092c8:	d151      	bne.n	800936e <HAL_UART_RegisterCallback+0xee>
  {
    switch (CallbackID)
 80092ca:	7afb      	ldrb	r3, [r7, #11]
 80092cc:	2b0c      	cmp	r3, #12
 80092ce:	d845      	bhi.n	800935c <HAL_UART_RegisterCallback+0xdc>
 80092d0:	a201      	add	r2, pc, #4	; (adr r2, 80092d8 <HAL_UART_RegisterCallback+0x58>)
 80092d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092d6:	bf00      	nop
 80092d8:	0800930d 	.word	0x0800930d
 80092dc:	08009315 	.word	0x08009315
 80092e0:	0800931d 	.word	0x0800931d
 80092e4:	08009325 	.word	0x08009325
 80092e8:	0800932d 	.word	0x0800932d
 80092ec:	08009335 	.word	0x08009335
 80092f0:	0800933d 	.word	0x0800933d
 80092f4:	08009345 	.word	0x08009345
 80092f8:	0800935d 	.word	0x0800935d
 80092fc:	0800935d 	.word	0x0800935d
 8009300:	0800935d 	.word	0x0800935d
 8009304:	0800934d 	.word	0x0800934d
 8009308:	08009355 	.word	0x08009355
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	687a      	ldr	r2, [r7, #4]
 8009310:	645a      	str	r2, [r3, #68]	; 0x44
        break;
 8009312:	e051      	b.n	80093b8 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	687a      	ldr	r2, [r7, #4]
 8009318:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 800931a:	e04d      	b.n	80093b8 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	687a      	ldr	r2, [r7, #4]
 8009320:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 8009322:	e049      	b.n	80093b8 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	687a      	ldr	r2, [r7, #4]
 8009328:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 800932a:	e045      	b.n	80093b8 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	687a      	ldr	r2, [r7, #4]
 8009330:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8009332:	e041      	b.n	80093b8 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	687a      	ldr	r2, [r7, #4]
 8009338:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 800933a:	e03d      	b.n	80093b8 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	687a      	ldr	r2, [r7, #4]
 8009340:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 8009342:	e039      	b.n	80093b8 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	687a      	ldr	r2, [r7, #4]
 8009348:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 800934a:	e035      	b.n	80093b8 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	687a      	ldr	r2, [r7, #4]
 8009350:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 8009352:	e031      	b.n	80093b8 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	687a      	ldr	r2, [r7, #4]
 8009358:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 800935a:	e02d      	b.n	80093b8 <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009360:	f043 0220 	orr.w	r2, r3, #32
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 8009368:	2301      	movs	r3, #1
 800936a:	75fb      	strb	r3, [r7, #23]
        break;
 800936c:	e024      	b.n	80093b8 <HAL_UART_RegisterCallback+0x138>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009374:	b2db      	uxtb	r3, r3
 8009376:	2b00      	cmp	r3, #0
 8009378:	d116      	bne.n	80093a8 <HAL_UART_RegisterCallback+0x128>
  {
    switch (CallbackID)
 800937a:	7afb      	ldrb	r3, [r7, #11]
 800937c:	2b0b      	cmp	r3, #11
 800937e:	d002      	beq.n	8009386 <HAL_UART_RegisterCallback+0x106>
 8009380:	2b0c      	cmp	r3, #12
 8009382:	d004      	beq.n	800938e <HAL_UART_RegisterCallback+0x10e>
 8009384:	e007      	b.n	8009396 <HAL_UART_RegisterCallback+0x116>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	687a      	ldr	r2, [r7, #4]
 800938a:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800938c:	e014      	b.n	80093b8 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	687a      	ldr	r2, [r7, #4]
 8009392:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8009394:	e010      	b.n	80093b8 <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800939a:	f043 0220 	orr.w	r2, r3, #32
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 80093a2:	2301      	movs	r3, #1
 80093a4:	75fb      	strb	r3, [r7, #23]
        break;
 80093a6:	e007      	b.n	80093b8 <HAL_UART_RegisterCallback+0x138>
    }
  }
  else
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093ac:	f043 0220 	orr.w	r2, r3, #32
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Return error status */
    status =  HAL_ERROR;
 80093b4:	2301      	movs	r3, #1
 80093b6:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(huart);
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	2200      	movs	r2, #0
 80093bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80093c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80093c2:	4618      	mov	r0, r3
 80093c4:	371c      	adds	r7, #28
 80093c6:	46bd      	mov	sp, r7
 80093c8:	bc80      	pop	{r7}
 80093ca:	4770      	bx	lr

080093cc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80093cc:	b580      	push	{r7, lr}
 80093ce:	b08a      	sub	sp, #40	; 0x28
 80093d0:	af02      	add	r7, sp, #8
 80093d2:	60f8      	str	r0, [r7, #12]
 80093d4:	60b9      	str	r1, [r7, #8]
 80093d6:	603b      	str	r3, [r7, #0]
 80093d8:	4613      	mov	r3, r2
 80093da:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80093dc:	2300      	movs	r3, #0
 80093de:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80093e6:	b2db      	uxtb	r3, r3
 80093e8:	2b20      	cmp	r3, #32
 80093ea:	d17c      	bne.n	80094e6 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80093ec:	68bb      	ldr	r3, [r7, #8]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d002      	beq.n	80093f8 <HAL_UART_Transmit+0x2c>
 80093f2:	88fb      	ldrh	r3, [r7, #6]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d101      	bne.n	80093fc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80093f8:	2301      	movs	r3, #1
 80093fa:	e075      	b.n	80094e8 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009402:	2b01      	cmp	r3, #1
 8009404:	d101      	bne.n	800940a <HAL_UART_Transmit+0x3e>
 8009406:	2302      	movs	r3, #2
 8009408:	e06e      	b.n	80094e8 <HAL_UART_Transmit+0x11c>
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	2201      	movs	r2, #1
 800940e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	2200      	movs	r2, #0
 8009416:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	2221      	movs	r2, #33	; 0x21
 800941c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009420:	f7fb fa74 	bl	800490c <HAL_GetTick>
 8009424:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	88fa      	ldrh	r2, [r7, #6]
 800942a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	88fa      	ldrh	r2, [r7, #6]
 8009430:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	689b      	ldr	r3, [r3, #8]
 8009436:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800943a:	d108      	bne.n	800944e <HAL_UART_Transmit+0x82>
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	691b      	ldr	r3, [r3, #16]
 8009440:	2b00      	cmp	r3, #0
 8009442:	d104      	bne.n	800944e <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8009444:	2300      	movs	r3, #0
 8009446:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009448:	68bb      	ldr	r3, [r7, #8]
 800944a:	61bb      	str	r3, [r7, #24]
 800944c:	e003      	b.n	8009456 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800944e:	68bb      	ldr	r3, [r7, #8]
 8009450:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009452:	2300      	movs	r3, #0
 8009454:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	2200      	movs	r2, #0
 800945a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800945e:	e02a      	b.n	80094b6 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009460:	683b      	ldr	r3, [r7, #0]
 8009462:	9300      	str	r3, [sp, #0]
 8009464:	697b      	ldr	r3, [r7, #20]
 8009466:	2200      	movs	r2, #0
 8009468:	2180      	movs	r1, #128	; 0x80
 800946a:	68f8      	ldr	r0, [r7, #12]
 800946c:	f000 fc11 	bl	8009c92 <UART_WaitOnFlagUntilTimeout>
 8009470:	4603      	mov	r3, r0
 8009472:	2b00      	cmp	r3, #0
 8009474:	d001      	beq.n	800947a <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8009476:	2303      	movs	r3, #3
 8009478:	e036      	b.n	80094e8 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800947a:	69fb      	ldr	r3, [r7, #28]
 800947c:	2b00      	cmp	r3, #0
 800947e:	d10b      	bne.n	8009498 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009480:	69bb      	ldr	r3, [r7, #24]
 8009482:	881b      	ldrh	r3, [r3, #0]
 8009484:	461a      	mov	r2, r3
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800948e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009490:	69bb      	ldr	r3, [r7, #24]
 8009492:	3302      	adds	r3, #2
 8009494:	61bb      	str	r3, [r7, #24]
 8009496:	e007      	b.n	80094a8 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009498:	69fb      	ldr	r3, [r7, #28]
 800949a:	781a      	ldrb	r2, [r3, #0]
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80094a2:	69fb      	ldr	r3, [r7, #28]
 80094a4:	3301      	adds	r3, #1
 80094a6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80094ac:	b29b      	uxth	r3, r3
 80094ae:	3b01      	subs	r3, #1
 80094b0:	b29a      	uxth	r2, r3
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80094ba:	b29b      	uxth	r3, r3
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d1cf      	bne.n	8009460 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80094c0:	683b      	ldr	r3, [r7, #0]
 80094c2:	9300      	str	r3, [sp, #0]
 80094c4:	697b      	ldr	r3, [r7, #20]
 80094c6:	2200      	movs	r2, #0
 80094c8:	2140      	movs	r1, #64	; 0x40
 80094ca:	68f8      	ldr	r0, [r7, #12]
 80094cc:	f000 fbe1 	bl	8009c92 <UART_WaitOnFlagUntilTimeout>
 80094d0:	4603      	mov	r3, r0
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d001      	beq.n	80094da <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80094d6:	2303      	movs	r3, #3
 80094d8:	e006      	b.n	80094e8 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	2220      	movs	r2, #32
 80094de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80094e2:	2300      	movs	r3, #0
 80094e4:	e000      	b.n	80094e8 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80094e6:	2302      	movs	r3, #2
  }
}
 80094e8:	4618      	mov	r0, r3
 80094ea:	3720      	adds	r7, #32
 80094ec:	46bd      	mov	sp, r7
 80094ee:	bd80      	pop	{r7, pc}

080094f0 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80094f0:	b480      	push	{r7}
 80094f2:	b085      	sub	sp, #20
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	60f8      	str	r0, [r7, #12]
 80094f8:	60b9      	str	r1, [r7, #8]
 80094fa:	4613      	mov	r3, r2
 80094fc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009504:	b2db      	uxtb	r3, r3
 8009506:	2b20      	cmp	r3, #32
 8009508:	d130      	bne.n	800956c <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800950a:	68bb      	ldr	r3, [r7, #8]
 800950c:	2b00      	cmp	r3, #0
 800950e:	d002      	beq.n	8009516 <HAL_UART_Transmit_IT+0x26>
 8009510:	88fb      	ldrh	r3, [r7, #6]
 8009512:	2b00      	cmp	r3, #0
 8009514:	d101      	bne.n	800951a <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8009516:	2301      	movs	r3, #1
 8009518:	e029      	b.n	800956e <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009520:	2b01      	cmp	r3, #1
 8009522:	d101      	bne.n	8009528 <HAL_UART_Transmit_IT+0x38>
 8009524:	2302      	movs	r3, #2
 8009526:	e022      	b.n	800956e <HAL_UART_Transmit_IT+0x7e>
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	2201      	movs	r2, #1
 800952c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	68ba      	ldr	r2, [r7, #8]
 8009534:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	88fa      	ldrh	r2, [r7, #6]
 800953a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	88fa      	ldrh	r2, [r7, #6]
 8009540:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	2200      	movs	r2, #0
 8009546:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	2221      	movs	r2, #33	; 0x21
 800954c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	2200      	movs	r2, #0
 8009554:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	68da      	ldr	r2, [r3, #12]
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009566:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8009568:	2300      	movs	r3, #0
 800956a:	e000      	b.n	800956e <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800956c:	2302      	movs	r3, #2
  }
}
 800956e:	4618      	mov	r0, r3
 8009570:	3714      	adds	r7, #20
 8009572:	46bd      	mov	sp, r7
 8009574:	bc80      	pop	{r7}
 8009576:	4770      	bx	lr

08009578 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009578:	b580      	push	{r7, lr}
 800957a:	b086      	sub	sp, #24
 800957c:	af00      	add	r7, sp, #0
 800957e:	60f8      	str	r0, [r7, #12]
 8009580:	60b9      	str	r1, [r7, #8]
 8009582:	4613      	mov	r3, r2
 8009584:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800958c:	b2db      	uxtb	r3, r3
 800958e:	2b20      	cmp	r3, #32
 8009590:	d13c      	bne.n	800960c <HAL_UARTEx_ReceiveToIdle_IT+0x94>
  {
    if ((pData == NULL) || (Size == 0U))
 8009592:	68bb      	ldr	r3, [r7, #8]
 8009594:	2b00      	cmp	r3, #0
 8009596:	d002      	beq.n	800959e <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8009598:	88fb      	ldrh	r3, [r7, #6]
 800959a:	2b00      	cmp	r3, #0
 800959c:	d101      	bne.n	80095a2 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 800959e:	2301      	movs	r3, #1
 80095a0:	e035      	b.n	800960e <HAL_UARTEx_ReceiveToIdle_IT+0x96>
    }

    __HAL_LOCK(huart);
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80095a8:	2b01      	cmp	r3, #1
 80095aa:	d101      	bne.n	80095b0 <HAL_UARTEx_ReceiveToIdle_IT+0x38>
 80095ac:	2302      	movs	r3, #2
 80095ae:	e02e      	b.n	800960e <HAL_UARTEx_ReceiveToIdle_IT+0x96>
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	2201      	movs	r2, #1
 80095b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	2201      	movs	r2, #1
 80095bc:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_IT(huart, pData, Size);
 80095be:	88fb      	ldrh	r3, [r7, #6]
 80095c0:	461a      	mov	r2, r3
 80095c2:	68b9      	ldr	r1, [r7, #8]
 80095c4:	68f8      	ldr	r0, [r7, #12]
 80095c6:	f000 fbae 	bl	8009d26 <UART_Start_Receive_IT>
 80095ca:	4603      	mov	r3, r0
 80095cc:	75fb      	strb	r3, [r7, #23]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80095ce:	7dfb      	ldrb	r3, [r7, #23]
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d119      	bne.n	8009608 <HAL_UARTEx_ReceiveToIdle_IT+0x90>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095d8:	2b01      	cmp	r3, #1
 80095da:	d113      	bne.n	8009604 <HAL_UARTEx_ReceiveToIdle_IT+0x8c>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80095dc:	2300      	movs	r3, #0
 80095de:	613b      	str	r3, [r7, #16]
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	613b      	str	r3, [r7, #16]
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	685b      	ldr	r3, [r3, #4]
 80095ee:	613b      	str	r3, [r7, #16]
 80095f0:	693b      	ldr	r3, [r7, #16]
        SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	68da      	ldr	r2, [r3, #12]
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	f042 0210 	orr.w	r2, r2, #16
 8009600:	60da      	str	r2, [r3, #12]
 8009602:	e001      	b.n	8009608 <HAL_UARTEx_ReceiveToIdle_IT+0x90>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8009604:	2301      	movs	r3, #1
 8009606:	75fb      	strb	r3, [r7, #23]
      }
    }

    return status;
 8009608:	7dfb      	ldrb	r3, [r7, #23]
 800960a:	e000      	b.n	800960e <HAL_UARTEx_ReceiveToIdle_IT+0x96>
  }
  else
  {
    return HAL_BUSY;
 800960c:	2302      	movs	r3, #2
  }
}
 800960e:	4618      	mov	r0, r3
 8009610:	3718      	adds	r7, #24
 8009612:	46bd      	mov	sp, r7
 8009614:	bd80      	pop	{r7, pc}

08009616 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009616:	b580      	push	{r7, lr}
 8009618:	b086      	sub	sp, #24
 800961a:	af00      	add	r7, sp, #0
 800961c:	60f8      	str	r0, [r7, #12]
 800961e:	60b9      	str	r1, [r7, #8]
 8009620:	4613      	mov	r3, r2
 8009622:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800962a:	b2db      	uxtb	r3, r3
 800962c:	2b20      	cmp	r3, #32
 800962e:	d13c      	bne.n	80096aa <HAL_UARTEx_ReceiveToIdle_DMA+0x94>
  {
    if ((pData == NULL) || (Size == 0U))
 8009630:	68bb      	ldr	r3, [r7, #8]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d002      	beq.n	800963c <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8009636:	88fb      	ldrh	r3, [r7, #6]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d101      	bne.n	8009640 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800963c:	2301      	movs	r3, #1
 800963e:	e035      	b.n	80096ac <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
    }

    __HAL_LOCK(huart);
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009646:	2b01      	cmp	r3, #1
 8009648:	d101      	bne.n	800964e <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 800964a:	2302      	movs	r3, #2
 800964c:	e02e      	b.n	80096ac <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	2201      	movs	r2, #1
 8009652:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	2201      	movs	r2, #1
 800965a:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800965c:	88fb      	ldrh	r3, [r7, #6]
 800965e:	461a      	mov	r2, r3
 8009660:	68b9      	ldr	r1, [r7, #8]
 8009662:	68f8      	ldr	r0, [r7, #12]
 8009664:	f000 fb98 	bl	8009d98 <UART_Start_Receive_DMA>
 8009668:	4603      	mov	r3, r0
 800966a:	75fb      	strb	r3, [r7, #23]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800966c:	7dfb      	ldrb	r3, [r7, #23]
 800966e:	2b00      	cmp	r3, #0
 8009670:	d119      	bne.n	80096a6 <HAL_UARTEx_ReceiveToIdle_DMA+0x90>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009676:	2b01      	cmp	r3, #1
 8009678:	d113      	bne.n	80096a2 <HAL_UARTEx_ReceiveToIdle_DMA+0x8c>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800967a:	2300      	movs	r3, #0
 800967c:	613b      	str	r3, [r7, #16]
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	613b      	str	r3, [r7, #16]
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	685b      	ldr	r3, [r3, #4]
 800968c:	613b      	str	r3, [r7, #16]
 800968e:	693b      	ldr	r3, [r7, #16]
        SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	68da      	ldr	r2, [r3, #12]
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	f042 0210 	orr.w	r2, r2, #16
 800969e:	60da      	str	r2, [r3, #12]
 80096a0:	e001      	b.n	80096a6 <HAL_UARTEx_ReceiveToIdle_DMA+0x90>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80096a2:	2301      	movs	r3, #1
 80096a4:	75fb      	strb	r3, [r7, #23]
      }
    }

    return status;
 80096a6:	7dfb      	ldrb	r3, [r7, #23]
 80096a8:	e000      	b.n	80096ac <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
  }
  else
  {
    return HAL_BUSY;
 80096aa:	2302      	movs	r3, #2
  }
}
 80096ac:	4618      	mov	r0, r3
 80096ae:	3718      	adds	r7, #24
 80096b0:	46bd      	mov	sp, r7
 80096b2:	bd80      	pop	{r7, pc}

080096b4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80096b4:	b580      	push	{r7, lr}
 80096b6:	b08a      	sub	sp, #40	; 0x28
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	68db      	ldr	r3, [r3, #12]
 80096ca:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	695b      	ldr	r3, [r3, #20]
 80096d2:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80096d4:	2300      	movs	r3, #0
 80096d6:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80096d8:	2300      	movs	r3, #0
 80096da:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80096dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096de:	f003 030f 	and.w	r3, r3, #15
 80096e2:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80096e4:	69bb      	ldr	r3, [r7, #24]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d10d      	bne.n	8009706 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80096ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096ec:	f003 0320 	and.w	r3, r3, #32
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d008      	beq.n	8009706 <HAL_UART_IRQHandler+0x52>
 80096f4:	6a3b      	ldr	r3, [r7, #32]
 80096f6:	f003 0320 	and.w	r3, r3, #32
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d003      	beq.n	8009706 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80096fe:	6878      	ldr	r0, [r7, #4]
 8009700:	f000 fc6c 	bl	8009fdc <UART_Receive_IT>
      return;
 8009704:	e180      	b.n	8009a08 <HAL_UART_IRQHandler+0x354>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009706:	69bb      	ldr	r3, [r7, #24]
 8009708:	2b00      	cmp	r3, #0
 800970a:	f000 80b4 	beq.w	8009876 <HAL_UART_IRQHandler+0x1c2>
 800970e:	69fb      	ldr	r3, [r7, #28]
 8009710:	f003 0301 	and.w	r3, r3, #1
 8009714:	2b00      	cmp	r3, #0
 8009716:	d105      	bne.n	8009724 <HAL_UART_IRQHandler+0x70>
 8009718:	6a3b      	ldr	r3, [r7, #32]
 800971a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800971e:	2b00      	cmp	r3, #0
 8009720:	f000 80a9 	beq.w	8009876 <HAL_UART_IRQHandler+0x1c2>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009726:	f003 0301 	and.w	r3, r3, #1
 800972a:	2b00      	cmp	r3, #0
 800972c:	d00a      	beq.n	8009744 <HAL_UART_IRQHandler+0x90>
 800972e:	6a3b      	ldr	r3, [r7, #32]
 8009730:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009734:	2b00      	cmp	r3, #0
 8009736:	d005      	beq.n	8009744 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800973c:	f043 0201 	orr.w	r2, r3, #1
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009746:	f003 0304 	and.w	r3, r3, #4
 800974a:	2b00      	cmp	r3, #0
 800974c:	d00a      	beq.n	8009764 <HAL_UART_IRQHandler+0xb0>
 800974e:	69fb      	ldr	r3, [r7, #28]
 8009750:	f003 0301 	and.w	r3, r3, #1
 8009754:	2b00      	cmp	r3, #0
 8009756:	d005      	beq.n	8009764 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800975c:	f043 0202 	orr.w	r2, r3, #2
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009766:	f003 0302 	and.w	r3, r3, #2
 800976a:	2b00      	cmp	r3, #0
 800976c:	d00a      	beq.n	8009784 <HAL_UART_IRQHandler+0xd0>
 800976e:	69fb      	ldr	r3, [r7, #28]
 8009770:	f003 0301 	and.w	r3, r3, #1
 8009774:	2b00      	cmp	r3, #0
 8009776:	d005      	beq.n	8009784 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800977c:	f043 0204 	orr.w	r2, r3, #4
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8009784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009786:	f003 0308 	and.w	r3, r3, #8
 800978a:	2b00      	cmp	r3, #0
 800978c:	d00f      	beq.n	80097ae <HAL_UART_IRQHandler+0xfa>
 800978e:	6a3b      	ldr	r3, [r7, #32]
 8009790:	f003 0320 	and.w	r3, r3, #32
 8009794:	2b00      	cmp	r3, #0
 8009796:	d104      	bne.n	80097a2 <HAL_UART_IRQHandler+0xee>
 8009798:	69fb      	ldr	r3, [r7, #28]
 800979a:	f003 0301 	and.w	r3, r3, #1
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d005      	beq.n	80097ae <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097a6:	f043 0208 	orr.w	r2, r3, #8
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	f000 8123 	beq.w	80099fe <HAL_UART_IRQHandler+0x34a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80097b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097ba:	f003 0320 	and.w	r3, r3, #32
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d007      	beq.n	80097d2 <HAL_UART_IRQHandler+0x11e>
 80097c2:	6a3b      	ldr	r3, [r7, #32]
 80097c4:	f003 0320 	and.w	r3, r3, #32
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d002      	beq.n	80097d2 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80097cc:	6878      	ldr	r0, [r7, #4]
 80097ce:	f000 fc05 	bl	8009fdc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	695b      	ldr	r3, [r3, #20]
 80097d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097dc:	2b00      	cmp	r3, #0
 80097de:	bf14      	ite	ne
 80097e0:	2301      	movne	r3, #1
 80097e2:	2300      	moveq	r3, #0
 80097e4:	b2db      	uxtb	r3, r3
 80097e6:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097ec:	f003 0308 	and.w	r3, r3, #8
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d102      	bne.n	80097fa <HAL_UART_IRQHandler+0x146>
 80097f4:	697b      	ldr	r3, [r7, #20]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d033      	beq.n	8009862 <HAL_UART_IRQHandler+0x1ae>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80097fa:	6878      	ldr	r0, [r7, #4]
 80097fc:	f000 fb45 	bl	8009e8a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	695b      	ldr	r3, [r3, #20]
 8009806:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800980a:	2b00      	cmp	r3, #0
 800980c:	d024      	beq.n	8009858 <HAL_UART_IRQHandler+0x1a4>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	695a      	ldr	r2, [r3, #20]
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800981c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009822:	2b00      	cmp	r3, #0
 8009824:	d013      	beq.n	800984e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800982a:	4a79      	ldr	r2, [pc, #484]	; (8009a10 <HAL_UART_IRQHandler+0x35c>)
 800982c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009832:	4618      	mov	r0, r3
 8009834:	f7fb fa64 	bl	8004d00 <HAL_DMA_Abort_IT>
 8009838:	4603      	mov	r3, r0
 800983a:	2b00      	cmp	r3, #0
 800983c:	d019      	beq.n	8009872 <HAL_UART_IRQHandler+0x1be>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009842:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009844:	687a      	ldr	r2, [r7, #4]
 8009846:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009848:	4610      	mov	r0, r2
 800984a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800984c:	e011      	b.n	8009872 <HAL_UART_IRQHandler+0x1be>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009852:	6878      	ldr	r0, [r7, #4]
 8009854:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009856:	e00c      	b.n	8009872 <HAL_UART_IRQHandler+0x1be>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800985c:	6878      	ldr	r0, [r7, #4]
 800985e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009860:	e007      	b.n	8009872 <HAL_UART_IRQHandler+0x1be>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009866:	6878      	ldr	r0, [r7, #4]
 8009868:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	2200      	movs	r2, #0
 800986e:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8009870:	e0c5      	b.n	80099fe <HAL_UART_IRQHandler+0x34a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009872:	bf00      	nop
    return;
 8009874:	e0c3      	b.n	80099fe <HAL_UART_IRQHandler+0x34a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800987a:	2b01      	cmp	r3, #1
 800987c:	f040 80a3 	bne.w	80099c6 <HAL_UART_IRQHandler+0x312>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8009880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009882:	f003 0310 	and.w	r3, r3, #16
 8009886:	2b00      	cmp	r3, #0
 8009888:	f000 809d 	beq.w	80099c6 <HAL_UART_IRQHandler+0x312>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800988c:	6a3b      	ldr	r3, [r7, #32]
 800988e:	f003 0310 	and.w	r3, r3, #16
 8009892:	2b00      	cmp	r3, #0
 8009894:	f000 8097 	beq.w	80099c6 <HAL_UART_IRQHandler+0x312>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009898:	2300      	movs	r3, #0
 800989a:	60fb      	str	r3, [r7, #12]
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	60fb      	str	r3, [r7, #12]
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	685b      	ldr	r3, [r3, #4]
 80098aa:	60fb      	str	r3, [r7, #12]
 80098ac:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	695b      	ldr	r3, [r3, #20]
 80098b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d04f      	beq.n	800995c <HAL_UART_IRQHandler+0x2a8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	685b      	ldr	r3, [r3, #4]
 80098c4:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80098c6:	8a3b      	ldrh	r3, [r7, #16]
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	f000 809a 	beq.w	8009a02 <HAL_UART_IRQHandler+0x34e>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80098d2:	8a3a      	ldrh	r2, [r7, #16]
 80098d4:	429a      	cmp	r2, r3
 80098d6:	f080 8094 	bcs.w	8009a02 <HAL_UART_IRQHandler+0x34e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	8a3a      	ldrh	r2, [r7, #16]
 80098de:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098e4:	699b      	ldr	r3, [r3, #24]
 80098e6:	2b20      	cmp	r3, #32
 80098e8:	d02b      	beq.n	8009942 <HAL_UART_IRQHandler+0x28e>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	68da      	ldr	r2, [r3, #12]
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80098f8:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	695a      	ldr	r2, [r3, #20]
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	f022 0201 	bic.w	r2, r2, #1
 8009908:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	695a      	ldr	r2, [r3, #20]
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009918:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	2220      	movs	r2, #32
 800991e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	2200      	movs	r2, #0
 8009926:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	68da      	ldr	r2, [r3, #12]
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	f022 0210 	bic.w	r2, r2, #16
 8009936:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800993c:	4618      	mov	r0, r3
 800993e:	f7fb f9a4 	bl	8004c8a <HAL_DMA_Abort>
        }
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009946:	687a      	ldr	r2, [r7, #4]
 8009948:	8d91      	ldrh	r1, [r2, #44]	; 0x2c
 800994a:	687a      	ldr	r2, [r7, #4]
 800994c:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
 800994e:	b292      	uxth	r2, r2
 8009950:	1a8a      	subs	r2, r1, r2
 8009952:	b292      	uxth	r2, r2
 8009954:	4611      	mov	r1, r2
 8009956:	6878      	ldr	r0, [r7, #4]
 8009958:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif
      }
      return;
 800995a:	e052      	b.n	8009a02 <HAL_UART_IRQHandler+0x34e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009964:	b29b      	uxth	r3, r3
 8009966:	1ad3      	subs	r3, r2, r3
 8009968:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800996e:	b29b      	uxth	r3, r3
 8009970:	2b00      	cmp	r3, #0
 8009972:	d048      	beq.n	8009a06 <HAL_UART_IRQHandler+0x352>
          &&(nb_rx_data > 0U) )
 8009974:	8a7b      	ldrh	r3, [r7, #18]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d045      	beq.n	8009a06 <HAL_UART_IRQHandler+0x352>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	68da      	ldr	r2, [r3, #12]
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009988:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	695a      	ldr	r2, [r3, #20]
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	f022 0201 	bic.w	r2, r2, #1
 8009998:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	2220      	movs	r2, #32
 800999e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	2200      	movs	r2, #0
 80099a6:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	68da      	ldr	r2, [r3, #12]
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	f022 0210 	bic.w	r2, r2, #16
 80099b6:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80099bc:	8a7a      	ldrh	r2, [r7, #18]
 80099be:	4611      	mov	r1, r2
 80099c0:	6878      	ldr	r0, [r7, #4]
 80099c2:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif
      }
      return;
 80099c4:	e01f      	b.n	8009a06 <HAL_UART_IRQHandler+0x352>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80099c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d008      	beq.n	80099e2 <HAL_UART_IRQHandler+0x32e>
 80099d0:	6a3b      	ldr	r3, [r7, #32]
 80099d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d003      	beq.n	80099e2 <HAL_UART_IRQHandler+0x32e>
  {
    UART_Transmit_IT(huart);
 80099da:	6878      	ldr	r0, [r7, #4]
 80099dc:	f000 fa96 	bl	8009f0c <UART_Transmit_IT>
    return;
 80099e0:	e012      	b.n	8009a08 <HAL_UART_IRQHandler+0x354>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80099e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d00d      	beq.n	8009a08 <HAL_UART_IRQHandler+0x354>
 80099ec:	6a3b      	ldr	r3, [r7, #32]
 80099ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d008      	beq.n	8009a08 <HAL_UART_IRQHandler+0x354>
  {
    UART_EndTransmit_IT(huart);
 80099f6:	6878      	ldr	r0, [r7, #4]
 80099f8:	f000 fad7 	bl	8009faa <UART_EndTransmit_IT>
    return;
 80099fc:	e004      	b.n	8009a08 <HAL_UART_IRQHandler+0x354>
    return;
 80099fe:	bf00      	nop
 8009a00:	e002      	b.n	8009a08 <HAL_UART_IRQHandler+0x354>
      return;
 8009a02:	bf00      	nop
 8009a04:	e000      	b.n	8009a08 <HAL_UART_IRQHandler+0x354>
      return;
 8009a06:	bf00      	nop
  }
}
 8009a08:	3728      	adds	r7, #40	; 0x28
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	bd80      	pop	{r7, pc}
 8009a0e:	bf00      	nop
 8009a10:	08009ee3 	.word	0x08009ee3

08009a14 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009a14:	b480      	push	{r7}
 8009a16:	b083      	sub	sp, #12
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009a1c:	bf00      	nop
 8009a1e:	370c      	adds	r7, #12
 8009a20:	46bd      	mov	sp, r7
 8009a22:	bc80      	pop	{r7}
 8009a24:	4770      	bx	lr

08009a26 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009a26:	b480      	push	{r7}
 8009a28:	b083      	sub	sp, #12
 8009a2a:	af00      	add	r7, sp, #0
 8009a2c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8009a2e:	bf00      	nop
 8009a30:	370c      	adds	r7, #12
 8009a32:	46bd      	mov	sp, r7
 8009a34:	bc80      	pop	{r7}
 8009a36:	4770      	bx	lr

08009a38 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009a38:	b480      	push	{r7}
 8009a3a:	b083      	sub	sp, #12
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009a40:	bf00      	nop
 8009a42:	370c      	adds	r7, #12
 8009a44:	46bd      	mov	sp, r7
 8009a46:	bc80      	pop	{r7}
 8009a48:	4770      	bx	lr

08009a4a <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009a4a:	b480      	push	{r7}
 8009a4c:	b083      	sub	sp, #12
 8009a4e:	af00      	add	r7, sp, #0
 8009a50:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009a52:	bf00      	nop
 8009a54:	370c      	adds	r7, #12
 8009a56:	46bd      	mov	sp, r7
 8009a58:	bc80      	pop	{r7}
 8009a5a:	4770      	bx	lr

08009a5c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009a5c:	b480      	push	{r7}
 8009a5e:	b083      	sub	sp, #12
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009a64:	bf00      	nop
 8009a66:	370c      	adds	r7, #12
 8009a68:	46bd      	mov	sp, r7
 8009a6a:	bc80      	pop	{r7}
 8009a6c:	4770      	bx	lr

08009a6e <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8009a6e:	b480      	push	{r7}
 8009a70:	b083      	sub	sp, #12
 8009a72:	af00      	add	r7, sp, #0
 8009a74:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8009a76:	bf00      	nop
 8009a78:	370c      	adds	r7, #12
 8009a7a:	46bd      	mov	sp, r7
 8009a7c:	bc80      	pop	{r7}
 8009a7e:	4770      	bx	lr

08009a80 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8009a80:	b480      	push	{r7}
 8009a82:	b083      	sub	sp, #12
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8009a88:	bf00      	nop
 8009a8a:	370c      	adds	r7, #12
 8009a8c:	46bd      	mov	sp, r7
 8009a8e:	bc80      	pop	{r7}
 8009a90:	4770      	bx	lr

08009a92 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8009a92:	b480      	push	{r7}
 8009a94:	b083      	sub	sp, #12
 8009a96:	af00      	add	r7, sp, #0
 8009a98:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8009a9a:	bf00      	nop
 8009a9c:	370c      	adds	r7, #12
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	bc80      	pop	{r7}
 8009aa2:	4770      	bx	lr

08009aa4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009aa4:	b480      	push	{r7}
 8009aa6:	b083      	sub	sp, #12
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	6078      	str	r0, [r7, #4]
 8009aac:	460b      	mov	r3, r1
 8009aae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009ab0:	bf00      	nop
 8009ab2:	370c      	adds	r7, #12
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	bc80      	pop	{r7}
 8009ab8:	4770      	bx	lr
	...

08009abc <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8009abc:	b480      	push	{r7}
 8009abe:	b083      	sub	sp, #12
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	4a0f      	ldr	r2, [pc, #60]	; (8009b04 <UART_InitCallbacksToDefault+0x48>)
 8009ac8:	645a      	str	r2, [r3, #68]	; 0x44
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	4a0e      	ldr	r2, [pc, #56]	; (8009b08 <UART_InitCallbacksToDefault+0x4c>)
 8009ace:	649a      	str	r2, [r3, #72]	; 0x48
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	4a0e      	ldr	r2, [pc, #56]	; (8009b0c <UART_InitCallbacksToDefault+0x50>)
 8009ad4:	64da      	str	r2, [r3, #76]	; 0x4c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	4a0d      	ldr	r2, [pc, #52]	; (8009b10 <UART_InitCallbacksToDefault+0x54>)
 8009ada:	651a      	str	r2, [r3, #80]	; 0x50
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	4a0d      	ldr	r2, [pc, #52]	; (8009b14 <UART_InitCallbacksToDefault+0x58>)
 8009ae0:	655a      	str	r2, [r3, #84]	; 0x54
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	4a0c      	ldr	r2, [pc, #48]	; (8009b18 <UART_InitCallbacksToDefault+0x5c>)
 8009ae6:	659a      	str	r2, [r3, #88]	; 0x58
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	4a0c      	ldr	r2, [pc, #48]	; (8009b1c <UART_InitCallbacksToDefault+0x60>)
 8009aec:	65da      	str	r2, [r3, #92]	; 0x5c
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	4a0b      	ldr	r2, [pc, #44]	; (8009b20 <UART_InitCallbacksToDefault+0x64>)
 8009af2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	4a0b      	ldr	r2, [pc, #44]	; (8009b24 <UART_InitCallbacksToDefault+0x68>)
 8009af8:	669a      	str	r2, [r3, #104]	; 0x68

}
 8009afa:	bf00      	nop
 8009afc:	370c      	adds	r7, #12
 8009afe:	46bd      	mov	sp, r7
 8009b00:	bc80      	pop	{r7}
 8009b02:	4770      	bx	lr
 8009b04:	08009a27 	.word	0x08009a27
 8009b08:	08009a15 	.word	0x08009a15
 8009b0c:	08009a4b 	.word	0x08009a4b
 8009b10:	08009a39 	.word	0x08009a39
 8009b14:	08009a5d 	.word	0x08009a5d
 8009b18:	08009a6f 	.word	0x08009a6f
 8009b1c:	08009a81 	.word	0x08009a81
 8009b20:	08009a93 	.word	0x08009a93
 8009b24:	08009aa5 	.word	0x08009aa5

08009b28 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009b28:	b580      	push	{r7, lr}
 8009b2a:	b084      	sub	sp, #16
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b34:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	f003 0320 	and.w	r3, r3, #32
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d12a      	bne.n	8009b9a <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	2200      	movs	r2, #0
 8009b48:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	68da      	ldr	r2, [r3, #12]
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009b58:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	695a      	ldr	r2, [r3, #20]
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	f022 0201 	bic.w	r2, r2, #1
 8009b68:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	695a      	ldr	r2, [r3, #20]
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009b78:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	2220      	movs	r2, #32
 8009b7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b86:	2b01      	cmp	r3, #1
 8009b88:	d107      	bne.n	8009b9a <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	68da      	ldr	r2, [r3, #12]
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	f022 0210 	bic.w	r2, r2, #16
 8009b98:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b9e:	2b01      	cmp	r3, #1
 8009ba0:	d107      	bne.n	8009bb2 <UART_DMAReceiveCplt+0x8a>
  {  
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009ba6:	68fa      	ldr	r2, [r7, #12]
 8009ba8:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 8009baa:	4611      	mov	r1, r2
 8009bac:	68f8      	ldr	r0, [r7, #12]
 8009bae:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009bb0:	e003      	b.n	8009bba <UART_DMAReceiveCplt+0x92>
    huart->RxCpltCallback(huart);
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009bb6:	68f8      	ldr	r0, [r7, #12]
 8009bb8:	4798      	blx	r3
}
 8009bba:	bf00      	nop
 8009bbc:	3710      	adds	r7, #16
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	bd80      	pop	{r7, pc}

08009bc2 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009bc2:	b580      	push	{r7, lr}
 8009bc4:	b084      	sub	sp, #16
 8009bc6:	af00      	add	r7, sp, #0
 8009bc8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bce:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009bd4:	2b01      	cmp	r3, #1
 8009bd6:	d109      	bne.n	8009bec <UART_DMARxHalfCplt+0x2a>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009bdc:	68fa      	ldr	r2, [r7, #12]
 8009bde:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 8009be0:	0852      	lsrs	r2, r2, #1
 8009be2:	b292      	uxth	r2, r2
 8009be4:	4611      	mov	r1, r2
 8009be6:	68f8      	ldr	r0, [r7, #12]
 8009be8:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009bea:	e003      	b.n	8009bf4 <UART_DMARxHalfCplt+0x32>
    huart->RxHalfCpltCallback(huart);
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009bf0:	68f8      	ldr	r0, [r7, #12]
 8009bf2:	4798      	blx	r3
}
 8009bf4:	bf00      	nop
 8009bf6:	3710      	adds	r7, #16
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	bd80      	pop	{r7, pc}

08009bfc <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009bfc:	b580      	push	{r7, lr}
 8009bfe:	b084      	sub	sp, #16
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009c04:	2300      	movs	r3, #0
 8009c06:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c0c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009c0e:	68bb      	ldr	r3, [r7, #8]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	695b      	ldr	r3, [r3, #20]
 8009c14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	bf14      	ite	ne
 8009c1c:	2301      	movne	r3, #1
 8009c1e:	2300      	moveq	r3, #0
 8009c20:	b2db      	uxtb	r3, r3
 8009c22:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009c24:	68bb      	ldr	r3, [r7, #8]
 8009c26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009c2a:	b2db      	uxtb	r3, r3
 8009c2c:	2b21      	cmp	r3, #33	; 0x21
 8009c2e:	d108      	bne.n	8009c42 <UART_DMAError+0x46>
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d005      	beq.n	8009c42 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009c36:	68bb      	ldr	r3, [r7, #8]
 8009c38:	2200      	movs	r2, #0
 8009c3a:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8009c3c:	68b8      	ldr	r0, [r7, #8]
 8009c3e:	f000 f90f 	bl	8009e60 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009c42:	68bb      	ldr	r3, [r7, #8]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	695b      	ldr	r3, [r3, #20]
 8009c48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	bf14      	ite	ne
 8009c50:	2301      	movne	r3, #1
 8009c52:	2300      	moveq	r3, #0
 8009c54:	b2db      	uxtb	r3, r3
 8009c56:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009c58:	68bb      	ldr	r3, [r7, #8]
 8009c5a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009c5e:	b2db      	uxtb	r3, r3
 8009c60:	2b22      	cmp	r3, #34	; 0x22
 8009c62:	d108      	bne.n	8009c76 <UART_DMAError+0x7a>
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d005      	beq.n	8009c76 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009c6a:	68bb      	ldr	r3, [r7, #8]
 8009c6c:	2200      	movs	r2, #0
 8009c6e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8009c70:	68b8      	ldr	r0, [r7, #8]
 8009c72:	f000 f90a 	bl	8009e8a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009c76:	68bb      	ldr	r3, [r7, #8]
 8009c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c7a:	f043 0210 	orr.w	r2, r3, #16
 8009c7e:	68bb      	ldr	r3, [r7, #8]
 8009c80:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8009c82:	68bb      	ldr	r3, [r7, #8]
 8009c84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c86:	68b8      	ldr	r0, [r7, #8]
 8009c88:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009c8a:	bf00      	nop
 8009c8c:	3710      	adds	r7, #16
 8009c8e:	46bd      	mov	sp, r7
 8009c90:	bd80      	pop	{r7, pc}

08009c92 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8009c92:	b580      	push	{r7, lr}
 8009c94:	b084      	sub	sp, #16
 8009c96:	af00      	add	r7, sp, #0
 8009c98:	60f8      	str	r0, [r7, #12]
 8009c9a:	60b9      	str	r1, [r7, #8]
 8009c9c:	603b      	str	r3, [r7, #0]
 8009c9e:	4613      	mov	r3, r2
 8009ca0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009ca2:	e02c      	b.n	8009cfe <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009ca4:	69bb      	ldr	r3, [r7, #24]
 8009ca6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009caa:	d028      	beq.n	8009cfe <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009cac:	69bb      	ldr	r3, [r7, #24]
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d007      	beq.n	8009cc2 <UART_WaitOnFlagUntilTimeout+0x30>
 8009cb2:	f7fa fe2b 	bl	800490c <HAL_GetTick>
 8009cb6:	4602      	mov	r2, r0
 8009cb8:	683b      	ldr	r3, [r7, #0]
 8009cba:	1ad3      	subs	r3, r2, r3
 8009cbc:	69ba      	ldr	r2, [r7, #24]
 8009cbe:	429a      	cmp	r2, r3
 8009cc0:	d21d      	bcs.n	8009cfe <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	68da      	ldr	r2, [r3, #12]
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009cd0:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	695a      	ldr	r2, [r3, #20]
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	f022 0201 	bic.w	r2, r2, #1
 8009ce0:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	2220      	movs	r2, #32
 8009ce6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	2220      	movs	r2, #32
 8009cee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8009cfa:	2303      	movs	r3, #3
 8009cfc:	e00f      	b.n	8009d1e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	681a      	ldr	r2, [r3, #0]
 8009d04:	68bb      	ldr	r3, [r7, #8]
 8009d06:	4013      	ands	r3, r2
 8009d08:	68ba      	ldr	r2, [r7, #8]
 8009d0a:	429a      	cmp	r2, r3
 8009d0c:	bf0c      	ite	eq
 8009d0e:	2301      	moveq	r3, #1
 8009d10:	2300      	movne	r3, #0
 8009d12:	b2db      	uxtb	r3, r3
 8009d14:	461a      	mov	r2, r3
 8009d16:	79fb      	ldrb	r3, [r7, #7]
 8009d18:	429a      	cmp	r2, r3
 8009d1a:	d0c3      	beq.n	8009ca4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009d1c:	2300      	movs	r3, #0
}
 8009d1e:	4618      	mov	r0, r3
 8009d20:	3710      	adds	r7, #16
 8009d22:	46bd      	mov	sp, r7
 8009d24:	bd80      	pop	{r7, pc}

08009d26 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009d26:	b480      	push	{r7}
 8009d28:	b085      	sub	sp, #20
 8009d2a:	af00      	add	r7, sp, #0
 8009d2c:	60f8      	str	r0, [r7, #12]
 8009d2e:	60b9      	str	r1, [r7, #8]
 8009d30:	4613      	mov	r3, r2
 8009d32:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	68ba      	ldr	r2, [r7, #8]
 8009d38:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	88fa      	ldrh	r2, [r7, #6]
 8009d3e:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	88fa      	ldrh	r2, [r7, #6]
 8009d44:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	2200      	movs	r2, #0
 8009d4a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	2222      	movs	r2, #34	; 0x22
 8009d50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	2200      	movs	r2, #0
 8009d58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	68da      	ldr	r2, [r3, #12]
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009d6a:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	695a      	ldr	r2, [r3, #20]
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	f042 0201 	orr.w	r2, r2, #1
 8009d7a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	68da      	ldr	r2, [r3, #12]
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	f042 0220 	orr.w	r2, r2, #32
 8009d8a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009d8c:	2300      	movs	r3, #0
}
 8009d8e:	4618      	mov	r0, r3
 8009d90:	3714      	adds	r7, #20
 8009d92:	46bd      	mov	sp, r7
 8009d94:	bc80      	pop	{r7}
 8009d96:	4770      	bx	lr

08009d98 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009d98:	b580      	push	{r7, lr}
 8009d9a:	b086      	sub	sp, #24
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	60f8      	str	r0, [r7, #12]
 8009da0:	60b9      	str	r1, [r7, #8]
 8009da2:	4613      	mov	r3, r2
 8009da4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8009da6:	68ba      	ldr	r2, [r7, #8]
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	88fa      	ldrh	r2, [r7, #6]
 8009db0:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	2200      	movs	r2, #0
 8009db6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	2222      	movs	r2, #34	; 0x22
 8009dbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dc4:	4a23      	ldr	r2, [pc, #140]	; (8009e54 <UART_Start_Receive_DMA+0xbc>)
 8009dc6:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dcc:	4a22      	ldr	r2, [pc, #136]	; (8009e58 <UART_Start_Receive_DMA+0xc0>)
 8009dce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dd4:	4a21      	ldr	r2, [pc, #132]	; (8009e5c <UART_Start_Receive_DMA+0xc4>)
 8009dd6:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ddc:	2200      	movs	r2, #0
 8009dde:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8009de0:	f107 0308 	add.w	r3, r7, #8
 8009de4:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	3304      	adds	r3, #4
 8009df0:	4619      	mov	r1, r3
 8009df2:	697b      	ldr	r3, [r7, #20]
 8009df4:	681a      	ldr	r2, [r3, #0]
 8009df6:	88fb      	ldrh	r3, [r7, #6]
 8009df8:	f7fa fee8 	bl	8004bcc <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	613b      	str	r3, [r7, #16]
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	613b      	str	r3, [r7, #16]
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	685b      	ldr	r3, [r3, #4]
 8009e0e:	613b      	str	r3, [r7, #16]
 8009e10:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	2200      	movs	r2, #0
 8009e16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	68da      	ldr	r2, [r3, #12]
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009e28:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	695a      	ldr	r2, [r3, #20]
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	f042 0201 	orr.w	r2, r2, #1
 8009e38:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	695a      	ldr	r2, [r3, #20]
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009e48:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8009e4a:	2300      	movs	r3, #0
}
 8009e4c:	4618      	mov	r0, r3
 8009e4e:	3718      	adds	r7, #24
 8009e50:	46bd      	mov	sp, r7
 8009e52:	bd80      	pop	{r7, pc}
 8009e54:	08009b29 	.word	0x08009b29
 8009e58:	08009bc3 	.word	0x08009bc3
 8009e5c:	08009bfd 	.word	0x08009bfd

08009e60 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009e60:	b480      	push	{r7}
 8009e62:	b083      	sub	sp, #12
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	68da      	ldr	r2, [r3, #12]
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8009e76:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	2220      	movs	r2, #32
 8009e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8009e80:	bf00      	nop
 8009e82:	370c      	adds	r7, #12
 8009e84:	46bd      	mov	sp, r7
 8009e86:	bc80      	pop	{r7}
 8009e88:	4770      	bx	lr

08009e8a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009e8a:	b480      	push	{r7}
 8009e8c:	b083      	sub	sp, #12
 8009e8e:	af00      	add	r7, sp, #0
 8009e90:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	68da      	ldr	r2, [r3, #12]
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009ea0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	695a      	ldr	r2, [r3, #20]
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	f022 0201 	bic.w	r2, r2, #1
 8009eb0:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009eb6:	2b01      	cmp	r3, #1
 8009eb8:	d107      	bne.n	8009eca <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	68da      	ldr	r2, [r3, #12]
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	f022 0210 	bic.w	r2, r2, #16
 8009ec8:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	2220      	movs	r2, #32
 8009ece:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	631a      	str	r2, [r3, #48]	; 0x30
}
 8009ed8:	bf00      	nop
 8009eda:	370c      	adds	r7, #12
 8009edc:	46bd      	mov	sp, r7
 8009ede:	bc80      	pop	{r7}
 8009ee0:	4770      	bx	lr

08009ee2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009ee2:	b580      	push	{r7, lr}
 8009ee4:	b084      	sub	sp, #16
 8009ee6:	af00      	add	r7, sp, #0
 8009ee8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009eee:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	2200      	movs	r2, #0
 8009efa:	84da      	strh	r2, [r3, #38]	; 0x26

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009f00:	68f8      	ldr	r0, [r7, #12]
 8009f02:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f04:	bf00      	nop
 8009f06:	3710      	adds	r7, #16
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	bd80      	pop	{r7, pc}

08009f0c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009f0c:	b480      	push	{r7}
 8009f0e:	b085      	sub	sp, #20
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009f1a:	b2db      	uxtb	r3, r3
 8009f1c:	2b21      	cmp	r3, #33	; 0x21
 8009f1e:	d13e      	bne.n	8009f9e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	689b      	ldr	r3, [r3, #8]
 8009f24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f28:	d114      	bne.n	8009f54 <UART_Transmit_IT+0x48>
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	691b      	ldr	r3, [r3, #16]
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d110      	bne.n	8009f54 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	6a1b      	ldr	r3, [r3, #32]
 8009f36:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	881b      	ldrh	r3, [r3, #0]
 8009f3c:	461a      	mov	r2, r3
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009f46:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	6a1b      	ldr	r3, [r3, #32]
 8009f4c:	1c9a      	adds	r2, r3, #2
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	621a      	str	r2, [r3, #32]
 8009f52:	e008      	b.n	8009f66 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	6a1b      	ldr	r3, [r3, #32]
 8009f58:	1c59      	adds	r1, r3, #1
 8009f5a:	687a      	ldr	r2, [r7, #4]
 8009f5c:	6211      	str	r1, [r2, #32]
 8009f5e:	781a      	ldrb	r2, [r3, #0]
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009f6a:	b29b      	uxth	r3, r3
 8009f6c:	3b01      	subs	r3, #1
 8009f6e:	b29b      	uxth	r3, r3
 8009f70:	687a      	ldr	r2, [r7, #4]
 8009f72:	4619      	mov	r1, r3
 8009f74:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d10f      	bne.n	8009f9a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	68da      	ldr	r2, [r3, #12]
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009f88:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	68da      	ldr	r2, [r3, #12]
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009f98:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	e000      	b.n	8009fa0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009f9e:	2302      	movs	r3, #2
  }
}
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	3714      	adds	r7, #20
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	bc80      	pop	{r7}
 8009fa8:	4770      	bx	lr

08009faa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009faa:	b580      	push	{r7, lr}
 8009fac:	b082      	sub	sp, #8
 8009fae:	af00      	add	r7, sp, #0
 8009fb0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	68da      	ldr	r2, [r3, #12]
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009fc0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	2220      	movs	r2, #32
 8009fc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009fce:	6878      	ldr	r0, [r7, #4]
 8009fd0:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009fd2:	2300      	movs	r3, #0
}
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	3708      	adds	r7, #8
 8009fd8:	46bd      	mov	sp, r7
 8009fda:	bd80      	pop	{r7, pc}

08009fdc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b086      	sub	sp, #24
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009fea:	b2db      	uxtb	r3, r3
 8009fec:	2b22      	cmp	r3, #34	; 0x22
 8009fee:	f040 809b 	bne.w	800a128 <UART_Receive_IT+0x14c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	689b      	ldr	r3, [r3, #8]
 8009ff6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009ffa:	d117      	bne.n	800a02c <UART_Receive_IT+0x50>
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	691b      	ldr	r3, [r3, #16]
 800a000:	2b00      	cmp	r3, #0
 800a002:	d113      	bne.n	800a02c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a004:	2300      	movs	r3, #0
 800a006:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a00c:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	685b      	ldr	r3, [r3, #4]
 800a014:	b29b      	uxth	r3, r3
 800a016:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a01a:	b29a      	uxth	r2, r3
 800a01c:	693b      	ldr	r3, [r7, #16]
 800a01e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a024:	1c9a      	adds	r2, r3, #2
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	629a      	str	r2, [r3, #40]	; 0x28
 800a02a:	e026      	b.n	800a07a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a030:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 800a032:	2300      	movs	r3, #0
 800a034:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	689b      	ldr	r3, [r3, #8]
 800a03a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a03e:	d007      	beq.n	800a050 <UART_Receive_IT+0x74>
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	689b      	ldr	r3, [r3, #8]
 800a044:	2b00      	cmp	r3, #0
 800a046:	d10a      	bne.n	800a05e <UART_Receive_IT+0x82>
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	691b      	ldr	r3, [r3, #16]
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d106      	bne.n	800a05e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	685b      	ldr	r3, [r3, #4]
 800a056:	b2da      	uxtb	r2, r3
 800a058:	697b      	ldr	r3, [r7, #20]
 800a05a:	701a      	strb	r2, [r3, #0]
 800a05c:	e008      	b.n	800a070 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	685b      	ldr	r3, [r3, #4]
 800a064:	b2db      	uxtb	r3, r3
 800a066:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a06a:	b2da      	uxtb	r2, r3
 800a06c:	697b      	ldr	r3, [r7, #20]
 800a06e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a074:	1c5a      	adds	r2, r3, #1
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a07e:	b29b      	uxth	r3, r3
 800a080:	3b01      	subs	r3, #1
 800a082:	b29b      	uxth	r3, r3
 800a084:	687a      	ldr	r2, [r7, #4]
 800a086:	4619      	mov	r1, r3
 800a088:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d14a      	bne.n	800a124 <UART_Receive_IT+0x148>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	68da      	ldr	r2, [r3, #12]
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	f022 0220 	bic.w	r2, r2, #32
 800a09c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	68da      	ldr	r2, [r3, #12]
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a0ac:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	695a      	ldr	r2, [r3, #20]
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	f022 0201 	bic.w	r2, r2, #1
 800a0bc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	2220      	movs	r2, #32
 800a0c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a0ca:	2b01      	cmp	r3, #1
 800a0cc:	d124      	bne.n	800a118 <UART_Receive_IT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	68da      	ldr	r2, [r3, #12]
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	f022 0210 	bic.w	r2, r2, #16
 800a0e2:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	f003 0310 	and.w	r3, r3, #16
 800a0ee:	2b10      	cmp	r3, #16
 800a0f0:	d10a      	bne.n	800a108 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a0f2:	2300      	movs	r3, #0
 800a0f4:	60fb      	str	r3, [r7, #12]
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	60fb      	str	r3, [r7, #12]
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	685b      	ldr	r3, [r3, #4]
 800a104:	60fb      	str	r3, [r7, #12]
 800a106:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a10c:	687a      	ldr	r2, [r7, #4]
 800a10e:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 800a110:	4611      	mov	r1, r2
 800a112:	6878      	ldr	r0, [r7, #4]
 800a114:	4798      	blx	r3
 800a116:	e003      	b.n	800a120 <UART_Receive_IT+0x144>
      else
      {
       /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a11c:	6878      	ldr	r0, [r7, #4]
 800a11e:	4798      	blx	r3
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a120:	2300      	movs	r3, #0
 800a122:	e002      	b.n	800a12a <UART_Receive_IT+0x14e>
    }
    return HAL_OK;
 800a124:	2300      	movs	r3, #0
 800a126:	e000      	b.n	800a12a <UART_Receive_IT+0x14e>
  }
  else
  {
    return HAL_BUSY;
 800a128:	2302      	movs	r3, #2
  }
}
 800a12a:	4618      	mov	r0, r3
 800a12c:	3718      	adds	r7, #24
 800a12e:	46bd      	mov	sp, r7
 800a130:	bd80      	pop	{r7, pc}
	...

0800a134 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a134:	b580      	push	{r7, lr}
 800a136:	b084      	sub	sp, #16
 800a138:	af00      	add	r7, sp, #0
 800a13a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	691b      	ldr	r3, [r3, #16]
 800a142:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	68da      	ldr	r2, [r3, #12]
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	430a      	orrs	r2, r1
 800a150:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	689a      	ldr	r2, [r3, #8]
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	691b      	ldr	r3, [r3, #16]
 800a15a:	431a      	orrs	r2, r3
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	695b      	ldr	r3, [r3, #20]
 800a160:	4313      	orrs	r3, r2
 800a162:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	68db      	ldr	r3, [r3, #12]
 800a16a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800a16e:	f023 030c 	bic.w	r3, r3, #12
 800a172:	687a      	ldr	r2, [r7, #4]
 800a174:	6812      	ldr	r2, [r2, #0]
 800a176:	68b9      	ldr	r1, [r7, #8]
 800a178:	430b      	orrs	r3, r1
 800a17a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	695b      	ldr	r3, [r3, #20]
 800a182:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	699a      	ldr	r2, [r3, #24]
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	430a      	orrs	r2, r1
 800a190:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	4a2c      	ldr	r2, [pc, #176]	; (800a248 <UART_SetConfig+0x114>)
 800a198:	4293      	cmp	r3, r2
 800a19a:	d103      	bne.n	800a1a4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800a19c:	f7fd ff34 	bl	8008008 <HAL_RCC_GetPCLK2Freq>
 800a1a0:	60f8      	str	r0, [r7, #12]
 800a1a2:	e002      	b.n	800a1aa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800a1a4:	f7fd ff1c 	bl	8007fe0 <HAL_RCC_GetPCLK1Freq>
 800a1a8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a1aa:	68fa      	ldr	r2, [r7, #12]
 800a1ac:	4613      	mov	r3, r2
 800a1ae:	009b      	lsls	r3, r3, #2
 800a1b0:	4413      	add	r3, r2
 800a1b2:	009a      	lsls	r2, r3, #2
 800a1b4:	441a      	add	r2, r3
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	685b      	ldr	r3, [r3, #4]
 800a1ba:	009b      	lsls	r3, r3, #2
 800a1bc:	fbb2 f3f3 	udiv	r3, r2, r3
 800a1c0:	4a22      	ldr	r2, [pc, #136]	; (800a24c <UART_SetConfig+0x118>)
 800a1c2:	fba2 2303 	umull	r2, r3, r2, r3
 800a1c6:	095b      	lsrs	r3, r3, #5
 800a1c8:	0119      	lsls	r1, r3, #4
 800a1ca:	68fa      	ldr	r2, [r7, #12]
 800a1cc:	4613      	mov	r3, r2
 800a1ce:	009b      	lsls	r3, r3, #2
 800a1d0:	4413      	add	r3, r2
 800a1d2:	009a      	lsls	r2, r3, #2
 800a1d4:	441a      	add	r2, r3
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	685b      	ldr	r3, [r3, #4]
 800a1da:	009b      	lsls	r3, r3, #2
 800a1dc:	fbb2 f2f3 	udiv	r2, r2, r3
 800a1e0:	4b1a      	ldr	r3, [pc, #104]	; (800a24c <UART_SetConfig+0x118>)
 800a1e2:	fba3 0302 	umull	r0, r3, r3, r2
 800a1e6:	095b      	lsrs	r3, r3, #5
 800a1e8:	2064      	movs	r0, #100	; 0x64
 800a1ea:	fb00 f303 	mul.w	r3, r0, r3
 800a1ee:	1ad3      	subs	r3, r2, r3
 800a1f0:	011b      	lsls	r3, r3, #4
 800a1f2:	3332      	adds	r3, #50	; 0x32
 800a1f4:	4a15      	ldr	r2, [pc, #84]	; (800a24c <UART_SetConfig+0x118>)
 800a1f6:	fba2 2303 	umull	r2, r3, r2, r3
 800a1fa:	095b      	lsrs	r3, r3, #5
 800a1fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a200:	4419      	add	r1, r3
 800a202:	68fa      	ldr	r2, [r7, #12]
 800a204:	4613      	mov	r3, r2
 800a206:	009b      	lsls	r3, r3, #2
 800a208:	4413      	add	r3, r2
 800a20a:	009a      	lsls	r2, r3, #2
 800a20c:	441a      	add	r2, r3
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	685b      	ldr	r3, [r3, #4]
 800a212:	009b      	lsls	r3, r3, #2
 800a214:	fbb2 f2f3 	udiv	r2, r2, r3
 800a218:	4b0c      	ldr	r3, [pc, #48]	; (800a24c <UART_SetConfig+0x118>)
 800a21a:	fba3 0302 	umull	r0, r3, r3, r2
 800a21e:	095b      	lsrs	r3, r3, #5
 800a220:	2064      	movs	r0, #100	; 0x64
 800a222:	fb00 f303 	mul.w	r3, r0, r3
 800a226:	1ad3      	subs	r3, r2, r3
 800a228:	011b      	lsls	r3, r3, #4
 800a22a:	3332      	adds	r3, #50	; 0x32
 800a22c:	4a07      	ldr	r2, [pc, #28]	; (800a24c <UART_SetConfig+0x118>)
 800a22e:	fba2 2303 	umull	r2, r3, r2, r3
 800a232:	095b      	lsrs	r3, r3, #5
 800a234:	f003 020f 	and.w	r2, r3, #15
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	440a      	add	r2, r1
 800a23e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800a240:	bf00      	nop
 800a242:	3710      	adds	r7, #16
 800a244:	46bd      	mov	sp, r7
 800a246:	bd80      	pop	{r7, pc}
 800a248:	40013800 	.word	0x40013800
 800a24c:	51eb851f 	.word	0x51eb851f

0800a250 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800a250:	b480      	push	{r7}
 800a252:	b085      	sub	sp, #20
 800a254:	af00      	add	r7, sp, #0
 800a256:	4603      	mov	r3, r0
 800a258:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800a25a:	2300      	movs	r3, #0
 800a25c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800a25e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a262:	2b84      	cmp	r3, #132	; 0x84
 800a264:	d005      	beq.n	800a272 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800a266:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	4413      	add	r3, r2
 800a26e:	3303      	adds	r3, #3
 800a270:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800a272:	68fb      	ldr	r3, [r7, #12]
}
 800a274:	4618      	mov	r0, r3
 800a276:	3714      	adds	r7, #20
 800a278:	46bd      	mov	sp, r7
 800a27a:	bc80      	pop	{r7}
 800a27c:	4770      	bx	lr

0800a27e <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800a27e:	b480      	push	{r7}
 800a280:	b083      	sub	sp, #12
 800a282:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a284:	f3ef 8305 	mrs	r3, IPSR
 800a288:	607b      	str	r3, [r7, #4]
  return(result);
 800a28a:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	bf14      	ite	ne
 800a290:	2301      	movne	r3, #1
 800a292:	2300      	moveq	r3, #0
 800a294:	b2db      	uxtb	r3, r3
}
 800a296:	4618      	mov	r0, r3
 800a298:	370c      	adds	r7, #12
 800a29a:	46bd      	mov	sp, r7
 800a29c:	bc80      	pop	{r7}
 800a29e:	4770      	bx	lr

0800a2a0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800a2a4:	f001 fb62 	bl	800b96c <vTaskStartScheduler>
  
  return osOK;
 800a2a8:	2300      	movs	r3, #0
}
 800a2aa:	4618      	mov	r0, r3
 800a2ac:	bd80      	pop	{r7, pc}

0800a2ae <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800a2ae:	b580      	push	{r7, lr}
 800a2b0:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800a2b2:	f7ff ffe4 	bl	800a27e <inHandlerMode>
 800a2b6:	4603      	mov	r3, r0
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d003      	beq.n	800a2c4 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800a2bc:	f001 fc74 	bl	800bba8 <xTaskGetTickCountFromISR>
 800a2c0:	4603      	mov	r3, r0
 800a2c2:	e002      	b.n	800a2ca <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800a2c4:	f001 fc62 	bl	800bb8c <xTaskGetTickCount>
 800a2c8:	4603      	mov	r3, r0
  }
}
 800a2ca:	4618      	mov	r0, r3
 800a2cc:	bd80      	pop	{r7, pc}

0800a2ce <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800a2ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a2d0:	b089      	sub	sp, #36	; 0x24
 800a2d2:	af04      	add	r7, sp, #16
 800a2d4:	6078      	str	r0, [r7, #4]
 800a2d6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	695b      	ldr	r3, [r3, #20]
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d020      	beq.n	800a322 <osThreadCreate+0x54>
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	699b      	ldr	r3, [r3, #24]
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d01c      	beq.n	800a322 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	685c      	ldr	r4, [r3, #4]
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681d      	ldr	r5, [r3, #0]
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	691e      	ldr	r6, [r3, #16]
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	f7ff ffa8 	bl	800a250 <makeFreeRtosPriority>
 800a300:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	695b      	ldr	r3, [r3, #20]
 800a306:	687a      	ldr	r2, [r7, #4]
 800a308:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a30a:	9202      	str	r2, [sp, #8]
 800a30c:	9301      	str	r3, [sp, #4]
 800a30e:	9100      	str	r1, [sp, #0]
 800a310:	683b      	ldr	r3, [r7, #0]
 800a312:	4632      	mov	r2, r6
 800a314:	4629      	mov	r1, r5
 800a316:	4620      	mov	r0, r4
 800a318:	f001 f961 	bl	800b5de <xTaskCreateStatic>
 800a31c:	4603      	mov	r3, r0
 800a31e:	60fb      	str	r3, [r7, #12]
 800a320:	e01c      	b.n	800a35c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	685c      	ldr	r4, [r3, #4]
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a32e:	b29e      	uxth	r6, r3
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a336:	4618      	mov	r0, r3
 800a338:	f7ff ff8a 	bl	800a250 <makeFreeRtosPriority>
 800a33c:	4602      	mov	r2, r0
 800a33e:	f107 030c 	add.w	r3, r7, #12
 800a342:	9301      	str	r3, [sp, #4]
 800a344:	9200      	str	r2, [sp, #0]
 800a346:	683b      	ldr	r3, [r7, #0]
 800a348:	4632      	mov	r2, r6
 800a34a:	4629      	mov	r1, r5
 800a34c:	4620      	mov	r0, r4
 800a34e:	f001 f9a2 	bl	800b696 <xTaskCreate>
 800a352:	4603      	mov	r3, r0
 800a354:	2b01      	cmp	r3, #1
 800a356:	d001      	beq.n	800a35c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800a358:	2300      	movs	r3, #0
 800a35a:	e000      	b.n	800a35e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800a35c:	68fb      	ldr	r3, [r7, #12]
}
 800a35e:	4618      	mov	r0, r3
 800a360:	3714      	adds	r7, #20
 800a362:	46bd      	mov	sp, r7
 800a364:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a366 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800a366:	b580      	push	{r7, lr}
 800a368:	b084      	sub	sp, #16
 800a36a:	af00      	add	r7, sp, #0
 800a36c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	2b00      	cmp	r3, #0
 800a376:	d001      	beq.n	800a37c <osDelay+0x16>
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	e000      	b.n	800a37e <osDelay+0x18>
 800a37c:	2301      	movs	r3, #1
 800a37e:	4618      	mov	r0, r3
 800a380:	f001 fac0 	bl	800b904 <vTaskDelay>
  
  return osOK;
 800a384:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800a386:	4618      	mov	r0, r3
 800a388:	3710      	adds	r7, #16
 800a38a:	46bd      	mov	sp, r7
 800a38c:	bd80      	pop	{r7, pc}
	...

0800a390 <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 800a390:	b580      	push	{r7, lr}
 800a392:	b086      	sub	sp, #24
 800a394:	af02      	add	r7, sp, #8
 800a396:	60f8      	str	r0, [r7, #12]
 800a398:	460b      	mov	r3, r1
 800a39a:	607a      	str	r2, [r7, #4]
 800a39c:	72fb      	strb	r3, [r7, #11]
#if (configUSE_TIMERS == 1)

#if( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) 
  if(timer_def->controlblock != NULL) {
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	685b      	ldr	r3, [r3, #4]
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d013      	beq.n	800a3ce <osTimerCreate+0x3e>
    return xTimerCreateStatic((const char *)"",
 800a3a6:	7afb      	ldrb	r3, [r7, #11]
 800a3a8:	2b01      	cmp	r3, #1
 800a3aa:	d101      	bne.n	800a3b0 <osTimerCreate+0x20>
 800a3ac:	2101      	movs	r1, #1
 800a3ae:	e000      	b.n	800a3b2 <osTimerCreate+0x22>
 800a3b0:	2100      	movs	r1, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TaskFunction_t)timer_def->ptimer,
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	681b      	ldr	r3, [r3, #0]
                      (StaticTimer_t *)timer_def->controlblock);
 800a3b6:	68fa      	ldr	r2, [r7, #12]
 800a3b8:	6852      	ldr	r2, [r2, #4]
    return xTimerCreateStatic((const char *)"",
 800a3ba:	9201      	str	r2, [sp, #4]
 800a3bc:	9300      	str	r3, [sp, #0]
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	460a      	mov	r2, r1
 800a3c2:	2101      	movs	r1, #1
 800a3c4:	480b      	ldr	r0, [pc, #44]	; (800a3f4 <osTimerCreate+0x64>)
 800a3c6:	f002 f9f4 	bl	800c7b2 <xTimerCreateStatic>
 800a3ca:	4603      	mov	r3, r0
 800a3cc:	e00e      	b.n	800a3ec <osTimerCreate+0x5c>
  }
  else {
    return xTimerCreate((const char *)"",
 800a3ce:	7afb      	ldrb	r3, [r7, #11]
 800a3d0:	2b01      	cmp	r3, #1
 800a3d2:	d101      	bne.n	800a3d8 <osTimerCreate+0x48>
 800a3d4:	2201      	movs	r2, #1
 800a3d6:	e000      	b.n	800a3da <osTimerCreate+0x4a>
 800a3d8:	2200      	movs	r2, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TaskFunction_t)timer_def->ptimer);
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	681b      	ldr	r3, [r3, #0]
    return xTimerCreate((const char *)"",
 800a3de:	9300      	str	r3, [sp, #0]
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	2101      	movs	r1, #1
 800a3e4:	4803      	ldr	r0, [pc, #12]	; (800a3f4 <osTimerCreate+0x64>)
 800a3e6:	f002 f9c3 	bl	800c770 <xTimerCreate>
 800a3ea:	4603      	mov	r3, r0
#endif

#else 
	return NULL;
#endif
}
 800a3ec:	4618      	mov	r0, r3
 800a3ee:	3710      	adds	r7, #16
 800a3f0:	46bd      	mov	sp, r7
 800a3f2:	bd80      	pop	{r7, pc}
 800a3f4:	08011a6c 	.word	0x08011a6c

0800a3f8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a3f8:	b480      	push	{r7}
 800a3fa:	b083      	sub	sp, #12
 800a3fc:	af00      	add	r7, sp, #0
 800a3fe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	f103 0208 	add.w	r2, r3, #8
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	f04f 32ff 	mov.w	r2, #4294967295
 800a410:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	f103 0208 	add.w	r2, r3, #8
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	f103 0208 	add.w	r2, r3, #8
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	2200      	movs	r2, #0
 800a42a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a42c:	bf00      	nop
 800a42e:	370c      	adds	r7, #12
 800a430:	46bd      	mov	sp, r7
 800a432:	bc80      	pop	{r7}
 800a434:	4770      	bx	lr

0800a436 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a436:	b480      	push	{r7}
 800a438:	b083      	sub	sp, #12
 800a43a:	af00      	add	r7, sp, #0
 800a43c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	2200      	movs	r2, #0
 800a442:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a444:	bf00      	nop
 800a446:	370c      	adds	r7, #12
 800a448:	46bd      	mov	sp, r7
 800a44a:	bc80      	pop	{r7}
 800a44c:	4770      	bx	lr

0800a44e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a44e:	b480      	push	{r7}
 800a450:	b085      	sub	sp, #20
 800a452:	af00      	add	r7, sp, #0
 800a454:	6078      	str	r0, [r7, #4]
 800a456:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	685b      	ldr	r3, [r3, #4]
 800a45c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a45e:	683b      	ldr	r3, [r7, #0]
 800a460:	68fa      	ldr	r2, [r7, #12]
 800a462:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	689a      	ldr	r2, [r3, #8]
 800a468:	683b      	ldr	r3, [r7, #0]
 800a46a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	689b      	ldr	r3, [r3, #8]
 800a470:	683a      	ldr	r2, [r7, #0]
 800a472:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	683a      	ldr	r2, [r7, #0]
 800a478:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800a47a:	683b      	ldr	r3, [r7, #0]
 800a47c:	687a      	ldr	r2, [r7, #4]
 800a47e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	1c5a      	adds	r2, r3, #1
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	601a      	str	r2, [r3, #0]
}
 800a48a:	bf00      	nop
 800a48c:	3714      	adds	r7, #20
 800a48e:	46bd      	mov	sp, r7
 800a490:	bc80      	pop	{r7}
 800a492:	4770      	bx	lr

0800a494 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a494:	b480      	push	{r7}
 800a496:	b085      	sub	sp, #20
 800a498:	af00      	add	r7, sp, #0
 800a49a:	6078      	str	r0, [r7, #4]
 800a49c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a49e:	683b      	ldr	r3, [r7, #0]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a4a4:	68bb      	ldr	r3, [r7, #8]
 800a4a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4aa:	d103      	bne.n	800a4b4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	691b      	ldr	r3, [r3, #16]
 800a4b0:	60fb      	str	r3, [r7, #12]
 800a4b2:	e00c      	b.n	800a4ce <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	3308      	adds	r3, #8
 800a4b8:	60fb      	str	r3, [r7, #12]
 800a4ba:	e002      	b.n	800a4c2 <vListInsert+0x2e>
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	685b      	ldr	r3, [r3, #4]
 800a4c0:	60fb      	str	r3, [r7, #12]
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	685b      	ldr	r3, [r3, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	68ba      	ldr	r2, [r7, #8]
 800a4ca:	429a      	cmp	r2, r3
 800a4cc:	d2f6      	bcs.n	800a4bc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	685a      	ldr	r2, [r3, #4]
 800a4d2:	683b      	ldr	r3, [r7, #0]
 800a4d4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a4d6:	683b      	ldr	r3, [r7, #0]
 800a4d8:	685b      	ldr	r3, [r3, #4]
 800a4da:	683a      	ldr	r2, [r7, #0]
 800a4dc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a4de:	683b      	ldr	r3, [r7, #0]
 800a4e0:	68fa      	ldr	r2, [r7, #12]
 800a4e2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	683a      	ldr	r2, [r7, #0]
 800a4e8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800a4ea:	683b      	ldr	r3, [r7, #0]
 800a4ec:	687a      	ldr	r2, [r7, #4]
 800a4ee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	1c5a      	adds	r2, r3, #1
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	601a      	str	r2, [r3, #0]
}
 800a4fa:	bf00      	nop
 800a4fc:	3714      	adds	r7, #20
 800a4fe:	46bd      	mov	sp, r7
 800a500:	bc80      	pop	{r7}
 800a502:	4770      	bx	lr

0800a504 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a504:	b480      	push	{r7}
 800a506:	b085      	sub	sp, #20
 800a508:	af00      	add	r7, sp, #0
 800a50a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	691b      	ldr	r3, [r3, #16]
 800a510:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	685b      	ldr	r3, [r3, #4]
 800a516:	687a      	ldr	r2, [r7, #4]
 800a518:	6892      	ldr	r2, [r2, #8]
 800a51a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	689b      	ldr	r3, [r3, #8]
 800a520:	687a      	ldr	r2, [r7, #4]
 800a522:	6852      	ldr	r2, [r2, #4]
 800a524:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	685b      	ldr	r3, [r3, #4]
 800a52a:	687a      	ldr	r2, [r7, #4]
 800a52c:	429a      	cmp	r2, r3
 800a52e:	d103      	bne.n	800a538 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	689a      	ldr	r2, [r3, #8]
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	2200      	movs	r2, #0
 800a53c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	1e5a      	subs	r2, r3, #1
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	681b      	ldr	r3, [r3, #0]
}
 800a54c:	4618      	mov	r0, r3
 800a54e:	3714      	adds	r7, #20
 800a550:	46bd      	mov	sp, r7
 800a552:	bc80      	pop	{r7}
 800a554:	4770      	bx	lr
	...

0800a558 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a558:	b580      	push	{r7, lr}
 800a55a:	b084      	sub	sp, #16
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	6078      	str	r0, [r7, #4]
 800a560:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d10a      	bne.n	800a582 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a56c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a570:	f383 8811 	msr	BASEPRI, r3
 800a574:	f3bf 8f6f 	isb	sy
 800a578:	f3bf 8f4f 	dsb	sy
 800a57c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a57e:	bf00      	nop
 800a580:	e7fe      	b.n	800a580 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a582:	f002 fd23 	bl	800cfcc <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	681a      	ldr	r2, [r3, #0]
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a58e:	68f9      	ldr	r1, [r7, #12]
 800a590:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a592:	fb01 f303 	mul.w	r3, r1, r3
 800a596:	441a      	add	r2, r3
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	2200      	movs	r2, #0
 800a5a0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	681a      	ldr	r2, [r3, #0]
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	681a      	ldr	r2, [r3, #0]
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5b2:	3b01      	subs	r3, #1
 800a5b4:	68f9      	ldr	r1, [r7, #12]
 800a5b6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a5b8:	fb01 f303 	mul.w	r3, r1, r3
 800a5bc:	441a      	add	r2, r3
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	22ff      	movs	r2, #255	; 0xff
 800a5c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	22ff      	movs	r2, #255	; 0xff
 800a5ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800a5d2:	683b      	ldr	r3, [r7, #0]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d114      	bne.n	800a602 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	691b      	ldr	r3, [r3, #16]
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d01a      	beq.n	800a616 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	3310      	adds	r3, #16
 800a5e4:	4618      	mov	r0, r3
 800a5e6:	f001 fc59 	bl	800be9c <xTaskRemoveFromEventList>
 800a5ea:	4603      	mov	r3, r0
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d012      	beq.n	800a616 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a5f0:	4b0c      	ldr	r3, [pc, #48]	; (800a624 <xQueueGenericReset+0xcc>)
 800a5f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a5f6:	601a      	str	r2, [r3, #0]
 800a5f8:	f3bf 8f4f 	dsb	sy
 800a5fc:	f3bf 8f6f 	isb	sy
 800a600:	e009      	b.n	800a616 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	3310      	adds	r3, #16
 800a606:	4618      	mov	r0, r3
 800a608:	f7ff fef6 	bl	800a3f8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	3324      	adds	r3, #36	; 0x24
 800a610:	4618      	mov	r0, r3
 800a612:	f7ff fef1 	bl	800a3f8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a616:	f002 fd09 	bl	800d02c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a61a:	2301      	movs	r3, #1
}
 800a61c:	4618      	mov	r0, r3
 800a61e:	3710      	adds	r7, #16
 800a620:	46bd      	mov	sp, r7
 800a622:	bd80      	pop	{r7, pc}
 800a624:	e000ed04 	.word	0xe000ed04

0800a628 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a628:	b580      	push	{r7, lr}
 800a62a:	b08e      	sub	sp, #56	; 0x38
 800a62c:	af02      	add	r7, sp, #8
 800a62e:	60f8      	str	r0, [r7, #12]
 800a630:	60b9      	str	r1, [r7, #8]
 800a632:	607a      	str	r2, [r7, #4]
 800a634:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d10a      	bne.n	800a652 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800a63c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a640:	f383 8811 	msr	BASEPRI, r3
 800a644:	f3bf 8f6f 	isb	sy
 800a648:	f3bf 8f4f 	dsb	sy
 800a64c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a64e:	bf00      	nop
 800a650:	e7fe      	b.n	800a650 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a652:	683b      	ldr	r3, [r7, #0]
 800a654:	2b00      	cmp	r3, #0
 800a656:	d10a      	bne.n	800a66e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800a658:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a65c:	f383 8811 	msr	BASEPRI, r3
 800a660:	f3bf 8f6f 	isb	sy
 800a664:	f3bf 8f4f 	dsb	sy
 800a668:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a66a:	bf00      	nop
 800a66c:	e7fe      	b.n	800a66c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	2b00      	cmp	r3, #0
 800a672:	d002      	beq.n	800a67a <xQueueGenericCreateStatic+0x52>
 800a674:	68bb      	ldr	r3, [r7, #8]
 800a676:	2b00      	cmp	r3, #0
 800a678:	d001      	beq.n	800a67e <xQueueGenericCreateStatic+0x56>
 800a67a:	2301      	movs	r3, #1
 800a67c:	e000      	b.n	800a680 <xQueueGenericCreateStatic+0x58>
 800a67e:	2300      	movs	r3, #0
 800a680:	2b00      	cmp	r3, #0
 800a682:	d10a      	bne.n	800a69a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800a684:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a688:	f383 8811 	msr	BASEPRI, r3
 800a68c:	f3bf 8f6f 	isb	sy
 800a690:	f3bf 8f4f 	dsb	sy
 800a694:	623b      	str	r3, [r7, #32]
}
 800a696:	bf00      	nop
 800a698:	e7fe      	b.n	800a698 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d102      	bne.n	800a6a6 <xQueueGenericCreateStatic+0x7e>
 800a6a0:	68bb      	ldr	r3, [r7, #8]
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d101      	bne.n	800a6aa <xQueueGenericCreateStatic+0x82>
 800a6a6:	2301      	movs	r3, #1
 800a6a8:	e000      	b.n	800a6ac <xQueueGenericCreateStatic+0x84>
 800a6aa:	2300      	movs	r3, #0
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d10a      	bne.n	800a6c6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800a6b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6b4:	f383 8811 	msr	BASEPRI, r3
 800a6b8:	f3bf 8f6f 	isb	sy
 800a6bc:	f3bf 8f4f 	dsb	sy
 800a6c0:	61fb      	str	r3, [r7, #28]
}
 800a6c2:	bf00      	nop
 800a6c4:	e7fe      	b.n	800a6c4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a6c6:	2348      	movs	r3, #72	; 0x48
 800a6c8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a6ca:	697b      	ldr	r3, [r7, #20]
 800a6cc:	2b48      	cmp	r3, #72	; 0x48
 800a6ce:	d00a      	beq.n	800a6e6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800a6d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6d4:	f383 8811 	msr	BASEPRI, r3
 800a6d8:	f3bf 8f6f 	isb	sy
 800a6dc:	f3bf 8f4f 	dsb	sy
 800a6e0:	61bb      	str	r3, [r7, #24]
}
 800a6e2:	bf00      	nop
 800a6e4:	e7fe      	b.n	800a6e4 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a6e6:	683b      	ldr	r3, [r7, #0]
 800a6e8:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800a6ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d00d      	beq.n	800a70c <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a6f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6f2:	2201      	movs	r2, #1
 800a6f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a6f8:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a6fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6fe:	9300      	str	r3, [sp, #0]
 800a700:	4613      	mov	r3, r2
 800a702:	687a      	ldr	r2, [r7, #4]
 800a704:	68b9      	ldr	r1, [r7, #8]
 800a706:	68f8      	ldr	r0, [r7, #12]
 800a708:	f000 f805 	bl	800a716 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800a70c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800a70e:	4618      	mov	r0, r3
 800a710:	3730      	adds	r7, #48	; 0x30
 800a712:	46bd      	mov	sp, r7
 800a714:	bd80      	pop	{r7, pc}

0800a716 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a716:	b580      	push	{r7, lr}
 800a718:	b084      	sub	sp, #16
 800a71a:	af00      	add	r7, sp, #0
 800a71c:	60f8      	str	r0, [r7, #12]
 800a71e:	60b9      	str	r1, [r7, #8]
 800a720:	607a      	str	r2, [r7, #4]
 800a722:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a724:	68bb      	ldr	r3, [r7, #8]
 800a726:	2b00      	cmp	r3, #0
 800a728:	d103      	bne.n	800a732 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a72a:	69bb      	ldr	r3, [r7, #24]
 800a72c:	69ba      	ldr	r2, [r7, #24]
 800a72e:	601a      	str	r2, [r3, #0]
 800a730:	e002      	b.n	800a738 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a732:	69bb      	ldr	r3, [r7, #24]
 800a734:	687a      	ldr	r2, [r7, #4]
 800a736:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a738:	69bb      	ldr	r3, [r7, #24]
 800a73a:	68fa      	ldr	r2, [r7, #12]
 800a73c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a73e:	69bb      	ldr	r3, [r7, #24]
 800a740:	68ba      	ldr	r2, [r7, #8]
 800a742:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a744:	2101      	movs	r1, #1
 800a746:	69b8      	ldr	r0, [r7, #24]
 800a748:	f7ff ff06 	bl	800a558 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a74c:	bf00      	nop
 800a74e:	3710      	adds	r7, #16
 800a750:	46bd      	mov	sp, r7
 800a752:	bd80      	pop	{r7, pc}

0800a754 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a754:	b580      	push	{r7, lr}
 800a756:	b08e      	sub	sp, #56	; 0x38
 800a758:	af00      	add	r7, sp, #0
 800a75a:	60f8      	str	r0, [r7, #12]
 800a75c:	60b9      	str	r1, [r7, #8]
 800a75e:	607a      	str	r2, [r7, #4]
 800a760:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a762:	2300      	movs	r3, #0
 800a764:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a76a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d10a      	bne.n	800a786 <xQueueGenericSend+0x32>
	__asm volatile
 800a770:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a774:	f383 8811 	msr	BASEPRI, r3
 800a778:	f3bf 8f6f 	isb	sy
 800a77c:	f3bf 8f4f 	dsb	sy
 800a780:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a782:	bf00      	nop
 800a784:	e7fe      	b.n	800a784 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a786:	68bb      	ldr	r3, [r7, #8]
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d103      	bne.n	800a794 <xQueueGenericSend+0x40>
 800a78c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a78e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a790:	2b00      	cmp	r3, #0
 800a792:	d101      	bne.n	800a798 <xQueueGenericSend+0x44>
 800a794:	2301      	movs	r3, #1
 800a796:	e000      	b.n	800a79a <xQueueGenericSend+0x46>
 800a798:	2300      	movs	r3, #0
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d10a      	bne.n	800a7b4 <xQueueGenericSend+0x60>
	__asm volatile
 800a79e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7a2:	f383 8811 	msr	BASEPRI, r3
 800a7a6:	f3bf 8f6f 	isb	sy
 800a7aa:	f3bf 8f4f 	dsb	sy
 800a7ae:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a7b0:	bf00      	nop
 800a7b2:	e7fe      	b.n	800a7b2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a7b4:	683b      	ldr	r3, [r7, #0]
 800a7b6:	2b02      	cmp	r3, #2
 800a7b8:	d103      	bne.n	800a7c2 <xQueueGenericSend+0x6e>
 800a7ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a7be:	2b01      	cmp	r3, #1
 800a7c0:	d101      	bne.n	800a7c6 <xQueueGenericSend+0x72>
 800a7c2:	2301      	movs	r3, #1
 800a7c4:	e000      	b.n	800a7c8 <xQueueGenericSend+0x74>
 800a7c6:	2300      	movs	r3, #0
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d10a      	bne.n	800a7e2 <xQueueGenericSend+0x8e>
	__asm volatile
 800a7cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7d0:	f383 8811 	msr	BASEPRI, r3
 800a7d4:	f3bf 8f6f 	isb	sy
 800a7d8:	f3bf 8f4f 	dsb	sy
 800a7dc:	623b      	str	r3, [r7, #32]
}
 800a7de:	bf00      	nop
 800a7e0:	e7fe      	b.n	800a7e0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a7e2:	f001 fd4f 	bl	800c284 <xTaskGetSchedulerState>
 800a7e6:	4603      	mov	r3, r0
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d102      	bne.n	800a7f2 <xQueueGenericSend+0x9e>
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d101      	bne.n	800a7f6 <xQueueGenericSend+0xa2>
 800a7f2:	2301      	movs	r3, #1
 800a7f4:	e000      	b.n	800a7f8 <xQueueGenericSend+0xa4>
 800a7f6:	2300      	movs	r3, #0
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d10a      	bne.n	800a812 <xQueueGenericSend+0xbe>
	__asm volatile
 800a7fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a800:	f383 8811 	msr	BASEPRI, r3
 800a804:	f3bf 8f6f 	isb	sy
 800a808:	f3bf 8f4f 	dsb	sy
 800a80c:	61fb      	str	r3, [r7, #28]
}
 800a80e:	bf00      	nop
 800a810:	e7fe      	b.n	800a810 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a812:	f002 fbdb 	bl	800cfcc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a816:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a818:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a81a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a81c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a81e:	429a      	cmp	r2, r3
 800a820:	d302      	bcc.n	800a828 <xQueueGenericSend+0xd4>
 800a822:	683b      	ldr	r3, [r7, #0]
 800a824:	2b02      	cmp	r3, #2
 800a826:	d129      	bne.n	800a87c <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a828:	683a      	ldr	r2, [r7, #0]
 800a82a:	68b9      	ldr	r1, [r7, #8]
 800a82c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a82e:	f000 fa07 	bl	800ac40 <prvCopyDataToQueue>
 800a832:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a834:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d010      	beq.n	800a85e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a83c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a83e:	3324      	adds	r3, #36	; 0x24
 800a840:	4618      	mov	r0, r3
 800a842:	f001 fb2b 	bl	800be9c <xTaskRemoveFromEventList>
 800a846:	4603      	mov	r3, r0
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d013      	beq.n	800a874 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a84c:	4b3f      	ldr	r3, [pc, #252]	; (800a94c <xQueueGenericSend+0x1f8>)
 800a84e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a852:	601a      	str	r2, [r3, #0]
 800a854:	f3bf 8f4f 	dsb	sy
 800a858:	f3bf 8f6f 	isb	sy
 800a85c:	e00a      	b.n	800a874 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a85e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a860:	2b00      	cmp	r3, #0
 800a862:	d007      	beq.n	800a874 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a864:	4b39      	ldr	r3, [pc, #228]	; (800a94c <xQueueGenericSend+0x1f8>)
 800a866:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a86a:	601a      	str	r2, [r3, #0]
 800a86c:	f3bf 8f4f 	dsb	sy
 800a870:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a874:	f002 fbda 	bl	800d02c <vPortExitCritical>
				return pdPASS;
 800a878:	2301      	movs	r3, #1
 800a87a:	e063      	b.n	800a944 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d103      	bne.n	800a88a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a882:	f002 fbd3 	bl	800d02c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a886:	2300      	movs	r3, #0
 800a888:	e05c      	b.n	800a944 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a88a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d106      	bne.n	800a89e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a890:	f107 0314 	add.w	r3, r7, #20
 800a894:	4618      	mov	r0, r3
 800a896:	f001 fb89 	bl	800bfac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a89a:	2301      	movs	r3, #1
 800a89c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a89e:	f002 fbc5 	bl	800d02c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a8a2:	f001 f8c9 	bl	800ba38 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a8a6:	f002 fb91 	bl	800cfcc <vPortEnterCritical>
 800a8aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8ac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a8b0:	b25b      	sxtb	r3, r3
 800a8b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8b6:	d103      	bne.n	800a8c0 <xQueueGenericSend+0x16c>
 800a8b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8ba:	2200      	movs	r2, #0
 800a8bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a8c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8c2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a8c6:	b25b      	sxtb	r3, r3
 800a8c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8cc:	d103      	bne.n	800a8d6 <xQueueGenericSend+0x182>
 800a8ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8d0:	2200      	movs	r2, #0
 800a8d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a8d6:	f002 fba9 	bl	800d02c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a8da:	1d3a      	adds	r2, r7, #4
 800a8dc:	f107 0314 	add.w	r3, r7, #20
 800a8e0:	4611      	mov	r1, r2
 800a8e2:	4618      	mov	r0, r3
 800a8e4:	f001 fb78 	bl	800bfd8 <xTaskCheckForTimeOut>
 800a8e8:	4603      	mov	r3, r0
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d124      	bne.n	800a938 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a8ee:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a8f0:	f000 fa9e 	bl	800ae30 <prvIsQueueFull>
 800a8f4:	4603      	mov	r3, r0
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d018      	beq.n	800a92c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a8fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8fc:	3310      	adds	r3, #16
 800a8fe:	687a      	ldr	r2, [r7, #4]
 800a900:	4611      	mov	r1, r2
 800a902:	4618      	mov	r0, r3
 800a904:	f001 fa7a 	bl	800bdfc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a908:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a90a:	f000 fa29 	bl	800ad60 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a90e:	f001 f8a1 	bl	800ba54 <xTaskResumeAll>
 800a912:	4603      	mov	r3, r0
 800a914:	2b00      	cmp	r3, #0
 800a916:	f47f af7c 	bne.w	800a812 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800a91a:	4b0c      	ldr	r3, [pc, #48]	; (800a94c <xQueueGenericSend+0x1f8>)
 800a91c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a920:	601a      	str	r2, [r3, #0]
 800a922:	f3bf 8f4f 	dsb	sy
 800a926:	f3bf 8f6f 	isb	sy
 800a92a:	e772      	b.n	800a812 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a92c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a92e:	f000 fa17 	bl	800ad60 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a932:	f001 f88f 	bl	800ba54 <xTaskResumeAll>
 800a936:	e76c      	b.n	800a812 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a938:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a93a:	f000 fa11 	bl	800ad60 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a93e:	f001 f889 	bl	800ba54 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a942:	2300      	movs	r3, #0
		}
	}
}
 800a944:	4618      	mov	r0, r3
 800a946:	3738      	adds	r7, #56	; 0x38
 800a948:	46bd      	mov	sp, r7
 800a94a:	bd80      	pop	{r7, pc}
 800a94c:	e000ed04 	.word	0xe000ed04

0800a950 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a950:	b580      	push	{r7, lr}
 800a952:	b08e      	sub	sp, #56	; 0x38
 800a954:	af00      	add	r7, sp, #0
 800a956:	60f8      	str	r0, [r7, #12]
 800a958:	60b9      	str	r1, [r7, #8]
 800a95a:	607a      	str	r2, [r7, #4]
 800a95c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a964:	2b00      	cmp	r3, #0
 800a966:	d10a      	bne.n	800a97e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800a968:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a96c:	f383 8811 	msr	BASEPRI, r3
 800a970:	f3bf 8f6f 	isb	sy
 800a974:	f3bf 8f4f 	dsb	sy
 800a978:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a97a:	bf00      	nop
 800a97c:	e7fe      	b.n	800a97c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a97e:	68bb      	ldr	r3, [r7, #8]
 800a980:	2b00      	cmp	r3, #0
 800a982:	d103      	bne.n	800a98c <xQueueGenericSendFromISR+0x3c>
 800a984:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a986:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d101      	bne.n	800a990 <xQueueGenericSendFromISR+0x40>
 800a98c:	2301      	movs	r3, #1
 800a98e:	e000      	b.n	800a992 <xQueueGenericSendFromISR+0x42>
 800a990:	2300      	movs	r3, #0
 800a992:	2b00      	cmp	r3, #0
 800a994:	d10a      	bne.n	800a9ac <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800a996:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a99a:	f383 8811 	msr	BASEPRI, r3
 800a99e:	f3bf 8f6f 	isb	sy
 800a9a2:	f3bf 8f4f 	dsb	sy
 800a9a6:	623b      	str	r3, [r7, #32]
}
 800a9a8:	bf00      	nop
 800a9aa:	e7fe      	b.n	800a9aa <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a9ac:	683b      	ldr	r3, [r7, #0]
 800a9ae:	2b02      	cmp	r3, #2
 800a9b0:	d103      	bne.n	800a9ba <xQueueGenericSendFromISR+0x6a>
 800a9b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a9b6:	2b01      	cmp	r3, #1
 800a9b8:	d101      	bne.n	800a9be <xQueueGenericSendFromISR+0x6e>
 800a9ba:	2301      	movs	r3, #1
 800a9bc:	e000      	b.n	800a9c0 <xQueueGenericSendFromISR+0x70>
 800a9be:	2300      	movs	r3, #0
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d10a      	bne.n	800a9da <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800a9c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9c8:	f383 8811 	msr	BASEPRI, r3
 800a9cc:	f3bf 8f6f 	isb	sy
 800a9d0:	f3bf 8f4f 	dsb	sy
 800a9d4:	61fb      	str	r3, [r7, #28]
}
 800a9d6:	bf00      	nop
 800a9d8:	e7fe      	b.n	800a9d8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a9da:	f002 fbb9 	bl	800d150 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a9de:	f3ef 8211 	mrs	r2, BASEPRI
 800a9e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9e6:	f383 8811 	msr	BASEPRI, r3
 800a9ea:	f3bf 8f6f 	isb	sy
 800a9ee:	f3bf 8f4f 	dsb	sy
 800a9f2:	61ba      	str	r2, [r7, #24]
 800a9f4:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a9f6:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a9f8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a9fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a9fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa02:	429a      	cmp	r2, r3
 800aa04:	d302      	bcc.n	800aa0c <xQueueGenericSendFromISR+0xbc>
 800aa06:	683b      	ldr	r3, [r7, #0]
 800aa08:	2b02      	cmp	r3, #2
 800aa0a:	d12c      	bne.n	800aa66 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800aa0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa0e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800aa12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800aa16:	683a      	ldr	r2, [r7, #0]
 800aa18:	68b9      	ldr	r1, [r7, #8]
 800aa1a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aa1c:	f000 f910 	bl	800ac40 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800aa20:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800aa24:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa28:	d112      	bne.n	800aa50 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800aa2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d016      	beq.n	800aa60 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800aa32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa34:	3324      	adds	r3, #36	; 0x24
 800aa36:	4618      	mov	r0, r3
 800aa38:	f001 fa30 	bl	800be9c <xTaskRemoveFromEventList>
 800aa3c:	4603      	mov	r3, r0
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d00e      	beq.n	800aa60 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d00b      	beq.n	800aa60 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	2201      	movs	r2, #1
 800aa4c:	601a      	str	r2, [r3, #0]
 800aa4e:	e007      	b.n	800aa60 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800aa50:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800aa54:	3301      	adds	r3, #1
 800aa56:	b2db      	uxtb	r3, r3
 800aa58:	b25a      	sxtb	r2, r3
 800aa5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800aa60:	2301      	movs	r3, #1
 800aa62:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800aa64:	e001      	b.n	800aa6a <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800aa66:	2300      	movs	r3, #0
 800aa68:	637b      	str	r3, [r7, #52]	; 0x34
 800aa6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa6c:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800aa6e:	693b      	ldr	r3, [r7, #16]
 800aa70:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800aa74:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800aa76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800aa78:	4618      	mov	r0, r3
 800aa7a:	3738      	adds	r7, #56	; 0x38
 800aa7c:	46bd      	mov	sp, r7
 800aa7e:	bd80      	pop	{r7, pc}

0800aa80 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800aa80:	b580      	push	{r7, lr}
 800aa82:	b08c      	sub	sp, #48	; 0x30
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	60f8      	str	r0, [r7, #12]
 800aa88:	60b9      	str	r1, [r7, #8]
 800aa8a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800aa8c:	2300      	movs	r3, #0
 800aa8e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800aa94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d10a      	bne.n	800aab0 <xQueueReceive+0x30>
	__asm volatile
 800aa9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa9e:	f383 8811 	msr	BASEPRI, r3
 800aaa2:	f3bf 8f6f 	isb	sy
 800aaa6:	f3bf 8f4f 	dsb	sy
 800aaaa:	623b      	str	r3, [r7, #32]
}
 800aaac:	bf00      	nop
 800aaae:	e7fe      	b.n	800aaae <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aab0:	68bb      	ldr	r3, [r7, #8]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d103      	bne.n	800aabe <xQueueReceive+0x3e>
 800aab6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d101      	bne.n	800aac2 <xQueueReceive+0x42>
 800aabe:	2301      	movs	r3, #1
 800aac0:	e000      	b.n	800aac4 <xQueueReceive+0x44>
 800aac2:	2300      	movs	r3, #0
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d10a      	bne.n	800aade <xQueueReceive+0x5e>
	__asm volatile
 800aac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aacc:	f383 8811 	msr	BASEPRI, r3
 800aad0:	f3bf 8f6f 	isb	sy
 800aad4:	f3bf 8f4f 	dsb	sy
 800aad8:	61fb      	str	r3, [r7, #28]
}
 800aada:	bf00      	nop
 800aadc:	e7fe      	b.n	800aadc <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800aade:	f001 fbd1 	bl	800c284 <xTaskGetSchedulerState>
 800aae2:	4603      	mov	r3, r0
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d102      	bne.n	800aaee <xQueueReceive+0x6e>
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d101      	bne.n	800aaf2 <xQueueReceive+0x72>
 800aaee:	2301      	movs	r3, #1
 800aaf0:	e000      	b.n	800aaf4 <xQueueReceive+0x74>
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d10a      	bne.n	800ab0e <xQueueReceive+0x8e>
	__asm volatile
 800aaf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aafc:	f383 8811 	msr	BASEPRI, r3
 800ab00:	f3bf 8f6f 	isb	sy
 800ab04:	f3bf 8f4f 	dsb	sy
 800ab08:	61bb      	str	r3, [r7, #24]
}
 800ab0a:	bf00      	nop
 800ab0c:	e7fe      	b.n	800ab0c <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800ab0e:	f002 fa5d 	bl	800cfcc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ab12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab16:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ab18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d01f      	beq.n	800ab5e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ab1e:	68b9      	ldr	r1, [r7, #8]
 800ab20:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ab22:	f000 f8f7 	bl	800ad14 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ab26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab28:	1e5a      	subs	r2, r3, #1
 800ab2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab2c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ab2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab30:	691b      	ldr	r3, [r3, #16]
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d00f      	beq.n	800ab56 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ab36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab38:	3310      	adds	r3, #16
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	f001 f9ae 	bl	800be9c <xTaskRemoveFromEventList>
 800ab40:	4603      	mov	r3, r0
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d007      	beq.n	800ab56 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ab46:	4b3d      	ldr	r3, [pc, #244]	; (800ac3c <xQueueReceive+0x1bc>)
 800ab48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab4c:	601a      	str	r2, [r3, #0]
 800ab4e:	f3bf 8f4f 	dsb	sy
 800ab52:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ab56:	f002 fa69 	bl	800d02c <vPortExitCritical>
				return pdPASS;
 800ab5a:	2301      	movs	r3, #1
 800ab5c:	e069      	b.n	800ac32 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d103      	bne.n	800ab6c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ab64:	f002 fa62 	bl	800d02c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ab68:	2300      	movs	r3, #0
 800ab6a:	e062      	b.n	800ac32 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ab6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d106      	bne.n	800ab80 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ab72:	f107 0310 	add.w	r3, r7, #16
 800ab76:	4618      	mov	r0, r3
 800ab78:	f001 fa18 	bl	800bfac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ab7c:	2301      	movs	r3, #1
 800ab7e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ab80:	f002 fa54 	bl	800d02c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ab84:	f000 ff58 	bl	800ba38 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ab88:	f002 fa20 	bl	800cfcc <vPortEnterCritical>
 800ab8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab8e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ab92:	b25b      	sxtb	r3, r3
 800ab94:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab98:	d103      	bne.n	800aba2 <xQueueReceive+0x122>
 800ab9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab9c:	2200      	movs	r2, #0
 800ab9e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800aba2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aba4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800aba8:	b25b      	sxtb	r3, r3
 800abaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abae:	d103      	bne.n	800abb8 <xQueueReceive+0x138>
 800abb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abb2:	2200      	movs	r2, #0
 800abb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800abb8:	f002 fa38 	bl	800d02c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800abbc:	1d3a      	adds	r2, r7, #4
 800abbe:	f107 0310 	add.w	r3, r7, #16
 800abc2:	4611      	mov	r1, r2
 800abc4:	4618      	mov	r0, r3
 800abc6:	f001 fa07 	bl	800bfd8 <xTaskCheckForTimeOut>
 800abca:	4603      	mov	r3, r0
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d123      	bne.n	800ac18 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800abd0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800abd2:	f000 f917 	bl	800ae04 <prvIsQueueEmpty>
 800abd6:	4603      	mov	r3, r0
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d017      	beq.n	800ac0c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800abdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abde:	3324      	adds	r3, #36	; 0x24
 800abe0:	687a      	ldr	r2, [r7, #4]
 800abe2:	4611      	mov	r1, r2
 800abe4:	4618      	mov	r0, r3
 800abe6:	f001 f909 	bl	800bdfc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800abea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800abec:	f000 f8b8 	bl	800ad60 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800abf0:	f000 ff30 	bl	800ba54 <xTaskResumeAll>
 800abf4:	4603      	mov	r3, r0
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d189      	bne.n	800ab0e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800abfa:	4b10      	ldr	r3, [pc, #64]	; (800ac3c <xQueueReceive+0x1bc>)
 800abfc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ac00:	601a      	str	r2, [r3, #0]
 800ac02:	f3bf 8f4f 	dsb	sy
 800ac06:	f3bf 8f6f 	isb	sy
 800ac0a:	e780      	b.n	800ab0e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800ac0c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ac0e:	f000 f8a7 	bl	800ad60 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ac12:	f000 ff1f 	bl	800ba54 <xTaskResumeAll>
 800ac16:	e77a      	b.n	800ab0e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ac18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ac1a:	f000 f8a1 	bl	800ad60 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ac1e:	f000 ff19 	bl	800ba54 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ac22:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ac24:	f000 f8ee 	bl	800ae04 <prvIsQueueEmpty>
 800ac28:	4603      	mov	r3, r0
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	f43f af6f 	beq.w	800ab0e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ac30:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800ac32:	4618      	mov	r0, r3
 800ac34:	3730      	adds	r7, #48	; 0x30
 800ac36:	46bd      	mov	sp, r7
 800ac38:	bd80      	pop	{r7, pc}
 800ac3a:	bf00      	nop
 800ac3c:	e000ed04 	.word	0xe000ed04

0800ac40 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ac40:	b580      	push	{r7, lr}
 800ac42:	b086      	sub	sp, #24
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	60f8      	str	r0, [r7, #12]
 800ac48:	60b9      	str	r1, [r7, #8]
 800ac4a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ac4c:	2300      	movs	r3, #0
 800ac4e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac54:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d10d      	bne.n	800ac7a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d14d      	bne.n	800ad02 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	685b      	ldr	r3, [r3, #4]
 800ac6a:	4618      	mov	r0, r3
 800ac6c:	f001 fb28 	bl	800c2c0 <xTaskPriorityDisinherit>
 800ac70:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	2200      	movs	r2, #0
 800ac76:	605a      	str	r2, [r3, #4]
 800ac78:	e043      	b.n	800ad02 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d119      	bne.n	800acb4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	6898      	ldr	r0, [r3, #8]
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac88:	461a      	mov	r2, r3
 800ac8a:	68b9      	ldr	r1, [r7, #8]
 800ac8c:	f002 fcd0 	bl	800d630 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	689a      	ldr	r2, [r3, #8]
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac98:	441a      	add	r2, r3
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	689a      	ldr	r2, [r3, #8]
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	685b      	ldr	r3, [r3, #4]
 800aca6:	429a      	cmp	r2, r3
 800aca8:	d32b      	bcc.n	800ad02 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	681a      	ldr	r2, [r3, #0]
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	609a      	str	r2, [r3, #8]
 800acb2:	e026      	b.n	800ad02 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	68d8      	ldr	r0, [r3, #12]
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acbc:	461a      	mov	r2, r3
 800acbe:	68b9      	ldr	r1, [r7, #8]
 800acc0:	f002 fcb6 	bl	800d630 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	68da      	ldr	r2, [r3, #12]
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800accc:	425b      	negs	r3, r3
 800acce:	441a      	add	r2, r3
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	68da      	ldr	r2, [r3, #12]
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	429a      	cmp	r2, r3
 800acde:	d207      	bcs.n	800acf0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	685a      	ldr	r2, [r3, #4]
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ace8:	425b      	negs	r3, r3
 800acea:	441a      	add	r2, r3
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	2b02      	cmp	r3, #2
 800acf4:	d105      	bne.n	800ad02 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800acf6:	693b      	ldr	r3, [r7, #16]
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d002      	beq.n	800ad02 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800acfc:	693b      	ldr	r3, [r7, #16]
 800acfe:	3b01      	subs	r3, #1
 800ad00:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ad02:	693b      	ldr	r3, [r7, #16]
 800ad04:	1c5a      	adds	r2, r3, #1
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800ad0a:	697b      	ldr	r3, [r7, #20]
}
 800ad0c:	4618      	mov	r0, r3
 800ad0e:	3718      	adds	r7, #24
 800ad10:	46bd      	mov	sp, r7
 800ad12:	bd80      	pop	{r7, pc}

0800ad14 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800ad14:	b580      	push	{r7, lr}
 800ad16:	b082      	sub	sp, #8
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	6078      	str	r0, [r7, #4]
 800ad1c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d018      	beq.n	800ad58 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	68da      	ldr	r2, [r3, #12]
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad2e:	441a      	add	r2, r3
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	68da      	ldr	r2, [r3, #12]
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	685b      	ldr	r3, [r3, #4]
 800ad3c:	429a      	cmp	r2, r3
 800ad3e:	d303      	bcc.n	800ad48 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	681a      	ldr	r2, [r3, #0]
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	68d9      	ldr	r1, [r3, #12]
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad50:	461a      	mov	r2, r3
 800ad52:	6838      	ldr	r0, [r7, #0]
 800ad54:	f002 fc6c 	bl	800d630 <memcpy>
	}
}
 800ad58:	bf00      	nop
 800ad5a:	3708      	adds	r7, #8
 800ad5c:	46bd      	mov	sp, r7
 800ad5e:	bd80      	pop	{r7, pc}

0800ad60 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ad60:	b580      	push	{r7, lr}
 800ad62:	b084      	sub	sp, #16
 800ad64:	af00      	add	r7, sp, #0
 800ad66:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ad68:	f002 f930 	bl	800cfcc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ad72:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ad74:	e011      	b.n	800ad9a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d012      	beq.n	800ada4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	3324      	adds	r3, #36	; 0x24
 800ad82:	4618      	mov	r0, r3
 800ad84:	f001 f88a 	bl	800be9c <xTaskRemoveFromEventList>
 800ad88:	4603      	mov	r3, r0
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d001      	beq.n	800ad92 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800ad8e:	f001 f985 	bl	800c09c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800ad92:	7bfb      	ldrb	r3, [r7, #15]
 800ad94:	3b01      	subs	r3, #1
 800ad96:	b2db      	uxtb	r3, r3
 800ad98:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ad9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	dce9      	bgt.n	800ad76 <prvUnlockQueue+0x16>
 800ada2:	e000      	b.n	800ada6 <prvUnlockQueue+0x46>
					break;
 800ada4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	22ff      	movs	r2, #255	; 0xff
 800adaa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800adae:	f002 f93d 	bl	800d02c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800adb2:	f002 f90b 	bl	800cfcc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800adbc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800adbe:	e011      	b.n	800ade4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	691b      	ldr	r3, [r3, #16]
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d012      	beq.n	800adee <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	3310      	adds	r3, #16
 800adcc:	4618      	mov	r0, r3
 800adce:	f001 f865 	bl	800be9c <xTaskRemoveFromEventList>
 800add2:	4603      	mov	r3, r0
 800add4:	2b00      	cmp	r3, #0
 800add6:	d001      	beq.n	800addc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800add8:	f001 f960 	bl	800c09c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800addc:	7bbb      	ldrb	r3, [r7, #14]
 800adde:	3b01      	subs	r3, #1
 800ade0:	b2db      	uxtb	r3, r3
 800ade2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ade4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	dce9      	bgt.n	800adc0 <prvUnlockQueue+0x60>
 800adec:	e000      	b.n	800adf0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800adee:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	22ff      	movs	r2, #255	; 0xff
 800adf4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800adf8:	f002 f918 	bl	800d02c <vPortExitCritical>
}
 800adfc:	bf00      	nop
 800adfe:	3710      	adds	r7, #16
 800ae00:	46bd      	mov	sp, r7
 800ae02:	bd80      	pop	{r7, pc}

0800ae04 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ae04:	b580      	push	{r7, lr}
 800ae06:	b084      	sub	sp, #16
 800ae08:	af00      	add	r7, sp, #0
 800ae0a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ae0c:	f002 f8de 	bl	800cfcc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d102      	bne.n	800ae1e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800ae18:	2301      	movs	r3, #1
 800ae1a:	60fb      	str	r3, [r7, #12]
 800ae1c:	e001      	b.n	800ae22 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800ae1e:	2300      	movs	r3, #0
 800ae20:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ae22:	f002 f903 	bl	800d02c <vPortExitCritical>

	return xReturn;
 800ae26:	68fb      	ldr	r3, [r7, #12]
}
 800ae28:	4618      	mov	r0, r3
 800ae2a:	3710      	adds	r7, #16
 800ae2c:	46bd      	mov	sp, r7
 800ae2e:	bd80      	pop	{r7, pc}

0800ae30 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ae30:	b580      	push	{r7, lr}
 800ae32:	b084      	sub	sp, #16
 800ae34:	af00      	add	r7, sp, #0
 800ae36:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ae38:	f002 f8c8 	bl	800cfcc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ae44:	429a      	cmp	r2, r3
 800ae46:	d102      	bne.n	800ae4e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800ae48:	2301      	movs	r3, #1
 800ae4a:	60fb      	str	r3, [r7, #12]
 800ae4c:	e001      	b.n	800ae52 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ae4e:	2300      	movs	r3, #0
 800ae50:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ae52:	f002 f8eb 	bl	800d02c <vPortExitCritical>

	return xReturn;
 800ae56:	68fb      	ldr	r3, [r7, #12]
}
 800ae58:	4618      	mov	r0, r3
 800ae5a:	3710      	adds	r7, #16
 800ae5c:	46bd      	mov	sp, r7
 800ae5e:	bd80      	pop	{r7, pc}

0800ae60 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800ae60:	b480      	push	{r7}
 800ae62:	b085      	sub	sp, #20
 800ae64:	af00      	add	r7, sp, #0
 800ae66:	6078      	str	r0, [r7, #4]
 800ae68:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	60fb      	str	r3, [r7, #12]
 800ae6e:	e014      	b.n	800ae9a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800ae70:	4a0e      	ldr	r2, [pc, #56]	; (800aeac <vQueueAddToRegistry+0x4c>)
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d10b      	bne.n	800ae94 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800ae7c:	490b      	ldr	r1, [pc, #44]	; (800aeac <vQueueAddToRegistry+0x4c>)
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	683a      	ldr	r2, [r7, #0]
 800ae82:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800ae86:	4a09      	ldr	r2, [pc, #36]	; (800aeac <vQueueAddToRegistry+0x4c>)
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	00db      	lsls	r3, r3, #3
 800ae8c:	4413      	add	r3, r2
 800ae8e:	687a      	ldr	r2, [r7, #4]
 800ae90:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800ae92:	e006      	b.n	800aea2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	3301      	adds	r3, #1
 800ae98:	60fb      	str	r3, [r7, #12]
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	2b07      	cmp	r3, #7
 800ae9e:	d9e7      	bls.n	800ae70 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800aea0:	bf00      	nop
 800aea2:	bf00      	nop
 800aea4:	3714      	adds	r7, #20
 800aea6:	46bd      	mov	sp, r7
 800aea8:	bc80      	pop	{r7}
 800aeaa:	4770      	bx	lr
 800aeac:	2000388c 	.word	0x2000388c

0800aeb0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800aeb0:	b580      	push	{r7, lr}
 800aeb2:	b086      	sub	sp, #24
 800aeb4:	af00      	add	r7, sp, #0
 800aeb6:	60f8      	str	r0, [r7, #12]
 800aeb8:	60b9      	str	r1, [r7, #8]
 800aeba:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800aec0:	f002 f884 	bl	800cfcc <vPortEnterCritical>
 800aec4:	697b      	ldr	r3, [r7, #20]
 800aec6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800aeca:	b25b      	sxtb	r3, r3
 800aecc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aed0:	d103      	bne.n	800aeda <vQueueWaitForMessageRestricted+0x2a>
 800aed2:	697b      	ldr	r3, [r7, #20]
 800aed4:	2200      	movs	r2, #0
 800aed6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800aeda:	697b      	ldr	r3, [r7, #20]
 800aedc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800aee0:	b25b      	sxtb	r3, r3
 800aee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aee6:	d103      	bne.n	800aef0 <vQueueWaitForMessageRestricted+0x40>
 800aee8:	697b      	ldr	r3, [r7, #20]
 800aeea:	2200      	movs	r2, #0
 800aeec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800aef0:	f002 f89c 	bl	800d02c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800aef4:	697b      	ldr	r3, [r7, #20]
 800aef6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d106      	bne.n	800af0a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800aefc:	697b      	ldr	r3, [r7, #20]
 800aefe:	3324      	adds	r3, #36	; 0x24
 800af00:	687a      	ldr	r2, [r7, #4]
 800af02:	68b9      	ldr	r1, [r7, #8]
 800af04:	4618      	mov	r0, r3
 800af06:	f000 ff9d 	bl	800be44 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800af0a:	6978      	ldr	r0, [r7, #20]
 800af0c:	f7ff ff28 	bl	800ad60 <prvUnlockQueue>
	}
 800af10:	bf00      	nop
 800af12:	3718      	adds	r7, #24
 800af14:	46bd      	mov	sp, r7
 800af16:	bd80      	pop	{r7, pc}

0800af18 <xStreamBufferGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	StreamBufferHandle_t xStreamBufferGenericCreate( size_t xBufferSizeBytes, size_t xTriggerLevelBytes, BaseType_t xIsMessageBuffer )
	{
 800af18:	b580      	push	{r7, lr}
 800af1a:	b08a      	sub	sp, #40	; 0x28
 800af1c:	af02      	add	r7, sp, #8
 800af1e:	60f8      	str	r0, [r7, #12]
 800af20:	60b9      	str	r1, [r7, #8]
 800af22:	607a      	str	r2, [r7, #4]

		/* In case the stream buffer is going to be used as a message buffer
		(that is, it will hold discrete messages with a little meta data that
		says how big the next message is) check the buffer will be large enough
		to hold at least one message. */
		configASSERT( xBufferSizeBytes > sbBYTES_TO_STORE_MESSAGE_LENGTH );
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	2b04      	cmp	r3, #4
 800af28:	d80a      	bhi.n	800af40 <xStreamBufferGenericCreate+0x28>
	__asm volatile
 800af2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af2e:	f383 8811 	msr	BASEPRI, r3
 800af32:	f3bf 8f6f 	isb	sy
 800af36:	f3bf 8f4f 	dsb	sy
 800af3a:	61bb      	str	r3, [r7, #24]
}
 800af3c:	bf00      	nop
 800af3e:	e7fe      	b.n	800af3e <xStreamBufferGenericCreate+0x26>
		configASSERT( xTriggerLevelBytes <= xBufferSizeBytes );
 800af40:	68ba      	ldr	r2, [r7, #8]
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	429a      	cmp	r2, r3
 800af46:	d90a      	bls.n	800af5e <xStreamBufferGenericCreate+0x46>
	__asm volatile
 800af48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af4c:	f383 8811 	msr	BASEPRI, r3
 800af50:	f3bf 8f6f 	isb	sy
 800af54:	f3bf 8f4f 	dsb	sy
 800af58:	617b      	str	r3, [r7, #20]
}
 800af5a:	bf00      	nop
 800af5c:	e7fe      	b.n	800af5c <xStreamBufferGenericCreate+0x44>

		/* A trigger level of 0 would cause a waiting task to unblock even when
		the buffer was empty. */
		if( xTriggerLevelBytes == ( size_t ) 0 )
 800af5e:	68bb      	ldr	r3, [r7, #8]
 800af60:	2b00      	cmp	r3, #0
 800af62:	d101      	bne.n	800af68 <xStreamBufferGenericCreate+0x50>
		{
			xTriggerLevelBytes = ( size_t ) 1; /*lint !e9044 Parameter modified to ensure it doesn't have a dangerous value. */
 800af64:	2301      	movs	r3, #1
 800af66:	60bb      	str	r3, [r7, #8]
		and the buffer follows immediately after.  The requested size is
		incremented so the free space is returned as the user would expect -
		this is a quirk of the implementation that means otherwise the free
		space would be reported as one byte smaller than would be logically
		expected. */
		xBufferSizeBytes++;
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	3301      	adds	r3, #1
 800af6c:	60fb      	str	r3, [r7, #12]
		pucAllocatedMemory = ( uint8_t * ) pvPortMalloc( xBufferSizeBytes + sizeof( StreamBuffer_t ) ); /*lint !e9079 malloc() only returns void*. */
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	3320      	adds	r3, #32
 800af72:	4618      	mov	r0, r3
 800af74:	f002 f92a 	bl	800d1cc <pvPortMalloc>
 800af78:	61f8      	str	r0, [r7, #28]

		if( pucAllocatedMemory != NULL )
 800af7a:	69fb      	ldr	r3, [r7, #28]
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d009      	beq.n	800af94 <xStreamBufferGenericCreate+0x7c>
		{
			prvInitialiseNewStreamBuffer( ( StreamBuffer_t * ) pucAllocatedMemory, /* Structure at the start of the allocated memory. */ /*lint !e9087 Safe cast as allocated memory is aligned. */ /*lint !e826 Area is not too small and alignment is guaranteed provided malloc() behaves as expected and returns aligned buffer. */
 800af80:	69fb      	ldr	r3, [r7, #28]
 800af82:	f103 0120 	add.w	r1, r3, #32
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	9300      	str	r3, [sp, #0]
 800af8a:	68bb      	ldr	r3, [r7, #8]
 800af8c:	68fa      	ldr	r2, [r7, #12]
 800af8e:	69f8      	ldr	r0, [r7, #28]
 800af90:	f000 faec 	bl	800b56c <prvInitialiseNewStreamBuffer>
		else
		{
			traceSTREAM_BUFFER_CREATE_FAILED( xIsMessageBuffer );
		}

		return ( StreamBufferHandle_t * ) pucAllocatedMemory; /*lint !e9087 !e826 Safe cast as allocated memory is aligned. */
 800af94:	69fb      	ldr	r3, [r7, #28]
	}
 800af96:	4618      	mov	r0, r3
 800af98:	3720      	adds	r7, #32
 800af9a:	46bd      	mov	sp, r7
 800af9c:	bd80      	pop	{r7, pc}

0800af9e <xStreamBufferSpacesAvailable>:
	return xReturn;
}
/*-----------------------------------------------------------*/

size_t xStreamBufferSpacesAvailable( StreamBufferHandle_t xStreamBuffer )
{
 800af9e:	b480      	push	{r7}
 800afa0:	b087      	sub	sp, #28
 800afa2:	af00      	add	r7, sp, #0
 800afa4:	6078      	str	r0, [r7, #4]
const StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	613b      	str	r3, [r7, #16]
size_t xSpace;

	configASSERT( pxStreamBuffer );
 800afaa:	693b      	ldr	r3, [r7, #16]
 800afac:	2b00      	cmp	r3, #0
 800afae:	d10a      	bne.n	800afc6 <xStreamBufferSpacesAvailable+0x28>
	__asm volatile
 800afb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afb4:	f383 8811 	msr	BASEPRI, r3
 800afb8:	f3bf 8f6f 	isb	sy
 800afbc:	f3bf 8f4f 	dsb	sy
 800afc0:	60fb      	str	r3, [r7, #12]
}
 800afc2:	bf00      	nop
 800afc4:	e7fe      	b.n	800afc4 <xStreamBufferSpacesAvailable+0x26>

	xSpace = pxStreamBuffer->xLength + pxStreamBuffer->xTail;
 800afc6:	693b      	ldr	r3, [r7, #16]
 800afc8:	689a      	ldr	r2, [r3, #8]
 800afca:	693b      	ldr	r3, [r7, #16]
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	4413      	add	r3, r2
 800afd0:	617b      	str	r3, [r7, #20]
	xSpace -= pxStreamBuffer->xHead;
 800afd2:	693b      	ldr	r3, [r7, #16]
 800afd4:	685b      	ldr	r3, [r3, #4]
 800afd6:	697a      	ldr	r2, [r7, #20]
 800afd8:	1ad3      	subs	r3, r2, r3
 800afda:	617b      	str	r3, [r7, #20]
	xSpace -= ( size_t ) 1;
 800afdc:	697b      	ldr	r3, [r7, #20]
 800afde:	3b01      	subs	r3, #1
 800afe0:	617b      	str	r3, [r7, #20]

	if( xSpace >= pxStreamBuffer->xLength )
 800afe2:	693b      	ldr	r3, [r7, #16]
 800afe4:	689b      	ldr	r3, [r3, #8]
 800afe6:	697a      	ldr	r2, [r7, #20]
 800afe8:	429a      	cmp	r2, r3
 800afea:	d304      	bcc.n	800aff6 <xStreamBufferSpacesAvailable+0x58>
	{
		xSpace -= pxStreamBuffer->xLength;
 800afec:	693b      	ldr	r3, [r7, #16]
 800afee:	689b      	ldr	r3, [r3, #8]
 800aff0:	697a      	ldr	r2, [r7, #20]
 800aff2:	1ad3      	subs	r3, r2, r3
 800aff4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xSpace;
 800aff6:	697b      	ldr	r3, [r7, #20]
}
 800aff8:	4618      	mov	r0, r3
 800affa:	371c      	adds	r7, #28
 800affc:	46bd      	mov	sp, r7
 800affe:	bc80      	pop	{r7}
 800b000:	4770      	bx	lr

0800b002 <xStreamBufferSend>:

size_t xStreamBufferSend( StreamBufferHandle_t xStreamBuffer,
						  const void *pvTxData,
						  size_t xDataLengthBytes,
						  TickType_t xTicksToWait )
{
 800b002:	b580      	push	{r7, lr}
 800b004:	b090      	sub	sp, #64	; 0x40
 800b006:	af02      	add	r7, sp, #8
 800b008:	60f8      	str	r0, [r7, #12]
 800b00a:	60b9      	str	r1, [r7, #8]
 800b00c:	607a      	str	r2, [r7, #4]
 800b00e:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	62fb      	str	r3, [r7, #44]	; 0x2c
size_t xReturn, xSpace = 0;
 800b014:	2300      	movs	r3, #0
 800b016:	637b      	str	r3, [r7, #52]	; 0x34
size_t xRequiredSpace = xDataLengthBytes;
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	633b      	str	r3, [r7, #48]	; 0x30
TimeOut_t xTimeOut;

	configASSERT( pvTxData );
 800b01c:	68bb      	ldr	r3, [r7, #8]
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d10a      	bne.n	800b038 <xStreamBufferSend+0x36>
	__asm volatile
 800b022:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b026:	f383 8811 	msr	BASEPRI, r3
 800b02a:	f3bf 8f6f 	isb	sy
 800b02e:	f3bf 8f4f 	dsb	sy
 800b032:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b034:	bf00      	nop
 800b036:	e7fe      	b.n	800b036 <xStreamBufferSend+0x34>
	configASSERT( pxStreamBuffer );
 800b038:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d10a      	bne.n	800b054 <xStreamBufferSend+0x52>
	__asm volatile
 800b03e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b042:	f383 8811 	msr	BASEPRI, r3
 800b046:	f3bf 8f6f 	isb	sy
 800b04a:	f3bf 8f4f 	dsb	sy
 800b04e:	623b      	str	r3, [r7, #32]
}
 800b050:	bf00      	nop
 800b052:	e7fe      	b.n	800b052 <xStreamBufferSend+0x50>

	/* This send function is used to write to both message buffers and stream
	buffers.  If this is a message buffer then the space needed must be
	increased by the amount of bytes needed to store the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 800b054:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b056:	7f1b      	ldrb	r3, [r3, #28]
 800b058:	f003 0301 	and.w	r3, r3, #1
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d002      	beq.n	800b066 <xStreamBufferSend+0x64>
	{
		xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
 800b060:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b062:	3304      	adds	r3, #4
 800b064:	633b      	str	r3, [r7, #48]	; 0x30
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	if( xTicksToWait != ( TickType_t ) 0 )
 800b066:	683b      	ldr	r3, [r7, #0]
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d03f      	beq.n	800b0ec <xStreamBufferSend+0xea>
	{
		vTaskSetTimeOutState( &xTimeOut );
 800b06c:	f107 0314 	add.w	r3, r7, #20
 800b070:	4618      	mov	r0, r3
 800b072:	f000 ff75 	bl	800bf60 <vTaskSetTimeOutState>

		do
		{
			/* Wait until the required number of bytes are free in the message
			buffer. */
			taskENTER_CRITICAL();
 800b076:	f001 ffa9 	bl	800cfcc <vPortEnterCritical>
			{
				xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 800b07a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b07c:	f7ff ff8f 	bl	800af9e <xStreamBufferSpacesAvailable>
 800b080:	6378      	str	r0, [r7, #52]	; 0x34

				if( xSpace < xRequiredSpace )
 800b082:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b086:	429a      	cmp	r2, r3
 800b088:	d217      	bcs.n	800b0ba <xStreamBufferSend+0xb8>
				{
					/* Clear notification state as going to wait for space. */
					( void ) xTaskNotifyStateClear( NULL );
 800b08a:	2000      	movs	r0, #0
 800b08c:	f001 fa9c 	bl	800c5c8 <xTaskNotifyStateClear>

					/* Should only be one writer. */
					configASSERT( pxStreamBuffer->xTaskWaitingToSend == NULL );
 800b090:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b092:	695b      	ldr	r3, [r3, #20]
 800b094:	2b00      	cmp	r3, #0
 800b096:	d00a      	beq.n	800b0ae <xStreamBufferSend+0xac>
	__asm volatile
 800b098:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b09c:	f383 8811 	msr	BASEPRI, r3
 800b0a0:	f3bf 8f6f 	isb	sy
 800b0a4:	f3bf 8f4f 	dsb	sy
 800b0a8:	61fb      	str	r3, [r7, #28]
}
 800b0aa:	bf00      	nop
 800b0ac:	e7fe      	b.n	800b0ac <xStreamBufferSend+0xaa>
					pxStreamBuffer->xTaskWaitingToSend = xTaskGetCurrentTaskHandle();
 800b0ae:	f001 f8db 	bl	800c268 <xTaskGetCurrentTaskHandle>
 800b0b2:	4602      	mov	r2, r0
 800b0b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0b6:	615a      	str	r2, [r3, #20]
 800b0b8:	e002      	b.n	800b0c0 <xStreamBufferSend+0xbe>
				}
				else
				{
					taskEXIT_CRITICAL();
 800b0ba:	f001 ffb7 	bl	800d02c <vPortExitCritical>
					break;
 800b0be:	e015      	b.n	800b0ec <xStreamBufferSend+0xea>
				}
			}
			taskEXIT_CRITICAL();
 800b0c0:	f001 ffb4 	bl	800d02c <vPortExitCritical>

			traceBLOCKING_ON_STREAM_BUFFER_SEND( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, UINT32_MAX, NULL, xTicksToWait );
 800b0c4:	683b      	ldr	r3, [r7, #0]
 800b0c6:	2200      	movs	r2, #0
 800b0c8:	f04f 31ff 	mov.w	r1, #4294967295
 800b0cc:	2000      	movs	r0, #0
 800b0ce:	f001 f97d 	bl	800c3cc <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToSend = NULL;
 800b0d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0d4:	2200      	movs	r2, #0
 800b0d6:	615a      	str	r2, [r3, #20]

		} while( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE );
 800b0d8:	463a      	mov	r2, r7
 800b0da:	f107 0314 	add.w	r3, r7, #20
 800b0de:	4611      	mov	r1, r2
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	f000 ff79 	bl	800bfd8 <xTaskCheckForTimeOut>
 800b0e6:	4603      	mov	r3, r0
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d0c4      	beq.n	800b076 <xStreamBufferSend+0x74>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	if( xSpace == ( size_t ) 0 )
 800b0ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d103      	bne.n	800b0fa <xStreamBufferSend+0xf8>
	{
		xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 800b0f2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b0f4:	f7ff ff53 	bl	800af9e <xStreamBufferSpacesAvailable>
 800b0f8:	6378      	str	r0, [r7, #52]	; 0x34
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
 800b0fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0fc:	9300      	str	r3, [sp, #0]
 800b0fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b100:	687a      	ldr	r2, [r7, #4]
 800b102:	68b9      	ldr	r1, [r7, #8]
 800b104:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b106:	f000 f823 	bl	800b150 <prvWriteMessageToBuffer>
 800b10a:	62b8      	str	r0, [r7, #40]	; 0x28

	if( xReturn > ( size_t ) 0 )
 800b10c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d019      	beq.n	800b146 <xStreamBufferSend+0x144>
	{
		traceSTREAM_BUFFER_SEND( xStreamBuffer, xReturn );

		/* Was a task waiting for the data? */
		if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
 800b112:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b114:	f000 fa0b 	bl	800b52e <prvBytesInBuffer>
 800b118:	4602      	mov	r2, r0
 800b11a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b11c:	68db      	ldr	r3, [r3, #12]
 800b11e:	429a      	cmp	r2, r3
 800b120:	d311      	bcc.n	800b146 <xStreamBufferSend+0x144>
		{
			sbSEND_COMPLETED( pxStreamBuffer );
 800b122:	f000 fc89 	bl	800ba38 <vTaskSuspendAll>
 800b126:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b128:	691b      	ldr	r3, [r3, #16]
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d009      	beq.n	800b142 <xStreamBufferSend+0x140>
 800b12e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b130:	6918      	ldr	r0, [r3, #16]
 800b132:	2300      	movs	r3, #0
 800b134:	2200      	movs	r2, #0
 800b136:	2100      	movs	r1, #0
 800b138:	f001 f9a2 	bl	800c480 <xTaskGenericNotify>
 800b13c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b13e:	2200      	movs	r2, #0
 800b140:	611a      	str	r2, [r3, #16]
 800b142:	f000 fc87 	bl	800ba54 <xTaskResumeAll>
	{
		mtCOVERAGE_TEST_MARKER();
		traceSTREAM_BUFFER_SEND_FAILED( xStreamBuffer );
	}

	return xReturn;
 800b146:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800b148:	4618      	mov	r0, r3
 800b14a:	3738      	adds	r7, #56	; 0x38
 800b14c:	46bd      	mov	sp, r7
 800b14e:	bd80      	pop	{r7, pc}

0800b150 <prvWriteMessageToBuffer>:
static size_t prvWriteMessageToBuffer( StreamBuffer_t * const pxStreamBuffer,
									   const void * pvTxData,
									   size_t xDataLengthBytes,
									   size_t xSpace,
									   size_t xRequiredSpace )
{
 800b150:	b580      	push	{r7, lr}
 800b152:	b086      	sub	sp, #24
 800b154:	af00      	add	r7, sp, #0
 800b156:	60f8      	str	r0, [r7, #12]
 800b158:	60b9      	str	r1, [r7, #8]
 800b15a:	607a      	str	r2, [r7, #4]
 800b15c:	603b      	str	r3, [r7, #0]
	BaseType_t xShouldWrite;
	size_t xReturn;

	if( xSpace == ( size_t ) 0 )
 800b15e:	683b      	ldr	r3, [r7, #0]
 800b160:	2b00      	cmp	r3, #0
 800b162:	d102      	bne.n	800b16a <prvWriteMessageToBuffer+0x1a>
	{
		/* Doesn't matter if this is a stream buffer or a message buffer, there
		is no space to write. */
		xShouldWrite = pdFALSE;
 800b164:	2300      	movs	r3, #0
 800b166:	617b      	str	r3, [r7, #20]
 800b168:	e01d      	b.n	800b1a6 <prvWriteMessageToBuffer+0x56>
	}
	else if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) == ( uint8_t ) 0 )
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	7f1b      	ldrb	r3, [r3, #28]
 800b16e:	f003 0301 	and.w	r3, r3, #1
 800b172:	2b00      	cmp	r3, #0
 800b174:	d108      	bne.n	800b188 <prvWriteMessageToBuffer+0x38>
	{
		/* This is a stream buffer, as opposed to a message buffer, so writing a
		stream of bytes rather than discrete messages.  Write as many bytes as
		possible. */
		xShouldWrite = pdTRUE;
 800b176:	2301      	movs	r3, #1
 800b178:	617b      	str	r3, [r7, #20]
		xDataLengthBytes = configMIN( xDataLengthBytes, xSpace ); /*lint !e9044 Function parameter modified to ensure it is capped to available space. */
 800b17a:	687a      	ldr	r2, [r7, #4]
 800b17c:	683b      	ldr	r3, [r7, #0]
 800b17e:	4293      	cmp	r3, r2
 800b180:	bf28      	it	cs
 800b182:	4613      	movcs	r3, r2
 800b184:	607b      	str	r3, [r7, #4]
 800b186:	e00e      	b.n	800b1a6 <prvWriteMessageToBuffer+0x56>
	}
	else if( xSpace >= xRequiredSpace )
 800b188:	683a      	ldr	r2, [r7, #0]
 800b18a:	6a3b      	ldr	r3, [r7, #32]
 800b18c:	429a      	cmp	r2, r3
 800b18e:	d308      	bcc.n	800b1a2 <prvWriteMessageToBuffer+0x52>
	{
		/* This is a message buffer, as opposed to a stream buffer, and there
		is enough space to write both the message length and the message itself
		into the buffer.  Start by writing the length of the data, the data
		itself will be written later in this function. */
		xShouldWrite = pdTRUE;
 800b190:	2301      	movs	r3, #1
 800b192:	617b      	str	r3, [r7, #20]
		( void ) prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) &( xDataLengthBytes ), sbBYTES_TO_STORE_MESSAGE_LENGTH );
 800b194:	1d3b      	adds	r3, r7, #4
 800b196:	2204      	movs	r2, #4
 800b198:	4619      	mov	r1, r3
 800b19a:	68f8      	ldr	r0, [r7, #12]
 800b19c:	f000 f8db 	bl	800b356 <prvWriteBytesToBuffer>
 800b1a0:	e001      	b.n	800b1a6 <prvWriteMessageToBuffer+0x56>
	}
	else
	{
		/* There is space available, but not enough space. */
		xShouldWrite = pdFALSE;
 800b1a2:	2300      	movs	r3, #0
 800b1a4:	617b      	str	r3, [r7, #20]
	}

	if( xShouldWrite != pdFALSE )
 800b1a6:	697b      	ldr	r3, [r7, #20]
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d007      	beq.n	800b1bc <prvWriteMessageToBuffer+0x6c>
	{
		/* Writes the data itself. */
		xReturn = prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) pvTxData, xDataLengthBytes ); /*lint !e9079 Storage buffer is implemented as uint8_t for ease of sizing, alighment and access. */
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	461a      	mov	r2, r3
 800b1b0:	68b9      	ldr	r1, [r7, #8]
 800b1b2:	68f8      	ldr	r0, [r7, #12]
 800b1b4:	f000 f8cf 	bl	800b356 <prvWriteBytesToBuffer>
 800b1b8:	6138      	str	r0, [r7, #16]
 800b1ba:	e001      	b.n	800b1c0 <prvWriteMessageToBuffer+0x70>
	}
	else
	{
		xReturn = 0;
 800b1bc:	2300      	movs	r3, #0
 800b1be:	613b      	str	r3, [r7, #16]
	}

	return xReturn;
 800b1c0:	693b      	ldr	r3, [r7, #16]
}
 800b1c2:	4618      	mov	r0, r3
 800b1c4:	3718      	adds	r7, #24
 800b1c6:	46bd      	mov	sp, r7
 800b1c8:	bd80      	pop	{r7, pc}

0800b1ca <xStreamBufferReceive>:

size_t xStreamBufferReceive( StreamBufferHandle_t xStreamBuffer,
							 void *pvRxData,
							 size_t xBufferLengthBytes,
							 TickType_t xTicksToWait )
{
 800b1ca:	b580      	push	{r7, lr}
 800b1cc:	b08e      	sub	sp, #56	; 0x38
 800b1ce:	af02      	add	r7, sp, #8
 800b1d0:	60f8      	str	r0, [r7, #12]
 800b1d2:	60b9      	str	r1, [r7, #8]
 800b1d4:	607a      	str	r2, [r7, #4]
 800b1d6:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	623b      	str	r3, [r7, #32]
size_t xReceivedLength = 0, xBytesAvailable, xBytesToStoreMessageLength;
 800b1dc:	2300      	movs	r3, #0
 800b1de:	62fb      	str	r3, [r7, #44]	; 0x2c

	configASSERT( pvRxData );
 800b1e0:	68bb      	ldr	r3, [r7, #8]
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d10a      	bne.n	800b1fc <xStreamBufferReceive+0x32>
	__asm volatile
 800b1e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1ea:	f383 8811 	msr	BASEPRI, r3
 800b1ee:	f3bf 8f6f 	isb	sy
 800b1f2:	f3bf 8f4f 	dsb	sy
 800b1f6:	61fb      	str	r3, [r7, #28]
}
 800b1f8:	bf00      	nop
 800b1fa:	e7fe      	b.n	800b1fa <xStreamBufferReceive+0x30>
	configASSERT( pxStreamBuffer );
 800b1fc:	6a3b      	ldr	r3, [r7, #32]
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d10a      	bne.n	800b218 <xStreamBufferReceive+0x4e>
	__asm volatile
 800b202:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b206:	f383 8811 	msr	BASEPRI, r3
 800b20a:	f3bf 8f6f 	isb	sy
 800b20e:	f3bf 8f4f 	dsb	sy
 800b212:	61bb      	str	r3, [r7, #24]
}
 800b214:	bf00      	nop
 800b216:	e7fe      	b.n	800b216 <xStreamBufferReceive+0x4c>
	/* This receive function is used by both message buffers, which store
	discrete messages, and stream buffers, which store a continuous stream of
	bytes.  Discrete messages include an additional
	sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 800b218:	6a3b      	ldr	r3, [r7, #32]
 800b21a:	7f1b      	ldrb	r3, [r3, #28]
 800b21c:	f003 0301 	and.w	r3, r3, #1
 800b220:	2b00      	cmp	r3, #0
 800b222:	d002      	beq.n	800b22a <xStreamBufferReceive+0x60>
	{
		xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
 800b224:	2304      	movs	r3, #4
 800b226:	627b      	str	r3, [r7, #36]	; 0x24
 800b228:	e001      	b.n	800b22e <xStreamBufferReceive+0x64>
	}
	else
	{
		xBytesToStoreMessageLength = 0;
 800b22a:	2300      	movs	r3, #0
 800b22c:	627b      	str	r3, [r7, #36]	; 0x24
	}

	if( xTicksToWait != ( TickType_t ) 0 )
 800b22e:	683b      	ldr	r3, [r7, #0]
 800b230:	2b00      	cmp	r3, #0
 800b232:	d035      	beq.n	800b2a0 <xStreamBufferReceive+0xd6>
	{
		/* Checking if there is data and clearing the notification state must be
		performed atomically. */
		taskENTER_CRITICAL();
 800b234:	f001 feca 	bl	800cfcc <vPortEnterCritical>
		{
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800b238:	6a38      	ldr	r0, [r7, #32]
 800b23a:	f000 f978 	bl	800b52e <prvBytesInBuffer>
 800b23e:	62b8      	str	r0, [r7, #40]	; 0x28
			/* If this function was invoked by a message buffer read then
			xBytesToStoreMessageLength holds the number of bytes used to hold
			the length of the next discrete message.  If this function was
			invoked by a stream buffer read then xBytesToStoreMessageLength will
			be 0. */
			if( xBytesAvailable <= xBytesToStoreMessageLength )
 800b240:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b244:	429a      	cmp	r2, r3
 800b246:	d816      	bhi.n	800b276 <xStreamBufferReceive+0xac>
			{
				/* Clear notification state as going to wait for data. */
				( void ) xTaskNotifyStateClear( NULL );
 800b248:	2000      	movs	r0, #0
 800b24a:	f001 f9bd 	bl	800c5c8 <xTaskNotifyStateClear>

				/* Should only be one reader. */
				configASSERT( pxStreamBuffer->xTaskWaitingToReceive == NULL );
 800b24e:	6a3b      	ldr	r3, [r7, #32]
 800b250:	691b      	ldr	r3, [r3, #16]
 800b252:	2b00      	cmp	r3, #0
 800b254:	d00a      	beq.n	800b26c <xStreamBufferReceive+0xa2>
	__asm volatile
 800b256:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b25a:	f383 8811 	msr	BASEPRI, r3
 800b25e:	f3bf 8f6f 	isb	sy
 800b262:	f3bf 8f4f 	dsb	sy
 800b266:	617b      	str	r3, [r7, #20]
}
 800b268:	bf00      	nop
 800b26a:	e7fe      	b.n	800b26a <xStreamBufferReceive+0xa0>
				pxStreamBuffer->xTaskWaitingToReceive = xTaskGetCurrentTaskHandle();
 800b26c:	f000 fffc 	bl	800c268 <xTaskGetCurrentTaskHandle>
 800b270:	4602      	mov	r2, r0
 800b272:	6a3b      	ldr	r3, [r7, #32]
 800b274:	611a      	str	r2, [r3, #16]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800b276:	f001 fed9 	bl	800d02c <vPortExitCritical>

		if( xBytesAvailable <= xBytesToStoreMessageLength )
 800b27a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b27c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b27e:	429a      	cmp	r2, r3
 800b280:	d812      	bhi.n	800b2a8 <xStreamBufferReceive+0xde>
		{
			/* Wait for data to be available. */
			traceBLOCKING_ON_STREAM_BUFFER_RECEIVE( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, UINT32_MAX, NULL, xTicksToWait );
 800b282:	683b      	ldr	r3, [r7, #0]
 800b284:	2200      	movs	r2, #0
 800b286:	f04f 31ff 	mov.w	r1, #4294967295
 800b28a:	2000      	movs	r0, #0
 800b28c:	f001 f89e 	bl	800c3cc <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToReceive = NULL;
 800b290:	6a3b      	ldr	r3, [r7, #32]
 800b292:	2200      	movs	r2, #0
 800b294:	611a      	str	r2, [r3, #16]

			/* Recheck the data available after blocking. */
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800b296:	6a38      	ldr	r0, [r7, #32]
 800b298:	f000 f949 	bl	800b52e <prvBytesInBuffer>
 800b29c:	62b8      	str	r0, [r7, #40]	; 0x28
 800b29e:	e003      	b.n	800b2a8 <xStreamBufferReceive+0xde>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800b2a0:	6a38      	ldr	r0, [r7, #32]
 800b2a2:	f000 f944 	bl	800b52e <prvBytesInBuffer>
 800b2a6:	62b8      	str	r0, [r7, #40]	; 0x28
	/* Whether receiving a discrete message (where xBytesToStoreMessageLength
	holds the number of bytes used to store the message length) or a stream of
	bytes (where xBytesToStoreMessageLength is zero), the number of bytes
	available must be greater than xBytesToStoreMessageLength to be able to
	read bytes from the buffer. */
	if( xBytesAvailable > xBytesToStoreMessageLength )
 800b2a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b2aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2ac:	429a      	cmp	r2, r3
 800b2ae:	d91d      	bls.n	800b2ec <xStreamBufferReceive+0x122>
	{
		xReceivedLength = prvReadMessageFromBuffer( pxStreamBuffer, pvRxData, xBufferLengthBytes, xBytesAvailable, xBytesToStoreMessageLength );
 800b2b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2b2:	9300      	str	r3, [sp, #0]
 800b2b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2b6:	687a      	ldr	r2, [r7, #4]
 800b2b8:	68b9      	ldr	r1, [r7, #8]
 800b2ba:	6a38      	ldr	r0, [r7, #32]
 800b2bc:	f000 f81b 	bl	800b2f6 <prvReadMessageFromBuffer>
 800b2c0:	62f8      	str	r0, [r7, #44]	; 0x2c

		/* Was a task waiting for space in the buffer? */
		if( xReceivedLength != ( size_t ) 0 )
 800b2c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d011      	beq.n	800b2ec <xStreamBufferReceive+0x122>
		{
			traceSTREAM_BUFFER_RECEIVE( xStreamBuffer, xReceivedLength );
			sbRECEIVE_COMPLETED( pxStreamBuffer );
 800b2c8:	f000 fbb6 	bl	800ba38 <vTaskSuspendAll>
 800b2cc:	6a3b      	ldr	r3, [r7, #32]
 800b2ce:	695b      	ldr	r3, [r3, #20]
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d009      	beq.n	800b2e8 <xStreamBufferReceive+0x11e>
 800b2d4:	6a3b      	ldr	r3, [r7, #32]
 800b2d6:	6958      	ldr	r0, [r3, #20]
 800b2d8:	2300      	movs	r3, #0
 800b2da:	2200      	movs	r2, #0
 800b2dc:	2100      	movs	r1, #0
 800b2de:	f001 f8cf 	bl	800c480 <xTaskGenericNotify>
 800b2e2:	6a3b      	ldr	r3, [r7, #32]
 800b2e4:	2200      	movs	r2, #0
 800b2e6:	615a      	str	r2, [r3, #20]
 800b2e8:	f000 fbb4 	bl	800ba54 <xTaskResumeAll>
	{
		traceSTREAM_BUFFER_RECEIVE_FAILED( xStreamBuffer );
		mtCOVERAGE_TEST_MARKER();
	}

	return xReceivedLength;
 800b2ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800b2ee:	4618      	mov	r0, r3
 800b2f0:	3730      	adds	r7, #48	; 0x30
 800b2f2:	46bd      	mov	sp, r7
 800b2f4:	bd80      	pop	{r7, pc}

0800b2f6 <prvReadMessageFromBuffer>:
static size_t prvReadMessageFromBuffer( StreamBuffer_t *pxStreamBuffer,
										void *pvRxData,
										size_t xBufferLengthBytes,
										size_t xBytesAvailable,
										size_t xBytesToStoreMessageLength )
{
 800b2f6:	b580      	push	{r7, lr}
 800b2f8:	b088      	sub	sp, #32
 800b2fa:	af00      	add	r7, sp, #0
 800b2fc:	60f8      	str	r0, [r7, #12]
 800b2fe:	60b9      	str	r1, [r7, #8]
 800b300:	607a      	str	r2, [r7, #4]
 800b302:	603b      	str	r3, [r7, #0]
size_t xOriginalTail, xReceivedLength, xNextMessageLength;

	if( xBytesToStoreMessageLength != ( size_t ) 0 )
 800b304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b306:	2b00      	cmp	r3, #0
 800b308:	d017      	beq.n	800b33a <prvReadMessageFromBuffer+0x44>
	{
		/* A discrete message is being received.  First receive the length
		of the message.  A copy of the tail is stored so the buffer can be
		returned to its prior state if the length of the message is too
		large for the provided buffer. */
		xOriginalTail = pxStreamBuffer->xTail;
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	61fb      	str	r3, [r7, #28]
		( void ) prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) &xNextMessageLength, xBytesToStoreMessageLength, xBytesAvailable );
 800b310:	f107 0114 	add.w	r1, r7, #20
 800b314:	683b      	ldr	r3, [r7, #0]
 800b316:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b318:	68f8      	ldr	r0, [r7, #12]
 800b31a:	f000 f88e 	bl	800b43a <prvReadBytesFromBuffer>

		/* Reduce the number of bytes available by the number of bytes just
		read out. */
		xBytesAvailable -= xBytesToStoreMessageLength;
 800b31e:	683a      	ldr	r2, [r7, #0]
 800b320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b322:	1ad3      	subs	r3, r2, r3
 800b324:	603b      	str	r3, [r7, #0]

		/* Check there is enough space in the buffer provided by the
		user. */
		if( xNextMessageLength > xBufferLengthBytes )
 800b326:	697b      	ldr	r3, [r7, #20]
 800b328:	687a      	ldr	r2, [r7, #4]
 800b32a:	429a      	cmp	r2, r3
 800b32c:	d207      	bcs.n	800b33e <prvReadMessageFromBuffer+0x48>
		{
			/* The user has provided insufficient space to read the message
			so return the buffer to its previous state (so the length of
			the message is in the buffer again). */
			pxStreamBuffer->xTail = xOriginalTail;
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	69fa      	ldr	r2, [r7, #28]
 800b332:	601a      	str	r2, [r3, #0]
			xNextMessageLength = 0;
 800b334:	2300      	movs	r3, #0
 800b336:	617b      	str	r3, [r7, #20]
 800b338:	e001      	b.n	800b33e <prvReadMessageFromBuffer+0x48>
	}
	else
	{
		/* A stream of bytes is being received (as opposed to a discrete
		message), so read as many bytes as possible. */
		xNextMessageLength = xBufferLengthBytes;
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	617b      	str	r3, [r7, #20]
	}

	/* Read the actual data. */
	xReceivedLength = prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) pvRxData, xNextMessageLength, xBytesAvailable ); /*lint !e9079 Data storage area is implemented as uint8_t array for ease of sizing, indexing and alignment. */
 800b33e:	697a      	ldr	r2, [r7, #20]
 800b340:	683b      	ldr	r3, [r7, #0]
 800b342:	68b9      	ldr	r1, [r7, #8]
 800b344:	68f8      	ldr	r0, [r7, #12]
 800b346:	f000 f878 	bl	800b43a <prvReadBytesFromBuffer>
 800b34a:	61b8      	str	r0, [r7, #24]

	return xReceivedLength;
 800b34c:	69bb      	ldr	r3, [r7, #24]
}
 800b34e:	4618      	mov	r0, r3
 800b350:	3720      	adds	r7, #32
 800b352:	46bd      	mov	sp, r7
 800b354:	bd80      	pop	{r7, pc}

0800b356 <prvWriteBytesToBuffer>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static size_t prvWriteBytesToBuffer( StreamBuffer_t * const pxStreamBuffer, const uint8_t *pucData, size_t xCount )
{
 800b356:	b580      	push	{r7, lr}
 800b358:	b08a      	sub	sp, #40	; 0x28
 800b35a:	af00      	add	r7, sp, #0
 800b35c:	60f8      	str	r0, [r7, #12]
 800b35e:	60b9      	str	r1, [r7, #8]
 800b360:	607a      	str	r2, [r7, #4]
size_t xNextHead, xFirstLength;

	configASSERT( xCount > ( size_t ) 0 );
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	2b00      	cmp	r3, #0
 800b366:	d10a      	bne.n	800b37e <prvWriteBytesToBuffer+0x28>
	__asm volatile
 800b368:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b36c:	f383 8811 	msr	BASEPRI, r3
 800b370:	f3bf 8f6f 	isb	sy
 800b374:	f3bf 8f4f 	dsb	sy
 800b378:	61fb      	str	r3, [r7, #28]
}
 800b37a:	bf00      	nop
 800b37c:	e7fe      	b.n	800b37c <prvWriteBytesToBuffer+0x26>

	xNextHead = pxStreamBuffer->xHead;
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	685b      	ldr	r3, [r3, #4]
 800b382:	627b      	str	r3, [r7, #36]	; 0x24

	/* Calculate the number of bytes that can be added in the first write -
	which may be less than the total number of bytes that need to be added if
	the buffer will wrap back to the beginning. */
	xFirstLength = configMIN( pxStreamBuffer->xLength - xNextHead, xCount );
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	689a      	ldr	r2, [r3, #8]
 800b388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b38a:	1ad3      	subs	r3, r2, r3
 800b38c:	687a      	ldr	r2, [r7, #4]
 800b38e:	4293      	cmp	r3, r2
 800b390:	bf28      	it	cs
 800b392:	4613      	movcs	r3, r2
 800b394:	623b      	str	r3, [r7, #32]

	/* Write as many bytes as can be written in the first write. */
	configASSERT( ( xNextHead + xFirstLength ) <= pxStreamBuffer->xLength );
 800b396:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b398:	6a3b      	ldr	r3, [r7, #32]
 800b39a:	441a      	add	r2, r3
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	689b      	ldr	r3, [r3, #8]
 800b3a0:	429a      	cmp	r2, r3
 800b3a2:	d90a      	bls.n	800b3ba <prvWriteBytesToBuffer+0x64>
	__asm volatile
 800b3a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3a8:	f383 8811 	msr	BASEPRI, r3
 800b3ac:	f3bf 8f6f 	isb	sy
 800b3b0:	f3bf 8f4f 	dsb	sy
 800b3b4:	61bb      	str	r3, [r7, #24]
}
 800b3b6:	bf00      	nop
 800b3b8:	e7fe      	b.n	800b3b8 <prvWriteBytesToBuffer+0x62>
	memcpy( ( void* ) ( &( pxStreamBuffer->pucBuffer[ xNextHead ] ) ), ( const void * ) pucData, xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	699a      	ldr	r2, [r3, #24]
 800b3be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3c0:	4413      	add	r3, r2
 800b3c2:	6a3a      	ldr	r2, [r7, #32]
 800b3c4:	68b9      	ldr	r1, [r7, #8]
 800b3c6:	4618      	mov	r0, r3
 800b3c8:	f002 f932 	bl	800d630 <memcpy>

	/* If the number of bytes written was less than the number that could be
	written in the first write... */
	if( xCount > xFirstLength )
 800b3cc:	687a      	ldr	r2, [r7, #4]
 800b3ce:	6a3b      	ldr	r3, [r7, #32]
 800b3d0:	429a      	cmp	r2, r3
 800b3d2:	d91c      	bls.n	800b40e <prvWriteBytesToBuffer+0xb8>
	{
		/* ...then write the remaining bytes to the start of the buffer. */
		configASSERT( ( xCount - xFirstLength ) <= pxStreamBuffer->xLength );
 800b3d4:	687a      	ldr	r2, [r7, #4]
 800b3d6:	6a3b      	ldr	r3, [r7, #32]
 800b3d8:	1ad2      	subs	r2, r2, r3
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	689b      	ldr	r3, [r3, #8]
 800b3de:	429a      	cmp	r2, r3
 800b3e0:	d90a      	bls.n	800b3f8 <prvWriteBytesToBuffer+0xa2>
	__asm volatile
 800b3e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3e6:	f383 8811 	msr	BASEPRI, r3
 800b3ea:	f3bf 8f6f 	isb	sy
 800b3ee:	f3bf 8f4f 	dsb	sy
 800b3f2:	617b      	str	r3, [r7, #20]
}
 800b3f4:	bf00      	nop
 800b3f6:	e7fe      	b.n	800b3f6 <prvWriteBytesToBuffer+0xa0>
		memcpy( ( void * ) pxStreamBuffer->pucBuffer, ( const void * ) &( pucData[ xFirstLength ] ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	6998      	ldr	r0, [r3, #24]
 800b3fc:	68ba      	ldr	r2, [r7, #8]
 800b3fe:	6a3b      	ldr	r3, [r7, #32]
 800b400:	18d1      	adds	r1, r2, r3
 800b402:	687a      	ldr	r2, [r7, #4]
 800b404:	6a3b      	ldr	r3, [r7, #32]
 800b406:	1ad3      	subs	r3, r2, r3
 800b408:	461a      	mov	r2, r3
 800b40a:	f002 f911 	bl	800d630 <memcpy>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xNextHead += xCount;
 800b40e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	4413      	add	r3, r2
 800b414:	627b      	str	r3, [r7, #36]	; 0x24
	if( xNextHead >= pxStreamBuffer->xLength )
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	689b      	ldr	r3, [r3, #8]
 800b41a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b41c:	429a      	cmp	r2, r3
 800b41e:	d304      	bcc.n	800b42a <prvWriteBytesToBuffer+0xd4>
	{
		xNextHead -= pxStreamBuffer->xLength;
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	689b      	ldr	r3, [r3, #8]
 800b424:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b426:	1ad3      	subs	r3, r2, r3
 800b428:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxStreamBuffer->xHead = xNextHead;
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b42e:	605a      	str	r2, [r3, #4]

	return xCount;
 800b430:	687b      	ldr	r3, [r7, #4]
}
 800b432:	4618      	mov	r0, r3
 800b434:	3728      	adds	r7, #40	; 0x28
 800b436:	46bd      	mov	sp, r7
 800b438:	bd80      	pop	{r7, pc}

0800b43a <prvReadBytesFromBuffer>:
/*-----------------------------------------------------------*/

static size_t prvReadBytesFromBuffer( StreamBuffer_t *pxStreamBuffer, uint8_t *pucData, size_t xMaxCount, size_t xBytesAvailable )
{
 800b43a:	b580      	push	{r7, lr}
 800b43c:	b08a      	sub	sp, #40	; 0x28
 800b43e:	af00      	add	r7, sp, #0
 800b440:	60f8      	str	r0, [r7, #12]
 800b442:	60b9      	str	r1, [r7, #8]
 800b444:	607a      	str	r2, [r7, #4]
 800b446:	603b      	str	r3, [r7, #0]
size_t xCount, xFirstLength, xNextTail;

	/* Use the minimum of the wanted bytes and the available bytes. */
	xCount = configMIN( xBytesAvailable, xMaxCount );
 800b448:	687a      	ldr	r2, [r7, #4]
 800b44a:	683b      	ldr	r3, [r7, #0]
 800b44c:	4293      	cmp	r3, r2
 800b44e:	bf28      	it	cs
 800b450:	4613      	movcs	r3, r2
 800b452:	623b      	str	r3, [r7, #32]

	if( xCount > ( size_t ) 0 )
 800b454:	6a3b      	ldr	r3, [r7, #32]
 800b456:	2b00      	cmp	r3, #0
 800b458:	d064      	beq.n	800b524 <prvReadBytesFromBuffer+0xea>
	{
		xNextTail = pxStreamBuffer->xTail;
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	627b      	str	r3, [r7, #36]	; 0x24

		/* Calculate the number of bytes that can be read - which may be
		less than the number wanted if the data wraps around to the start of
		the buffer. */
		xFirstLength = configMIN( pxStreamBuffer->xLength - xNextTail, xCount );
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	689a      	ldr	r2, [r3, #8]
 800b464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b466:	1ad3      	subs	r3, r2, r3
 800b468:	6a3a      	ldr	r2, [r7, #32]
 800b46a:	4293      	cmp	r3, r2
 800b46c:	bf28      	it	cs
 800b46e:	4613      	movcs	r3, r2
 800b470:	61fb      	str	r3, [r7, #28]

		/* Obtain the number of bytes it is possible to obtain in the first
		read.  Asserts check bounds of read and write. */
		configASSERT( xFirstLength <= xMaxCount );
 800b472:	69fa      	ldr	r2, [r7, #28]
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	429a      	cmp	r2, r3
 800b478:	d90a      	bls.n	800b490 <prvReadBytesFromBuffer+0x56>
	__asm volatile
 800b47a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b47e:	f383 8811 	msr	BASEPRI, r3
 800b482:	f3bf 8f6f 	isb	sy
 800b486:	f3bf 8f4f 	dsb	sy
 800b48a:	61bb      	str	r3, [r7, #24]
}
 800b48c:	bf00      	nop
 800b48e:	e7fe      	b.n	800b48e <prvReadBytesFromBuffer+0x54>
		configASSERT( ( xNextTail + xFirstLength ) <= pxStreamBuffer->xLength );
 800b490:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b492:	69fb      	ldr	r3, [r7, #28]
 800b494:	441a      	add	r2, r3
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	689b      	ldr	r3, [r3, #8]
 800b49a:	429a      	cmp	r2, r3
 800b49c:	d90a      	bls.n	800b4b4 <prvReadBytesFromBuffer+0x7a>
	__asm volatile
 800b49e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4a2:	f383 8811 	msr	BASEPRI, r3
 800b4a6:	f3bf 8f6f 	isb	sy
 800b4aa:	f3bf 8f4f 	dsb	sy
 800b4ae:	617b      	str	r3, [r7, #20]
}
 800b4b0:	bf00      	nop
 800b4b2:	e7fe      	b.n	800b4b2 <prvReadBytesFromBuffer+0x78>
		memcpy( ( void * ) pucData, ( const void * ) &( pxStreamBuffer->pucBuffer[ xNextTail ] ), xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	699a      	ldr	r2, [r3, #24]
 800b4b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4ba:	4413      	add	r3, r2
 800b4bc:	69fa      	ldr	r2, [r7, #28]
 800b4be:	4619      	mov	r1, r3
 800b4c0:	68b8      	ldr	r0, [r7, #8]
 800b4c2:	f002 f8b5 	bl	800d630 <memcpy>

		/* If the total number of wanted bytes is greater than the number
		that could be read in the first read... */
		if( xCount > xFirstLength )
 800b4c6:	6a3a      	ldr	r2, [r7, #32]
 800b4c8:	69fb      	ldr	r3, [r7, #28]
 800b4ca:	429a      	cmp	r2, r3
 800b4cc:	d919      	bls.n	800b502 <prvReadBytesFromBuffer+0xc8>
		{
			/*...then read the remaining bytes from the start of the buffer. */
			configASSERT( xCount <= xMaxCount );
 800b4ce:	6a3a      	ldr	r2, [r7, #32]
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	429a      	cmp	r2, r3
 800b4d4:	d90a      	bls.n	800b4ec <prvReadBytesFromBuffer+0xb2>
	__asm volatile
 800b4d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4da:	f383 8811 	msr	BASEPRI, r3
 800b4de:	f3bf 8f6f 	isb	sy
 800b4e2:	f3bf 8f4f 	dsb	sy
 800b4e6:	613b      	str	r3, [r7, #16]
}
 800b4e8:	bf00      	nop
 800b4ea:	e7fe      	b.n	800b4ea <prvReadBytesFromBuffer+0xb0>
			memcpy( ( void * ) &( pucData[ xFirstLength ] ), ( void * ) ( pxStreamBuffer->pucBuffer ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800b4ec:	68ba      	ldr	r2, [r7, #8]
 800b4ee:	69fb      	ldr	r3, [r7, #28]
 800b4f0:	18d0      	adds	r0, r2, r3
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	6999      	ldr	r1, [r3, #24]
 800b4f6:	6a3a      	ldr	r2, [r7, #32]
 800b4f8:	69fb      	ldr	r3, [r7, #28]
 800b4fa:	1ad3      	subs	r3, r2, r3
 800b4fc:	461a      	mov	r2, r3
 800b4fe:	f002 f897 	bl	800d630 <memcpy>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Move the tail pointer to effectively remove the data read from
		the buffer. */
		xNextTail += xCount;
 800b502:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b504:	6a3b      	ldr	r3, [r7, #32]
 800b506:	4413      	add	r3, r2
 800b508:	627b      	str	r3, [r7, #36]	; 0x24

		if( xNextTail >= pxStreamBuffer->xLength )
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	689b      	ldr	r3, [r3, #8]
 800b50e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b510:	429a      	cmp	r2, r3
 800b512:	d304      	bcc.n	800b51e <prvReadBytesFromBuffer+0xe4>
		{
			xNextTail -= pxStreamBuffer->xLength;
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	689b      	ldr	r3, [r3, #8]
 800b518:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b51a:	1ad3      	subs	r3, r2, r3
 800b51c:	627b      	str	r3, [r7, #36]	; 0x24
		}

		pxStreamBuffer->xTail = xNextTail;
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b522:	601a      	str	r2, [r3, #0]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 800b524:	6a3b      	ldr	r3, [r7, #32]
}
 800b526:	4618      	mov	r0, r3
 800b528:	3728      	adds	r7, #40	; 0x28
 800b52a:	46bd      	mov	sp, r7
 800b52c:	bd80      	pop	{r7, pc}

0800b52e <prvBytesInBuffer>:
/*-----------------------------------------------------------*/

static size_t prvBytesInBuffer( const StreamBuffer_t * const pxStreamBuffer )
{
 800b52e:	b480      	push	{r7}
 800b530:	b085      	sub	sp, #20
 800b532:	af00      	add	r7, sp, #0
 800b534:	6078      	str	r0, [r7, #4]
/* Returns the distance between xTail and xHead. */
size_t xCount;

	xCount = pxStreamBuffer->xLength + pxStreamBuffer->xHead;
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	689a      	ldr	r2, [r3, #8]
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	685b      	ldr	r3, [r3, #4]
 800b53e:	4413      	add	r3, r2
 800b540:	60fb      	str	r3, [r7, #12]
	xCount -= pxStreamBuffer->xTail;
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	68fa      	ldr	r2, [r7, #12]
 800b548:	1ad3      	subs	r3, r2, r3
 800b54a:	60fb      	str	r3, [r7, #12]
	if ( xCount >= pxStreamBuffer->xLength )
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	689b      	ldr	r3, [r3, #8]
 800b550:	68fa      	ldr	r2, [r7, #12]
 800b552:	429a      	cmp	r2, r3
 800b554:	d304      	bcc.n	800b560 <prvBytesInBuffer+0x32>
	{
		xCount -= pxStreamBuffer->xLength;
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	689b      	ldr	r3, [r3, #8]
 800b55a:	68fa      	ldr	r2, [r7, #12]
 800b55c:	1ad3      	subs	r3, r2, r3
 800b55e:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 800b560:	68fb      	ldr	r3, [r7, #12]
}
 800b562:	4618      	mov	r0, r3
 800b564:	3714      	adds	r7, #20
 800b566:	46bd      	mov	sp, r7
 800b568:	bc80      	pop	{r7}
 800b56a:	4770      	bx	lr

0800b56c <prvInitialiseNewStreamBuffer>:
static void prvInitialiseNewStreamBuffer( StreamBuffer_t * const pxStreamBuffer,
										  uint8_t * const pucBuffer,
										  size_t xBufferSizeBytes,
										  size_t xTriggerLevelBytes,
										  BaseType_t xIsMessageBuffer )
{
 800b56c:	b580      	push	{r7, lr}
 800b56e:	b086      	sub	sp, #24
 800b570:	af00      	add	r7, sp, #0
 800b572:	60f8      	str	r0, [r7, #12]
 800b574:	60b9      	str	r1, [r7, #8]
 800b576:	607a      	str	r2, [r7, #4]
 800b578:	603b      	str	r3, [r7, #0]
	#if( configASSERT_DEFINED == 1 )
	{
		/* The value written just has to be identifiable when looking at the
		memory.  Don't use 0xA5 as that is the stack fill value and could
		result in confusion as to what is actually being observed. */
		const BaseType_t xWriteValue = 0x55;
 800b57a:	2355      	movs	r3, #85	; 0x55
 800b57c:	617b      	str	r3, [r7, #20]
		configASSERT( memset( pucBuffer, ( int ) xWriteValue, xBufferSizeBytes ) == pucBuffer );
 800b57e:	687a      	ldr	r2, [r7, #4]
 800b580:	6979      	ldr	r1, [r7, #20]
 800b582:	68b8      	ldr	r0, [r7, #8]
 800b584:	f002 f862 	bl	800d64c <memset>
 800b588:	4602      	mov	r2, r0
 800b58a:	68bb      	ldr	r3, [r7, #8]
 800b58c:	4293      	cmp	r3, r2
 800b58e:	d00a      	beq.n	800b5a6 <prvInitialiseNewStreamBuffer+0x3a>
	__asm volatile
 800b590:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b594:	f383 8811 	msr	BASEPRI, r3
 800b598:	f3bf 8f6f 	isb	sy
 800b59c:	f3bf 8f4f 	dsb	sy
 800b5a0:	613b      	str	r3, [r7, #16]
}
 800b5a2:	bf00      	nop
 800b5a4:	e7fe      	b.n	800b5a4 <prvInitialiseNewStreamBuffer+0x38>
	}
	#endif

	memset( ( void * ) pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) ); /*lint !e9087 memset() requires void *. */
 800b5a6:	2220      	movs	r2, #32
 800b5a8:	2100      	movs	r1, #0
 800b5aa:	68f8      	ldr	r0, [r7, #12]
 800b5ac:	f002 f84e 	bl	800d64c <memset>
	pxStreamBuffer->pucBuffer = pucBuffer;
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	68ba      	ldr	r2, [r7, #8]
 800b5b4:	619a      	str	r2, [r3, #24]
	pxStreamBuffer->xLength = xBufferSizeBytes;
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	687a      	ldr	r2, [r7, #4]
 800b5ba:	609a      	str	r2, [r3, #8]
	pxStreamBuffer->xTriggerLevelBytes = xTriggerLevelBytes;
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	683a      	ldr	r2, [r7, #0]
 800b5c0:	60da      	str	r2, [r3, #12]

	if( xIsMessageBuffer != pdFALSE )
 800b5c2:	6a3b      	ldr	r3, [r7, #32]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d006      	beq.n	800b5d6 <prvInitialiseNewStreamBuffer+0x6a>
	{
		pxStreamBuffer->ucFlags |= sbFLAGS_IS_MESSAGE_BUFFER;
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	7f1b      	ldrb	r3, [r3, #28]
 800b5cc:	f043 0301 	orr.w	r3, r3, #1
 800b5d0:	b2da      	uxtb	r2, r3
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	771a      	strb	r2, [r3, #28]
	}
}
 800b5d6:	bf00      	nop
 800b5d8:	3718      	adds	r7, #24
 800b5da:	46bd      	mov	sp, r7
 800b5dc:	bd80      	pop	{r7, pc}

0800b5de <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b5de:	b580      	push	{r7, lr}
 800b5e0:	b08e      	sub	sp, #56	; 0x38
 800b5e2:	af04      	add	r7, sp, #16
 800b5e4:	60f8      	str	r0, [r7, #12]
 800b5e6:	60b9      	str	r1, [r7, #8]
 800b5e8:	607a      	str	r2, [r7, #4]
 800b5ea:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b5ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d10a      	bne.n	800b608 <xTaskCreateStatic+0x2a>
	__asm volatile
 800b5f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5f6:	f383 8811 	msr	BASEPRI, r3
 800b5fa:	f3bf 8f6f 	isb	sy
 800b5fe:	f3bf 8f4f 	dsb	sy
 800b602:	623b      	str	r3, [r7, #32]
}
 800b604:	bf00      	nop
 800b606:	e7fe      	b.n	800b606 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b608:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d10a      	bne.n	800b624 <xTaskCreateStatic+0x46>
	__asm volatile
 800b60e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b612:	f383 8811 	msr	BASEPRI, r3
 800b616:	f3bf 8f6f 	isb	sy
 800b61a:	f3bf 8f4f 	dsb	sy
 800b61e:	61fb      	str	r3, [r7, #28]
}
 800b620:	bf00      	nop
 800b622:	e7fe      	b.n	800b622 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b624:	2354      	movs	r3, #84	; 0x54
 800b626:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b628:	693b      	ldr	r3, [r7, #16]
 800b62a:	2b54      	cmp	r3, #84	; 0x54
 800b62c:	d00a      	beq.n	800b644 <xTaskCreateStatic+0x66>
	__asm volatile
 800b62e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b632:	f383 8811 	msr	BASEPRI, r3
 800b636:	f3bf 8f6f 	isb	sy
 800b63a:	f3bf 8f4f 	dsb	sy
 800b63e:	61bb      	str	r3, [r7, #24]
}
 800b640:	bf00      	nop
 800b642:	e7fe      	b.n	800b642 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b644:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b646:	2b00      	cmp	r3, #0
 800b648:	d01e      	beq.n	800b688 <xTaskCreateStatic+0xaa>
 800b64a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d01b      	beq.n	800b688 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b650:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b652:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b656:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b658:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b65a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b65c:	2202      	movs	r2, #2
 800b65e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b662:	2300      	movs	r3, #0
 800b664:	9303      	str	r3, [sp, #12]
 800b666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b668:	9302      	str	r3, [sp, #8]
 800b66a:	f107 0314 	add.w	r3, r7, #20
 800b66e:	9301      	str	r3, [sp, #4]
 800b670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b672:	9300      	str	r3, [sp, #0]
 800b674:	683b      	ldr	r3, [r7, #0]
 800b676:	687a      	ldr	r2, [r7, #4]
 800b678:	68b9      	ldr	r1, [r7, #8]
 800b67a:	68f8      	ldr	r0, [r7, #12]
 800b67c:	f000 f850 	bl	800b720 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b680:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b682:	f000 f8d5 	bl	800b830 <prvAddNewTaskToReadyList>
 800b686:	e001      	b.n	800b68c <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 800b688:	2300      	movs	r3, #0
 800b68a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b68c:	697b      	ldr	r3, [r7, #20]
	}
 800b68e:	4618      	mov	r0, r3
 800b690:	3728      	adds	r7, #40	; 0x28
 800b692:	46bd      	mov	sp, r7
 800b694:	bd80      	pop	{r7, pc}

0800b696 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b696:	b580      	push	{r7, lr}
 800b698:	b08c      	sub	sp, #48	; 0x30
 800b69a:	af04      	add	r7, sp, #16
 800b69c:	60f8      	str	r0, [r7, #12]
 800b69e:	60b9      	str	r1, [r7, #8]
 800b6a0:	603b      	str	r3, [r7, #0]
 800b6a2:	4613      	mov	r3, r2
 800b6a4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b6a6:	88fb      	ldrh	r3, [r7, #6]
 800b6a8:	009b      	lsls	r3, r3, #2
 800b6aa:	4618      	mov	r0, r3
 800b6ac:	f001 fd8e 	bl	800d1cc <pvPortMalloc>
 800b6b0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b6b2:	697b      	ldr	r3, [r7, #20]
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d00e      	beq.n	800b6d6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800b6b8:	2054      	movs	r0, #84	; 0x54
 800b6ba:	f001 fd87 	bl	800d1cc <pvPortMalloc>
 800b6be:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b6c0:	69fb      	ldr	r3, [r7, #28]
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d003      	beq.n	800b6ce <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b6c6:	69fb      	ldr	r3, [r7, #28]
 800b6c8:	697a      	ldr	r2, [r7, #20]
 800b6ca:	631a      	str	r2, [r3, #48]	; 0x30
 800b6cc:	e005      	b.n	800b6da <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b6ce:	6978      	ldr	r0, [r7, #20]
 800b6d0:	f001 fe40 	bl	800d354 <vPortFree>
 800b6d4:	e001      	b.n	800b6da <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b6d6:	2300      	movs	r3, #0
 800b6d8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b6da:	69fb      	ldr	r3, [r7, #28]
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d017      	beq.n	800b710 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b6e0:	69fb      	ldr	r3, [r7, #28]
 800b6e2:	2200      	movs	r2, #0
 800b6e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b6e8:	88fa      	ldrh	r2, [r7, #6]
 800b6ea:	2300      	movs	r3, #0
 800b6ec:	9303      	str	r3, [sp, #12]
 800b6ee:	69fb      	ldr	r3, [r7, #28]
 800b6f0:	9302      	str	r3, [sp, #8]
 800b6f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6f4:	9301      	str	r3, [sp, #4]
 800b6f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6f8:	9300      	str	r3, [sp, #0]
 800b6fa:	683b      	ldr	r3, [r7, #0]
 800b6fc:	68b9      	ldr	r1, [r7, #8]
 800b6fe:	68f8      	ldr	r0, [r7, #12]
 800b700:	f000 f80e 	bl	800b720 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b704:	69f8      	ldr	r0, [r7, #28]
 800b706:	f000 f893 	bl	800b830 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b70a:	2301      	movs	r3, #1
 800b70c:	61bb      	str	r3, [r7, #24]
 800b70e:	e002      	b.n	800b716 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b710:	f04f 33ff 	mov.w	r3, #4294967295
 800b714:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b716:	69bb      	ldr	r3, [r7, #24]
	}
 800b718:	4618      	mov	r0, r3
 800b71a:	3720      	adds	r7, #32
 800b71c:	46bd      	mov	sp, r7
 800b71e:	bd80      	pop	{r7, pc}

0800b720 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b720:	b580      	push	{r7, lr}
 800b722:	b088      	sub	sp, #32
 800b724:	af00      	add	r7, sp, #0
 800b726:	60f8      	str	r0, [r7, #12]
 800b728:	60b9      	str	r1, [r7, #8]
 800b72a:	607a      	str	r2, [r7, #4]
 800b72c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b72e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b730:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	009b      	lsls	r3, r3, #2
 800b736:	461a      	mov	r2, r3
 800b738:	21a5      	movs	r1, #165	; 0xa5
 800b73a:	f001 ff87 	bl	800d64c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800b73e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b740:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800b748:	3b01      	subs	r3, #1
 800b74a:	009b      	lsls	r3, r3, #2
 800b74c:	4413      	add	r3, r2
 800b74e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800b750:	69bb      	ldr	r3, [r7, #24]
 800b752:	f023 0307 	bic.w	r3, r3, #7
 800b756:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b758:	69bb      	ldr	r3, [r7, #24]
 800b75a:	f003 0307 	and.w	r3, r3, #7
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d00a      	beq.n	800b778 <prvInitialiseNewTask+0x58>
	__asm volatile
 800b762:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b766:	f383 8811 	msr	BASEPRI, r3
 800b76a:	f3bf 8f6f 	isb	sy
 800b76e:	f3bf 8f4f 	dsb	sy
 800b772:	617b      	str	r3, [r7, #20]
}
 800b774:	bf00      	nop
 800b776:	e7fe      	b.n	800b776 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b778:	2300      	movs	r3, #0
 800b77a:	61fb      	str	r3, [r7, #28]
 800b77c:	e012      	b.n	800b7a4 <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b77e:	68ba      	ldr	r2, [r7, #8]
 800b780:	69fb      	ldr	r3, [r7, #28]
 800b782:	4413      	add	r3, r2
 800b784:	7819      	ldrb	r1, [r3, #0]
 800b786:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b788:	69fb      	ldr	r3, [r7, #28]
 800b78a:	4413      	add	r3, r2
 800b78c:	3334      	adds	r3, #52	; 0x34
 800b78e:	460a      	mov	r2, r1
 800b790:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800b792:	68ba      	ldr	r2, [r7, #8]
 800b794:	69fb      	ldr	r3, [r7, #28]
 800b796:	4413      	add	r3, r2
 800b798:	781b      	ldrb	r3, [r3, #0]
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d006      	beq.n	800b7ac <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b79e:	69fb      	ldr	r3, [r7, #28]
 800b7a0:	3301      	adds	r3, #1
 800b7a2:	61fb      	str	r3, [r7, #28]
 800b7a4:	69fb      	ldr	r3, [r7, #28]
 800b7a6:	2b0f      	cmp	r3, #15
 800b7a8:	d9e9      	bls.n	800b77e <prvInitialiseNewTask+0x5e>
 800b7aa:	e000      	b.n	800b7ae <prvInitialiseNewTask+0x8e>
		{
			break;
 800b7ac:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b7ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7b0:	2200      	movs	r2, #0
 800b7b2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b7b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7b8:	2b06      	cmp	r3, #6
 800b7ba:	d901      	bls.n	800b7c0 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b7bc:	2306      	movs	r3, #6
 800b7be:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b7c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b7c4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b7c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b7ca:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800b7cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7ce:	2200      	movs	r2, #0
 800b7d0:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b7d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7d4:	3304      	adds	r3, #4
 800b7d6:	4618      	mov	r0, r3
 800b7d8:	f7fe fe2d 	bl	800a436 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b7dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7de:	3318      	adds	r3, #24
 800b7e0:	4618      	mov	r0, r3
 800b7e2:	f7fe fe28 	bl	800a436 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b7e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b7ea:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b7ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7ee:	f1c3 0207 	rsb	r2, r3, #7
 800b7f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7f4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b7f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b7fa:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b7fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7fe:	2200      	movs	r2, #0
 800b800:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b802:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b804:	2200      	movs	r2, #0
 800b806:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b80a:	683a      	ldr	r2, [r7, #0]
 800b80c:	68f9      	ldr	r1, [r7, #12]
 800b80e:	69b8      	ldr	r0, [r7, #24]
 800b810:	f001 faee 	bl	800cdf0 <pxPortInitialiseStack>
 800b814:	4602      	mov	r2, r0
 800b816:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b818:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800b81a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d002      	beq.n	800b826 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b820:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b822:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b824:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b826:	bf00      	nop
 800b828:	3720      	adds	r7, #32
 800b82a:	46bd      	mov	sp, r7
 800b82c:	bd80      	pop	{r7, pc}
	...

0800b830 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b830:	b580      	push	{r7, lr}
 800b832:	b082      	sub	sp, #8
 800b834:	af00      	add	r7, sp, #0
 800b836:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b838:	f001 fbc8 	bl	800cfcc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b83c:	4b2a      	ldr	r3, [pc, #168]	; (800b8e8 <prvAddNewTaskToReadyList+0xb8>)
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	3301      	adds	r3, #1
 800b842:	4a29      	ldr	r2, [pc, #164]	; (800b8e8 <prvAddNewTaskToReadyList+0xb8>)
 800b844:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b846:	4b29      	ldr	r3, [pc, #164]	; (800b8ec <prvAddNewTaskToReadyList+0xbc>)
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d109      	bne.n	800b862 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b84e:	4a27      	ldr	r2, [pc, #156]	; (800b8ec <prvAddNewTaskToReadyList+0xbc>)
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b854:	4b24      	ldr	r3, [pc, #144]	; (800b8e8 <prvAddNewTaskToReadyList+0xb8>)
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	2b01      	cmp	r3, #1
 800b85a:	d110      	bne.n	800b87e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b85c:	f000 fc42 	bl	800c0e4 <prvInitialiseTaskLists>
 800b860:	e00d      	b.n	800b87e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b862:	4b23      	ldr	r3, [pc, #140]	; (800b8f0 <prvAddNewTaskToReadyList+0xc0>)
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	2b00      	cmp	r3, #0
 800b868:	d109      	bne.n	800b87e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b86a:	4b20      	ldr	r3, [pc, #128]	; (800b8ec <prvAddNewTaskToReadyList+0xbc>)
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b874:	429a      	cmp	r2, r3
 800b876:	d802      	bhi.n	800b87e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b878:	4a1c      	ldr	r2, [pc, #112]	; (800b8ec <prvAddNewTaskToReadyList+0xbc>)
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b87e:	4b1d      	ldr	r3, [pc, #116]	; (800b8f4 <prvAddNewTaskToReadyList+0xc4>)
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	3301      	adds	r3, #1
 800b884:	4a1b      	ldr	r2, [pc, #108]	; (800b8f4 <prvAddNewTaskToReadyList+0xc4>)
 800b886:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b88c:	2201      	movs	r2, #1
 800b88e:	409a      	lsls	r2, r3
 800b890:	4b19      	ldr	r3, [pc, #100]	; (800b8f8 <prvAddNewTaskToReadyList+0xc8>)
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	4313      	orrs	r3, r2
 800b896:	4a18      	ldr	r2, [pc, #96]	; (800b8f8 <prvAddNewTaskToReadyList+0xc8>)
 800b898:	6013      	str	r3, [r2, #0]
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b89e:	4613      	mov	r3, r2
 800b8a0:	009b      	lsls	r3, r3, #2
 800b8a2:	4413      	add	r3, r2
 800b8a4:	009b      	lsls	r3, r3, #2
 800b8a6:	4a15      	ldr	r2, [pc, #84]	; (800b8fc <prvAddNewTaskToReadyList+0xcc>)
 800b8a8:	441a      	add	r2, r3
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	3304      	adds	r3, #4
 800b8ae:	4619      	mov	r1, r3
 800b8b0:	4610      	mov	r0, r2
 800b8b2:	f7fe fdcc 	bl	800a44e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b8b6:	f001 fbb9 	bl	800d02c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b8ba:	4b0d      	ldr	r3, [pc, #52]	; (800b8f0 <prvAddNewTaskToReadyList+0xc0>)
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d00e      	beq.n	800b8e0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b8c2:	4b0a      	ldr	r3, [pc, #40]	; (800b8ec <prvAddNewTaskToReadyList+0xbc>)
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8cc:	429a      	cmp	r2, r3
 800b8ce:	d207      	bcs.n	800b8e0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b8d0:	4b0b      	ldr	r3, [pc, #44]	; (800b900 <prvAddNewTaskToReadyList+0xd0>)
 800b8d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b8d6:	601a      	str	r2, [r3, #0]
 800b8d8:	f3bf 8f4f 	dsb	sy
 800b8dc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b8e0:	bf00      	nop
 800b8e2:	3708      	adds	r7, #8
 800b8e4:	46bd      	mov	sp, r7
 800b8e6:	bd80      	pop	{r7, pc}
 800b8e8:	200014cc 	.word	0x200014cc
 800b8ec:	200013cc 	.word	0x200013cc
 800b8f0:	200014d8 	.word	0x200014d8
 800b8f4:	200014e8 	.word	0x200014e8
 800b8f8:	200014d4 	.word	0x200014d4
 800b8fc:	200013d0 	.word	0x200013d0
 800b900:	e000ed04 	.word	0xe000ed04

0800b904 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b904:	b580      	push	{r7, lr}
 800b906:	b084      	sub	sp, #16
 800b908:	af00      	add	r7, sp, #0
 800b90a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b90c:	2300      	movs	r3, #0
 800b90e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	2b00      	cmp	r3, #0
 800b914:	d017      	beq.n	800b946 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b916:	4b13      	ldr	r3, [pc, #76]	; (800b964 <vTaskDelay+0x60>)
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d00a      	beq.n	800b934 <vTaskDelay+0x30>
	__asm volatile
 800b91e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b922:	f383 8811 	msr	BASEPRI, r3
 800b926:	f3bf 8f6f 	isb	sy
 800b92a:	f3bf 8f4f 	dsb	sy
 800b92e:	60bb      	str	r3, [r7, #8]
}
 800b930:	bf00      	nop
 800b932:	e7fe      	b.n	800b932 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b934:	f000 f880 	bl	800ba38 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b938:	2100      	movs	r1, #0
 800b93a:	6878      	ldr	r0, [r7, #4]
 800b93c:	f000 fe6a 	bl	800c614 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b940:	f000 f888 	bl	800ba54 <xTaskResumeAll>
 800b944:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d107      	bne.n	800b95c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800b94c:	4b06      	ldr	r3, [pc, #24]	; (800b968 <vTaskDelay+0x64>)
 800b94e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b952:	601a      	str	r2, [r3, #0]
 800b954:	f3bf 8f4f 	dsb	sy
 800b958:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b95c:	bf00      	nop
 800b95e:	3710      	adds	r7, #16
 800b960:	46bd      	mov	sp, r7
 800b962:	bd80      	pop	{r7, pc}
 800b964:	200014f4 	.word	0x200014f4
 800b968:	e000ed04 	.word	0xe000ed04

0800b96c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b96c:	b580      	push	{r7, lr}
 800b96e:	b08a      	sub	sp, #40	; 0x28
 800b970:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b972:	2300      	movs	r3, #0
 800b974:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b976:	2300      	movs	r3, #0
 800b978:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b97a:	463a      	mov	r2, r7
 800b97c:	1d39      	adds	r1, r7, #4
 800b97e:	f107 0308 	add.w	r3, r7, #8
 800b982:	4618      	mov	r0, r3
 800b984:	f7f7 fdc0 	bl	8003508 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b988:	6839      	ldr	r1, [r7, #0]
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	68ba      	ldr	r2, [r7, #8]
 800b98e:	9202      	str	r2, [sp, #8]
 800b990:	9301      	str	r3, [sp, #4]
 800b992:	2300      	movs	r3, #0
 800b994:	9300      	str	r3, [sp, #0]
 800b996:	2300      	movs	r3, #0
 800b998:	460a      	mov	r2, r1
 800b99a:	4921      	ldr	r1, [pc, #132]	; (800ba20 <vTaskStartScheduler+0xb4>)
 800b99c:	4821      	ldr	r0, [pc, #132]	; (800ba24 <vTaskStartScheduler+0xb8>)
 800b99e:	f7ff fe1e 	bl	800b5de <xTaskCreateStatic>
 800b9a2:	4603      	mov	r3, r0
 800b9a4:	4a20      	ldr	r2, [pc, #128]	; (800ba28 <vTaskStartScheduler+0xbc>)
 800b9a6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b9a8:	4b1f      	ldr	r3, [pc, #124]	; (800ba28 <vTaskStartScheduler+0xbc>)
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d002      	beq.n	800b9b6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b9b0:	2301      	movs	r3, #1
 800b9b2:	617b      	str	r3, [r7, #20]
 800b9b4:	e001      	b.n	800b9ba <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b9b6:	2300      	movs	r3, #0
 800b9b8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b9ba:	697b      	ldr	r3, [r7, #20]
 800b9bc:	2b01      	cmp	r3, #1
 800b9be:	d102      	bne.n	800b9c6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b9c0:	f000 fe8e 	bl	800c6e0 <xTimerCreateTimerTask>
 800b9c4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b9c6:	697b      	ldr	r3, [r7, #20]
 800b9c8:	2b01      	cmp	r3, #1
 800b9ca:	d116      	bne.n	800b9fa <vTaskStartScheduler+0x8e>
	__asm volatile
 800b9cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9d0:	f383 8811 	msr	BASEPRI, r3
 800b9d4:	f3bf 8f6f 	isb	sy
 800b9d8:	f3bf 8f4f 	dsb	sy
 800b9dc:	613b      	str	r3, [r7, #16]
}
 800b9de:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b9e0:	4b12      	ldr	r3, [pc, #72]	; (800ba2c <vTaskStartScheduler+0xc0>)
 800b9e2:	f04f 32ff 	mov.w	r2, #4294967295
 800b9e6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b9e8:	4b11      	ldr	r3, [pc, #68]	; (800ba30 <vTaskStartScheduler+0xc4>)
 800b9ea:	2201      	movs	r2, #1
 800b9ec:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800b9ee:	4b11      	ldr	r3, [pc, #68]	; (800ba34 <vTaskStartScheduler+0xc8>)
 800b9f0:	2200      	movs	r2, #0
 800b9f2:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b9f4:	f001 fa78 	bl	800cee8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b9f8:	e00e      	b.n	800ba18 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b9fa:	697b      	ldr	r3, [r7, #20]
 800b9fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba00:	d10a      	bne.n	800ba18 <vTaskStartScheduler+0xac>
	__asm volatile
 800ba02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba06:	f383 8811 	msr	BASEPRI, r3
 800ba0a:	f3bf 8f6f 	isb	sy
 800ba0e:	f3bf 8f4f 	dsb	sy
 800ba12:	60fb      	str	r3, [r7, #12]
}
 800ba14:	bf00      	nop
 800ba16:	e7fe      	b.n	800ba16 <vTaskStartScheduler+0xaa>
}
 800ba18:	bf00      	nop
 800ba1a:	3718      	adds	r7, #24
 800ba1c:	46bd      	mov	sp, r7
 800ba1e:	bd80      	pop	{r7, pc}
 800ba20:	08011a70 	.word	0x08011a70
 800ba24:	0800c0b5 	.word	0x0800c0b5
 800ba28:	200014f0 	.word	0x200014f0
 800ba2c:	200014ec 	.word	0x200014ec
 800ba30:	200014d8 	.word	0x200014d8
 800ba34:	200014d0 	.word	0x200014d0

0800ba38 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ba38:	b480      	push	{r7}
 800ba3a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800ba3c:	4b04      	ldr	r3, [pc, #16]	; (800ba50 <vTaskSuspendAll+0x18>)
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	3301      	adds	r3, #1
 800ba42:	4a03      	ldr	r2, [pc, #12]	; (800ba50 <vTaskSuspendAll+0x18>)
 800ba44:	6013      	str	r3, [r2, #0]
}
 800ba46:	bf00      	nop
 800ba48:	46bd      	mov	sp, r7
 800ba4a:	bc80      	pop	{r7}
 800ba4c:	4770      	bx	lr
 800ba4e:	bf00      	nop
 800ba50:	200014f4 	.word	0x200014f4

0800ba54 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ba54:	b580      	push	{r7, lr}
 800ba56:	b084      	sub	sp, #16
 800ba58:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ba5a:	2300      	movs	r3, #0
 800ba5c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ba5e:	2300      	movs	r3, #0
 800ba60:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ba62:	4b41      	ldr	r3, [pc, #260]	; (800bb68 <xTaskResumeAll+0x114>)
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d10a      	bne.n	800ba80 <xTaskResumeAll+0x2c>
	__asm volatile
 800ba6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba6e:	f383 8811 	msr	BASEPRI, r3
 800ba72:	f3bf 8f6f 	isb	sy
 800ba76:	f3bf 8f4f 	dsb	sy
 800ba7a:	603b      	str	r3, [r7, #0]
}
 800ba7c:	bf00      	nop
 800ba7e:	e7fe      	b.n	800ba7e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ba80:	f001 faa4 	bl	800cfcc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ba84:	4b38      	ldr	r3, [pc, #224]	; (800bb68 <xTaskResumeAll+0x114>)
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	3b01      	subs	r3, #1
 800ba8a:	4a37      	ldr	r2, [pc, #220]	; (800bb68 <xTaskResumeAll+0x114>)
 800ba8c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ba8e:	4b36      	ldr	r3, [pc, #216]	; (800bb68 <xTaskResumeAll+0x114>)
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d161      	bne.n	800bb5a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ba96:	4b35      	ldr	r3, [pc, #212]	; (800bb6c <xTaskResumeAll+0x118>)
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d05d      	beq.n	800bb5a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ba9e:	e02e      	b.n	800bafe <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800baa0:	4b33      	ldr	r3, [pc, #204]	; (800bb70 <xTaskResumeAll+0x11c>)
 800baa2:	68db      	ldr	r3, [r3, #12]
 800baa4:	68db      	ldr	r3, [r3, #12]
 800baa6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	3318      	adds	r3, #24
 800baac:	4618      	mov	r0, r3
 800baae:	f7fe fd29 	bl	800a504 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	3304      	adds	r3, #4
 800bab6:	4618      	mov	r0, r3
 800bab8:	f7fe fd24 	bl	800a504 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bac0:	2201      	movs	r2, #1
 800bac2:	409a      	lsls	r2, r3
 800bac4:	4b2b      	ldr	r3, [pc, #172]	; (800bb74 <xTaskResumeAll+0x120>)
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	4313      	orrs	r3, r2
 800baca:	4a2a      	ldr	r2, [pc, #168]	; (800bb74 <xTaskResumeAll+0x120>)
 800bacc:	6013      	str	r3, [r2, #0]
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bad2:	4613      	mov	r3, r2
 800bad4:	009b      	lsls	r3, r3, #2
 800bad6:	4413      	add	r3, r2
 800bad8:	009b      	lsls	r3, r3, #2
 800bada:	4a27      	ldr	r2, [pc, #156]	; (800bb78 <xTaskResumeAll+0x124>)
 800badc:	441a      	add	r2, r3
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	3304      	adds	r3, #4
 800bae2:	4619      	mov	r1, r3
 800bae4:	4610      	mov	r0, r2
 800bae6:	f7fe fcb2 	bl	800a44e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800baee:	4b23      	ldr	r3, [pc, #140]	; (800bb7c <xTaskResumeAll+0x128>)
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800baf4:	429a      	cmp	r2, r3
 800baf6:	d302      	bcc.n	800bafe <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800baf8:	4b21      	ldr	r3, [pc, #132]	; (800bb80 <xTaskResumeAll+0x12c>)
 800bafa:	2201      	movs	r2, #1
 800bafc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bafe:	4b1c      	ldr	r3, [pc, #112]	; (800bb70 <xTaskResumeAll+0x11c>)
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d1cc      	bne.n	800baa0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800bb06:	68fb      	ldr	r3, [r7, #12]
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d001      	beq.n	800bb10 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800bb0c:	f000 fb88 	bl	800c220 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800bb10:	4b1c      	ldr	r3, [pc, #112]	; (800bb84 <xTaskResumeAll+0x130>)
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d010      	beq.n	800bb3e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800bb1c:	f000 f856 	bl	800bbcc <xTaskIncrementTick>
 800bb20:	4603      	mov	r3, r0
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d002      	beq.n	800bb2c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800bb26:	4b16      	ldr	r3, [pc, #88]	; (800bb80 <xTaskResumeAll+0x12c>)
 800bb28:	2201      	movs	r2, #1
 800bb2a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	3b01      	subs	r3, #1
 800bb30:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d1f1      	bne.n	800bb1c <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 800bb38:	4b12      	ldr	r3, [pc, #72]	; (800bb84 <xTaskResumeAll+0x130>)
 800bb3a:	2200      	movs	r2, #0
 800bb3c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800bb3e:	4b10      	ldr	r3, [pc, #64]	; (800bb80 <xTaskResumeAll+0x12c>)
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d009      	beq.n	800bb5a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800bb46:	2301      	movs	r3, #1
 800bb48:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800bb4a:	4b0f      	ldr	r3, [pc, #60]	; (800bb88 <xTaskResumeAll+0x134>)
 800bb4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bb50:	601a      	str	r2, [r3, #0]
 800bb52:	f3bf 8f4f 	dsb	sy
 800bb56:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bb5a:	f001 fa67 	bl	800d02c <vPortExitCritical>

	return xAlreadyYielded;
 800bb5e:	68bb      	ldr	r3, [r7, #8]
}
 800bb60:	4618      	mov	r0, r3
 800bb62:	3710      	adds	r7, #16
 800bb64:	46bd      	mov	sp, r7
 800bb66:	bd80      	pop	{r7, pc}
 800bb68:	200014f4 	.word	0x200014f4
 800bb6c:	200014cc 	.word	0x200014cc
 800bb70:	2000148c 	.word	0x2000148c
 800bb74:	200014d4 	.word	0x200014d4
 800bb78:	200013d0 	.word	0x200013d0
 800bb7c:	200013cc 	.word	0x200013cc
 800bb80:	200014e0 	.word	0x200014e0
 800bb84:	200014dc 	.word	0x200014dc
 800bb88:	e000ed04 	.word	0xe000ed04

0800bb8c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800bb8c:	b480      	push	{r7}
 800bb8e:	b083      	sub	sp, #12
 800bb90:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800bb92:	4b04      	ldr	r3, [pc, #16]	; (800bba4 <xTaskGetTickCount+0x18>)
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800bb98:	687b      	ldr	r3, [r7, #4]
}
 800bb9a:	4618      	mov	r0, r3
 800bb9c:	370c      	adds	r7, #12
 800bb9e:	46bd      	mov	sp, r7
 800bba0:	bc80      	pop	{r7}
 800bba2:	4770      	bx	lr
 800bba4:	200014d0 	.word	0x200014d0

0800bba8 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800bba8:	b580      	push	{r7, lr}
 800bbaa:	b082      	sub	sp, #8
 800bbac:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bbae:	f001 facf 	bl	800d150 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800bbb2:	2300      	movs	r3, #0
 800bbb4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800bbb6:	4b04      	ldr	r3, [pc, #16]	; (800bbc8 <xTaskGetTickCountFromISR+0x20>)
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bbbc:	683b      	ldr	r3, [r7, #0]
}
 800bbbe:	4618      	mov	r0, r3
 800bbc0:	3708      	adds	r7, #8
 800bbc2:	46bd      	mov	sp, r7
 800bbc4:	bd80      	pop	{r7, pc}
 800bbc6:	bf00      	nop
 800bbc8:	200014d0 	.word	0x200014d0

0800bbcc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800bbcc:	b580      	push	{r7, lr}
 800bbce:	b086      	sub	sp, #24
 800bbd0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800bbd2:	2300      	movs	r3, #0
 800bbd4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bbd6:	4b51      	ldr	r3, [pc, #324]	; (800bd1c <xTaskIncrementTick+0x150>)
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	f040 808d 	bne.w	800bcfa <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800bbe0:	4b4f      	ldr	r3, [pc, #316]	; (800bd20 <xTaskIncrementTick+0x154>)
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	3301      	adds	r3, #1
 800bbe6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800bbe8:	4a4d      	ldr	r2, [pc, #308]	; (800bd20 <xTaskIncrementTick+0x154>)
 800bbea:	693b      	ldr	r3, [r7, #16]
 800bbec:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800bbee:	693b      	ldr	r3, [r7, #16]
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d120      	bne.n	800bc36 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800bbf4:	4b4b      	ldr	r3, [pc, #300]	; (800bd24 <xTaskIncrementTick+0x158>)
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d00a      	beq.n	800bc14 <xTaskIncrementTick+0x48>
	__asm volatile
 800bbfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc02:	f383 8811 	msr	BASEPRI, r3
 800bc06:	f3bf 8f6f 	isb	sy
 800bc0a:	f3bf 8f4f 	dsb	sy
 800bc0e:	603b      	str	r3, [r7, #0]
}
 800bc10:	bf00      	nop
 800bc12:	e7fe      	b.n	800bc12 <xTaskIncrementTick+0x46>
 800bc14:	4b43      	ldr	r3, [pc, #268]	; (800bd24 <xTaskIncrementTick+0x158>)
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	60fb      	str	r3, [r7, #12]
 800bc1a:	4b43      	ldr	r3, [pc, #268]	; (800bd28 <xTaskIncrementTick+0x15c>)
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	4a41      	ldr	r2, [pc, #260]	; (800bd24 <xTaskIncrementTick+0x158>)
 800bc20:	6013      	str	r3, [r2, #0]
 800bc22:	4a41      	ldr	r2, [pc, #260]	; (800bd28 <xTaskIncrementTick+0x15c>)
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	6013      	str	r3, [r2, #0]
 800bc28:	4b40      	ldr	r3, [pc, #256]	; (800bd2c <xTaskIncrementTick+0x160>)
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	3301      	adds	r3, #1
 800bc2e:	4a3f      	ldr	r2, [pc, #252]	; (800bd2c <xTaskIncrementTick+0x160>)
 800bc30:	6013      	str	r3, [r2, #0]
 800bc32:	f000 faf5 	bl	800c220 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800bc36:	4b3e      	ldr	r3, [pc, #248]	; (800bd30 <xTaskIncrementTick+0x164>)
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	693a      	ldr	r2, [r7, #16]
 800bc3c:	429a      	cmp	r2, r3
 800bc3e:	d34d      	bcc.n	800bcdc <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bc40:	4b38      	ldr	r3, [pc, #224]	; (800bd24 <xTaskIncrementTick+0x158>)
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d101      	bne.n	800bc4e <xTaskIncrementTick+0x82>
 800bc4a:	2301      	movs	r3, #1
 800bc4c:	e000      	b.n	800bc50 <xTaskIncrementTick+0x84>
 800bc4e:	2300      	movs	r3, #0
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d004      	beq.n	800bc5e <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bc54:	4b36      	ldr	r3, [pc, #216]	; (800bd30 <xTaskIncrementTick+0x164>)
 800bc56:	f04f 32ff 	mov.w	r2, #4294967295
 800bc5a:	601a      	str	r2, [r3, #0]
					break;
 800bc5c:	e03e      	b.n	800bcdc <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800bc5e:	4b31      	ldr	r3, [pc, #196]	; (800bd24 <xTaskIncrementTick+0x158>)
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	68db      	ldr	r3, [r3, #12]
 800bc64:	68db      	ldr	r3, [r3, #12]
 800bc66:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800bc68:	68bb      	ldr	r3, [r7, #8]
 800bc6a:	685b      	ldr	r3, [r3, #4]
 800bc6c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800bc6e:	693a      	ldr	r2, [r7, #16]
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	429a      	cmp	r2, r3
 800bc74:	d203      	bcs.n	800bc7e <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800bc76:	4a2e      	ldr	r2, [pc, #184]	; (800bd30 <xTaskIncrementTick+0x164>)
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	6013      	str	r3, [r2, #0]
						break;
 800bc7c:	e02e      	b.n	800bcdc <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bc7e:	68bb      	ldr	r3, [r7, #8]
 800bc80:	3304      	adds	r3, #4
 800bc82:	4618      	mov	r0, r3
 800bc84:	f7fe fc3e 	bl	800a504 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800bc88:	68bb      	ldr	r3, [r7, #8]
 800bc8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d004      	beq.n	800bc9a <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bc90:	68bb      	ldr	r3, [r7, #8]
 800bc92:	3318      	adds	r3, #24
 800bc94:	4618      	mov	r0, r3
 800bc96:	f7fe fc35 	bl	800a504 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800bc9a:	68bb      	ldr	r3, [r7, #8]
 800bc9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc9e:	2201      	movs	r2, #1
 800bca0:	409a      	lsls	r2, r3
 800bca2:	4b24      	ldr	r3, [pc, #144]	; (800bd34 <xTaskIncrementTick+0x168>)
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	4313      	orrs	r3, r2
 800bca8:	4a22      	ldr	r2, [pc, #136]	; (800bd34 <xTaskIncrementTick+0x168>)
 800bcaa:	6013      	str	r3, [r2, #0]
 800bcac:	68bb      	ldr	r3, [r7, #8]
 800bcae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bcb0:	4613      	mov	r3, r2
 800bcb2:	009b      	lsls	r3, r3, #2
 800bcb4:	4413      	add	r3, r2
 800bcb6:	009b      	lsls	r3, r3, #2
 800bcb8:	4a1f      	ldr	r2, [pc, #124]	; (800bd38 <xTaskIncrementTick+0x16c>)
 800bcba:	441a      	add	r2, r3
 800bcbc:	68bb      	ldr	r3, [r7, #8]
 800bcbe:	3304      	adds	r3, #4
 800bcc0:	4619      	mov	r1, r3
 800bcc2:	4610      	mov	r0, r2
 800bcc4:	f7fe fbc3 	bl	800a44e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bcc8:	68bb      	ldr	r3, [r7, #8]
 800bcca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bccc:	4b1b      	ldr	r3, [pc, #108]	; (800bd3c <xTaskIncrementTick+0x170>)
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bcd2:	429a      	cmp	r2, r3
 800bcd4:	d3b4      	bcc.n	800bc40 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800bcd6:	2301      	movs	r3, #1
 800bcd8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bcda:	e7b1      	b.n	800bc40 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800bcdc:	4b17      	ldr	r3, [pc, #92]	; (800bd3c <xTaskIncrementTick+0x170>)
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bce2:	4915      	ldr	r1, [pc, #84]	; (800bd38 <xTaskIncrementTick+0x16c>)
 800bce4:	4613      	mov	r3, r2
 800bce6:	009b      	lsls	r3, r3, #2
 800bce8:	4413      	add	r3, r2
 800bcea:	009b      	lsls	r3, r3, #2
 800bcec:	440b      	add	r3, r1
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	2b01      	cmp	r3, #1
 800bcf2:	d907      	bls.n	800bd04 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 800bcf4:	2301      	movs	r3, #1
 800bcf6:	617b      	str	r3, [r7, #20]
 800bcf8:	e004      	b.n	800bd04 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800bcfa:	4b11      	ldr	r3, [pc, #68]	; (800bd40 <xTaskIncrementTick+0x174>)
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	3301      	adds	r3, #1
 800bd00:	4a0f      	ldr	r2, [pc, #60]	; (800bd40 <xTaskIncrementTick+0x174>)
 800bd02:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800bd04:	4b0f      	ldr	r3, [pc, #60]	; (800bd44 <xTaskIncrementTick+0x178>)
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d001      	beq.n	800bd10 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 800bd0c:	2301      	movs	r3, #1
 800bd0e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800bd10:	697b      	ldr	r3, [r7, #20]
}
 800bd12:	4618      	mov	r0, r3
 800bd14:	3718      	adds	r7, #24
 800bd16:	46bd      	mov	sp, r7
 800bd18:	bd80      	pop	{r7, pc}
 800bd1a:	bf00      	nop
 800bd1c:	200014f4 	.word	0x200014f4
 800bd20:	200014d0 	.word	0x200014d0
 800bd24:	20001484 	.word	0x20001484
 800bd28:	20001488 	.word	0x20001488
 800bd2c:	200014e4 	.word	0x200014e4
 800bd30:	200014ec 	.word	0x200014ec
 800bd34:	200014d4 	.word	0x200014d4
 800bd38:	200013d0 	.word	0x200013d0
 800bd3c:	200013cc 	.word	0x200013cc
 800bd40:	200014dc 	.word	0x200014dc
 800bd44:	200014e0 	.word	0x200014e0

0800bd48 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800bd48:	b480      	push	{r7}
 800bd4a:	b087      	sub	sp, #28
 800bd4c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800bd4e:	4b26      	ldr	r3, [pc, #152]	; (800bde8 <vTaskSwitchContext+0xa0>)
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d003      	beq.n	800bd5e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800bd56:	4b25      	ldr	r3, [pc, #148]	; (800bdec <vTaskSwitchContext+0xa4>)
 800bd58:	2201      	movs	r2, #1
 800bd5a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800bd5c:	e03f      	b.n	800bdde <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800bd5e:	4b23      	ldr	r3, [pc, #140]	; (800bdec <vTaskSwitchContext+0xa4>)
 800bd60:	2200      	movs	r2, #0
 800bd62:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800bd64:	4b22      	ldr	r3, [pc, #136]	; (800bdf0 <vTaskSwitchContext+0xa8>)
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	fab3 f383 	clz	r3, r3
 800bd70:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800bd72:	7afb      	ldrb	r3, [r7, #11]
 800bd74:	f1c3 031f 	rsb	r3, r3, #31
 800bd78:	617b      	str	r3, [r7, #20]
 800bd7a:	491e      	ldr	r1, [pc, #120]	; (800bdf4 <vTaskSwitchContext+0xac>)
 800bd7c:	697a      	ldr	r2, [r7, #20]
 800bd7e:	4613      	mov	r3, r2
 800bd80:	009b      	lsls	r3, r3, #2
 800bd82:	4413      	add	r3, r2
 800bd84:	009b      	lsls	r3, r3, #2
 800bd86:	440b      	add	r3, r1
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d10a      	bne.n	800bda4 <vTaskSwitchContext+0x5c>
	__asm volatile
 800bd8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd92:	f383 8811 	msr	BASEPRI, r3
 800bd96:	f3bf 8f6f 	isb	sy
 800bd9a:	f3bf 8f4f 	dsb	sy
 800bd9e:	607b      	str	r3, [r7, #4]
}
 800bda0:	bf00      	nop
 800bda2:	e7fe      	b.n	800bda2 <vTaskSwitchContext+0x5a>
 800bda4:	697a      	ldr	r2, [r7, #20]
 800bda6:	4613      	mov	r3, r2
 800bda8:	009b      	lsls	r3, r3, #2
 800bdaa:	4413      	add	r3, r2
 800bdac:	009b      	lsls	r3, r3, #2
 800bdae:	4a11      	ldr	r2, [pc, #68]	; (800bdf4 <vTaskSwitchContext+0xac>)
 800bdb0:	4413      	add	r3, r2
 800bdb2:	613b      	str	r3, [r7, #16]
 800bdb4:	693b      	ldr	r3, [r7, #16]
 800bdb6:	685b      	ldr	r3, [r3, #4]
 800bdb8:	685a      	ldr	r2, [r3, #4]
 800bdba:	693b      	ldr	r3, [r7, #16]
 800bdbc:	605a      	str	r2, [r3, #4]
 800bdbe:	693b      	ldr	r3, [r7, #16]
 800bdc0:	685a      	ldr	r2, [r3, #4]
 800bdc2:	693b      	ldr	r3, [r7, #16]
 800bdc4:	3308      	adds	r3, #8
 800bdc6:	429a      	cmp	r2, r3
 800bdc8:	d104      	bne.n	800bdd4 <vTaskSwitchContext+0x8c>
 800bdca:	693b      	ldr	r3, [r7, #16]
 800bdcc:	685b      	ldr	r3, [r3, #4]
 800bdce:	685a      	ldr	r2, [r3, #4]
 800bdd0:	693b      	ldr	r3, [r7, #16]
 800bdd2:	605a      	str	r2, [r3, #4]
 800bdd4:	693b      	ldr	r3, [r7, #16]
 800bdd6:	685b      	ldr	r3, [r3, #4]
 800bdd8:	68db      	ldr	r3, [r3, #12]
 800bdda:	4a07      	ldr	r2, [pc, #28]	; (800bdf8 <vTaskSwitchContext+0xb0>)
 800bddc:	6013      	str	r3, [r2, #0]
}
 800bdde:	bf00      	nop
 800bde0:	371c      	adds	r7, #28
 800bde2:	46bd      	mov	sp, r7
 800bde4:	bc80      	pop	{r7}
 800bde6:	4770      	bx	lr
 800bde8:	200014f4 	.word	0x200014f4
 800bdec:	200014e0 	.word	0x200014e0
 800bdf0:	200014d4 	.word	0x200014d4
 800bdf4:	200013d0 	.word	0x200013d0
 800bdf8:	200013cc 	.word	0x200013cc

0800bdfc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800bdfc:	b580      	push	{r7, lr}
 800bdfe:	b084      	sub	sp, #16
 800be00:	af00      	add	r7, sp, #0
 800be02:	6078      	str	r0, [r7, #4]
 800be04:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d10a      	bne.n	800be22 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800be0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be10:	f383 8811 	msr	BASEPRI, r3
 800be14:	f3bf 8f6f 	isb	sy
 800be18:	f3bf 8f4f 	dsb	sy
 800be1c:	60fb      	str	r3, [r7, #12]
}
 800be1e:	bf00      	nop
 800be20:	e7fe      	b.n	800be20 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800be22:	4b07      	ldr	r3, [pc, #28]	; (800be40 <vTaskPlaceOnEventList+0x44>)
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	3318      	adds	r3, #24
 800be28:	4619      	mov	r1, r3
 800be2a:	6878      	ldr	r0, [r7, #4]
 800be2c:	f7fe fb32 	bl	800a494 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800be30:	2101      	movs	r1, #1
 800be32:	6838      	ldr	r0, [r7, #0]
 800be34:	f000 fbee 	bl	800c614 <prvAddCurrentTaskToDelayedList>
}
 800be38:	bf00      	nop
 800be3a:	3710      	adds	r7, #16
 800be3c:	46bd      	mov	sp, r7
 800be3e:	bd80      	pop	{r7, pc}
 800be40:	200013cc 	.word	0x200013cc

0800be44 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800be44:	b580      	push	{r7, lr}
 800be46:	b086      	sub	sp, #24
 800be48:	af00      	add	r7, sp, #0
 800be4a:	60f8      	str	r0, [r7, #12]
 800be4c:	60b9      	str	r1, [r7, #8]
 800be4e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	2b00      	cmp	r3, #0
 800be54:	d10a      	bne.n	800be6c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800be56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be5a:	f383 8811 	msr	BASEPRI, r3
 800be5e:	f3bf 8f6f 	isb	sy
 800be62:	f3bf 8f4f 	dsb	sy
 800be66:	617b      	str	r3, [r7, #20]
}
 800be68:	bf00      	nop
 800be6a:	e7fe      	b.n	800be6a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800be6c:	4b0a      	ldr	r3, [pc, #40]	; (800be98 <vTaskPlaceOnEventListRestricted+0x54>)
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	3318      	adds	r3, #24
 800be72:	4619      	mov	r1, r3
 800be74:	68f8      	ldr	r0, [r7, #12]
 800be76:	f7fe faea 	bl	800a44e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	d002      	beq.n	800be86 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800be80:	f04f 33ff 	mov.w	r3, #4294967295
 800be84:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800be86:	6879      	ldr	r1, [r7, #4]
 800be88:	68b8      	ldr	r0, [r7, #8]
 800be8a:	f000 fbc3 	bl	800c614 <prvAddCurrentTaskToDelayedList>
	}
 800be8e:	bf00      	nop
 800be90:	3718      	adds	r7, #24
 800be92:	46bd      	mov	sp, r7
 800be94:	bd80      	pop	{r7, pc}
 800be96:	bf00      	nop
 800be98:	200013cc 	.word	0x200013cc

0800be9c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800be9c:	b580      	push	{r7, lr}
 800be9e:	b086      	sub	sp, #24
 800bea0:	af00      	add	r7, sp, #0
 800bea2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	68db      	ldr	r3, [r3, #12]
 800bea8:	68db      	ldr	r3, [r3, #12]
 800beaa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800beac:	693b      	ldr	r3, [r7, #16]
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d10a      	bne.n	800bec8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800beb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800beb6:	f383 8811 	msr	BASEPRI, r3
 800beba:	f3bf 8f6f 	isb	sy
 800bebe:	f3bf 8f4f 	dsb	sy
 800bec2:	60fb      	str	r3, [r7, #12]
}
 800bec4:	bf00      	nop
 800bec6:	e7fe      	b.n	800bec6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800bec8:	693b      	ldr	r3, [r7, #16]
 800beca:	3318      	adds	r3, #24
 800becc:	4618      	mov	r0, r3
 800bece:	f7fe fb19 	bl	800a504 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bed2:	4b1d      	ldr	r3, [pc, #116]	; (800bf48 <xTaskRemoveFromEventList+0xac>)
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d11c      	bne.n	800bf14 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800beda:	693b      	ldr	r3, [r7, #16]
 800bedc:	3304      	adds	r3, #4
 800bede:	4618      	mov	r0, r3
 800bee0:	f7fe fb10 	bl	800a504 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800bee4:	693b      	ldr	r3, [r7, #16]
 800bee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bee8:	2201      	movs	r2, #1
 800beea:	409a      	lsls	r2, r3
 800beec:	4b17      	ldr	r3, [pc, #92]	; (800bf4c <xTaskRemoveFromEventList+0xb0>)
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	4313      	orrs	r3, r2
 800bef2:	4a16      	ldr	r2, [pc, #88]	; (800bf4c <xTaskRemoveFromEventList+0xb0>)
 800bef4:	6013      	str	r3, [r2, #0]
 800bef6:	693b      	ldr	r3, [r7, #16]
 800bef8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800befa:	4613      	mov	r3, r2
 800befc:	009b      	lsls	r3, r3, #2
 800befe:	4413      	add	r3, r2
 800bf00:	009b      	lsls	r3, r3, #2
 800bf02:	4a13      	ldr	r2, [pc, #76]	; (800bf50 <xTaskRemoveFromEventList+0xb4>)
 800bf04:	441a      	add	r2, r3
 800bf06:	693b      	ldr	r3, [r7, #16]
 800bf08:	3304      	adds	r3, #4
 800bf0a:	4619      	mov	r1, r3
 800bf0c:	4610      	mov	r0, r2
 800bf0e:	f7fe fa9e 	bl	800a44e <vListInsertEnd>
 800bf12:	e005      	b.n	800bf20 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800bf14:	693b      	ldr	r3, [r7, #16]
 800bf16:	3318      	adds	r3, #24
 800bf18:	4619      	mov	r1, r3
 800bf1a:	480e      	ldr	r0, [pc, #56]	; (800bf54 <xTaskRemoveFromEventList+0xb8>)
 800bf1c:	f7fe fa97 	bl	800a44e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bf20:	693b      	ldr	r3, [r7, #16]
 800bf22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf24:	4b0c      	ldr	r3, [pc, #48]	; (800bf58 <xTaskRemoveFromEventList+0xbc>)
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf2a:	429a      	cmp	r2, r3
 800bf2c:	d905      	bls.n	800bf3a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800bf2e:	2301      	movs	r3, #1
 800bf30:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800bf32:	4b0a      	ldr	r3, [pc, #40]	; (800bf5c <xTaskRemoveFromEventList+0xc0>)
 800bf34:	2201      	movs	r2, #1
 800bf36:	601a      	str	r2, [r3, #0]
 800bf38:	e001      	b.n	800bf3e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800bf3a:	2300      	movs	r3, #0
 800bf3c:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800bf3e:	697b      	ldr	r3, [r7, #20]
}
 800bf40:	4618      	mov	r0, r3
 800bf42:	3718      	adds	r7, #24
 800bf44:	46bd      	mov	sp, r7
 800bf46:	bd80      	pop	{r7, pc}
 800bf48:	200014f4 	.word	0x200014f4
 800bf4c:	200014d4 	.word	0x200014d4
 800bf50:	200013d0 	.word	0x200013d0
 800bf54:	2000148c 	.word	0x2000148c
 800bf58:	200013cc 	.word	0x200013cc
 800bf5c:	200014e0 	.word	0x200014e0

0800bf60 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800bf60:	b580      	push	{r7, lr}
 800bf62:	b084      	sub	sp, #16
 800bf64:	af00      	add	r7, sp, #0
 800bf66:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d10a      	bne.n	800bf84 <vTaskSetTimeOutState+0x24>
	__asm volatile
 800bf6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf72:	f383 8811 	msr	BASEPRI, r3
 800bf76:	f3bf 8f6f 	isb	sy
 800bf7a:	f3bf 8f4f 	dsb	sy
 800bf7e:	60fb      	str	r3, [r7, #12]
}
 800bf80:	bf00      	nop
 800bf82:	e7fe      	b.n	800bf82 <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 800bf84:	f001 f822 	bl	800cfcc <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 800bf88:	4b06      	ldr	r3, [pc, #24]	; (800bfa4 <vTaskSetTimeOutState+0x44>)
 800bf8a:	681a      	ldr	r2, [r3, #0]
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 800bf90:	4b05      	ldr	r3, [pc, #20]	; (800bfa8 <vTaskSetTimeOutState+0x48>)
 800bf92:	681a      	ldr	r2, [r3, #0]
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 800bf98:	f001 f848 	bl	800d02c <vPortExitCritical>
}
 800bf9c:	bf00      	nop
 800bf9e:	3710      	adds	r7, #16
 800bfa0:	46bd      	mov	sp, r7
 800bfa2:	bd80      	pop	{r7, pc}
 800bfa4:	200014e4 	.word	0x200014e4
 800bfa8:	200014d0 	.word	0x200014d0

0800bfac <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800bfac:	b480      	push	{r7}
 800bfae:	b083      	sub	sp, #12
 800bfb0:	af00      	add	r7, sp, #0
 800bfb2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800bfb4:	4b06      	ldr	r3, [pc, #24]	; (800bfd0 <vTaskInternalSetTimeOutState+0x24>)
 800bfb6:	681a      	ldr	r2, [r3, #0]
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800bfbc:	4b05      	ldr	r3, [pc, #20]	; (800bfd4 <vTaskInternalSetTimeOutState+0x28>)
 800bfbe:	681a      	ldr	r2, [r3, #0]
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	605a      	str	r2, [r3, #4]
}
 800bfc4:	bf00      	nop
 800bfc6:	370c      	adds	r7, #12
 800bfc8:	46bd      	mov	sp, r7
 800bfca:	bc80      	pop	{r7}
 800bfcc:	4770      	bx	lr
 800bfce:	bf00      	nop
 800bfd0:	200014e4 	.word	0x200014e4
 800bfd4:	200014d0 	.word	0x200014d0

0800bfd8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800bfd8:	b580      	push	{r7, lr}
 800bfda:	b088      	sub	sp, #32
 800bfdc:	af00      	add	r7, sp, #0
 800bfde:	6078      	str	r0, [r7, #4]
 800bfe0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d10a      	bne.n	800bffe <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800bfe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfec:	f383 8811 	msr	BASEPRI, r3
 800bff0:	f3bf 8f6f 	isb	sy
 800bff4:	f3bf 8f4f 	dsb	sy
 800bff8:	613b      	str	r3, [r7, #16]
}
 800bffa:	bf00      	nop
 800bffc:	e7fe      	b.n	800bffc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800bffe:	683b      	ldr	r3, [r7, #0]
 800c000:	2b00      	cmp	r3, #0
 800c002:	d10a      	bne.n	800c01a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800c004:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c008:	f383 8811 	msr	BASEPRI, r3
 800c00c:	f3bf 8f6f 	isb	sy
 800c010:	f3bf 8f4f 	dsb	sy
 800c014:	60fb      	str	r3, [r7, #12]
}
 800c016:	bf00      	nop
 800c018:	e7fe      	b.n	800c018 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800c01a:	f000 ffd7 	bl	800cfcc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c01e:	4b1d      	ldr	r3, [pc, #116]	; (800c094 <xTaskCheckForTimeOut+0xbc>)
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	685b      	ldr	r3, [r3, #4]
 800c028:	69ba      	ldr	r2, [r7, #24]
 800c02a:	1ad3      	subs	r3, r2, r3
 800c02c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c02e:	683b      	ldr	r3, [r7, #0]
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c036:	d102      	bne.n	800c03e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c038:	2300      	movs	r3, #0
 800c03a:	61fb      	str	r3, [r7, #28]
 800c03c:	e023      	b.n	800c086 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	681a      	ldr	r2, [r3, #0]
 800c042:	4b15      	ldr	r3, [pc, #84]	; (800c098 <xTaskCheckForTimeOut+0xc0>)
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	429a      	cmp	r2, r3
 800c048:	d007      	beq.n	800c05a <xTaskCheckForTimeOut+0x82>
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	685b      	ldr	r3, [r3, #4]
 800c04e:	69ba      	ldr	r2, [r7, #24]
 800c050:	429a      	cmp	r2, r3
 800c052:	d302      	bcc.n	800c05a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c054:	2301      	movs	r3, #1
 800c056:	61fb      	str	r3, [r7, #28]
 800c058:	e015      	b.n	800c086 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c05a:	683b      	ldr	r3, [r7, #0]
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	697a      	ldr	r2, [r7, #20]
 800c060:	429a      	cmp	r2, r3
 800c062:	d20b      	bcs.n	800c07c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c064:	683b      	ldr	r3, [r7, #0]
 800c066:	681a      	ldr	r2, [r3, #0]
 800c068:	697b      	ldr	r3, [r7, #20]
 800c06a:	1ad2      	subs	r2, r2, r3
 800c06c:	683b      	ldr	r3, [r7, #0]
 800c06e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c070:	6878      	ldr	r0, [r7, #4]
 800c072:	f7ff ff9b 	bl	800bfac <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c076:	2300      	movs	r3, #0
 800c078:	61fb      	str	r3, [r7, #28]
 800c07a:	e004      	b.n	800c086 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800c07c:	683b      	ldr	r3, [r7, #0]
 800c07e:	2200      	movs	r2, #0
 800c080:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c082:	2301      	movs	r3, #1
 800c084:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c086:	f000 ffd1 	bl	800d02c <vPortExitCritical>

	return xReturn;
 800c08a:	69fb      	ldr	r3, [r7, #28]
}
 800c08c:	4618      	mov	r0, r3
 800c08e:	3720      	adds	r7, #32
 800c090:	46bd      	mov	sp, r7
 800c092:	bd80      	pop	{r7, pc}
 800c094:	200014d0 	.word	0x200014d0
 800c098:	200014e4 	.word	0x200014e4

0800c09c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c09c:	b480      	push	{r7}
 800c09e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c0a0:	4b03      	ldr	r3, [pc, #12]	; (800c0b0 <vTaskMissedYield+0x14>)
 800c0a2:	2201      	movs	r2, #1
 800c0a4:	601a      	str	r2, [r3, #0]
}
 800c0a6:	bf00      	nop
 800c0a8:	46bd      	mov	sp, r7
 800c0aa:	bc80      	pop	{r7}
 800c0ac:	4770      	bx	lr
 800c0ae:	bf00      	nop
 800c0b0:	200014e0 	.word	0x200014e0

0800c0b4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c0b4:	b580      	push	{r7, lr}
 800c0b6:	b082      	sub	sp, #8
 800c0b8:	af00      	add	r7, sp, #0
 800c0ba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c0bc:	f000 f852 	bl	800c164 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c0c0:	4b06      	ldr	r3, [pc, #24]	; (800c0dc <prvIdleTask+0x28>)
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	2b01      	cmp	r3, #1
 800c0c6:	d9f9      	bls.n	800c0bc <prvIdleTask+0x8>
			{
				taskYIELD();
 800c0c8:	4b05      	ldr	r3, [pc, #20]	; (800c0e0 <prvIdleTask+0x2c>)
 800c0ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c0ce:	601a      	str	r2, [r3, #0]
 800c0d0:	f3bf 8f4f 	dsb	sy
 800c0d4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c0d8:	e7f0      	b.n	800c0bc <prvIdleTask+0x8>
 800c0da:	bf00      	nop
 800c0dc:	200013d0 	.word	0x200013d0
 800c0e0:	e000ed04 	.word	0xe000ed04

0800c0e4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c0e4:	b580      	push	{r7, lr}
 800c0e6:	b082      	sub	sp, #8
 800c0e8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c0ea:	2300      	movs	r3, #0
 800c0ec:	607b      	str	r3, [r7, #4]
 800c0ee:	e00c      	b.n	800c10a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c0f0:	687a      	ldr	r2, [r7, #4]
 800c0f2:	4613      	mov	r3, r2
 800c0f4:	009b      	lsls	r3, r3, #2
 800c0f6:	4413      	add	r3, r2
 800c0f8:	009b      	lsls	r3, r3, #2
 800c0fa:	4a12      	ldr	r2, [pc, #72]	; (800c144 <prvInitialiseTaskLists+0x60>)
 800c0fc:	4413      	add	r3, r2
 800c0fe:	4618      	mov	r0, r3
 800c100:	f7fe f97a 	bl	800a3f8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	3301      	adds	r3, #1
 800c108:	607b      	str	r3, [r7, #4]
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	2b06      	cmp	r3, #6
 800c10e:	d9ef      	bls.n	800c0f0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c110:	480d      	ldr	r0, [pc, #52]	; (800c148 <prvInitialiseTaskLists+0x64>)
 800c112:	f7fe f971 	bl	800a3f8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c116:	480d      	ldr	r0, [pc, #52]	; (800c14c <prvInitialiseTaskLists+0x68>)
 800c118:	f7fe f96e 	bl	800a3f8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c11c:	480c      	ldr	r0, [pc, #48]	; (800c150 <prvInitialiseTaskLists+0x6c>)
 800c11e:	f7fe f96b 	bl	800a3f8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c122:	480c      	ldr	r0, [pc, #48]	; (800c154 <prvInitialiseTaskLists+0x70>)
 800c124:	f7fe f968 	bl	800a3f8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c128:	480b      	ldr	r0, [pc, #44]	; (800c158 <prvInitialiseTaskLists+0x74>)
 800c12a:	f7fe f965 	bl	800a3f8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c12e:	4b0b      	ldr	r3, [pc, #44]	; (800c15c <prvInitialiseTaskLists+0x78>)
 800c130:	4a05      	ldr	r2, [pc, #20]	; (800c148 <prvInitialiseTaskLists+0x64>)
 800c132:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c134:	4b0a      	ldr	r3, [pc, #40]	; (800c160 <prvInitialiseTaskLists+0x7c>)
 800c136:	4a05      	ldr	r2, [pc, #20]	; (800c14c <prvInitialiseTaskLists+0x68>)
 800c138:	601a      	str	r2, [r3, #0]
}
 800c13a:	bf00      	nop
 800c13c:	3708      	adds	r7, #8
 800c13e:	46bd      	mov	sp, r7
 800c140:	bd80      	pop	{r7, pc}
 800c142:	bf00      	nop
 800c144:	200013d0 	.word	0x200013d0
 800c148:	2000145c 	.word	0x2000145c
 800c14c:	20001470 	.word	0x20001470
 800c150:	2000148c 	.word	0x2000148c
 800c154:	200014a0 	.word	0x200014a0
 800c158:	200014b8 	.word	0x200014b8
 800c15c:	20001484 	.word	0x20001484
 800c160:	20001488 	.word	0x20001488

0800c164 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c164:	b580      	push	{r7, lr}
 800c166:	b082      	sub	sp, #8
 800c168:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c16a:	e019      	b.n	800c1a0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c16c:	f000 ff2e 	bl	800cfcc <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800c170:	4b10      	ldr	r3, [pc, #64]	; (800c1b4 <prvCheckTasksWaitingTermination+0x50>)
 800c172:	68db      	ldr	r3, [r3, #12]
 800c174:	68db      	ldr	r3, [r3, #12]
 800c176:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	3304      	adds	r3, #4
 800c17c:	4618      	mov	r0, r3
 800c17e:	f7fe f9c1 	bl	800a504 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c182:	4b0d      	ldr	r3, [pc, #52]	; (800c1b8 <prvCheckTasksWaitingTermination+0x54>)
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	3b01      	subs	r3, #1
 800c188:	4a0b      	ldr	r2, [pc, #44]	; (800c1b8 <prvCheckTasksWaitingTermination+0x54>)
 800c18a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c18c:	4b0b      	ldr	r3, [pc, #44]	; (800c1bc <prvCheckTasksWaitingTermination+0x58>)
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	3b01      	subs	r3, #1
 800c192:	4a0a      	ldr	r2, [pc, #40]	; (800c1bc <prvCheckTasksWaitingTermination+0x58>)
 800c194:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c196:	f000 ff49 	bl	800d02c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c19a:	6878      	ldr	r0, [r7, #4]
 800c19c:	f000 f810 	bl	800c1c0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c1a0:	4b06      	ldr	r3, [pc, #24]	; (800c1bc <prvCheckTasksWaitingTermination+0x58>)
 800c1a2:	681b      	ldr	r3, [r3, #0]
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d1e1      	bne.n	800c16c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c1a8:	bf00      	nop
 800c1aa:	bf00      	nop
 800c1ac:	3708      	adds	r7, #8
 800c1ae:	46bd      	mov	sp, r7
 800c1b0:	bd80      	pop	{r7, pc}
 800c1b2:	bf00      	nop
 800c1b4:	200014a0 	.word	0x200014a0
 800c1b8:	200014cc 	.word	0x200014cc
 800c1bc:	200014b4 	.word	0x200014b4

0800c1c0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c1c0:	b580      	push	{r7, lr}
 800c1c2:	b084      	sub	sp, #16
 800c1c4:	af00      	add	r7, sp, #0
 800c1c6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d108      	bne.n	800c1e4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c1d6:	4618      	mov	r0, r3
 800c1d8:	f001 f8bc 	bl	800d354 <vPortFree>
				vPortFree( pxTCB );
 800c1dc:	6878      	ldr	r0, [r7, #4]
 800c1de:	f001 f8b9 	bl	800d354 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c1e2:	e018      	b.n	800c216 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c1ea:	2b01      	cmp	r3, #1
 800c1ec:	d103      	bne.n	800c1f6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800c1ee:	6878      	ldr	r0, [r7, #4]
 800c1f0:	f001 f8b0 	bl	800d354 <vPortFree>
	}
 800c1f4:	e00f      	b.n	800c216 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c1fc:	2b02      	cmp	r3, #2
 800c1fe:	d00a      	beq.n	800c216 <prvDeleteTCB+0x56>
	__asm volatile
 800c200:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c204:	f383 8811 	msr	BASEPRI, r3
 800c208:	f3bf 8f6f 	isb	sy
 800c20c:	f3bf 8f4f 	dsb	sy
 800c210:	60fb      	str	r3, [r7, #12]
}
 800c212:	bf00      	nop
 800c214:	e7fe      	b.n	800c214 <prvDeleteTCB+0x54>
	}
 800c216:	bf00      	nop
 800c218:	3710      	adds	r7, #16
 800c21a:	46bd      	mov	sp, r7
 800c21c:	bd80      	pop	{r7, pc}
	...

0800c220 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c220:	b480      	push	{r7}
 800c222:	b083      	sub	sp, #12
 800c224:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c226:	4b0e      	ldr	r3, [pc, #56]	; (800c260 <prvResetNextTaskUnblockTime+0x40>)
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d101      	bne.n	800c234 <prvResetNextTaskUnblockTime+0x14>
 800c230:	2301      	movs	r3, #1
 800c232:	e000      	b.n	800c236 <prvResetNextTaskUnblockTime+0x16>
 800c234:	2300      	movs	r3, #0
 800c236:	2b00      	cmp	r3, #0
 800c238:	d004      	beq.n	800c244 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c23a:	4b0a      	ldr	r3, [pc, #40]	; (800c264 <prvResetNextTaskUnblockTime+0x44>)
 800c23c:	f04f 32ff 	mov.w	r2, #4294967295
 800c240:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c242:	e008      	b.n	800c256 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800c244:	4b06      	ldr	r3, [pc, #24]	; (800c260 <prvResetNextTaskUnblockTime+0x40>)
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	68db      	ldr	r3, [r3, #12]
 800c24a:	68db      	ldr	r3, [r3, #12]
 800c24c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	685b      	ldr	r3, [r3, #4]
 800c252:	4a04      	ldr	r2, [pc, #16]	; (800c264 <prvResetNextTaskUnblockTime+0x44>)
 800c254:	6013      	str	r3, [r2, #0]
}
 800c256:	bf00      	nop
 800c258:	370c      	adds	r7, #12
 800c25a:	46bd      	mov	sp, r7
 800c25c:	bc80      	pop	{r7}
 800c25e:	4770      	bx	lr
 800c260:	20001484 	.word	0x20001484
 800c264:	200014ec 	.word	0x200014ec

0800c268 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800c268:	b480      	push	{r7}
 800c26a:	b083      	sub	sp, #12
 800c26c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800c26e:	4b04      	ldr	r3, [pc, #16]	; (800c280 <xTaskGetCurrentTaskHandle+0x18>)
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	607b      	str	r3, [r7, #4]

		return xReturn;
 800c274:	687b      	ldr	r3, [r7, #4]
	}
 800c276:	4618      	mov	r0, r3
 800c278:	370c      	adds	r7, #12
 800c27a:	46bd      	mov	sp, r7
 800c27c:	bc80      	pop	{r7}
 800c27e:	4770      	bx	lr
 800c280:	200013cc 	.word	0x200013cc

0800c284 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c284:	b480      	push	{r7}
 800c286:	b083      	sub	sp, #12
 800c288:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c28a:	4b0b      	ldr	r3, [pc, #44]	; (800c2b8 <xTaskGetSchedulerState+0x34>)
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d102      	bne.n	800c298 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c292:	2301      	movs	r3, #1
 800c294:	607b      	str	r3, [r7, #4]
 800c296:	e008      	b.n	800c2aa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c298:	4b08      	ldr	r3, [pc, #32]	; (800c2bc <xTaskGetSchedulerState+0x38>)
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d102      	bne.n	800c2a6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c2a0:	2302      	movs	r3, #2
 800c2a2:	607b      	str	r3, [r7, #4]
 800c2a4:	e001      	b.n	800c2aa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c2a6:	2300      	movs	r3, #0
 800c2a8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c2aa:	687b      	ldr	r3, [r7, #4]
	}
 800c2ac:	4618      	mov	r0, r3
 800c2ae:	370c      	adds	r7, #12
 800c2b0:	46bd      	mov	sp, r7
 800c2b2:	bc80      	pop	{r7}
 800c2b4:	4770      	bx	lr
 800c2b6:	bf00      	nop
 800c2b8:	200014d8 	.word	0x200014d8
 800c2bc:	200014f4 	.word	0x200014f4

0800c2c0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c2c0:	b580      	push	{r7, lr}
 800c2c2:	b086      	sub	sp, #24
 800c2c4:	af00      	add	r7, sp, #0
 800c2c6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c2cc:	2300      	movs	r3, #0
 800c2ce:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d06e      	beq.n	800c3b4 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c2d6:	4b3a      	ldr	r3, [pc, #232]	; (800c3c0 <xTaskPriorityDisinherit+0x100>)
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	693a      	ldr	r2, [r7, #16]
 800c2dc:	429a      	cmp	r2, r3
 800c2de:	d00a      	beq.n	800c2f6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800c2e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2e4:	f383 8811 	msr	BASEPRI, r3
 800c2e8:	f3bf 8f6f 	isb	sy
 800c2ec:	f3bf 8f4f 	dsb	sy
 800c2f0:	60fb      	str	r3, [r7, #12]
}
 800c2f2:	bf00      	nop
 800c2f4:	e7fe      	b.n	800c2f4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c2f6:	693b      	ldr	r3, [r7, #16]
 800c2f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d10a      	bne.n	800c314 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800c2fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c302:	f383 8811 	msr	BASEPRI, r3
 800c306:	f3bf 8f6f 	isb	sy
 800c30a:	f3bf 8f4f 	dsb	sy
 800c30e:	60bb      	str	r3, [r7, #8]
}
 800c310:	bf00      	nop
 800c312:	e7fe      	b.n	800c312 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800c314:	693b      	ldr	r3, [r7, #16]
 800c316:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c318:	1e5a      	subs	r2, r3, #1
 800c31a:	693b      	ldr	r3, [r7, #16]
 800c31c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c31e:	693b      	ldr	r3, [r7, #16]
 800c320:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c322:	693b      	ldr	r3, [r7, #16]
 800c324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c326:	429a      	cmp	r2, r3
 800c328:	d044      	beq.n	800c3b4 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c32a:	693b      	ldr	r3, [r7, #16]
 800c32c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d140      	bne.n	800c3b4 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c332:	693b      	ldr	r3, [r7, #16]
 800c334:	3304      	adds	r3, #4
 800c336:	4618      	mov	r0, r3
 800c338:	f7fe f8e4 	bl	800a504 <uxListRemove>
 800c33c:	4603      	mov	r3, r0
 800c33e:	2b00      	cmp	r3, #0
 800c340:	d115      	bne.n	800c36e <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800c342:	693b      	ldr	r3, [r7, #16]
 800c344:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c346:	491f      	ldr	r1, [pc, #124]	; (800c3c4 <xTaskPriorityDisinherit+0x104>)
 800c348:	4613      	mov	r3, r2
 800c34a:	009b      	lsls	r3, r3, #2
 800c34c:	4413      	add	r3, r2
 800c34e:	009b      	lsls	r3, r3, #2
 800c350:	440b      	add	r3, r1
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	2b00      	cmp	r3, #0
 800c356:	d10a      	bne.n	800c36e <xTaskPriorityDisinherit+0xae>
 800c358:	693b      	ldr	r3, [r7, #16]
 800c35a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c35c:	2201      	movs	r2, #1
 800c35e:	fa02 f303 	lsl.w	r3, r2, r3
 800c362:	43da      	mvns	r2, r3
 800c364:	4b18      	ldr	r3, [pc, #96]	; (800c3c8 <xTaskPriorityDisinherit+0x108>)
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	4013      	ands	r3, r2
 800c36a:	4a17      	ldr	r2, [pc, #92]	; (800c3c8 <xTaskPriorityDisinherit+0x108>)
 800c36c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c36e:	693b      	ldr	r3, [r7, #16]
 800c370:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c372:	693b      	ldr	r3, [r7, #16]
 800c374:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c376:	693b      	ldr	r3, [r7, #16]
 800c378:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c37a:	f1c3 0207 	rsb	r2, r3, #7
 800c37e:	693b      	ldr	r3, [r7, #16]
 800c380:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c382:	693b      	ldr	r3, [r7, #16]
 800c384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c386:	2201      	movs	r2, #1
 800c388:	409a      	lsls	r2, r3
 800c38a:	4b0f      	ldr	r3, [pc, #60]	; (800c3c8 <xTaskPriorityDisinherit+0x108>)
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	4313      	orrs	r3, r2
 800c390:	4a0d      	ldr	r2, [pc, #52]	; (800c3c8 <xTaskPriorityDisinherit+0x108>)
 800c392:	6013      	str	r3, [r2, #0]
 800c394:	693b      	ldr	r3, [r7, #16]
 800c396:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c398:	4613      	mov	r3, r2
 800c39a:	009b      	lsls	r3, r3, #2
 800c39c:	4413      	add	r3, r2
 800c39e:	009b      	lsls	r3, r3, #2
 800c3a0:	4a08      	ldr	r2, [pc, #32]	; (800c3c4 <xTaskPriorityDisinherit+0x104>)
 800c3a2:	441a      	add	r2, r3
 800c3a4:	693b      	ldr	r3, [r7, #16]
 800c3a6:	3304      	adds	r3, #4
 800c3a8:	4619      	mov	r1, r3
 800c3aa:	4610      	mov	r0, r2
 800c3ac:	f7fe f84f 	bl	800a44e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c3b0:	2301      	movs	r3, #1
 800c3b2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c3b4:	697b      	ldr	r3, [r7, #20]
	}
 800c3b6:	4618      	mov	r0, r3
 800c3b8:	3718      	adds	r7, #24
 800c3ba:	46bd      	mov	sp, r7
 800c3bc:	bd80      	pop	{r7, pc}
 800c3be:	bf00      	nop
 800c3c0:	200013cc 	.word	0x200013cc
 800c3c4:	200013d0 	.word	0x200013d0
 800c3c8:	200014d4 	.word	0x200014d4

0800c3cc <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800c3cc:	b580      	push	{r7, lr}
 800c3ce:	b086      	sub	sp, #24
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	60f8      	str	r0, [r7, #12]
 800c3d4:	60b9      	str	r1, [r7, #8]
 800c3d6:	607a      	str	r2, [r7, #4]
 800c3d8:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800c3da:	f000 fdf7 	bl	800cfcc <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800c3de:	4b26      	ldr	r3, [pc, #152]	; (800c478 <xTaskNotifyWait+0xac>)
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c3e6:	b2db      	uxtb	r3, r3
 800c3e8:	2b02      	cmp	r3, #2
 800c3ea:	d01a      	beq.n	800c422 <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800c3ec:	4b22      	ldr	r3, [pc, #136]	; (800c478 <xTaskNotifyWait+0xac>)
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800c3f2:	68fa      	ldr	r2, [r7, #12]
 800c3f4:	43d2      	mvns	r2, r2
 800c3f6:	400a      	ands	r2, r1
 800c3f8:	64da      	str	r2, [r3, #76]	; 0x4c

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800c3fa:	4b1f      	ldr	r3, [pc, #124]	; (800c478 <xTaskNotifyWait+0xac>)
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	2201      	movs	r2, #1
 800c400:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
 800c404:	683b      	ldr	r3, [r7, #0]
 800c406:	2b00      	cmp	r3, #0
 800c408:	d00b      	beq.n	800c422 <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c40a:	2101      	movs	r1, #1
 800c40c:	6838      	ldr	r0, [r7, #0]
 800c40e:	f000 f901 	bl	800c614 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800c412:	4b1a      	ldr	r3, [pc, #104]	; (800c47c <xTaskNotifyWait+0xb0>)
 800c414:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c418:	601a      	str	r2, [r3, #0]
 800c41a:	f3bf 8f4f 	dsb	sy
 800c41e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800c422:	f000 fe03 	bl	800d02c <vPortExitCritical>

		taskENTER_CRITICAL();
 800c426:	f000 fdd1 	bl	800cfcc <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d004      	beq.n	800c43a <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800c430:	4b11      	ldr	r3, [pc, #68]	; (800c478 <xTaskNotifyWait+0xac>)
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800c43a:	4b0f      	ldr	r3, [pc, #60]	; (800c478 <xTaskNotifyWait+0xac>)
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c442:	b2db      	uxtb	r3, r3
 800c444:	2b02      	cmp	r3, #2
 800c446:	d002      	beq.n	800c44e <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800c448:	2300      	movs	r3, #0
 800c44a:	617b      	str	r3, [r7, #20]
 800c44c:	e008      	b.n	800c460 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800c44e:	4b0a      	ldr	r3, [pc, #40]	; (800c478 <xTaskNotifyWait+0xac>)
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800c454:	68ba      	ldr	r2, [r7, #8]
 800c456:	43d2      	mvns	r2, r2
 800c458:	400a      	ands	r2, r1
 800c45a:	64da      	str	r2, [r3, #76]	; 0x4c
				xReturn = pdTRUE;
 800c45c:	2301      	movs	r3, #1
 800c45e:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c460:	4b05      	ldr	r3, [pc, #20]	; (800c478 <xTaskNotifyWait+0xac>)
 800c462:	681b      	ldr	r3, [r3, #0]
 800c464:	2200      	movs	r2, #0
 800c466:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		}
		taskEXIT_CRITICAL();
 800c46a:	f000 fddf 	bl	800d02c <vPortExitCritical>

		return xReturn;
 800c46e:	697b      	ldr	r3, [r7, #20]
	}
 800c470:	4618      	mov	r0, r3
 800c472:	3718      	adds	r7, #24
 800c474:	46bd      	mov	sp, r7
 800c476:	bd80      	pop	{r7, pc}
 800c478:	200013cc 	.word	0x200013cc
 800c47c:	e000ed04 	.word	0xe000ed04

0800c480 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800c480:	b580      	push	{r7, lr}
 800c482:	b08a      	sub	sp, #40	; 0x28
 800c484:	af00      	add	r7, sp, #0
 800c486:	60f8      	str	r0, [r7, #12]
 800c488:	60b9      	str	r1, [r7, #8]
 800c48a:	603b      	str	r3, [r7, #0]
 800c48c:	4613      	mov	r3, r2
 800c48e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800c490:	2301      	movs	r3, #1
 800c492:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800c494:	68fb      	ldr	r3, [r7, #12]
 800c496:	2b00      	cmp	r3, #0
 800c498:	d10a      	bne.n	800c4b0 <xTaskGenericNotify+0x30>
	__asm volatile
 800c49a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c49e:	f383 8811 	msr	BASEPRI, r3
 800c4a2:	f3bf 8f6f 	isb	sy
 800c4a6:	f3bf 8f4f 	dsb	sy
 800c4aa:	61bb      	str	r3, [r7, #24]
}
 800c4ac:	bf00      	nop
 800c4ae:	e7fe      	b.n	800c4ae <xTaskGenericNotify+0x2e>
		pxTCB = ( TCB_t * ) xTaskToNotify;
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800c4b4:	f000 fd8a 	bl	800cfcc <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800c4b8:	683b      	ldr	r3, [r7, #0]
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d003      	beq.n	800c4c6 <xTaskGenericNotify+0x46>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800c4be:	6a3b      	ldr	r3, [r7, #32]
 800c4c0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c4c2:	683b      	ldr	r3, [r7, #0]
 800c4c4:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800c4c6:	6a3b      	ldr	r3, [r7, #32]
 800c4c8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c4cc:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800c4ce:	6a3b      	ldr	r3, [r7, #32]
 800c4d0:	2202      	movs	r2, #2
 800c4d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
 800c4d6:	79fb      	ldrb	r3, [r7, #7]
 800c4d8:	2b04      	cmp	r3, #4
 800c4da:	d828      	bhi.n	800c52e <xTaskGenericNotify+0xae>
 800c4dc:	a201      	add	r2, pc, #4	; (adr r2, 800c4e4 <xTaskGenericNotify+0x64>)
 800c4de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c4e2:	bf00      	nop
 800c4e4:	0800c52f 	.word	0x0800c52f
 800c4e8:	0800c4f9 	.word	0x0800c4f9
 800c4ec:	0800c507 	.word	0x0800c507
 800c4f0:	0800c513 	.word	0x0800c513
 800c4f4:	0800c51b 	.word	0x0800c51b
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800c4f8:	6a3b      	ldr	r3, [r7, #32]
 800c4fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c4fc:	68bb      	ldr	r3, [r7, #8]
 800c4fe:	431a      	orrs	r2, r3
 800c500:	6a3b      	ldr	r3, [r7, #32]
 800c502:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 800c504:	e013      	b.n	800c52e <xTaskGenericNotify+0xae>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800c506:	6a3b      	ldr	r3, [r7, #32]
 800c508:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c50a:	1c5a      	adds	r2, r3, #1
 800c50c:	6a3b      	ldr	r3, [r7, #32]
 800c50e:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 800c510:	e00d      	b.n	800c52e <xTaskGenericNotify+0xae>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800c512:	6a3b      	ldr	r3, [r7, #32]
 800c514:	68ba      	ldr	r2, [r7, #8]
 800c516:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 800c518:	e009      	b.n	800c52e <xTaskGenericNotify+0xae>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800c51a:	7ffb      	ldrb	r3, [r7, #31]
 800c51c:	2b02      	cmp	r3, #2
 800c51e:	d003      	beq.n	800c528 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800c520:	6a3b      	ldr	r3, [r7, #32]
 800c522:	68ba      	ldr	r2, [r7, #8]
 800c524:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800c526:	e001      	b.n	800c52c <xTaskGenericNotify+0xac>
						xReturn = pdFAIL;
 800c528:	2300      	movs	r3, #0
 800c52a:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 800c52c:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800c52e:	7ffb      	ldrb	r3, [r7, #31]
 800c530:	2b01      	cmp	r3, #1
 800c532:	d139      	bne.n	800c5a8 <xTaskGenericNotify+0x128>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c534:	6a3b      	ldr	r3, [r7, #32]
 800c536:	3304      	adds	r3, #4
 800c538:	4618      	mov	r0, r3
 800c53a:	f7fd ffe3 	bl	800a504 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800c53e:	6a3b      	ldr	r3, [r7, #32]
 800c540:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c542:	2201      	movs	r2, #1
 800c544:	409a      	lsls	r2, r3
 800c546:	4b1c      	ldr	r3, [pc, #112]	; (800c5b8 <xTaskGenericNotify+0x138>)
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	4313      	orrs	r3, r2
 800c54c:	4a1a      	ldr	r2, [pc, #104]	; (800c5b8 <xTaskGenericNotify+0x138>)
 800c54e:	6013      	str	r3, [r2, #0]
 800c550:	6a3b      	ldr	r3, [r7, #32]
 800c552:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c554:	4613      	mov	r3, r2
 800c556:	009b      	lsls	r3, r3, #2
 800c558:	4413      	add	r3, r2
 800c55a:	009b      	lsls	r3, r3, #2
 800c55c:	4a17      	ldr	r2, [pc, #92]	; (800c5bc <xTaskGenericNotify+0x13c>)
 800c55e:	441a      	add	r2, r3
 800c560:	6a3b      	ldr	r3, [r7, #32]
 800c562:	3304      	adds	r3, #4
 800c564:	4619      	mov	r1, r3
 800c566:	4610      	mov	r0, r2
 800c568:	f7fd ff71 	bl	800a44e <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800c56c:	6a3b      	ldr	r3, [r7, #32]
 800c56e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c570:	2b00      	cmp	r3, #0
 800c572:	d00a      	beq.n	800c58a <xTaskGenericNotify+0x10a>
	__asm volatile
 800c574:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c578:	f383 8811 	msr	BASEPRI, r3
 800c57c:	f3bf 8f6f 	isb	sy
 800c580:	f3bf 8f4f 	dsb	sy
 800c584:	617b      	str	r3, [r7, #20]
}
 800c586:	bf00      	nop
 800c588:	e7fe      	b.n	800c588 <xTaskGenericNotify+0x108>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c58a:	6a3b      	ldr	r3, [r7, #32]
 800c58c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c58e:	4b0c      	ldr	r3, [pc, #48]	; (800c5c0 <xTaskGenericNotify+0x140>)
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c594:	429a      	cmp	r2, r3
 800c596:	d907      	bls.n	800c5a8 <xTaskGenericNotify+0x128>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800c598:	4b0a      	ldr	r3, [pc, #40]	; (800c5c4 <xTaskGenericNotify+0x144>)
 800c59a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c59e:	601a      	str	r2, [r3, #0]
 800c5a0:	f3bf 8f4f 	dsb	sy
 800c5a4:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800c5a8:	f000 fd40 	bl	800d02c <vPortExitCritical>

		return xReturn;
 800c5ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800c5ae:	4618      	mov	r0, r3
 800c5b0:	3728      	adds	r7, #40	; 0x28
 800c5b2:	46bd      	mov	sp, r7
 800c5b4:	bd80      	pop	{r7, pc}
 800c5b6:	bf00      	nop
 800c5b8:	200014d4 	.word	0x200014d4
 800c5bc:	200013d0 	.word	0x200013d0
 800c5c0:	200013cc 	.word	0x200013cc
 800c5c4:	e000ed04 	.word	0xe000ed04

0800c5c8 <xTaskNotifyStateClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
	{
 800c5c8:	b580      	push	{r7, lr}
 800c5ca:	b084      	sub	sp, #16
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	BaseType_t xReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d102      	bne.n	800c5dc <xTaskNotifyStateClear+0x14>
 800c5d6:	4b0e      	ldr	r3, [pc, #56]	; (800c610 <xTaskNotifyStateClear+0x48>)
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	e000      	b.n	800c5de <xTaskNotifyStateClear+0x16>
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	60bb      	str	r3, [r7, #8]

		taskENTER_CRITICAL();
 800c5e0:	f000 fcf4 	bl	800cfcc <vPortEnterCritical>
		{
			if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
 800c5e4:	68bb      	ldr	r3, [r7, #8]
 800c5e6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c5ea:	b2db      	uxtb	r3, r3
 800c5ec:	2b02      	cmp	r3, #2
 800c5ee:	d106      	bne.n	800c5fe <xTaskNotifyStateClear+0x36>
			{
				pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c5f0:	68bb      	ldr	r3, [r7, #8]
 800c5f2:	2200      	movs	r2, #0
 800c5f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
				xReturn = pdPASS;
 800c5f8:	2301      	movs	r3, #1
 800c5fa:	60fb      	str	r3, [r7, #12]
 800c5fc:	e001      	b.n	800c602 <xTaskNotifyStateClear+0x3a>
			}
			else
			{
				xReturn = pdFAIL;
 800c5fe:	2300      	movs	r3, #0
 800c600:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 800c602:	f000 fd13 	bl	800d02c <vPortExitCritical>

		return xReturn;
 800c606:	68fb      	ldr	r3, [r7, #12]
	}
 800c608:	4618      	mov	r0, r3
 800c60a:	3710      	adds	r7, #16
 800c60c:	46bd      	mov	sp, r7
 800c60e:	bd80      	pop	{r7, pc}
 800c610:	200013cc 	.word	0x200013cc

0800c614 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c614:	b580      	push	{r7, lr}
 800c616:	b084      	sub	sp, #16
 800c618:	af00      	add	r7, sp, #0
 800c61a:	6078      	str	r0, [r7, #4]
 800c61c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c61e:	4b29      	ldr	r3, [pc, #164]	; (800c6c4 <prvAddCurrentTaskToDelayedList+0xb0>)
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c624:	4b28      	ldr	r3, [pc, #160]	; (800c6c8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	3304      	adds	r3, #4
 800c62a:	4618      	mov	r0, r3
 800c62c:	f7fd ff6a 	bl	800a504 <uxListRemove>
 800c630:	4603      	mov	r3, r0
 800c632:	2b00      	cmp	r3, #0
 800c634:	d10b      	bne.n	800c64e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800c636:	4b24      	ldr	r3, [pc, #144]	; (800c6c8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c63c:	2201      	movs	r2, #1
 800c63e:	fa02 f303 	lsl.w	r3, r2, r3
 800c642:	43da      	mvns	r2, r3
 800c644:	4b21      	ldr	r3, [pc, #132]	; (800c6cc <prvAddCurrentTaskToDelayedList+0xb8>)
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	4013      	ands	r3, r2
 800c64a:	4a20      	ldr	r2, [pc, #128]	; (800c6cc <prvAddCurrentTaskToDelayedList+0xb8>)
 800c64c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c654:	d10a      	bne.n	800c66c <prvAddCurrentTaskToDelayedList+0x58>
 800c656:	683b      	ldr	r3, [r7, #0]
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d007      	beq.n	800c66c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c65c:	4b1a      	ldr	r3, [pc, #104]	; (800c6c8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	3304      	adds	r3, #4
 800c662:	4619      	mov	r1, r3
 800c664:	481a      	ldr	r0, [pc, #104]	; (800c6d0 <prvAddCurrentTaskToDelayedList+0xbc>)
 800c666:	f7fd fef2 	bl	800a44e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c66a:	e026      	b.n	800c6ba <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c66c:	68fa      	ldr	r2, [r7, #12]
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	4413      	add	r3, r2
 800c672:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c674:	4b14      	ldr	r3, [pc, #80]	; (800c6c8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	68ba      	ldr	r2, [r7, #8]
 800c67a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c67c:	68ba      	ldr	r2, [r7, #8]
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	429a      	cmp	r2, r3
 800c682:	d209      	bcs.n	800c698 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c684:	4b13      	ldr	r3, [pc, #76]	; (800c6d4 <prvAddCurrentTaskToDelayedList+0xc0>)
 800c686:	681a      	ldr	r2, [r3, #0]
 800c688:	4b0f      	ldr	r3, [pc, #60]	; (800c6c8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	3304      	adds	r3, #4
 800c68e:	4619      	mov	r1, r3
 800c690:	4610      	mov	r0, r2
 800c692:	f7fd feff 	bl	800a494 <vListInsert>
}
 800c696:	e010      	b.n	800c6ba <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c698:	4b0f      	ldr	r3, [pc, #60]	; (800c6d8 <prvAddCurrentTaskToDelayedList+0xc4>)
 800c69a:	681a      	ldr	r2, [r3, #0]
 800c69c:	4b0a      	ldr	r3, [pc, #40]	; (800c6c8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	3304      	adds	r3, #4
 800c6a2:	4619      	mov	r1, r3
 800c6a4:	4610      	mov	r0, r2
 800c6a6:	f7fd fef5 	bl	800a494 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c6aa:	4b0c      	ldr	r3, [pc, #48]	; (800c6dc <prvAddCurrentTaskToDelayedList+0xc8>)
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	68ba      	ldr	r2, [r7, #8]
 800c6b0:	429a      	cmp	r2, r3
 800c6b2:	d202      	bcs.n	800c6ba <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800c6b4:	4a09      	ldr	r2, [pc, #36]	; (800c6dc <prvAddCurrentTaskToDelayedList+0xc8>)
 800c6b6:	68bb      	ldr	r3, [r7, #8]
 800c6b8:	6013      	str	r3, [r2, #0]
}
 800c6ba:	bf00      	nop
 800c6bc:	3710      	adds	r7, #16
 800c6be:	46bd      	mov	sp, r7
 800c6c0:	bd80      	pop	{r7, pc}
 800c6c2:	bf00      	nop
 800c6c4:	200014d0 	.word	0x200014d0
 800c6c8:	200013cc 	.word	0x200013cc
 800c6cc:	200014d4 	.word	0x200014d4
 800c6d0:	200014b8 	.word	0x200014b8
 800c6d4:	20001488 	.word	0x20001488
 800c6d8:	20001484 	.word	0x20001484
 800c6dc:	200014ec 	.word	0x200014ec

0800c6e0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c6e0:	b580      	push	{r7, lr}
 800c6e2:	b08a      	sub	sp, #40	; 0x28
 800c6e4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c6e6:	2300      	movs	r3, #0
 800c6e8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c6ea:	f000 fb41 	bl	800cd70 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c6ee:	4b1c      	ldr	r3, [pc, #112]	; (800c760 <xTimerCreateTimerTask+0x80>)
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d021      	beq.n	800c73a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c6f6:	2300      	movs	r3, #0
 800c6f8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c6fa:	2300      	movs	r3, #0
 800c6fc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c6fe:	1d3a      	adds	r2, r7, #4
 800c700:	f107 0108 	add.w	r1, r7, #8
 800c704:	f107 030c 	add.w	r3, r7, #12
 800c708:	4618      	mov	r0, r3
 800c70a:	f7f6 ff15 	bl	8003538 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c70e:	6879      	ldr	r1, [r7, #4]
 800c710:	68bb      	ldr	r3, [r7, #8]
 800c712:	68fa      	ldr	r2, [r7, #12]
 800c714:	9202      	str	r2, [sp, #8]
 800c716:	9301      	str	r3, [sp, #4]
 800c718:	2302      	movs	r3, #2
 800c71a:	9300      	str	r3, [sp, #0]
 800c71c:	2300      	movs	r3, #0
 800c71e:	460a      	mov	r2, r1
 800c720:	4910      	ldr	r1, [pc, #64]	; (800c764 <xTimerCreateTimerTask+0x84>)
 800c722:	4811      	ldr	r0, [pc, #68]	; (800c768 <xTimerCreateTimerTask+0x88>)
 800c724:	f7fe ff5b 	bl	800b5de <xTaskCreateStatic>
 800c728:	4603      	mov	r3, r0
 800c72a:	4a10      	ldr	r2, [pc, #64]	; (800c76c <xTimerCreateTimerTask+0x8c>)
 800c72c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c72e:	4b0f      	ldr	r3, [pc, #60]	; (800c76c <xTimerCreateTimerTask+0x8c>)
 800c730:	681b      	ldr	r3, [r3, #0]
 800c732:	2b00      	cmp	r3, #0
 800c734:	d001      	beq.n	800c73a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c736:	2301      	movs	r3, #1
 800c738:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c73a:	697b      	ldr	r3, [r7, #20]
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d10a      	bne.n	800c756 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800c740:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c744:	f383 8811 	msr	BASEPRI, r3
 800c748:	f3bf 8f6f 	isb	sy
 800c74c:	f3bf 8f4f 	dsb	sy
 800c750:	613b      	str	r3, [r7, #16]
}
 800c752:	bf00      	nop
 800c754:	e7fe      	b.n	800c754 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c756:	697b      	ldr	r3, [r7, #20]
}
 800c758:	4618      	mov	r0, r3
 800c75a:	3718      	adds	r7, #24
 800c75c:	46bd      	mov	sp, r7
 800c75e:	bd80      	pop	{r7, pc}
 800c760:	20001528 	.word	0x20001528
 800c764:	08011a78 	.word	0x08011a78
 800c768:	0800c9ad 	.word	0x0800c9ad
 800c76c:	2000152c 	.word	0x2000152c

0800c770 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800c770:	b580      	push	{r7, lr}
 800c772:	b088      	sub	sp, #32
 800c774:	af02      	add	r7, sp, #8
 800c776:	60f8      	str	r0, [r7, #12]
 800c778:	60b9      	str	r1, [r7, #8]
 800c77a:	607a      	str	r2, [r7, #4]
 800c77c:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 800c77e:	202c      	movs	r0, #44	; 0x2c
 800c780:	f000 fd24 	bl	800d1cc <pvPortMalloc>
 800c784:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800c786:	697b      	ldr	r3, [r7, #20]
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d00d      	beq.n	800c7a8 <xTimerCreate+0x38>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800c78c:	697b      	ldr	r3, [r7, #20]
 800c78e:	9301      	str	r3, [sp, #4]
 800c790:	6a3b      	ldr	r3, [r7, #32]
 800c792:	9300      	str	r3, [sp, #0]
 800c794:	683b      	ldr	r3, [r7, #0]
 800c796:	687a      	ldr	r2, [r7, #4]
 800c798:	68b9      	ldr	r1, [r7, #8]
 800c79a:	68f8      	ldr	r0, [r7, #12]
 800c79c:	f000 f846 	bl	800c82c <prvInitialiseNewTimer>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically, so note this
				timer was created dynamically in case the timer is later
				deleted. */
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
 800c7a0:	697b      	ldr	r3, [r7, #20]
 800c7a2:	2200      	movs	r2, #0
 800c7a4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
 800c7a8:	697b      	ldr	r3, [r7, #20]
	}
 800c7aa:	4618      	mov	r0, r3
 800c7ac:	3718      	adds	r7, #24
 800c7ae:	46bd      	mov	sp, r7
 800c7b0:	bd80      	pop	{r7, pc}

0800c7b2 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800c7b2:	b580      	push	{r7, lr}
 800c7b4:	b08a      	sub	sp, #40	; 0x28
 800c7b6:	af02      	add	r7, sp, #8
 800c7b8:	60f8      	str	r0, [r7, #12]
 800c7ba:	60b9      	str	r1, [r7, #8]
 800c7bc:	607a      	str	r2, [r7, #4]
 800c7be:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800c7c0:	232c      	movs	r3, #44	; 0x2c
 800c7c2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800c7c4:	693b      	ldr	r3, [r7, #16]
 800c7c6:	2b2c      	cmp	r3, #44	; 0x2c
 800c7c8:	d00a      	beq.n	800c7e0 <xTimerCreateStatic+0x2e>
	__asm volatile
 800c7ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7ce:	f383 8811 	msr	BASEPRI, r3
 800c7d2:	f3bf 8f6f 	isb	sy
 800c7d6:	f3bf 8f4f 	dsb	sy
 800c7da:	61bb      	str	r3, [r7, #24]
}
 800c7dc:	bf00      	nop
 800c7de:	e7fe      	b.n	800c7de <xTimerCreateStatic+0x2c>
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800c7e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	d10a      	bne.n	800c7fc <xTimerCreateStatic+0x4a>
	__asm volatile
 800c7e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7ea:	f383 8811 	msr	BASEPRI, r3
 800c7ee:	f3bf 8f6f 	isb	sy
 800c7f2:	f3bf 8f4f 	dsb	sy
 800c7f6:	617b      	str	r3, [r7, #20]
}
 800c7f8:	bf00      	nop
 800c7fa:	e7fe      	b.n	800c7fa <xTimerCreateStatic+0x48>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c7fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7fe:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800c800:	69fb      	ldr	r3, [r7, #28]
 800c802:	2b00      	cmp	r3, #0
 800c804:	d00d      	beq.n	800c822 <xTimerCreateStatic+0x70>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800c806:	69fb      	ldr	r3, [r7, #28]
 800c808:	9301      	str	r3, [sp, #4]
 800c80a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c80c:	9300      	str	r3, [sp, #0]
 800c80e:	683b      	ldr	r3, [r7, #0]
 800c810:	687a      	ldr	r2, [r7, #4]
 800c812:	68b9      	ldr	r1, [r7, #8]
 800c814:	68f8      	ldr	r0, [r7, #12]
 800c816:	f000 f809 	bl	800c82c <prvInitialiseNewTimer>

			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically so note this
				timer was created statically in case it is later deleted. */
				pxNewTimer->ucStaticallyAllocated = pdTRUE;
 800c81a:	69fb      	ldr	r3, [r7, #28]
 800c81c:	2201      	movs	r2, #1
 800c81e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
		}

		return pxNewTimer;
 800c822:	69fb      	ldr	r3, [r7, #28]
	}
 800c824:	4618      	mov	r0, r3
 800c826:	3720      	adds	r7, #32
 800c828:	46bd      	mov	sp, r7
 800c82a:	bd80      	pop	{r7, pc}

0800c82c <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800c82c:	b580      	push	{r7, lr}
 800c82e:	b086      	sub	sp, #24
 800c830:	af00      	add	r7, sp, #0
 800c832:	60f8      	str	r0, [r7, #12]
 800c834:	60b9      	str	r1, [r7, #8]
 800c836:	607a      	str	r2, [r7, #4]
 800c838:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800c83a:	68bb      	ldr	r3, [r7, #8]
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d10a      	bne.n	800c856 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 800c840:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c844:	f383 8811 	msr	BASEPRI, r3
 800c848:	f3bf 8f6f 	isb	sy
 800c84c:	f3bf 8f4f 	dsb	sy
 800c850:	617b      	str	r3, [r7, #20]
}
 800c852:	bf00      	nop
 800c854:	e7fe      	b.n	800c854 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800c856:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d015      	beq.n	800c888 <prvInitialiseNewTimer+0x5c>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800c85c:	f000 fa88 	bl	800cd70 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800c860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c862:	68fa      	ldr	r2, [r7, #12]
 800c864:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800c866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c868:	68ba      	ldr	r2, [r7, #8]
 800c86a:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
 800c86c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c86e:	687a      	ldr	r2, [r7, #4]
 800c870:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
 800c872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c874:	683a      	ldr	r2, [r7, #0]
 800c876:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800c878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c87a:	6a3a      	ldr	r2, [r7, #32]
 800c87c:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800c87e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c880:	3304      	adds	r3, #4
 800c882:	4618      	mov	r0, r3
 800c884:	f7fd fdd7 	bl	800a436 <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800c888:	bf00      	nop
 800c88a:	3718      	adds	r7, #24
 800c88c:	46bd      	mov	sp, r7
 800c88e:	bd80      	pop	{r7, pc}

0800c890 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c890:	b580      	push	{r7, lr}
 800c892:	b08a      	sub	sp, #40	; 0x28
 800c894:	af00      	add	r7, sp, #0
 800c896:	60f8      	str	r0, [r7, #12]
 800c898:	60b9      	str	r1, [r7, #8]
 800c89a:	607a      	str	r2, [r7, #4]
 800c89c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c89e:	2300      	movs	r3, #0
 800c8a0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d10a      	bne.n	800c8be <xTimerGenericCommand+0x2e>
	__asm volatile
 800c8a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8ac:	f383 8811 	msr	BASEPRI, r3
 800c8b0:	f3bf 8f6f 	isb	sy
 800c8b4:	f3bf 8f4f 	dsb	sy
 800c8b8:	623b      	str	r3, [r7, #32]
}
 800c8ba:	bf00      	nop
 800c8bc:	e7fe      	b.n	800c8bc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c8be:	4b1a      	ldr	r3, [pc, #104]	; (800c928 <xTimerGenericCommand+0x98>)
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d02a      	beq.n	800c91c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c8c6:	68bb      	ldr	r3, [r7, #8]
 800c8c8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c8d2:	68bb      	ldr	r3, [r7, #8]
 800c8d4:	2b05      	cmp	r3, #5
 800c8d6:	dc18      	bgt.n	800c90a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c8d8:	f7ff fcd4 	bl	800c284 <xTaskGetSchedulerState>
 800c8dc:	4603      	mov	r3, r0
 800c8de:	2b02      	cmp	r3, #2
 800c8e0:	d109      	bne.n	800c8f6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c8e2:	4b11      	ldr	r3, [pc, #68]	; (800c928 <xTimerGenericCommand+0x98>)
 800c8e4:	6818      	ldr	r0, [r3, #0]
 800c8e6:	f107 0114 	add.w	r1, r7, #20
 800c8ea:	2300      	movs	r3, #0
 800c8ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c8ee:	f7fd ff31 	bl	800a754 <xQueueGenericSend>
 800c8f2:	6278      	str	r0, [r7, #36]	; 0x24
 800c8f4:	e012      	b.n	800c91c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c8f6:	4b0c      	ldr	r3, [pc, #48]	; (800c928 <xTimerGenericCommand+0x98>)
 800c8f8:	6818      	ldr	r0, [r3, #0]
 800c8fa:	f107 0114 	add.w	r1, r7, #20
 800c8fe:	2300      	movs	r3, #0
 800c900:	2200      	movs	r2, #0
 800c902:	f7fd ff27 	bl	800a754 <xQueueGenericSend>
 800c906:	6278      	str	r0, [r7, #36]	; 0x24
 800c908:	e008      	b.n	800c91c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c90a:	4b07      	ldr	r3, [pc, #28]	; (800c928 <xTimerGenericCommand+0x98>)
 800c90c:	6818      	ldr	r0, [r3, #0]
 800c90e:	f107 0114 	add.w	r1, r7, #20
 800c912:	2300      	movs	r3, #0
 800c914:	683a      	ldr	r2, [r7, #0]
 800c916:	f7fe f81b 	bl	800a950 <xQueueGenericSendFromISR>
 800c91a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c91c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c91e:	4618      	mov	r0, r3
 800c920:	3728      	adds	r7, #40	; 0x28
 800c922:	46bd      	mov	sp, r7
 800c924:	bd80      	pop	{r7, pc}
 800c926:	bf00      	nop
 800c928:	20001528 	.word	0x20001528

0800c92c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c92c:	b580      	push	{r7, lr}
 800c92e:	b088      	sub	sp, #32
 800c930:	af02      	add	r7, sp, #8
 800c932:	6078      	str	r0, [r7, #4]
 800c934:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c936:	4b1c      	ldr	r3, [pc, #112]	; (800c9a8 <prvProcessExpiredTimer+0x7c>)
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	68db      	ldr	r3, [r3, #12]
 800c93c:	68db      	ldr	r3, [r3, #12]
 800c93e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c940:	697b      	ldr	r3, [r7, #20]
 800c942:	3304      	adds	r3, #4
 800c944:	4618      	mov	r0, r3
 800c946:	f7fd fddd 	bl	800a504 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800c94a:	697b      	ldr	r3, [r7, #20]
 800c94c:	69db      	ldr	r3, [r3, #28]
 800c94e:	2b01      	cmp	r3, #1
 800c950:	d122      	bne.n	800c998 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c952:	697b      	ldr	r3, [r7, #20]
 800c954:	699a      	ldr	r2, [r3, #24]
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	18d1      	adds	r1, r2, r3
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	683a      	ldr	r2, [r7, #0]
 800c95e:	6978      	ldr	r0, [r7, #20]
 800c960:	f000 f8c8 	bl	800caf4 <prvInsertTimerInActiveList>
 800c964:	4603      	mov	r3, r0
 800c966:	2b00      	cmp	r3, #0
 800c968:	d016      	beq.n	800c998 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c96a:	2300      	movs	r3, #0
 800c96c:	9300      	str	r3, [sp, #0]
 800c96e:	2300      	movs	r3, #0
 800c970:	687a      	ldr	r2, [r7, #4]
 800c972:	2100      	movs	r1, #0
 800c974:	6978      	ldr	r0, [r7, #20]
 800c976:	f7ff ff8b 	bl	800c890 <xTimerGenericCommand>
 800c97a:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c97c:	693b      	ldr	r3, [r7, #16]
 800c97e:	2b00      	cmp	r3, #0
 800c980:	d10a      	bne.n	800c998 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 800c982:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c986:	f383 8811 	msr	BASEPRI, r3
 800c98a:	f3bf 8f6f 	isb	sy
 800c98e:	f3bf 8f4f 	dsb	sy
 800c992:	60fb      	str	r3, [r7, #12]
}
 800c994:	bf00      	nop
 800c996:	e7fe      	b.n	800c996 <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c998:	697b      	ldr	r3, [r7, #20]
 800c99a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c99c:	6978      	ldr	r0, [r7, #20]
 800c99e:	4798      	blx	r3
}
 800c9a0:	bf00      	nop
 800c9a2:	3718      	adds	r7, #24
 800c9a4:	46bd      	mov	sp, r7
 800c9a6:	bd80      	pop	{r7, pc}
 800c9a8:	20001520 	.word	0x20001520

0800c9ac <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 800c9ac:	b580      	push	{r7, lr}
 800c9ae:	b084      	sub	sp, #16
 800c9b0:	af00      	add	r7, sp, #0
 800c9b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c9b4:	f107 0308 	add.w	r3, r7, #8
 800c9b8:	4618      	mov	r0, r3
 800c9ba:	f000 f857 	bl	800ca6c <prvGetNextExpireTime>
 800c9be:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c9c0:	68bb      	ldr	r3, [r7, #8]
 800c9c2:	4619      	mov	r1, r3
 800c9c4:	68f8      	ldr	r0, [r7, #12]
 800c9c6:	f000 f803 	bl	800c9d0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c9ca:	f000 f8d5 	bl	800cb78 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c9ce:	e7f1      	b.n	800c9b4 <prvTimerTask+0x8>

0800c9d0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c9d0:	b580      	push	{r7, lr}
 800c9d2:	b084      	sub	sp, #16
 800c9d4:	af00      	add	r7, sp, #0
 800c9d6:	6078      	str	r0, [r7, #4]
 800c9d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c9da:	f7ff f82d 	bl	800ba38 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c9de:	f107 0308 	add.w	r3, r7, #8
 800c9e2:	4618      	mov	r0, r3
 800c9e4:	f000 f866 	bl	800cab4 <prvSampleTimeNow>
 800c9e8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c9ea:	68bb      	ldr	r3, [r7, #8]
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d130      	bne.n	800ca52 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c9f0:	683b      	ldr	r3, [r7, #0]
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d10a      	bne.n	800ca0c <prvProcessTimerOrBlockTask+0x3c>
 800c9f6:	687a      	ldr	r2, [r7, #4]
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	429a      	cmp	r2, r3
 800c9fc:	d806      	bhi.n	800ca0c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c9fe:	f7ff f829 	bl	800ba54 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ca02:	68f9      	ldr	r1, [r7, #12]
 800ca04:	6878      	ldr	r0, [r7, #4]
 800ca06:	f7ff ff91 	bl	800c92c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ca0a:	e024      	b.n	800ca56 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ca0c:	683b      	ldr	r3, [r7, #0]
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d008      	beq.n	800ca24 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ca12:	4b13      	ldr	r3, [pc, #76]	; (800ca60 <prvProcessTimerOrBlockTask+0x90>)
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	681b      	ldr	r3, [r3, #0]
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	bf0c      	ite	eq
 800ca1c:	2301      	moveq	r3, #1
 800ca1e:	2300      	movne	r3, #0
 800ca20:	b2db      	uxtb	r3, r3
 800ca22:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ca24:	4b0f      	ldr	r3, [pc, #60]	; (800ca64 <prvProcessTimerOrBlockTask+0x94>)
 800ca26:	6818      	ldr	r0, [r3, #0]
 800ca28:	687a      	ldr	r2, [r7, #4]
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	1ad3      	subs	r3, r2, r3
 800ca2e:	683a      	ldr	r2, [r7, #0]
 800ca30:	4619      	mov	r1, r3
 800ca32:	f7fe fa3d 	bl	800aeb0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ca36:	f7ff f80d 	bl	800ba54 <xTaskResumeAll>
 800ca3a:	4603      	mov	r3, r0
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d10a      	bne.n	800ca56 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ca40:	4b09      	ldr	r3, [pc, #36]	; (800ca68 <prvProcessTimerOrBlockTask+0x98>)
 800ca42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ca46:	601a      	str	r2, [r3, #0]
 800ca48:	f3bf 8f4f 	dsb	sy
 800ca4c:	f3bf 8f6f 	isb	sy
}
 800ca50:	e001      	b.n	800ca56 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ca52:	f7fe ffff 	bl	800ba54 <xTaskResumeAll>
}
 800ca56:	bf00      	nop
 800ca58:	3710      	adds	r7, #16
 800ca5a:	46bd      	mov	sp, r7
 800ca5c:	bd80      	pop	{r7, pc}
 800ca5e:	bf00      	nop
 800ca60:	20001524 	.word	0x20001524
 800ca64:	20001528 	.word	0x20001528
 800ca68:	e000ed04 	.word	0xe000ed04

0800ca6c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ca6c:	b480      	push	{r7}
 800ca6e:	b085      	sub	sp, #20
 800ca70:	af00      	add	r7, sp, #0
 800ca72:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ca74:	4b0e      	ldr	r3, [pc, #56]	; (800cab0 <prvGetNextExpireTime+0x44>)
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	bf0c      	ite	eq
 800ca7e:	2301      	moveq	r3, #1
 800ca80:	2300      	movne	r3, #0
 800ca82:	b2db      	uxtb	r3, r3
 800ca84:	461a      	mov	r2, r3
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	d105      	bne.n	800ca9e <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ca92:	4b07      	ldr	r3, [pc, #28]	; (800cab0 <prvGetNextExpireTime+0x44>)
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	68db      	ldr	r3, [r3, #12]
 800ca98:	681b      	ldr	r3, [r3, #0]
 800ca9a:	60fb      	str	r3, [r7, #12]
 800ca9c:	e001      	b.n	800caa2 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800ca9e:	2300      	movs	r3, #0
 800caa0:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800caa2:	68fb      	ldr	r3, [r7, #12]
}
 800caa4:	4618      	mov	r0, r3
 800caa6:	3714      	adds	r7, #20
 800caa8:	46bd      	mov	sp, r7
 800caaa:	bc80      	pop	{r7}
 800caac:	4770      	bx	lr
 800caae:	bf00      	nop
 800cab0:	20001520 	.word	0x20001520

0800cab4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800cab4:	b580      	push	{r7, lr}
 800cab6:	b084      	sub	sp, #16
 800cab8:	af00      	add	r7, sp, #0
 800caba:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800cabc:	f7ff f866 	bl	800bb8c <xTaskGetTickCount>
 800cac0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800cac2:	4b0b      	ldr	r3, [pc, #44]	; (800caf0 <prvSampleTimeNow+0x3c>)
 800cac4:	681b      	ldr	r3, [r3, #0]
 800cac6:	68fa      	ldr	r2, [r7, #12]
 800cac8:	429a      	cmp	r2, r3
 800caca:	d205      	bcs.n	800cad8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800cacc:	f000 f8ee 	bl	800ccac <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	2201      	movs	r2, #1
 800cad4:	601a      	str	r2, [r3, #0]
 800cad6:	e002      	b.n	800cade <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	2200      	movs	r2, #0
 800cadc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800cade:	4a04      	ldr	r2, [pc, #16]	; (800caf0 <prvSampleTimeNow+0x3c>)
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800cae4:	68fb      	ldr	r3, [r7, #12]
}
 800cae6:	4618      	mov	r0, r3
 800cae8:	3710      	adds	r7, #16
 800caea:	46bd      	mov	sp, r7
 800caec:	bd80      	pop	{r7, pc}
 800caee:	bf00      	nop
 800caf0:	20001530 	.word	0x20001530

0800caf4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800caf4:	b580      	push	{r7, lr}
 800caf6:	b086      	sub	sp, #24
 800caf8:	af00      	add	r7, sp, #0
 800cafa:	60f8      	str	r0, [r7, #12]
 800cafc:	60b9      	str	r1, [r7, #8]
 800cafe:	607a      	str	r2, [r7, #4]
 800cb00:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800cb02:	2300      	movs	r3, #0
 800cb04:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	68ba      	ldr	r2, [r7, #8]
 800cb0a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	68fa      	ldr	r2, [r7, #12]
 800cb10:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800cb12:	68ba      	ldr	r2, [r7, #8]
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	429a      	cmp	r2, r3
 800cb18:	d812      	bhi.n	800cb40 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cb1a:	687a      	ldr	r2, [r7, #4]
 800cb1c:	683b      	ldr	r3, [r7, #0]
 800cb1e:	1ad2      	subs	r2, r2, r3
 800cb20:	68fb      	ldr	r3, [r7, #12]
 800cb22:	699b      	ldr	r3, [r3, #24]
 800cb24:	429a      	cmp	r2, r3
 800cb26:	d302      	bcc.n	800cb2e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800cb28:	2301      	movs	r3, #1
 800cb2a:	617b      	str	r3, [r7, #20]
 800cb2c:	e01b      	b.n	800cb66 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800cb2e:	4b10      	ldr	r3, [pc, #64]	; (800cb70 <prvInsertTimerInActiveList+0x7c>)
 800cb30:	681a      	ldr	r2, [r3, #0]
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	3304      	adds	r3, #4
 800cb36:	4619      	mov	r1, r3
 800cb38:	4610      	mov	r0, r2
 800cb3a:	f7fd fcab 	bl	800a494 <vListInsert>
 800cb3e:	e012      	b.n	800cb66 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800cb40:	687a      	ldr	r2, [r7, #4]
 800cb42:	683b      	ldr	r3, [r7, #0]
 800cb44:	429a      	cmp	r2, r3
 800cb46:	d206      	bcs.n	800cb56 <prvInsertTimerInActiveList+0x62>
 800cb48:	68ba      	ldr	r2, [r7, #8]
 800cb4a:	683b      	ldr	r3, [r7, #0]
 800cb4c:	429a      	cmp	r2, r3
 800cb4e:	d302      	bcc.n	800cb56 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800cb50:	2301      	movs	r3, #1
 800cb52:	617b      	str	r3, [r7, #20]
 800cb54:	e007      	b.n	800cb66 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cb56:	4b07      	ldr	r3, [pc, #28]	; (800cb74 <prvInsertTimerInActiveList+0x80>)
 800cb58:	681a      	ldr	r2, [r3, #0]
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	3304      	adds	r3, #4
 800cb5e:	4619      	mov	r1, r3
 800cb60:	4610      	mov	r0, r2
 800cb62:	f7fd fc97 	bl	800a494 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800cb66:	697b      	ldr	r3, [r7, #20]
}
 800cb68:	4618      	mov	r0, r3
 800cb6a:	3718      	adds	r7, #24
 800cb6c:	46bd      	mov	sp, r7
 800cb6e:	bd80      	pop	{r7, pc}
 800cb70:	20001524 	.word	0x20001524
 800cb74:	20001520 	.word	0x20001520

0800cb78 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800cb78:	b580      	push	{r7, lr}
 800cb7a:	b08c      	sub	sp, #48	; 0x30
 800cb7c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cb7e:	e081      	b.n	800cc84 <prvProcessReceivedCommands+0x10c>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800cb80:	68bb      	ldr	r3, [r7, #8]
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	db7d      	blt.n	800cc82 <prvProcessReceivedCommands+0x10a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800cb86:	693b      	ldr	r3, [r7, #16]
 800cb88:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800cb8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb8c:	695b      	ldr	r3, [r3, #20]
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	d004      	beq.n	800cb9c <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cb92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb94:	3304      	adds	r3, #4
 800cb96:	4618      	mov	r0, r3
 800cb98:	f7fd fcb4 	bl	800a504 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800cb9c:	1d3b      	adds	r3, r7, #4
 800cb9e:	4618      	mov	r0, r3
 800cba0:	f7ff ff88 	bl	800cab4 <prvSampleTimeNow>
 800cba4:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 800cba6:	68bb      	ldr	r3, [r7, #8]
 800cba8:	2b09      	cmp	r3, #9
 800cbaa:	d86b      	bhi.n	800cc84 <prvProcessReceivedCommands+0x10c>
 800cbac:	a201      	add	r2, pc, #4	; (adr r2, 800cbb4 <prvProcessReceivedCommands+0x3c>)
 800cbae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cbb2:	bf00      	nop
 800cbb4:	0800cbdd 	.word	0x0800cbdd
 800cbb8:	0800cbdd 	.word	0x0800cbdd
 800cbbc:	0800cbdd 	.word	0x0800cbdd
 800cbc0:	0800cc85 	.word	0x0800cc85
 800cbc4:	0800cc39 	.word	0x0800cc39
 800cbc8:	0800cc71 	.word	0x0800cc71
 800cbcc:	0800cbdd 	.word	0x0800cbdd
 800cbd0:	0800cbdd 	.word	0x0800cbdd
 800cbd4:	0800cc85 	.word	0x0800cc85
 800cbd8:	0800cc39 	.word	0x0800cc39
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800cbdc:	68fa      	ldr	r2, [r7, #12]
 800cbde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbe0:	699b      	ldr	r3, [r3, #24]
 800cbe2:	18d1      	adds	r1, r2, r3
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	6a3a      	ldr	r2, [r7, #32]
 800cbe8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800cbea:	f7ff ff83 	bl	800caf4 <prvInsertTimerInActiveList>
 800cbee:	4603      	mov	r3, r0
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d047      	beq.n	800cc84 <prvProcessReceivedCommands+0x10c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cbf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cbf8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800cbfa:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800cbfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbfe:	69db      	ldr	r3, [r3, #28]
 800cc00:	2b01      	cmp	r3, #1
 800cc02:	d13f      	bne.n	800cc84 <prvProcessReceivedCommands+0x10c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800cc04:	68fa      	ldr	r2, [r7, #12]
 800cc06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc08:	699b      	ldr	r3, [r3, #24]
 800cc0a:	441a      	add	r2, r3
 800cc0c:	2300      	movs	r3, #0
 800cc0e:	9300      	str	r3, [sp, #0]
 800cc10:	2300      	movs	r3, #0
 800cc12:	2100      	movs	r1, #0
 800cc14:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800cc16:	f7ff fe3b 	bl	800c890 <xTimerGenericCommand>
 800cc1a:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800cc1c:	69fb      	ldr	r3, [r7, #28]
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d130      	bne.n	800cc84 <prvProcessReceivedCommands+0x10c>
	__asm volatile
 800cc22:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc26:	f383 8811 	msr	BASEPRI, r3
 800cc2a:	f3bf 8f6f 	isb	sy
 800cc2e:	f3bf 8f4f 	dsb	sy
 800cc32:	61bb      	str	r3, [r7, #24]
}
 800cc34:	bf00      	nop
 800cc36:	e7fe      	b.n	800cc36 <prvProcessReceivedCommands+0xbe>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800cc38:	68fa      	ldr	r2, [r7, #12]
 800cc3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc3c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800cc3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc40:	699b      	ldr	r3, [r3, #24]
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	d10a      	bne.n	800cc5c <prvProcessReceivedCommands+0xe4>
	__asm volatile
 800cc46:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc4a:	f383 8811 	msr	BASEPRI, r3
 800cc4e:	f3bf 8f6f 	isb	sy
 800cc52:	f3bf 8f4f 	dsb	sy
 800cc56:	617b      	str	r3, [r7, #20]
}
 800cc58:	bf00      	nop
 800cc5a:	e7fe      	b.n	800cc5a <prvProcessReceivedCommands+0xe2>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800cc5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc5e:	699a      	ldr	r2, [r3, #24]
 800cc60:	6a3b      	ldr	r3, [r7, #32]
 800cc62:	18d1      	adds	r1, r2, r3
 800cc64:	6a3b      	ldr	r3, [r7, #32]
 800cc66:	6a3a      	ldr	r2, [r7, #32]
 800cc68:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800cc6a:	f7ff ff43 	bl	800caf4 <prvInsertTimerInActiveList>
					break;
 800cc6e:	e009      	b.n	800cc84 <prvProcessReceivedCommands+0x10c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800cc70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc72:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d104      	bne.n	800cc84 <prvProcessReceivedCommands+0x10c>
						{
							vPortFree( pxTimer );
 800cc7a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800cc7c:	f000 fb6a 	bl	800d354 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800cc80:	e000      	b.n	800cc84 <prvProcessReceivedCommands+0x10c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800cc82:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cc84:	4b08      	ldr	r3, [pc, #32]	; (800cca8 <prvProcessReceivedCommands+0x130>)
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	f107 0108 	add.w	r1, r7, #8
 800cc8c:	2200      	movs	r2, #0
 800cc8e:	4618      	mov	r0, r3
 800cc90:	f7fd fef6 	bl	800aa80 <xQueueReceive>
 800cc94:	4603      	mov	r3, r0
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	f47f af72 	bne.w	800cb80 <prvProcessReceivedCommands+0x8>
	}
}
 800cc9c:	bf00      	nop
 800cc9e:	bf00      	nop
 800cca0:	3728      	adds	r7, #40	; 0x28
 800cca2:	46bd      	mov	sp, r7
 800cca4:	bd80      	pop	{r7, pc}
 800cca6:	bf00      	nop
 800cca8:	20001528 	.word	0x20001528

0800ccac <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ccac:	b580      	push	{r7, lr}
 800ccae:	b088      	sub	sp, #32
 800ccb0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ccb2:	e045      	b.n	800cd40 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ccb4:	4b2c      	ldr	r3, [pc, #176]	; (800cd68 <prvSwitchTimerLists+0xbc>)
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	68db      	ldr	r3, [r3, #12]
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ccbe:	4b2a      	ldr	r3, [pc, #168]	; (800cd68 <prvSwitchTimerLists+0xbc>)
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	68db      	ldr	r3, [r3, #12]
 800ccc4:	68db      	ldr	r3, [r3, #12]
 800ccc6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	3304      	adds	r3, #4
 800cccc:	4618      	mov	r0, r3
 800ccce:	f7fd fc19 	bl	800a504 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ccd6:	68f8      	ldr	r0, [r7, #12]
 800ccd8:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	69db      	ldr	r3, [r3, #28]
 800ccde:	2b01      	cmp	r3, #1
 800cce0:	d12e      	bne.n	800cd40 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	699b      	ldr	r3, [r3, #24]
 800cce6:	693a      	ldr	r2, [r7, #16]
 800cce8:	4413      	add	r3, r2
 800ccea:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ccec:	68ba      	ldr	r2, [r7, #8]
 800ccee:	693b      	ldr	r3, [r7, #16]
 800ccf0:	429a      	cmp	r2, r3
 800ccf2:	d90e      	bls.n	800cd12 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ccf4:	68fb      	ldr	r3, [r7, #12]
 800ccf6:	68ba      	ldr	r2, [r7, #8]
 800ccf8:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ccfa:	68fb      	ldr	r3, [r7, #12]
 800ccfc:	68fa      	ldr	r2, [r7, #12]
 800ccfe:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cd00:	4b19      	ldr	r3, [pc, #100]	; (800cd68 <prvSwitchTimerLists+0xbc>)
 800cd02:	681a      	ldr	r2, [r3, #0]
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	3304      	adds	r3, #4
 800cd08:	4619      	mov	r1, r3
 800cd0a:	4610      	mov	r0, r2
 800cd0c:	f7fd fbc2 	bl	800a494 <vListInsert>
 800cd10:	e016      	b.n	800cd40 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cd12:	2300      	movs	r3, #0
 800cd14:	9300      	str	r3, [sp, #0]
 800cd16:	2300      	movs	r3, #0
 800cd18:	693a      	ldr	r2, [r7, #16]
 800cd1a:	2100      	movs	r1, #0
 800cd1c:	68f8      	ldr	r0, [r7, #12]
 800cd1e:	f7ff fdb7 	bl	800c890 <xTimerGenericCommand>
 800cd22:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d10a      	bne.n	800cd40 <prvSwitchTimerLists+0x94>
	__asm volatile
 800cd2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd2e:	f383 8811 	msr	BASEPRI, r3
 800cd32:	f3bf 8f6f 	isb	sy
 800cd36:	f3bf 8f4f 	dsb	sy
 800cd3a:	603b      	str	r3, [r7, #0]
}
 800cd3c:	bf00      	nop
 800cd3e:	e7fe      	b.n	800cd3e <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cd40:	4b09      	ldr	r3, [pc, #36]	; (800cd68 <prvSwitchTimerLists+0xbc>)
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	681b      	ldr	r3, [r3, #0]
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d1b4      	bne.n	800ccb4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800cd4a:	4b07      	ldr	r3, [pc, #28]	; (800cd68 <prvSwitchTimerLists+0xbc>)
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800cd50:	4b06      	ldr	r3, [pc, #24]	; (800cd6c <prvSwitchTimerLists+0xc0>)
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	4a04      	ldr	r2, [pc, #16]	; (800cd68 <prvSwitchTimerLists+0xbc>)
 800cd56:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800cd58:	4a04      	ldr	r2, [pc, #16]	; (800cd6c <prvSwitchTimerLists+0xc0>)
 800cd5a:	697b      	ldr	r3, [r7, #20]
 800cd5c:	6013      	str	r3, [r2, #0]
}
 800cd5e:	bf00      	nop
 800cd60:	3718      	adds	r7, #24
 800cd62:	46bd      	mov	sp, r7
 800cd64:	bd80      	pop	{r7, pc}
 800cd66:	bf00      	nop
 800cd68:	20001520 	.word	0x20001520
 800cd6c:	20001524 	.word	0x20001524

0800cd70 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800cd70:	b580      	push	{r7, lr}
 800cd72:	b082      	sub	sp, #8
 800cd74:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800cd76:	f000 f929 	bl	800cfcc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800cd7a:	4b15      	ldr	r3, [pc, #84]	; (800cdd0 <prvCheckForValidListAndQueue+0x60>)
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d120      	bne.n	800cdc4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800cd82:	4814      	ldr	r0, [pc, #80]	; (800cdd4 <prvCheckForValidListAndQueue+0x64>)
 800cd84:	f7fd fb38 	bl	800a3f8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800cd88:	4813      	ldr	r0, [pc, #76]	; (800cdd8 <prvCheckForValidListAndQueue+0x68>)
 800cd8a:	f7fd fb35 	bl	800a3f8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800cd8e:	4b13      	ldr	r3, [pc, #76]	; (800cddc <prvCheckForValidListAndQueue+0x6c>)
 800cd90:	4a10      	ldr	r2, [pc, #64]	; (800cdd4 <prvCheckForValidListAndQueue+0x64>)
 800cd92:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800cd94:	4b12      	ldr	r3, [pc, #72]	; (800cde0 <prvCheckForValidListAndQueue+0x70>)
 800cd96:	4a10      	ldr	r2, [pc, #64]	; (800cdd8 <prvCheckForValidListAndQueue+0x68>)
 800cd98:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800cd9a:	2300      	movs	r3, #0
 800cd9c:	9300      	str	r3, [sp, #0]
 800cd9e:	4b11      	ldr	r3, [pc, #68]	; (800cde4 <prvCheckForValidListAndQueue+0x74>)
 800cda0:	4a11      	ldr	r2, [pc, #68]	; (800cde8 <prvCheckForValidListAndQueue+0x78>)
 800cda2:	210c      	movs	r1, #12
 800cda4:	200a      	movs	r0, #10
 800cda6:	f7fd fc3f 	bl	800a628 <xQueueGenericCreateStatic>
 800cdaa:	4603      	mov	r3, r0
 800cdac:	4a08      	ldr	r2, [pc, #32]	; (800cdd0 <prvCheckForValidListAndQueue+0x60>)
 800cdae:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800cdb0:	4b07      	ldr	r3, [pc, #28]	; (800cdd0 <prvCheckForValidListAndQueue+0x60>)
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d005      	beq.n	800cdc4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800cdb8:	4b05      	ldr	r3, [pc, #20]	; (800cdd0 <prvCheckForValidListAndQueue+0x60>)
 800cdba:	681b      	ldr	r3, [r3, #0]
 800cdbc:	490b      	ldr	r1, [pc, #44]	; (800cdec <prvCheckForValidListAndQueue+0x7c>)
 800cdbe:	4618      	mov	r0, r3
 800cdc0:	f7fe f84e 	bl	800ae60 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cdc4:	f000 f932 	bl	800d02c <vPortExitCritical>
}
 800cdc8:	bf00      	nop
 800cdca:	46bd      	mov	sp, r7
 800cdcc:	bd80      	pop	{r7, pc}
 800cdce:	bf00      	nop
 800cdd0:	20001528 	.word	0x20001528
 800cdd4:	200014f8 	.word	0x200014f8
 800cdd8:	2000150c 	.word	0x2000150c
 800cddc:	20001520 	.word	0x20001520
 800cde0:	20001524 	.word	0x20001524
 800cde4:	200015ac 	.word	0x200015ac
 800cde8:	20001534 	.word	0x20001534
 800cdec:	08011a80 	.word	0x08011a80

0800cdf0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800cdf0:	b480      	push	{r7}
 800cdf2:	b085      	sub	sp, #20
 800cdf4:	af00      	add	r7, sp, #0
 800cdf6:	60f8      	str	r0, [r7, #12]
 800cdf8:	60b9      	str	r1, [r7, #8]
 800cdfa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	3b04      	subs	r3, #4
 800ce00:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800ce08:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	3b04      	subs	r3, #4
 800ce0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ce10:	68bb      	ldr	r3, [r7, #8]
 800ce12:	f023 0201 	bic.w	r2, r3, #1
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	3b04      	subs	r3, #4
 800ce1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ce20:	4a08      	ldr	r2, [pc, #32]	; (800ce44 <pxPortInitialiseStack+0x54>)
 800ce22:	68fb      	ldr	r3, [r7, #12]
 800ce24:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	3b14      	subs	r3, #20
 800ce2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ce2c:	687a      	ldr	r2, [r7, #4]
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ce32:	68fb      	ldr	r3, [r7, #12]
 800ce34:	3b20      	subs	r3, #32
 800ce36:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ce38:	68fb      	ldr	r3, [r7, #12]
}
 800ce3a:	4618      	mov	r0, r3
 800ce3c:	3714      	adds	r7, #20
 800ce3e:	46bd      	mov	sp, r7
 800ce40:	bc80      	pop	{r7}
 800ce42:	4770      	bx	lr
 800ce44:	0800ce49 	.word	0x0800ce49

0800ce48 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ce48:	b480      	push	{r7}
 800ce4a:	b085      	sub	sp, #20
 800ce4c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800ce4e:	2300      	movs	r3, #0
 800ce50:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ce52:	4b12      	ldr	r3, [pc, #72]	; (800ce9c <prvTaskExitError+0x54>)
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce5a:	d00a      	beq.n	800ce72 <prvTaskExitError+0x2a>
	__asm volatile
 800ce5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce60:	f383 8811 	msr	BASEPRI, r3
 800ce64:	f3bf 8f6f 	isb	sy
 800ce68:	f3bf 8f4f 	dsb	sy
 800ce6c:	60fb      	str	r3, [r7, #12]
}
 800ce6e:	bf00      	nop
 800ce70:	e7fe      	b.n	800ce70 <prvTaskExitError+0x28>
	__asm volatile
 800ce72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce76:	f383 8811 	msr	BASEPRI, r3
 800ce7a:	f3bf 8f6f 	isb	sy
 800ce7e:	f3bf 8f4f 	dsb	sy
 800ce82:	60bb      	str	r3, [r7, #8]
}
 800ce84:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ce86:	bf00      	nop
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d0fc      	beq.n	800ce88 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ce8e:	bf00      	nop
 800ce90:	bf00      	nop
 800ce92:	3714      	adds	r7, #20
 800ce94:	46bd      	mov	sp, r7
 800ce96:	bc80      	pop	{r7}
 800ce98:	4770      	bx	lr
 800ce9a:	bf00      	nop
 800ce9c:	20000150 	.word	0x20000150

0800cea0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800cea0:	4b07      	ldr	r3, [pc, #28]	; (800cec0 <pxCurrentTCBConst2>)
 800cea2:	6819      	ldr	r1, [r3, #0]
 800cea4:	6808      	ldr	r0, [r1, #0]
 800cea6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800ceaa:	f380 8809 	msr	PSP, r0
 800ceae:	f3bf 8f6f 	isb	sy
 800ceb2:	f04f 0000 	mov.w	r0, #0
 800ceb6:	f380 8811 	msr	BASEPRI, r0
 800ceba:	f04e 0e0d 	orr.w	lr, lr, #13
 800cebe:	4770      	bx	lr

0800cec0 <pxCurrentTCBConst2>:
 800cec0:	200013cc 	.word	0x200013cc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800cec4:	bf00      	nop
 800cec6:	bf00      	nop

0800cec8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800cec8:	4806      	ldr	r0, [pc, #24]	; (800cee4 <prvPortStartFirstTask+0x1c>)
 800ceca:	6800      	ldr	r0, [r0, #0]
 800cecc:	6800      	ldr	r0, [r0, #0]
 800cece:	f380 8808 	msr	MSP, r0
 800ced2:	b662      	cpsie	i
 800ced4:	b661      	cpsie	f
 800ced6:	f3bf 8f4f 	dsb	sy
 800ceda:	f3bf 8f6f 	isb	sy
 800cede:	df00      	svc	0
 800cee0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800cee2:	bf00      	nop
 800cee4:	e000ed08 	.word	0xe000ed08

0800cee8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800cee8:	b580      	push	{r7, lr}
 800ceea:	b084      	sub	sp, #16
 800ceec:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ceee:	4b32      	ldr	r3, [pc, #200]	; (800cfb8 <xPortStartScheduler+0xd0>)
 800cef0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	781b      	ldrb	r3, [r3, #0]
 800cef6:	b2db      	uxtb	r3, r3
 800cef8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	22ff      	movs	r2, #255	; 0xff
 800cefe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800cf00:	68fb      	ldr	r3, [r7, #12]
 800cf02:	781b      	ldrb	r3, [r3, #0]
 800cf04:	b2db      	uxtb	r3, r3
 800cf06:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800cf08:	78fb      	ldrb	r3, [r7, #3]
 800cf0a:	b2db      	uxtb	r3, r3
 800cf0c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800cf10:	b2da      	uxtb	r2, r3
 800cf12:	4b2a      	ldr	r3, [pc, #168]	; (800cfbc <xPortStartScheduler+0xd4>)
 800cf14:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800cf16:	4b2a      	ldr	r3, [pc, #168]	; (800cfc0 <xPortStartScheduler+0xd8>)
 800cf18:	2207      	movs	r2, #7
 800cf1a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cf1c:	e009      	b.n	800cf32 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800cf1e:	4b28      	ldr	r3, [pc, #160]	; (800cfc0 <xPortStartScheduler+0xd8>)
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	3b01      	subs	r3, #1
 800cf24:	4a26      	ldr	r2, [pc, #152]	; (800cfc0 <xPortStartScheduler+0xd8>)
 800cf26:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800cf28:	78fb      	ldrb	r3, [r7, #3]
 800cf2a:	b2db      	uxtb	r3, r3
 800cf2c:	005b      	lsls	r3, r3, #1
 800cf2e:	b2db      	uxtb	r3, r3
 800cf30:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cf32:	78fb      	ldrb	r3, [r7, #3]
 800cf34:	b2db      	uxtb	r3, r3
 800cf36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cf3a:	2b80      	cmp	r3, #128	; 0x80
 800cf3c:	d0ef      	beq.n	800cf1e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800cf3e:	4b20      	ldr	r3, [pc, #128]	; (800cfc0 <xPortStartScheduler+0xd8>)
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	f1c3 0307 	rsb	r3, r3, #7
 800cf46:	2b04      	cmp	r3, #4
 800cf48:	d00a      	beq.n	800cf60 <xPortStartScheduler+0x78>
	__asm volatile
 800cf4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf4e:	f383 8811 	msr	BASEPRI, r3
 800cf52:	f3bf 8f6f 	isb	sy
 800cf56:	f3bf 8f4f 	dsb	sy
 800cf5a:	60bb      	str	r3, [r7, #8]
}
 800cf5c:	bf00      	nop
 800cf5e:	e7fe      	b.n	800cf5e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cf60:	4b17      	ldr	r3, [pc, #92]	; (800cfc0 <xPortStartScheduler+0xd8>)
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	021b      	lsls	r3, r3, #8
 800cf66:	4a16      	ldr	r2, [pc, #88]	; (800cfc0 <xPortStartScheduler+0xd8>)
 800cf68:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800cf6a:	4b15      	ldr	r3, [pc, #84]	; (800cfc0 <xPortStartScheduler+0xd8>)
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800cf72:	4a13      	ldr	r2, [pc, #76]	; (800cfc0 <xPortStartScheduler+0xd8>)
 800cf74:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	b2da      	uxtb	r2, r3
 800cf7a:	68fb      	ldr	r3, [r7, #12]
 800cf7c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800cf7e:	4b11      	ldr	r3, [pc, #68]	; (800cfc4 <xPortStartScheduler+0xdc>)
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	4a10      	ldr	r2, [pc, #64]	; (800cfc4 <xPortStartScheduler+0xdc>)
 800cf84:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800cf88:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800cf8a:	4b0e      	ldr	r3, [pc, #56]	; (800cfc4 <xPortStartScheduler+0xdc>)
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	4a0d      	ldr	r2, [pc, #52]	; (800cfc4 <xPortStartScheduler+0xdc>)
 800cf90:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800cf94:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800cf96:	f000 f8b9 	bl	800d10c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800cf9a:	4b0b      	ldr	r3, [pc, #44]	; (800cfc8 <xPortStartScheduler+0xe0>)
 800cf9c:	2200      	movs	r2, #0
 800cf9e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800cfa0:	f7ff ff92 	bl	800cec8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800cfa4:	f7fe fed0 	bl	800bd48 <vTaskSwitchContext>
	prvTaskExitError();
 800cfa8:	f7ff ff4e 	bl	800ce48 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800cfac:	2300      	movs	r3, #0
}
 800cfae:	4618      	mov	r0, r3
 800cfb0:	3710      	adds	r7, #16
 800cfb2:	46bd      	mov	sp, r7
 800cfb4:	bd80      	pop	{r7, pc}
 800cfb6:	bf00      	nop
 800cfb8:	e000e400 	.word	0xe000e400
 800cfbc:	200015f4 	.word	0x200015f4
 800cfc0:	200015f8 	.word	0x200015f8
 800cfc4:	e000ed20 	.word	0xe000ed20
 800cfc8:	20000150 	.word	0x20000150

0800cfcc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800cfcc:	b480      	push	{r7}
 800cfce:	b083      	sub	sp, #12
 800cfd0:	af00      	add	r7, sp, #0
	__asm volatile
 800cfd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfd6:	f383 8811 	msr	BASEPRI, r3
 800cfda:	f3bf 8f6f 	isb	sy
 800cfde:	f3bf 8f4f 	dsb	sy
 800cfe2:	607b      	str	r3, [r7, #4]
}
 800cfe4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800cfe6:	4b0f      	ldr	r3, [pc, #60]	; (800d024 <vPortEnterCritical+0x58>)
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	3301      	adds	r3, #1
 800cfec:	4a0d      	ldr	r2, [pc, #52]	; (800d024 <vPortEnterCritical+0x58>)
 800cfee:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800cff0:	4b0c      	ldr	r3, [pc, #48]	; (800d024 <vPortEnterCritical+0x58>)
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	2b01      	cmp	r3, #1
 800cff6:	d10f      	bne.n	800d018 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800cff8:	4b0b      	ldr	r3, [pc, #44]	; (800d028 <vPortEnterCritical+0x5c>)
 800cffa:	681b      	ldr	r3, [r3, #0]
 800cffc:	b2db      	uxtb	r3, r3
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d00a      	beq.n	800d018 <vPortEnterCritical+0x4c>
	__asm volatile
 800d002:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d006:	f383 8811 	msr	BASEPRI, r3
 800d00a:	f3bf 8f6f 	isb	sy
 800d00e:	f3bf 8f4f 	dsb	sy
 800d012:	603b      	str	r3, [r7, #0]
}
 800d014:	bf00      	nop
 800d016:	e7fe      	b.n	800d016 <vPortEnterCritical+0x4a>
	}
}
 800d018:	bf00      	nop
 800d01a:	370c      	adds	r7, #12
 800d01c:	46bd      	mov	sp, r7
 800d01e:	bc80      	pop	{r7}
 800d020:	4770      	bx	lr
 800d022:	bf00      	nop
 800d024:	20000150 	.word	0x20000150
 800d028:	e000ed04 	.word	0xe000ed04

0800d02c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d02c:	b480      	push	{r7}
 800d02e:	b083      	sub	sp, #12
 800d030:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d032:	4b11      	ldr	r3, [pc, #68]	; (800d078 <vPortExitCritical+0x4c>)
 800d034:	681b      	ldr	r3, [r3, #0]
 800d036:	2b00      	cmp	r3, #0
 800d038:	d10a      	bne.n	800d050 <vPortExitCritical+0x24>
	__asm volatile
 800d03a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d03e:	f383 8811 	msr	BASEPRI, r3
 800d042:	f3bf 8f6f 	isb	sy
 800d046:	f3bf 8f4f 	dsb	sy
 800d04a:	607b      	str	r3, [r7, #4]
}
 800d04c:	bf00      	nop
 800d04e:	e7fe      	b.n	800d04e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d050:	4b09      	ldr	r3, [pc, #36]	; (800d078 <vPortExitCritical+0x4c>)
 800d052:	681b      	ldr	r3, [r3, #0]
 800d054:	3b01      	subs	r3, #1
 800d056:	4a08      	ldr	r2, [pc, #32]	; (800d078 <vPortExitCritical+0x4c>)
 800d058:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d05a:	4b07      	ldr	r3, [pc, #28]	; (800d078 <vPortExitCritical+0x4c>)
 800d05c:	681b      	ldr	r3, [r3, #0]
 800d05e:	2b00      	cmp	r3, #0
 800d060:	d105      	bne.n	800d06e <vPortExitCritical+0x42>
 800d062:	2300      	movs	r3, #0
 800d064:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d066:	683b      	ldr	r3, [r7, #0]
 800d068:	f383 8811 	msr	BASEPRI, r3
}
 800d06c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d06e:	bf00      	nop
 800d070:	370c      	adds	r7, #12
 800d072:	46bd      	mov	sp, r7
 800d074:	bc80      	pop	{r7}
 800d076:	4770      	bx	lr
 800d078:	20000150 	.word	0x20000150
 800d07c:	00000000 	.word	0x00000000

0800d080 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d080:	f3ef 8009 	mrs	r0, PSP
 800d084:	f3bf 8f6f 	isb	sy
 800d088:	4b0d      	ldr	r3, [pc, #52]	; (800d0c0 <pxCurrentTCBConst>)
 800d08a:	681a      	ldr	r2, [r3, #0]
 800d08c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800d090:	6010      	str	r0, [r2, #0]
 800d092:	e92d 4008 	stmdb	sp!, {r3, lr}
 800d096:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d09a:	f380 8811 	msr	BASEPRI, r0
 800d09e:	f7fe fe53 	bl	800bd48 <vTaskSwitchContext>
 800d0a2:	f04f 0000 	mov.w	r0, #0
 800d0a6:	f380 8811 	msr	BASEPRI, r0
 800d0aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800d0ae:	6819      	ldr	r1, [r3, #0]
 800d0b0:	6808      	ldr	r0, [r1, #0]
 800d0b2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800d0b6:	f380 8809 	msr	PSP, r0
 800d0ba:	f3bf 8f6f 	isb	sy
 800d0be:	4770      	bx	lr

0800d0c0 <pxCurrentTCBConst>:
 800d0c0:	200013cc 	.word	0x200013cc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d0c4:	bf00      	nop
 800d0c6:	bf00      	nop

0800d0c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d0c8:	b580      	push	{r7, lr}
 800d0ca:	b082      	sub	sp, #8
 800d0cc:	af00      	add	r7, sp, #0
	__asm volatile
 800d0ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0d2:	f383 8811 	msr	BASEPRI, r3
 800d0d6:	f3bf 8f6f 	isb	sy
 800d0da:	f3bf 8f4f 	dsb	sy
 800d0de:	607b      	str	r3, [r7, #4]
}
 800d0e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d0e2:	f7fe fd73 	bl	800bbcc <xTaskIncrementTick>
 800d0e6:	4603      	mov	r3, r0
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d003      	beq.n	800d0f4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d0ec:	4b06      	ldr	r3, [pc, #24]	; (800d108 <SysTick_Handler+0x40>)
 800d0ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d0f2:	601a      	str	r2, [r3, #0]
 800d0f4:	2300      	movs	r3, #0
 800d0f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d0f8:	683b      	ldr	r3, [r7, #0]
 800d0fa:	f383 8811 	msr	BASEPRI, r3
}
 800d0fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d100:	bf00      	nop
 800d102:	3708      	adds	r7, #8
 800d104:	46bd      	mov	sp, r7
 800d106:	bd80      	pop	{r7, pc}
 800d108:	e000ed04 	.word	0xe000ed04

0800d10c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d10c:	b480      	push	{r7}
 800d10e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d110:	4b0a      	ldr	r3, [pc, #40]	; (800d13c <vPortSetupTimerInterrupt+0x30>)
 800d112:	2200      	movs	r2, #0
 800d114:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d116:	4b0a      	ldr	r3, [pc, #40]	; (800d140 <vPortSetupTimerInterrupt+0x34>)
 800d118:	2200      	movs	r2, #0
 800d11a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d11c:	4b09      	ldr	r3, [pc, #36]	; (800d144 <vPortSetupTimerInterrupt+0x38>)
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	4a09      	ldr	r2, [pc, #36]	; (800d148 <vPortSetupTimerInterrupt+0x3c>)
 800d122:	fba2 2303 	umull	r2, r3, r2, r3
 800d126:	099b      	lsrs	r3, r3, #6
 800d128:	4a08      	ldr	r2, [pc, #32]	; (800d14c <vPortSetupTimerInterrupt+0x40>)
 800d12a:	3b01      	subs	r3, #1
 800d12c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d12e:	4b03      	ldr	r3, [pc, #12]	; (800d13c <vPortSetupTimerInterrupt+0x30>)
 800d130:	2207      	movs	r2, #7
 800d132:	601a      	str	r2, [r3, #0]
}
 800d134:	bf00      	nop
 800d136:	46bd      	mov	sp, r7
 800d138:	bc80      	pop	{r7}
 800d13a:	4770      	bx	lr
 800d13c:	e000e010 	.word	0xe000e010
 800d140:	e000e018 	.word	0xe000e018
 800d144:	20000144 	.word	0x20000144
 800d148:	10624dd3 	.word	0x10624dd3
 800d14c:	e000e014 	.word	0xe000e014

0800d150 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d150:	b480      	push	{r7}
 800d152:	b085      	sub	sp, #20
 800d154:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d156:	f3ef 8305 	mrs	r3, IPSR
 800d15a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	2b0f      	cmp	r3, #15
 800d160:	d914      	bls.n	800d18c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d162:	4a16      	ldr	r2, [pc, #88]	; (800d1bc <vPortValidateInterruptPriority+0x6c>)
 800d164:	68fb      	ldr	r3, [r7, #12]
 800d166:	4413      	add	r3, r2
 800d168:	781b      	ldrb	r3, [r3, #0]
 800d16a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d16c:	4b14      	ldr	r3, [pc, #80]	; (800d1c0 <vPortValidateInterruptPriority+0x70>)
 800d16e:	781b      	ldrb	r3, [r3, #0]
 800d170:	7afa      	ldrb	r2, [r7, #11]
 800d172:	429a      	cmp	r2, r3
 800d174:	d20a      	bcs.n	800d18c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800d176:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d17a:	f383 8811 	msr	BASEPRI, r3
 800d17e:	f3bf 8f6f 	isb	sy
 800d182:	f3bf 8f4f 	dsb	sy
 800d186:	607b      	str	r3, [r7, #4]
}
 800d188:	bf00      	nop
 800d18a:	e7fe      	b.n	800d18a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d18c:	4b0d      	ldr	r3, [pc, #52]	; (800d1c4 <vPortValidateInterruptPriority+0x74>)
 800d18e:	681b      	ldr	r3, [r3, #0]
 800d190:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d194:	4b0c      	ldr	r3, [pc, #48]	; (800d1c8 <vPortValidateInterruptPriority+0x78>)
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	429a      	cmp	r2, r3
 800d19a:	d90a      	bls.n	800d1b2 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800d19c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1a0:	f383 8811 	msr	BASEPRI, r3
 800d1a4:	f3bf 8f6f 	isb	sy
 800d1a8:	f3bf 8f4f 	dsb	sy
 800d1ac:	603b      	str	r3, [r7, #0]
}
 800d1ae:	bf00      	nop
 800d1b0:	e7fe      	b.n	800d1b0 <vPortValidateInterruptPriority+0x60>
	}
 800d1b2:	bf00      	nop
 800d1b4:	3714      	adds	r7, #20
 800d1b6:	46bd      	mov	sp, r7
 800d1b8:	bc80      	pop	{r7}
 800d1ba:	4770      	bx	lr
 800d1bc:	e000e3f0 	.word	0xe000e3f0
 800d1c0:	200015f4 	.word	0x200015f4
 800d1c4:	e000ed0c 	.word	0xe000ed0c
 800d1c8:	200015f8 	.word	0x200015f8

0800d1cc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d1cc:	b580      	push	{r7, lr}
 800d1ce:	b08a      	sub	sp, #40	; 0x28
 800d1d0:	af00      	add	r7, sp, #0
 800d1d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d1d4:	2300      	movs	r3, #0
 800d1d6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d1d8:	f7fe fc2e 	bl	800ba38 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d1dc:	4b58      	ldr	r3, [pc, #352]	; (800d340 <pvPortMalloc+0x174>)
 800d1de:	681b      	ldr	r3, [r3, #0]
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d101      	bne.n	800d1e8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d1e4:	f000 f910 	bl	800d408 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d1e8:	4b56      	ldr	r3, [pc, #344]	; (800d344 <pvPortMalloc+0x178>)
 800d1ea:	681a      	ldr	r2, [r3, #0]
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	4013      	ands	r3, r2
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	f040 808e 	bne.w	800d312 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	d01d      	beq.n	800d238 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800d1fc:	2208      	movs	r2, #8
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	4413      	add	r3, r2
 800d202:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	f003 0307 	and.w	r3, r3, #7
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d014      	beq.n	800d238 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	f023 0307 	bic.w	r3, r3, #7
 800d214:	3308      	adds	r3, #8
 800d216:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	f003 0307 	and.w	r3, r3, #7
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d00a      	beq.n	800d238 <pvPortMalloc+0x6c>
	__asm volatile
 800d222:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d226:	f383 8811 	msr	BASEPRI, r3
 800d22a:	f3bf 8f6f 	isb	sy
 800d22e:	f3bf 8f4f 	dsb	sy
 800d232:	617b      	str	r3, [r7, #20]
}
 800d234:	bf00      	nop
 800d236:	e7fe      	b.n	800d236 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d069      	beq.n	800d312 <pvPortMalloc+0x146>
 800d23e:	4b42      	ldr	r3, [pc, #264]	; (800d348 <pvPortMalloc+0x17c>)
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	687a      	ldr	r2, [r7, #4]
 800d244:	429a      	cmp	r2, r3
 800d246:	d864      	bhi.n	800d312 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d248:	4b40      	ldr	r3, [pc, #256]	; (800d34c <pvPortMalloc+0x180>)
 800d24a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d24c:	4b3f      	ldr	r3, [pc, #252]	; (800d34c <pvPortMalloc+0x180>)
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d252:	e004      	b.n	800d25e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800d254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d256:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d25a:	681b      	ldr	r3, [r3, #0]
 800d25c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d25e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d260:	685b      	ldr	r3, [r3, #4]
 800d262:	687a      	ldr	r2, [r7, #4]
 800d264:	429a      	cmp	r2, r3
 800d266:	d903      	bls.n	800d270 <pvPortMalloc+0xa4>
 800d268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d26a:	681b      	ldr	r3, [r3, #0]
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	d1f1      	bne.n	800d254 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d270:	4b33      	ldr	r3, [pc, #204]	; (800d340 <pvPortMalloc+0x174>)
 800d272:	681b      	ldr	r3, [r3, #0]
 800d274:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d276:	429a      	cmp	r2, r3
 800d278:	d04b      	beq.n	800d312 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d27a:	6a3b      	ldr	r3, [r7, #32]
 800d27c:	681b      	ldr	r3, [r3, #0]
 800d27e:	2208      	movs	r2, #8
 800d280:	4413      	add	r3, r2
 800d282:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d286:	681a      	ldr	r2, [r3, #0]
 800d288:	6a3b      	ldr	r3, [r7, #32]
 800d28a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d28c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d28e:	685a      	ldr	r2, [r3, #4]
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	1ad2      	subs	r2, r2, r3
 800d294:	2308      	movs	r3, #8
 800d296:	005b      	lsls	r3, r3, #1
 800d298:	429a      	cmp	r2, r3
 800d29a:	d91f      	bls.n	800d2dc <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d29c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	4413      	add	r3, r2
 800d2a2:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d2a4:	69bb      	ldr	r3, [r7, #24]
 800d2a6:	f003 0307 	and.w	r3, r3, #7
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	d00a      	beq.n	800d2c4 <pvPortMalloc+0xf8>
	__asm volatile
 800d2ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2b2:	f383 8811 	msr	BASEPRI, r3
 800d2b6:	f3bf 8f6f 	isb	sy
 800d2ba:	f3bf 8f4f 	dsb	sy
 800d2be:	613b      	str	r3, [r7, #16]
}
 800d2c0:	bf00      	nop
 800d2c2:	e7fe      	b.n	800d2c2 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d2c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2c6:	685a      	ldr	r2, [r3, #4]
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	1ad2      	subs	r2, r2, r3
 800d2cc:	69bb      	ldr	r3, [r7, #24]
 800d2ce:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d2d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2d2:	687a      	ldr	r2, [r7, #4]
 800d2d4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d2d6:	69b8      	ldr	r0, [r7, #24]
 800d2d8:	f000 f8f8 	bl	800d4cc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d2dc:	4b1a      	ldr	r3, [pc, #104]	; (800d348 <pvPortMalloc+0x17c>)
 800d2de:	681a      	ldr	r2, [r3, #0]
 800d2e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2e2:	685b      	ldr	r3, [r3, #4]
 800d2e4:	1ad3      	subs	r3, r2, r3
 800d2e6:	4a18      	ldr	r2, [pc, #96]	; (800d348 <pvPortMalloc+0x17c>)
 800d2e8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d2ea:	4b17      	ldr	r3, [pc, #92]	; (800d348 <pvPortMalloc+0x17c>)
 800d2ec:	681a      	ldr	r2, [r3, #0]
 800d2ee:	4b18      	ldr	r3, [pc, #96]	; (800d350 <pvPortMalloc+0x184>)
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	429a      	cmp	r2, r3
 800d2f4:	d203      	bcs.n	800d2fe <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d2f6:	4b14      	ldr	r3, [pc, #80]	; (800d348 <pvPortMalloc+0x17c>)
 800d2f8:	681b      	ldr	r3, [r3, #0]
 800d2fa:	4a15      	ldr	r2, [pc, #84]	; (800d350 <pvPortMalloc+0x184>)
 800d2fc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d2fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d300:	685a      	ldr	r2, [r3, #4]
 800d302:	4b10      	ldr	r3, [pc, #64]	; (800d344 <pvPortMalloc+0x178>)
 800d304:	681b      	ldr	r3, [r3, #0]
 800d306:	431a      	orrs	r2, r3
 800d308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d30a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d30c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d30e:	2200      	movs	r2, #0
 800d310:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d312:	f7fe fb9f 	bl	800ba54 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d316:	69fb      	ldr	r3, [r7, #28]
 800d318:	f003 0307 	and.w	r3, r3, #7
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	d00a      	beq.n	800d336 <pvPortMalloc+0x16a>
	__asm volatile
 800d320:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d324:	f383 8811 	msr	BASEPRI, r3
 800d328:	f3bf 8f6f 	isb	sy
 800d32c:	f3bf 8f4f 	dsb	sy
 800d330:	60fb      	str	r3, [r7, #12]
}
 800d332:	bf00      	nop
 800d334:	e7fe      	b.n	800d334 <pvPortMalloc+0x168>
	return pvReturn;
 800d336:	69fb      	ldr	r3, [r7, #28]
}
 800d338:	4618      	mov	r0, r3
 800d33a:	3728      	adds	r7, #40	; 0x28
 800d33c:	46bd      	mov	sp, r7
 800d33e:	bd80      	pop	{r7, pc}
 800d340:	20003604 	.word	0x20003604
 800d344:	20003610 	.word	0x20003610
 800d348:	20003608 	.word	0x20003608
 800d34c:	200035fc 	.word	0x200035fc
 800d350:	2000360c 	.word	0x2000360c

0800d354 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d354:	b580      	push	{r7, lr}
 800d356:	b086      	sub	sp, #24
 800d358:	af00      	add	r7, sp, #0
 800d35a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	2b00      	cmp	r3, #0
 800d364:	d048      	beq.n	800d3f8 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d366:	2308      	movs	r3, #8
 800d368:	425b      	negs	r3, r3
 800d36a:	697a      	ldr	r2, [r7, #20]
 800d36c:	4413      	add	r3, r2
 800d36e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d370:	697b      	ldr	r3, [r7, #20]
 800d372:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d374:	693b      	ldr	r3, [r7, #16]
 800d376:	685a      	ldr	r2, [r3, #4]
 800d378:	4b21      	ldr	r3, [pc, #132]	; (800d400 <vPortFree+0xac>)
 800d37a:	681b      	ldr	r3, [r3, #0]
 800d37c:	4013      	ands	r3, r2
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d10a      	bne.n	800d398 <vPortFree+0x44>
	__asm volatile
 800d382:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d386:	f383 8811 	msr	BASEPRI, r3
 800d38a:	f3bf 8f6f 	isb	sy
 800d38e:	f3bf 8f4f 	dsb	sy
 800d392:	60fb      	str	r3, [r7, #12]
}
 800d394:	bf00      	nop
 800d396:	e7fe      	b.n	800d396 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d398:	693b      	ldr	r3, [r7, #16]
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d00a      	beq.n	800d3b6 <vPortFree+0x62>
	__asm volatile
 800d3a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3a4:	f383 8811 	msr	BASEPRI, r3
 800d3a8:	f3bf 8f6f 	isb	sy
 800d3ac:	f3bf 8f4f 	dsb	sy
 800d3b0:	60bb      	str	r3, [r7, #8]
}
 800d3b2:	bf00      	nop
 800d3b4:	e7fe      	b.n	800d3b4 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d3b6:	693b      	ldr	r3, [r7, #16]
 800d3b8:	685a      	ldr	r2, [r3, #4]
 800d3ba:	4b11      	ldr	r3, [pc, #68]	; (800d400 <vPortFree+0xac>)
 800d3bc:	681b      	ldr	r3, [r3, #0]
 800d3be:	4013      	ands	r3, r2
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	d019      	beq.n	800d3f8 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d3c4:	693b      	ldr	r3, [r7, #16]
 800d3c6:	681b      	ldr	r3, [r3, #0]
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d115      	bne.n	800d3f8 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d3cc:	693b      	ldr	r3, [r7, #16]
 800d3ce:	685a      	ldr	r2, [r3, #4]
 800d3d0:	4b0b      	ldr	r3, [pc, #44]	; (800d400 <vPortFree+0xac>)
 800d3d2:	681b      	ldr	r3, [r3, #0]
 800d3d4:	43db      	mvns	r3, r3
 800d3d6:	401a      	ands	r2, r3
 800d3d8:	693b      	ldr	r3, [r7, #16]
 800d3da:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d3dc:	f7fe fb2c 	bl	800ba38 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d3e0:	693b      	ldr	r3, [r7, #16]
 800d3e2:	685a      	ldr	r2, [r3, #4]
 800d3e4:	4b07      	ldr	r3, [pc, #28]	; (800d404 <vPortFree+0xb0>)
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	4413      	add	r3, r2
 800d3ea:	4a06      	ldr	r2, [pc, #24]	; (800d404 <vPortFree+0xb0>)
 800d3ec:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d3ee:	6938      	ldr	r0, [r7, #16]
 800d3f0:	f000 f86c 	bl	800d4cc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800d3f4:	f7fe fb2e 	bl	800ba54 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d3f8:	bf00      	nop
 800d3fa:	3718      	adds	r7, #24
 800d3fc:	46bd      	mov	sp, r7
 800d3fe:	bd80      	pop	{r7, pc}
 800d400:	20003610 	.word	0x20003610
 800d404:	20003608 	.word	0x20003608

0800d408 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d408:	b480      	push	{r7}
 800d40a:	b085      	sub	sp, #20
 800d40c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d40e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800d412:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d414:	4b27      	ldr	r3, [pc, #156]	; (800d4b4 <prvHeapInit+0xac>)
 800d416:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d418:	68fb      	ldr	r3, [r7, #12]
 800d41a:	f003 0307 	and.w	r3, r3, #7
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d00c      	beq.n	800d43c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d422:	68fb      	ldr	r3, [r7, #12]
 800d424:	3307      	adds	r3, #7
 800d426:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d428:	68fb      	ldr	r3, [r7, #12]
 800d42a:	f023 0307 	bic.w	r3, r3, #7
 800d42e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d430:	68ba      	ldr	r2, [r7, #8]
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	1ad3      	subs	r3, r2, r3
 800d436:	4a1f      	ldr	r2, [pc, #124]	; (800d4b4 <prvHeapInit+0xac>)
 800d438:	4413      	add	r3, r2
 800d43a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d43c:	68fb      	ldr	r3, [r7, #12]
 800d43e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d440:	4a1d      	ldr	r2, [pc, #116]	; (800d4b8 <prvHeapInit+0xb0>)
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d446:	4b1c      	ldr	r3, [pc, #112]	; (800d4b8 <prvHeapInit+0xb0>)
 800d448:	2200      	movs	r2, #0
 800d44a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	68ba      	ldr	r2, [r7, #8]
 800d450:	4413      	add	r3, r2
 800d452:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d454:	2208      	movs	r2, #8
 800d456:	68fb      	ldr	r3, [r7, #12]
 800d458:	1a9b      	subs	r3, r3, r2
 800d45a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d45c:	68fb      	ldr	r3, [r7, #12]
 800d45e:	f023 0307 	bic.w	r3, r3, #7
 800d462:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d464:	68fb      	ldr	r3, [r7, #12]
 800d466:	4a15      	ldr	r2, [pc, #84]	; (800d4bc <prvHeapInit+0xb4>)
 800d468:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d46a:	4b14      	ldr	r3, [pc, #80]	; (800d4bc <prvHeapInit+0xb4>)
 800d46c:	681b      	ldr	r3, [r3, #0]
 800d46e:	2200      	movs	r2, #0
 800d470:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d472:	4b12      	ldr	r3, [pc, #72]	; (800d4bc <prvHeapInit+0xb4>)
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	2200      	movs	r2, #0
 800d478:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d47e:	683b      	ldr	r3, [r7, #0]
 800d480:	68fa      	ldr	r2, [r7, #12]
 800d482:	1ad2      	subs	r2, r2, r3
 800d484:	683b      	ldr	r3, [r7, #0]
 800d486:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d488:	4b0c      	ldr	r3, [pc, #48]	; (800d4bc <prvHeapInit+0xb4>)
 800d48a:	681a      	ldr	r2, [r3, #0]
 800d48c:	683b      	ldr	r3, [r7, #0]
 800d48e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d490:	683b      	ldr	r3, [r7, #0]
 800d492:	685b      	ldr	r3, [r3, #4]
 800d494:	4a0a      	ldr	r2, [pc, #40]	; (800d4c0 <prvHeapInit+0xb8>)
 800d496:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d498:	683b      	ldr	r3, [r7, #0]
 800d49a:	685b      	ldr	r3, [r3, #4]
 800d49c:	4a09      	ldr	r2, [pc, #36]	; (800d4c4 <prvHeapInit+0xbc>)
 800d49e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d4a0:	4b09      	ldr	r3, [pc, #36]	; (800d4c8 <prvHeapInit+0xc0>)
 800d4a2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d4a6:	601a      	str	r2, [r3, #0]
}
 800d4a8:	bf00      	nop
 800d4aa:	3714      	adds	r7, #20
 800d4ac:	46bd      	mov	sp, r7
 800d4ae:	bc80      	pop	{r7}
 800d4b0:	4770      	bx	lr
 800d4b2:	bf00      	nop
 800d4b4:	200015fc 	.word	0x200015fc
 800d4b8:	200035fc 	.word	0x200035fc
 800d4bc:	20003604 	.word	0x20003604
 800d4c0:	2000360c 	.word	0x2000360c
 800d4c4:	20003608 	.word	0x20003608
 800d4c8:	20003610 	.word	0x20003610

0800d4cc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d4cc:	b480      	push	{r7}
 800d4ce:	b085      	sub	sp, #20
 800d4d0:	af00      	add	r7, sp, #0
 800d4d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d4d4:	4b27      	ldr	r3, [pc, #156]	; (800d574 <prvInsertBlockIntoFreeList+0xa8>)
 800d4d6:	60fb      	str	r3, [r7, #12]
 800d4d8:	e002      	b.n	800d4e0 <prvInsertBlockIntoFreeList+0x14>
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	60fb      	str	r3, [r7, #12]
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	687a      	ldr	r2, [r7, #4]
 800d4e6:	429a      	cmp	r2, r3
 800d4e8:	d8f7      	bhi.n	800d4da <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	685b      	ldr	r3, [r3, #4]
 800d4f2:	68ba      	ldr	r2, [r7, #8]
 800d4f4:	4413      	add	r3, r2
 800d4f6:	687a      	ldr	r2, [r7, #4]
 800d4f8:	429a      	cmp	r2, r3
 800d4fa:	d108      	bne.n	800d50e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d4fc:	68fb      	ldr	r3, [r7, #12]
 800d4fe:	685a      	ldr	r2, [r3, #4]
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	685b      	ldr	r3, [r3, #4]
 800d504:	441a      	add	r2, r3
 800d506:	68fb      	ldr	r3, [r7, #12]
 800d508:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	685b      	ldr	r3, [r3, #4]
 800d516:	68ba      	ldr	r2, [r7, #8]
 800d518:	441a      	add	r2, r3
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	681b      	ldr	r3, [r3, #0]
 800d51e:	429a      	cmp	r2, r3
 800d520:	d118      	bne.n	800d554 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	681a      	ldr	r2, [r3, #0]
 800d526:	4b14      	ldr	r3, [pc, #80]	; (800d578 <prvInsertBlockIntoFreeList+0xac>)
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	429a      	cmp	r2, r3
 800d52c:	d00d      	beq.n	800d54a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	685a      	ldr	r2, [r3, #4]
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	685b      	ldr	r3, [r3, #4]
 800d538:	441a      	add	r2, r3
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d53e:	68fb      	ldr	r3, [r7, #12]
 800d540:	681b      	ldr	r3, [r3, #0]
 800d542:	681a      	ldr	r2, [r3, #0]
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	601a      	str	r2, [r3, #0]
 800d548:	e008      	b.n	800d55c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d54a:	4b0b      	ldr	r3, [pc, #44]	; (800d578 <prvInsertBlockIntoFreeList+0xac>)
 800d54c:	681a      	ldr	r2, [r3, #0]
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	601a      	str	r2, [r3, #0]
 800d552:	e003      	b.n	800d55c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d554:	68fb      	ldr	r3, [r7, #12]
 800d556:	681a      	ldr	r2, [r3, #0]
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d55c:	68fa      	ldr	r2, [r7, #12]
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	429a      	cmp	r2, r3
 800d562:	d002      	beq.n	800d56a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d564:	68fb      	ldr	r3, [r7, #12]
 800d566:	687a      	ldr	r2, [r7, #4]
 800d568:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d56a:	bf00      	nop
 800d56c:	3714      	adds	r7, #20
 800d56e:	46bd      	mov	sp, r7
 800d570:	bc80      	pop	{r7}
 800d572:	4770      	bx	lr
 800d574:	200035fc 	.word	0x200035fc
 800d578:	20003604 	.word	0x20003604

0800d57c <__assert_func>:
 800d57c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d57e:	4614      	mov	r4, r2
 800d580:	461a      	mov	r2, r3
 800d582:	4b09      	ldr	r3, [pc, #36]	; (800d5a8 <__assert_func+0x2c>)
 800d584:	4605      	mov	r5, r0
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	68d8      	ldr	r0, [r3, #12]
 800d58a:	b14c      	cbz	r4, 800d5a0 <__assert_func+0x24>
 800d58c:	4b07      	ldr	r3, [pc, #28]	; (800d5ac <__assert_func+0x30>)
 800d58e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d592:	9100      	str	r1, [sp, #0]
 800d594:	462b      	mov	r3, r5
 800d596:	4906      	ldr	r1, [pc, #24]	; (800d5b0 <__assert_func+0x34>)
 800d598:	f000 f814 	bl	800d5c4 <fiprintf>
 800d59c:	f000 ff38 	bl	800e410 <abort>
 800d5a0:	4b04      	ldr	r3, [pc, #16]	; (800d5b4 <__assert_func+0x38>)
 800d5a2:	461c      	mov	r4, r3
 800d5a4:	e7f3      	b.n	800d58e <__assert_func+0x12>
 800d5a6:	bf00      	nop
 800d5a8:	20000154 	.word	0x20000154
 800d5ac:	08012275 	.word	0x08012275
 800d5b0:	08012282 	.word	0x08012282
 800d5b4:	080122b0 	.word	0x080122b0

0800d5b8 <__errno>:
 800d5b8:	4b01      	ldr	r3, [pc, #4]	; (800d5c0 <__errno+0x8>)
 800d5ba:	6818      	ldr	r0, [r3, #0]
 800d5bc:	4770      	bx	lr
 800d5be:	bf00      	nop
 800d5c0:	20000154 	.word	0x20000154

0800d5c4 <fiprintf>:
 800d5c4:	b40e      	push	{r1, r2, r3}
 800d5c6:	b503      	push	{r0, r1, lr}
 800d5c8:	4601      	mov	r1, r0
 800d5ca:	ab03      	add	r3, sp, #12
 800d5cc:	4805      	ldr	r0, [pc, #20]	; (800d5e4 <fiprintf+0x20>)
 800d5ce:	f853 2b04 	ldr.w	r2, [r3], #4
 800d5d2:	6800      	ldr	r0, [r0, #0]
 800d5d4:	9301      	str	r3, [sp, #4]
 800d5d6:	f000 f869 	bl	800d6ac <_vfiprintf_r>
 800d5da:	b002      	add	sp, #8
 800d5dc:	f85d eb04 	ldr.w	lr, [sp], #4
 800d5e0:	b003      	add	sp, #12
 800d5e2:	4770      	bx	lr
 800d5e4:	20000154 	.word	0x20000154

0800d5e8 <__libc_init_array>:
 800d5e8:	b570      	push	{r4, r5, r6, lr}
 800d5ea:	2600      	movs	r6, #0
 800d5ec:	4d0c      	ldr	r5, [pc, #48]	; (800d620 <__libc_init_array+0x38>)
 800d5ee:	4c0d      	ldr	r4, [pc, #52]	; (800d624 <__libc_init_array+0x3c>)
 800d5f0:	1b64      	subs	r4, r4, r5
 800d5f2:	10a4      	asrs	r4, r4, #2
 800d5f4:	42a6      	cmp	r6, r4
 800d5f6:	d109      	bne.n	800d60c <__libc_init_array+0x24>
 800d5f8:	f003 fe5c 	bl	80112b4 <_init>
 800d5fc:	2600      	movs	r6, #0
 800d5fe:	4d0a      	ldr	r5, [pc, #40]	; (800d628 <__libc_init_array+0x40>)
 800d600:	4c0a      	ldr	r4, [pc, #40]	; (800d62c <__libc_init_array+0x44>)
 800d602:	1b64      	subs	r4, r4, r5
 800d604:	10a4      	asrs	r4, r4, #2
 800d606:	42a6      	cmp	r6, r4
 800d608:	d105      	bne.n	800d616 <__libc_init_array+0x2e>
 800d60a:	bd70      	pop	{r4, r5, r6, pc}
 800d60c:	f855 3b04 	ldr.w	r3, [r5], #4
 800d610:	4798      	blx	r3
 800d612:	3601      	adds	r6, #1
 800d614:	e7ee      	b.n	800d5f4 <__libc_init_array+0xc>
 800d616:	f855 3b04 	ldr.w	r3, [r5], #4
 800d61a:	4798      	blx	r3
 800d61c:	3601      	adds	r6, #1
 800d61e:	e7f2      	b.n	800d606 <__libc_init_array+0x1e>
 800d620:	080126a8 	.word	0x080126a8
 800d624:	080126a8 	.word	0x080126a8
 800d628:	080126a8 	.word	0x080126a8
 800d62c:	080126ac 	.word	0x080126ac

0800d630 <memcpy>:
 800d630:	440a      	add	r2, r1
 800d632:	4291      	cmp	r1, r2
 800d634:	f100 33ff 	add.w	r3, r0, #4294967295
 800d638:	d100      	bne.n	800d63c <memcpy+0xc>
 800d63a:	4770      	bx	lr
 800d63c:	b510      	push	{r4, lr}
 800d63e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d642:	4291      	cmp	r1, r2
 800d644:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d648:	d1f9      	bne.n	800d63e <memcpy+0xe>
 800d64a:	bd10      	pop	{r4, pc}

0800d64c <memset>:
 800d64c:	4603      	mov	r3, r0
 800d64e:	4402      	add	r2, r0
 800d650:	4293      	cmp	r3, r2
 800d652:	d100      	bne.n	800d656 <memset+0xa>
 800d654:	4770      	bx	lr
 800d656:	f803 1b01 	strb.w	r1, [r3], #1
 800d65a:	e7f9      	b.n	800d650 <memset+0x4>

0800d65c <__sfputc_r>:
 800d65c:	6893      	ldr	r3, [r2, #8]
 800d65e:	b410      	push	{r4}
 800d660:	3b01      	subs	r3, #1
 800d662:	2b00      	cmp	r3, #0
 800d664:	6093      	str	r3, [r2, #8]
 800d666:	da07      	bge.n	800d678 <__sfputc_r+0x1c>
 800d668:	6994      	ldr	r4, [r2, #24]
 800d66a:	42a3      	cmp	r3, r4
 800d66c:	db01      	blt.n	800d672 <__sfputc_r+0x16>
 800d66e:	290a      	cmp	r1, #10
 800d670:	d102      	bne.n	800d678 <__sfputc_r+0x1c>
 800d672:	bc10      	pop	{r4}
 800d674:	f000 be0c 	b.w	800e290 <__swbuf_r>
 800d678:	6813      	ldr	r3, [r2, #0]
 800d67a:	1c58      	adds	r0, r3, #1
 800d67c:	6010      	str	r0, [r2, #0]
 800d67e:	7019      	strb	r1, [r3, #0]
 800d680:	4608      	mov	r0, r1
 800d682:	bc10      	pop	{r4}
 800d684:	4770      	bx	lr

0800d686 <__sfputs_r>:
 800d686:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d688:	4606      	mov	r6, r0
 800d68a:	460f      	mov	r7, r1
 800d68c:	4614      	mov	r4, r2
 800d68e:	18d5      	adds	r5, r2, r3
 800d690:	42ac      	cmp	r4, r5
 800d692:	d101      	bne.n	800d698 <__sfputs_r+0x12>
 800d694:	2000      	movs	r0, #0
 800d696:	e007      	b.n	800d6a8 <__sfputs_r+0x22>
 800d698:	463a      	mov	r2, r7
 800d69a:	4630      	mov	r0, r6
 800d69c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d6a0:	f7ff ffdc 	bl	800d65c <__sfputc_r>
 800d6a4:	1c43      	adds	r3, r0, #1
 800d6a6:	d1f3      	bne.n	800d690 <__sfputs_r+0xa>
 800d6a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d6ac <_vfiprintf_r>:
 800d6ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6b0:	460d      	mov	r5, r1
 800d6b2:	4614      	mov	r4, r2
 800d6b4:	4698      	mov	r8, r3
 800d6b6:	4606      	mov	r6, r0
 800d6b8:	b09d      	sub	sp, #116	; 0x74
 800d6ba:	b118      	cbz	r0, 800d6c4 <_vfiprintf_r+0x18>
 800d6bc:	6983      	ldr	r3, [r0, #24]
 800d6be:	b90b      	cbnz	r3, 800d6c4 <_vfiprintf_r+0x18>
 800d6c0:	f001 fe42 	bl	800f348 <__sinit>
 800d6c4:	4b89      	ldr	r3, [pc, #548]	; (800d8ec <_vfiprintf_r+0x240>)
 800d6c6:	429d      	cmp	r5, r3
 800d6c8:	d11b      	bne.n	800d702 <_vfiprintf_r+0x56>
 800d6ca:	6875      	ldr	r5, [r6, #4]
 800d6cc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d6ce:	07d9      	lsls	r1, r3, #31
 800d6d0:	d405      	bmi.n	800d6de <_vfiprintf_r+0x32>
 800d6d2:	89ab      	ldrh	r3, [r5, #12]
 800d6d4:	059a      	lsls	r2, r3, #22
 800d6d6:	d402      	bmi.n	800d6de <_vfiprintf_r+0x32>
 800d6d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d6da:	f001 fed8 	bl	800f48e <__retarget_lock_acquire_recursive>
 800d6de:	89ab      	ldrh	r3, [r5, #12]
 800d6e0:	071b      	lsls	r3, r3, #28
 800d6e2:	d501      	bpl.n	800d6e8 <_vfiprintf_r+0x3c>
 800d6e4:	692b      	ldr	r3, [r5, #16]
 800d6e6:	b9eb      	cbnz	r3, 800d724 <_vfiprintf_r+0x78>
 800d6e8:	4629      	mov	r1, r5
 800d6ea:	4630      	mov	r0, r6
 800d6ec:	f000 fe22 	bl	800e334 <__swsetup_r>
 800d6f0:	b1c0      	cbz	r0, 800d724 <_vfiprintf_r+0x78>
 800d6f2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d6f4:	07dc      	lsls	r4, r3, #31
 800d6f6:	d50e      	bpl.n	800d716 <_vfiprintf_r+0x6a>
 800d6f8:	f04f 30ff 	mov.w	r0, #4294967295
 800d6fc:	b01d      	add	sp, #116	; 0x74
 800d6fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d702:	4b7b      	ldr	r3, [pc, #492]	; (800d8f0 <_vfiprintf_r+0x244>)
 800d704:	429d      	cmp	r5, r3
 800d706:	d101      	bne.n	800d70c <_vfiprintf_r+0x60>
 800d708:	68b5      	ldr	r5, [r6, #8]
 800d70a:	e7df      	b.n	800d6cc <_vfiprintf_r+0x20>
 800d70c:	4b79      	ldr	r3, [pc, #484]	; (800d8f4 <_vfiprintf_r+0x248>)
 800d70e:	429d      	cmp	r5, r3
 800d710:	bf08      	it	eq
 800d712:	68f5      	ldreq	r5, [r6, #12]
 800d714:	e7da      	b.n	800d6cc <_vfiprintf_r+0x20>
 800d716:	89ab      	ldrh	r3, [r5, #12]
 800d718:	0598      	lsls	r0, r3, #22
 800d71a:	d4ed      	bmi.n	800d6f8 <_vfiprintf_r+0x4c>
 800d71c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d71e:	f001 feb7 	bl	800f490 <__retarget_lock_release_recursive>
 800d722:	e7e9      	b.n	800d6f8 <_vfiprintf_r+0x4c>
 800d724:	2300      	movs	r3, #0
 800d726:	9309      	str	r3, [sp, #36]	; 0x24
 800d728:	2320      	movs	r3, #32
 800d72a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d72e:	2330      	movs	r3, #48	; 0x30
 800d730:	f04f 0901 	mov.w	r9, #1
 800d734:	f8cd 800c 	str.w	r8, [sp, #12]
 800d738:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800d8f8 <_vfiprintf_r+0x24c>
 800d73c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d740:	4623      	mov	r3, r4
 800d742:	469a      	mov	sl, r3
 800d744:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d748:	b10a      	cbz	r2, 800d74e <_vfiprintf_r+0xa2>
 800d74a:	2a25      	cmp	r2, #37	; 0x25
 800d74c:	d1f9      	bne.n	800d742 <_vfiprintf_r+0x96>
 800d74e:	ebba 0b04 	subs.w	fp, sl, r4
 800d752:	d00b      	beq.n	800d76c <_vfiprintf_r+0xc0>
 800d754:	465b      	mov	r3, fp
 800d756:	4622      	mov	r2, r4
 800d758:	4629      	mov	r1, r5
 800d75a:	4630      	mov	r0, r6
 800d75c:	f7ff ff93 	bl	800d686 <__sfputs_r>
 800d760:	3001      	adds	r0, #1
 800d762:	f000 80aa 	beq.w	800d8ba <_vfiprintf_r+0x20e>
 800d766:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d768:	445a      	add	r2, fp
 800d76a:	9209      	str	r2, [sp, #36]	; 0x24
 800d76c:	f89a 3000 	ldrb.w	r3, [sl]
 800d770:	2b00      	cmp	r3, #0
 800d772:	f000 80a2 	beq.w	800d8ba <_vfiprintf_r+0x20e>
 800d776:	2300      	movs	r3, #0
 800d778:	f04f 32ff 	mov.w	r2, #4294967295
 800d77c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d780:	f10a 0a01 	add.w	sl, sl, #1
 800d784:	9304      	str	r3, [sp, #16]
 800d786:	9307      	str	r3, [sp, #28]
 800d788:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d78c:	931a      	str	r3, [sp, #104]	; 0x68
 800d78e:	4654      	mov	r4, sl
 800d790:	2205      	movs	r2, #5
 800d792:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d796:	4858      	ldr	r0, [pc, #352]	; (800d8f8 <_vfiprintf_r+0x24c>)
 800d798:	f001 fee8 	bl	800f56c <memchr>
 800d79c:	9a04      	ldr	r2, [sp, #16]
 800d79e:	b9d8      	cbnz	r0, 800d7d8 <_vfiprintf_r+0x12c>
 800d7a0:	06d1      	lsls	r1, r2, #27
 800d7a2:	bf44      	itt	mi
 800d7a4:	2320      	movmi	r3, #32
 800d7a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d7aa:	0713      	lsls	r3, r2, #28
 800d7ac:	bf44      	itt	mi
 800d7ae:	232b      	movmi	r3, #43	; 0x2b
 800d7b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d7b4:	f89a 3000 	ldrb.w	r3, [sl]
 800d7b8:	2b2a      	cmp	r3, #42	; 0x2a
 800d7ba:	d015      	beq.n	800d7e8 <_vfiprintf_r+0x13c>
 800d7bc:	4654      	mov	r4, sl
 800d7be:	2000      	movs	r0, #0
 800d7c0:	f04f 0c0a 	mov.w	ip, #10
 800d7c4:	9a07      	ldr	r2, [sp, #28]
 800d7c6:	4621      	mov	r1, r4
 800d7c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d7cc:	3b30      	subs	r3, #48	; 0x30
 800d7ce:	2b09      	cmp	r3, #9
 800d7d0:	d94e      	bls.n	800d870 <_vfiprintf_r+0x1c4>
 800d7d2:	b1b0      	cbz	r0, 800d802 <_vfiprintf_r+0x156>
 800d7d4:	9207      	str	r2, [sp, #28]
 800d7d6:	e014      	b.n	800d802 <_vfiprintf_r+0x156>
 800d7d8:	eba0 0308 	sub.w	r3, r0, r8
 800d7dc:	fa09 f303 	lsl.w	r3, r9, r3
 800d7e0:	4313      	orrs	r3, r2
 800d7e2:	46a2      	mov	sl, r4
 800d7e4:	9304      	str	r3, [sp, #16]
 800d7e6:	e7d2      	b.n	800d78e <_vfiprintf_r+0xe2>
 800d7e8:	9b03      	ldr	r3, [sp, #12]
 800d7ea:	1d19      	adds	r1, r3, #4
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	9103      	str	r1, [sp, #12]
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	bfbb      	ittet	lt
 800d7f4:	425b      	neglt	r3, r3
 800d7f6:	f042 0202 	orrlt.w	r2, r2, #2
 800d7fa:	9307      	strge	r3, [sp, #28]
 800d7fc:	9307      	strlt	r3, [sp, #28]
 800d7fe:	bfb8      	it	lt
 800d800:	9204      	strlt	r2, [sp, #16]
 800d802:	7823      	ldrb	r3, [r4, #0]
 800d804:	2b2e      	cmp	r3, #46	; 0x2e
 800d806:	d10c      	bne.n	800d822 <_vfiprintf_r+0x176>
 800d808:	7863      	ldrb	r3, [r4, #1]
 800d80a:	2b2a      	cmp	r3, #42	; 0x2a
 800d80c:	d135      	bne.n	800d87a <_vfiprintf_r+0x1ce>
 800d80e:	9b03      	ldr	r3, [sp, #12]
 800d810:	3402      	adds	r4, #2
 800d812:	1d1a      	adds	r2, r3, #4
 800d814:	681b      	ldr	r3, [r3, #0]
 800d816:	9203      	str	r2, [sp, #12]
 800d818:	2b00      	cmp	r3, #0
 800d81a:	bfb8      	it	lt
 800d81c:	f04f 33ff 	movlt.w	r3, #4294967295
 800d820:	9305      	str	r3, [sp, #20]
 800d822:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d908 <_vfiprintf_r+0x25c>
 800d826:	2203      	movs	r2, #3
 800d828:	4650      	mov	r0, sl
 800d82a:	7821      	ldrb	r1, [r4, #0]
 800d82c:	f001 fe9e 	bl	800f56c <memchr>
 800d830:	b140      	cbz	r0, 800d844 <_vfiprintf_r+0x198>
 800d832:	2340      	movs	r3, #64	; 0x40
 800d834:	eba0 000a 	sub.w	r0, r0, sl
 800d838:	fa03 f000 	lsl.w	r0, r3, r0
 800d83c:	9b04      	ldr	r3, [sp, #16]
 800d83e:	3401      	adds	r4, #1
 800d840:	4303      	orrs	r3, r0
 800d842:	9304      	str	r3, [sp, #16]
 800d844:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d848:	2206      	movs	r2, #6
 800d84a:	482c      	ldr	r0, [pc, #176]	; (800d8fc <_vfiprintf_r+0x250>)
 800d84c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d850:	f001 fe8c 	bl	800f56c <memchr>
 800d854:	2800      	cmp	r0, #0
 800d856:	d03f      	beq.n	800d8d8 <_vfiprintf_r+0x22c>
 800d858:	4b29      	ldr	r3, [pc, #164]	; (800d900 <_vfiprintf_r+0x254>)
 800d85a:	bb1b      	cbnz	r3, 800d8a4 <_vfiprintf_r+0x1f8>
 800d85c:	9b03      	ldr	r3, [sp, #12]
 800d85e:	3307      	adds	r3, #7
 800d860:	f023 0307 	bic.w	r3, r3, #7
 800d864:	3308      	adds	r3, #8
 800d866:	9303      	str	r3, [sp, #12]
 800d868:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d86a:	443b      	add	r3, r7
 800d86c:	9309      	str	r3, [sp, #36]	; 0x24
 800d86e:	e767      	b.n	800d740 <_vfiprintf_r+0x94>
 800d870:	460c      	mov	r4, r1
 800d872:	2001      	movs	r0, #1
 800d874:	fb0c 3202 	mla	r2, ip, r2, r3
 800d878:	e7a5      	b.n	800d7c6 <_vfiprintf_r+0x11a>
 800d87a:	2300      	movs	r3, #0
 800d87c:	f04f 0c0a 	mov.w	ip, #10
 800d880:	4619      	mov	r1, r3
 800d882:	3401      	adds	r4, #1
 800d884:	9305      	str	r3, [sp, #20]
 800d886:	4620      	mov	r0, r4
 800d888:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d88c:	3a30      	subs	r2, #48	; 0x30
 800d88e:	2a09      	cmp	r2, #9
 800d890:	d903      	bls.n	800d89a <_vfiprintf_r+0x1ee>
 800d892:	2b00      	cmp	r3, #0
 800d894:	d0c5      	beq.n	800d822 <_vfiprintf_r+0x176>
 800d896:	9105      	str	r1, [sp, #20]
 800d898:	e7c3      	b.n	800d822 <_vfiprintf_r+0x176>
 800d89a:	4604      	mov	r4, r0
 800d89c:	2301      	movs	r3, #1
 800d89e:	fb0c 2101 	mla	r1, ip, r1, r2
 800d8a2:	e7f0      	b.n	800d886 <_vfiprintf_r+0x1da>
 800d8a4:	ab03      	add	r3, sp, #12
 800d8a6:	9300      	str	r3, [sp, #0]
 800d8a8:	462a      	mov	r2, r5
 800d8aa:	4630      	mov	r0, r6
 800d8ac:	4b15      	ldr	r3, [pc, #84]	; (800d904 <_vfiprintf_r+0x258>)
 800d8ae:	a904      	add	r1, sp, #16
 800d8b0:	f000 f8ca 	bl	800da48 <_printf_float>
 800d8b4:	4607      	mov	r7, r0
 800d8b6:	1c78      	adds	r0, r7, #1
 800d8b8:	d1d6      	bne.n	800d868 <_vfiprintf_r+0x1bc>
 800d8ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d8bc:	07d9      	lsls	r1, r3, #31
 800d8be:	d405      	bmi.n	800d8cc <_vfiprintf_r+0x220>
 800d8c0:	89ab      	ldrh	r3, [r5, #12]
 800d8c2:	059a      	lsls	r2, r3, #22
 800d8c4:	d402      	bmi.n	800d8cc <_vfiprintf_r+0x220>
 800d8c6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d8c8:	f001 fde2 	bl	800f490 <__retarget_lock_release_recursive>
 800d8cc:	89ab      	ldrh	r3, [r5, #12]
 800d8ce:	065b      	lsls	r3, r3, #25
 800d8d0:	f53f af12 	bmi.w	800d6f8 <_vfiprintf_r+0x4c>
 800d8d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d8d6:	e711      	b.n	800d6fc <_vfiprintf_r+0x50>
 800d8d8:	ab03      	add	r3, sp, #12
 800d8da:	9300      	str	r3, [sp, #0]
 800d8dc:	462a      	mov	r2, r5
 800d8de:	4630      	mov	r0, r6
 800d8e0:	4b08      	ldr	r3, [pc, #32]	; (800d904 <_vfiprintf_r+0x258>)
 800d8e2:	a904      	add	r1, sp, #16
 800d8e4:	f000 fb4c 	bl	800df80 <_printf_i>
 800d8e8:	e7e4      	b.n	800d8b4 <_vfiprintf_r+0x208>
 800d8ea:	bf00      	nop
 800d8ec:	080123b4 	.word	0x080123b4
 800d8f0:	080123d4 	.word	0x080123d4
 800d8f4:	08012394 	.word	0x08012394
 800d8f8:	080122b8 	.word	0x080122b8
 800d8fc:	080122c2 	.word	0x080122c2
 800d900:	0800da49 	.word	0x0800da49
 800d904:	0800d687 	.word	0x0800d687
 800d908:	080122be 	.word	0x080122be

0800d90c <__cvt>:
 800d90c:	2b00      	cmp	r3, #0
 800d90e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d912:	461f      	mov	r7, r3
 800d914:	bfbb      	ittet	lt
 800d916:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800d91a:	461f      	movlt	r7, r3
 800d91c:	2300      	movge	r3, #0
 800d91e:	232d      	movlt	r3, #45	; 0x2d
 800d920:	b088      	sub	sp, #32
 800d922:	4614      	mov	r4, r2
 800d924:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d926:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800d928:	7013      	strb	r3, [r2, #0]
 800d92a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d92c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800d930:	f023 0820 	bic.w	r8, r3, #32
 800d934:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d938:	d005      	beq.n	800d946 <__cvt+0x3a>
 800d93a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800d93e:	d100      	bne.n	800d942 <__cvt+0x36>
 800d940:	3501      	adds	r5, #1
 800d942:	2302      	movs	r3, #2
 800d944:	e000      	b.n	800d948 <__cvt+0x3c>
 800d946:	2303      	movs	r3, #3
 800d948:	aa07      	add	r2, sp, #28
 800d94a:	9204      	str	r2, [sp, #16]
 800d94c:	aa06      	add	r2, sp, #24
 800d94e:	e9cd a202 	strd	sl, r2, [sp, #8]
 800d952:	e9cd 3500 	strd	r3, r5, [sp]
 800d956:	4622      	mov	r2, r4
 800d958:	463b      	mov	r3, r7
 800d95a:	f000 fded 	bl	800e538 <_dtoa_r>
 800d95e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800d962:	4606      	mov	r6, r0
 800d964:	d102      	bne.n	800d96c <__cvt+0x60>
 800d966:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d968:	07db      	lsls	r3, r3, #31
 800d96a:	d522      	bpl.n	800d9b2 <__cvt+0xa6>
 800d96c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d970:	eb06 0905 	add.w	r9, r6, r5
 800d974:	d110      	bne.n	800d998 <__cvt+0x8c>
 800d976:	7833      	ldrb	r3, [r6, #0]
 800d978:	2b30      	cmp	r3, #48	; 0x30
 800d97a:	d10a      	bne.n	800d992 <__cvt+0x86>
 800d97c:	2200      	movs	r2, #0
 800d97e:	2300      	movs	r3, #0
 800d980:	4620      	mov	r0, r4
 800d982:	4639      	mov	r1, r7
 800d984:	f7f3 f88a 	bl	8000a9c <__aeabi_dcmpeq>
 800d988:	b918      	cbnz	r0, 800d992 <__cvt+0x86>
 800d98a:	f1c5 0501 	rsb	r5, r5, #1
 800d98e:	f8ca 5000 	str.w	r5, [sl]
 800d992:	f8da 3000 	ldr.w	r3, [sl]
 800d996:	4499      	add	r9, r3
 800d998:	2200      	movs	r2, #0
 800d99a:	2300      	movs	r3, #0
 800d99c:	4620      	mov	r0, r4
 800d99e:	4639      	mov	r1, r7
 800d9a0:	f7f3 f87c 	bl	8000a9c <__aeabi_dcmpeq>
 800d9a4:	b108      	cbz	r0, 800d9aa <__cvt+0x9e>
 800d9a6:	f8cd 901c 	str.w	r9, [sp, #28]
 800d9aa:	2230      	movs	r2, #48	; 0x30
 800d9ac:	9b07      	ldr	r3, [sp, #28]
 800d9ae:	454b      	cmp	r3, r9
 800d9b0:	d307      	bcc.n	800d9c2 <__cvt+0xb6>
 800d9b2:	4630      	mov	r0, r6
 800d9b4:	9b07      	ldr	r3, [sp, #28]
 800d9b6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800d9b8:	1b9b      	subs	r3, r3, r6
 800d9ba:	6013      	str	r3, [r2, #0]
 800d9bc:	b008      	add	sp, #32
 800d9be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d9c2:	1c59      	adds	r1, r3, #1
 800d9c4:	9107      	str	r1, [sp, #28]
 800d9c6:	701a      	strb	r2, [r3, #0]
 800d9c8:	e7f0      	b.n	800d9ac <__cvt+0xa0>

0800d9ca <__exponent>:
 800d9ca:	4603      	mov	r3, r0
 800d9cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d9ce:	2900      	cmp	r1, #0
 800d9d0:	f803 2b02 	strb.w	r2, [r3], #2
 800d9d4:	bfb6      	itet	lt
 800d9d6:	222d      	movlt	r2, #45	; 0x2d
 800d9d8:	222b      	movge	r2, #43	; 0x2b
 800d9da:	4249      	neglt	r1, r1
 800d9dc:	2909      	cmp	r1, #9
 800d9de:	7042      	strb	r2, [r0, #1]
 800d9e0:	dd2b      	ble.n	800da3a <__exponent+0x70>
 800d9e2:	f10d 0407 	add.w	r4, sp, #7
 800d9e6:	46a4      	mov	ip, r4
 800d9e8:	270a      	movs	r7, #10
 800d9ea:	fb91 f6f7 	sdiv	r6, r1, r7
 800d9ee:	460a      	mov	r2, r1
 800d9f0:	46a6      	mov	lr, r4
 800d9f2:	fb07 1516 	mls	r5, r7, r6, r1
 800d9f6:	2a63      	cmp	r2, #99	; 0x63
 800d9f8:	f105 0530 	add.w	r5, r5, #48	; 0x30
 800d9fc:	4631      	mov	r1, r6
 800d9fe:	f104 34ff 	add.w	r4, r4, #4294967295
 800da02:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800da06:	dcf0      	bgt.n	800d9ea <__exponent+0x20>
 800da08:	3130      	adds	r1, #48	; 0x30
 800da0a:	f1ae 0502 	sub.w	r5, lr, #2
 800da0e:	f804 1c01 	strb.w	r1, [r4, #-1]
 800da12:	4629      	mov	r1, r5
 800da14:	1c44      	adds	r4, r0, #1
 800da16:	4561      	cmp	r1, ip
 800da18:	d30a      	bcc.n	800da30 <__exponent+0x66>
 800da1a:	f10d 0209 	add.w	r2, sp, #9
 800da1e:	eba2 020e 	sub.w	r2, r2, lr
 800da22:	4565      	cmp	r5, ip
 800da24:	bf88      	it	hi
 800da26:	2200      	movhi	r2, #0
 800da28:	4413      	add	r3, r2
 800da2a:	1a18      	subs	r0, r3, r0
 800da2c:	b003      	add	sp, #12
 800da2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da30:	f811 2b01 	ldrb.w	r2, [r1], #1
 800da34:	f804 2f01 	strb.w	r2, [r4, #1]!
 800da38:	e7ed      	b.n	800da16 <__exponent+0x4c>
 800da3a:	2330      	movs	r3, #48	; 0x30
 800da3c:	3130      	adds	r1, #48	; 0x30
 800da3e:	7083      	strb	r3, [r0, #2]
 800da40:	70c1      	strb	r1, [r0, #3]
 800da42:	1d03      	adds	r3, r0, #4
 800da44:	e7f1      	b.n	800da2a <__exponent+0x60>
	...

0800da48 <_printf_float>:
 800da48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da4c:	b091      	sub	sp, #68	; 0x44
 800da4e:	460c      	mov	r4, r1
 800da50:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800da54:	4616      	mov	r6, r2
 800da56:	461f      	mov	r7, r3
 800da58:	4605      	mov	r5, r0
 800da5a:	f001 fd13 	bl	800f484 <_localeconv_r>
 800da5e:	6803      	ldr	r3, [r0, #0]
 800da60:	4618      	mov	r0, r3
 800da62:	9309      	str	r3, [sp, #36]	; 0x24
 800da64:	f7f2 fbee 	bl	8000244 <strlen>
 800da68:	2300      	movs	r3, #0
 800da6a:	930e      	str	r3, [sp, #56]	; 0x38
 800da6c:	f8d8 3000 	ldr.w	r3, [r8]
 800da70:	900a      	str	r0, [sp, #40]	; 0x28
 800da72:	3307      	adds	r3, #7
 800da74:	f023 0307 	bic.w	r3, r3, #7
 800da78:	f103 0208 	add.w	r2, r3, #8
 800da7c:	f894 9018 	ldrb.w	r9, [r4, #24]
 800da80:	f8d4 b000 	ldr.w	fp, [r4]
 800da84:	f8c8 2000 	str.w	r2, [r8]
 800da88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da8c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800da90:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800da94:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800da98:	930b      	str	r3, [sp, #44]	; 0x2c
 800da9a:	f04f 32ff 	mov.w	r2, #4294967295
 800da9e:	4640      	mov	r0, r8
 800daa0:	4b9c      	ldr	r3, [pc, #624]	; (800dd14 <_printf_float+0x2cc>)
 800daa2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800daa4:	f7f3 f82c 	bl	8000b00 <__aeabi_dcmpun>
 800daa8:	bb70      	cbnz	r0, 800db08 <_printf_float+0xc0>
 800daaa:	f04f 32ff 	mov.w	r2, #4294967295
 800daae:	4640      	mov	r0, r8
 800dab0:	4b98      	ldr	r3, [pc, #608]	; (800dd14 <_printf_float+0x2cc>)
 800dab2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dab4:	f7f3 f806 	bl	8000ac4 <__aeabi_dcmple>
 800dab8:	bb30      	cbnz	r0, 800db08 <_printf_float+0xc0>
 800daba:	2200      	movs	r2, #0
 800dabc:	2300      	movs	r3, #0
 800dabe:	4640      	mov	r0, r8
 800dac0:	4651      	mov	r1, sl
 800dac2:	f7f2 fff5 	bl	8000ab0 <__aeabi_dcmplt>
 800dac6:	b110      	cbz	r0, 800dace <_printf_float+0x86>
 800dac8:	232d      	movs	r3, #45	; 0x2d
 800daca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dace:	4b92      	ldr	r3, [pc, #584]	; (800dd18 <_printf_float+0x2d0>)
 800dad0:	4892      	ldr	r0, [pc, #584]	; (800dd1c <_printf_float+0x2d4>)
 800dad2:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800dad6:	bf94      	ite	ls
 800dad8:	4698      	movls	r8, r3
 800dada:	4680      	movhi	r8, r0
 800dadc:	2303      	movs	r3, #3
 800dade:	f04f 0a00 	mov.w	sl, #0
 800dae2:	6123      	str	r3, [r4, #16]
 800dae4:	f02b 0304 	bic.w	r3, fp, #4
 800dae8:	6023      	str	r3, [r4, #0]
 800daea:	4633      	mov	r3, r6
 800daec:	4621      	mov	r1, r4
 800daee:	4628      	mov	r0, r5
 800daf0:	9700      	str	r7, [sp, #0]
 800daf2:	aa0f      	add	r2, sp, #60	; 0x3c
 800daf4:	f000 f9d4 	bl	800dea0 <_printf_common>
 800daf8:	3001      	adds	r0, #1
 800dafa:	f040 8090 	bne.w	800dc1e <_printf_float+0x1d6>
 800dafe:	f04f 30ff 	mov.w	r0, #4294967295
 800db02:	b011      	add	sp, #68	; 0x44
 800db04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db08:	4642      	mov	r2, r8
 800db0a:	4653      	mov	r3, sl
 800db0c:	4640      	mov	r0, r8
 800db0e:	4651      	mov	r1, sl
 800db10:	f7f2 fff6 	bl	8000b00 <__aeabi_dcmpun>
 800db14:	b148      	cbz	r0, 800db2a <_printf_float+0xe2>
 800db16:	f1ba 0f00 	cmp.w	sl, #0
 800db1a:	bfb8      	it	lt
 800db1c:	232d      	movlt	r3, #45	; 0x2d
 800db1e:	4880      	ldr	r0, [pc, #512]	; (800dd20 <_printf_float+0x2d8>)
 800db20:	bfb8      	it	lt
 800db22:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800db26:	4b7f      	ldr	r3, [pc, #508]	; (800dd24 <_printf_float+0x2dc>)
 800db28:	e7d3      	b.n	800dad2 <_printf_float+0x8a>
 800db2a:	6863      	ldr	r3, [r4, #4]
 800db2c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800db30:	1c5a      	adds	r2, r3, #1
 800db32:	d142      	bne.n	800dbba <_printf_float+0x172>
 800db34:	2306      	movs	r3, #6
 800db36:	6063      	str	r3, [r4, #4]
 800db38:	2200      	movs	r2, #0
 800db3a:	9206      	str	r2, [sp, #24]
 800db3c:	aa0e      	add	r2, sp, #56	; 0x38
 800db3e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800db42:	aa0d      	add	r2, sp, #52	; 0x34
 800db44:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800db48:	9203      	str	r2, [sp, #12]
 800db4a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800db4e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800db52:	6023      	str	r3, [r4, #0]
 800db54:	6863      	ldr	r3, [r4, #4]
 800db56:	4642      	mov	r2, r8
 800db58:	9300      	str	r3, [sp, #0]
 800db5a:	4628      	mov	r0, r5
 800db5c:	4653      	mov	r3, sl
 800db5e:	910b      	str	r1, [sp, #44]	; 0x2c
 800db60:	f7ff fed4 	bl	800d90c <__cvt>
 800db64:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800db66:	4680      	mov	r8, r0
 800db68:	2947      	cmp	r1, #71	; 0x47
 800db6a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800db6c:	d108      	bne.n	800db80 <_printf_float+0x138>
 800db6e:	1cc8      	adds	r0, r1, #3
 800db70:	db02      	blt.n	800db78 <_printf_float+0x130>
 800db72:	6863      	ldr	r3, [r4, #4]
 800db74:	4299      	cmp	r1, r3
 800db76:	dd40      	ble.n	800dbfa <_printf_float+0x1b2>
 800db78:	f1a9 0902 	sub.w	r9, r9, #2
 800db7c:	fa5f f989 	uxtb.w	r9, r9
 800db80:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800db84:	d81f      	bhi.n	800dbc6 <_printf_float+0x17e>
 800db86:	464a      	mov	r2, r9
 800db88:	3901      	subs	r1, #1
 800db8a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800db8e:	910d      	str	r1, [sp, #52]	; 0x34
 800db90:	f7ff ff1b 	bl	800d9ca <__exponent>
 800db94:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800db96:	4682      	mov	sl, r0
 800db98:	1813      	adds	r3, r2, r0
 800db9a:	2a01      	cmp	r2, #1
 800db9c:	6123      	str	r3, [r4, #16]
 800db9e:	dc02      	bgt.n	800dba6 <_printf_float+0x15e>
 800dba0:	6822      	ldr	r2, [r4, #0]
 800dba2:	07d2      	lsls	r2, r2, #31
 800dba4:	d501      	bpl.n	800dbaa <_printf_float+0x162>
 800dba6:	3301      	adds	r3, #1
 800dba8:	6123      	str	r3, [r4, #16]
 800dbaa:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800dbae:	2b00      	cmp	r3, #0
 800dbb0:	d09b      	beq.n	800daea <_printf_float+0xa2>
 800dbb2:	232d      	movs	r3, #45	; 0x2d
 800dbb4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dbb8:	e797      	b.n	800daea <_printf_float+0xa2>
 800dbba:	2947      	cmp	r1, #71	; 0x47
 800dbbc:	d1bc      	bne.n	800db38 <_printf_float+0xf0>
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d1ba      	bne.n	800db38 <_printf_float+0xf0>
 800dbc2:	2301      	movs	r3, #1
 800dbc4:	e7b7      	b.n	800db36 <_printf_float+0xee>
 800dbc6:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800dbca:	d118      	bne.n	800dbfe <_printf_float+0x1b6>
 800dbcc:	2900      	cmp	r1, #0
 800dbce:	6863      	ldr	r3, [r4, #4]
 800dbd0:	dd0b      	ble.n	800dbea <_printf_float+0x1a2>
 800dbd2:	6121      	str	r1, [r4, #16]
 800dbd4:	b913      	cbnz	r3, 800dbdc <_printf_float+0x194>
 800dbd6:	6822      	ldr	r2, [r4, #0]
 800dbd8:	07d0      	lsls	r0, r2, #31
 800dbda:	d502      	bpl.n	800dbe2 <_printf_float+0x19a>
 800dbdc:	3301      	adds	r3, #1
 800dbde:	440b      	add	r3, r1
 800dbe0:	6123      	str	r3, [r4, #16]
 800dbe2:	f04f 0a00 	mov.w	sl, #0
 800dbe6:	65a1      	str	r1, [r4, #88]	; 0x58
 800dbe8:	e7df      	b.n	800dbaa <_printf_float+0x162>
 800dbea:	b913      	cbnz	r3, 800dbf2 <_printf_float+0x1aa>
 800dbec:	6822      	ldr	r2, [r4, #0]
 800dbee:	07d2      	lsls	r2, r2, #31
 800dbf0:	d501      	bpl.n	800dbf6 <_printf_float+0x1ae>
 800dbf2:	3302      	adds	r3, #2
 800dbf4:	e7f4      	b.n	800dbe0 <_printf_float+0x198>
 800dbf6:	2301      	movs	r3, #1
 800dbf8:	e7f2      	b.n	800dbe0 <_printf_float+0x198>
 800dbfa:	f04f 0967 	mov.w	r9, #103	; 0x67
 800dbfe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dc00:	4299      	cmp	r1, r3
 800dc02:	db05      	blt.n	800dc10 <_printf_float+0x1c8>
 800dc04:	6823      	ldr	r3, [r4, #0]
 800dc06:	6121      	str	r1, [r4, #16]
 800dc08:	07d8      	lsls	r0, r3, #31
 800dc0a:	d5ea      	bpl.n	800dbe2 <_printf_float+0x19a>
 800dc0c:	1c4b      	adds	r3, r1, #1
 800dc0e:	e7e7      	b.n	800dbe0 <_printf_float+0x198>
 800dc10:	2900      	cmp	r1, #0
 800dc12:	bfcc      	ite	gt
 800dc14:	2201      	movgt	r2, #1
 800dc16:	f1c1 0202 	rsble	r2, r1, #2
 800dc1a:	4413      	add	r3, r2
 800dc1c:	e7e0      	b.n	800dbe0 <_printf_float+0x198>
 800dc1e:	6823      	ldr	r3, [r4, #0]
 800dc20:	055a      	lsls	r2, r3, #21
 800dc22:	d407      	bmi.n	800dc34 <_printf_float+0x1ec>
 800dc24:	6923      	ldr	r3, [r4, #16]
 800dc26:	4642      	mov	r2, r8
 800dc28:	4631      	mov	r1, r6
 800dc2a:	4628      	mov	r0, r5
 800dc2c:	47b8      	blx	r7
 800dc2e:	3001      	adds	r0, #1
 800dc30:	d12b      	bne.n	800dc8a <_printf_float+0x242>
 800dc32:	e764      	b.n	800dafe <_printf_float+0xb6>
 800dc34:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800dc38:	f240 80dd 	bls.w	800ddf6 <_printf_float+0x3ae>
 800dc3c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800dc40:	2200      	movs	r2, #0
 800dc42:	2300      	movs	r3, #0
 800dc44:	f7f2 ff2a 	bl	8000a9c <__aeabi_dcmpeq>
 800dc48:	2800      	cmp	r0, #0
 800dc4a:	d033      	beq.n	800dcb4 <_printf_float+0x26c>
 800dc4c:	2301      	movs	r3, #1
 800dc4e:	4631      	mov	r1, r6
 800dc50:	4628      	mov	r0, r5
 800dc52:	4a35      	ldr	r2, [pc, #212]	; (800dd28 <_printf_float+0x2e0>)
 800dc54:	47b8      	blx	r7
 800dc56:	3001      	adds	r0, #1
 800dc58:	f43f af51 	beq.w	800dafe <_printf_float+0xb6>
 800dc5c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800dc60:	429a      	cmp	r2, r3
 800dc62:	db02      	blt.n	800dc6a <_printf_float+0x222>
 800dc64:	6823      	ldr	r3, [r4, #0]
 800dc66:	07d8      	lsls	r0, r3, #31
 800dc68:	d50f      	bpl.n	800dc8a <_printf_float+0x242>
 800dc6a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dc6e:	4631      	mov	r1, r6
 800dc70:	4628      	mov	r0, r5
 800dc72:	47b8      	blx	r7
 800dc74:	3001      	adds	r0, #1
 800dc76:	f43f af42 	beq.w	800dafe <_printf_float+0xb6>
 800dc7a:	f04f 0800 	mov.w	r8, #0
 800dc7e:	f104 091a 	add.w	r9, r4, #26
 800dc82:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dc84:	3b01      	subs	r3, #1
 800dc86:	4543      	cmp	r3, r8
 800dc88:	dc09      	bgt.n	800dc9e <_printf_float+0x256>
 800dc8a:	6823      	ldr	r3, [r4, #0]
 800dc8c:	079b      	lsls	r3, r3, #30
 800dc8e:	f100 8102 	bmi.w	800de96 <_printf_float+0x44e>
 800dc92:	68e0      	ldr	r0, [r4, #12]
 800dc94:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dc96:	4298      	cmp	r0, r3
 800dc98:	bfb8      	it	lt
 800dc9a:	4618      	movlt	r0, r3
 800dc9c:	e731      	b.n	800db02 <_printf_float+0xba>
 800dc9e:	2301      	movs	r3, #1
 800dca0:	464a      	mov	r2, r9
 800dca2:	4631      	mov	r1, r6
 800dca4:	4628      	mov	r0, r5
 800dca6:	47b8      	blx	r7
 800dca8:	3001      	adds	r0, #1
 800dcaa:	f43f af28 	beq.w	800dafe <_printf_float+0xb6>
 800dcae:	f108 0801 	add.w	r8, r8, #1
 800dcb2:	e7e6      	b.n	800dc82 <_printf_float+0x23a>
 800dcb4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	dc38      	bgt.n	800dd2c <_printf_float+0x2e4>
 800dcba:	2301      	movs	r3, #1
 800dcbc:	4631      	mov	r1, r6
 800dcbe:	4628      	mov	r0, r5
 800dcc0:	4a19      	ldr	r2, [pc, #100]	; (800dd28 <_printf_float+0x2e0>)
 800dcc2:	47b8      	blx	r7
 800dcc4:	3001      	adds	r0, #1
 800dcc6:	f43f af1a 	beq.w	800dafe <_printf_float+0xb6>
 800dcca:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800dcce:	4313      	orrs	r3, r2
 800dcd0:	d102      	bne.n	800dcd8 <_printf_float+0x290>
 800dcd2:	6823      	ldr	r3, [r4, #0]
 800dcd4:	07d9      	lsls	r1, r3, #31
 800dcd6:	d5d8      	bpl.n	800dc8a <_printf_float+0x242>
 800dcd8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dcdc:	4631      	mov	r1, r6
 800dcde:	4628      	mov	r0, r5
 800dce0:	47b8      	blx	r7
 800dce2:	3001      	adds	r0, #1
 800dce4:	f43f af0b 	beq.w	800dafe <_printf_float+0xb6>
 800dce8:	f04f 0900 	mov.w	r9, #0
 800dcec:	f104 0a1a 	add.w	sl, r4, #26
 800dcf0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dcf2:	425b      	negs	r3, r3
 800dcf4:	454b      	cmp	r3, r9
 800dcf6:	dc01      	bgt.n	800dcfc <_printf_float+0x2b4>
 800dcf8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dcfa:	e794      	b.n	800dc26 <_printf_float+0x1de>
 800dcfc:	2301      	movs	r3, #1
 800dcfe:	4652      	mov	r2, sl
 800dd00:	4631      	mov	r1, r6
 800dd02:	4628      	mov	r0, r5
 800dd04:	47b8      	blx	r7
 800dd06:	3001      	adds	r0, #1
 800dd08:	f43f aef9 	beq.w	800dafe <_printf_float+0xb6>
 800dd0c:	f109 0901 	add.w	r9, r9, #1
 800dd10:	e7ee      	b.n	800dcf0 <_printf_float+0x2a8>
 800dd12:	bf00      	nop
 800dd14:	7fefffff 	.word	0x7fefffff
 800dd18:	080122c9 	.word	0x080122c9
 800dd1c:	080122cd 	.word	0x080122cd
 800dd20:	080122d5 	.word	0x080122d5
 800dd24:	080122d1 	.word	0x080122d1
 800dd28:	080122d9 	.word	0x080122d9
 800dd2c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dd2e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800dd30:	429a      	cmp	r2, r3
 800dd32:	bfa8      	it	ge
 800dd34:	461a      	movge	r2, r3
 800dd36:	2a00      	cmp	r2, #0
 800dd38:	4691      	mov	r9, r2
 800dd3a:	dc37      	bgt.n	800ddac <_printf_float+0x364>
 800dd3c:	f04f 0b00 	mov.w	fp, #0
 800dd40:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dd44:	f104 021a 	add.w	r2, r4, #26
 800dd48:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800dd4c:	ebaa 0309 	sub.w	r3, sl, r9
 800dd50:	455b      	cmp	r3, fp
 800dd52:	dc33      	bgt.n	800ddbc <_printf_float+0x374>
 800dd54:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800dd58:	429a      	cmp	r2, r3
 800dd5a:	db3b      	blt.n	800ddd4 <_printf_float+0x38c>
 800dd5c:	6823      	ldr	r3, [r4, #0]
 800dd5e:	07da      	lsls	r2, r3, #31
 800dd60:	d438      	bmi.n	800ddd4 <_printf_float+0x38c>
 800dd62:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dd64:	990d      	ldr	r1, [sp, #52]	; 0x34
 800dd66:	eba2 030a 	sub.w	r3, r2, sl
 800dd6a:	eba2 0901 	sub.w	r9, r2, r1
 800dd6e:	4599      	cmp	r9, r3
 800dd70:	bfa8      	it	ge
 800dd72:	4699      	movge	r9, r3
 800dd74:	f1b9 0f00 	cmp.w	r9, #0
 800dd78:	dc34      	bgt.n	800dde4 <_printf_float+0x39c>
 800dd7a:	f04f 0800 	mov.w	r8, #0
 800dd7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dd82:	f104 0a1a 	add.w	sl, r4, #26
 800dd86:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800dd8a:	1a9b      	subs	r3, r3, r2
 800dd8c:	eba3 0309 	sub.w	r3, r3, r9
 800dd90:	4543      	cmp	r3, r8
 800dd92:	f77f af7a 	ble.w	800dc8a <_printf_float+0x242>
 800dd96:	2301      	movs	r3, #1
 800dd98:	4652      	mov	r2, sl
 800dd9a:	4631      	mov	r1, r6
 800dd9c:	4628      	mov	r0, r5
 800dd9e:	47b8      	blx	r7
 800dda0:	3001      	adds	r0, #1
 800dda2:	f43f aeac 	beq.w	800dafe <_printf_float+0xb6>
 800dda6:	f108 0801 	add.w	r8, r8, #1
 800ddaa:	e7ec      	b.n	800dd86 <_printf_float+0x33e>
 800ddac:	4613      	mov	r3, r2
 800ddae:	4631      	mov	r1, r6
 800ddb0:	4642      	mov	r2, r8
 800ddb2:	4628      	mov	r0, r5
 800ddb4:	47b8      	blx	r7
 800ddb6:	3001      	adds	r0, #1
 800ddb8:	d1c0      	bne.n	800dd3c <_printf_float+0x2f4>
 800ddba:	e6a0      	b.n	800dafe <_printf_float+0xb6>
 800ddbc:	2301      	movs	r3, #1
 800ddbe:	4631      	mov	r1, r6
 800ddc0:	4628      	mov	r0, r5
 800ddc2:	920b      	str	r2, [sp, #44]	; 0x2c
 800ddc4:	47b8      	blx	r7
 800ddc6:	3001      	adds	r0, #1
 800ddc8:	f43f ae99 	beq.w	800dafe <_printf_float+0xb6>
 800ddcc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ddce:	f10b 0b01 	add.w	fp, fp, #1
 800ddd2:	e7b9      	b.n	800dd48 <_printf_float+0x300>
 800ddd4:	4631      	mov	r1, r6
 800ddd6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ddda:	4628      	mov	r0, r5
 800dddc:	47b8      	blx	r7
 800ddde:	3001      	adds	r0, #1
 800dde0:	d1bf      	bne.n	800dd62 <_printf_float+0x31a>
 800dde2:	e68c      	b.n	800dafe <_printf_float+0xb6>
 800dde4:	464b      	mov	r3, r9
 800dde6:	4631      	mov	r1, r6
 800dde8:	4628      	mov	r0, r5
 800ddea:	eb08 020a 	add.w	r2, r8, sl
 800ddee:	47b8      	blx	r7
 800ddf0:	3001      	adds	r0, #1
 800ddf2:	d1c2      	bne.n	800dd7a <_printf_float+0x332>
 800ddf4:	e683      	b.n	800dafe <_printf_float+0xb6>
 800ddf6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ddf8:	2a01      	cmp	r2, #1
 800ddfa:	dc01      	bgt.n	800de00 <_printf_float+0x3b8>
 800ddfc:	07db      	lsls	r3, r3, #31
 800ddfe:	d537      	bpl.n	800de70 <_printf_float+0x428>
 800de00:	2301      	movs	r3, #1
 800de02:	4642      	mov	r2, r8
 800de04:	4631      	mov	r1, r6
 800de06:	4628      	mov	r0, r5
 800de08:	47b8      	blx	r7
 800de0a:	3001      	adds	r0, #1
 800de0c:	f43f ae77 	beq.w	800dafe <_printf_float+0xb6>
 800de10:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800de14:	4631      	mov	r1, r6
 800de16:	4628      	mov	r0, r5
 800de18:	47b8      	blx	r7
 800de1a:	3001      	adds	r0, #1
 800de1c:	f43f ae6f 	beq.w	800dafe <_printf_float+0xb6>
 800de20:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800de24:	2200      	movs	r2, #0
 800de26:	2300      	movs	r3, #0
 800de28:	f7f2 fe38 	bl	8000a9c <__aeabi_dcmpeq>
 800de2c:	b9d8      	cbnz	r0, 800de66 <_printf_float+0x41e>
 800de2e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800de30:	f108 0201 	add.w	r2, r8, #1
 800de34:	3b01      	subs	r3, #1
 800de36:	4631      	mov	r1, r6
 800de38:	4628      	mov	r0, r5
 800de3a:	47b8      	blx	r7
 800de3c:	3001      	adds	r0, #1
 800de3e:	d10e      	bne.n	800de5e <_printf_float+0x416>
 800de40:	e65d      	b.n	800dafe <_printf_float+0xb6>
 800de42:	2301      	movs	r3, #1
 800de44:	464a      	mov	r2, r9
 800de46:	4631      	mov	r1, r6
 800de48:	4628      	mov	r0, r5
 800de4a:	47b8      	blx	r7
 800de4c:	3001      	adds	r0, #1
 800de4e:	f43f ae56 	beq.w	800dafe <_printf_float+0xb6>
 800de52:	f108 0801 	add.w	r8, r8, #1
 800de56:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800de58:	3b01      	subs	r3, #1
 800de5a:	4543      	cmp	r3, r8
 800de5c:	dcf1      	bgt.n	800de42 <_printf_float+0x3fa>
 800de5e:	4653      	mov	r3, sl
 800de60:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800de64:	e6e0      	b.n	800dc28 <_printf_float+0x1e0>
 800de66:	f04f 0800 	mov.w	r8, #0
 800de6a:	f104 091a 	add.w	r9, r4, #26
 800de6e:	e7f2      	b.n	800de56 <_printf_float+0x40e>
 800de70:	2301      	movs	r3, #1
 800de72:	4642      	mov	r2, r8
 800de74:	e7df      	b.n	800de36 <_printf_float+0x3ee>
 800de76:	2301      	movs	r3, #1
 800de78:	464a      	mov	r2, r9
 800de7a:	4631      	mov	r1, r6
 800de7c:	4628      	mov	r0, r5
 800de7e:	47b8      	blx	r7
 800de80:	3001      	adds	r0, #1
 800de82:	f43f ae3c 	beq.w	800dafe <_printf_float+0xb6>
 800de86:	f108 0801 	add.w	r8, r8, #1
 800de8a:	68e3      	ldr	r3, [r4, #12]
 800de8c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800de8e:	1a5b      	subs	r3, r3, r1
 800de90:	4543      	cmp	r3, r8
 800de92:	dcf0      	bgt.n	800de76 <_printf_float+0x42e>
 800de94:	e6fd      	b.n	800dc92 <_printf_float+0x24a>
 800de96:	f04f 0800 	mov.w	r8, #0
 800de9a:	f104 0919 	add.w	r9, r4, #25
 800de9e:	e7f4      	b.n	800de8a <_printf_float+0x442>

0800dea0 <_printf_common>:
 800dea0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dea4:	4616      	mov	r6, r2
 800dea6:	4699      	mov	r9, r3
 800dea8:	688a      	ldr	r2, [r1, #8]
 800deaa:	690b      	ldr	r3, [r1, #16]
 800deac:	4607      	mov	r7, r0
 800deae:	4293      	cmp	r3, r2
 800deb0:	bfb8      	it	lt
 800deb2:	4613      	movlt	r3, r2
 800deb4:	6033      	str	r3, [r6, #0]
 800deb6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800deba:	460c      	mov	r4, r1
 800debc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800dec0:	b10a      	cbz	r2, 800dec6 <_printf_common+0x26>
 800dec2:	3301      	adds	r3, #1
 800dec4:	6033      	str	r3, [r6, #0]
 800dec6:	6823      	ldr	r3, [r4, #0]
 800dec8:	0699      	lsls	r1, r3, #26
 800deca:	bf42      	ittt	mi
 800decc:	6833      	ldrmi	r3, [r6, #0]
 800dece:	3302      	addmi	r3, #2
 800ded0:	6033      	strmi	r3, [r6, #0]
 800ded2:	6825      	ldr	r5, [r4, #0]
 800ded4:	f015 0506 	ands.w	r5, r5, #6
 800ded8:	d106      	bne.n	800dee8 <_printf_common+0x48>
 800deda:	f104 0a19 	add.w	sl, r4, #25
 800dede:	68e3      	ldr	r3, [r4, #12]
 800dee0:	6832      	ldr	r2, [r6, #0]
 800dee2:	1a9b      	subs	r3, r3, r2
 800dee4:	42ab      	cmp	r3, r5
 800dee6:	dc28      	bgt.n	800df3a <_printf_common+0x9a>
 800dee8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800deec:	1e13      	subs	r3, r2, #0
 800deee:	6822      	ldr	r2, [r4, #0]
 800def0:	bf18      	it	ne
 800def2:	2301      	movne	r3, #1
 800def4:	0692      	lsls	r2, r2, #26
 800def6:	d42d      	bmi.n	800df54 <_printf_common+0xb4>
 800def8:	4649      	mov	r1, r9
 800defa:	4638      	mov	r0, r7
 800defc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800df00:	47c0      	blx	r8
 800df02:	3001      	adds	r0, #1
 800df04:	d020      	beq.n	800df48 <_printf_common+0xa8>
 800df06:	6823      	ldr	r3, [r4, #0]
 800df08:	68e5      	ldr	r5, [r4, #12]
 800df0a:	f003 0306 	and.w	r3, r3, #6
 800df0e:	2b04      	cmp	r3, #4
 800df10:	bf18      	it	ne
 800df12:	2500      	movne	r5, #0
 800df14:	6832      	ldr	r2, [r6, #0]
 800df16:	f04f 0600 	mov.w	r6, #0
 800df1a:	68a3      	ldr	r3, [r4, #8]
 800df1c:	bf08      	it	eq
 800df1e:	1aad      	subeq	r5, r5, r2
 800df20:	6922      	ldr	r2, [r4, #16]
 800df22:	bf08      	it	eq
 800df24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800df28:	4293      	cmp	r3, r2
 800df2a:	bfc4      	itt	gt
 800df2c:	1a9b      	subgt	r3, r3, r2
 800df2e:	18ed      	addgt	r5, r5, r3
 800df30:	341a      	adds	r4, #26
 800df32:	42b5      	cmp	r5, r6
 800df34:	d11a      	bne.n	800df6c <_printf_common+0xcc>
 800df36:	2000      	movs	r0, #0
 800df38:	e008      	b.n	800df4c <_printf_common+0xac>
 800df3a:	2301      	movs	r3, #1
 800df3c:	4652      	mov	r2, sl
 800df3e:	4649      	mov	r1, r9
 800df40:	4638      	mov	r0, r7
 800df42:	47c0      	blx	r8
 800df44:	3001      	adds	r0, #1
 800df46:	d103      	bne.n	800df50 <_printf_common+0xb0>
 800df48:	f04f 30ff 	mov.w	r0, #4294967295
 800df4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df50:	3501      	adds	r5, #1
 800df52:	e7c4      	b.n	800dede <_printf_common+0x3e>
 800df54:	2030      	movs	r0, #48	; 0x30
 800df56:	18e1      	adds	r1, r4, r3
 800df58:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800df5c:	1c5a      	adds	r2, r3, #1
 800df5e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800df62:	4422      	add	r2, r4
 800df64:	3302      	adds	r3, #2
 800df66:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800df6a:	e7c5      	b.n	800def8 <_printf_common+0x58>
 800df6c:	2301      	movs	r3, #1
 800df6e:	4622      	mov	r2, r4
 800df70:	4649      	mov	r1, r9
 800df72:	4638      	mov	r0, r7
 800df74:	47c0      	blx	r8
 800df76:	3001      	adds	r0, #1
 800df78:	d0e6      	beq.n	800df48 <_printf_common+0xa8>
 800df7a:	3601      	adds	r6, #1
 800df7c:	e7d9      	b.n	800df32 <_printf_common+0x92>
	...

0800df80 <_printf_i>:
 800df80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800df84:	460c      	mov	r4, r1
 800df86:	7e27      	ldrb	r7, [r4, #24]
 800df88:	4691      	mov	r9, r2
 800df8a:	2f78      	cmp	r7, #120	; 0x78
 800df8c:	4680      	mov	r8, r0
 800df8e:	469a      	mov	sl, r3
 800df90:	990c      	ldr	r1, [sp, #48]	; 0x30
 800df92:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800df96:	d807      	bhi.n	800dfa8 <_printf_i+0x28>
 800df98:	2f62      	cmp	r7, #98	; 0x62
 800df9a:	d80a      	bhi.n	800dfb2 <_printf_i+0x32>
 800df9c:	2f00      	cmp	r7, #0
 800df9e:	f000 80d9 	beq.w	800e154 <_printf_i+0x1d4>
 800dfa2:	2f58      	cmp	r7, #88	; 0x58
 800dfa4:	f000 80a4 	beq.w	800e0f0 <_printf_i+0x170>
 800dfa8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800dfac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800dfb0:	e03a      	b.n	800e028 <_printf_i+0xa8>
 800dfb2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800dfb6:	2b15      	cmp	r3, #21
 800dfb8:	d8f6      	bhi.n	800dfa8 <_printf_i+0x28>
 800dfba:	a001      	add	r0, pc, #4	; (adr r0, 800dfc0 <_printf_i+0x40>)
 800dfbc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800dfc0:	0800e019 	.word	0x0800e019
 800dfc4:	0800e02d 	.word	0x0800e02d
 800dfc8:	0800dfa9 	.word	0x0800dfa9
 800dfcc:	0800dfa9 	.word	0x0800dfa9
 800dfd0:	0800dfa9 	.word	0x0800dfa9
 800dfd4:	0800dfa9 	.word	0x0800dfa9
 800dfd8:	0800e02d 	.word	0x0800e02d
 800dfdc:	0800dfa9 	.word	0x0800dfa9
 800dfe0:	0800dfa9 	.word	0x0800dfa9
 800dfe4:	0800dfa9 	.word	0x0800dfa9
 800dfe8:	0800dfa9 	.word	0x0800dfa9
 800dfec:	0800e13b 	.word	0x0800e13b
 800dff0:	0800e05d 	.word	0x0800e05d
 800dff4:	0800e11d 	.word	0x0800e11d
 800dff8:	0800dfa9 	.word	0x0800dfa9
 800dffc:	0800dfa9 	.word	0x0800dfa9
 800e000:	0800e15d 	.word	0x0800e15d
 800e004:	0800dfa9 	.word	0x0800dfa9
 800e008:	0800e05d 	.word	0x0800e05d
 800e00c:	0800dfa9 	.word	0x0800dfa9
 800e010:	0800dfa9 	.word	0x0800dfa9
 800e014:	0800e125 	.word	0x0800e125
 800e018:	680b      	ldr	r3, [r1, #0]
 800e01a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e01e:	1d1a      	adds	r2, r3, #4
 800e020:	681b      	ldr	r3, [r3, #0]
 800e022:	600a      	str	r2, [r1, #0]
 800e024:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e028:	2301      	movs	r3, #1
 800e02a:	e0a4      	b.n	800e176 <_printf_i+0x1f6>
 800e02c:	6825      	ldr	r5, [r4, #0]
 800e02e:	6808      	ldr	r0, [r1, #0]
 800e030:	062e      	lsls	r6, r5, #24
 800e032:	f100 0304 	add.w	r3, r0, #4
 800e036:	d50a      	bpl.n	800e04e <_printf_i+0xce>
 800e038:	6805      	ldr	r5, [r0, #0]
 800e03a:	600b      	str	r3, [r1, #0]
 800e03c:	2d00      	cmp	r5, #0
 800e03e:	da03      	bge.n	800e048 <_printf_i+0xc8>
 800e040:	232d      	movs	r3, #45	; 0x2d
 800e042:	426d      	negs	r5, r5
 800e044:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e048:	230a      	movs	r3, #10
 800e04a:	485e      	ldr	r0, [pc, #376]	; (800e1c4 <_printf_i+0x244>)
 800e04c:	e019      	b.n	800e082 <_printf_i+0x102>
 800e04e:	f015 0f40 	tst.w	r5, #64	; 0x40
 800e052:	6805      	ldr	r5, [r0, #0]
 800e054:	600b      	str	r3, [r1, #0]
 800e056:	bf18      	it	ne
 800e058:	b22d      	sxthne	r5, r5
 800e05a:	e7ef      	b.n	800e03c <_printf_i+0xbc>
 800e05c:	680b      	ldr	r3, [r1, #0]
 800e05e:	6825      	ldr	r5, [r4, #0]
 800e060:	1d18      	adds	r0, r3, #4
 800e062:	6008      	str	r0, [r1, #0]
 800e064:	0628      	lsls	r0, r5, #24
 800e066:	d501      	bpl.n	800e06c <_printf_i+0xec>
 800e068:	681d      	ldr	r5, [r3, #0]
 800e06a:	e002      	b.n	800e072 <_printf_i+0xf2>
 800e06c:	0669      	lsls	r1, r5, #25
 800e06e:	d5fb      	bpl.n	800e068 <_printf_i+0xe8>
 800e070:	881d      	ldrh	r5, [r3, #0]
 800e072:	2f6f      	cmp	r7, #111	; 0x6f
 800e074:	bf0c      	ite	eq
 800e076:	2308      	moveq	r3, #8
 800e078:	230a      	movne	r3, #10
 800e07a:	4852      	ldr	r0, [pc, #328]	; (800e1c4 <_printf_i+0x244>)
 800e07c:	2100      	movs	r1, #0
 800e07e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e082:	6866      	ldr	r6, [r4, #4]
 800e084:	2e00      	cmp	r6, #0
 800e086:	bfa8      	it	ge
 800e088:	6821      	ldrge	r1, [r4, #0]
 800e08a:	60a6      	str	r6, [r4, #8]
 800e08c:	bfa4      	itt	ge
 800e08e:	f021 0104 	bicge.w	r1, r1, #4
 800e092:	6021      	strge	r1, [r4, #0]
 800e094:	b90d      	cbnz	r5, 800e09a <_printf_i+0x11a>
 800e096:	2e00      	cmp	r6, #0
 800e098:	d04d      	beq.n	800e136 <_printf_i+0x1b6>
 800e09a:	4616      	mov	r6, r2
 800e09c:	fbb5 f1f3 	udiv	r1, r5, r3
 800e0a0:	fb03 5711 	mls	r7, r3, r1, r5
 800e0a4:	5dc7      	ldrb	r7, [r0, r7]
 800e0a6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e0aa:	462f      	mov	r7, r5
 800e0ac:	42bb      	cmp	r3, r7
 800e0ae:	460d      	mov	r5, r1
 800e0b0:	d9f4      	bls.n	800e09c <_printf_i+0x11c>
 800e0b2:	2b08      	cmp	r3, #8
 800e0b4:	d10b      	bne.n	800e0ce <_printf_i+0x14e>
 800e0b6:	6823      	ldr	r3, [r4, #0]
 800e0b8:	07df      	lsls	r7, r3, #31
 800e0ba:	d508      	bpl.n	800e0ce <_printf_i+0x14e>
 800e0bc:	6923      	ldr	r3, [r4, #16]
 800e0be:	6861      	ldr	r1, [r4, #4]
 800e0c0:	4299      	cmp	r1, r3
 800e0c2:	bfde      	ittt	le
 800e0c4:	2330      	movle	r3, #48	; 0x30
 800e0c6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e0ca:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e0ce:	1b92      	subs	r2, r2, r6
 800e0d0:	6122      	str	r2, [r4, #16]
 800e0d2:	464b      	mov	r3, r9
 800e0d4:	4621      	mov	r1, r4
 800e0d6:	4640      	mov	r0, r8
 800e0d8:	f8cd a000 	str.w	sl, [sp]
 800e0dc:	aa03      	add	r2, sp, #12
 800e0de:	f7ff fedf 	bl	800dea0 <_printf_common>
 800e0e2:	3001      	adds	r0, #1
 800e0e4:	d14c      	bne.n	800e180 <_printf_i+0x200>
 800e0e6:	f04f 30ff 	mov.w	r0, #4294967295
 800e0ea:	b004      	add	sp, #16
 800e0ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e0f0:	4834      	ldr	r0, [pc, #208]	; (800e1c4 <_printf_i+0x244>)
 800e0f2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800e0f6:	680e      	ldr	r6, [r1, #0]
 800e0f8:	6823      	ldr	r3, [r4, #0]
 800e0fa:	f856 5b04 	ldr.w	r5, [r6], #4
 800e0fe:	061f      	lsls	r7, r3, #24
 800e100:	600e      	str	r6, [r1, #0]
 800e102:	d514      	bpl.n	800e12e <_printf_i+0x1ae>
 800e104:	07d9      	lsls	r1, r3, #31
 800e106:	bf44      	itt	mi
 800e108:	f043 0320 	orrmi.w	r3, r3, #32
 800e10c:	6023      	strmi	r3, [r4, #0]
 800e10e:	b91d      	cbnz	r5, 800e118 <_printf_i+0x198>
 800e110:	6823      	ldr	r3, [r4, #0]
 800e112:	f023 0320 	bic.w	r3, r3, #32
 800e116:	6023      	str	r3, [r4, #0]
 800e118:	2310      	movs	r3, #16
 800e11a:	e7af      	b.n	800e07c <_printf_i+0xfc>
 800e11c:	6823      	ldr	r3, [r4, #0]
 800e11e:	f043 0320 	orr.w	r3, r3, #32
 800e122:	6023      	str	r3, [r4, #0]
 800e124:	2378      	movs	r3, #120	; 0x78
 800e126:	4828      	ldr	r0, [pc, #160]	; (800e1c8 <_printf_i+0x248>)
 800e128:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e12c:	e7e3      	b.n	800e0f6 <_printf_i+0x176>
 800e12e:	065e      	lsls	r6, r3, #25
 800e130:	bf48      	it	mi
 800e132:	b2ad      	uxthmi	r5, r5
 800e134:	e7e6      	b.n	800e104 <_printf_i+0x184>
 800e136:	4616      	mov	r6, r2
 800e138:	e7bb      	b.n	800e0b2 <_printf_i+0x132>
 800e13a:	680b      	ldr	r3, [r1, #0]
 800e13c:	6826      	ldr	r6, [r4, #0]
 800e13e:	1d1d      	adds	r5, r3, #4
 800e140:	6960      	ldr	r0, [r4, #20]
 800e142:	600d      	str	r5, [r1, #0]
 800e144:	0635      	lsls	r5, r6, #24
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	d501      	bpl.n	800e14e <_printf_i+0x1ce>
 800e14a:	6018      	str	r0, [r3, #0]
 800e14c:	e002      	b.n	800e154 <_printf_i+0x1d4>
 800e14e:	0671      	lsls	r1, r6, #25
 800e150:	d5fb      	bpl.n	800e14a <_printf_i+0x1ca>
 800e152:	8018      	strh	r0, [r3, #0]
 800e154:	2300      	movs	r3, #0
 800e156:	4616      	mov	r6, r2
 800e158:	6123      	str	r3, [r4, #16]
 800e15a:	e7ba      	b.n	800e0d2 <_printf_i+0x152>
 800e15c:	680b      	ldr	r3, [r1, #0]
 800e15e:	1d1a      	adds	r2, r3, #4
 800e160:	600a      	str	r2, [r1, #0]
 800e162:	681e      	ldr	r6, [r3, #0]
 800e164:	2100      	movs	r1, #0
 800e166:	4630      	mov	r0, r6
 800e168:	6862      	ldr	r2, [r4, #4]
 800e16a:	f001 f9ff 	bl	800f56c <memchr>
 800e16e:	b108      	cbz	r0, 800e174 <_printf_i+0x1f4>
 800e170:	1b80      	subs	r0, r0, r6
 800e172:	6060      	str	r0, [r4, #4]
 800e174:	6863      	ldr	r3, [r4, #4]
 800e176:	6123      	str	r3, [r4, #16]
 800e178:	2300      	movs	r3, #0
 800e17a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e17e:	e7a8      	b.n	800e0d2 <_printf_i+0x152>
 800e180:	4632      	mov	r2, r6
 800e182:	4649      	mov	r1, r9
 800e184:	4640      	mov	r0, r8
 800e186:	6923      	ldr	r3, [r4, #16]
 800e188:	47d0      	blx	sl
 800e18a:	3001      	adds	r0, #1
 800e18c:	d0ab      	beq.n	800e0e6 <_printf_i+0x166>
 800e18e:	6823      	ldr	r3, [r4, #0]
 800e190:	079b      	lsls	r3, r3, #30
 800e192:	d413      	bmi.n	800e1bc <_printf_i+0x23c>
 800e194:	68e0      	ldr	r0, [r4, #12]
 800e196:	9b03      	ldr	r3, [sp, #12]
 800e198:	4298      	cmp	r0, r3
 800e19a:	bfb8      	it	lt
 800e19c:	4618      	movlt	r0, r3
 800e19e:	e7a4      	b.n	800e0ea <_printf_i+0x16a>
 800e1a0:	2301      	movs	r3, #1
 800e1a2:	4632      	mov	r2, r6
 800e1a4:	4649      	mov	r1, r9
 800e1a6:	4640      	mov	r0, r8
 800e1a8:	47d0      	blx	sl
 800e1aa:	3001      	adds	r0, #1
 800e1ac:	d09b      	beq.n	800e0e6 <_printf_i+0x166>
 800e1ae:	3501      	adds	r5, #1
 800e1b0:	68e3      	ldr	r3, [r4, #12]
 800e1b2:	9903      	ldr	r1, [sp, #12]
 800e1b4:	1a5b      	subs	r3, r3, r1
 800e1b6:	42ab      	cmp	r3, r5
 800e1b8:	dcf2      	bgt.n	800e1a0 <_printf_i+0x220>
 800e1ba:	e7eb      	b.n	800e194 <_printf_i+0x214>
 800e1bc:	2500      	movs	r5, #0
 800e1be:	f104 0619 	add.w	r6, r4, #25
 800e1c2:	e7f5      	b.n	800e1b0 <_printf_i+0x230>
 800e1c4:	080122db 	.word	0x080122db
 800e1c8:	080122ec 	.word	0x080122ec

0800e1cc <iprintf>:
 800e1cc:	b40f      	push	{r0, r1, r2, r3}
 800e1ce:	4b0a      	ldr	r3, [pc, #40]	; (800e1f8 <iprintf+0x2c>)
 800e1d0:	b513      	push	{r0, r1, r4, lr}
 800e1d2:	681c      	ldr	r4, [r3, #0]
 800e1d4:	b124      	cbz	r4, 800e1e0 <iprintf+0x14>
 800e1d6:	69a3      	ldr	r3, [r4, #24]
 800e1d8:	b913      	cbnz	r3, 800e1e0 <iprintf+0x14>
 800e1da:	4620      	mov	r0, r4
 800e1dc:	f001 f8b4 	bl	800f348 <__sinit>
 800e1e0:	ab05      	add	r3, sp, #20
 800e1e2:	4620      	mov	r0, r4
 800e1e4:	9a04      	ldr	r2, [sp, #16]
 800e1e6:	68a1      	ldr	r1, [r4, #8]
 800e1e8:	9301      	str	r3, [sp, #4]
 800e1ea:	f7ff fa5f 	bl	800d6ac <_vfiprintf_r>
 800e1ee:	b002      	add	sp, #8
 800e1f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e1f4:	b004      	add	sp, #16
 800e1f6:	4770      	bx	lr
 800e1f8:	20000154 	.word	0x20000154

0800e1fc <sniprintf>:
 800e1fc:	b40c      	push	{r2, r3}
 800e1fe:	b530      	push	{r4, r5, lr}
 800e200:	4b17      	ldr	r3, [pc, #92]	; (800e260 <sniprintf+0x64>)
 800e202:	1e0c      	subs	r4, r1, #0
 800e204:	681d      	ldr	r5, [r3, #0]
 800e206:	b09d      	sub	sp, #116	; 0x74
 800e208:	da08      	bge.n	800e21c <sniprintf+0x20>
 800e20a:	238b      	movs	r3, #139	; 0x8b
 800e20c:	f04f 30ff 	mov.w	r0, #4294967295
 800e210:	602b      	str	r3, [r5, #0]
 800e212:	b01d      	add	sp, #116	; 0x74
 800e214:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e218:	b002      	add	sp, #8
 800e21a:	4770      	bx	lr
 800e21c:	f44f 7302 	mov.w	r3, #520	; 0x208
 800e220:	f8ad 3014 	strh.w	r3, [sp, #20]
 800e224:	bf0c      	ite	eq
 800e226:	4623      	moveq	r3, r4
 800e228:	f104 33ff 	addne.w	r3, r4, #4294967295
 800e22c:	9304      	str	r3, [sp, #16]
 800e22e:	9307      	str	r3, [sp, #28]
 800e230:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e234:	9002      	str	r0, [sp, #8]
 800e236:	9006      	str	r0, [sp, #24]
 800e238:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e23c:	4628      	mov	r0, r5
 800e23e:	ab21      	add	r3, sp, #132	; 0x84
 800e240:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800e242:	a902      	add	r1, sp, #8
 800e244:	9301      	str	r3, [sp, #4]
 800e246:	f001 fe71 	bl	800ff2c <_svfiprintf_r>
 800e24a:	1c43      	adds	r3, r0, #1
 800e24c:	bfbc      	itt	lt
 800e24e:	238b      	movlt	r3, #139	; 0x8b
 800e250:	602b      	strlt	r3, [r5, #0]
 800e252:	2c00      	cmp	r4, #0
 800e254:	d0dd      	beq.n	800e212 <sniprintf+0x16>
 800e256:	2200      	movs	r2, #0
 800e258:	9b02      	ldr	r3, [sp, #8]
 800e25a:	701a      	strb	r2, [r3, #0]
 800e25c:	e7d9      	b.n	800e212 <sniprintf+0x16>
 800e25e:	bf00      	nop
 800e260:	20000154 	.word	0x20000154

0800e264 <strcpy>:
 800e264:	4603      	mov	r3, r0
 800e266:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e26a:	f803 2b01 	strb.w	r2, [r3], #1
 800e26e:	2a00      	cmp	r2, #0
 800e270:	d1f9      	bne.n	800e266 <strcpy+0x2>
 800e272:	4770      	bx	lr

0800e274 <strnlen>:
 800e274:	4602      	mov	r2, r0
 800e276:	b510      	push	{r4, lr}
 800e278:	4401      	add	r1, r0
 800e27a:	428a      	cmp	r2, r1
 800e27c:	4613      	mov	r3, r2
 800e27e:	d101      	bne.n	800e284 <strnlen+0x10>
 800e280:	1a18      	subs	r0, r3, r0
 800e282:	bd10      	pop	{r4, pc}
 800e284:	781c      	ldrb	r4, [r3, #0]
 800e286:	3201      	adds	r2, #1
 800e288:	2c00      	cmp	r4, #0
 800e28a:	d1f6      	bne.n	800e27a <strnlen+0x6>
 800e28c:	e7f8      	b.n	800e280 <strnlen+0xc>
	...

0800e290 <__swbuf_r>:
 800e290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e292:	460e      	mov	r6, r1
 800e294:	4614      	mov	r4, r2
 800e296:	4605      	mov	r5, r0
 800e298:	b118      	cbz	r0, 800e2a2 <__swbuf_r+0x12>
 800e29a:	6983      	ldr	r3, [r0, #24]
 800e29c:	b90b      	cbnz	r3, 800e2a2 <__swbuf_r+0x12>
 800e29e:	f001 f853 	bl	800f348 <__sinit>
 800e2a2:	4b21      	ldr	r3, [pc, #132]	; (800e328 <__swbuf_r+0x98>)
 800e2a4:	429c      	cmp	r4, r3
 800e2a6:	d12b      	bne.n	800e300 <__swbuf_r+0x70>
 800e2a8:	686c      	ldr	r4, [r5, #4]
 800e2aa:	69a3      	ldr	r3, [r4, #24]
 800e2ac:	60a3      	str	r3, [r4, #8]
 800e2ae:	89a3      	ldrh	r3, [r4, #12]
 800e2b0:	071a      	lsls	r2, r3, #28
 800e2b2:	d52f      	bpl.n	800e314 <__swbuf_r+0x84>
 800e2b4:	6923      	ldr	r3, [r4, #16]
 800e2b6:	b36b      	cbz	r3, 800e314 <__swbuf_r+0x84>
 800e2b8:	6923      	ldr	r3, [r4, #16]
 800e2ba:	6820      	ldr	r0, [r4, #0]
 800e2bc:	b2f6      	uxtb	r6, r6
 800e2be:	1ac0      	subs	r0, r0, r3
 800e2c0:	6963      	ldr	r3, [r4, #20]
 800e2c2:	4637      	mov	r7, r6
 800e2c4:	4283      	cmp	r3, r0
 800e2c6:	dc04      	bgt.n	800e2d2 <__swbuf_r+0x42>
 800e2c8:	4621      	mov	r1, r4
 800e2ca:	4628      	mov	r0, r5
 800e2cc:	f000 ffa8 	bl	800f220 <_fflush_r>
 800e2d0:	bb30      	cbnz	r0, 800e320 <__swbuf_r+0x90>
 800e2d2:	68a3      	ldr	r3, [r4, #8]
 800e2d4:	3001      	adds	r0, #1
 800e2d6:	3b01      	subs	r3, #1
 800e2d8:	60a3      	str	r3, [r4, #8]
 800e2da:	6823      	ldr	r3, [r4, #0]
 800e2dc:	1c5a      	adds	r2, r3, #1
 800e2de:	6022      	str	r2, [r4, #0]
 800e2e0:	701e      	strb	r6, [r3, #0]
 800e2e2:	6963      	ldr	r3, [r4, #20]
 800e2e4:	4283      	cmp	r3, r0
 800e2e6:	d004      	beq.n	800e2f2 <__swbuf_r+0x62>
 800e2e8:	89a3      	ldrh	r3, [r4, #12]
 800e2ea:	07db      	lsls	r3, r3, #31
 800e2ec:	d506      	bpl.n	800e2fc <__swbuf_r+0x6c>
 800e2ee:	2e0a      	cmp	r6, #10
 800e2f0:	d104      	bne.n	800e2fc <__swbuf_r+0x6c>
 800e2f2:	4621      	mov	r1, r4
 800e2f4:	4628      	mov	r0, r5
 800e2f6:	f000 ff93 	bl	800f220 <_fflush_r>
 800e2fa:	b988      	cbnz	r0, 800e320 <__swbuf_r+0x90>
 800e2fc:	4638      	mov	r0, r7
 800e2fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e300:	4b0a      	ldr	r3, [pc, #40]	; (800e32c <__swbuf_r+0x9c>)
 800e302:	429c      	cmp	r4, r3
 800e304:	d101      	bne.n	800e30a <__swbuf_r+0x7a>
 800e306:	68ac      	ldr	r4, [r5, #8]
 800e308:	e7cf      	b.n	800e2aa <__swbuf_r+0x1a>
 800e30a:	4b09      	ldr	r3, [pc, #36]	; (800e330 <__swbuf_r+0xa0>)
 800e30c:	429c      	cmp	r4, r3
 800e30e:	bf08      	it	eq
 800e310:	68ec      	ldreq	r4, [r5, #12]
 800e312:	e7ca      	b.n	800e2aa <__swbuf_r+0x1a>
 800e314:	4621      	mov	r1, r4
 800e316:	4628      	mov	r0, r5
 800e318:	f000 f80c 	bl	800e334 <__swsetup_r>
 800e31c:	2800      	cmp	r0, #0
 800e31e:	d0cb      	beq.n	800e2b8 <__swbuf_r+0x28>
 800e320:	f04f 37ff 	mov.w	r7, #4294967295
 800e324:	e7ea      	b.n	800e2fc <__swbuf_r+0x6c>
 800e326:	bf00      	nop
 800e328:	080123b4 	.word	0x080123b4
 800e32c:	080123d4 	.word	0x080123d4
 800e330:	08012394 	.word	0x08012394

0800e334 <__swsetup_r>:
 800e334:	4b32      	ldr	r3, [pc, #200]	; (800e400 <__swsetup_r+0xcc>)
 800e336:	b570      	push	{r4, r5, r6, lr}
 800e338:	681d      	ldr	r5, [r3, #0]
 800e33a:	4606      	mov	r6, r0
 800e33c:	460c      	mov	r4, r1
 800e33e:	b125      	cbz	r5, 800e34a <__swsetup_r+0x16>
 800e340:	69ab      	ldr	r3, [r5, #24]
 800e342:	b913      	cbnz	r3, 800e34a <__swsetup_r+0x16>
 800e344:	4628      	mov	r0, r5
 800e346:	f000 ffff 	bl	800f348 <__sinit>
 800e34a:	4b2e      	ldr	r3, [pc, #184]	; (800e404 <__swsetup_r+0xd0>)
 800e34c:	429c      	cmp	r4, r3
 800e34e:	d10f      	bne.n	800e370 <__swsetup_r+0x3c>
 800e350:	686c      	ldr	r4, [r5, #4]
 800e352:	89a3      	ldrh	r3, [r4, #12]
 800e354:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e358:	0719      	lsls	r1, r3, #28
 800e35a:	d42c      	bmi.n	800e3b6 <__swsetup_r+0x82>
 800e35c:	06dd      	lsls	r5, r3, #27
 800e35e:	d411      	bmi.n	800e384 <__swsetup_r+0x50>
 800e360:	2309      	movs	r3, #9
 800e362:	6033      	str	r3, [r6, #0]
 800e364:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e368:	f04f 30ff 	mov.w	r0, #4294967295
 800e36c:	81a3      	strh	r3, [r4, #12]
 800e36e:	e03e      	b.n	800e3ee <__swsetup_r+0xba>
 800e370:	4b25      	ldr	r3, [pc, #148]	; (800e408 <__swsetup_r+0xd4>)
 800e372:	429c      	cmp	r4, r3
 800e374:	d101      	bne.n	800e37a <__swsetup_r+0x46>
 800e376:	68ac      	ldr	r4, [r5, #8]
 800e378:	e7eb      	b.n	800e352 <__swsetup_r+0x1e>
 800e37a:	4b24      	ldr	r3, [pc, #144]	; (800e40c <__swsetup_r+0xd8>)
 800e37c:	429c      	cmp	r4, r3
 800e37e:	bf08      	it	eq
 800e380:	68ec      	ldreq	r4, [r5, #12]
 800e382:	e7e6      	b.n	800e352 <__swsetup_r+0x1e>
 800e384:	0758      	lsls	r0, r3, #29
 800e386:	d512      	bpl.n	800e3ae <__swsetup_r+0x7a>
 800e388:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e38a:	b141      	cbz	r1, 800e39e <__swsetup_r+0x6a>
 800e38c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e390:	4299      	cmp	r1, r3
 800e392:	d002      	beq.n	800e39a <__swsetup_r+0x66>
 800e394:	4630      	mov	r0, r6
 800e396:	f001 fca1 	bl	800fcdc <_free_r>
 800e39a:	2300      	movs	r3, #0
 800e39c:	6363      	str	r3, [r4, #52]	; 0x34
 800e39e:	89a3      	ldrh	r3, [r4, #12]
 800e3a0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e3a4:	81a3      	strh	r3, [r4, #12]
 800e3a6:	2300      	movs	r3, #0
 800e3a8:	6063      	str	r3, [r4, #4]
 800e3aa:	6923      	ldr	r3, [r4, #16]
 800e3ac:	6023      	str	r3, [r4, #0]
 800e3ae:	89a3      	ldrh	r3, [r4, #12]
 800e3b0:	f043 0308 	orr.w	r3, r3, #8
 800e3b4:	81a3      	strh	r3, [r4, #12]
 800e3b6:	6923      	ldr	r3, [r4, #16]
 800e3b8:	b94b      	cbnz	r3, 800e3ce <__swsetup_r+0x9a>
 800e3ba:	89a3      	ldrh	r3, [r4, #12]
 800e3bc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e3c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e3c4:	d003      	beq.n	800e3ce <__swsetup_r+0x9a>
 800e3c6:	4621      	mov	r1, r4
 800e3c8:	4630      	mov	r0, r6
 800e3ca:	f001 f887 	bl	800f4dc <__smakebuf_r>
 800e3ce:	89a0      	ldrh	r0, [r4, #12]
 800e3d0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e3d4:	f010 0301 	ands.w	r3, r0, #1
 800e3d8:	d00a      	beq.n	800e3f0 <__swsetup_r+0xbc>
 800e3da:	2300      	movs	r3, #0
 800e3dc:	60a3      	str	r3, [r4, #8]
 800e3de:	6963      	ldr	r3, [r4, #20]
 800e3e0:	425b      	negs	r3, r3
 800e3e2:	61a3      	str	r3, [r4, #24]
 800e3e4:	6923      	ldr	r3, [r4, #16]
 800e3e6:	b943      	cbnz	r3, 800e3fa <__swsetup_r+0xc6>
 800e3e8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e3ec:	d1ba      	bne.n	800e364 <__swsetup_r+0x30>
 800e3ee:	bd70      	pop	{r4, r5, r6, pc}
 800e3f0:	0781      	lsls	r1, r0, #30
 800e3f2:	bf58      	it	pl
 800e3f4:	6963      	ldrpl	r3, [r4, #20]
 800e3f6:	60a3      	str	r3, [r4, #8]
 800e3f8:	e7f4      	b.n	800e3e4 <__swsetup_r+0xb0>
 800e3fa:	2000      	movs	r0, #0
 800e3fc:	e7f7      	b.n	800e3ee <__swsetup_r+0xba>
 800e3fe:	bf00      	nop
 800e400:	20000154 	.word	0x20000154
 800e404:	080123b4 	.word	0x080123b4
 800e408:	080123d4 	.word	0x080123d4
 800e40c:	08012394 	.word	0x08012394

0800e410 <abort>:
 800e410:	2006      	movs	r0, #6
 800e412:	b508      	push	{r3, lr}
 800e414:	f001 fec2 	bl	801019c <raise>
 800e418:	2001      	movs	r0, #1
 800e41a:	f7f5 fde8 	bl	8003fee <_exit>

0800e41e <quorem>:
 800e41e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e422:	6903      	ldr	r3, [r0, #16]
 800e424:	690c      	ldr	r4, [r1, #16]
 800e426:	4607      	mov	r7, r0
 800e428:	42a3      	cmp	r3, r4
 800e42a:	f2c0 8083 	blt.w	800e534 <quorem+0x116>
 800e42e:	3c01      	subs	r4, #1
 800e430:	f100 0514 	add.w	r5, r0, #20
 800e434:	f101 0814 	add.w	r8, r1, #20
 800e438:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e43c:	9301      	str	r3, [sp, #4]
 800e43e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e442:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e446:	3301      	adds	r3, #1
 800e448:	429a      	cmp	r2, r3
 800e44a:	fbb2 f6f3 	udiv	r6, r2, r3
 800e44e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800e452:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e456:	d332      	bcc.n	800e4be <quorem+0xa0>
 800e458:	f04f 0e00 	mov.w	lr, #0
 800e45c:	4640      	mov	r0, r8
 800e45e:	46ac      	mov	ip, r5
 800e460:	46f2      	mov	sl, lr
 800e462:	f850 2b04 	ldr.w	r2, [r0], #4
 800e466:	b293      	uxth	r3, r2
 800e468:	fb06 e303 	mla	r3, r6, r3, lr
 800e46c:	0c12      	lsrs	r2, r2, #16
 800e46e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800e472:	fb06 e202 	mla	r2, r6, r2, lr
 800e476:	b29b      	uxth	r3, r3
 800e478:	ebaa 0303 	sub.w	r3, sl, r3
 800e47c:	f8dc a000 	ldr.w	sl, [ip]
 800e480:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800e484:	fa1f fa8a 	uxth.w	sl, sl
 800e488:	4453      	add	r3, sl
 800e48a:	fa1f fa82 	uxth.w	sl, r2
 800e48e:	f8dc 2000 	ldr.w	r2, [ip]
 800e492:	4581      	cmp	r9, r0
 800e494:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800e498:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e49c:	b29b      	uxth	r3, r3
 800e49e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e4a2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800e4a6:	f84c 3b04 	str.w	r3, [ip], #4
 800e4aa:	d2da      	bcs.n	800e462 <quorem+0x44>
 800e4ac:	f855 300b 	ldr.w	r3, [r5, fp]
 800e4b0:	b92b      	cbnz	r3, 800e4be <quorem+0xa0>
 800e4b2:	9b01      	ldr	r3, [sp, #4]
 800e4b4:	3b04      	subs	r3, #4
 800e4b6:	429d      	cmp	r5, r3
 800e4b8:	461a      	mov	r2, r3
 800e4ba:	d32f      	bcc.n	800e51c <quorem+0xfe>
 800e4bc:	613c      	str	r4, [r7, #16]
 800e4be:	4638      	mov	r0, r7
 800e4c0:	f001 faf6 	bl	800fab0 <__mcmp>
 800e4c4:	2800      	cmp	r0, #0
 800e4c6:	db25      	blt.n	800e514 <quorem+0xf6>
 800e4c8:	4628      	mov	r0, r5
 800e4ca:	f04f 0c00 	mov.w	ip, #0
 800e4ce:	3601      	adds	r6, #1
 800e4d0:	f858 1b04 	ldr.w	r1, [r8], #4
 800e4d4:	f8d0 e000 	ldr.w	lr, [r0]
 800e4d8:	b28b      	uxth	r3, r1
 800e4da:	ebac 0303 	sub.w	r3, ip, r3
 800e4de:	fa1f f28e 	uxth.w	r2, lr
 800e4e2:	4413      	add	r3, r2
 800e4e4:	0c0a      	lsrs	r2, r1, #16
 800e4e6:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800e4ea:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e4ee:	b29b      	uxth	r3, r3
 800e4f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e4f4:	45c1      	cmp	r9, r8
 800e4f6:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800e4fa:	f840 3b04 	str.w	r3, [r0], #4
 800e4fe:	d2e7      	bcs.n	800e4d0 <quorem+0xb2>
 800e500:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e504:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e508:	b922      	cbnz	r2, 800e514 <quorem+0xf6>
 800e50a:	3b04      	subs	r3, #4
 800e50c:	429d      	cmp	r5, r3
 800e50e:	461a      	mov	r2, r3
 800e510:	d30a      	bcc.n	800e528 <quorem+0x10a>
 800e512:	613c      	str	r4, [r7, #16]
 800e514:	4630      	mov	r0, r6
 800e516:	b003      	add	sp, #12
 800e518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e51c:	6812      	ldr	r2, [r2, #0]
 800e51e:	3b04      	subs	r3, #4
 800e520:	2a00      	cmp	r2, #0
 800e522:	d1cb      	bne.n	800e4bc <quorem+0x9e>
 800e524:	3c01      	subs	r4, #1
 800e526:	e7c6      	b.n	800e4b6 <quorem+0x98>
 800e528:	6812      	ldr	r2, [r2, #0]
 800e52a:	3b04      	subs	r3, #4
 800e52c:	2a00      	cmp	r2, #0
 800e52e:	d1f0      	bne.n	800e512 <quorem+0xf4>
 800e530:	3c01      	subs	r4, #1
 800e532:	e7eb      	b.n	800e50c <quorem+0xee>
 800e534:	2000      	movs	r0, #0
 800e536:	e7ee      	b.n	800e516 <quorem+0xf8>

0800e538 <_dtoa_r>:
 800e538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e53c:	4616      	mov	r6, r2
 800e53e:	461f      	mov	r7, r3
 800e540:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800e542:	b099      	sub	sp, #100	; 0x64
 800e544:	4605      	mov	r5, r0
 800e546:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800e54a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800e54e:	b974      	cbnz	r4, 800e56e <_dtoa_r+0x36>
 800e550:	2010      	movs	r0, #16
 800e552:	f001 f803 	bl	800f55c <malloc>
 800e556:	4602      	mov	r2, r0
 800e558:	6268      	str	r0, [r5, #36]	; 0x24
 800e55a:	b920      	cbnz	r0, 800e566 <_dtoa_r+0x2e>
 800e55c:	21ea      	movs	r1, #234	; 0xea
 800e55e:	4bae      	ldr	r3, [pc, #696]	; (800e818 <_dtoa_r+0x2e0>)
 800e560:	48ae      	ldr	r0, [pc, #696]	; (800e81c <_dtoa_r+0x2e4>)
 800e562:	f7ff f80b 	bl	800d57c <__assert_func>
 800e566:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e56a:	6004      	str	r4, [r0, #0]
 800e56c:	60c4      	str	r4, [r0, #12]
 800e56e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e570:	6819      	ldr	r1, [r3, #0]
 800e572:	b151      	cbz	r1, 800e58a <_dtoa_r+0x52>
 800e574:	685a      	ldr	r2, [r3, #4]
 800e576:	2301      	movs	r3, #1
 800e578:	4093      	lsls	r3, r2
 800e57a:	604a      	str	r2, [r1, #4]
 800e57c:	608b      	str	r3, [r1, #8]
 800e57e:	4628      	mov	r0, r5
 800e580:	f001 f85c 	bl	800f63c <_Bfree>
 800e584:	2200      	movs	r2, #0
 800e586:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e588:	601a      	str	r2, [r3, #0]
 800e58a:	1e3b      	subs	r3, r7, #0
 800e58c:	bfaf      	iteee	ge
 800e58e:	2300      	movge	r3, #0
 800e590:	2201      	movlt	r2, #1
 800e592:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800e596:	9305      	strlt	r3, [sp, #20]
 800e598:	bfa8      	it	ge
 800e59a:	f8c8 3000 	strge.w	r3, [r8]
 800e59e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800e5a2:	4b9f      	ldr	r3, [pc, #636]	; (800e820 <_dtoa_r+0x2e8>)
 800e5a4:	bfb8      	it	lt
 800e5a6:	f8c8 2000 	strlt.w	r2, [r8]
 800e5aa:	ea33 0309 	bics.w	r3, r3, r9
 800e5ae:	d119      	bne.n	800e5e4 <_dtoa_r+0xac>
 800e5b0:	f242 730f 	movw	r3, #9999	; 0x270f
 800e5b4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800e5b6:	6013      	str	r3, [r2, #0]
 800e5b8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e5bc:	4333      	orrs	r3, r6
 800e5be:	f000 8580 	beq.w	800f0c2 <_dtoa_r+0xb8a>
 800e5c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e5c4:	b953      	cbnz	r3, 800e5dc <_dtoa_r+0xa4>
 800e5c6:	4b97      	ldr	r3, [pc, #604]	; (800e824 <_dtoa_r+0x2ec>)
 800e5c8:	e022      	b.n	800e610 <_dtoa_r+0xd8>
 800e5ca:	4b97      	ldr	r3, [pc, #604]	; (800e828 <_dtoa_r+0x2f0>)
 800e5cc:	9308      	str	r3, [sp, #32]
 800e5ce:	3308      	adds	r3, #8
 800e5d0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800e5d2:	6013      	str	r3, [r2, #0]
 800e5d4:	9808      	ldr	r0, [sp, #32]
 800e5d6:	b019      	add	sp, #100	; 0x64
 800e5d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5dc:	4b91      	ldr	r3, [pc, #580]	; (800e824 <_dtoa_r+0x2ec>)
 800e5de:	9308      	str	r3, [sp, #32]
 800e5e0:	3303      	adds	r3, #3
 800e5e2:	e7f5      	b.n	800e5d0 <_dtoa_r+0x98>
 800e5e4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800e5e8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800e5ec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e5f0:	2200      	movs	r2, #0
 800e5f2:	2300      	movs	r3, #0
 800e5f4:	f7f2 fa52 	bl	8000a9c <__aeabi_dcmpeq>
 800e5f8:	4680      	mov	r8, r0
 800e5fa:	b158      	cbz	r0, 800e614 <_dtoa_r+0xdc>
 800e5fc:	2301      	movs	r3, #1
 800e5fe:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800e600:	6013      	str	r3, [r2, #0]
 800e602:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e604:	2b00      	cmp	r3, #0
 800e606:	f000 8559 	beq.w	800f0bc <_dtoa_r+0xb84>
 800e60a:	4888      	ldr	r0, [pc, #544]	; (800e82c <_dtoa_r+0x2f4>)
 800e60c:	6018      	str	r0, [r3, #0]
 800e60e:	1e43      	subs	r3, r0, #1
 800e610:	9308      	str	r3, [sp, #32]
 800e612:	e7df      	b.n	800e5d4 <_dtoa_r+0x9c>
 800e614:	ab16      	add	r3, sp, #88	; 0x58
 800e616:	9301      	str	r3, [sp, #4]
 800e618:	ab17      	add	r3, sp, #92	; 0x5c
 800e61a:	9300      	str	r3, [sp, #0]
 800e61c:	4628      	mov	r0, r5
 800e61e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800e622:	f001 faf1 	bl	800fc08 <__d2b>
 800e626:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800e62a:	4682      	mov	sl, r0
 800e62c:	2c00      	cmp	r4, #0
 800e62e:	d07e      	beq.n	800e72e <_dtoa_r+0x1f6>
 800e630:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e634:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e636:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800e63a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e63e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800e642:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800e646:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800e64a:	2200      	movs	r2, #0
 800e64c:	4b78      	ldr	r3, [pc, #480]	; (800e830 <_dtoa_r+0x2f8>)
 800e64e:	f7f1 fe05 	bl	800025c <__aeabi_dsub>
 800e652:	a36b      	add	r3, pc, #428	; (adr r3, 800e800 <_dtoa_r+0x2c8>)
 800e654:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e658:	f7f1 ffb8 	bl	80005cc <__aeabi_dmul>
 800e65c:	a36a      	add	r3, pc, #424	; (adr r3, 800e808 <_dtoa_r+0x2d0>)
 800e65e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e662:	f7f1 fdfd 	bl	8000260 <__adddf3>
 800e666:	4606      	mov	r6, r0
 800e668:	4620      	mov	r0, r4
 800e66a:	460f      	mov	r7, r1
 800e66c:	f7f1 ff44 	bl	80004f8 <__aeabi_i2d>
 800e670:	a367      	add	r3, pc, #412	; (adr r3, 800e810 <_dtoa_r+0x2d8>)
 800e672:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e676:	f7f1 ffa9 	bl	80005cc <__aeabi_dmul>
 800e67a:	4602      	mov	r2, r0
 800e67c:	460b      	mov	r3, r1
 800e67e:	4630      	mov	r0, r6
 800e680:	4639      	mov	r1, r7
 800e682:	f7f1 fded 	bl	8000260 <__adddf3>
 800e686:	4606      	mov	r6, r0
 800e688:	460f      	mov	r7, r1
 800e68a:	f7f2 fa4f 	bl	8000b2c <__aeabi_d2iz>
 800e68e:	2200      	movs	r2, #0
 800e690:	4681      	mov	r9, r0
 800e692:	2300      	movs	r3, #0
 800e694:	4630      	mov	r0, r6
 800e696:	4639      	mov	r1, r7
 800e698:	f7f2 fa0a 	bl	8000ab0 <__aeabi_dcmplt>
 800e69c:	b148      	cbz	r0, 800e6b2 <_dtoa_r+0x17a>
 800e69e:	4648      	mov	r0, r9
 800e6a0:	f7f1 ff2a 	bl	80004f8 <__aeabi_i2d>
 800e6a4:	4632      	mov	r2, r6
 800e6a6:	463b      	mov	r3, r7
 800e6a8:	f7f2 f9f8 	bl	8000a9c <__aeabi_dcmpeq>
 800e6ac:	b908      	cbnz	r0, 800e6b2 <_dtoa_r+0x17a>
 800e6ae:	f109 39ff 	add.w	r9, r9, #4294967295
 800e6b2:	f1b9 0f16 	cmp.w	r9, #22
 800e6b6:	d857      	bhi.n	800e768 <_dtoa_r+0x230>
 800e6b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e6bc:	4b5d      	ldr	r3, [pc, #372]	; (800e834 <_dtoa_r+0x2fc>)
 800e6be:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800e6c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6c6:	f7f2 f9f3 	bl	8000ab0 <__aeabi_dcmplt>
 800e6ca:	2800      	cmp	r0, #0
 800e6cc:	d04e      	beq.n	800e76c <_dtoa_r+0x234>
 800e6ce:	2300      	movs	r3, #0
 800e6d0:	f109 39ff 	add.w	r9, r9, #4294967295
 800e6d4:	930f      	str	r3, [sp, #60]	; 0x3c
 800e6d6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e6d8:	1b1c      	subs	r4, r3, r4
 800e6da:	1e63      	subs	r3, r4, #1
 800e6dc:	9309      	str	r3, [sp, #36]	; 0x24
 800e6de:	bf49      	itett	mi
 800e6e0:	f1c4 0301 	rsbmi	r3, r4, #1
 800e6e4:	2300      	movpl	r3, #0
 800e6e6:	9306      	strmi	r3, [sp, #24]
 800e6e8:	2300      	movmi	r3, #0
 800e6ea:	bf54      	ite	pl
 800e6ec:	9306      	strpl	r3, [sp, #24]
 800e6ee:	9309      	strmi	r3, [sp, #36]	; 0x24
 800e6f0:	f1b9 0f00 	cmp.w	r9, #0
 800e6f4:	db3c      	blt.n	800e770 <_dtoa_r+0x238>
 800e6f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e6f8:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800e6fc:	444b      	add	r3, r9
 800e6fe:	9309      	str	r3, [sp, #36]	; 0x24
 800e700:	2300      	movs	r3, #0
 800e702:	930a      	str	r3, [sp, #40]	; 0x28
 800e704:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e706:	2b09      	cmp	r3, #9
 800e708:	d86c      	bhi.n	800e7e4 <_dtoa_r+0x2ac>
 800e70a:	2b05      	cmp	r3, #5
 800e70c:	bfc4      	itt	gt
 800e70e:	3b04      	subgt	r3, #4
 800e710:	9322      	strgt	r3, [sp, #136]	; 0x88
 800e712:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e714:	bfc8      	it	gt
 800e716:	2400      	movgt	r4, #0
 800e718:	f1a3 0302 	sub.w	r3, r3, #2
 800e71c:	bfd8      	it	le
 800e71e:	2401      	movle	r4, #1
 800e720:	2b03      	cmp	r3, #3
 800e722:	f200 808b 	bhi.w	800e83c <_dtoa_r+0x304>
 800e726:	e8df f003 	tbb	[pc, r3]
 800e72a:	4f2d      	.short	0x4f2d
 800e72c:	5b4d      	.short	0x5b4d
 800e72e:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800e732:	441c      	add	r4, r3
 800e734:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800e738:	2b20      	cmp	r3, #32
 800e73a:	bfc3      	ittte	gt
 800e73c:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800e740:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800e744:	fa09 f303 	lslgt.w	r3, r9, r3
 800e748:	f1c3 0320 	rsble	r3, r3, #32
 800e74c:	bfc6      	itte	gt
 800e74e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800e752:	4318      	orrgt	r0, r3
 800e754:	fa06 f003 	lslle.w	r0, r6, r3
 800e758:	f7f1 febe 	bl	80004d8 <__aeabi_ui2d>
 800e75c:	2301      	movs	r3, #1
 800e75e:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800e762:	3c01      	subs	r4, #1
 800e764:	9313      	str	r3, [sp, #76]	; 0x4c
 800e766:	e770      	b.n	800e64a <_dtoa_r+0x112>
 800e768:	2301      	movs	r3, #1
 800e76a:	e7b3      	b.n	800e6d4 <_dtoa_r+0x19c>
 800e76c:	900f      	str	r0, [sp, #60]	; 0x3c
 800e76e:	e7b2      	b.n	800e6d6 <_dtoa_r+0x19e>
 800e770:	9b06      	ldr	r3, [sp, #24]
 800e772:	eba3 0309 	sub.w	r3, r3, r9
 800e776:	9306      	str	r3, [sp, #24]
 800e778:	f1c9 0300 	rsb	r3, r9, #0
 800e77c:	930a      	str	r3, [sp, #40]	; 0x28
 800e77e:	2300      	movs	r3, #0
 800e780:	930e      	str	r3, [sp, #56]	; 0x38
 800e782:	e7bf      	b.n	800e704 <_dtoa_r+0x1cc>
 800e784:	2300      	movs	r3, #0
 800e786:	930b      	str	r3, [sp, #44]	; 0x2c
 800e788:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e78a:	2b00      	cmp	r3, #0
 800e78c:	dc59      	bgt.n	800e842 <_dtoa_r+0x30a>
 800e78e:	f04f 0b01 	mov.w	fp, #1
 800e792:	465b      	mov	r3, fp
 800e794:	f8cd b008 	str.w	fp, [sp, #8]
 800e798:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800e79c:	2200      	movs	r2, #0
 800e79e:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800e7a0:	6042      	str	r2, [r0, #4]
 800e7a2:	2204      	movs	r2, #4
 800e7a4:	f102 0614 	add.w	r6, r2, #20
 800e7a8:	429e      	cmp	r6, r3
 800e7aa:	6841      	ldr	r1, [r0, #4]
 800e7ac:	d94f      	bls.n	800e84e <_dtoa_r+0x316>
 800e7ae:	4628      	mov	r0, r5
 800e7b0:	f000 ff04 	bl	800f5bc <_Balloc>
 800e7b4:	9008      	str	r0, [sp, #32]
 800e7b6:	2800      	cmp	r0, #0
 800e7b8:	d14d      	bne.n	800e856 <_dtoa_r+0x31e>
 800e7ba:	4602      	mov	r2, r0
 800e7bc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800e7c0:	4b1d      	ldr	r3, [pc, #116]	; (800e838 <_dtoa_r+0x300>)
 800e7c2:	e6cd      	b.n	800e560 <_dtoa_r+0x28>
 800e7c4:	2301      	movs	r3, #1
 800e7c6:	e7de      	b.n	800e786 <_dtoa_r+0x24e>
 800e7c8:	2300      	movs	r3, #0
 800e7ca:	930b      	str	r3, [sp, #44]	; 0x2c
 800e7cc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e7ce:	eb09 0b03 	add.w	fp, r9, r3
 800e7d2:	f10b 0301 	add.w	r3, fp, #1
 800e7d6:	2b01      	cmp	r3, #1
 800e7d8:	9302      	str	r3, [sp, #8]
 800e7da:	bfb8      	it	lt
 800e7dc:	2301      	movlt	r3, #1
 800e7de:	e7dd      	b.n	800e79c <_dtoa_r+0x264>
 800e7e0:	2301      	movs	r3, #1
 800e7e2:	e7f2      	b.n	800e7ca <_dtoa_r+0x292>
 800e7e4:	2401      	movs	r4, #1
 800e7e6:	2300      	movs	r3, #0
 800e7e8:	940b      	str	r4, [sp, #44]	; 0x2c
 800e7ea:	9322      	str	r3, [sp, #136]	; 0x88
 800e7ec:	f04f 3bff 	mov.w	fp, #4294967295
 800e7f0:	2200      	movs	r2, #0
 800e7f2:	2312      	movs	r3, #18
 800e7f4:	f8cd b008 	str.w	fp, [sp, #8]
 800e7f8:	9223      	str	r2, [sp, #140]	; 0x8c
 800e7fa:	e7cf      	b.n	800e79c <_dtoa_r+0x264>
 800e7fc:	f3af 8000 	nop.w
 800e800:	636f4361 	.word	0x636f4361
 800e804:	3fd287a7 	.word	0x3fd287a7
 800e808:	8b60c8b3 	.word	0x8b60c8b3
 800e80c:	3fc68a28 	.word	0x3fc68a28
 800e810:	509f79fb 	.word	0x509f79fb
 800e814:	3fd34413 	.word	0x3fd34413
 800e818:	0801230a 	.word	0x0801230a
 800e81c:	08012321 	.word	0x08012321
 800e820:	7ff00000 	.word	0x7ff00000
 800e824:	08012306 	.word	0x08012306
 800e828:	080122fd 	.word	0x080122fd
 800e82c:	080122da 	.word	0x080122da
 800e830:	3ff80000 	.word	0x3ff80000
 800e834:	08012480 	.word	0x08012480
 800e838:	08012380 	.word	0x08012380
 800e83c:	2301      	movs	r3, #1
 800e83e:	930b      	str	r3, [sp, #44]	; 0x2c
 800e840:	e7d4      	b.n	800e7ec <_dtoa_r+0x2b4>
 800e842:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800e846:	465b      	mov	r3, fp
 800e848:	f8cd b008 	str.w	fp, [sp, #8]
 800e84c:	e7a6      	b.n	800e79c <_dtoa_r+0x264>
 800e84e:	3101      	adds	r1, #1
 800e850:	6041      	str	r1, [r0, #4]
 800e852:	0052      	lsls	r2, r2, #1
 800e854:	e7a6      	b.n	800e7a4 <_dtoa_r+0x26c>
 800e856:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e858:	9a08      	ldr	r2, [sp, #32]
 800e85a:	601a      	str	r2, [r3, #0]
 800e85c:	9b02      	ldr	r3, [sp, #8]
 800e85e:	2b0e      	cmp	r3, #14
 800e860:	f200 80a8 	bhi.w	800e9b4 <_dtoa_r+0x47c>
 800e864:	2c00      	cmp	r4, #0
 800e866:	f000 80a5 	beq.w	800e9b4 <_dtoa_r+0x47c>
 800e86a:	f1b9 0f00 	cmp.w	r9, #0
 800e86e:	dd34      	ble.n	800e8da <_dtoa_r+0x3a2>
 800e870:	4a9a      	ldr	r2, [pc, #616]	; (800eadc <_dtoa_r+0x5a4>)
 800e872:	f009 030f 	and.w	r3, r9, #15
 800e876:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800e87a:	f419 7f80 	tst.w	r9, #256	; 0x100
 800e87e:	e9d3 3400 	ldrd	r3, r4, [r3]
 800e882:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800e886:	ea4f 1429 	mov.w	r4, r9, asr #4
 800e88a:	d016      	beq.n	800e8ba <_dtoa_r+0x382>
 800e88c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e890:	4b93      	ldr	r3, [pc, #588]	; (800eae0 <_dtoa_r+0x5a8>)
 800e892:	2703      	movs	r7, #3
 800e894:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e898:	f7f1 ffc2 	bl	8000820 <__aeabi_ddiv>
 800e89c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e8a0:	f004 040f 	and.w	r4, r4, #15
 800e8a4:	4e8e      	ldr	r6, [pc, #568]	; (800eae0 <_dtoa_r+0x5a8>)
 800e8a6:	b954      	cbnz	r4, 800e8be <_dtoa_r+0x386>
 800e8a8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800e8ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e8b0:	f7f1 ffb6 	bl	8000820 <__aeabi_ddiv>
 800e8b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e8b8:	e029      	b.n	800e90e <_dtoa_r+0x3d6>
 800e8ba:	2702      	movs	r7, #2
 800e8bc:	e7f2      	b.n	800e8a4 <_dtoa_r+0x36c>
 800e8be:	07e1      	lsls	r1, r4, #31
 800e8c0:	d508      	bpl.n	800e8d4 <_dtoa_r+0x39c>
 800e8c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e8c6:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e8ca:	f7f1 fe7f 	bl	80005cc <__aeabi_dmul>
 800e8ce:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800e8d2:	3701      	adds	r7, #1
 800e8d4:	1064      	asrs	r4, r4, #1
 800e8d6:	3608      	adds	r6, #8
 800e8d8:	e7e5      	b.n	800e8a6 <_dtoa_r+0x36e>
 800e8da:	f000 80a5 	beq.w	800ea28 <_dtoa_r+0x4f0>
 800e8de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e8e2:	f1c9 0400 	rsb	r4, r9, #0
 800e8e6:	4b7d      	ldr	r3, [pc, #500]	; (800eadc <_dtoa_r+0x5a4>)
 800e8e8:	f004 020f 	and.w	r2, r4, #15
 800e8ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e8f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8f4:	f7f1 fe6a 	bl	80005cc <__aeabi_dmul>
 800e8f8:	2702      	movs	r7, #2
 800e8fa:	2300      	movs	r3, #0
 800e8fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e900:	4e77      	ldr	r6, [pc, #476]	; (800eae0 <_dtoa_r+0x5a8>)
 800e902:	1124      	asrs	r4, r4, #4
 800e904:	2c00      	cmp	r4, #0
 800e906:	f040 8084 	bne.w	800ea12 <_dtoa_r+0x4da>
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	d1d2      	bne.n	800e8b4 <_dtoa_r+0x37c>
 800e90e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e910:	2b00      	cmp	r3, #0
 800e912:	f000 808b 	beq.w	800ea2c <_dtoa_r+0x4f4>
 800e916:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800e91a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800e91e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e922:	2200      	movs	r2, #0
 800e924:	4b6f      	ldr	r3, [pc, #444]	; (800eae4 <_dtoa_r+0x5ac>)
 800e926:	f7f2 f8c3 	bl	8000ab0 <__aeabi_dcmplt>
 800e92a:	2800      	cmp	r0, #0
 800e92c:	d07e      	beq.n	800ea2c <_dtoa_r+0x4f4>
 800e92e:	9b02      	ldr	r3, [sp, #8]
 800e930:	2b00      	cmp	r3, #0
 800e932:	d07b      	beq.n	800ea2c <_dtoa_r+0x4f4>
 800e934:	f1bb 0f00 	cmp.w	fp, #0
 800e938:	dd38      	ble.n	800e9ac <_dtoa_r+0x474>
 800e93a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e93e:	2200      	movs	r2, #0
 800e940:	4b69      	ldr	r3, [pc, #420]	; (800eae8 <_dtoa_r+0x5b0>)
 800e942:	f7f1 fe43 	bl	80005cc <__aeabi_dmul>
 800e946:	465c      	mov	r4, fp
 800e948:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e94c:	f109 38ff 	add.w	r8, r9, #4294967295
 800e950:	3701      	adds	r7, #1
 800e952:	4638      	mov	r0, r7
 800e954:	f7f1 fdd0 	bl	80004f8 <__aeabi_i2d>
 800e958:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e95c:	f7f1 fe36 	bl	80005cc <__aeabi_dmul>
 800e960:	2200      	movs	r2, #0
 800e962:	4b62      	ldr	r3, [pc, #392]	; (800eaec <_dtoa_r+0x5b4>)
 800e964:	f7f1 fc7c 	bl	8000260 <__adddf3>
 800e968:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800e96c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800e970:	9611      	str	r6, [sp, #68]	; 0x44
 800e972:	2c00      	cmp	r4, #0
 800e974:	d15d      	bne.n	800ea32 <_dtoa_r+0x4fa>
 800e976:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e97a:	2200      	movs	r2, #0
 800e97c:	4b5c      	ldr	r3, [pc, #368]	; (800eaf0 <_dtoa_r+0x5b8>)
 800e97e:	f7f1 fc6d 	bl	800025c <__aeabi_dsub>
 800e982:	4602      	mov	r2, r0
 800e984:	460b      	mov	r3, r1
 800e986:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e98a:	4633      	mov	r3, r6
 800e98c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e98e:	f7f2 f8ad 	bl	8000aec <__aeabi_dcmpgt>
 800e992:	2800      	cmp	r0, #0
 800e994:	f040 829e 	bne.w	800eed4 <_dtoa_r+0x99c>
 800e998:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e99c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e99e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800e9a2:	f7f2 f885 	bl	8000ab0 <__aeabi_dcmplt>
 800e9a6:	2800      	cmp	r0, #0
 800e9a8:	f040 8292 	bne.w	800eed0 <_dtoa_r+0x998>
 800e9ac:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800e9b0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800e9b4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	f2c0 8153 	blt.w	800ec62 <_dtoa_r+0x72a>
 800e9bc:	f1b9 0f0e 	cmp.w	r9, #14
 800e9c0:	f300 814f 	bgt.w	800ec62 <_dtoa_r+0x72a>
 800e9c4:	4b45      	ldr	r3, [pc, #276]	; (800eadc <_dtoa_r+0x5a4>)
 800e9c6:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800e9ca:	e9d3 3400 	ldrd	r3, r4, [r3]
 800e9ce:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800e9d2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e9d4:	2b00      	cmp	r3, #0
 800e9d6:	f280 80db 	bge.w	800eb90 <_dtoa_r+0x658>
 800e9da:	9b02      	ldr	r3, [sp, #8]
 800e9dc:	2b00      	cmp	r3, #0
 800e9de:	f300 80d7 	bgt.w	800eb90 <_dtoa_r+0x658>
 800e9e2:	f040 8274 	bne.w	800eece <_dtoa_r+0x996>
 800e9e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e9ea:	2200      	movs	r2, #0
 800e9ec:	4b40      	ldr	r3, [pc, #256]	; (800eaf0 <_dtoa_r+0x5b8>)
 800e9ee:	f7f1 fded 	bl	80005cc <__aeabi_dmul>
 800e9f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e9f6:	f7f2 f86f 	bl	8000ad8 <__aeabi_dcmpge>
 800e9fa:	9c02      	ldr	r4, [sp, #8]
 800e9fc:	4626      	mov	r6, r4
 800e9fe:	2800      	cmp	r0, #0
 800ea00:	f040 824a 	bne.w	800ee98 <_dtoa_r+0x960>
 800ea04:	2331      	movs	r3, #49	; 0x31
 800ea06:	9f08      	ldr	r7, [sp, #32]
 800ea08:	f109 0901 	add.w	r9, r9, #1
 800ea0c:	f807 3b01 	strb.w	r3, [r7], #1
 800ea10:	e246      	b.n	800eea0 <_dtoa_r+0x968>
 800ea12:	07e2      	lsls	r2, r4, #31
 800ea14:	d505      	bpl.n	800ea22 <_dtoa_r+0x4ea>
 800ea16:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ea1a:	f7f1 fdd7 	bl	80005cc <__aeabi_dmul>
 800ea1e:	2301      	movs	r3, #1
 800ea20:	3701      	adds	r7, #1
 800ea22:	1064      	asrs	r4, r4, #1
 800ea24:	3608      	adds	r6, #8
 800ea26:	e76d      	b.n	800e904 <_dtoa_r+0x3cc>
 800ea28:	2702      	movs	r7, #2
 800ea2a:	e770      	b.n	800e90e <_dtoa_r+0x3d6>
 800ea2c:	46c8      	mov	r8, r9
 800ea2e:	9c02      	ldr	r4, [sp, #8]
 800ea30:	e78f      	b.n	800e952 <_dtoa_r+0x41a>
 800ea32:	9908      	ldr	r1, [sp, #32]
 800ea34:	4b29      	ldr	r3, [pc, #164]	; (800eadc <_dtoa_r+0x5a4>)
 800ea36:	4421      	add	r1, r4
 800ea38:	9112      	str	r1, [sp, #72]	; 0x48
 800ea3a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ea3c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ea40:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800ea44:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ea48:	2900      	cmp	r1, #0
 800ea4a:	d055      	beq.n	800eaf8 <_dtoa_r+0x5c0>
 800ea4c:	2000      	movs	r0, #0
 800ea4e:	4929      	ldr	r1, [pc, #164]	; (800eaf4 <_dtoa_r+0x5bc>)
 800ea50:	f7f1 fee6 	bl	8000820 <__aeabi_ddiv>
 800ea54:	463b      	mov	r3, r7
 800ea56:	4632      	mov	r2, r6
 800ea58:	f7f1 fc00 	bl	800025c <__aeabi_dsub>
 800ea5c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ea60:	9f08      	ldr	r7, [sp, #32]
 800ea62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ea66:	f7f2 f861 	bl	8000b2c <__aeabi_d2iz>
 800ea6a:	4604      	mov	r4, r0
 800ea6c:	f7f1 fd44 	bl	80004f8 <__aeabi_i2d>
 800ea70:	4602      	mov	r2, r0
 800ea72:	460b      	mov	r3, r1
 800ea74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ea78:	f7f1 fbf0 	bl	800025c <__aeabi_dsub>
 800ea7c:	4602      	mov	r2, r0
 800ea7e:	460b      	mov	r3, r1
 800ea80:	3430      	adds	r4, #48	; 0x30
 800ea82:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ea86:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ea8a:	f807 4b01 	strb.w	r4, [r7], #1
 800ea8e:	f7f2 f80f 	bl	8000ab0 <__aeabi_dcmplt>
 800ea92:	2800      	cmp	r0, #0
 800ea94:	d174      	bne.n	800eb80 <_dtoa_r+0x648>
 800ea96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ea9a:	2000      	movs	r0, #0
 800ea9c:	4911      	ldr	r1, [pc, #68]	; (800eae4 <_dtoa_r+0x5ac>)
 800ea9e:	f7f1 fbdd 	bl	800025c <__aeabi_dsub>
 800eaa2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800eaa6:	f7f2 f803 	bl	8000ab0 <__aeabi_dcmplt>
 800eaaa:	2800      	cmp	r0, #0
 800eaac:	f040 80b6 	bne.w	800ec1c <_dtoa_r+0x6e4>
 800eab0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800eab2:	429f      	cmp	r7, r3
 800eab4:	f43f af7a 	beq.w	800e9ac <_dtoa_r+0x474>
 800eab8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800eabc:	2200      	movs	r2, #0
 800eabe:	4b0a      	ldr	r3, [pc, #40]	; (800eae8 <_dtoa_r+0x5b0>)
 800eac0:	f7f1 fd84 	bl	80005cc <__aeabi_dmul>
 800eac4:	2200      	movs	r2, #0
 800eac6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800eaca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800eace:	4b06      	ldr	r3, [pc, #24]	; (800eae8 <_dtoa_r+0x5b0>)
 800ead0:	f7f1 fd7c 	bl	80005cc <__aeabi_dmul>
 800ead4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ead8:	e7c3      	b.n	800ea62 <_dtoa_r+0x52a>
 800eada:	bf00      	nop
 800eadc:	08012480 	.word	0x08012480
 800eae0:	08012458 	.word	0x08012458
 800eae4:	3ff00000 	.word	0x3ff00000
 800eae8:	40240000 	.word	0x40240000
 800eaec:	401c0000 	.word	0x401c0000
 800eaf0:	40140000 	.word	0x40140000
 800eaf4:	3fe00000 	.word	0x3fe00000
 800eaf8:	4630      	mov	r0, r6
 800eafa:	4639      	mov	r1, r7
 800eafc:	f7f1 fd66 	bl	80005cc <__aeabi_dmul>
 800eb00:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800eb02:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800eb06:	9c08      	ldr	r4, [sp, #32]
 800eb08:	9314      	str	r3, [sp, #80]	; 0x50
 800eb0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800eb0e:	f7f2 f80d 	bl	8000b2c <__aeabi_d2iz>
 800eb12:	9015      	str	r0, [sp, #84]	; 0x54
 800eb14:	f7f1 fcf0 	bl	80004f8 <__aeabi_i2d>
 800eb18:	4602      	mov	r2, r0
 800eb1a:	460b      	mov	r3, r1
 800eb1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800eb20:	f7f1 fb9c 	bl	800025c <__aeabi_dsub>
 800eb24:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800eb26:	4606      	mov	r6, r0
 800eb28:	3330      	adds	r3, #48	; 0x30
 800eb2a:	f804 3b01 	strb.w	r3, [r4], #1
 800eb2e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800eb30:	460f      	mov	r7, r1
 800eb32:	429c      	cmp	r4, r3
 800eb34:	f04f 0200 	mov.w	r2, #0
 800eb38:	d124      	bne.n	800eb84 <_dtoa_r+0x64c>
 800eb3a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800eb3e:	4bb3      	ldr	r3, [pc, #716]	; (800ee0c <_dtoa_r+0x8d4>)
 800eb40:	f7f1 fb8e 	bl	8000260 <__adddf3>
 800eb44:	4602      	mov	r2, r0
 800eb46:	460b      	mov	r3, r1
 800eb48:	4630      	mov	r0, r6
 800eb4a:	4639      	mov	r1, r7
 800eb4c:	f7f1 ffce 	bl	8000aec <__aeabi_dcmpgt>
 800eb50:	2800      	cmp	r0, #0
 800eb52:	d162      	bne.n	800ec1a <_dtoa_r+0x6e2>
 800eb54:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800eb58:	2000      	movs	r0, #0
 800eb5a:	49ac      	ldr	r1, [pc, #688]	; (800ee0c <_dtoa_r+0x8d4>)
 800eb5c:	f7f1 fb7e 	bl	800025c <__aeabi_dsub>
 800eb60:	4602      	mov	r2, r0
 800eb62:	460b      	mov	r3, r1
 800eb64:	4630      	mov	r0, r6
 800eb66:	4639      	mov	r1, r7
 800eb68:	f7f1 ffa2 	bl	8000ab0 <__aeabi_dcmplt>
 800eb6c:	2800      	cmp	r0, #0
 800eb6e:	f43f af1d 	beq.w	800e9ac <_dtoa_r+0x474>
 800eb72:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800eb74:	1e7b      	subs	r3, r7, #1
 800eb76:	9314      	str	r3, [sp, #80]	; 0x50
 800eb78:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800eb7c:	2b30      	cmp	r3, #48	; 0x30
 800eb7e:	d0f8      	beq.n	800eb72 <_dtoa_r+0x63a>
 800eb80:	46c1      	mov	r9, r8
 800eb82:	e03a      	b.n	800ebfa <_dtoa_r+0x6c2>
 800eb84:	4ba2      	ldr	r3, [pc, #648]	; (800ee10 <_dtoa_r+0x8d8>)
 800eb86:	f7f1 fd21 	bl	80005cc <__aeabi_dmul>
 800eb8a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800eb8e:	e7bc      	b.n	800eb0a <_dtoa_r+0x5d2>
 800eb90:	9f08      	ldr	r7, [sp, #32]
 800eb92:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800eb96:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800eb9a:	f7f1 fe41 	bl	8000820 <__aeabi_ddiv>
 800eb9e:	f7f1 ffc5 	bl	8000b2c <__aeabi_d2iz>
 800eba2:	4604      	mov	r4, r0
 800eba4:	f7f1 fca8 	bl	80004f8 <__aeabi_i2d>
 800eba8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ebac:	f7f1 fd0e 	bl	80005cc <__aeabi_dmul>
 800ebb0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800ebb4:	460b      	mov	r3, r1
 800ebb6:	4602      	mov	r2, r0
 800ebb8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ebbc:	f7f1 fb4e 	bl	800025c <__aeabi_dsub>
 800ebc0:	f807 6b01 	strb.w	r6, [r7], #1
 800ebc4:	9e08      	ldr	r6, [sp, #32]
 800ebc6:	9b02      	ldr	r3, [sp, #8]
 800ebc8:	1bbe      	subs	r6, r7, r6
 800ebca:	42b3      	cmp	r3, r6
 800ebcc:	d13a      	bne.n	800ec44 <_dtoa_r+0x70c>
 800ebce:	4602      	mov	r2, r0
 800ebd0:	460b      	mov	r3, r1
 800ebd2:	f7f1 fb45 	bl	8000260 <__adddf3>
 800ebd6:	4602      	mov	r2, r0
 800ebd8:	460b      	mov	r3, r1
 800ebda:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ebde:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ebe2:	f7f1 ff83 	bl	8000aec <__aeabi_dcmpgt>
 800ebe6:	bb58      	cbnz	r0, 800ec40 <_dtoa_r+0x708>
 800ebe8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ebec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ebf0:	f7f1 ff54 	bl	8000a9c <__aeabi_dcmpeq>
 800ebf4:	b108      	cbz	r0, 800ebfa <_dtoa_r+0x6c2>
 800ebf6:	07e1      	lsls	r1, r4, #31
 800ebf8:	d422      	bmi.n	800ec40 <_dtoa_r+0x708>
 800ebfa:	4628      	mov	r0, r5
 800ebfc:	4651      	mov	r1, sl
 800ebfe:	f000 fd1d 	bl	800f63c <_Bfree>
 800ec02:	2300      	movs	r3, #0
 800ec04:	703b      	strb	r3, [r7, #0]
 800ec06:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800ec08:	f109 0001 	add.w	r0, r9, #1
 800ec0c:	6018      	str	r0, [r3, #0]
 800ec0e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ec10:	2b00      	cmp	r3, #0
 800ec12:	f43f acdf 	beq.w	800e5d4 <_dtoa_r+0x9c>
 800ec16:	601f      	str	r7, [r3, #0]
 800ec18:	e4dc      	b.n	800e5d4 <_dtoa_r+0x9c>
 800ec1a:	4627      	mov	r7, r4
 800ec1c:	463b      	mov	r3, r7
 800ec1e:	461f      	mov	r7, r3
 800ec20:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ec24:	2a39      	cmp	r2, #57	; 0x39
 800ec26:	d107      	bne.n	800ec38 <_dtoa_r+0x700>
 800ec28:	9a08      	ldr	r2, [sp, #32]
 800ec2a:	429a      	cmp	r2, r3
 800ec2c:	d1f7      	bne.n	800ec1e <_dtoa_r+0x6e6>
 800ec2e:	2230      	movs	r2, #48	; 0x30
 800ec30:	9908      	ldr	r1, [sp, #32]
 800ec32:	f108 0801 	add.w	r8, r8, #1
 800ec36:	700a      	strb	r2, [r1, #0]
 800ec38:	781a      	ldrb	r2, [r3, #0]
 800ec3a:	3201      	adds	r2, #1
 800ec3c:	701a      	strb	r2, [r3, #0]
 800ec3e:	e79f      	b.n	800eb80 <_dtoa_r+0x648>
 800ec40:	46c8      	mov	r8, r9
 800ec42:	e7eb      	b.n	800ec1c <_dtoa_r+0x6e4>
 800ec44:	2200      	movs	r2, #0
 800ec46:	4b72      	ldr	r3, [pc, #456]	; (800ee10 <_dtoa_r+0x8d8>)
 800ec48:	f7f1 fcc0 	bl	80005cc <__aeabi_dmul>
 800ec4c:	4602      	mov	r2, r0
 800ec4e:	460b      	mov	r3, r1
 800ec50:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ec54:	2200      	movs	r2, #0
 800ec56:	2300      	movs	r3, #0
 800ec58:	f7f1 ff20 	bl	8000a9c <__aeabi_dcmpeq>
 800ec5c:	2800      	cmp	r0, #0
 800ec5e:	d098      	beq.n	800eb92 <_dtoa_r+0x65a>
 800ec60:	e7cb      	b.n	800ebfa <_dtoa_r+0x6c2>
 800ec62:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ec64:	2a00      	cmp	r2, #0
 800ec66:	f000 80cd 	beq.w	800ee04 <_dtoa_r+0x8cc>
 800ec6a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800ec6c:	2a01      	cmp	r2, #1
 800ec6e:	f300 80af 	bgt.w	800edd0 <_dtoa_r+0x898>
 800ec72:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ec74:	2a00      	cmp	r2, #0
 800ec76:	f000 80a7 	beq.w	800edc8 <_dtoa_r+0x890>
 800ec7a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ec7e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800ec80:	9f06      	ldr	r7, [sp, #24]
 800ec82:	9a06      	ldr	r2, [sp, #24]
 800ec84:	2101      	movs	r1, #1
 800ec86:	441a      	add	r2, r3
 800ec88:	9206      	str	r2, [sp, #24]
 800ec8a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ec8c:	4628      	mov	r0, r5
 800ec8e:	441a      	add	r2, r3
 800ec90:	9209      	str	r2, [sp, #36]	; 0x24
 800ec92:	f000 fd8d 	bl	800f7b0 <__i2b>
 800ec96:	4606      	mov	r6, r0
 800ec98:	2f00      	cmp	r7, #0
 800ec9a:	dd0c      	ble.n	800ecb6 <_dtoa_r+0x77e>
 800ec9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	dd09      	ble.n	800ecb6 <_dtoa_r+0x77e>
 800eca2:	42bb      	cmp	r3, r7
 800eca4:	bfa8      	it	ge
 800eca6:	463b      	movge	r3, r7
 800eca8:	9a06      	ldr	r2, [sp, #24]
 800ecaa:	1aff      	subs	r7, r7, r3
 800ecac:	1ad2      	subs	r2, r2, r3
 800ecae:	9206      	str	r2, [sp, #24]
 800ecb0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ecb2:	1ad3      	subs	r3, r2, r3
 800ecb4:	9309      	str	r3, [sp, #36]	; 0x24
 800ecb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ecb8:	b1f3      	cbz	r3, 800ecf8 <_dtoa_r+0x7c0>
 800ecba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ecbc:	2b00      	cmp	r3, #0
 800ecbe:	f000 80a9 	beq.w	800ee14 <_dtoa_r+0x8dc>
 800ecc2:	2c00      	cmp	r4, #0
 800ecc4:	dd10      	ble.n	800ece8 <_dtoa_r+0x7b0>
 800ecc6:	4631      	mov	r1, r6
 800ecc8:	4622      	mov	r2, r4
 800ecca:	4628      	mov	r0, r5
 800eccc:	f000 fe2a 	bl	800f924 <__pow5mult>
 800ecd0:	4652      	mov	r2, sl
 800ecd2:	4601      	mov	r1, r0
 800ecd4:	4606      	mov	r6, r0
 800ecd6:	4628      	mov	r0, r5
 800ecd8:	f000 fd80 	bl	800f7dc <__multiply>
 800ecdc:	4680      	mov	r8, r0
 800ecde:	4651      	mov	r1, sl
 800ece0:	4628      	mov	r0, r5
 800ece2:	f000 fcab 	bl	800f63c <_Bfree>
 800ece6:	46c2      	mov	sl, r8
 800ece8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ecea:	1b1a      	subs	r2, r3, r4
 800ecec:	d004      	beq.n	800ecf8 <_dtoa_r+0x7c0>
 800ecee:	4651      	mov	r1, sl
 800ecf0:	4628      	mov	r0, r5
 800ecf2:	f000 fe17 	bl	800f924 <__pow5mult>
 800ecf6:	4682      	mov	sl, r0
 800ecf8:	2101      	movs	r1, #1
 800ecfa:	4628      	mov	r0, r5
 800ecfc:	f000 fd58 	bl	800f7b0 <__i2b>
 800ed00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ed02:	4604      	mov	r4, r0
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	f340 8087 	ble.w	800ee18 <_dtoa_r+0x8e0>
 800ed0a:	461a      	mov	r2, r3
 800ed0c:	4601      	mov	r1, r0
 800ed0e:	4628      	mov	r0, r5
 800ed10:	f000 fe08 	bl	800f924 <__pow5mult>
 800ed14:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ed16:	4604      	mov	r4, r0
 800ed18:	2b01      	cmp	r3, #1
 800ed1a:	f340 8080 	ble.w	800ee1e <_dtoa_r+0x8e6>
 800ed1e:	f04f 0800 	mov.w	r8, #0
 800ed22:	6923      	ldr	r3, [r4, #16]
 800ed24:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ed28:	6918      	ldr	r0, [r3, #16]
 800ed2a:	f000 fcf3 	bl	800f714 <__hi0bits>
 800ed2e:	f1c0 0020 	rsb	r0, r0, #32
 800ed32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ed34:	4418      	add	r0, r3
 800ed36:	f010 001f 	ands.w	r0, r0, #31
 800ed3a:	f000 8092 	beq.w	800ee62 <_dtoa_r+0x92a>
 800ed3e:	f1c0 0320 	rsb	r3, r0, #32
 800ed42:	2b04      	cmp	r3, #4
 800ed44:	f340 808a 	ble.w	800ee5c <_dtoa_r+0x924>
 800ed48:	f1c0 001c 	rsb	r0, r0, #28
 800ed4c:	9b06      	ldr	r3, [sp, #24]
 800ed4e:	4407      	add	r7, r0
 800ed50:	4403      	add	r3, r0
 800ed52:	9306      	str	r3, [sp, #24]
 800ed54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ed56:	4403      	add	r3, r0
 800ed58:	9309      	str	r3, [sp, #36]	; 0x24
 800ed5a:	9b06      	ldr	r3, [sp, #24]
 800ed5c:	2b00      	cmp	r3, #0
 800ed5e:	dd05      	ble.n	800ed6c <_dtoa_r+0x834>
 800ed60:	4651      	mov	r1, sl
 800ed62:	461a      	mov	r2, r3
 800ed64:	4628      	mov	r0, r5
 800ed66:	f000 fe37 	bl	800f9d8 <__lshift>
 800ed6a:	4682      	mov	sl, r0
 800ed6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ed6e:	2b00      	cmp	r3, #0
 800ed70:	dd05      	ble.n	800ed7e <_dtoa_r+0x846>
 800ed72:	4621      	mov	r1, r4
 800ed74:	461a      	mov	r2, r3
 800ed76:	4628      	mov	r0, r5
 800ed78:	f000 fe2e 	bl	800f9d8 <__lshift>
 800ed7c:	4604      	mov	r4, r0
 800ed7e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ed80:	2b00      	cmp	r3, #0
 800ed82:	d070      	beq.n	800ee66 <_dtoa_r+0x92e>
 800ed84:	4621      	mov	r1, r4
 800ed86:	4650      	mov	r0, sl
 800ed88:	f000 fe92 	bl	800fab0 <__mcmp>
 800ed8c:	2800      	cmp	r0, #0
 800ed8e:	da6a      	bge.n	800ee66 <_dtoa_r+0x92e>
 800ed90:	2300      	movs	r3, #0
 800ed92:	4651      	mov	r1, sl
 800ed94:	220a      	movs	r2, #10
 800ed96:	4628      	mov	r0, r5
 800ed98:	f000 fc72 	bl	800f680 <__multadd>
 800ed9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ed9e:	4682      	mov	sl, r0
 800eda0:	f109 39ff 	add.w	r9, r9, #4294967295
 800eda4:	2b00      	cmp	r3, #0
 800eda6:	f000 8193 	beq.w	800f0d0 <_dtoa_r+0xb98>
 800edaa:	4631      	mov	r1, r6
 800edac:	2300      	movs	r3, #0
 800edae:	220a      	movs	r2, #10
 800edb0:	4628      	mov	r0, r5
 800edb2:	f000 fc65 	bl	800f680 <__multadd>
 800edb6:	f1bb 0f00 	cmp.w	fp, #0
 800edba:	4606      	mov	r6, r0
 800edbc:	f300 8093 	bgt.w	800eee6 <_dtoa_r+0x9ae>
 800edc0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800edc2:	2b02      	cmp	r3, #2
 800edc4:	dc57      	bgt.n	800ee76 <_dtoa_r+0x93e>
 800edc6:	e08e      	b.n	800eee6 <_dtoa_r+0x9ae>
 800edc8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800edca:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800edce:	e756      	b.n	800ec7e <_dtoa_r+0x746>
 800edd0:	9b02      	ldr	r3, [sp, #8]
 800edd2:	1e5c      	subs	r4, r3, #1
 800edd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800edd6:	42a3      	cmp	r3, r4
 800edd8:	bfb7      	itett	lt
 800edda:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800eddc:	1b1c      	subge	r4, r3, r4
 800edde:	1ae2      	sublt	r2, r4, r3
 800ede0:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800ede2:	bfbe      	ittt	lt
 800ede4:	940a      	strlt	r4, [sp, #40]	; 0x28
 800ede6:	189b      	addlt	r3, r3, r2
 800ede8:	930e      	strlt	r3, [sp, #56]	; 0x38
 800edea:	9b02      	ldr	r3, [sp, #8]
 800edec:	bfb8      	it	lt
 800edee:	2400      	movlt	r4, #0
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	bfbb      	ittet	lt
 800edf4:	9b06      	ldrlt	r3, [sp, #24]
 800edf6:	9a02      	ldrlt	r2, [sp, #8]
 800edf8:	9f06      	ldrge	r7, [sp, #24]
 800edfa:	1a9f      	sublt	r7, r3, r2
 800edfc:	bfac      	ite	ge
 800edfe:	9b02      	ldrge	r3, [sp, #8]
 800ee00:	2300      	movlt	r3, #0
 800ee02:	e73e      	b.n	800ec82 <_dtoa_r+0x74a>
 800ee04:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800ee06:	9f06      	ldr	r7, [sp, #24]
 800ee08:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800ee0a:	e745      	b.n	800ec98 <_dtoa_r+0x760>
 800ee0c:	3fe00000 	.word	0x3fe00000
 800ee10:	40240000 	.word	0x40240000
 800ee14:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ee16:	e76a      	b.n	800ecee <_dtoa_r+0x7b6>
 800ee18:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ee1a:	2b01      	cmp	r3, #1
 800ee1c:	dc19      	bgt.n	800ee52 <_dtoa_r+0x91a>
 800ee1e:	9b04      	ldr	r3, [sp, #16]
 800ee20:	b9bb      	cbnz	r3, 800ee52 <_dtoa_r+0x91a>
 800ee22:	9b05      	ldr	r3, [sp, #20]
 800ee24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ee28:	b99b      	cbnz	r3, 800ee52 <_dtoa_r+0x91a>
 800ee2a:	9b05      	ldr	r3, [sp, #20]
 800ee2c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ee30:	0d1b      	lsrs	r3, r3, #20
 800ee32:	051b      	lsls	r3, r3, #20
 800ee34:	b183      	cbz	r3, 800ee58 <_dtoa_r+0x920>
 800ee36:	f04f 0801 	mov.w	r8, #1
 800ee3a:	9b06      	ldr	r3, [sp, #24]
 800ee3c:	3301      	adds	r3, #1
 800ee3e:	9306      	str	r3, [sp, #24]
 800ee40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ee42:	3301      	adds	r3, #1
 800ee44:	9309      	str	r3, [sp, #36]	; 0x24
 800ee46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ee48:	2b00      	cmp	r3, #0
 800ee4a:	f47f af6a 	bne.w	800ed22 <_dtoa_r+0x7ea>
 800ee4e:	2001      	movs	r0, #1
 800ee50:	e76f      	b.n	800ed32 <_dtoa_r+0x7fa>
 800ee52:	f04f 0800 	mov.w	r8, #0
 800ee56:	e7f6      	b.n	800ee46 <_dtoa_r+0x90e>
 800ee58:	4698      	mov	r8, r3
 800ee5a:	e7f4      	b.n	800ee46 <_dtoa_r+0x90e>
 800ee5c:	f43f af7d 	beq.w	800ed5a <_dtoa_r+0x822>
 800ee60:	4618      	mov	r0, r3
 800ee62:	301c      	adds	r0, #28
 800ee64:	e772      	b.n	800ed4c <_dtoa_r+0x814>
 800ee66:	9b02      	ldr	r3, [sp, #8]
 800ee68:	2b00      	cmp	r3, #0
 800ee6a:	dc36      	bgt.n	800eeda <_dtoa_r+0x9a2>
 800ee6c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ee6e:	2b02      	cmp	r3, #2
 800ee70:	dd33      	ble.n	800eeda <_dtoa_r+0x9a2>
 800ee72:	f8dd b008 	ldr.w	fp, [sp, #8]
 800ee76:	f1bb 0f00 	cmp.w	fp, #0
 800ee7a:	d10d      	bne.n	800ee98 <_dtoa_r+0x960>
 800ee7c:	4621      	mov	r1, r4
 800ee7e:	465b      	mov	r3, fp
 800ee80:	2205      	movs	r2, #5
 800ee82:	4628      	mov	r0, r5
 800ee84:	f000 fbfc 	bl	800f680 <__multadd>
 800ee88:	4601      	mov	r1, r0
 800ee8a:	4604      	mov	r4, r0
 800ee8c:	4650      	mov	r0, sl
 800ee8e:	f000 fe0f 	bl	800fab0 <__mcmp>
 800ee92:	2800      	cmp	r0, #0
 800ee94:	f73f adb6 	bgt.w	800ea04 <_dtoa_r+0x4cc>
 800ee98:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ee9a:	9f08      	ldr	r7, [sp, #32]
 800ee9c:	ea6f 0903 	mvn.w	r9, r3
 800eea0:	f04f 0800 	mov.w	r8, #0
 800eea4:	4621      	mov	r1, r4
 800eea6:	4628      	mov	r0, r5
 800eea8:	f000 fbc8 	bl	800f63c <_Bfree>
 800eeac:	2e00      	cmp	r6, #0
 800eeae:	f43f aea4 	beq.w	800ebfa <_dtoa_r+0x6c2>
 800eeb2:	f1b8 0f00 	cmp.w	r8, #0
 800eeb6:	d005      	beq.n	800eec4 <_dtoa_r+0x98c>
 800eeb8:	45b0      	cmp	r8, r6
 800eeba:	d003      	beq.n	800eec4 <_dtoa_r+0x98c>
 800eebc:	4641      	mov	r1, r8
 800eebe:	4628      	mov	r0, r5
 800eec0:	f000 fbbc 	bl	800f63c <_Bfree>
 800eec4:	4631      	mov	r1, r6
 800eec6:	4628      	mov	r0, r5
 800eec8:	f000 fbb8 	bl	800f63c <_Bfree>
 800eecc:	e695      	b.n	800ebfa <_dtoa_r+0x6c2>
 800eece:	2400      	movs	r4, #0
 800eed0:	4626      	mov	r6, r4
 800eed2:	e7e1      	b.n	800ee98 <_dtoa_r+0x960>
 800eed4:	46c1      	mov	r9, r8
 800eed6:	4626      	mov	r6, r4
 800eed8:	e594      	b.n	800ea04 <_dtoa_r+0x4cc>
 800eeda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800eedc:	f8dd b008 	ldr.w	fp, [sp, #8]
 800eee0:	2b00      	cmp	r3, #0
 800eee2:	f000 80fc 	beq.w	800f0de <_dtoa_r+0xba6>
 800eee6:	2f00      	cmp	r7, #0
 800eee8:	dd05      	ble.n	800eef6 <_dtoa_r+0x9be>
 800eeea:	4631      	mov	r1, r6
 800eeec:	463a      	mov	r2, r7
 800eeee:	4628      	mov	r0, r5
 800eef0:	f000 fd72 	bl	800f9d8 <__lshift>
 800eef4:	4606      	mov	r6, r0
 800eef6:	f1b8 0f00 	cmp.w	r8, #0
 800eefa:	d05c      	beq.n	800efb6 <_dtoa_r+0xa7e>
 800eefc:	4628      	mov	r0, r5
 800eefe:	6871      	ldr	r1, [r6, #4]
 800ef00:	f000 fb5c 	bl	800f5bc <_Balloc>
 800ef04:	4607      	mov	r7, r0
 800ef06:	b928      	cbnz	r0, 800ef14 <_dtoa_r+0x9dc>
 800ef08:	4602      	mov	r2, r0
 800ef0a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ef0e:	4b7e      	ldr	r3, [pc, #504]	; (800f108 <_dtoa_r+0xbd0>)
 800ef10:	f7ff bb26 	b.w	800e560 <_dtoa_r+0x28>
 800ef14:	6932      	ldr	r2, [r6, #16]
 800ef16:	f106 010c 	add.w	r1, r6, #12
 800ef1a:	3202      	adds	r2, #2
 800ef1c:	0092      	lsls	r2, r2, #2
 800ef1e:	300c      	adds	r0, #12
 800ef20:	f7fe fb86 	bl	800d630 <memcpy>
 800ef24:	2201      	movs	r2, #1
 800ef26:	4639      	mov	r1, r7
 800ef28:	4628      	mov	r0, r5
 800ef2a:	f000 fd55 	bl	800f9d8 <__lshift>
 800ef2e:	46b0      	mov	r8, r6
 800ef30:	4606      	mov	r6, r0
 800ef32:	9b08      	ldr	r3, [sp, #32]
 800ef34:	3301      	adds	r3, #1
 800ef36:	9302      	str	r3, [sp, #8]
 800ef38:	9b08      	ldr	r3, [sp, #32]
 800ef3a:	445b      	add	r3, fp
 800ef3c:	930a      	str	r3, [sp, #40]	; 0x28
 800ef3e:	9b04      	ldr	r3, [sp, #16]
 800ef40:	f003 0301 	and.w	r3, r3, #1
 800ef44:	9309      	str	r3, [sp, #36]	; 0x24
 800ef46:	9b02      	ldr	r3, [sp, #8]
 800ef48:	4621      	mov	r1, r4
 800ef4a:	4650      	mov	r0, sl
 800ef4c:	f103 3bff 	add.w	fp, r3, #4294967295
 800ef50:	f7ff fa65 	bl	800e41e <quorem>
 800ef54:	4603      	mov	r3, r0
 800ef56:	4641      	mov	r1, r8
 800ef58:	3330      	adds	r3, #48	; 0x30
 800ef5a:	9004      	str	r0, [sp, #16]
 800ef5c:	4650      	mov	r0, sl
 800ef5e:	930b      	str	r3, [sp, #44]	; 0x2c
 800ef60:	f000 fda6 	bl	800fab0 <__mcmp>
 800ef64:	4632      	mov	r2, r6
 800ef66:	9006      	str	r0, [sp, #24]
 800ef68:	4621      	mov	r1, r4
 800ef6a:	4628      	mov	r0, r5
 800ef6c:	f000 fdbc 	bl	800fae8 <__mdiff>
 800ef70:	68c2      	ldr	r2, [r0, #12]
 800ef72:	4607      	mov	r7, r0
 800ef74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ef76:	bb02      	cbnz	r2, 800efba <_dtoa_r+0xa82>
 800ef78:	4601      	mov	r1, r0
 800ef7a:	4650      	mov	r0, sl
 800ef7c:	f000 fd98 	bl	800fab0 <__mcmp>
 800ef80:	4602      	mov	r2, r0
 800ef82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ef84:	4639      	mov	r1, r7
 800ef86:	4628      	mov	r0, r5
 800ef88:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800ef8c:	f000 fb56 	bl	800f63c <_Bfree>
 800ef90:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ef92:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ef94:	9f02      	ldr	r7, [sp, #8]
 800ef96:	ea43 0102 	orr.w	r1, r3, r2
 800ef9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ef9c:	430b      	orrs	r3, r1
 800ef9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800efa0:	d10d      	bne.n	800efbe <_dtoa_r+0xa86>
 800efa2:	2b39      	cmp	r3, #57	; 0x39
 800efa4:	d027      	beq.n	800eff6 <_dtoa_r+0xabe>
 800efa6:	9a06      	ldr	r2, [sp, #24]
 800efa8:	2a00      	cmp	r2, #0
 800efaa:	dd01      	ble.n	800efb0 <_dtoa_r+0xa78>
 800efac:	9b04      	ldr	r3, [sp, #16]
 800efae:	3331      	adds	r3, #49	; 0x31
 800efb0:	f88b 3000 	strb.w	r3, [fp]
 800efb4:	e776      	b.n	800eea4 <_dtoa_r+0x96c>
 800efb6:	4630      	mov	r0, r6
 800efb8:	e7b9      	b.n	800ef2e <_dtoa_r+0x9f6>
 800efba:	2201      	movs	r2, #1
 800efbc:	e7e2      	b.n	800ef84 <_dtoa_r+0xa4c>
 800efbe:	9906      	ldr	r1, [sp, #24]
 800efc0:	2900      	cmp	r1, #0
 800efc2:	db04      	blt.n	800efce <_dtoa_r+0xa96>
 800efc4:	9822      	ldr	r0, [sp, #136]	; 0x88
 800efc6:	4301      	orrs	r1, r0
 800efc8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800efca:	4301      	orrs	r1, r0
 800efcc:	d120      	bne.n	800f010 <_dtoa_r+0xad8>
 800efce:	2a00      	cmp	r2, #0
 800efd0:	ddee      	ble.n	800efb0 <_dtoa_r+0xa78>
 800efd2:	4651      	mov	r1, sl
 800efd4:	2201      	movs	r2, #1
 800efd6:	4628      	mov	r0, r5
 800efd8:	9302      	str	r3, [sp, #8]
 800efda:	f000 fcfd 	bl	800f9d8 <__lshift>
 800efde:	4621      	mov	r1, r4
 800efe0:	4682      	mov	sl, r0
 800efe2:	f000 fd65 	bl	800fab0 <__mcmp>
 800efe6:	2800      	cmp	r0, #0
 800efe8:	9b02      	ldr	r3, [sp, #8]
 800efea:	dc02      	bgt.n	800eff2 <_dtoa_r+0xaba>
 800efec:	d1e0      	bne.n	800efb0 <_dtoa_r+0xa78>
 800efee:	07da      	lsls	r2, r3, #31
 800eff0:	d5de      	bpl.n	800efb0 <_dtoa_r+0xa78>
 800eff2:	2b39      	cmp	r3, #57	; 0x39
 800eff4:	d1da      	bne.n	800efac <_dtoa_r+0xa74>
 800eff6:	2339      	movs	r3, #57	; 0x39
 800eff8:	f88b 3000 	strb.w	r3, [fp]
 800effc:	463b      	mov	r3, r7
 800effe:	461f      	mov	r7, r3
 800f000:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800f004:	3b01      	subs	r3, #1
 800f006:	2a39      	cmp	r2, #57	; 0x39
 800f008:	d050      	beq.n	800f0ac <_dtoa_r+0xb74>
 800f00a:	3201      	adds	r2, #1
 800f00c:	701a      	strb	r2, [r3, #0]
 800f00e:	e749      	b.n	800eea4 <_dtoa_r+0x96c>
 800f010:	2a00      	cmp	r2, #0
 800f012:	dd03      	ble.n	800f01c <_dtoa_r+0xae4>
 800f014:	2b39      	cmp	r3, #57	; 0x39
 800f016:	d0ee      	beq.n	800eff6 <_dtoa_r+0xabe>
 800f018:	3301      	adds	r3, #1
 800f01a:	e7c9      	b.n	800efb0 <_dtoa_r+0xa78>
 800f01c:	9a02      	ldr	r2, [sp, #8]
 800f01e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800f020:	f802 3c01 	strb.w	r3, [r2, #-1]
 800f024:	428a      	cmp	r2, r1
 800f026:	d02a      	beq.n	800f07e <_dtoa_r+0xb46>
 800f028:	4651      	mov	r1, sl
 800f02a:	2300      	movs	r3, #0
 800f02c:	220a      	movs	r2, #10
 800f02e:	4628      	mov	r0, r5
 800f030:	f000 fb26 	bl	800f680 <__multadd>
 800f034:	45b0      	cmp	r8, r6
 800f036:	4682      	mov	sl, r0
 800f038:	f04f 0300 	mov.w	r3, #0
 800f03c:	f04f 020a 	mov.w	r2, #10
 800f040:	4641      	mov	r1, r8
 800f042:	4628      	mov	r0, r5
 800f044:	d107      	bne.n	800f056 <_dtoa_r+0xb1e>
 800f046:	f000 fb1b 	bl	800f680 <__multadd>
 800f04a:	4680      	mov	r8, r0
 800f04c:	4606      	mov	r6, r0
 800f04e:	9b02      	ldr	r3, [sp, #8]
 800f050:	3301      	adds	r3, #1
 800f052:	9302      	str	r3, [sp, #8]
 800f054:	e777      	b.n	800ef46 <_dtoa_r+0xa0e>
 800f056:	f000 fb13 	bl	800f680 <__multadd>
 800f05a:	4631      	mov	r1, r6
 800f05c:	4680      	mov	r8, r0
 800f05e:	2300      	movs	r3, #0
 800f060:	220a      	movs	r2, #10
 800f062:	4628      	mov	r0, r5
 800f064:	f000 fb0c 	bl	800f680 <__multadd>
 800f068:	4606      	mov	r6, r0
 800f06a:	e7f0      	b.n	800f04e <_dtoa_r+0xb16>
 800f06c:	f1bb 0f00 	cmp.w	fp, #0
 800f070:	bfcc      	ite	gt
 800f072:	465f      	movgt	r7, fp
 800f074:	2701      	movle	r7, #1
 800f076:	f04f 0800 	mov.w	r8, #0
 800f07a:	9a08      	ldr	r2, [sp, #32]
 800f07c:	4417      	add	r7, r2
 800f07e:	4651      	mov	r1, sl
 800f080:	2201      	movs	r2, #1
 800f082:	4628      	mov	r0, r5
 800f084:	9302      	str	r3, [sp, #8]
 800f086:	f000 fca7 	bl	800f9d8 <__lshift>
 800f08a:	4621      	mov	r1, r4
 800f08c:	4682      	mov	sl, r0
 800f08e:	f000 fd0f 	bl	800fab0 <__mcmp>
 800f092:	2800      	cmp	r0, #0
 800f094:	dcb2      	bgt.n	800effc <_dtoa_r+0xac4>
 800f096:	d102      	bne.n	800f09e <_dtoa_r+0xb66>
 800f098:	9b02      	ldr	r3, [sp, #8]
 800f09a:	07db      	lsls	r3, r3, #31
 800f09c:	d4ae      	bmi.n	800effc <_dtoa_r+0xac4>
 800f09e:	463b      	mov	r3, r7
 800f0a0:	461f      	mov	r7, r3
 800f0a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f0a6:	2a30      	cmp	r2, #48	; 0x30
 800f0a8:	d0fa      	beq.n	800f0a0 <_dtoa_r+0xb68>
 800f0aa:	e6fb      	b.n	800eea4 <_dtoa_r+0x96c>
 800f0ac:	9a08      	ldr	r2, [sp, #32]
 800f0ae:	429a      	cmp	r2, r3
 800f0b0:	d1a5      	bne.n	800effe <_dtoa_r+0xac6>
 800f0b2:	2331      	movs	r3, #49	; 0x31
 800f0b4:	f109 0901 	add.w	r9, r9, #1
 800f0b8:	7013      	strb	r3, [r2, #0]
 800f0ba:	e6f3      	b.n	800eea4 <_dtoa_r+0x96c>
 800f0bc:	4b13      	ldr	r3, [pc, #76]	; (800f10c <_dtoa_r+0xbd4>)
 800f0be:	f7ff baa7 	b.w	800e610 <_dtoa_r+0xd8>
 800f0c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f0c4:	2b00      	cmp	r3, #0
 800f0c6:	f47f aa80 	bne.w	800e5ca <_dtoa_r+0x92>
 800f0ca:	4b11      	ldr	r3, [pc, #68]	; (800f110 <_dtoa_r+0xbd8>)
 800f0cc:	f7ff baa0 	b.w	800e610 <_dtoa_r+0xd8>
 800f0d0:	f1bb 0f00 	cmp.w	fp, #0
 800f0d4:	dc03      	bgt.n	800f0de <_dtoa_r+0xba6>
 800f0d6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f0d8:	2b02      	cmp	r3, #2
 800f0da:	f73f aecc 	bgt.w	800ee76 <_dtoa_r+0x93e>
 800f0de:	9f08      	ldr	r7, [sp, #32]
 800f0e0:	4621      	mov	r1, r4
 800f0e2:	4650      	mov	r0, sl
 800f0e4:	f7ff f99b 	bl	800e41e <quorem>
 800f0e8:	9a08      	ldr	r2, [sp, #32]
 800f0ea:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800f0ee:	f807 3b01 	strb.w	r3, [r7], #1
 800f0f2:	1aba      	subs	r2, r7, r2
 800f0f4:	4593      	cmp	fp, r2
 800f0f6:	ddb9      	ble.n	800f06c <_dtoa_r+0xb34>
 800f0f8:	4651      	mov	r1, sl
 800f0fa:	2300      	movs	r3, #0
 800f0fc:	220a      	movs	r2, #10
 800f0fe:	4628      	mov	r0, r5
 800f100:	f000 fabe 	bl	800f680 <__multadd>
 800f104:	4682      	mov	sl, r0
 800f106:	e7eb      	b.n	800f0e0 <_dtoa_r+0xba8>
 800f108:	08012380 	.word	0x08012380
 800f10c:	080122d9 	.word	0x080122d9
 800f110:	080122fd 	.word	0x080122fd

0800f114 <__sflush_r>:
 800f114:	898a      	ldrh	r2, [r1, #12]
 800f116:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f11a:	4605      	mov	r5, r0
 800f11c:	0710      	lsls	r0, r2, #28
 800f11e:	460c      	mov	r4, r1
 800f120:	d458      	bmi.n	800f1d4 <__sflush_r+0xc0>
 800f122:	684b      	ldr	r3, [r1, #4]
 800f124:	2b00      	cmp	r3, #0
 800f126:	dc05      	bgt.n	800f134 <__sflush_r+0x20>
 800f128:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f12a:	2b00      	cmp	r3, #0
 800f12c:	dc02      	bgt.n	800f134 <__sflush_r+0x20>
 800f12e:	2000      	movs	r0, #0
 800f130:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f134:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f136:	2e00      	cmp	r6, #0
 800f138:	d0f9      	beq.n	800f12e <__sflush_r+0x1a>
 800f13a:	2300      	movs	r3, #0
 800f13c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f140:	682f      	ldr	r7, [r5, #0]
 800f142:	602b      	str	r3, [r5, #0]
 800f144:	d032      	beq.n	800f1ac <__sflush_r+0x98>
 800f146:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f148:	89a3      	ldrh	r3, [r4, #12]
 800f14a:	075a      	lsls	r2, r3, #29
 800f14c:	d505      	bpl.n	800f15a <__sflush_r+0x46>
 800f14e:	6863      	ldr	r3, [r4, #4]
 800f150:	1ac0      	subs	r0, r0, r3
 800f152:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f154:	b10b      	cbz	r3, 800f15a <__sflush_r+0x46>
 800f156:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f158:	1ac0      	subs	r0, r0, r3
 800f15a:	2300      	movs	r3, #0
 800f15c:	4602      	mov	r2, r0
 800f15e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f160:	4628      	mov	r0, r5
 800f162:	6a21      	ldr	r1, [r4, #32]
 800f164:	47b0      	blx	r6
 800f166:	1c43      	adds	r3, r0, #1
 800f168:	89a3      	ldrh	r3, [r4, #12]
 800f16a:	d106      	bne.n	800f17a <__sflush_r+0x66>
 800f16c:	6829      	ldr	r1, [r5, #0]
 800f16e:	291d      	cmp	r1, #29
 800f170:	d82c      	bhi.n	800f1cc <__sflush_r+0xb8>
 800f172:	4a2a      	ldr	r2, [pc, #168]	; (800f21c <__sflush_r+0x108>)
 800f174:	40ca      	lsrs	r2, r1
 800f176:	07d6      	lsls	r6, r2, #31
 800f178:	d528      	bpl.n	800f1cc <__sflush_r+0xb8>
 800f17a:	2200      	movs	r2, #0
 800f17c:	6062      	str	r2, [r4, #4]
 800f17e:	6922      	ldr	r2, [r4, #16]
 800f180:	04d9      	lsls	r1, r3, #19
 800f182:	6022      	str	r2, [r4, #0]
 800f184:	d504      	bpl.n	800f190 <__sflush_r+0x7c>
 800f186:	1c42      	adds	r2, r0, #1
 800f188:	d101      	bne.n	800f18e <__sflush_r+0x7a>
 800f18a:	682b      	ldr	r3, [r5, #0]
 800f18c:	b903      	cbnz	r3, 800f190 <__sflush_r+0x7c>
 800f18e:	6560      	str	r0, [r4, #84]	; 0x54
 800f190:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f192:	602f      	str	r7, [r5, #0]
 800f194:	2900      	cmp	r1, #0
 800f196:	d0ca      	beq.n	800f12e <__sflush_r+0x1a>
 800f198:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f19c:	4299      	cmp	r1, r3
 800f19e:	d002      	beq.n	800f1a6 <__sflush_r+0x92>
 800f1a0:	4628      	mov	r0, r5
 800f1a2:	f000 fd9b 	bl	800fcdc <_free_r>
 800f1a6:	2000      	movs	r0, #0
 800f1a8:	6360      	str	r0, [r4, #52]	; 0x34
 800f1aa:	e7c1      	b.n	800f130 <__sflush_r+0x1c>
 800f1ac:	6a21      	ldr	r1, [r4, #32]
 800f1ae:	2301      	movs	r3, #1
 800f1b0:	4628      	mov	r0, r5
 800f1b2:	47b0      	blx	r6
 800f1b4:	1c41      	adds	r1, r0, #1
 800f1b6:	d1c7      	bne.n	800f148 <__sflush_r+0x34>
 800f1b8:	682b      	ldr	r3, [r5, #0]
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	d0c4      	beq.n	800f148 <__sflush_r+0x34>
 800f1be:	2b1d      	cmp	r3, #29
 800f1c0:	d001      	beq.n	800f1c6 <__sflush_r+0xb2>
 800f1c2:	2b16      	cmp	r3, #22
 800f1c4:	d101      	bne.n	800f1ca <__sflush_r+0xb6>
 800f1c6:	602f      	str	r7, [r5, #0]
 800f1c8:	e7b1      	b.n	800f12e <__sflush_r+0x1a>
 800f1ca:	89a3      	ldrh	r3, [r4, #12]
 800f1cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f1d0:	81a3      	strh	r3, [r4, #12]
 800f1d2:	e7ad      	b.n	800f130 <__sflush_r+0x1c>
 800f1d4:	690f      	ldr	r7, [r1, #16]
 800f1d6:	2f00      	cmp	r7, #0
 800f1d8:	d0a9      	beq.n	800f12e <__sflush_r+0x1a>
 800f1da:	0793      	lsls	r3, r2, #30
 800f1dc:	bf18      	it	ne
 800f1de:	2300      	movne	r3, #0
 800f1e0:	680e      	ldr	r6, [r1, #0]
 800f1e2:	bf08      	it	eq
 800f1e4:	694b      	ldreq	r3, [r1, #20]
 800f1e6:	eba6 0807 	sub.w	r8, r6, r7
 800f1ea:	600f      	str	r7, [r1, #0]
 800f1ec:	608b      	str	r3, [r1, #8]
 800f1ee:	f1b8 0f00 	cmp.w	r8, #0
 800f1f2:	dd9c      	ble.n	800f12e <__sflush_r+0x1a>
 800f1f4:	4643      	mov	r3, r8
 800f1f6:	463a      	mov	r2, r7
 800f1f8:	4628      	mov	r0, r5
 800f1fa:	6a21      	ldr	r1, [r4, #32]
 800f1fc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f1fe:	47b0      	blx	r6
 800f200:	2800      	cmp	r0, #0
 800f202:	dc06      	bgt.n	800f212 <__sflush_r+0xfe>
 800f204:	89a3      	ldrh	r3, [r4, #12]
 800f206:	f04f 30ff 	mov.w	r0, #4294967295
 800f20a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f20e:	81a3      	strh	r3, [r4, #12]
 800f210:	e78e      	b.n	800f130 <__sflush_r+0x1c>
 800f212:	4407      	add	r7, r0
 800f214:	eba8 0800 	sub.w	r8, r8, r0
 800f218:	e7e9      	b.n	800f1ee <__sflush_r+0xda>
 800f21a:	bf00      	nop
 800f21c:	20400001 	.word	0x20400001

0800f220 <_fflush_r>:
 800f220:	b538      	push	{r3, r4, r5, lr}
 800f222:	690b      	ldr	r3, [r1, #16]
 800f224:	4605      	mov	r5, r0
 800f226:	460c      	mov	r4, r1
 800f228:	b913      	cbnz	r3, 800f230 <_fflush_r+0x10>
 800f22a:	2500      	movs	r5, #0
 800f22c:	4628      	mov	r0, r5
 800f22e:	bd38      	pop	{r3, r4, r5, pc}
 800f230:	b118      	cbz	r0, 800f23a <_fflush_r+0x1a>
 800f232:	6983      	ldr	r3, [r0, #24]
 800f234:	b90b      	cbnz	r3, 800f23a <_fflush_r+0x1a>
 800f236:	f000 f887 	bl	800f348 <__sinit>
 800f23a:	4b14      	ldr	r3, [pc, #80]	; (800f28c <_fflush_r+0x6c>)
 800f23c:	429c      	cmp	r4, r3
 800f23e:	d11b      	bne.n	800f278 <_fflush_r+0x58>
 800f240:	686c      	ldr	r4, [r5, #4]
 800f242:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f246:	2b00      	cmp	r3, #0
 800f248:	d0ef      	beq.n	800f22a <_fflush_r+0xa>
 800f24a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f24c:	07d0      	lsls	r0, r2, #31
 800f24e:	d404      	bmi.n	800f25a <_fflush_r+0x3a>
 800f250:	0599      	lsls	r1, r3, #22
 800f252:	d402      	bmi.n	800f25a <_fflush_r+0x3a>
 800f254:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f256:	f000 f91a 	bl	800f48e <__retarget_lock_acquire_recursive>
 800f25a:	4628      	mov	r0, r5
 800f25c:	4621      	mov	r1, r4
 800f25e:	f7ff ff59 	bl	800f114 <__sflush_r>
 800f262:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f264:	4605      	mov	r5, r0
 800f266:	07da      	lsls	r2, r3, #31
 800f268:	d4e0      	bmi.n	800f22c <_fflush_r+0xc>
 800f26a:	89a3      	ldrh	r3, [r4, #12]
 800f26c:	059b      	lsls	r3, r3, #22
 800f26e:	d4dd      	bmi.n	800f22c <_fflush_r+0xc>
 800f270:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f272:	f000 f90d 	bl	800f490 <__retarget_lock_release_recursive>
 800f276:	e7d9      	b.n	800f22c <_fflush_r+0xc>
 800f278:	4b05      	ldr	r3, [pc, #20]	; (800f290 <_fflush_r+0x70>)
 800f27a:	429c      	cmp	r4, r3
 800f27c:	d101      	bne.n	800f282 <_fflush_r+0x62>
 800f27e:	68ac      	ldr	r4, [r5, #8]
 800f280:	e7df      	b.n	800f242 <_fflush_r+0x22>
 800f282:	4b04      	ldr	r3, [pc, #16]	; (800f294 <_fflush_r+0x74>)
 800f284:	429c      	cmp	r4, r3
 800f286:	bf08      	it	eq
 800f288:	68ec      	ldreq	r4, [r5, #12]
 800f28a:	e7da      	b.n	800f242 <_fflush_r+0x22>
 800f28c:	080123b4 	.word	0x080123b4
 800f290:	080123d4 	.word	0x080123d4
 800f294:	08012394 	.word	0x08012394

0800f298 <std>:
 800f298:	2300      	movs	r3, #0
 800f29a:	b510      	push	{r4, lr}
 800f29c:	4604      	mov	r4, r0
 800f29e:	e9c0 3300 	strd	r3, r3, [r0]
 800f2a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f2a6:	6083      	str	r3, [r0, #8]
 800f2a8:	8181      	strh	r1, [r0, #12]
 800f2aa:	6643      	str	r3, [r0, #100]	; 0x64
 800f2ac:	81c2      	strh	r2, [r0, #14]
 800f2ae:	6183      	str	r3, [r0, #24]
 800f2b0:	4619      	mov	r1, r3
 800f2b2:	2208      	movs	r2, #8
 800f2b4:	305c      	adds	r0, #92	; 0x5c
 800f2b6:	f7fe f9c9 	bl	800d64c <memset>
 800f2ba:	4b05      	ldr	r3, [pc, #20]	; (800f2d0 <std+0x38>)
 800f2bc:	6224      	str	r4, [r4, #32]
 800f2be:	6263      	str	r3, [r4, #36]	; 0x24
 800f2c0:	4b04      	ldr	r3, [pc, #16]	; (800f2d4 <std+0x3c>)
 800f2c2:	62a3      	str	r3, [r4, #40]	; 0x28
 800f2c4:	4b04      	ldr	r3, [pc, #16]	; (800f2d8 <std+0x40>)
 800f2c6:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f2c8:	4b04      	ldr	r3, [pc, #16]	; (800f2dc <std+0x44>)
 800f2ca:	6323      	str	r3, [r4, #48]	; 0x30
 800f2cc:	bd10      	pop	{r4, pc}
 800f2ce:	bf00      	nop
 800f2d0:	080101d5 	.word	0x080101d5
 800f2d4:	080101f7 	.word	0x080101f7
 800f2d8:	0801022f 	.word	0x0801022f
 800f2dc:	08010253 	.word	0x08010253

0800f2e0 <_cleanup_r>:
 800f2e0:	4901      	ldr	r1, [pc, #4]	; (800f2e8 <_cleanup_r+0x8>)
 800f2e2:	f000 b8af 	b.w	800f444 <_fwalk_reent>
 800f2e6:	bf00      	nop
 800f2e8:	0800f221 	.word	0x0800f221

0800f2ec <__sfmoreglue>:
 800f2ec:	b570      	push	{r4, r5, r6, lr}
 800f2ee:	2568      	movs	r5, #104	; 0x68
 800f2f0:	1e4a      	subs	r2, r1, #1
 800f2f2:	4355      	muls	r5, r2
 800f2f4:	460e      	mov	r6, r1
 800f2f6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f2fa:	f000 fd3b 	bl	800fd74 <_malloc_r>
 800f2fe:	4604      	mov	r4, r0
 800f300:	b140      	cbz	r0, 800f314 <__sfmoreglue+0x28>
 800f302:	2100      	movs	r1, #0
 800f304:	e9c0 1600 	strd	r1, r6, [r0]
 800f308:	300c      	adds	r0, #12
 800f30a:	60a0      	str	r0, [r4, #8]
 800f30c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800f310:	f7fe f99c 	bl	800d64c <memset>
 800f314:	4620      	mov	r0, r4
 800f316:	bd70      	pop	{r4, r5, r6, pc}

0800f318 <__sfp_lock_acquire>:
 800f318:	4801      	ldr	r0, [pc, #4]	; (800f320 <__sfp_lock_acquire+0x8>)
 800f31a:	f000 b8b8 	b.w	800f48e <__retarget_lock_acquire_recursive>
 800f31e:	bf00      	nop
 800f320:	200038d4 	.word	0x200038d4

0800f324 <__sfp_lock_release>:
 800f324:	4801      	ldr	r0, [pc, #4]	; (800f32c <__sfp_lock_release+0x8>)
 800f326:	f000 b8b3 	b.w	800f490 <__retarget_lock_release_recursive>
 800f32a:	bf00      	nop
 800f32c:	200038d4 	.word	0x200038d4

0800f330 <__sinit_lock_acquire>:
 800f330:	4801      	ldr	r0, [pc, #4]	; (800f338 <__sinit_lock_acquire+0x8>)
 800f332:	f000 b8ac 	b.w	800f48e <__retarget_lock_acquire_recursive>
 800f336:	bf00      	nop
 800f338:	200038cf 	.word	0x200038cf

0800f33c <__sinit_lock_release>:
 800f33c:	4801      	ldr	r0, [pc, #4]	; (800f344 <__sinit_lock_release+0x8>)
 800f33e:	f000 b8a7 	b.w	800f490 <__retarget_lock_release_recursive>
 800f342:	bf00      	nop
 800f344:	200038cf 	.word	0x200038cf

0800f348 <__sinit>:
 800f348:	b510      	push	{r4, lr}
 800f34a:	4604      	mov	r4, r0
 800f34c:	f7ff fff0 	bl	800f330 <__sinit_lock_acquire>
 800f350:	69a3      	ldr	r3, [r4, #24]
 800f352:	b11b      	cbz	r3, 800f35c <__sinit+0x14>
 800f354:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f358:	f7ff bff0 	b.w	800f33c <__sinit_lock_release>
 800f35c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800f360:	6523      	str	r3, [r4, #80]	; 0x50
 800f362:	4b13      	ldr	r3, [pc, #76]	; (800f3b0 <__sinit+0x68>)
 800f364:	4a13      	ldr	r2, [pc, #76]	; (800f3b4 <__sinit+0x6c>)
 800f366:	681b      	ldr	r3, [r3, #0]
 800f368:	62a2      	str	r2, [r4, #40]	; 0x28
 800f36a:	42a3      	cmp	r3, r4
 800f36c:	bf08      	it	eq
 800f36e:	2301      	moveq	r3, #1
 800f370:	4620      	mov	r0, r4
 800f372:	bf08      	it	eq
 800f374:	61a3      	streq	r3, [r4, #24]
 800f376:	f000 f81f 	bl	800f3b8 <__sfp>
 800f37a:	6060      	str	r0, [r4, #4]
 800f37c:	4620      	mov	r0, r4
 800f37e:	f000 f81b 	bl	800f3b8 <__sfp>
 800f382:	60a0      	str	r0, [r4, #8]
 800f384:	4620      	mov	r0, r4
 800f386:	f000 f817 	bl	800f3b8 <__sfp>
 800f38a:	2200      	movs	r2, #0
 800f38c:	2104      	movs	r1, #4
 800f38e:	60e0      	str	r0, [r4, #12]
 800f390:	6860      	ldr	r0, [r4, #4]
 800f392:	f7ff ff81 	bl	800f298 <std>
 800f396:	2201      	movs	r2, #1
 800f398:	2109      	movs	r1, #9
 800f39a:	68a0      	ldr	r0, [r4, #8]
 800f39c:	f7ff ff7c 	bl	800f298 <std>
 800f3a0:	2202      	movs	r2, #2
 800f3a2:	2112      	movs	r1, #18
 800f3a4:	68e0      	ldr	r0, [r4, #12]
 800f3a6:	f7ff ff77 	bl	800f298 <std>
 800f3aa:	2301      	movs	r3, #1
 800f3ac:	61a3      	str	r3, [r4, #24]
 800f3ae:	e7d1      	b.n	800f354 <__sinit+0xc>
 800f3b0:	080122b4 	.word	0x080122b4
 800f3b4:	0800f2e1 	.word	0x0800f2e1

0800f3b8 <__sfp>:
 800f3b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f3ba:	4607      	mov	r7, r0
 800f3bc:	f7ff ffac 	bl	800f318 <__sfp_lock_acquire>
 800f3c0:	4b1e      	ldr	r3, [pc, #120]	; (800f43c <__sfp+0x84>)
 800f3c2:	681e      	ldr	r6, [r3, #0]
 800f3c4:	69b3      	ldr	r3, [r6, #24]
 800f3c6:	b913      	cbnz	r3, 800f3ce <__sfp+0x16>
 800f3c8:	4630      	mov	r0, r6
 800f3ca:	f7ff ffbd 	bl	800f348 <__sinit>
 800f3ce:	3648      	adds	r6, #72	; 0x48
 800f3d0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800f3d4:	3b01      	subs	r3, #1
 800f3d6:	d503      	bpl.n	800f3e0 <__sfp+0x28>
 800f3d8:	6833      	ldr	r3, [r6, #0]
 800f3da:	b30b      	cbz	r3, 800f420 <__sfp+0x68>
 800f3dc:	6836      	ldr	r6, [r6, #0]
 800f3de:	e7f7      	b.n	800f3d0 <__sfp+0x18>
 800f3e0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f3e4:	b9d5      	cbnz	r5, 800f41c <__sfp+0x64>
 800f3e6:	4b16      	ldr	r3, [pc, #88]	; (800f440 <__sfp+0x88>)
 800f3e8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800f3ec:	60e3      	str	r3, [r4, #12]
 800f3ee:	6665      	str	r5, [r4, #100]	; 0x64
 800f3f0:	f000 f84c 	bl	800f48c <__retarget_lock_init_recursive>
 800f3f4:	f7ff ff96 	bl	800f324 <__sfp_lock_release>
 800f3f8:	2208      	movs	r2, #8
 800f3fa:	4629      	mov	r1, r5
 800f3fc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800f400:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800f404:	6025      	str	r5, [r4, #0]
 800f406:	61a5      	str	r5, [r4, #24]
 800f408:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f40c:	f7fe f91e 	bl	800d64c <memset>
 800f410:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800f414:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800f418:	4620      	mov	r0, r4
 800f41a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f41c:	3468      	adds	r4, #104	; 0x68
 800f41e:	e7d9      	b.n	800f3d4 <__sfp+0x1c>
 800f420:	2104      	movs	r1, #4
 800f422:	4638      	mov	r0, r7
 800f424:	f7ff ff62 	bl	800f2ec <__sfmoreglue>
 800f428:	4604      	mov	r4, r0
 800f42a:	6030      	str	r0, [r6, #0]
 800f42c:	2800      	cmp	r0, #0
 800f42e:	d1d5      	bne.n	800f3dc <__sfp+0x24>
 800f430:	f7ff ff78 	bl	800f324 <__sfp_lock_release>
 800f434:	230c      	movs	r3, #12
 800f436:	603b      	str	r3, [r7, #0]
 800f438:	e7ee      	b.n	800f418 <__sfp+0x60>
 800f43a:	bf00      	nop
 800f43c:	080122b4 	.word	0x080122b4
 800f440:	ffff0001 	.word	0xffff0001

0800f444 <_fwalk_reent>:
 800f444:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f448:	4606      	mov	r6, r0
 800f44a:	4688      	mov	r8, r1
 800f44c:	2700      	movs	r7, #0
 800f44e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800f452:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f456:	f1b9 0901 	subs.w	r9, r9, #1
 800f45a:	d505      	bpl.n	800f468 <_fwalk_reent+0x24>
 800f45c:	6824      	ldr	r4, [r4, #0]
 800f45e:	2c00      	cmp	r4, #0
 800f460:	d1f7      	bne.n	800f452 <_fwalk_reent+0xe>
 800f462:	4638      	mov	r0, r7
 800f464:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f468:	89ab      	ldrh	r3, [r5, #12]
 800f46a:	2b01      	cmp	r3, #1
 800f46c:	d907      	bls.n	800f47e <_fwalk_reent+0x3a>
 800f46e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f472:	3301      	adds	r3, #1
 800f474:	d003      	beq.n	800f47e <_fwalk_reent+0x3a>
 800f476:	4629      	mov	r1, r5
 800f478:	4630      	mov	r0, r6
 800f47a:	47c0      	blx	r8
 800f47c:	4307      	orrs	r7, r0
 800f47e:	3568      	adds	r5, #104	; 0x68
 800f480:	e7e9      	b.n	800f456 <_fwalk_reent+0x12>
	...

0800f484 <_localeconv_r>:
 800f484:	4800      	ldr	r0, [pc, #0]	; (800f488 <_localeconv_r+0x4>)
 800f486:	4770      	bx	lr
 800f488:	200002a8 	.word	0x200002a8

0800f48c <__retarget_lock_init_recursive>:
 800f48c:	4770      	bx	lr

0800f48e <__retarget_lock_acquire_recursive>:
 800f48e:	4770      	bx	lr

0800f490 <__retarget_lock_release_recursive>:
 800f490:	4770      	bx	lr

0800f492 <__swhatbuf_r>:
 800f492:	b570      	push	{r4, r5, r6, lr}
 800f494:	460e      	mov	r6, r1
 800f496:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f49a:	4614      	mov	r4, r2
 800f49c:	2900      	cmp	r1, #0
 800f49e:	461d      	mov	r5, r3
 800f4a0:	b096      	sub	sp, #88	; 0x58
 800f4a2:	da07      	bge.n	800f4b4 <__swhatbuf_r+0x22>
 800f4a4:	2300      	movs	r3, #0
 800f4a6:	602b      	str	r3, [r5, #0]
 800f4a8:	89b3      	ldrh	r3, [r6, #12]
 800f4aa:	061a      	lsls	r2, r3, #24
 800f4ac:	d410      	bmi.n	800f4d0 <__swhatbuf_r+0x3e>
 800f4ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f4b2:	e00e      	b.n	800f4d2 <__swhatbuf_r+0x40>
 800f4b4:	466a      	mov	r2, sp
 800f4b6:	f000 fef3 	bl	80102a0 <_fstat_r>
 800f4ba:	2800      	cmp	r0, #0
 800f4bc:	dbf2      	blt.n	800f4a4 <__swhatbuf_r+0x12>
 800f4be:	9a01      	ldr	r2, [sp, #4]
 800f4c0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f4c4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f4c8:	425a      	negs	r2, r3
 800f4ca:	415a      	adcs	r2, r3
 800f4cc:	602a      	str	r2, [r5, #0]
 800f4ce:	e7ee      	b.n	800f4ae <__swhatbuf_r+0x1c>
 800f4d0:	2340      	movs	r3, #64	; 0x40
 800f4d2:	2000      	movs	r0, #0
 800f4d4:	6023      	str	r3, [r4, #0]
 800f4d6:	b016      	add	sp, #88	; 0x58
 800f4d8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800f4dc <__smakebuf_r>:
 800f4dc:	898b      	ldrh	r3, [r1, #12]
 800f4de:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f4e0:	079d      	lsls	r5, r3, #30
 800f4e2:	4606      	mov	r6, r0
 800f4e4:	460c      	mov	r4, r1
 800f4e6:	d507      	bpl.n	800f4f8 <__smakebuf_r+0x1c>
 800f4e8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f4ec:	6023      	str	r3, [r4, #0]
 800f4ee:	6123      	str	r3, [r4, #16]
 800f4f0:	2301      	movs	r3, #1
 800f4f2:	6163      	str	r3, [r4, #20]
 800f4f4:	b002      	add	sp, #8
 800f4f6:	bd70      	pop	{r4, r5, r6, pc}
 800f4f8:	466a      	mov	r2, sp
 800f4fa:	ab01      	add	r3, sp, #4
 800f4fc:	f7ff ffc9 	bl	800f492 <__swhatbuf_r>
 800f500:	9900      	ldr	r1, [sp, #0]
 800f502:	4605      	mov	r5, r0
 800f504:	4630      	mov	r0, r6
 800f506:	f000 fc35 	bl	800fd74 <_malloc_r>
 800f50a:	b948      	cbnz	r0, 800f520 <__smakebuf_r+0x44>
 800f50c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f510:	059a      	lsls	r2, r3, #22
 800f512:	d4ef      	bmi.n	800f4f4 <__smakebuf_r+0x18>
 800f514:	f023 0303 	bic.w	r3, r3, #3
 800f518:	f043 0302 	orr.w	r3, r3, #2
 800f51c:	81a3      	strh	r3, [r4, #12]
 800f51e:	e7e3      	b.n	800f4e8 <__smakebuf_r+0xc>
 800f520:	4b0d      	ldr	r3, [pc, #52]	; (800f558 <__smakebuf_r+0x7c>)
 800f522:	62b3      	str	r3, [r6, #40]	; 0x28
 800f524:	89a3      	ldrh	r3, [r4, #12]
 800f526:	6020      	str	r0, [r4, #0]
 800f528:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f52c:	81a3      	strh	r3, [r4, #12]
 800f52e:	9b00      	ldr	r3, [sp, #0]
 800f530:	6120      	str	r0, [r4, #16]
 800f532:	6163      	str	r3, [r4, #20]
 800f534:	9b01      	ldr	r3, [sp, #4]
 800f536:	b15b      	cbz	r3, 800f550 <__smakebuf_r+0x74>
 800f538:	4630      	mov	r0, r6
 800f53a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f53e:	f000 fec1 	bl	80102c4 <_isatty_r>
 800f542:	b128      	cbz	r0, 800f550 <__smakebuf_r+0x74>
 800f544:	89a3      	ldrh	r3, [r4, #12]
 800f546:	f023 0303 	bic.w	r3, r3, #3
 800f54a:	f043 0301 	orr.w	r3, r3, #1
 800f54e:	81a3      	strh	r3, [r4, #12]
 800f550:	89a0      	ldrh	r0, [r4, #12]
 800f552:	4305      	orrs	r5, r0
 800f554:	81a5      	strh	r5, [r4, #12]
 800f556:	e7cd      	b.n	800f4f4 <__smakebuf_r+0x18>
 800f558:	0800f2e1 	.word	0x0800f2e1

0800f55c <malloc>:
 800f55c:	4b02      	ldr	r3, [pc, #8]	; (800f568 <malloc+0xc>)
 800f55e:	4601      	mov	r1, r0
 800f560:	6818      	ldr	r0, [r3, #0]
 800f562:	f000 bc07 	b.w	800fd74 <_malloc_r>
 800f566:	bf00      	nop
 800f568:	20000154 	.word	0x20000154

0800f56c <memchr>:
 800f56c:	4603      	mov	r3, r0
 800f56e:	b510      	push	{r4, lr}
 800f570:	b2c9      	uxtb	r1, r1
 800f572:	4402      	add	r2, r0
 800f574:	4293      	cmp	r3, r2
 800f576:	4618      	mov	r0, r3
 800f578:	d101      	bne.n	800f57e <memchr+0x12>
 800f57a:	2000      	movs	r0, #0
 800f57c:	e003      	b.n	800f586 <memchr+0x1a>
 800f57e:	7804      	ldrb	r4, [r0, #0]
 800f580:	3301      	adds	r3, #1
 800f582:	428c      	cmp	r4, r1
 800f584:	d1f6      	bne.n	800f574 <memchr+0x8>
 800f586:	bd10      	pop	{r4, pc}

0800f588 <memmove>:
 800f588:	4288      	cmp	r0, r1
 800f58a:	b510      	push	{r4, lr}
 800f58c:	eb01 0402 	add.w	r4, r1, r2
 800f590:	d902      	bls.n	800f598 <memmove+0x10>
 800f592:	4284      	cmp	r4, r0
 800f594:	4623      	mov	r3, r4
 800f596:	d807      	bhi.n	800f5a8 <memmove+0x20>
 800f598:	1e43      	subs	r3, r0, #1
 800f59a:	42a1      	cmp	r1, r4
 800f59c:	d008      	beq.n	800f5b0 <memmove+0x28>
 800f59e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f5a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f5a6:	e7f8      	b.n	800f59a <memmove+0x12>
 800f5a8:	4601      	mov	r1, r0
 800f5aa:	4402      	add	r2, r0
 800f5ac:	428a      	cmp	r2, r1
 800f5ae:	d100      	bne.n	800f5b2 <memmove+0x2a>
 800f5b0:	bd10      	pop	{r4, pc}
 800f5b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f5b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f5ba:	e7f7      	b.n	800f5ac <memmove+0x24>

0800f5bc <_Balloc>:
 800f5bc:	b570      	push	{r4, r5, r6, lr}
 800f5be:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f5c0:	4604      	mov	r4, r0
 800f5c2:	460d      	mov	r5, r1
 800f5c4:	b976      	cbnz	r6, 800f5e4 <_Balloc+0x28>
 800f5c6:	2010      	movs	r0, #16
 800f5c8:	f7ff ffc8 	bl	800f55c <malloc>
 800f5cc:	4602      	mov	r2, r0
 800f5ce:	6260      	str	r0, [r4, #36]	; 0x24
 800f5d0:	b920      	cbnz	r0, 800f5dc <_Balloc+0x20>
 800f5d2:	2166      	movs	r1, #102	; 0x66
 800f5d4:	4b17      	ldr	r3, [pc, #92]	; (800f634 <_Balloc+0x78>)
 800f5d6:	4818      	ldr	r0, [pc, #96]	; (800f638 <_Balloc+0x7c>)
 800f5d8:	f7fd ffd0 	bl	800d57c <__assert_func>
 800f5dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f5e0:	6006      	str	r6, [r0, #0]
 800f5e2:	60c6      	str	r6, [r0, #12]
 800f5e4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800f5e6:	68f3      	ldr	r3, [r6, #12]
 800f5e8:	b183      	cbz	r3, 800f60c <_Balloc+0x50>
 800f5ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f5ec:	68db      	ldr	r3, [r3, #12]
 800f5ee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f5f2:	b9b8      	cbnz	r0, 800f624 <_Balloc+0x68>
 800f5f4:	2101      	movs	r1, #1
 800f5f6:	fa01 f605 	lsl.w	r6, r1, r5
 800f5fa:	1d72      	adds	r2, r6, #5
 800f5fc:	4620      	mov	r0, r4
 800f5fe:	0092      	lsls	r2, r2, #2
 800f600:	f000 fb5e 	bl	800fcc0 <_calloc_r>
 800f604:	b160      	cbz	r0, 800f620 <_Balloc+0x64>
 800f606:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f60a:	e00e      	b.n	800f62a <_Balloc+0x6e>
 800f60c:	2221      	movs	r2, #33	; 0x21
 800f60e:	2104      	movs	r1, #4
 800f610:	4620      	mov	r0, r4
 800f612:	f000 fb55 	bl	800fcc0 <_calloc_r>
 800f616:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f618:	60f0      	str	r0, [r6, #12]
 800f61a:	68db      	ldr	r3, [r3, #12]
 800f61c:	2b00      	cmp	r3, #0
 800f61e:	d1e4      	bne.n	800f5ea <_Balloc+0x2e>
 800f620:	2000      	movs	r0, #0
 800f622:	bd70      	pop	{r4, r5, r6, pc}
 800f624:	6802      	ldr	r2, [r0, #0]
 800f626:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f62a:	2300      	movs	r3, #0
 800f62c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f630:	e7f7      	b.n	800f622 <_Balloc+0x66>
 800f632:	bf00      	nop
 800f634:	0801230a 	.word	0x0801230a
 800f638:	080123f4 	.word	0x080123f4

0800f63c <_Bfree>:
 800f63c:	b570      	push	{r4, r5, r6, lr}
 800f63e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f640:	4605      	mov	r5, r0
 800f642:	460c      	mov	r4, r1
 800f644:	b976      	cbnz	r6, 800f664 <_Bfree+0x28>
 800f646:	2010      	movs	r0, #16
 800f648:	f7ff ff88 	bl	800f55c <malloc>
 800f64c:	4602      	mov	r2, r0
 800f64e:	6268      	str	r0, [r5, #36]	; 0x24
 800f650:	b920      	cbnz	r0, 800f65c <_Bfree+0x20>
 800f652:	218a      	movs	r1, #138	; 0x8a
 800f654:	4b08      	ldr	r3, [pc, #32]	; (800f678 <_Bfree+0x3c>)
 800f656:	4809      	ldr	r0, [pc, #36]	; (800f67c <_Bfree+0x40>)
 800f658:	f7fd ff90 	bl	800d57c <__assert_func>
 800f65c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f660:	6006      	str	r6, [r0, #0]
 800f662:	60c6      	str	r6, [r0, #12]
 800f664:	b13c      	cbz	r4, 800f676 <_Bfree+0x3a>
 800f666:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800f668:	6862      	ldr	r2, [r4, #4]
 800f66a:	68db      	ldr	r3, [r3, #12]
 800f66c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f670:	6021      	str	r1, [r4, #0]
 800f672:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f676:	bd70      	pop	{r4, r5, r6, pc}
 800f678:	0801230a 	.word	0x0801230a
 800f67c:	080123f4 	.word	0x080123f4

0800f680 <__multadd>:
 800f680:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f684:	4698      	mov	r8, r3
 800f686:	460c      	mov	r4, r1
 800f688:	2300      	movs	r3, #0
 800f68a:	690e      	ldr	r6, [r1, #16]
 800f68c:	4607      	mov	r7, r0
 800f68e:	f101 0014 	add.w	r0, r1, #20
 800f692:	6805      	ldr	r5, [r0, #0]
 800f694:	3301      	adds	r3, #1
 800f696:	b2a9      	uxth	r1, r5
 800f698:	fb02 8101 	mla	r1, r2, r1, r8
 800f69c:	0c2d      	lsrs	r5, r5, #16
 800f69e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800f6a2:	fb02 c505 	mla	r5, r2, r5, ip
 800f6a6:	b289      	uxth	r1, r1
 800f6a8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800f6ac:	429e      	cmp	r6, r3
 800f6ae:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800f6b2:	f840 1b04 	str.w	r1, [r0], #4
 800f6b6:	dcec      	bgt.n	800f692 <__multadd+0x12>
 800f6b8:	f1b8 0f00 	cmp.w	r8, #0
 800f6bc:	d022      	beq.n	800f704 <__multadd+0x84>
 800f6be:	68a3      	ldr	r3, [r4, #8]
 800f6c0:	42b3      	cmp	r3, r6
 800f6c2:	dc19      	bgt.n	800f6f8 <__multadd+0x78>
 800f6c4:	6861      	ldr	r1, [r4, #4]
 800f6c6:	4638      	mov	r0, r7
 800f6c8:	3101      	adds	r1, #1
 800f6ca:	f7ff ff77 	bl	800f5bc <_Balloc>
 800f6ce:	4605      	mov	r5, r0
 800f6d0:	b928      	cbnz	r0, 800f6de <__multadd+0x5e>
 800f6d2:	4602      	mov	r2, r0
 800f6d4:	21b5      	movs	r1, #181	; 0xb5
 800f6d6:	4b0d      	ldr	r3, [pc, #52]	; (800f70c <__multadd+0x8c>)
 800f6d8:	480d      	ldr	r0, [pc, #52]	; (800f710 <__multadd+0x90>)
 800f6da:	f7fd ff4f 	bl	800d57c <__assert_func>
 800f6de:	6922      	ldr	r2, [r4, #16]
 800f6e0:	f104 010c 	add.w	r1, r4, #12
 800f6e4:	3202      	adds	r2, #2
 800f6e6:	0092      	lsls	r2, r2, #2
 800f6e8:	300c      	adds	r0, #12
 800f6ea:	f7fd ffa1 	bl	800d630 <memcpy>
 800f6ee:	4621      	mov	r1, r4
 800f6f0:	4638      	mov	r0, r7
 800f6f2:	f7ff ffa3 	bl	800f63c <_Bfree>
 800f6f6:	462c      	mov	r4, r5
 800f6f8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800f6fc:	3601      	adds	r6, #1
 800f6fe:	f8c3 8014 	str.w	r8, [r3, #20]
 800f702:	6126      	str	r6, [r4, #16]
 800f704:	4620      	mov	r0, r4
 800f706:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f70a:	bf00      	nop
 800f70c:	08012380 	.word	0x08012380
 800f710:	080123f4 	.word	0x080123f4

0800f714 <__hi0bits>:
 800f714:	0c02      	lsrs	r2, r0, #16
 800f716:	0412      	lsls	r2, r2, #16
 800f718:	4603      	mov	r3, r0
 800f71a:	b9ca      	cbnz	r2, 800f750 <__hi0bits+0x3c>
 800f71c:	0403      	lsls	r3, r0, #16
 800f71e:	2010      	movs	r0, #16
 800f720:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800f724:	bf04      	itt	eq
 800f726:	021b      	lsleq	r3, r3, #8
 800f728:	3008      	addeq	r0, #8
 800f72a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800f72e:	bf04      	itt	eq
 800f730:	011b      	lsleq	r3, r3, #4
 800f732:	3004      	addeq	r0, #4
 800f734:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800f738:	bf04      	itt	eq
 800f73a:	009b      	lsleq	r3, r3, #2
 800f73c:	3002      	addeq	r0, #2
 800f73e:	2b00      	cmp	r3, #0
 800f740:	db05      	blt.n	800f74e <__hi0bits+0x3a>
 800f742:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800f746:	f100 0001 	add.w	r0, r0, #1
 800f74a:	bf08      	it	eq
 800f74c:	2020      	moveq	r0, #32
 800f74e:	4770      	bx	lr
 800f750:	2000      	movs	r0, #0
 800f752:	e7e5      	b.n	800f720 <__hi0bits+0xc>

0800f754 <__lo0bits>:
 800f754:	6803      	ldr	r3, [r0, #0]
 800f756:	4602      	mov	r2, r0
 800f758:	f013 0007 	ands.w	r0, r3, #7
 800f75c:	d00b      	beq.n	800f776 <__lo0bits+0x22>
 800f75e:	07d9      	lsls	r1, r3, #31
 800f760:	d422      	bmi.n	800f7a8 <__lo0bits+0x54>
 800f762:	0798      	lsls	r0, r3, #30
 800f764:	bf49      	itett	mi
 800f766:	085b      	lsrmi	r3, r3, #1
 800f768:	089b      	lsrpl	r3, r3, #2
 800f76a:	2001      	movmi	r0, #1
 800f76c:	6013      	strmi	r3, [r2, #0]
 800f76e:	bf5c      	itt	pl
 800f770:	2002      	movpl	r0, #2
 800f772:	6013      	strpl	r3, [r2, #0]
 800f774:	4770      	bx	lr
 800f776:	b299      	uxth	r1, r3
 800f778:	b909      	cbnz	r1, 800f77e <__lo0bits+0x2a>
 800f77a:	2010      	movs	r0, #16
 800f77c:	0c1b      	lsrs	r3, r3, #16
 800f77e:	f013 0fff 	tst.w	r3, #255	; 0xff
 800f782:	bf04      	itt	eq
 800f784:	0a1b      	lsreq	r3, r3, #8
 800f786:	3008      	addeq	r0, #8
 800f788:	0719      	lsls	r1, r3, #28
 800f78a:	bf04      	itt	eq
 800f78c:	091b      	lsreq	r3, r3, #4
 800f78e:	3004      	addeq	r0, #4
 800f790:	0799      	lsls	r1, r3, #30
 800f792:	bf04      	itt	eq
 800f794:	089b      	lsreq	r3, r3, #2
 800f796:	3002      	addeq	r0, #2
 800f798:	07d9      	lsls	r1, r3, #31
 800f79a:	d403      	bmi.n	800f7a4 <__lo0bits+0x50>
 800f79c:	085b      	lsrs	r3, r3, #1
 800f79e:	f100 0001 	add.w	r0, r0, #1
 800f7a2:	d003      	beq.n	800f7ac <__lo0bits+0x58>
 800f7a4:	6013      	str	r3, [r2, #0]
 800f7a6:	4770      	bx	lr
 800f7a8:	2000      	movs	r0, #0
 800f7aa:	4770      	bx	lr
 800f7ac:	2020      	movs	r0, #32
 800f7ae:	4770      	bx	lr

0800f7b0 <__i2b>:
 800f7b0:	b510      	push	{r4, lr}
 800f7b2:	460c      	mov	r4, r1
 800f7b4:	2101      	movs	r1, #1
 800f7b6:	f7ff ff01 	bl	800f5bc <_Balloc>
 800f7ba:	4602      	mov	r2, r0
 800f7bc:	b928      	cbnz	r0, 800f7ca <__i2b+0x1a>
 800f7be:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800f7c2:	4b04      	ldr	r3, [pc, #16]	; (800f7d4 <__i2b+0x24>)
 800f7c4:	4804      	ldr	r0, [pc, #16]	; (800f7d8 <__i2b+0x28>)
 800f7c6:	f7fd fed9 	bl	800d57c <__assert_func>
 800f7ca:	2301      	movs	r3, #1
 800f7cc:	6144      	str	r4, [r0, #20]
 800f7ce:	6103      	str	r3, [r0, #16]
 800f7d0:	bd10      	pop	{r4, pc}
 800f7d2:	bf00      	nop
 800f7d4:	08012380 	.word	0x08012380
 800f7d8:	080123f4 	.word	0x080123f4

0800f7dc <__multiply>:
 800f7dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f7e0:	4614      	mov	r4, r2
 800f7e2:	690a      	ldr	r2, [r1, #16]
 800f7e4:	6923      	ldr	r3, [r4, #16]
 800f7e6:	460d      	mov	r5, r1
 800f7e8:	429a      	cmp	r2, r3
 800f7ea:	bfbe      	ittt	lt
 800f7ec:	460b      	movlt	r3, r1
 800f7ee:	4625      	movlt	r5, r4
 800f7f0:	461c      	movlt	r4, r3
 800f7f2:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800f7f6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800f7fa:	68ab      	ldr	r3, [r5, #8]
 800f7fc:	6869      	ldr	r1, [r5, #4]
 800f7fe:	eb0a 0709 	add.w	r7, sl, r9
 800f802:	42bb      	cmp	r3, r7
 800f804:	b085      	sub	sp, #20
 800f806:	bfb8      	it	lt
 800f808:	3101      	addlt	r1, #1
 800f80a:	f7ff fed7 	bl	800f5bc <_Balloc>
 800f80e:	b930      	cbnz	r0, 800f81e <__multiply+0x42>
 800f810:	4602      	mov	r2, r0
 800f812:	f240 115d 	movw	r1, #349	; 0x15d
 800f816:	4b41      	ldr	r3, [pc, #260]	; (800f91c <__multiply+0x140>)
 800f818:	4841      	ldr	r0, [pc, #260]	; (800f920 <__multiply+0x144>)
 800f81a:	f7fd feaf 	bl	800d57c <__assert_func>
 800f81e:	f100 0614 	add.w	r6, r0, #20
 800f822:	4633      	mov	r3, r6
 800f824:	2200      	movs	r2, #0
 800f826:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800f82a:	4543      	cmp	r3, r8
 800f82c:	d31e      	bcc.n	800f86c <__multiply+0x90>
 800f82e:	f105 0c14 	add.w	ip, r5, #20
 800f832:	f104 0314 	add.w	r3, r4, #20
 800f836:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800f83a:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800f83e:	9202      	str	r2, [sp, #8]
 800f840:	ebac 0205 	sub.w	r2, ip, r5
 800f844:	3a15      	subs	r2, #21
 800f846:	f022 0203 	bic.w	r2, r2, #3
 800f84a:	3204      	adds	r2, #4
 800f84c:	f105 0115 	add.w	r1, r5, #21
 800f850:	458c      	cmp	ip, r1
 800f852:	bf38      	it	cc
 800f854:	2204      	movcc	r2, #4
 800f856:	9201      	str	r2, [sp, #4]
 800f858:	9a02      	ldr	r2, [sp, #8]
 800f85a:	9303      	str	r3, [sp, #12]
 800f85c:	429a      	cmp	r2, r3
 800f85e:	d808      	bhi.n	800f872 <__multiply+0x96>
 800f860:	2f00      	cmp	r7, #0
 800f862:	dc55      	bgt.n	800f910 <__multiply+0x134>
 800f864:	6107      	str	r7, [r0, #16]
 800f866:	b005      	add	sp, #20
 800f868:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f86c:	f843 2b04 	str.w	r2, [r3], #4
 800f870:	e7db      	b.n	800f82a <__multiply+0x4e>
 800f872:	f8b3 a000 	ldrh.w	sl, [r3]
 800f876:	f1ba 0f00 	cmp.w	sl, #0
 800f87a:	d020      	beq.n	800f8be <__multiply+0xe2>
 800f87c:	46b1      	mov	r9, r6
 800f87e:	2200      	movs	r2, #0
 800f880:	f105 0e14 	add.w	lr, r5, #20
 800f884:	f85e 4b04 	ldr.w	r4, [lr], #4
 800f888:	f8d9 b000 	ldr.w	fp, [r9]
 800f88c:	b2a1      	uxth	r1, r4
 800f88e:	fa1f fb8b 	uxth.w	fp, fp
 800f892:	fb0a b101 	mla	r1, sl, r1, fp
 800f896:	4411      	add	r1, r2
 800f898:	f8d9 2000 	ldr.w	r2, [r9]
 800f89c:	0c24      	lsrs	r4, r4, #16
 800f89e:	0c12      	lsrs	r2, r2, #16
 800f8a0:	fb0a 2404 	mla	r4, sl, r4, r2
 800f8a4:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800f8a8:	b289      	uxth	r1, r1
 800f8aa:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800f8ae:	45f4      	cmp	ip, lr
 800f8b0:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800f8b4:	f849 1b04 	str.w	r1, [r9], #4
 800f8b8:	d8e4      	bhi.n	800f884 <__multiply+0xa8>
 800f8ba:	9901      	ldr	r1, [sp, #4]
 800f8bc:	5072      	str	r2, [r6, r1]
 800f8be:	9a03      	ldr	r2, [sp, #12]
 800f8c0:	3304      	adds	r3, #4
 800f8c2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800f8c6:	f1b9 0f00 	cmp.w	r9, #0
 800f8ca:	d01f      	beq.n	800f90c <__multiply+0x130>
 800f8cc:	46b6      	mov	lr, r6
 800f8ce:	f04f 0a00 	mov.w	sl, #0
 800f8d2:	6834      	ldr	r4, [r6, #0]
 800f8d4:	f105 0114 	add.w	r1, r5, #20
 800f8d8:	880a      	ldrh	r2, [r1, #0]
 800f8da:	f8be b002 	ldrh.w	fp, [lr, #2]
 800f8de:	b2a4      	uxth	r4, r4
 800f8e0:	fb09 b202 	mla	r2, r9, r2, fp
 800f8e4:	4492      	add	sl, r2
 800f8e6:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800f8ea:	f84e 4b04 	str.w	r4, [lr], #4
 800f8ee:	f851 4b04 	ldr.w	r4, [r1], #4
 800f8f2:	f8be 2000 	ldrh.w	r2, [lr]
 800f8f6:	0c24      	lsrs	r4, r4, #16
 800f8f8:	fb09 2404 	mla	r4, r9, r4, r2
 800f8fc:	458c      	cmp	ip, r1
 800f8fe:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800f902:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800f906:	d8e7      	bhi.n	800f8d8 <__multiply+0xfc>
 800f908:	9a01      	ldr	r2, [sp, #4]
 800f90a:	50b4      	str	r4, [r6, r2]
 800f90c:	3604      	adds	r6, #4
 800f90e:	e7a3      	b.n	800f858 <__multiply+0x7c>
 800f910:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f914:	2b00      	cmp	r3, #0
 800f916:	d1a5      	bne.n	800f864 <__multiply+0x88>
 800f918:	3f01      	subs	r7, #1
 800f91a:	e7a1      	b.n	800f860 <__multiply+0x84>
 800f91c:	08012380 	.word	0x08012380
 800f920:	080123f4 	.word	0x080123f4

0800f924 <__pow5mult>:
 800f924:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f928:	4615      	mov	r5, r2
 800f92a:	f012 0203 	ands.w	r2, r2, #3
 800f92e:	4606      	mov	r6, r0
 800f930:	460f      	mov	r7, r1
 800f932:	d007      	beq.n	800f944 <__pow5mult+0x20>
 800f934:	4c25      	ldr	r4, [pc, #148]	; (800f9cc <__pow5mult+0xa8>)
 800f936:	3a01      	subs	r2, #1
 800f938:	2300      	movs	r3, #0
 800f93a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f93e:	f7ff fe9f 	bl	800f680 <__multadd>
 800f942:	4607      	mov	r7, r0
 800f944:	10ad      	asrs	r5, r5, #2
 800f946:	d03d      	beq.n	800f9c4 <__pow5mult+0xa0>
 800f948:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800f94a:	b97c      	cbnz	r4, 800f96c <__pow5mult+0x48>
 800f94c:	2010      	movs	r0, #16
 800f94e:	f7ff fe05 	bl	800f55c <malloc>
 800f952:	4602      	mov	r2, r0
 800f954:	6270      	str	r0, [r6, #36]	; 0x24
 800f956:	b928      	cbnz	r0, 800f964 <__pow5mult+0x40>
 800f958:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800f95c:	4b1c      	ldr	r3, [pc, #112]	; (800f9d0 <__pow5mult+0xac>)
 800f95e:	481d      	ldr	r0, [pc, #116]	; (800f9d4 <__pow5mult+0xb0>)
 800f960:	f7fd fe0c 	bl	800d57c <__assert_func>
 800f964:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f968:	6004      	str	r4, [r0, #0]
 800f96a:	60c4      	str	r4, [r0, #12]
 800f96c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f970:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f974:	b94c      	cbnz	r4, 800f98a <__pow5mult+0x66>
 800f976:	f240 2171 	movw	r1, #625	; 0x271
 800f97a:	4630      	mov	r0, r6
 800f97c:	f7ff ff18 	bl	800f7b0 <__i2b>
 800f980:	2300      	movs	r3, #0
 800f982:	4604      	mov	r4, r0
 800f984:	f8c8 0008 	str.w	r0, [r8, #8]
 800f988:	6003      	str	r3, [r0, #0]
 800f98a:	f04f 0900 	mov.w	r9, #0
 800f98e:	07eb      	lsls	r3, r5, #31
 800f990:	d50a      	bpl.n	800f9a8 <__pow5mult+0x84>
 800f992:	4639      	mov	r1, r7
 800f994:	4622      	mov	r2, r4
 800f996:	4630      	mov	r0, r6
 800f998:	f7ff ff20 	bl	800f7dc <__multiply>
 800f99c:	4680      	mov	r8, r0
 800f99e:	4639      	mov	r1, r7
 800f9a0:	4630      	mov	r0, r6
 800f9a2:	f7ff fe4b 	bl	800f63c <_Bfree>
 800f9a6:	4647      	mov	r7, r8
 800f9a8:	106d      	asrs	r5, r5, #1
 800f9aa:	d00b      	beq.n	800f9c4 <__pow5mult+0xa0>
 800f9ac:	6820      	ldr	r0, [r4, #0]
 800f9ae:	b938      	cbnz	r0, 800f9c0 <__pow5mult+0x9c>
 800f9b0:	4622      	mov	r2, r4
 800f9b2:	4621      	mov	r1, r4
 800f9b4:	4630      	mov	r0, r6
 800f9b6:	f7ff ff11 	bl	800f7dc <__multiply>
 800f9ba:	6020      	str	r0, [r4, #0]
 800f9bc:	f8c0 9000 	str.w	r9, [r0]
 800f9c0:	4604      	mov	r4, r0
 800f9c2:	e7e4      	b.n	800f98e <__pow5mult+0x6a>
 800f9c4:	4638      	mov	r0, r7
 800f9c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f9ca:	bf00      	nop
 800f9cc:	08012548 	.word	0x08012548
 800f9d0:	0801230a 	.word	0x0801230a
 800f9d4:	080123f4 	.word	0x080123f4

0800f9d8 <__lshift>:
 800f9d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f9dc:	460c      	mov	r4, r1
 800f9de:	4607      	mov	r7, r0
 800f9e0:	4691      	mov	r9, r2
 800f9e2:	6923      	ldr	r3, [r4, #16]
 800f9e4:	6849      	ldr	r1, [r1, #4]
 800f9e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f9ea:	68a3      	ldr	r3, [r4, #8]
 800f9ec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f9f0:	f108 0601 	add.w	r6, r8, #1
 800f9f4:	42b3      	cmp	r3, r6
 800f9f6:	db0b      	blt.n	800fa10 <__lshift+0x38>
 800f9f8:	4638      	mov	r0, r7
 800f9fa:	f7ff fddf 	bl	800f5bc <_Balloc>
 800f9fe:	4605      	mov	r5, r0
 800fa00:	b948      	cbnz	r0, 800fa16 <__lshift+0x3e>
 800fa02:	4602      	mov	r2, r0
 800fa04:	f240 11d9 	movw	r1, #473	; 0x1d9
 800fa08:	4b27      	ldr	r3, [pc, #156]	; (800faa8 <__lshift+0xd0>)
 800fa0a:	4828      	ldr	r0, [pc, #160]	; (800faac <__lshift+0xd4>)
 800fa0c:	f7fd fdb6 	bl	800d57c <__assert_func>
 800fa10:	3101      	adds	r1, #1
 800fa12:	005b      	lsls	r3, r3, #1
 800fa14:	e7ee      	b.n	800f9f4 <__lshift+0x1c>
 800fa16:	2300      	movs	r3, #0
 800fa18:	f100 0114 	add.w	r1, r0, #20
 800fa1c:	f100 0210 	add.w	r2, r0, #16
 800fa20:	4618      	mov	r0, r3
 800fa22:	4553      	cmp	r3, sl
 800fa24:	db33      	blt.n	800fa8e <__lshift+0xb6>
 800fa26:	6920      	ldr	r0, [r4, #16]
 800fa28:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fa2c:	f104 0314 	add.w	r3, r4, #20
 800fa30:	f019 091f 	ands.w	r9, r9, #31
 800fa34:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fa38:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800fa3c:	d02b      	beq.n	800fa96 <__lshift+0xbe>
 800fa3e:	468a      	mov	sl, r1
 800fa40:	2200      	movs	r2, #0
 800fa42:	f1c9 0e20 	rsb	lr, r9, #32
 800fa46:	6818      	ldr	r0, [r3, #0]
 800fa48:	fa00 f009 	lsl.w	r0, r0, r9
 800fa4c:	4302      	orrs	r2, r0
 800fa4e:	f84a 2b04 	str.w	r2, [sl], #4
 800fa52:	f853 2b04 	ldr.w	r2, [r3], #4
 800fa56:	459c      	cmp	ip, r3
 800fa58:	fa22 f20e 	lsr.w	r2, r2, lr
 800fa5c:	d8f3      	bhi.n	800fa46 <__lshift+0x6e>
 800fa5e:	ebac 0304 	sub.w	r3, ip, r4
 800fa62:	3b15      	subs	r3, #21
 800fa64:	f023 0303 	bic.w	r3, r3, #3
 800fa68:	3304      	adds	r3, #4
 800fa6a:	f104 0015 	add.w	r0, r4, #21
 800fa6e:	4584      	cmp	ip, r0
 800fa70:	bf38      	it	cc
 800fa72:	2304      	movcc	r3, #4
 800fa74:	50ca      	str	r2, [r1, r3]
 800fa76:	b10a      	cbz	r2, 800fa7c <__lshift+0xa4>
 800fa78:	f108 0602 	add.w	r6, r8, #2
 800fa7c:	3e01      	subs	r6, #1
 800fa7e:	4638      	mov	r0, r7
 800fa80:	4621      	mov	r1, r4
 800fa82:	612e      	str	r6, [r5, #16]
 800fa84:	f7ff fdda 	bl	800f63c <_Bfree>
 800fa88:	4628      	mov	r0, r5
 800fa8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fa8e:	f842 0f04 	str.w	r0, [r2, #4]!
 800fa92:	3301      	adds	r3, #1
 800fa94:	e7c5      	b.n	800fa22 <__lshift+0x4a>
 800fa96:	3904      	subs	r1, #4
 800fa98:	f853 2b04 	ldr.w	r2, [r3], #4
 800fa9c:	459c      	cmp	ip, r3
 800fa9e:	f841 2f04 	str.w	r2, [r1, #4]!
 800faa2:	d8f9      	bhi.n	800fa98 <__lshift+0xc0>
 800faa4:	e7ea      	b.n	800fa7c <__lshift+0xa4>
 800faa6:	bf00      	nop
 800faa8:	08012380 	.word	0x08012380
 800faac:	080123f4 	.word	0x080123f4

0800fab0 <__mcmp>:
 800fab0:	4603      	mov	r3, r0
 800fab2:	690a      	ldr	r2, [r1, #16]
 800fab4:	6900      	ldr	r0, [r0, #16]
 800fab6:	b530      	push	{r4, r5, lr}
 800fab8:	1a80      	subs	r0, r0, r2
 800faba:	d10d      	bne.n	800fad8 <__mcmp+0x28>
 800fabc:	3314      	adds	r3, #20
 800fabe:	3114      	adds	r1, #20
 800fac0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800fac4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800fac8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800facc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800fad0:	4295      	cmp	r5, r2
 800fad2:	d002      	beq.n	800fada <__mcmp+0x2a>
 800fad4:	d304      	bcc.n	800fae0 <__mcmp+0x30>
 800fad6:	2001      	movs	r0, #1
 800fad8:	bd30      	pop	{r4, r5, pc}
 800fada:	42a3      	cmp	r3, r4
 800fadc:	d3f4      	bcc.n	800fac8 <__mcmp+0x18>
 800fade:	e7fb      	b.n	800fad8 <__mcmp+0x28>
 800fae0:	f04f 30ff 	mov.w	r0, #4294967295
 800fae4:	e7f8      	b.n	800fad8 <__mcmp+0x28>
	...

0800fae8 <__mdiff>:
 800fae8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800faec:	460c      	mov	r4, r1
 800faee:	4606      	mov	r6, r0
 800faf0:	4611      	mov	r1, r2
 800faf2:	4620      	mov	r0, r4
 800faf4:	4692      	mov	sl, r2
 800faf6:	f7ff ffdb 	bl	800fab0 <__mcmp>
 800fafa:	1e05      	subs	r5, r0, #0
 800fafc:	d111      	bne.n	800fb22 <__mdiff+0x3a>
 800fafe:	4629      	mov	r1, r5
 800fb00:	4630      	mov	r0, r6
 800fb02:	f7ff fd5b 	bl	800f5bc <_Balloc>
 800fb06:	4602      	mov	r2, r0
 800fb08:	b928      	cbnz	r0, 800fb16 <__mdiff+0x2e>
 800fb0a:	f240 2132 	movw	r1, #562	; 0x232
 800fb0e:	4b3c      	ldr	r3, [pc, #240]	; (800fc00 <__mdiff+0x118>)
 800fb10:	483c      	ldr	r0, [pc, #240]	; (800fc04 <__mdiff+0x11c>)
 800fb12:	f7fd fd33 	bl	800d57c <__assert_func>
 800fb16:	2301      	movs	r3, #1
 800fb18:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800fb1c:	4610      	mov	r0, r2
 800fb1e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb22:	bfa4      	itt	ge
 800fb24:	4653      	movge	r3, sl
 800fb26:	46a2      	movge	sl, r4
 800fb28:	4630      	mov	r0, r6
 800fb2a:	f8da 1004 	ldr.w	r1, [sl, #4]
 800fb2e:	bfa6      	itte	ge
 800fb30:	461c      	movge	r4, r3
 800fb32:	2500      	movge	r5, #0
 800fb34:	2501      	movlt	r5, #1
 800fb36:	f7ff fd41 	bl	800f5bc <_Balloc>
 800fb3a:	4602      	mov	r2, r0
 800fb3c:	b918      	cbnz	r0, 800fb46 <__mdiff+0x5e>
 800fb3e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800fb42:	4b2f      	ldr	r3, [pc, #188]	; (800fc00 <__mdiff+0x118>)
 800fb44:	e7e4      	b.n	800fb10 <__mdiff+0x28>
 800fb46:	f100 0814 	add.w	r8, r0, #20
 800fb4a:	f8da 7010 	ldr.w	r7, [sl, #16]
 800fb4e:	60c5      	str	r5, [r0, #12]
 800fb50:	f04f 0c00 	mov.w	ip, #0
 800fb54:	f10a 0514 	add.w	r5, sl, #20
 800fb58:	f10a 0010 	add.w	r0, sl, #16
 800fb5c:	46c2      	mov	sl, r8
 800fb5e:	6926      	ldr	r6, [r4, #16]
 800fb60:	f104 0914 	add.w	r9, r4, #20
 800fb64:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800fb68:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800fb6c:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800fb70:	f859 3b04 	ldr.w	r3, [r9], #4
 800fb74:	fa1f f18b 	uxth.w	r1, fp
 800fb78:	4461      	add	r1, ip
 800fb7a:	fa1f fc83 	uxth.w	ip, r3
 800fb7e:	0c1b      	lsrs	r3, r3, #16
 800fb80:	eba1 010c 	sub.w	r1, r1, ip
 800fb84:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800fb88:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800fb8c:	b289      	uxth	r1, r1
 800fb8e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800fb92:	454e      	cmp	r6, r9
 800fb94:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800fb98:	f84a 3b04 	str.w	r3, [sl], #4
 800fb9c:	d8e6      	bhi.n	800fb6c <__mdiff+0x84>
 800fb9e:	1b33      	subs	r3, r6, r4
 800fba0:	3b15      	subs	r3, #21
 800fba2:	f023 0303 	bic.w	r3, r3, #3
 800fba6:	3415      	adds	r4, #21
 800fba8:	3304      	adds	r3, #4
 800fbaa:	42a6      	cmp	r6, r4
 800fbac:	bf38      	it	cc
 800fbae:	2304      	movcc	r3, #4
 800fbb0:	441d      	add	r5, r3
 800fbb2:	4443      	add	r3, r8
 800fbb4:	461e      	mov	r6, r3
 800fbb6:	462c      	mov	r4, r5
 800fbb8:	4574      	cmp	r4, lr
 800fbba:	d30e      	bcc.n	800fbda <__mdiff+0xf2>
 800fbbc:	f10e 0103 	add.w	r1, lr, #3
 800fbc0:	1b49      	subs	r1, r1, r5
 800fbc2:	f021 0103 	bic.w	r1, r1, #3
 800fbc6:	3d03      	subs	r5, #3
 800fbc8:	45ae      	cmp	lr, r5
 800fbca:	bf38      	it	cc
 800fbcc:	2100      	movcc	r1, #0
 800fbce:	4419      	add	r1, r3
 800fbd0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800fbd4:	b18b      	cbz	r3, 800fbfa <__mdiff+0x112>
 800fbd6:	6117      	str	r7, [r2, #16]
 800fbd8:	e7a0      	b.n	800fb1c <__mdiff+0x34>
 800fbda:	f854 8b04 	ldr.w	r8, [r4], #4
 800fbde:	fa1f f188 	uxth.w	r1, r8
 800fbe2:	4461      	add	r1, ip
 800fbe4:	1408      	asrs	r0, r1, #16
 800fbe6:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800fbea:	b289      	uxth	r1, r1
 800fbec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800fbf0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800fbf4:	f846 1b04 	str.w	r1, [r6], #4
 800fbf8:	e7de      	b.n	800fbb8 <__mdiff+0xd0>
 800fbfa:	3f01      	subs	r7, #1
 800fbfc:	e7e8      	b.n	800fbd0 <__mdiff+0xe8>
 800fbfe:	bf00      	nop
 800fc00:	08012380 	.word	0x08012380
 800fc04:	080123f4 	.word	0x080123f4

0800fc08 <__d2b>:
 800fc08:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800fc0c:	2101      	movs	r1, #1
 800fc0e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800fc12:	4690      	mov	r8, r2
 800fc14:	461d      	mov	r5, r3
 800fc16:	f7ff fcd1 	bl	800f5bc <_Balloc>
 800fc1a:	4604      	mov	r4, r0
 800fc1c:	b930      	cbnz	r0, 800fc2c <__d2b+0x24>
 800fc1e:	4602      	mov	r2, r0
 800fc20:	f240 310a 	movw	r1, #778	; 0x30a
 800fc24:	4b24      	ldr	r3, [pc, #144]	; (800fcb8 <__d2b+0xb0>)
 800fc26:	4825      	ldr	r0, [pc, #148]	; (800fcbc <__d2b+0xb4>)
 800fc28:	f7fd fca8 	bl	800d57c <__assert_func>
 800fc2c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800fc30:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800fc34:	bb2d      	cbnz	r5, 800fc82 <__d2b+0x7a>
 800fc36:	9301      	str	r3, [sp, #4]
 800fc38:	f1b8 0300 	subs.w	r3, r8, #0
 800fc3c:	d026      	beq.n	800fc8c <__d2b+0x84>
 800fc3e:	4668      	mov	r0, sp
 800fc40:	9300      	str	r3, [sp, #0]
 800fc42:	f7ff fd87 	bl	800f754 <__lo0bits>
 800fc46:	9900      	ldr	r1, [sp, #0]
 800fc48:	b1f0      	cbz	r0, 800fc88 <__d2b+0x80>
 800fc4a:	9a01      	ldr	r2, [sp, #4]
 800fc4c:	f1c0 0320 	rsb	r3, r0, #32
 800fc50:	fa02 f303 	lsl.w	r3, r2, r3
 800fc54:	430b      	orrs	r3, r1
 800fc56:	40c2      	lsrs	r2, r0
 800fc58:	6163      	str	r3, [r4, #20]
 800fc5a:	9201      	str	r2, [sp, #4]
 800fc5c:	9b01      	ldr	r3, [sp, #4]
 800fc5e:	2b00      	cmp	r3, #0
 800fc60:	bf14      	ite	ne
 800fc62:	2102      	movne	r1, #2
 800fc64:	2101      	moveq	r1, #1
 800fc66:	61a3      	str	r3, [r4, #24]
 800fc68:	6121      	str	r1, [r4, #16]
 800fc6a:	b1c5      	cbz	r5, 800fc9e <__d2b+0x96>
 800fc6c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800fc70:	4405      	add	r5, r0
 800fc72:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800fc76:	603d      	str	r5, [r7, #0]
 800fc78:	6030      	str	r0, [r6, #0]
 800fc7a:	4620      	mov	r0, r4
 800fc7c:	b002      	add	sp, #8
 800fc7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fc82:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800fc86:	e7d6      	b.n	800fc36 <__d2b+0x2e>
 800fc88:	6161      	str	r1, [r4, #20]
 800fc8a:	e7e7      	b.n	800fc5c <__d2b+0x54>
 800fc8c:	a801      	add	r0, sp, #4
 800fc8e:	f7ff fd61 	bl	800f754 <__lo0bits>
 800fc92:	2101      	movs	r1, #1
 800fc94:	9b01      	ldr	r3, [sp, #4]
 800fc96:	6121      	str	r1, [r4, #16]
 800fc98:	6163      	str	r3, [r4, #20]
 800fc9a:	3020      	adds	r0, #32
 800fc9c:	e7e5      	b.n	800fc6a <__d2b+0x62>
 800fc9e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800fca2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800fca6:	6038      	str	r0, [r7, #0]
 800fca8:	6918      	ldr	r0, [r3, #16]
 800fcaa:	f7ff fd33 	bl	800f714 <__hi0bits>
 800fcae:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800fcb2:	6031      	str	r1, [r6, #0]
 800fcb4:	e7e1      	b.n	800fc7a <__d2b+0x72>
 800fcb6:	bf00      	nop
 800fcb8:	08012380 	.word	0x08012380
 800fcbc:	080123f4 	.word	0x080123f4

0800fcc0 <_calloc_r>:
 800fcc0:	b538      	push	{r3, r4, r5, lr}
 800fcc2:	fb02 f501 	mul.w	r5, r2, r1
 800fcc6:	4629      	mov	r1, r5
 800fcc8:	f000 f854 	bl	800fd74 <_malloc_r>
 800fccc:	4604      	mov	r4, r0
 800fcce:	b118      	cbz	r0, 800fcd8 <_calloc_r+0x18>
 800fcd0:	462a      	mov	r2, r5
 800fcd2:	2100      	movs	r1, #0
 800fcd4:	f7fd fcba 	bl	800d64c <memset>
 800fcd8:	4620      	mov	r0, r4
 800fcda:	bd38      	pop	{r3, r4, r5, pc}

0800fcdc <_free_r>:
 800fcdc:	b538      	push	{r3, r4, r5, lr}
 800fcde:	4605      	mov	r5, r0
 800fce0:	2900      	cmp	r1, #0
 800fce2:	d043      	beq.n	800fd6c <_free_r+0x90>
 800fce4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fce8:	1f0c      	subs	r4, r1, #4
 800fcea:	2b00      	cmp	r3, #0
 800fcec:	bfb8      	it	lt
 800fcee:	18e4      	addlt	r4, r4, r3
 800fcf0:	f000 fb1c 	bl	801032c <__malloc_lock>
 800fcf4:	4a1e      	ldr	r2, [pc, #120]	; (800fd70 <_free_r+0x94>)
 800fcf6:	6813      	ldr	r3, [r2, #0]
 800fcf8:	4610      	mov	r0, r2
 800fcfa:	b933      	cbnz	r3, 800fd0a <_free_r+0x2e>
 800fcfc:	6063      	str	r3, [r4, #4]
 800fcfe:	6014      	str	r4, [r2, #0]
 800fd00:	4628      	mov	r0, r5
 800fd02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fd06:	f000 bb17 	b.w	8010338 <__malloc_unlock>
 800fd0a:	42a3      	cmp	r3, r4
 800fd0c:	d90a      	bls.n	800fd24 <_free_r+0x48>
 800fd0e:	6821      	ldr	r1, [r4, #0]
 800fd10:	1862      	adds	r2, r4, r1
 800fd12:	4293      	cmp	r3, r2
 800fd14:	bf01      	itttt	eq
 800fd16:	681a      	ldreq	r2, [r3, #0]
 800fd18:	685b      	ldreq	r3, [r3, #4]
 800fd1a:	1852      	addeq	r2, r2, r1
 800fd1c:	6022      	streq	r2, [r4, #0]
 800fd1e:	6063      	str	r3, [r4, #4]
 800fd20:	6004      	str	r4, [r0, #0]
 800fd22:	e7ed      	b.n	800fd00 <_free_r+0x24>
 800fd24:	461a      	mov	r2, r3
 800fd26:	685b      	ldr	r3, [r3, #4]
 800fd28:	b10b      	cbz	r3, 800fd2e <_free_r+0x52>
 800fd2a:	42a3      	cmp	r3, r4
 800fd2c:	d9fa      	bls.n	800fd24 <_free_r+0x48>
 800fd2e:	6811      	ldr	r1, [r2, #0]
 800fd30:	1850      	adds	r0, r2, r1
 800fd32:	42a0      	cmp	r0, r4
 800fd34:	d10b      	bne.n	800fd4e <_free_r+0x72>
 800fd36:	6820      	ldr	r0, [r4, #0]
 800fd38:	4401      	add	r1, r0
 800fd3a:	1850      	adds	r0, r2, r1
 800fd3c:	4283      	cmp	r3, r0
 800fd3e:	6011      	str	r1, [r2, #0]
 800fd40:	d1de      	bne.n	800fd00 <_free_r+0x24>
 800fd42:	6818      	ldr	r0, [r3, #0]
 800fd44:	685b      	ldr	r3, [r3, #4]
 800fd46:	4401      	add	r1, r0
 800fd48:	6011      	str	r1, [r2, #0]
 800fd4a:	6053      	str	r3, [r2, #4]
 800fd4c:	e7d8      	b.n	800fd00 <_free_r+0x24>
 800fd4e:	d902      	bls.n	800fd56 <_free_r+0x7a>
 800fd50:	230c      	movs	r3, #12
 800fd52:	602b      	str	r3, [r5, #0]
 800fd54:	e7d4      	b.n	800fd00 <_free_r+0x24>
 800fd56:	6820      	ldr	r0, [r4, #0]
 800fd58:	1821      	adds	r1, r4, r0
 800fd5a:	428b      	cmp	r3, r1
 800fd5c:	bf01      	itttt	eq
 800fd5e:	6819      	ldreq	r1, [r3, #0]
 800fd60:	685b      	ldreq	r3, [r3, #4]
 800fd62:	1809      	addeq	r1, r1, r0
 800fd64:	6021      	streq	r1, [r4, #0]
 800fd66:	6063      	str	r3, [r4, #4]
 800fd68:	6054      	str	r4, [r2, #4]
 800fd6a:	e7c9      	b.n	800fd00 <_free_r+0x24>
 800fd6c:	bd38      	pop	{r3, r4, r5, pc}
 800fd6e:	bf00      	nop
 800fd70:	20003614 	.word	0x20003614

0800fd74 <_malloc_r>:
 800fd74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd76:	1ccd      	adds	r5, r1, #3
 800fd78:	f025 0503 	bic.w	r5, r5, #3
 800fd7c:	3508      	adds	r5, #8
 800fd7e:	2d0c      	cmp	r5, #12
 800fd80:	bf38      	it	cc
 800fd82:	250c      	movcc	r5, #12
 800fd84:	2d00      	cmp	r5, #0
 800fd86:	4606      	mov	r6, r0
 800fd88:	db01      	blt.n	800fd8e <_malloc_r+0x1a>
 800fd8a:	42a9      	cmp	r1, r5
 800fd8c:	d903      	bls.n	800fd96 <_malloc_r+0x22>
 800fd8e:	230c      	movs	r3, #12
 800fd90:	6033      	str	r3, [r6, #0]
 800fd92:	2000      	movs	r0, #0
 800fd94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fd96:	f000 fac9 	bl	801032c <__malloc_lock>
 800fd9a:	4921      	ldr	r1, [pc, #132]	; (800fe20 <_malloc_r+0xac>)
 800fd9c:	680a      	ldr	r2, [r1, #0]
 800fd9e:	4614      	mov	r4, r2
 800fda0:	b99c      	cbnz	r4, 800fdca <_malloc_r+0x56>
 800fda2:	4f20      	ldr	r7, [pc, #128]	; (800fe24 <_malloc_r+0xb0>)
 800fda4:	683b      	ldr	r3, [r7, #0]
 800fda6:	b923      	cbnz	r3, 800fdb2 <_malloc_r+0x3e>
 800fda8:	4621      	mov	r1, r4
 800fdaa:	4630      	mov	r0, r6
 800fdac:	f000 f9be 	bl	801012c <_sbrk_r>
 800fdb0:	6038      	str	r0, [r7, #0]
 800fdb2:	4629      	mov	r1, r5
 800fdb4:	4630      	mov	r0, r6
 800fdb6:	f000 f9b9 	bl	801012c <_sbrk_r>
 800fdba:	1c43      	adds	r3, r0, #1
 800fdbc:	d123      	bne.n	800fe06 <_malloc_r+0x92>
 800fdbe:	230c      	movs	r3, #12
 800fdc0:	4630      	mov	r0, r6
 800fdc2:	6033      	str	r3, [r6, #0]
 800fdc4:	f000 fab8 	bl	8010338 <__malloc_unlock>
 800fdc8:	e7e3      	b.n	800fd92 <_malloc_r+0x1e>
 800fdca:	6823      	ldr	r3, [r4, #0]
 800fdcc:	1b5b      	subs	r3, r3, r5
 800fdce:	d417      	bmi.n	800fe00 <_malloc_r+0x8c>
 800fdd0:	2b0b      	cmp	r3, #11
 800fdd2:	d903      	bls.n	800fddc <_malloc_r+0x68>
 800fdd4:	6023      	str	r3, [r4, #0]
 800fdd6:	441c      	add	r4, r3
 800fdd8:	6025      	str	r5, [r4, #0]
 800fdda:	e004      	b.n	800fde6 <_malloc_r+0x72>
 800fddc:	6863      	ldr	r3, [r4, #4]
 800fdde:	42a2      	cmp	r2, r4
 800fde0:	bf0c      	ite	eq
 800fde2:	600b      	streq	r3, [r1, #0]
 800fde4:	6053      	strne	r3, [r2, #4]
 800fde6:	4630      	mov	r0, r6
 800fde8:	f000 faa6 	bl	8010338 <__malloc_unlock>
 800fdec:	f104 000b 	add.w	r0, r4, #11
 800fdf0:	1d23      	adds	r3, r4, #4
 800fdf2:	f020 0007 	bic.w	r0, r0, #7
 800fdf6:	1ac2      	subs	r2, r0, r3
 800fdf8:	d0cc      	beq.n	800fd94 <_malloc_r+0x20>
 800fdfa:	1a1b      	subs	r3, r3, r0
 800fdfc:	50a3      	str	r3, [r4, r2]
 800fdfe:	e7c9      	b.n	800fd94 <_malloc_r+0x20>
 800fe00:	4622      	mov	r2, r4
 800fe02:	6864      	ldr	r4, [r4, #4]
 800fe04:	e7cc      	b.n	800fda0 <_malloc_r+0x2c>
 800fe06:	1cc4      	adds	r4, r0, #3
 800fe08:	f024 0403 	bic.w	r4, r4, #3
 800fe0c:	42a0      	cmp	r0, r4
 800fe0e:	d0e3      	beq.n	800fdd8 <_malloc_r+0x64>
 800fe10:	1a21      	subs	r1, r4, r0
 800fe12:	4630      	mov	r0, r6
 800fe14:	f000 f98a 	bl	801012c <_sbrk_r>
 800fe18:	3001      	adds	r0, #1
 800fe1a:	d1dd      	bne.n	800fdd8 <_malloc_r+0x64>
 800fe1c:	e7cf      	b.n	800fdbe <_malloc_r+0x4a>
 800fe1e:	bf00      	nop
 800fe20:	20003614 	.word	0x20003614
 800fe24:	20003618 	.word	0x20003618

0800fe28 <_realloc_r>:
 800fe28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe2a:	4607      	mov	r7, r0
 800fe2c:	4614      	mov	r4, r2
 800fe2e:	460e      	mov	r6, r1
 800fe30:	b921      	cbnz	r1, 800fe3c <_realloc_r+0x14>
 800fe32:	4611      	mov	r1, r2
 800fe34:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800fe38:	f7ff bf9c 	b.w	800fd74 <_malloc_r>
 800fe3c:	b922      	cbnz	r2, 800fe48 <_realloc_r+0x20>
 800fe3e:	f7ff ff4d 	bl	800fcdc <_free_r>
 800fe42:	4625      	mov	r5, r4
 800fe44:	4628      	mov	r0, r5
 800fe46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fe48:	f000 fa7c 	bl	8010344 <_malloc_usable_size_r>
 800fe4c:	42a0      	cmp	r0, r4
 800fe4e:	d20f      	bcs.n	800fe70 <_realloc_r+0x48>
 800fe50:	4621      	mov	r1, r4
 800fe52:	4638      	mov	r0, r7
 800fe54:	f7ff ff8e 	bl	800fd74 <_malloc_r>
 800fe58:	4605      	mov	r5, r0
 800fe5a:	2800      	cmp	r0, #0
 800fe5c:	d0f2      	beq.n	800fe44 <_realloc_r+0x1c>
 800fe5e:	4631      	mov	r1, r6
 800fe60:	4622      	mov	r2, r4
 800fe62:	f7fd fbe5 	bl	800d630 <memcpy>
 800fe66:	4631      	mov	r1, r6
 800fe68:	4638      	mov	r0, r7
 800fe6a:	f7ff ff37 	bl	800fcdc <_free_r>
 800fe6e:	e7e9      	b.n	800fe44 <_realloc_r+0x1c>
 800fe70:	4635      	mov	r5, r6
 800fe72:	e7e7      	b.n	800fe44 <_realloc_r+0x1c>

0800fe74 <__ssputs_r>:
 800fe74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fe78:	688e      	ldr	r6, [r1, #8]
 800fe7a:	4682      	mov	sl, r0
 800fe7c:	429e      	cmp	r6, r3
 800fe7e:	460c      	mov	r4, r1
 800fe80:	4690      	mov	r8, r2
 800fe82:	461f      	mov	r7, r3
 800fe84:	d838      	bhi.n	800fef8 <__ssputs_r+0x84>
 800fe86:	898a      	ldrh	r2, [r1, #12]
 800fe88:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800fe8c:	d032      	beq.n	800fef4 <__ssputs_r+0x80>
 800fe8e:	6825      	ldr	r5, [r4, #0]
 800fe90:	6909      	ldr	r1, [r1, #16]
 800fe92:	3301      	adds	r3, #1
 800fe94:	eba5 0901 	sub.w	r9, r5, r1
 800fe98:	6965      	ldr	r5, [r4, #20]
 800fe9a:	444b      	add	r3, r9
 800fe9c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fea0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fea4:	106d      	asrs	r5, r5, #1
 800fea6:	429d      	cmp	r5, r3
 800fea8:	bf38      	it	cc
 800feaa:	461d      	movcc	r5, r3
 800feac:	0553      	lsls	r3, r2, #21
 800feae:	d531      	bpl.n	800ff14 <__ssputs_r+0xa0>
 800feb0:	4629      	mov	r1, r5
 800feb2:	f7ff ff5f 	bl	800fd74 <_malloc_r>
 800feb6:	4606      	mov	r6, r0
 800feb8:	b950      	cbnz	r0, 800fed0 <__ssputs_r+0x5c>
 800feba:	230c      	movs	r3, #12
 800febc:	f04f 30ff 	mov.w	r0, #4294967295
 800fec0:	f8ca 3000 	str.w	r3, [sl]
 800fec4:	89a3      	ldrh	r3, [r4, #12]
 800fec6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800feca:	81a3      	strh	r3, [r4, #12]
 800fecc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fed0:	464a      	mov	r2, r9
 800fed2:	6921      	ldr	r1, [r4, #16]
 800fed4:	f7fd fbac 	bl	800d630 <memcpy>
 800fed8:	89a3      	ldrh	r3, [r4, #12]
 800feda:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800fede:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fee2:	81a3      	strh	r3, [r4, #12]
 800fee4:	6126      	str	r6, [r4, #16]
 800fee6:	444e      	add	r6, r9
 800fee8:	6026      	str	r6, [r4, #0]
 800feea:	463e      	mov	r6, r7
 800feec:	6165      	str	r5, [r4, #20]
 800feee:	eba5 0509 	sub.w	r5, r5, r9
 800fef2:	60a5      	str	r5, [r4, #8]
 800fef4:	42be      	cmp	r6, r7
 800fef6:	d900      	bls.n	800fefa <__ssputs_r+0x86>
 800fef8:	463e      	mov	r6, r7
 800fefa:	4632      	mov	r2, r6
 800fefc:	4641      	mov	r1, r8
 800fefe:	6820      	ldr	r0, [r4, #0]
 800ff00:	f7ff fb42 	bl	800f588 <memmove>
 800ff04:	68a3      	ldr	r3, [r4, #8]
 800ff06:	6822      	ldr	r2, [r4, #0]
 800ff08:	1b9b      	subs	r3, r3, r6
 800ff0a:	4432      	add	r2, r6
 800ff0c:	2000      	movs	r0, #0
 800ff0e:	60a3      	str	r3, [r4, #8]
 800ff10:	6022      	str	r2, [r4, #0]
 800ff12:	e7db      	b.n	800fecc <__ssputs_r+0x58>
 800ff14:	462a      	mov	r2, r5
 800ff16:	f7ff ff87 	bl	800fe28 <_realloc_r>
 800ff1a:	4606      	mov	r6, r0
 800ff1c:	2800      	cmp	r0, #0
 800ff1e:	d1e1      	bne.n	800fee4 <__ssputs_r+0x70>
 800ff20:	4650      	mov	r0, sl
 800ff22:	6921      	ldr	r1, [r4, #16]
 800ff24:	f7ff feda 	bl	800fcdc <_free_r>
 800ff28:	e7c7      	b.n	800feba <__ssputs_r+0x46>
	...

0800ff2c <_svfiprintf_r>:
 800ff2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff30:	4698      	mov	r8, r3
 800ff32:	898b      	ldrh	r3, [r1, #12]
 800ff34:	4607      	mov	r7, r0
 800ff36:	061b      	lsls	r3, r3, #24
 800ff38:	460d      	mov	r5, r1
 800ff3a:	4614      	mov	r4, r2
 800ff3c:	b09d      	sub	sp, #116	; 0x74
 800ff3e:	d50e      	bpl.n	800ff5e <_svfiprintf_r+0x32>
 800ff40:	690b      	ldr	r3, [r1, #16]
 800ff42:	b963      	cbnz	r3, 800ff5e <_svfiprintf_r+0x32>
 800ff44:	2140      	movs	r1, #64	; 0x40
 800ff46:	f7ff ff15 	bl	800fd74 <_malloc_r>
 800ff4a:	6028      	str	r0, [r5, #0]
 800ff4c:	6128      	str	r0, [r5, #16]
 800ff4e:	b920      	cbnz	r0, 800ff5a <_svfiprintf_r+0x2e>
 800ff50:	230c      	movs	r3, #12
 800ff52:	603b      	str	r3, [r7, #0]
 800ff54:	f04f 30ff 	mov.w	r0, #4294967295
 800ff58:	e0d1      	b.n	80100fe <_svfiprintf_r+0x1d2>
 800ff5a:	2340      	movs	r3, #64	; 0x40
 800ff5c:	616b      	str	r3, [r5, #20]
 800ff5e:	2300      	movs	r3, #0
 800ff60:	9309      	str	r3, [sp, #36]	; 0x24
 800ff62:	2320      	movs	r3, #32
 800ff64:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ff68:	2330      	movs	r3, #48	; 0x30
 800ff6a:	f04f 0901 	mov.w	r9, #1
 800ff6e:	f8cd 800c 	str.w	r8, [sp, #12]
 800ff72:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8010118 <_svfiprintf_r+0x1ec>
 800ff76:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ff7a:	4623      	mov	r3, r4
 800ff7c:	469a      	mov	sl, r3
 800ff7e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ff82:	b10a      	cbz	r2, 800ff88 <_svfiprintf_r+0x5c>
 800ff84:	2a25      	cmp	r2, #37	; 0x25
 800ff86:	d1f9      	bne.n	800ff7c <_svfiprintf_r+0x50>
 800ff88:	ebba 0b04 	subs.w	fp, sl, r4
 800ff8c:	d00b      	beq.n	800ffa6 <_svfiprintf_r+0x7a>
 800ff8e:	465b      	mov	r3, fp
 800ff90:	4622      	mov	r2, r4
 800ff92:	4629      	mov	r1, r5
 800ff94:	4638      	mov	r0, r7
 800ff96:	f7ff ff6d 	bl	800fe74 <__ssputs_r>
 800ff9a:	3001      	adds	r0, #1
 800ff9c:	f000 80aa 	beq.w	80100f4 <_svfiprintf_r+0x1c8>
 800ffa0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ffa2:	445a      	add	r2, fp
 800ffa4:	9209      	str	r2, [sp, #36]	; 0x24
 800ffa6:	f89a 3000 	ldrb.w	r3, [sl]
 800ffaa:	2b00      	cmp	r3, #0
 800ffac:	f000 80a2 	beq.w	80100f4 <_svfiprintf_r+0x1c8>
 800ffb0:	2300      	movs	r3, #0
 800ffb2:	f04f 32ff 	mov.w	r2, #4294967295
 800ffb6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ffba:	f10a 0a01 	add.w	sl, sl, #1
 800ffbe:	9304      	str	r3, [sp, #16]
 800ffc0:	9307      	str	r3, [sp, #28]
 800ffc2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ffc6:	931a      	str	r3, [sp, #104]	; 0x68
 800ffc8:	4654      	mov	r4, sl
 800ffca:	2205      	movs	r2, #5
 800ffcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ffd0:	4851      	ldr	r0, [pc, #324]	; (8010118 <_svfiprintf_r+0x1ec>)
 800ffd2:	f7ff facb 	bl	800f56c <memchr>
 800ffd6:	9a04      	ldr	r2, [sp, #16]
 800ffd8:	b9d8      	cbnz	r0, 8010012 <_svfiprintf_r+0xe6>
 800ffda:	06d0      	lsls	r0, r2, #27
 800ffdc:	bf44      	itt	mi
 800ffde:	2320      	movmi	r3, #32
 800ffe0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ffe4:	0711      	lsls	r1, r2, #28
 800ffe6:	bf44      	itt	mi
 800ffe8:	232b      	movmi	r3, #43	; 0x2b
 800ffea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ffee:	f89a 3000 	ldrb.w	r3, [sl]
 800fff2:	2b2a      	cmp	r3, #42	; 0x2a
 800fff4:	d015      	beq.n	8010022 <_svfiprintf_r+0xf6>
 800fff6:	4654      	mov	r4, sl
 800fff8:	2000      	movs	r0, #0
 800fffa:	f04f 0c0a 	mov.w	ip, #10
 800fffe:	9a07      	ldr	r2, [sp, #28]
 8010000:	4621      	mov	r1, r4
 8010002:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010006:	3b30      	subs	r3, #48	; 0x30
 8010008:	2b09      	cmp	r3, #9
 801000a:	d94e      	bls.n	80100aa <_svfiprintf_r+0x17e>
 801000c:	b1b0      	cbz	r0, 801003c <_svfiprintf_r+0x110>
 801000e:	9207      	str	r2, [sp, #28]
 8010010:	e014      	b.n	801003c <_svfiprintf_r+0x110>
 8010012:	eba0 0308 	sub.w	r3, r0, r8
 8010016:	fa09 f303 	lsl.w	r3, r9, r3
 801001a:	4313      	orrs	r3, r2
 801001c:	46a2      	mov	sl, r4
 801001e:	9304      	str	r3, [sp, #16]
 8010020:	e7d2      	b.n	800ffc8 <_svfiprintf_r+0x9c>
 8010022:	9b03      	ldr	r3, [sp, #12]
 8010024:	1d19      	adds	r1, r3, #4
 8010026:	681b      	ldr	r3, [r3, #0]
 8010028:	9103      	str	r1, [sp, #12]
 801002a:	2b00      	cmp	r3, #0
 801002c:	bfbb      	ittet	lt
 801002e:	425b      	neglt	r3, r3
 8010030:	f042 0202 	orrlt.w	r2, r2, #2
 8010034:	9307      	strge	r3, [sp, #28]
 8010036:	9307      	strlt	r3, [sp, #28]
 8010038:	bfb8      	it	lt
 801003a:	9204      	strlt	r2, [sp, #16]
 801003c:	7823      	ldrb	r3, [r4, #0]
 801003e:	2b2e      	cmp	r3, #46	; 0x2e
 8010040:	d10c      	bne.n	801005c <_svfiprintf_r+0x130>
 8010042:	7863      	ldrb	r3, [r4, #1]
 8010044:	2b2a      	cmp	r3, #42	; 0x2a
 8010046:	d135      	bne.n	80100b4 <_svfiprintf_r+0x188>
 8010048:	9b03      	ldr	r3, [sp, #12]
 801004a:	3402      	adds	r4, #2
 801004c:	1d1a      	adds	r2, r3, #4
 801004e:	681b      	ldr	r3, [r3, #0]
 8010050:	9203      	str	r2, [sp, #12]
 8010052:	2b00      	cmp	r3, #0
 8010054:	bfb8      	it	lt
 8010056:	f04f 33ff 	movlt.w	r3, #4294967295
 801005a:	9305      	str	r3, [sp, #20]
 801005c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8010128 <_svfiprintf_r+0x1fc>
 8010060:	2203      	movs	r2, #3
 8010062:	4650      	mov	r0, sl
 8010064:	7821      	ldrb	r1, [r4, #0]
 8010066:	f7ff fa81 	bl	800f56c <memchr>
 801006a:	b140      	cbz	r0, 801007e <_svfiprintf_r+0x152>
 801006c:	2340      	movs	r3, #64	; 0x40
 801006e:	eba0 000a 	sub.w	r0, r0, sl
 8010072:	fa03 f000 	lsl.w	r0, r3, r0
 8010076:	9b04      	ldr	r3, [sp, #16]
 8010078:	3401      	adds	r4, #1
 801007a:	4303      	orrs	r3, r0
 801007c:	9304      	str	r3, [sp, #16]
 801007e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010082:	2206      	movs	r2, #6
 8010084:	4825      	ldr	r0, [pc, #148]	; (801011c <_svfiprintf_r+0x1f0>)
 8010086:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801008a:	f7ff fa6f 	bl	800f56c <memchr>
 801008e:	2800      	cmp	r0, #0
 8010090:	d038      	beq.n	8010104 <_svfiprintf_r+0x1d8>
 8010092:	4b23      	ldr	r3, [pc, #140]	; (8010120 <_svfiprintf_r+0x1f4>)
 8010094:	bb1b      	cbnz	r3, 80100de <_svfiprintf_r+0x1b2>
 8010096:	9b03      	ldr	r3, [sp, #12]
 8010098:	3307      	adds	r3, #7
 801009a:	f023 0307 	bic.w	r3, r3, #7
 801009e:	3308      	adds	r3, #8
 80100a0:	9303      	str	r3, [sp, #12]
 80100a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80100a4:	4433      	add	r3, r6
 80100a6:	9309      	str	r3, [sp, #36]	; 0x24
 80100a8:	e767      	b.n	800ff7a <_svfiprintf_r+0x4e>
 80100aa:	460c      	mov	r4, r1
 80100ac:	2001      	movs	r0, #1
 80100ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80100b2:	e7a5      	b.n	8010000 <_svfiprintf_r+0xd4>
 80100b4:	2300      	movs	r3, #0
 80100b6:	f04f 0c0a 	mov.w	ip, #10
 80100ba:	4619      	mov	r1, r3
 80100bc:	3401      	adds	r4, #1
 80100be:	9305      	str	r3, [sp, #20]
 80100c0:	4620      	mov	r0, r4
 80100c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80100c6:	3a30      	subs	r2, #48	; 0x30
 80100c8:	2a09      	cmp	r2, #9
 80100ca:	d903      	bls.n	80100d4 <_svfiprintf_r+0x1a8>
 80100cc:	2b00      	cmp	r3, #0
 80100ce:	d0c5      	beq.n	801005c <_svfiprintf_r+0x130>
 80100d0:	9105      	str	r1, [sp, #20]
 80100d2:	e7c3      	b.n	801005c <_svfiprintf_r+0x130>
 80100d4:	4604      	mov	r4, r0
 80100d6:	2301      	movs	r3, #1
 80100d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80100dc:	e7f0      	b.n	80100c0 <_svfiprintf_r+0x194>
 80100de:	ab03      	add	r3, sp, #12
 80100e0:	9300      	str	r3, [sp, #0]
 80100e2:	462a      	mov	r2, r5
 80100e4:	4638      	mov	r0, r7
 80100e6:	4b0f      	ldr	r3, [pc, #60]	; (8010124 <_svfiprintf_r+0x1f8>)
 80100e8:	a904      	add	r1, sp, #16
 80100ea:	f7fd fcad 	bl	800da48 <_printf_float>
 80100ee:	1c42      	adds	r2, r0, #1
 80100f0:	4606      	mov	r6, r0
 80100f2:	d1d6      	bne.n	80100a2 <_svfiprintf_r+0x176>
 80100f4:	89ab      	ldrh	r3, [r5, #12]
 80100f6:	065b      	lsls	r3, r3, #25
 80100f8:	f53f af2c 	bmi.w	800ff54 <_svfiprintf_r+0x28>
 80100fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80100fe:	b01d      	add	sp, #116	; 0x74
 8010100:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010104:	ab03      	add	r3, sp, #12
 8010106:	9300      	str	r3, [sp, #0]
 8010108:	462a      	mov	r2, r5
 801010a:	4638      	mov	r0, r7
 801010c:	4b05      	ldr	r3, [pc, #20]	; (8010124 <_svfiprintf_r+0x1f8>)
 801010e:	a904      	add	r1, sp, #16
 8010110:	f7fd ff36 	bl	800df80 <_printf_i>
 8010114:	e7eb      	b.n	80100ee <_svfiprintf_r+0x1c2>
 8010116:	bf00      	nop
 8010118:	080122b8 	.word	0x080122b8
 801011c:	080122c2 	.word	0x080122c2
 8010120:	0800da49 	.word	0x0800da49
 8010124:	0800fe75 	.word	0x0800fe75
 8010128:	080122be 	.word	0x080122be

0801012c <_sbrk_r>:
 801012c:	b538      	push	{r3, r4, r5, lr}
 801012e:	2300      	movs	r3, #0
 8010130:	4d05      	ldr	r5, [pc, #20]	; (8010148 <_sbrk_r+0x1c>)
 8010132:	4604      	mov	r4, r0
 8010134:	4608      	mov	r0, r1
 8010136:	602b      	str	r3, [r5, #0]
 8010138:	f7f3 ffcc 	bl	80040d4 <_sbrk>
 801013c:	1c43      	adds	r3, r0, #1
 801013e:	d102      	bne.n	8010146 <_sbrk_r+0x1a>
 8010140:	682b      	ldr	r3, [r5, #0]
 8010142:	b103      	cbz	r3, 8010146 <_sbrk_r+0x1a>
 8010144:	6023      	str	r3, [r4, #0]
 8010146:	bd38      	pop	{r3, r4, r5, pc}
 8010148:	200038d8 	.word	0x200038d8

0801014c <_raise_r>:
 801014c:	291f      	cmp	r1, #31
 801014e:	b538      	push	{r3, r4, r5, lr}
 8010150:	4604      	mov	r4, r0
 8010152:	460d      	mov	r5, r1
 8010154:	d904      	bls.n	8010160 <_raise_r+0x14>
 8010156:	2316      	movs	r3, #22
 8010158:	6003      	str	r3, [r0, #0]
 801015a:	f04f 30ff 	mov.w	r0, #4294967295
 801015e:	bd38      	pop	{r3, r4, r5, pc}
 8010160:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8010162:	b112      	cbz	r2, 801016a <_raise_r+0x1e>
 8010164:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010168:	b94b      	cbnz	r3, 801017e <_raise_r+0x32>
 801016a:	4620      	mov	r0, r4
 801016c:	f000 f830 	bl	80101d0 <_getpid_r>
 8010170:	462a      	mov	r2, r5
 8010172:	4601      	mov	r1, r0
 8010174:	4620      	mov	r0, r4
 8010176:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801017a:	f000 b817 	b.w	80101ac <_kill_r>
 801017e:	2b01      	cmp	r3, #1
 8010180:	d00a      	beq.n	8010198 <_raise_r+0x4c>
 8010182:	1c59      	adds	r1, r3, #1
 8010184:	d103      	bne.n	801018e <_raise_r+0x42>
 8010186:	2316      	movs	r3, #22
 8010188:	6003      	str	r3, [r0, #0]
 801018a:	2001      	movs	r0, #1
 801018c:	e7e7      	b.n	801015e <_raise_r+0x12>
 801018e:	2400      	movs	r4, #0
 8010190:	4628      	mov	r0, r5
 8010192:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8010196:	4798      	blx	r3
 8010198:	2000      	movs	r0, #0
 801019a:	e7e0      	b.n	801015e <_raise_r+0x12>

0801019c <raise>:
 801019c:	4b02      	ldr	r3, [pc, #8]	; (80101a8 <raise+0xc>)
 801019e:	4601      	mov	r1, r0
 80101a0:	6818      	ldr	r0, [r3, #0]
 80101a2:	f7ff bfd3 	b.w	801014c <_raise_r>
 80101a6:	bf00      	nop
 80101a8:	20000154 	.word	0x20000154

080101ac <_kill_r>:
 80101ac:	b538      	push	{r3, r4, r5, lr}
 80101ae:	2300      	movs	r3, #0
 80101b0:	4d06      	ldr	r5, [pc, #24]	; (80101cc <_kill_r+0x20>)
 80101b2:	4604      	mov	r4, r0
 80101b4:	4608      	mov	r0, r1
 80101b6:	4611      	mov	r1, r2
 80101b8:	602b      	str	r3, [r5, #0]
 80101ba:	f7f3 ff08 	bl	8003fce <_kill>
 80101be:	1c43      	adds	r3, r0, #1
 80101c0:	d102      	bne.n	80101c8 <_kill_r+0x1c>
 80101c2:	682b      	ldr	r3, [r5, #0]
 80101c4:	b103      	cbz	r3, 80101c8 <_kill_r+0x1c>
 80101c6:	6023      	str	r3, [r4, #0]
 80101c8:	bd38      	pop	{r3, r4, r5, pc}
 80101ca:	bf00      	nop
 80101cc:	200038d8 	.word	0x200038d8

080101d0 <_getpid_r>:
 80101d0:	f7f3 bef6 	b.w	8003fc0 <_getpid>

080101d4 <__sread>:
 80101d4:	b510      	push	{r4, lr}
 80101d6:	460c      	mov	r4, r1
 80101d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80101dc:	f000 f8ba 	bl	8010354 <_read_r>
 80101e0:	2800      	cmp	r0, #0
 80101e2:	bfab      	itete	ge
 80101e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80101e6:	89a3      	ldrhlt	r3, [r4, #12]
 80101e8:	181b      	addge	r3, r3, r0
 80101ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80101ee:	bfac      	ite	ge
 80101f0:	6563      	strge	r3, [r4, #84]	; 0x54
 80101f2:	81a3      	strhlt	r3, [r4, #12]
 80101f4:	bd10      	pop	{r4, pc}

080101f6 <__swrite>:
 80101f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80101fa:	461f      	mov	r7, r3
 80101fc:	898b      	ldrh	r3, [r1, #12]
 80101fe:	4605      	mov	r5, r0
 8010200:	05db      	lsls	r3, r3, #23
 8010202:	460c      	mov	r4, r1
 8010204:	4616      	mov	r6, r2
 8010206:	d505      	bpl.n	8010214 <__swrite+0x1e>
 8010208:	2302      	movs	r3, #2
 801020a:	2200      	movs	r2, #0
 801020c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010210:	f000 f868 	bl	80102e4 <_lseek_r>
 8010214:	89a3      	ldrh	r3, [r4, #12]
 8010216:	4632      	mov	r2, r6
 8010218:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801021c:	81a3      	strh	r3, [r4, #12]
 801021e:	4628      	mov	r0, r5
 8010220:	463b      	mov	r3, r7
 8010222:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010226:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801022a:	f000 b817 	b.w	801025c <_write_r>

0801022e <__sseek>:
 801022e:	b510      	push	{r4, lr}
 8010230:	460c      	mov	r4, r1
 8010232:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010236:	f000 f855 	bl	80102e4 <_lseek_r>
 801023a:	1c43      	adds	r3, r0, #1
 801023c:	89a3      	ldrh	r3, [r4, #12]
 801023e:	bf15      	itete	ne
 8010240:	6560      	strne	r0, [r4, #84]	; 0x54
 8010242:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010246:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801024a:	81a3      	strheq	r3, [r4, #12]
 801024c:	bf18      	it	ne
 801024e:	81a3      	strhne	r3, [r4, #12]
 8010250:	bd10      	pop	{r4, pc}

08010252 <__sclose>:
 8010252:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010256:	f000 b813 	b.w	8010280 <_close_r>
	...

0801025c <_write_r>:
 801025c:	b538      	push	{r3, r4, r5, lr}
 801025e:	4604      	mov	r4, r0
 8010260:	4608      	mov	r0, r1
 8010262:	4611      	mov	r1, r2
 8010264:	2200      	movs	r2, #0
 8010266:	4d05      	ldr	r5, [pc, #20]	; (801027c <_write_r+0x20>)
 8010268:	602a      	str	r2, [r5, #0]
 801026a:	461a      	mov	r2, r3
 801026c:	f7f3 fee6 	bl	800403c <_write>
 8010270:	1c43      	adds	r3, r0, #1
 8010272:	d102      	bne.n	801027a <_write_r+0x1e>
 8010274:	682b      	ldr	r3, [r5, #0]
 8010276:	b103      	cbz	r3, 801027a <_write_r+0x1e>
 8010278:	6023      	str	r3, [r4, #0]
 801027a:	bd38      	pop	{r3, r4, r5, pc}
 801027c:	200038d8 	.word	0x200038d8

08010280 <_close_r>:
 8010280:	b538      	push	{r3, r4, r5, lr}
 8010282:	2300      	movs	r3, #0
 8010284:	4d05      	ldr	r5, [pc, #20]	; (801029c <_close_r+0x1c>)
 8010286:	4604      	mov	r4, r0
 8010288:	4608      	mov	r0, r1
 801028a:	602b      	str	r3, [r5, #0]
 801028c:	f7f3 fef2 	bl	8004074 <_close>
 8010290:	1c43      	adds	r3, r0, #1
 8010292:	d102      	bne.n	801029a <_close_r+0x1a>
 8010294:	682b      	ldr	r3, [r5, #0]
 8010296:	b103      	cbz	r3, 801029a <_close_r+0x1a>
 8010298:	6023      	str	r3, [r4, #0]
 801029a:	bd38      	pop	{r3, r4, r5, pc}
 801029c:	200038d8 	.word	0x200038d8

080102a0 <_fstat_r>:
 80102a0:	b538      	push	{r3, r4, r5, lr}
 80102a2:	2300      	movs	r3, #0
 80102a4:	4d06      	ldr	r5, [pc, #24]	; (80102c0 <_fstat_r+0x20>)
 80102a6:	4604      	mov	r4, r0
 80102a8:	4608      	mov	r0, r1
 80102aa:	4611      	mov	r1, r2
 80102ac:	602b      	str	r3, [r5, #0]
 80102ae:	f7f3 feec 	bl	800408a <_fstat>
 80102b2:	1c43      	adds	r3, r0, #1
 80102b4:	d102      	bne.n	80102bc <_fstat_r+0x1c>
 80102b6:	682b      	ldr	r3, [r5, #0]
 80102b8:	b103      	cbz	r3, 80102bc <_fstat_r+0x1c>
 80102ba:	6023      	str	r3, [r4, #0]
 80102bc:	bd38      	pop	{r3, r4, r5, pc}
 80102be:	bf00      	nop
 80102c0:	200038d8 	.word	0x200038d8

080102c4 <_isatty_r>:
 80102c4:	b538      	push	{r3, r4, r5, lr}
 80102c6:	2300      	movs	r3, #0
 80102c8:	4d05      	ldr	r5, [pc, #20]	; (80102e0 <_isatty_r+0x1c>)
 80102ca:	4604      	mov	r4, r0
 80102cc:	4608      	mov	r0, r1
 80102ce:	602b      	str	r3, [r5, #0]
 80102d0:	f7f3 feea 	bl	80040a8 <_isatty>
 80102d4:	1c43      	adds	r3, r0, #1
 80102d6:	d102      	bne.n	80102de <_isatty_r+0x1a>
 80102d8:	682b      	ldr	r3, [r5, #0]
 80102da:	b103      	cbz	r3, 80102de <_isatty_r+0x1a>
 80102dc:	6023      	str	r3, [r4, #0]
 80102de:	bd38      	pop	{r3, r4, r5, pc}
 80102e0:	200038d8 	.word	0x200038d8

080102e4 <_lseek_r>:
 80102e4:	b538      	push	{r3, r4, r5, lr}
 80102e6:	4604      	mov	r4, r0
 80102e8:	4608      	mov	r0, r1
 80102ea:	4611      	mov	r1, r2
 80102ec:	2200      	movs	r2, #0
 80102ee:	4d05      	ldr	r5, [pc, #20]	; (8010304 <_lseek_r+0x20>)
 80102f0:	602a      	str	r2, [r5, #0]
 80102f2:	461a      	mov	r2, r3
 80102f4:	f7f3 fee2 	bl	80040bc <_lseek>
 80102f8:	1c43      	adds	r3, r0, #1
 80102fa:	d102      	bne.n	8010302 <_lseek_r+0x1e>
 80102fc:	682b      	ldr	r3, [r5, #0]
 80102fe:	b103      	cbz	r3, 8010302 <_lseek_r+0x1e>
 8010300:	6023      	str	r3, [r4, #0]
 8010302:	bd38      	pop	{r3, r4, r5, pc}
 8010304:	200038d8 	.word	0x200038d8

08010308 <__ascii_mbtowc>:
 8010308:	b082      	sub	sp, #8
 801030a:	b901      	cbnz	r1, 801030e <__ascii_mbtowc+0x6>
 801030c:	a901      	add	r1, sp, #4
 801030e:	b142      	cbz	r2, 8010322 <__ascii_mbtowc+0x1a>
 8010310:	b14b      	cbz	r3, 8010326 <__ascii_mbtowc+0x1e>
 8010312:	7813      	ldrb	r3, [r2, #0]
 8010314:	600b      	str	r3, [r1, #0]
 8010316:	7812      	ldrb	r2, [r2, #0]
 8010318:	1e10      	subs	r0, r2, #0
 801031a:	bf18      	it	ne
 801031c:	2001      	movne	r0, #1
 801031e:	b002      	add	sp, #8
 8010320:	4770      	bx	lr
 8010322:	4610      	mov	r0, r2
 8010324:	e7fb      	b.n	801031e <__ascii_mbtowc+0x16>
 8010326:	f06f 0001 	mvn.w	r0, #1
 801032a:	e7f8      	b.n	801031e <__ascii_mbtowc+0x16>

0801032c <__malloc_lock>:
 801032c:	4801      	ldr	r0, [pc, #4]	; (8010334 <__malloc_lock+0x8>)
 801032e:	f7ff b8ae 	b.w	800f48e <__retarget_lock_acquire_recursive>
 8010332:	bf00      	nop
 8010334:	200038d0 	.word	0x200038d0

08010338 <__malloc_unlock>:
 8010338:	4801      	ldr	r0, [pc, #4]	; (8010340 <__malloc_unlock+0x8>)
 801033a:	f7ff b8a9 	b.w	800f490 <__retarget_lock_release_recursive>
 801033e:	bf00      	nop
 8010340:	200038d0 	.word	0x200038d0

08010344 <_malloc_usable_size_r>:
 8010344:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010348:	1f18      	subs	r0, r3, #4
 801034a:	2b00      	cmp	r3, #0
 801034c:	bfbc      	itt	lt
 801034e:	580b      	ldrlt	r3, [r1, r0]
 8010350:	18c0      	addlt	r0, r0, r3
 8010352:	4770      	bx	lr

08010354 <_read_r>:
 8010354:	b538      	push	{r3, r4, r5, lr}
 8010356:	4604      	mov	r4, r0
 8010358:	4608      	mov	r0, r1
 801035a:	4611      	mov	r1, r2
 801035c:	2200      	movs	r2, #0
 801035e:	4d05      	ldr	r5, [pc, #20]	; (8010374 <_read_r+0x20>)
 8010360:	602a      	str	r2, [r5, #0]
 8010362:	461a      	mov	r2, r3
 8010364:	f7f3 fe4d 	bl	8004002 <_read>
 8010368:	1c43      	adds	r3, r0, #1
 801036a:	d102      	bne.n	8010372 <_read_r+0x1e>
 801036c:	682b      	ldr	r3, [r5, #0]
 801036e:	b103      	cbz	r3, 8010372 <_read_r+0x1e>
 8010370:	6023      	str	r3, [r4, #0]
 8010372:	bd38      	pop	{r3, r4, r5, pc}
 8010374:	200038d8 	.word	0x200038d8

08010378 <__ascii_wctomb>:
 8010378:	4603      	mov	r3, r0
 801037a:	4608      	mov	r0, r1
 801037c:	b141      	cbz	r1, 8010390 <__ascii_wctomb+0x18>
 801037e:	2aff      	cmp	r2, #255	; 0xff
 8010380:	d904      	bls.n	801038c <__ascii_wctomb+0x14>
 8010382:	228a      	movs	r2, #138	; 0x8a
 8010384:	f04f 30ff 	mov.w	r0, #4294967295
 8010388:	601a      	str	r2, [r3, #0]
 801038a:	4770      	bx	lr
 801038c:	2001      	movs	r0, #1
 801038e:	700a      	strb	r2, [r1, #0]
 8010390:	4770      	bx	lr
	...

08010394 <pow>:
 8010394:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010398:	461f      	mov	r7, r3
 801039a:	4680      	mov	r8, r0
 801039c:	4689      	mov	r9, r1
 801039e:	4616      	mov	r6, r2
 80103a0:	f000 f8a6 	bl	80104f0 <__ieee754_pow>
 80103a4:	4b4d      	ldr	r3, [pc, #308]	; (80104dc <pow+0x148>)
 80103a6:	4604      	mov	r4, r0
 80103a8:	f993 3000 	ldrsb.w	r3, [r3]
 80103ac:	460d      	mov	r5, r1
 80103ae:	3301      	adds	r3, #1
 80103b0:	d015      	beq.n	80103de <pow+0x4a>
 80103b2:	4632      	mov	r2, r6
 80103b4:	463b      	mov	r3, r7
 80103b6:	4630      	mov	r0, r6
 80103b8:	4639      	mov	r1, r7
 80103ba:	f7f0 fba1 	bl	8000b00 <__aeabi_dcmpun>
 80103be:	b970      	cbnz	r0, 80103de <pow+0x4a>
 80103c0:	4642      	mov	r2, r8
 80103c2:	464b      	mov	r3, r9
 80103c4:	4640      	mov	r0, r8
 80103c6:	4649      	mov	r1, r9
 80103c8:	f7f0 fb9a 	bl	8000b00 <__aeabi_dcmpun>
 80103cc:	2200      	movs	r2, #0
 80103ce:	2300      	movs	r3, #0
 80103d0:	b148      	cbz	r0, 80103e6 <pow+0x52>
 80103d2:	4630      	mov	r0, r6
 80103d4:	4639      	mov	r1, r7
 80103d6:	f7f0 fb61 	bl	8000a9c <__aeabi_dcmpeq>
 80103da:	2800      	cmp	r0, #0
 80103dc:	d17b      	bne.n	80104d6 <pow+0x142>
 80103de:	4620      	mov	r0, r4
 80103e0:	4629      	mov	r1, r5
 80103e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80103e6:	4640      	mov	r0, r8
 80103e8:	4649      	mov	r1, r9
 80103ea:	f7f0 fb57 	bl	8000a9c <__aeabi_dcmpeq>
 80103ee:	b1e0      	cbz	r0, 801042a <pow+0x96>
 80103f0:	2200      	movs	r2, #0
 80103f2:	2300      	movs	r3, #0
 80103f4:	4630      	mov	r0, r6
 80103f6:	4639      	mov	r1, r7
 80103f8:	f7f0 fb50 	bl	8000a9c <__aeabi_dcmpeq>
 80103fc:	2800      	cmp	r0, #0
 80103fe:	d16a      	bne.n	80104d6 <pow+0x142>
 8010400:	4630      	mov	r0, r6
 8010402:	4639      	mov	r1, r7
 8010404:	f000 fe39 	bl	801107a <finite>
 8010408:	2800      	cmp	r0, #0
 801040a:	d0e8      	beq.n	80103de <pow+0x4a>
 801040c:	2200      	movs	r2, #0
 801040e:	2300      	movs	r3, #0
 8010410:	4630      	mov	r0, r6
 8010412:	4639      	mov	r1, r7
 8010414:	f7f0 fb4c 	bl	8000ab0 <__aeabi_dcmplt>
 8010418:	2800      	cmp	r0, #0
 801041a:	d0e0      	beq.n	80103de <pow+0x4a>
 801041c:	f7fd f8cc 	bl	800d5b8 <__errno>
 8010420:	2321      	movs	r3, #33	; 0x21
 8010422:	2400      	movs	r4, #0
 8010424:	6003      	str	r3, [r0, #0]
 8010426:	4d2e      	ldr	r5, [pc, #184]	; (80104e0 <pow+0x14c>)
 8010428:	e7d9      	b.n	80103de <pow+0x4a>
 801042a:	4620      	mov	r0, r4
 801042c:	4629      	mov	r1, r5
 801042e:	f000 fe24 	bl	801107a <finite>
 8010432:	bba8      	cbnz	r0, 80104a0 <pow+0x10c>
 8010434:	4640      	mov	r0, r8
 8010436:	4649      	mov	r1, r9
 8010438:	f000 fe1f 	bl	801107a <finite>
 801043c:	b380      	cbz	r0, 80104a0 <pow+0x10c>
 801043e:	4630      	mov	r0, r6
 8010440:	4639      	mov	r1, r7
 8010442:	f000 fe1a 	bl	801107a <finite>
 8010446:	b358      	cbz	r0, 80104a0 <pow+0x10c>
 8010448:	4622      	mov	r2, r4
 801044a:	462b      	mov	r3, r5
 801044c:	4620      	mov	r0, r4
 801044e:	4629      	mov	r1, r5
 8010450:	f7f0 fb56 	bl	8000b00 <__aeabi_dcmpun>
 8010454:	b160      	cbz	r0, 8010470 <pow+0xdc>
 8010456:	f7fd f8af 	bl	800d5b8 <__errno>
 801045a:	2321      	movs	r3, #33	; 0x21
 801045c:	2200      	movs	r2, #0
 801045e:	6003      	str	r3, [r0, #0]
 8010460:	2300      	movs	r3, #0
 8010462:	4610      	mov	r0, r2
 8010464:	4619      	mov	r1, r3
 8010466:	f7f0 f9db 	bl	8000820 <__aeabi_ddiv>
 801046a:	4604      	mov	r4, r0
 801046c:	460d      	mov	r5, r1
 801046e:	e7b6      	b.n	80103de <pow+0x4a>
 8010470:	f7fd f8a2 	bl	800d5b8 <__errno>
 8010474:	2322      	movs	r3, #34	; 0x22
 8010476:	2200      	movs	r2, #0
 8010478:	6003      	str	r3, [r0, #0]
 801047a:	4649      	mov	r1, r9
 801047c:	2300      	movs	r3, #0
 801047e:	4640      	mov	r0, r8
 8010480:	f7f0 fb16 	bl	8000ab0 <__aeabi_dcmplt>
 8010484:	2400      	movs	r4, #0
 8010486:	b148      	cbz	r0, 801049c <pow+0x108>
 8010488:	4630      	mov	r0, r6
 801048a:	4639      	mov	r1, r7
 801048c:	f000 fe02 	bl	8011094 <rint>
 8010490:	4632      	mov	r2, r6
 8010492:	463b      	mov	r3, r7
 8010494:	f7f0 fb02 	bl	8000a9c <__aeabi_dcmpeq>
 8010498:	2800      	cmp	r0, #0
 801049a:	d0c4      	beq.n	8010426 <pow+0x92>
 801049c:	4d11      	ldr	r5, [pc, #68]	; (80104e4 <pow+0x150>)
 801049e:	e79e      	b.n	80103de <pow+0x4a>
 80104a0:	2200      	movs	r2, #0
 80104a2:	2300      	movs	r3, #0
 80104a4:	4620      	mov	r0, r4
 80104a6:	4629      	mov	r1, r5
 80104a8:	f7f0 faf8 	bl	8000a9c <__aeabi_dcmpeq>
 80104ac:	2800      	cmp	r0, #0
 80104ae:	d096      	beq.n	80103de <pow+0x4a>
 80104b0:	4640      	mov	r0, r8
 80104b2:	4649      	mov	r1, r9
 80104b4:	f000 fde1 	bl	801107a <finite>
 80104b8:	2800      	cmp	r0, #0
 80104ba:	d090      	beq.n	80103de <pow+0x4a>
 80104bc:	4630      	mov	r0, r6
 80104be:	4639      	mov	r1, r7
 80104c0:	f000 fddb 	bl	801107a <finite>
 80104c4:	2800      	cmp	r0, #0
 80104c6:	d08a      	beq.n	80103de <pow+0x4a>
 80104c8:	f7fd f876 	bl	800d5b8 <__errno>
 80104cc:	2322      	movs	r3, #34	; 0x22
 80104ce:	2400      	movs	r4, #0
 80104d0:	2500      	movs	r5, #0
 80104d2:	6003      	str	r3, [r0, #0]
 80104d4:	e783      	b.n	80103de <pow+0x4a>
 80104d6:	2400      	movs	r4, #0
 80104d8:	4d03      	ldr	r5, [pc, #12]	; (80104e8 <pow+0x154>)
 80104da:	e780      	b.n	80103de <pow+0x4a>
 80104dc:	20000324 	.word	0x20000324
 80104e0:	fff00000 	.word	0xfff00000
 80104e4:	7ff00000 	.word	0x7ff00000
 80104e8:	3ff00000 	.word	0x3ff00000
 80104ec:	00000000 	.word	0x00000000

080104f0 <__ieee754_pow>:
 80104f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104f4:	b093      	sub	sp, #76	; 0x4c
 80104f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80104fa:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 80104fe:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8010502:	ea55 0302 	orrs.w	r3, r5, r2
 8010506:	4607      	mov	r7, r0
 8010508:	4688      	mov	r8, r1
 801050a:	f000 84bf 	beq.w	8010e8c <__ieee754_pow+0x99c>
 801050e:	4b7e      	ldr	r3, [pc, #504]	; (8010708 <__ieee754_pow+0x218>)
 8010510:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 8010514:	429c      	cmp	r4, r3
 8010516:	4689      	mov	r9, r1
 8010518:	4682      	mov	sl, r0
 801051a:	dc09      	bgt.n	8010530 <__ieee754_pow+0x40>
 801051c:	d103      	bne.n	8010526 <__ieee754_pow+0x36>
 801051e:	b978      	cbnz	r0, 8010540 <__ieee754_pow+0x50>
 8010520:	42a5      	cmp	r5, r4
 8010522:	dd02      	ble.n	801052a <__ieee754_pow+0x3a>
 8010524:	e00c      	b.n	8010540 <__ieee754_pow+0x50>
 8010526:	429d      	cmp	r5, r3
 8010528:	dc02      	bgt.n	8010530 <__ieee754_pow+0x40>
 801052a:	429d      	cmp	r5, r3
 801052c:	d10e      	bne.n	801054c <__ieee754_pow+0x5c>
 801052e:	b16a      	cbz	r2, 801054c <__ieee754_pow+0x5c>
 8010530:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8010534:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8010538:	ea54 030a 	orrs.w	r3, r4, sl
 801053c:	f000 84a6 	beq.w	8010e8c <__ieee754_pow+0x99c>
 8010540:	4872      	ldr	r0, [pc, #456]	; (801070c <__ieee754_pow+0x21c>)
 8010542:	b013      	add	sp, #76	; 0x4c
 8010544:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010548:	f000 bd9e 	b.w	8011088 <nan>
 801054c:	f1b9 0f00 	cmp.w	r9, #0
 8010550:	da39      	bge.n	80105c6 <__ieee754_pow+0xd6>
 8010552:	4b6f      	ldr	r3, [pc, #444]	; (8010710 <__ieee754_pow+0x220>)
 8010554:	429d      	cmp	r5, r3
 8010556:	dc54      	bgt.n	8010602 <__ieee754_pow+0x112>
 8010558:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 801055c:	429d      	cmp	r5, r3
 801055e:	f340 84a6 	ble.w	8010eae <__ieee754_pow+0x9be>
 8010562:	152b      	asrs	r3, r5, #20
 8010564:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8010568:	2b14      	cmp	r3, #20
 801056a:	dd0f      	ble.n	801058c <__ieee754_pow+0x9c>
 801056c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8010570:	fa22 f103 	lsr.w	r1, r2, r3
 8010574:	fa01 f303 	lsl.w	r3, r1, r3
 8010578:	4293      	cmp	r3, r2
 801057a:	f040 8498 	bne.w	8010eae <__ieee754_pow+0x9be>
 801057e:	f001 0101 	and.w	r1, r1, #1
 8010582:	f1c1 0302 	rsb	r3, r1, #2
 8010586:	9300      	str	r3, [sp, #0]
 8010588:	b182      	cbz	r2, 80105ac <__ieee754_pow+0xbc>
 801058a:	e05e      	b.n	801064a <__ieee754_pow+0x15a>
 801058c:	2a00      	cmp	r2, #0
 801058e:	d15a      	bne.n	8010646 <__ieee754_pow+0x156>
 8010590:	f1c3 0314 	rsb	r3, r3, #20
 8010594:	fa45 f103 	asr.w	r1, r5, r3
 8010598:	fa01 f303 	lsl.w	r3, r1, r3
 801059c:	42ab      	cmp	r3, r5
 801059e:	f040 8483 	bne.w	8010ea8 <__ieee754_pow+0x9b8>
 80105a2:	f001 0101 	and.w	r1, r1, #1
 80105a6:	f1c1 0302 	rsb	r3, r1, #2
 80105aa:	9300      	str	r3, [sp, #0]
 80105ac:	4b59      	ldr	r3, [pc, #356]	; (8010714 <__ieee754_pow+0x224>)
 80105ae:	429d      	cmp	r5, r3
 80105b0:	d130      	bne.n	8010614 <__ieee754_pow+0x124>
 80105b2:	2e00      	cmp	r6, #0
 80105b4:	f280 8474 	bge.w	8010ea0 <__ieee754_pow+0x9b0>
 80105b8:	463a      	mov	r2, r7
 80105ba:	4643      	mov	r3, r8
 80105bc:	2000      	movs	r0, #0
 80105be:	4955      	ldr	r1, [pc, #340]	; (8010714 <__ieee754_pow+0x224>)
 80105c0:	f7f0 f92e 	bl	8000820 <__aeabi_ddiv>
 80105c4:	e02f      	b.n	8010626 <__ieee754_pow+0x136>
 80105c6:	2300      	movs	r3, #0
 80105c8:	9300      	str	r3, [sp, #0]
 80105ca:	2a00      	cmp	r2, #0
 80105cc:	d13d      	bne.n	801064a <__ieee754_pow+0x15a>
 80105ce:	4b4e      	ldr	r3, [pc, #312]	; (8010708 <__ieee754_pow+0x218>)
 80105d0:	429d      	cmp	r5, r3
 80105d2:	d1eb      	bne.n	80105ac <__ieee754_pow+0xbc>
 80105d4:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80105d8:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80105dc:	ea53 030a 	orrs.w	r3, r3, sl
 80105e0:	f000 8454 	beq.w	8010e8c <__ieee754_pow+0x99c>
 80105e4:	4b4c      	ldr	r3, [pc, #304]	; (8010718 <__ieee754_pow+0x228>)
 80105e6:	429c      	cmp	r4, r3
 80105e8:	dd0d      	ble.n	8010606 <__ieee754_pow+0x116>
 80105ea:	2e00      	cmp	r6, #0
 80105ec:	f280 8454 	bge.w	8010e98 <__ieee754_pow+0x9a8>
 80105f0:	f04f 0b00 	mov.w	fp, #0
 80105f4:	f04f 0c00 	mov.w	ip, #0
 80105f8:	4658      	mov	r0, fp
 80105fa:	4661      	mov	r1, ip
 80105fc:	b013      	add	sp, #76	; 0x4c
 80105fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010602:	2302      	movs	r3, #2
 8010604:	e7e0      	b.n	80105c8 <__ieee754_pow+0xd8>
 8010606:	2e00      	cmp	r6, #0
 8010608:	daf2      	bge.n	80105f0 <__ieee754_pow+0x100>
 801060a:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 801060e:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 8010612:	e7f1      	b.n	80105f8 <__ieee754_pow+0x108>
 8010614:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 8010618:	d108      	bne.n	801062c <__ieee754_pow+0x13c>
 801061a:	463a      	mov	r2, r7
 801061c:	4643      	mov	r3, r8
 801061e:	4638      	mov	r0, r7
 8010620:	4641      	mov	r1, r8
 8010622:	f7ef ffd3 	bl	80005cc <__aeabi_dmul>
 8010626:	4683      	mov	fp, r0
 8010628:	468c      	mov	ip, r1
 801062a:	e7e5      	b.n	80105f8 <__ieee754_pow+0x108>
 801062c:	4b3b      	ldr	r3, [pc, #236]	; (801071c <__ieee754_pow+0x22c>)
 801062e:	429e      	cmp	r6, r3
 8010630:	d10b      	bne.n	801064a <__ieee754_pow+0x15a>
 8010632:	f1b9 0f00 	cmp.w	r9, #0
 8010636:	db08      	blt.n	801064a <__ieee754_pow+0x15a>
 8010638:	4638      	mov	r0, r7
 801063a:	4641      	mov	r1, r8
 801063c:	b013      	add	sp, #76	; 0x4c
 801063e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010642:	f000 bc6b 	b.w	8010f1c <__ieee754_sqrt>
 8010646:	2300      	movs	r3, #0
 8010648:	9300      	str	r3, [sp, #0]
 801064a:	4638      	mov	r0, r7
 801064c:	4641      	mov	r1, r8
 801064e:	f000 fd11 	bl	8011074 <fabs>
 8010652:	4683      	mov	fp, r0
 8010654:	468c      	mov	ip, r1
 8010656:	f1ba 0f00 	cmp.w	sl, #0
 801065a:	d129      	bne.n	80106b0 <__ieee754_pow+0x1c0>
 801065c:	b124      	cbz	r4, 8010668 <__ieee754_pow+0x178>
 801065e:	4b2d      	ldr	r3, [pc, #180]	; (8010714 <__ieee754_pow+0x224>)
 8010660:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 8010664:	429a      	cmp	r2, r3
 8010666:	d123      	bne.n	80106b0 <__ieee754_pow+0x1c0>
 8010668:	2e00      	cmp	r6, #0
 801066a:	da07      	bge.n	801067c <__ieee754_pow+0x18c>
 801066c:	465a      	mov	r2, fp
 801066e:	4663      	mov	r3, ip
 8010670:	2000      	movs	r0, #0
 8010672:	4928      	ldr	r1, [pc, #160]	; (8010714 <__ieee754_pow+0x224>)
 8010674:	f7f0 f8d4 	bl	8000820 <__aeabi_ddiv>
 8010678:	4683      	mov	fp, r0
 801067a:	468c      	mov	ip, r1
 801067c:	f1b9 0f00 	cmp.w	r9, #0
 8010680:	daba      	bge.n	80105f8 <__ieee754_pow+0x108>
 8010682:	9b00      	ldr	r3, [sp, #0]
 8010684:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8010688:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801068c:	4323      	orrs	r3, r4
 801068e:	d108      	bne.n	80106a2 <__ieee754_pow+0x1b2>
 8010690:	465a      	mov	r2, fp
 8010692:	4663      	mov	r3, ip
 8010694:	4658      	mov	r0, fp
 8010696:	4661      	mov	r1, ip
 8010698:	f7ef fde0 	bl	800025c <__aeabi_dsub>
 801069c:	4602      	mov	r2, r0
 801069e:	460b      	mov	r3, r1
 80106a0:	e78e      	b.n	80105c0 <__ieee754_pow+0xd0>
 80106a2:	9b00      	ldr	r3, [sp, #0]
 80106a4:	2b01      	cmp	r3, #1
 80106a6:	d1a7      	bne.n	80105f8 <__ieee754_pow+0x108>
 80106a8:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 80106ac:	469c      	mov	ip, r3
 80106ae:	e7a3      	b.n	80105f8 <__ieee754_pow+0x108>
 80106b0:	ea4f 73d9 	mov.w	r3, r9, lsr #31
 80106b4:	3b01      	subs	r3, #1
 80106b6:	930c      	str	r3, [sp, #48]	; 0x30
 80106b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80106ba:	9b00      	ldr	r3, [sp, #0]
 80106bc:	4313      	orrs	r3, r2
 80106be:	d104      	bne.n	80106ca <__ieee754_pow+0x1da>
 80106c0:	463a      	mov	r2, r7
 80106c2:	4643      	mov	r3, r8
 80106c4:	4638      	mov	r0, r7
 80106c6:	4641      	mov	r1, r8
 80106c8:	e7e6      	b.n	8010698 <__ieee754_pow+0x1a8>
 80106ca:	4b15      	ldr	r3, [pc, #84]	; (8010720 <__ieee754_pow+0x230>)
 80106cc:	429d      	cmp	r5, r3
 80106ce:	f340 80f9 	ble.w	80108c4 <__ieee754_pow+0x3d4>
 80106d2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80106d6:	429d      	cmp	r5, r3
 80106d8:	4b0f      	ldr	r3, [pc, #60]	; (8010718 <__ieee754_pow+0x228>)
 80106da:	dd09      	ble.n	80106f0 <__ieee754_pow+0x200>
 80106dc:	429c      	cmp	r4, r3
 80106de:	dc0c      	bgt.n	80106fa <__ieee754_pow+0x20a>
 80106e0:	2e00      	cmp	r6, #0
 80106e2:	da85      	bge.n	80105f0 <__ieee754_pow+0x100>
 80106e4:	a306      	add	r3, pc, #24	; (adr r3, 8010700 <__ieee754_pow+0x210>)
 80106e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106ea:	4610      	mov	r0, r2
 80106ec:	4619      	mov	r1, r3
 80106ee:	e798      	b.n	8010622 <__ieee754_pow+0x132>
 80106f0:	429c      	cmp	r4, r3
 80106f2:	dbf5      	blt.n	80106e0 <__ieee754_pow+0x1f0>
 80106f4:	4b07      	ldr	r3, [pc, #28]	; (8010714 <__ieee754_pow+0x224>)
 80106f6:	429c      	cmp	r4, r3
 80106f8:	dd14      	ble.n	8010724 <__ieee754_pow+0x234>
 80106fa:	2e00      	cmp	r6, #0
 80106fc:	dcf2      	bgt.n	80106e4 <__ieee754_pow+0x1f4>
 80106fe:	e777      	b.n	80105f0 <__ieee754_pow+0x100>
 8010700:	8800759c 	.word	0x8800759c
 8010704:	7e37e43c 	.word	0x7e37e43c
 8010708:	7ff00000 	.word	0x7ff00000
 801070c:	080122b0 	.word	0x080122b0
 8010710:	433fffff 	.word	0x433fffff
 8010714:	3ff00000 	.word	0x3ff00000
 8010718:	3fefffff 	.word	0x3fefffff
 801071c:	3fe00000 	.word	0x3fe00000
 8010720:	41e00000 	.word	0x41e00000
 8010724:	4661      	mov	r1, ip
 8010726:	2200      	movs	r2, #0
 8010728:	4658      	mov	r0, fp
 801072a:	4b61      	ldr	r3, [pc, #388]	; (80108b0 <__ieee754_pow+0x3c0>)
 801072c:	f7ef fd96 	bl	800025c <__aeabi_dsub>
 8010730:	a355      	add	r3, pc, #340	; (adr r3, 8010888 <__ieee754_pow+0x398>)
 8010732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010736:	4604      	mov	r4, r0
 8010738:	460d      	mov	r5, r1
 801073a:	f7ef ff47 	bl	80005cc <__aeabi_dmul>
 801073e:	a354      	add	r3, pc, #336	; (adr r3, 8010890 <__ieee754_pow+0x3a0>)
 8010740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010744:	4606      	mov	r6, r0
 8010746:	460f      	mov	r7, r1
 8010748:	4620      	mov	r0, r4
 801074a:	4629      	mov	r1, r5
 801074c:	f7ef ff3e 	bl	80005cc <__aeabi_dmul>
 8010750:	2200      	movs	r2, #0
 8010752:	4682      	mov	sl, r0
 8010754:	468b      	mov	fp, r1
 8010756:	4620      	mov	r0, r4
 8010758:	4629      	mov	r1, r5
 801075a:	4b56      	ldr	r3, [pc, #344]	; (80108b4 <__ieee754_pow+0x3c4>)
 801075c:	f7ef ff36 	bl	80005cc <__aeabi_dmul>
 8010760:	4602      	mov	r2, r0
 8010762:	460b      	mov	r3, r1
 8010764:	a14c      	add	r1, pc, #304	; (adr r1, 8010898 <__ieee754_pow+0x3a8>)
 8010766:	e9d1 0100 	ldrd	r0, r1, [r1]
 801076a:	f7ef fd77 	bl	800025c <__aeabi_dsub>
 801076e:	4622      	mov	r2, r4
 8010770:	462b      	mov	r3, r5
 8010772:	f7ef ff2b 	bl	80005cc <__aeabi_dmul>
 8010776:	4602      	mov	r2, r0
 8010778:	460b      	mov	r3, r1
 801077a:	2000      	movs	r0, #0
 801077c:	494e      	ldr	r1, [pc, #312]	; (80108b8 <__ieee754_pow+0x3c8>)
 801077e:	f7ef fd6d 	bl	800025c <__aeabi_dsub>
 8010782:	4622      	mov	r2, r4
 8010784:	462b      	mov	r3, r5
 8010786:	4680      	mov	r8, r0
 8010788:	4689      	mov	r9, r1
 801078a:	4620      	mov	r0, r4
 801078c:	4629      	mov	r1, r5
 801078e:	f7ef ff1d 	bl	80005cc <__aeabi_dmul>
 8010792:	4602      	mov	r2, r0
 8010794:	460b      	mov	r3, r1
 8010796:	4640      	mov	r0, r8
 8010798:	4649      	mov	r1, r9
 801079a:	f7ef ff17 	bl	80005cc <__aeabi_dmul>
 801079e:	a340      	add	r3, pc, #256	; (adr r3, 80108a0 <__ieee754_pow+0x3b0>)
 80107a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107a4:	f7ef ff12 	bl	80005cc <__aeabi_dmul>
 80107a8:	4602      	mov	r2, r0
 80107aa:	460b      	mov	r3, r1
 80107ac:	4650      	mov	r0, sl
 80107ae:	4659      	mov	r1, fp
 80107b0:	f7ef fd54 	bl	800025c <__aeabi_dsub>
 80107b4:	f04f 0a00 	mov.w	sl, #0
 80107b8:	4602      	mov	r2, r0
 80107ba:	460b      	mov	r3, r1
 80107bc:	4604      	mov	r4, r0
 80107be:	460d      	mov	r5, r1
 80107c0:	4630      	mov	r0, r6
 80107c2:	4639      	mov	r1, r7
 80107c4:	f7ef fd4c 	bl	8000260 <__adddf3>
 80107c8:	4632      	mov	r2, r6
 80107ca:	463b      	mov	r3, r7
 80107cc:	4650      	mov	r0, sl
 80107ce:	468b      	mov	fp, r1
 80107d0:	f7ef fd44 	bl	800025c <__aeabi_dsub>
 80107d4:	4602      	mov	r2, r0
 80107d6:	460b      	mov	r3, r1
 80107d8:	4620      	mov	r0, r4
 80107da:	4629      	mov	r1, r5
 80107dc:	f7ef fd3e 	bl	800025c <__aeabi_dsub>
 80107e0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80107e4:	9b00      	ldr	r3, [sp, #0]
 80107e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80107e8:	3b01      	subs	r3, #1
 80107ea:	4313      	orrs	r3, r2
 80107ec:	f04f 0600 	mov.w	r6, #0
 80107f0:	f04f 0200 	mov.w	r2, #0
 80107f4:	bf0c      	ite	eq
 80107f6:	4b31      	ldreq	r3, [pc, #196]	; (80108bc <__ieee754_pow+0x3cc>)
 80107f8:	4b2d      	ldrne	r3, [pc, #180]	; (80108b0 <__ieee754_pow+0x3c0>)
 80107fa:	4604      	mov	r4, r0
 80107fc:	460d      	mov	r5, r1
 80107fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010802:	e9cd 2300 	strd	r2, r3, [sp]
 8010806:	4632      	mov	r2, r6
 8010808:	463b      	mov	r3, r7
 801080a:	f7ef fd27 	bl	800025c <__aeabi_dsub>
 801080e:	4652      	mov	r2, sl
 8010810:	465b      	mov	r3, fp
 8010812:	f7ef fedb 	bl	80005cc <__aeabi_dmul>
 8010816:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801081a:	4680      	mov	r8, r0
 801081c:	4689      	mov	r9, r1
 801081e:	4620      	mov	r0, r4
 8010820:	4629      	mov	r1, r5
 8010822:	f7ef fed3 	bl	80005cc <__aeabi_dmul>
 8010826:	4602      	mov	r2, r0
 8010828:	460b      	mov	r3, r1
 801082a:	4640      	mov	r0, r8
 801082c:	4649      	mov	r1, r9
 801082e:	f7ef fd17 	bl	8000260 <__adddf3>
 8010832:	4632      	mov	r2, r6
 8010834:	463b      	mov	r3, r7
 8010836:	4680      	mov	r8, r0
 8010838:	4689      	mov	r9, r1
 801083a:	4650      	mov	r0, sl
 801083c:	4659      	mov	r1, fp
 801083e:	f7ef fec5 	bl	80005cc <__aeabi_dmul>
 8010842:	4604      	mov	r4, r0
 8010844:	460d      	mov	r5, r1
 8010846:	460b      	mov	r3, r1
 8010848:	4602      	mov	r2, r0
 801084a:	4649      	mov	r1, r9
 801084c:	4640      	mov	r0, r8
 801084e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8010852:	f7ef fd05 	bl	8000260 <__adddf3>
 8010856:	4b1a      	ldr	r3, [pc, #104]	; (80108c0 <__ieee754_pow+0x3d0>)
 8010858:	4682      	mov	sl, r0
 801085a:	4299      	cmp	r1, r3
 801085c:	460f      	mov	r7, r1
 801085e:	460e      	mov	r6, r1
 8010860:	f340 82ed 	ble.w	8010e3e <__ieee754_pow+0x94e>
 8010864:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8010868:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801086c:	4303      	orrs	r3, r0
 801086e:	f000 81e7 	beq.w	8010c40 <__ieee754_pow+0x750>
 8010872:	a30d      	add	r3, pc, #52	; (adr r3, 80108a8 <__ieee754_pow+0x3b8>)
 8010874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010878:	e9dd 0100 	ldrd	r0, r1, [sp]
 801087c:	f7ef fea6 	bl	80005cc <__aeabi_dmul>
 8010880:	a309      	add	r3, pc, #36	; (adr r3, 80108a8 <__ieee754_pow+0x3b8>)
 8010882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010886:	e6cc      	b.n	8010622 <__ieee754_pow+0x132>
 8010888:	60000000 	.word	0x60000000
 801088c:	3ff71547 	.word	0x3ff71547
 8010890:	f85ddf44 	.word	0xf85ddf44
 8010894:	3e54ae0b 	.word	0x3e54ae0b
 8010898:	55555555 	.word	0x55555555
 801089c:	3fd55555 	.word	0x3fd55555
 80108a0:	652b82fe 	.word	0x652b82fe
 80108a4:	3ff71547 	.word	0x3ff71547
 80108a8:	8800759c 	.word	0x8800759c
 80108ac:	7e37e43c 	.word	0x7e37e43c
 80108b0:	3ff00000 	.word	0x3ff00000
 80108b4:	3fd00000 	.word	0x3fd00000
 80108b8:	3fe00000 	.word	0x3fe00000
 80108bc:	bff00000 	.word	0xbff00000
 80108c0:	408fffff 	.word	0x408fffff
 80108c4:	4bd4      	ldr	r3, [pc, #848]	; (8010c18 <__ieee754_pow+0x728>)
 80108c6:	2200      	movs	r2, #0
 80108c8:	ea09 0303 	and.w	r3, r9, r3
 80108cc:	b943      	cbnz	r3, 80108e0 <__ieee754_pow+0x3f0>
 80108ce:	4658      	mov	r0, fp
 80108d0:	4661      	mov	r1, ip
 80108d2:	4bd2      	ldr	r3, [pc, #840]	; (8010c1c <__ieee754_pow+0x72c>)
 80108d4:	f7ef fe7a 	bl	80005cc <__aeabi_dmul>
 80108d8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80108dc:	4683      	mov	fp, r0
 80108de:	460c      	mov	r4, r1
 80108e0:	1523      	asrs	r3, r4, #20
 80108e2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80108e6:	4413      	add	r3, r2
 80108e8:	930b      	str	r3, [sp, #44]	; 0x2c
 80108ea:	4bcd      	ldr	r3, [pc, #820]	; (8010c20 <__ieee754_pow+0x730>)
 80108ec:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80108f0:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80108f4:	429c      	cmp	r4, r3
 80108f6:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80108fa:	dd08      	ble.n	801090e <__ieee754_pow+0x41e>
 80108fc:	4bc9      	ldr	r3, [pc, #804]	; (8010c24 <__ieee754_pow+0x734>)
 80108fe:	429c      	cmp	r4, r3
 8010900:	f340 819c 	ble.w	8010c3c <__ieee754_pow+0x74c>
 8010904:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010906:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 801090a:	3301      	adds	r3, #1
 801090c:	930b      	str	r3, [sp, #44]	; 0x2c
 801090e:	2600      	movs	r6, #0
 8010910:	00f3      	lsls	r3, r6, #3
 8010912:	930d      	str	r3, [sp, #52]	; 0x34
 8010914:	4bc4      	ldr	r3, [pc, #784]	; (8010c28 <__ieee754_pow+0x738>)
 8010916:	4658      	mov	r0, fp
 8010918:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801091c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8010920:	4629      	mov	r1, r5
 8010922:	461a      	mov	r2, r3
 8010924:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8010928:	4623      	mov	r3, r4
 801092a:	f7ef fc97 	bl	800025c <__aeabi_dsub>
 801092e:	46da      	mov	sl, fp
 8010930:	462b      	mov	r3, r5
 8010932:	4652      	mov	r2, sl
 8010934:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8010938:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801093c:	f7ef fc90 	bl	8000260 <__adddf3>
 8010940:	4602      	mov	r2, r0
 8010942:	460b      	mov	r3, r1
 8010944:	2000      	movs	r0, #0
 8010946:	49b9      	ldr	r1, [pc, #740]	; (8010c2c <__ieee754_pow+0x73c>)
 8010948:	f7ef ff6a 	bl	8000820 <__aeabi_ddiv>
 801094c:	4602      	mov	r2, r0
 801094e:	460b      	mov	r3, r1
 8010950:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8010954:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8010958:	f7ef fe38 	bl	80005cc <__aeabi_dmul>
 801095c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010960:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 8010964:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8010968:	2300      	movs	r3, #0
 801096a:	2200      	movs	r2, #0
 801096c:	46ab      	mov	fp, r5
 801096e:	106d      	asrs	r5, r5, #1
 8010970:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8010974:	9304      	str	r3, [sp, #16]
 8010976:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 801097a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 801097e:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8010982:	4640      	mov	r0, r8
 8010984:	4649      	mov	r1, r9
 8010986:	4614      	mov	r4, r2
 8010988:	461d      	mov	r5, r3
 801098a:	f7ef fe1f 	bl	80005cc <__aeabi_dmul>
 801098e:	4602      	mov	r2, r0
 8010990:	460b      	mov	r3, r1
 8010992:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8010996:	f7ef fc61 	bl	800025c <__aeabi_dsub>
 801099a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801099e:	4606      	mov	r6, r0
 80109a0:	460f      	mov	r7, r1
 80109a2:	4620      	mov	r0, r4
 80109a4:	4629      	mov	r1, r5
 80109a6:	f7ef fc59 	bl	800025c <__aeabi_dsub>
 80109aa:	4602      	mov	r2, r0
 80109ac:	460b      	mov	r3, r1
 80109ae:	4650      	mov	r0, sl
 80109b0:	4659      	mov	r1, fp
 80109b2:	f7ef fc53 	bl	800025c <__aeabi_dsub>
 80109b6:	4642      	mov	r2, r8
 80109b8:	464b      	mov	r3, r9
 80109ba:	f7ef fe07 	bl	80005cc <__aeabi_dmul>
 80109be:	4602      	mov	r2, r0
 80109c0:	460b      	mov	r3, r1
 80109c2:	4630      	mov	r0, r6
 80109c4:	4639      	mov	r1, r7
 80109c6:	f7ef fc49 	bl	800025c <__aeabi_dsub>
 80109ca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80109ce:	f7ef fdfd 	bl	80005cc <__aeabi_dmul>
 80109d2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80109d6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80109da:	4610      	mov	r0, r2
 80109dc:	4619      	mov	r1, r3
 80109de:	f7ef fdf5 	bl	80005cc <__aeabi_dmul>
 80109e2:	a37b      	add	r3, pc, #492	; (adr r3, 8010bd0 <__ieee754_pow+0x6e0>)
 80109e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109e8:	4604      	mov	r4, r0
 80109ea:	460d      	mov	r5, r1
 80109ec:	f7ef fdee 	bl	80005cc <__aeabi_dmul>
 80109f0:	a379      	add	r3, pc, #484	; (adr r3, 8010bd8 <__ieee754_pow+0x6e8>)
 80109f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109f6:	f7ef fc33 	bl	8000260 <__adddf3>
 80109fa:	4622      	mov	r2, r4
 80109fc:	462b      	mov	r3, r5
 80109fe:	f7ef fde5 	bl	80005cc <__aeabi_dmul>
 8010a02:	a377      	add	r3, pc, #476	; (adr r3, 8010be0 <__ieee754_pow+0x6f0>)
 8010a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a08:	f7ef fc2a 	bl	8000260 <__adddf3>
 8010a0c:	4622      	mov	r2, r4
 8010a0e:	462b      	mov	r3, r5
 8010a10:	f7ef fddc 	bl	80005cc <__aeabi_dmul>
 8010a14:	a374      	add	r3, pc, #464	; (adr r3, 8010be8 <__ieee754_pow+0x6f8>)
 8010a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a1a:	f7ef fc21 	bl	8000260 <__adddf3>
 8010a1e:	4622      	mov	r2, r4
 8010a20:	462b      	mov	r3, r5
 8010a22:	f7ef fdd3 	bl	80005cc <__aeabi_dmul>
 8010a26:	a372      	add	r3, pc, #456	; (adr r3, 8010bf0 <__ieee754_pow+0x700>)
 8010a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a2c:	f7ef fc18 	bl	8000260 <__adddf3>
 8010a30:	4622      	mov	r2, r4
 8010a32:	462b      	mov	r3, r5
 8010a34:	f7ef fdca 	bl	80005cc <__aeabi_dmul>
 8010a38:	a36f      	add	r3, pc, #444	; (adr r3, 8010bf8 <__ieee754_pow+0x708>)
 8010a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a3e:	f7ef fc0f 	bl	8000260 <__adddf3>
 8010a42:	4622      	mov	r2, r4
 8010a44:	4606      	mov	r6, r0
 8010a46:	460f      	mov	r7, r1
 8010a48:	462b      	mov	r3, r5
 8010a4a:	4620      	mov	r0, r4
 8010a4c:	4629      	mov	r1, r5
 8010a4e:	f7ef fdbd 	bl	80005cc <__aeabi_dmul>
 8010a52:	4602      	mov	r2, r0
 8010a54:	460b      	mov	r3, r1
 8010a56:	4630      	mov	r0, r6
 8010a58:	4639      	mov	r1, r7
 8010a5a:	f7ef fdb7 	bl	80005cc <__aeabi_dmul>
 8010a5e:	4604      	mov	r4, r0
 8010a60:	460d      	mov	r5, r1
 8010a62:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010a66:	4642      	mov	r2, r8
 8010a68:	464b      	mov	r3, r9
 8010a6a:	f7ef fbf9 	bl	8000260 <__adddf3>
 8010a6e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8010a72:	f7ef fdab 	bl	80005cc <__aeabi_dmul>
 8010a76:	4622      	mov	r2, r4
 8010a78:	462b      	mov	r3, r5
 8010a7a:	f7ef fbf1 	bl	8000260 <__adddf3>
 8010a7e:	4642      	mov	r2, r8
 8010a80:	4606      	mov	r6, r0
 8010a82:	460f      	mov	r7, r1
 8010a84:	464b      	mov	r3, r9
 8010a86:	4640      	mov	r0, r8
 8010a88:	4649      	mov	r1, r9
 8010a8a:	f7ef fd9f 	bl	80005cc <__aeabi_dmul>
 8010a8e:	2200      	movs	r2, #0
 8010a90:	4b67      	ldr	r3, [pc, #412]	; (8010c30 <__ieee754_pow+0x740>)
 8010a92:	4682      	mov	sl, r0
 8010a94:	468b      	mov	fp, r1
 8010a96:	f7ef fbe3 	bl	8000260 <__adddf3>
 8010a9a:	4632      	mov	r2, r6
 8010a9c:	463b      	mov	r3, r7
 8010a9e:	f7ef fbdf 	bl	8000260 <__adddf3>
 8010aa2:	9c04      	ldr	r4, [sp, #16]
 8010aa4:	460d      	mov	r5, r1
 8010aa6:	4622      	mov	r2, r4
 8010aa8:	460b      	mov	r3, r1
 8010aaa:	4640      	mov	r0, r8
 8010aac:	4649      	mov	r1, r9
 8010aae:	f7ef fd8d 	bl	80005cc <__aeabi_dmul>
 8010ab2:	2200      	movs	r2, #0
 8010ab4:	4680      	mov	r8, r0
 8010ab6:	4689      	mov	r9, r1
 8010ab8:	4620      	mov	r0, r4
 8010aba:	4629      	mov	r1, r5
 8010abc:	4b5c      	ldr	r3, [pc, #368]	; (8010c30 <__ieee754_pow+0x740>)
 8010abe:	f7ef fbcd 	bl	800025c <__aeabi_dsub>
 8010ac2:	4652      	mov	r2, sl
 8010ac4:	465b      	mov	r3, fp
 8010ac6:	f7ef fbc9 	bl	800025c <__aeabi_dsub>
 8010aca:	4602      	mov	r2, r0
 8010acc:	460b      	mov	r3, r1
 8010ace:	4630      	mov	r0, r6
 8010ad0:	4639      	mov	r1, r7
 8010ad2:	f7ef fbc3 	bl	800025c <__aeabi_dsub>
 8010ad6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010ada:	f7ef fd77 	bl	80005cc <__aeabi_dmul>
 8010ade:	4622      	mov	r2, r4
 8010ae0:	4606      	mov	r6, r0
 8010ae2:	460f      	mov	r7, r1
 8010ae4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010ae8:	462b      	mov	r3, r5
 8010aea:	f7ef fd6f 	bl	80005cc <__aeabi_dmul>
 8010aee:	4602      	mov	r2, r0
 8010af0:	460b      	mov	r3, r1
 8010af2:	4630      	mov	r0, r6
 8010af4:	4639      	mov	r1, r7
 8010af6:	f7ef fbb3 	bl	8000260 <__adddf3>
 8010afa:	4606      	mov	r6, r0
 8010afc:	460f      	mov	r7, r1
 8010afe:	4602      	mov	r2, r0
 8010b00:	460b      	mov	r3, r1
 8010b02:	4640      	mov	r0, r8
 8010b04:	4649      	mov	r1, r9
 8010b06:	f7ef fbab 	bl	8000260 <__adddf3>
 8010b0a:	a33d      	add	r3, pc, #244	; (adr r3, 8010c00 <__ieee754_pow+0x710>)
 8010b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b10:	9c04      	ldr	r4, [sp, #16]
 8010b12:	460d      	mov	r5, r1
 8010b14:	4620      	mov	r0, r4
 8010b16:	f7ef fd59 	bl	80005cc <__aeabi_dmul>
 8010b1a:	4642      	mov	r2, r8
 8010b1c:	464b      	mov	r3, r9
 8010b1e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010b22:	4620      	mov	r0, r4
 8010b24:	4629      	mov	r1, r5
 8010b26:	f7ef fb99 	bl	800025c <__aeabi_dsub>
 8010b2a:	4602      	mov	r2, r0
 8010b2c:	460b      	mov	r3, r1
 8010b2e:	4630      	mov	r0, r6
 8010b30:	4639      	mov	r1, r7
 8010b32:	f7ef fb93 	bl	800025c <__aeabi_dsub>
 8010b36:	a334      	add	r3, pc, #208	; (adr r3, 8010c08 <__ieee754_pow+0x718>)
 8010b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b3c:	f7ef fd46 	bl	80005cc <__aeabi_dmul>
 8010b40:	a333      	add	r3, pc, #204	; (adr r3, 8010c10 <__ieee754_pow+0x720>)
 8010b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b46:	4606      	mov	r6, r0
 8010b48:	460f      	mov	r7, r1
 8010b4a:	4620      	mov	r0, r4
 8010b4c:	4629      	mov	r1, r5
 8010b4e:	f7ef fd3d 	bl	80005cc <__aeabi_dmul>
 8010b52:	4602      	mov	r2, r0
 8010b54:	460b      	mov	r3, r1
 8010b56:	4630      	mov	r0, r6
 8010b58:	4639      	mov	r1, r7
 8010b5a:	f7ef fb81 	bl	8000260 <__adddf3>
 8010b5e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010b60:	4b34      	ldr	r3, [pc, #208]	; (8010c34 <__ieee754_pow+0x744>)
 8010b62:	4413      	add	r3, r2
 8010b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b68:	f7ef fb7a 	bl	8000260 <__adddf3>
 8010b6c:	4680      	mov	r8, r0
 8010b6e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8010b70:	4689      	mov	r9, r1
 8010b72:	f7ef fcc1 	bl	80004f8 <__aeabi_i2d>
 8010b76:	4604      	mov	r4, r0
 8010b78:	460d      	mov	r5, r1
 8010b7a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010b7c:	4b2e      	ldr	r3, [pc, #184]	; (8010c38 <__ieee754_pow+0x748>)
 8010b7e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010b82:	4413      	add	r3, r2
 8010b84:	e9d3 6700 	ldrd	r6, r7, [r3]
 8010b88:	4642      	mov	r2, r8
 8010b8a:	464b      	mov	r3, r9
 8010b8c:	f7ef fb68 	bl	8000260 <__adddf3>
 8010b90:	4632      	mov	r2, r6
 8010b92:	463b      	mov	r3, r7
 8010b94:	f7ef fb64 	bl	8000260 <__adddf3>
 8010b98:	4622      	mov	r2, r4
 8010b9a:	462b      	mov	r3, r5
 8010b9c:	f7ef fb60 	bl	8000260 <__adddf3>
 8010ba0:	f8dd a010 	ldr.w	sl, [sp, #16]
 8010ba4:	4622      	mov	r2, r4
 8010ba6:	462b      	mov	r3, r5
 8010ba8:	4650      	mov	r0, sl
 8010baa:	468b      	mov	fp, r1
 8010bac:	f7ef fb56 	bl	800025c <__aeabi_dsub>
 8010bb0:	4632      	mov	r2, r6
 8010bb2:	463b      	mov	r3, r7
 8010bb4:	f7ef fb52 	bl	800025c <__aeabi_dsub>
 8010bb8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010bbc:	f7ef fb4e 	bl	800025c <__aeabi_dsub>
 8010bc0:	4602      	mov	r2, r0
 8010bc2:	460b      	mov	r3, r1
 8010bc4:	4640      	mov	r0, r8
 8010bc6:	4649      	mov	r1, r9
 8010bc8:	e608      	b.n	80107dc <__ieee754_pow+0x2ec>
 8010bca:	bf00      	nop
 8010bcc:	f3af 8000 	nop.w
 8010bd0:	4a454eef 	.word	0x4a454eef
 8010bd4:	3fca7e28 	.word	0x3fca7e28
 8010bd8:	93c9db65 	.word	0x93c9db65
 8010bdc:	3fcd864a 	.word	0x3fcd864a
 8010be0:	a91d4101 	.word	0xa91d4101
 8010be4:	3fd17460 	.word	0x3fd17460
 8010be8:	518f264d 	.word	0x518f264d
 8010bec:	3fd55555 	.word	0x3fd55555
 8010bf0:	db6fabff 	.word	0xdb6fabff
 8010bf4:	3fdb6db6 	.word	0x3fdb6db6
 8010bf8:	33333303 	.word	0x33333303
 8010bfc:	3fe33333 	.word	0x3fe33333
 8010c00:	e0000000 	.word	0xe0000000
 8010c04:	3feec709 	.word	0x3feec709
 8010c08:	dc3a03fd 	.word	0xdc3a03fd
 8010c0c:	3feec709 	.word	0x3feec709
 8010c10:	145b01f5 	.word	0x145b01f5
 8010c14:	be3e2fe0 	.word	0xbe3e2fe0
 8010c18:	7ff00000 	.word	0x7ff00000
 8010c1c:	43400000 	.word	0x43400000
 8010c20:	0003988e 	.word	0x0003988e
 8010c24:	000bb679 	.word	0x000bb679
 8010c28:	08012660 	.word	0x08012660
 8010c2c:	3ff00000 	.word	0x3ff00000
 8010c30:	40080000 	.word	0x40080000
 8010c34:	08012680 	.word	0x08012680
 8010c38:	08012670 	.word	0x08012670
 8010c3c:	2601      	movs	r6, #1
 8010c3e:	e667      	b.n	8010910 <__ieee754_pow+0x420>
 8010c40:	a39d      	add	r3, pc, #628	; (adr r3, 8010eb8 <__ieee754_pow+0x9c8>)
 8010c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c46:	4640      	mov	r0, r8
 8010c48:	4649      	mov	r1, r9
 8010c4a:	f7ef fb09 	bl	8000260 <__adddf3>
 8010c4e:	4622      	mov	r2, r4
 8010c50:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010c54:	462b      	mov	r3, r5
 8010c56:	4650      	mov	r0, sl
 8010c58:	4639      	mov	r1, r7
 8010c5a:	f7ef faff 	bl	800025c <__aeabi_dsub>
 8010c5e:	4602      	mov	r2, r0
 8010c60:	460b      	mov	r3, r1
 8010c62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010c66:	f7ef ff41 	bl	8000aec <__aeabi_dcmpgt>
 8010c6a:	2800      	cmp	r0, #0
 8010c6c:	f47f ae01 	bne.w	8010872 <__ieee754_pow+0x382>
 8010c70:	4aa5      	ldr	r2, [pc, #660]	; (8010f08 <__ieee754_pow+0xa18>)
 8010c72:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8010c76:	4293      	cmp	r3, r2
 8010c78:	f340 8103 	ble.w	8010e82 <__ieee754_pow+0x992>
 8010c7c:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8010c80:	2000      	movs	r0, #0
 8010c82:	151b      	asrs	r3, r3, #20
 8010c84:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8010c88:	fa4a f303 	asr.w	r3, sl, r3
 8010c8c:	4433      	add	r3, r6
 8010c8e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8010c92:	4f9e      	ldr	r7, [pc, #632]	; (8010f0c <__ieee754_pow+0xa1c>)
 8010c94:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8010c98:	4117      	asrs	r7, r2
 8010c9a:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8010c9e:	ea23 0107 	bic.w	r1, r3, r7
 8010ca2:	f1c2 0214 	rsb	r2, r2, #20
 8010ca6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8010caa:	460b      	mov	r3, r1
 8010cac:	fa4a fa02 	asr.w	sl, sl, r2
 8010cb0:	2e00      	cmp	r6, #0
 8010cb2:	4602      	mov	r2, r0
 8010cb4:	4629      	mov	r1, r5
 8010cb6:	4620      	mov	r0, r4
 8010cb8:	bfb8      	it	lt
 8010cba:	f1ca 0a00 	rsblt	sl, sl, #0
 8010cbe:	f7ef facd 	bl	800025c <__aeabi_dsub>
 8010cc2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010cc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010cca:	2400      	movs	r4, #0
 8010ccc:	4642      	mov	r2, r8
 8010cce:	464b      	mov	r3, r9
 8010cd0:	f7ef fac6 	bl	8000260 <__adddf3>
 8010cd4:	a37a      	add	r3, pc, #488	; (adr r3, 8010ec0 <__ieee754_pow+0x9d0>)
 8010cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cda:	4620      	mov	r0, r4
 8010cdc:	460d      	mov	r5, r1
 8010cde:	f7ef fc75 	bl	80005cc <__aeabi_dmul>
 8010ce2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010ce6:	4606      	mov	r6, r0
 8010ce8:	460f      	mov	r7, r1
 8010cea:	4620      	mov	r0, r4
 8010cec:	4629      	mov	r1, r5
 8010cee:	f7ef fab5 	bl	800025c <__aeabi_dsub>
 8010cf2:	4602      	mov	r2, r0
 8010cf4:	460b      	mov	r3, r1
 8010cf6:	4640      	mov	r0, r8
 8010cf8:	4649      	mov	r1, r9
 8010cfa:	f7ef faaf 	bl	800025c <__aeabi_dsub>
 8010cfe:	a372      	add	r3, pc, #456	; (adr r3, 8010ec8 <__ieee754_pow+0x9d8>)
 8010d00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d04:	f7ef fc62 	bl	80005cc <__aeabi_dmul>
 8010d08:	a371      	add	r3, pc, #452	; (adr r3, 8010ed0 <__ieee754_pow+0x9e0>)
 8010d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d0e:	4680      	mov	r8, r0
 8010d10:	4689      	mov	r9, r1
 8010d12:	4620      	mov	r0, r4
 8010d14:	4629      	mov	r1, r5
 8010d16:	f7ef fc59 	bl	80005cc <__aeabi_dmul>
 8010d1a:	4602      	mov	r2, r0
 8010d1c:	460b      	mov	r3, r1
 8010d1e:	4640      	mov	r0, r8
 8010d20:	4649      	mov	r1, r9
 8010d22:	f7ef fa9d 	bl	8000260 <__adddf3>
 8010d26:	4604      	mov	r4, r0
 8010d28:	460d      	mov	r5, r1
 8010d2a:	4602      	mov	r2, r0
 8010d2c:	460b      	mov	r3, r1
 8010d2e:	4630      	mov	r0, r6
 8010d30:	4639      	mov	r1, r7
 8010d32:	f7ef fa95 	bl	8000260 <__adddf3>
 8010d36:	4632      	mov	r2, r6
 8010d38:	463b      	mov	r3, r7
 8010d3a:	4680      	mov	r8, r0
 8010d3c:	4689      	mov	r9, r1
 8010d3e:	f7ef fa8d 	bl	800025c <__aeabi_dsub>
 8010d42:	4602      	mov	r2, r0
 8010d44:	460b      	mov	r3, r1
 8010d46:	4620      	mov	r0, r4
 8010d48:	4629      	mov	r1, r5
 8010d4a:	f7ef fa87 	bl	800025c <__aeabi_dsub>
 8010d4e:	4642      	mov	r2, r8
 8010d50:	4606      	mov	r6, r0
 8010d52:	460f      	mov	r7, r1
 8010d54:	464b      	mov	r3, r9
 8010d56:	4640      	mov	r0, r8
 8010d58:	4649      	mov	r1, r9
 8010d5a:	f7ef fc37 	bl	80005cc <__aeabi_dmul>
 8010d5e:	a35e      	add	r3, pc, #376	; (adr r3, 8010ed8 <__ieee754_pow+0x9e8>)
 8010d60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d64:	4604      	mov	r4, r0
 8010d66:	460d      	mov	r5, r1
 8010d68:	f7ef fc30 	bl	80005cc <__aeabi_dmul>
 8010d6c:	a35c      	add	r3, pc, #368	; (adr r3, 8010ee0 <__ieee754_pow+0x9f0>)
 8010d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d72:	f7ef fa73 	bl	800025c <__aeabi_dsub>
 8010d76:	4622      	mov	r2, r4
 8010d78:	462b      	mov	r3, r5
 8010d7a:	f7ef fc27 	bl	80005cc <__aeabi_dmul>
 8010d7e:	a35a      	add	r3, pc, #360	; (adr r3, 8010ee8 <__ieee754_pow+0x9f8>)
 8010d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d84:	f7ef fa6c 	bl	8000260 <__adddf3>
 8010d88:	4622      	mov	r2, r4
 8010d8a:	462b      	mov	r3, r5
 8010d8c:	f7ef fc1e 	bl	80005cc <__aeabi_dmul>
 8010d90:	a357      	add	r3, pc, #348	; (adr r3, 8010ef0 <__ieee754_pow+0xa00>)
 8010d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d96:	f7ef fa61 	bl	800025c <__aeabi_dsub>
 8010d9a:	4622      	mov	r2, r4
 8010d9c:	462b      	mov	r3, r5
 8010d9e:	f7ef fc15 	bl	80005cc <__aeabi_dmul>
 8010da2:	a355      	add	r3, pc, #340	; (adr r3, 8010ef8 <__ieee754_pow+0xa08>)
 8010da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010da8:	f7ef fa5a 	bl	8000260 <__adddf3>
 8010dac:	4622      	mov	r2, r4
 8010dae:	462b      	mov	r3, r5
 8010db0:	f7ef fc0c 	bl	80005cc <__aeabi_dmul>
 8010db4:	4602      	mov	r2, r0
 8010db6:	460b      	mov	r3, r1
 8010db8:	4640      	mov	r0, r8
 8010dba:	4649      	mov	r1, r9
 8010dbc:	f7ef fa4e 	bl	800025c <__aeabi_dsub>
 8010dc0:	4604      	mov	r4, r0
 8010dc2:	460d      	mov	r5, r1
 8010dc4:	4602      	mov	r2, r0
 8010dc6:	460b      	mov	r3, r1
 8010dc8:	4640      	mov	r0, r8
 8010dca:	4649      	mov	r1, r9
 8010dcc:	f7ef fbfe 	bl	80005cc <__aeabi_dmul>
 8010dd0:	2200      	movs	r2, #0
 8010dd2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010dd6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010dda:	4620      	mov	r0, r4
 8010ddc:	4629      	mov	r1, r5
 8010dde:	f7ef fa3d 	bl	800025c <__aeabi_dsub>
 8010de2:	4602      	mov	r2, r0
 8010de4:	460b      	mov	r3, r1
 8010de6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010dea:	f7ef fd19 	bl	8000820 <__aeabi_ddiv>
 8010dee:	4632      	mov	r2, r6
 8010df0:	4604      	mov	r4, r0
 8010df2:	460d      	mov	r5, r1
 8010df4:	463b      	mov	r3, r7
 8010df6:	4640      	mov	r0, r8
 8010df8:	4649      	mov	r1, r9
 8010dfa:	f7ef fbe7 	bl	80005cc <__aeabi_dmul>
 8010dfe:	4632      	mov	r2, r6
 8010e00:	463b      	mov	r3, r7
 8010e02:	f7ef fa2d 	bl	8000260 <__adddf3>
 8010e06:	4602      	mov	r2, r0
 8010e08:	460b      	mov	r3, r1
 8010e0a:	4620      	mov	r0, r4
 8010e0c:	4629      	mov	r1, r5
 8010e0e:	f7ef fa25 	bl	800025c <__aeabi_dsub>
 8010e12:	4642      	mov	r2, r8
 8010e14:	464b      	mov	r3, r9
 8010e16:	f7ef fa21 	bl	800025c <__aeabi_dsub>
 8010e1a:	4602      	mov	r2, r0
 8010e1c:	460b      	mov	r3, r1
 8010e1e:	2000      	movs	r0, #0
 8010e20:	493b      	ldr	r1, [pc, #236]	; (8010f10 <__ieee754_pow+0xa20>)
 8010e22:	f7ef fa1b 	bl	800025c <__aeabi_dsub>
 8010e26:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8010e2a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8010e2e:	da2b      	bge.n	8010e88 <__ieee754_pow+0x998>
 8010e30:	4652      	mov	r2, sl
 8010e32:	f000 f9b9 	bl	80111a8 <scalbn>
 8010e36:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010e3a:	f7ff bbf2 	b.w	8010622 <__ieee754_pow+0x132>
 8010e3e:	4b35      	ldr	r3, [pc, #212]	; (8010f14 <__ieee754_pow+0xa24>)
 8010e40:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8010e44:	429f      	cmp	r7, r3
 8010e46:	f77f af13 	ble.w	8010c70 <__ieee754_pow+0x780>
 8010e4a:	4b33      	ldr	r3, [pc, #204]	; (8010f18 <__ieee754_pow+0xa28>)
 8010e4c:	440b      	add	r3, r1
 8010e4e:	4303      	orrs	r3, r0
 8010e50:	d00b      	beq.n	8010e6a <__ieee754_pow+0x97a>
 8010e52:	a32b      	add	r3, pc, #172	; (adr r3, 8010f00 <__ieee754_pow+0xa10>)
 8010e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e58:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010e5c:	f7ef fbb6 	bl	80005cc <__aeabi_dmul>
 8010e60:	a327      	add	r3, pc, #156	; (adr r3, 8010f00 <__ieee754_pow+0xa10>)
 8010e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e66:	f7ff bbdc 	b.w	8010622 <__ieee754_pow+0x132>
 8010e6a:	4622      	mov	r2, r4
 8010e6c:	462b      	mov	r3, r5
 8010e6e:	f7ef f9f5 	bl	800025c <__aeabi_dsub>
 8010e72:	4642      	mov	r2, r8
 8010e74:	464b      	mov	r3, r9
 8010e76:	f7ef fe2f 	bl	8000ad8 <__aeabi_dcmpge>
 8010e7a:	2800      	cmp	r0, #0
 8010e7c:	f43f aef8 	beq.w	8010c70 <__ieee754_pow+0x780>
 8010e80:	e7e7      	b.n	8010e52 <__ieee754_pow+0x962>
 8010e82:	f04f 0a00 	mov.w	sl, #0
 8010e86:	e71e      	b.n	8010cc6 <__ieee754_pow+0x7d6>
 8010e88:	4621      	mov	r1, r4
 8010e8a:	e7d4      	b.n	8010e36 <__ieee754_pow+0x946>
 8010e8c:	f04f 0b00 	mov.w	fp, #0
 8010e90:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8010f10 <__ieee754_pow+0xa20>
 8010e94:	f7ff bbb0 	b.w	80105f8 <__ieee754_pow+0x108>
 8010e98:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8010e9c:	f7ff bbac 	b.w	80105f8 <__ieee754_pow+0x108>
 8010ea0:	4638      	mov	r0, r7
 8010ea2:	4641      	mov	r1, r8
 8010ea4:	f7ff bbbf 	b.w	8010626 <__ieee754_pow+0x136>
 8010ea8:	9200      	str	r2, [sp, #0]
 8010eaa:	f7ff bb7f 	b.w	80105ac <__ieee754_pow+0xbc>
 8010eae:	2300      	movs	r3, #0
 8010eb0:	f7ff bb69 	b.w	8010586 <__ieee754_pow+0x96>
 8010eb4:	f3af 8000 	nop.w
 8010eb8:	652b82fe 	.word	0x652b82fe
 8010ebc:	3c971547 	.word	0x3c971547
 8010ec0:	00000000 	.word	0x00000000
 8010ec4:	3fe62e43 	.word	0x3fe62e43
 8010ec8:	fefa39ef 	.word	0xfefa39ef
 8010ecc:	3fe62e42 	.word	0x3fe62e42
 8010ed0:	0ca86c39 	.word	0x0ca86c39
 8010ed4:	be205c61 	.word	0xbe205c61
 8010ed8:	72bea4d0 	.word	0x72bea4d0
 8010edc:	3e663769 	.word	0x3e663769
 8010ee0:	c5d26bf1 	.word	0xc5d26bf1
 8010ee4:	3ebbbd41 	.word	0x3ebbbd41
 8010ee8:	af25de2c 	.word	0xaf25de2c
 8010eec:	3f11566a 	.word	0x3f11566a
 8010ef0:	16bebd93 	.word	0x16bebd93
 8010ef4:	3f66c16c 	.word	0x3f66c16c
 8010ef8:	5555553e 	.word	0x5555553e
 8010efc:	3fc55555 	.word	0x3fc55555
 8010f00:	c2f8f359 	.word	0xc2f8f359
 8010f04:	01a56e1f 	.word	0x01a56e1f
 8010f08:	3fe00000 	.word	0x3fe00000
 8010f0c:	000fffff 	.word	0x000fffff
 8010f10:	3ff00000 	.word	0x3ff00000
 8010f14:	4090cbff 	.word	0x4090cbff
 8010f18:	3f6f3400 	.word	0x3f6f3400

08010f1c <__ieee754_sqrt>:
 8010f1c:	f8df c150 	ldr.w	ip, [pc, #336]	; 8011070 <__ieee754_sqrt+0x154>
 8010f20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010f24:	ea3c 0c01 	bics.w	ip, ip, r1
 8010f28:	460b      	mov	r3, r1
 8010f2a:	4606      	mov	r6, r0
 8010f2c:	460d      	mov	r5, r1
 8010f2e:	460a      	mov	r2, r1
 8010f30:	4607      	mov	r7, r0
 8010f32:	4604      	mov	r4, r0
 8010f34:	d10e      	bne.n	8010f54 <__ieee754_sqrt+0x38>
 8010f36:	4602      	mov	r2, r0
 8010f38:	f7ef fb48 	bl	80005cc <__aeabi_dmul>
 8010f3c:	4602      	mov	r2, r0
 8010f3e:	460b      	mov	r3, r1
 8010f40:	4630      	mov	r0, r6
 8010f42:	4629      	mov	r1, r5
 8010f44:	f7ef f98c 	bl	8000260 <__adddf3>
 8010f48:	4606      	mov	r6, r0
 8010f4a:	460d      	mov	r5, r1
 8010f4c:	4630      	mov	r0, r6
 8010f4e:	4629      	mov	r1, r5
 8010f50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010f54:	2900      	cmp	r1, #0
 8010f56:	dc0d      	bgt.n	8010f74 <__ieee754_sqrt+0x58>
 8010f58:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8010f5c:	ea5c 0707 	orrs.w	r7, ip, r7
 8010f60:	d0f4      	beq.n	8010f4c <__ieee754_sqrt+0x30>
 8010f62:	b139      	cbz	r1, 8010f74 <__ieee754_sqrt+0x58>
 8010f64:	4602      	mov	r2, r0
 8010f66:	f7ef f979 	bl	800025c <__aeabi_dsub>
 8010f6a:	4602      	mov	r2, r0
 8010f6c:	460b      	mov	r3, r1
 8010f6e:	f7ef fc57 	bl	8000820 <__aeabi_ddiv>
 8010f72:	e7e9      	b.n	8010f48 <__ieee754_sqrt+0x2c>
 8010f74:	1512      	asrs	r2, r2, #20
 8010f76:	d074      	beq.n	8011062 <__ieee754_sqrt+0x146>
 8010f78:	2000      	movs	r0, #0
 8010f7a:	07d5      	lsls	r5, r2, #31
 8010f7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010f80:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 8010f84:	bf5e      	ittt	pl
 8010f86:	0fe3      	lsrpl	r3, r4, #31
 8010f88:	0064      	lslpl	r4, r4, #1
 8010f8a:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 8010f8e:	0fe3      	lsrs	r3, r4, #31
 8010f90:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8010f94:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 8010f98:	2516      	movs	r5, #22
 8010f9a:	4601      	mov	r1, r0
 8010f9c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8010fa0:	1076      	asrs	r6, r6, #1
 8010fa2:	0064      	lsls	r4, r4, #1
 8010fa4:	188f      	adds	r7, r1, r2
 8010fa6:	429f      	cmp	r7, r3
 8010fa8:	bfde      	ittt	le
 8010faa:	1bdb      	suble	r3, r3, r7
 8010fac:	18b9      	addle	r1, r7, r2
 8010fae:	1880      	addle	r0, r0, r2
 8010fb0:	005b      	lsls	r3, r3, #1
 8010fb2:	3d01      	subs	r5, #1
 8010fb4:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8010fb8:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8010fbc:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8010fc0:	d1f0      	bne.n	8010fa4 <__ieee754_sqrt+0x88>
 8010fc2:	462a      	mov	r2, r5
 8010fc4:	f04f 0e20 	mov.w	lr, #32
 8010fc8:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 8010fcc:	428b      	cmp	r3, r1
 8010fce:	eb07 0c05 	add.w	ip, r7, r5
 8010fd2:	dc02      	bgt.n	8010fda <__ieee754_sqrt+0xbe>
 8010fd4:	d113      	bne.n	8010ffe <__ieee754_sqrt+0xe2>
 8010fd6:	45a4      	cmp	ip, r4
 8010fd8:	d811      	bhi.n	8010ffe <__ieee754_sqrt+0xe2>
 8010fda:	f1bc 0f00 	cmp.w	ip, #0
 8010fde:	eb0c 0507 	add.w	r5, ip, r7
 8010fe2:	da43      	bge.n	801106c <__ieee754_sqrt+0x150>
 8010fe4:	2d00      	cmp	r5, #0
 8010fe6:	db41      	blt.n	801106c <__ieee754_sqrt+0x150>
 8010fe8:	f101 0801 	add.w	r8, r1, #1
 8010fec:	1a5b      	subs	r3, r3, r1
 8010fee:	4641      	mov	r1, r8
 8010ff0:	45a4      	cmp	ip, r4
 8010ff2:	bf88      	it	hi
 8010ff4:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8010ff8:	eba4 040c 	sub.w	r4, r4, ip
 8010ffc:	443a      	add	r2, r7
 8010ffe:	005b      	lsls	r3, r3, #1
 8011000:	f1be 0e01 	subs.w	lr, lr, #1
 8011004:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8011008:	ea4f 0757 	mov.w	r7, r7, lsr #1
 801100c:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8011010:	d1dc      	bne.n	8010fcc <__ieee754_sqrt+0xb0>
 8011012:	4323      	orrs	r3, r4
 8011014:	d006      	beq.n	8011024 <__ieee754_sqrt+0x108>
 8011016:	1c54      	adds	r4, r2, #1
 8011018:	bf0b      	itete	eq
 801101a:	4672      	moveq	r2, lr
 801101c:	3201      	addne	r2, #1
 801101e:	3001      	addeq	r0, #1
 8011020:	f022 0201 	bicne.w	r2, r2, #1
 8011024:	1043      	asrs	r3, r0, #1
 8011026:	07c1      	lsls	r1, r0, #31
 8011028:	ea4f 0252 	mov.w	r2, r2, lsr #1
 801102c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8011030:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8011034:	bf48      	it	mi
 8011036:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 801103a:	4610      	mov	r0, r2
 801103c:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 8011040:	e782      	b.n	8010f48 <__ieee754_sqrt+0x2c>
 8011042:	0ae3      	lsrs	r3, r4, #11
 8011044:	3915      	subs	r1, #21
 8011046:	0564      	lsls	r4, r4, #21
 8011048:	2b00      	cmp	r3, #0
 801104a:	d0fa      	beq.n	8011042 <__ieee754_sqrt+0x126>
 801104c:	02de      	lsls	r6, r3, #11
 801104e:	d50a      	bpl.n	8011066 <__ieee754_sqrt+0x14a>
 8011050:	f1c2 0020 	rsb	r0, r2, #32
 8011054:	fa24 f000 	lsr.w	r0, r4, r0
 8011058:	1e55      	subs	r5, r2, #1
 801105a:	4094      	lsls	r4, r2
 801105c:	4303      	orrs	r3, r0
 801105e:	1b4a      	subs	r2, r1, r5
 8011060:	e78a      	b.n	8010f78 <__ieee754_sqrt+0x5c>
 8011062:	4611      	mov	r1, r2
 8011064:	e7f0      	b.n	8011048 <__ieee754_sqrt+0x12c>
 8011066:	005b      	lsls	r3, r3, #1
 8011068:	3201      	adds	r2, #1
 801106a:	e7ef      	b.n	801104c <__ieee754_sqrt+0x130>
 801106c:	4688      	mov	r8, r1
 801106e:	e7bd      	b.n	8010fec <__ieee754_sqrt+0xd0>
 8011070:	7ff00000 	.word	0x7ff00000

08011074 <fabs>:
 8011074:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8011078:	4770      	bx	lr

0801107a <finite>:
 801107a:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 801107e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8011082:	0fc0      	lsrs	r0, r0, #31
 8011084:	4770      	bx	lr
	...

08011088 <nan>:
 8011088:	2000      	movs	r0, #0
 801108a:	4901      	ldr	r1, [pc, #4]	; (8011090 <nan+0x8>)
 801108c:	4770      	bx	lr
 801108e:	bf00      	nop
 8011090:	7ff80000 	.word	0x7ff80000

08011094 <rint>:
 8011094:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 8011098:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801109a:	f2ac 37ff 	subw	r7, ip, #1023	; 0x3ff
 801109e:	2f13      	cmp	r7, #19
 80110a0:	4602      	mov	r2, r0
 80110a2:	460b      	mov	r3, r1
 80110a4:	460c      	mov	r4, r1
 80110a6:	4605      	mov	r5, r0
 80110a8:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 80110ac:	dc59      	bgt.n	8011162 <rint+0xce>
 80110ae:	2f00      	cmp	r7, #0
 80110b0:	da2a      	bge.n	8011108 <rint+0x74>
 80110b2:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80110b6:	4301      	orrs	r1, r0
 80110b8:	d022      	beq.n	8011100 <rint+0x6c>
 80110ba:	f3c3 0113 	ubfx	r1, r3, #0, #20
 80110be:	4301      	orrs	r1, r0
 80110c0:	424d      	negs	r5, r1
 80110c2:	430d      	orrs	r5, r1
 80110c4:	4936      	ldr	r1, [pc, #216]	; (80111a0 <rint+0x10c>)
 80110c6:	0c5c      	lsrs	r4, r3, #17
 80110c8:	0b2d      	lsrs	r5, r5, #12
 80110ca:	f405 2500 	and.w	r5, r5, #524288	; 0x80000
 80110ce:	0464      	lsls	r4, r4, #17
 80110d0:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80110d4:	ea45 0304 	orr.w	r3, r5, r4
 80110d8:	e9d1 4500 	ldrd	r4, r5, [r1]
 80110dc:	4620      	mov	r0, r4
 80110de:	4629      	mov	r1, r5
 80110e0:	f7ef f8be 	bl	8000260 <__adddf3>
 80110e4:	e9cd 0100 	strd	r0, r1, [sp]
 80110e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80110ec:	462b      	mov	r3, r5
 80110ee:	4622      	mov	r2, r4
 80110f0:	f7ef f8b4 	bl	800025c <__aeabi_dsub>
 80110f4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80110f8:	ea43 71c6 	orr.w	r1, r3, r6, lsl #31
 80110fc:	4602      	mov	r2, r0
 80110fe:	460b      	mov	r3, r1
 8011100:	4610      	mov	r0, r2
 8011102:	4619      	mov	r1, r3
 8011104:	b003      	add	sp, #12
 8011106:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011108:	4926      	ldr	r1, [pc, #152]	; (80111a4 <rint+0x110>)
 801110a:	4139      	asrs	r1, r7
 801110c:	ea03 0001 	and.w	r0, r3, r1
 8011110:	4310      	orrs	r0, r2
 8011112:	d0f5      	beq.n	8011100 <rint+0x6c>
 8011114:	084b      	lsrs	r3, r1, #1
 8011116:	ea04 0151 	and.w	r1, r4, r1, lsr #1
 801111a:	ea52 0501 	orrs.w	r5, r2, r1
 801111e:	d00c      	beq.n	801113a <rint+0xa6>
 8011120:	ea24 0303 	bic.w	r3, r4, r3
 8011124:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 8011128:	2f13      	cmp	r7, #19
 801112a:	bf0c      	ite	eq
 801112c:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 8011130:	2500      	movne	r5, #0
 8011132:	fa44 f707 	asr.w	r7, r4, r7
 8011136:	ea43 0407 	orr.w	r4, r3, r7
 801113a:	4919      	ldr	r1, [pc, #100]	; (80111a0 <rint+0x10c>)
 801113c:	4623      	mov	r3, r4
 801113e:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 8011142:	462a      	mov	r2, r5
 8011144:	e9d6 4500 	ldrd	r4, r5, [r6]
 8011148:	4620      	mov	r0, r4
 801114a:	4629      	mov	r1, r5
 801114c:	f7ef f888 	bl	8000260 <__adddf3>
 8011150:	e9cd 0100 	strd	r0, r1, [sp]
 8011154:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011158:	4622      	mov	r2, r4
 801115a:	462b      	mov	r3, r5
 801115c:	f7ef f87e 	bl	800025c <__aeabi_dsub>
 8011160:	e7cc      	b.n	80110fc <rint+0x68>
 8011162:	2f33      	cmp	r7, #51	; 0x33
 8011164:	dd05      	ble.n	8011172 <rint+0xde>
 8011166:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 801116a:	d1c9      	bne.n	8011100 <rint+0x6c>
 801116c:	f7ef f878 	bl	8000260 <__adddf3>
 8011170:	e7c4      	b.n	80110fc <rint+0x68>
 8011172:	f04f 31ff 	mov.w	r1, #4294967295
 8011176:	f2ac 4c13 	subw	ip, ip, #1043	; 0x413
 801117a:	fa21 f10c 	lsr.w	r1, r1, ip
 801117e:	4208      	tst	r0, r1
 8011180:	d0be      	beq.n	8011100 <rint+0x6c>
 8011182:	ea10 0251 	ands.w	r2, r0, r1, lsr #1
 8011186:	bf18      	it	ne
 8011188:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 801118c:	ea4f 0351 	mov.w	r3, r1, lsr #1
 8011190:	bf1e      	ittt	ne
 8011192:	ea20 0303 	bicne.w	r3, r0, r3
 8011196:	fa45 fc0c 	asrne.w	ip, r5, ip
 801119a:	ea43 050c 	orrne.w	r5, r3, ip
 801119e:	e7cc      	b.n	801113a <rint+0xa6>
 80111a0:	08012690 	.word	0x08012690
 80111a4:	000fffff 	.word	0x000fffff

080111a8 <scalbn>:
 80111a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80111aa:	f3c1 560a 	ubfx	r6, r1, #20, #11
 80111ae:	4604      	mov	r4, r0
 80111b0:	460d      	mov	r5, r1
 80111b2:	4617      	mov	r7, r2
 80111b4:	460b      	mov	r3, r1
 80111b6:	b996      	cbnz	r6, 80111de <scalbn+0x36>
 80111b8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80111bc:	4303      	orrs	r3, r0
 80111be:	d039      	beq.n	8011234 <scalbn+0x8c>
 80111c0:	4b35      	ldr	r3, [pc, #212]	; (8011298 <scalbn+0xf0>)
 80111c2:	2200      	movs	r2, #0
 80111c4:	f7ef fa02 	bl	80005cc <__aeabi_dmul>
 80111c8:	4b34      	ldr	r3, [pc, #208]	; (801129c <scalbn+0xf4>)
 80111ca:	4604      	mov	r4, r0
 80111cc:	429f      	cmp	r7, r3
 80111ce:	460d      	mov	r5, r1
 80111d0:	da0f      	bge.n	80111f2 <scalbn+0x4a>
 80111d2:	a32d      	add	r3, pc, #180	; (adr r3, 8011288 <scalbn+0xe0>)
 80111d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111d8:	f7ef f9f8 	bl	80005cc <__aeabi_dmul>
 80111dc:	e006      	b.n	80111ec <scalbn+0x44>
 80111de:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80111e2:	4296      	cmp	r6, r2
 80111e4:	d10a      	bne.n	80111fc <scalbn+0x54>
 80111e6:	4602      	mov	r2, r0
 80111e8:	f7ef f83a 	bl	8000260 <__adddf3>
 80111ec:	4604      	mov	r4, r0
 80111ee:	460d      	mov	r5, r1
 80111f0:	e020      	b.n	8011234 <scalbn+0x8c>
 80111f2:	460b      	mov	r3, r1
 80111f4:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80111f8:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 80111fc:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8011200:	19b9      	adds	r1, r7, r6
 8011202:	4291      	cmp	r1, r2
 8011204:	dd0e      	ble.n	8011224 <scalbn+0x7c>
 8011206:	a322      	add	r3, pc, #136	; (adr r3, 8011290 <scalbn+0xe8>)
 8011208:	e9d3 2300 	ldrd	r2, r3, [r3]
 801120c:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8011210:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 8011214:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 8011218:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 801121c:	4820      	ldr	r0, [pc, #128]	; (80112a0 <scalbn+0xf8>)
 801121e:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 8011222:	e7d9      	b.n	80111d8 <scalbn+0x30>
 8011224:	2900      	cmp	r1, #0
 8011226:	dd08      	ble.n	801123a <scalbn+0x92>
 8011228:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801122c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011230:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8011234:	4620      	mov	r0, r4
 8011236:	4629      	mov	r1, r5
 8011238:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801123a:	f111 0f35 	cmn.w	r1, #53	; 0x35
 801123e:	da16      	bge.n	801126e <scalbn+0xc6>
 8011240:	f24c 3350 	movw	r3, #50000	; 0xc350
 8011244:	429f      	cmp	r7, r3
 8011246:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 801124a:	dd08      	ble.n	801125e <scalbn+0xb6>
 801124c:	4c15      	ldr	r4, [pc, #84]	; (80112a4 <scalbn+0xfc>)
 801124e:	4814      	ldr	r0, [pc, #80]	; (80112a0 <scalbn+0xf8>)
 8011250:	f363 74df 	bfi	r4, r3, #31, #1
 8011254:	a30e      	add	r3, pc, #56	; (adr r3, 8011290 <scalbn+0xe8>)
 8011256:	e9d3 2300 	ldrd	r2, r3, [r3]
 801125a:	4621      	mov	r1, r4
 801125c:	e7bc      	b.n	80111d8 <scalbn+0x30>
 801125e:	4c12      	ldr	r4, [pc, #72]	; (80112a8 <scalbn+0x100>)
 8011260:	4812      	ldr	r0, [pc, #72]	; (80112ac <scalbn+0x104>)
 8011262:	f363 74df 	bfi	r4, r3, #31, #1
 8011266:	a308      	add	r3, pc, #32	; (adr r3, 8011288 <scalbn+0xe0>)
 8011268:	e9d3 2300 	ldrd	r2, r3, [r3]
 801126c:	e7f5      	b.n	801125a <scalbn+0xb2>
 801126e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011272:	3136      	adds	r1, #54	; 0x36
 8011274:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011278:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 801127c:	4620      	mov	r0, r4
 801127e:	4629      	mov	r1, r5
 8011280:	2200      	movs	r2, #0
 8011282:	4b0b      	ldr	r3, [pc, #44]	; (80112b0 <scalbn+0x108>)
 8011284:	e7a8      	b.n	80111d8 <scalbn+0x30>
 8011286:	bf00      	nop
 8011288:	c2f8f359 	.word	0xc2f8f359
 801128c:	01a56e1f 	.word	0x01a56e1f
 8011290:	8800759c 	.word	0x8800759c
 8011294:	7e37e43c 	.word	0x7e37e43c
 8011298:	43500000 	.word	0x43500000
 801129c:	ffff3cb0 	.word	0xffff3cb0
 80112a0:	8800759c 	.word	0x8800759c
 80112a4:	7e37e43c 	.word	0x7e37e43c
 80112a8:	01a56e1f 	.word	0x01a56e1f
 80112ac:	c2f8f359 	.word	0xc2f8f359
 80112b0:	3c900000 	.word	0x3c900000

080112b4 <_init>:
 80112b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80112b6:	bf00      	nop
 80112b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80112ba:	bc08      	pop	{r3}
 80112bc:	469e      	mov	lr, r3
 80112be:	4770      	bx	lr

080112c0 <_fini>:
 80112c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80112c2:	bf00      	nop
 80112c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80112c6:	bc08      	pop	{r3}
 80112c8:	469e      	mov	lr, r3
 80112ca:	4770      	bx	lr
