Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | F-2011.09-DWBB_201109.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 698 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'SNPS_CLOCK_GATE_HIGH_dp_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_addr_gen_N10_0_0'
  Mapping integrated clock gating circuitry
  Processing 'addr_gen_N10_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_addr_gen_N10_1_0'
  Mapping integrated clock gating circuitry
  Processing 'addr_gen_N10_1'
  Processing 'addr_gen_o_ctrl'
  Processing 'SNPS_CLOCK_GATE_HIGH_addr_gen_N12_0'
  Mapping integrated clock gating circuitry
  Processing 'addr_gen_N12'
  Processing 'SNPS_CLOCK_GATE_HIGH_countern_N4_0'
  Mapping integrated clock gating circuitry
  Processing 'countern_N4_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_countern_N4_1'
  Mapping integrated clock gating circuitry
  Processing 'countern_N4_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_countern_N4_2'
  Mapping integrated clock gating circuitry
  Processing 'countern_N4_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_countern_N4_3'
  Mapping integrated clock gating circuitry
  Processing 'countern_N4_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_countern_N4_4'
  Mapping integrated clock gating circuitry
  Processing 'countern_N4_4'
  Processing 'SNPS_CLOCK_GATE_HIGH_countern_N3_0'
  Mapping integrated clock gating circuitry
  Processing 'countern_N3_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_countern_N3_1'
  Mapping integrated clock gating circuitry
  Processing 'countern_N3_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_countern_N3_2'
  Mapping integrated clock gating circuitry
  Processing 'countern_N3_2'
  Processing 'round_i_N6_o_N4_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_pool_0'
  Mapping integrated clock gating circuitry
  Processing 'pool_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_pool_1'
  Mapping integrated clock gating circuitry
  Processing 'pool_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_pool_2'
  Mapping integrated clock gating circuitry
  Processing 'pool_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_pool_3'
  Mapping integrated clock gating circuitry
  Processing 'pool_3'
  Processing 'relu_i_N8_o_N4_0'
  Processing 'ppu'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_0_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_1_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_2_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_3_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_4_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_4'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_5_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_5'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_6_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_6'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_7_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_7'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_8_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_8'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_9_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_9'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_10_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_10'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_11_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_11'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_12_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_12'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_13_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_13'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_14_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_14'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_15_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_15'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_16_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_16'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_17_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_17'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_18_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_18'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_19_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_19'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_20_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_20'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_21_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_21'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_22_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_22'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_23_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_23'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_24_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_24'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_25_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_25'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_26_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_26'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_27_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_27'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_28_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_28'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_29_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_29'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_30_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_30'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_31_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_31'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_32_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_32'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_33_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_33'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_34_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_34'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_35_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_35'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_36_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_36'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_37_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_37'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_38_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_38'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_39_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_39'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_40_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_40'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_41_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_41'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_42_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_42'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_43_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_43'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_44_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_44'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_45_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_45'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_46_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_46'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_47_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_47'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_48_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_48'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_49_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_49'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_50_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_50'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_51_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_51'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_52_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_52'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_53_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_53'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_54_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_54'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_55_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_55'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_56_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_56'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_57_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_57'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_58_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_58'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_59_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_59'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_60_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_60'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_61_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_61'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_62_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_62'
  Processing 'SNPS_CLOCK_GATE_HIGH_pe_63_0'
  Mapping integrated clock gating circuitry
  Processing 'pe_63'
  Processing 'npu'
  Processing 'SNPS_CLOCK_GATE_HIGH_act_buffer'
  Mapping integrated clock gating circuitry
  Processing 'act_if'
  Processing 'SNPS_CLOCK_GATE_HIGH_act_rf_0'
  Mapping integrated clock gating circuitry
  Processing 'act_rf'
  Processing 'act_buffer'
  Processing 'SNPS_CLOCK_GATE_HIGH_act_lb_0'
  Mapping integrated clock gating circuitry
  Processing 'act_lb'
  Processing 'dp'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'dp_DW01_inc_0'
  Processing 'dp_DW01_inc_1'
  Processing 'dp_DW01_inc_2'
  Processing 'addr_gen_N10_0_DW01_add_0'
  Processing 'addr_gen_N10_0_DW01_add_1'
  Processing 'addr_gen_N10_0_DW01_add_2'
  Processing 'addr_gen_N10_0_DW01_add_3'
  Processing 'addr_gen_N10_1_DW01_add_0'
  Processing 'addr_gen_N10_1_DW01_add_1'
  Processing 'addr_gen_N10_1_DW01_add_2'
  Processing 'addr_gen_N10_1_DW01_add_3'
  Processing 'addr_gen_N12_DW01_add_0'
  Processing 'addr_gen_N12_DW01_add_1'
  Processing 'addr_gen_N12_DW01_add_2'
  Processing 'addr_gen_N12_DW01_add_3'
  Processing 'pool_0_DW01_add_0'
  Processing 'pool_0_DW01_add_1'
  Processing 'pool_1_DW01_add_0'
  Processing 'pool_1_DW01_add_1'
  Processing 'pool_2_DW01_add_0'
  Processing 'pool_2_DW01_add_1'
  Processing 'pool_3_DW01_add_0'
  Processing 'pool_3_DW01_add_1'
  Processing 'pe_0_DW01_add_0'
  Processing 'pe_0_DW01_sub_0'
  Processing 'pe_1_DW01_add_0'
  Processing 'pe_1_DW01_sub_0'
  Processing 'pe_2_DW01_add_0'
  Processing 'pe_2_DW01_sub_0'
  Processing 'pe_3_DW01_add_0'
  Processing 'pe_3_DW01_sub_0'
  Processing 'pe_4_DW01_add_0'
  Processing 'pe_4_DW01_sub_0'
  Processing 'pe_5_DW01_add_0'
  Processing 'pe_5_DW01_sub_0'
  Processing 'pe_6_DW01_add_0'
  Processing 'pe_6_DW01_sub_0'
  Processing 'pe_7_DW01_add_0'
  Processing 'pe_7_DW01_sub_0'
  Processing 'pe_8_DW01_add_0'
  Processing 'pe_8_DW01_sub_0'
  Processing 'pe_9_DW01_add_0'
  Processing 'pe_9_DW01_sub_0'
  Processing 'pe_10_DW01_add_0'
  Processing 'pe_10_DW01_sub_0'
  Processing 'pe_11_DW01_add_0'
  Processing 'pe_11_DW01_sub_0'
  Processing 'pe_12_DW01_add_0'
  Processing 'pe_12_DW01_sub_0'
  Processing 'pe_13_DW01_add_0'
  Processing 'pe_13_DW01_sub_0'
  Processing 'pe_14_DW01_add_0'
  Processing 'pe_14_DW01_sub_0'
  Processing 'pe_15_DW01_add_0'
  Processing 'pe_15_DW01_sub_0'
  Processing 'pe_16_DW01_add_0'
  Processing 'pe_16_DW01_sub_0'
  Processing 'pe_17_DW01_add_0'
  Processing 'pe_17_DW01_sub_0'
  Processing 'pe_18_DW01_add_0'
  Processing 'pe_18_DW01_sub_0'
  Processing 'pe_19_DW01_add_0'
  Processing 'pe_19_DW01_sub_0'
  Processing 'pe_20_DW01_add_0'
  Processing 'pe_20_DW01_sub_0'
  Processing 'pe_21_DW01_add_0'
  Processing 'pe_21_DW01_sub_0'
  Processing 'pe_22_DW01_add_0'
  Processing 'pe_22_DW01_sub_0'
  Processing 'pe_23_DW01_add_0'
  Processing 'pe_23_DW01_sub_0'
  Processing 'pe_24_DW01_add_0'
  Processing 'pe_24_DW01_sub_0'
  Processing 'pe_25_DW01_add_0'
  Processing 'pe_25_DW01_sub_0'
  Processing 'pe_26_DW01_add_0'
  Processing 'pe_26_DW01_sub_0'
  Processing 'pe_27_DW01_add_0'
  Processing 'pe_27_DW01_sub_0'
  Processing 'pe_28_DW01_add_0'
  Processing 'pe_28_DW01_sub_0'
  Processing 'pe_29_DW01_add_0'
  Processing 'pe_29_DW01_sub_0'
  Processing 'pe_30_DW01_add_0'
  Processing 'pe_30_DW01_sub_0'
  Processing 'pe_31_DW01_add_0'
  Processing 'pe_31_DW01_sub_0'
  Processing 'pe_32_DW01_add_0'
  Processing 'pe_32_DW01_sub_0'
  Processing 'pe_33_DW01_add_0'
  Processing 'pe_33_DW01_sub_0'
  Processing 'pe_34_DW01_add_0'
  Processing 'pe_34_DW01_sub_0'
  Processing 'pe_35_DW01_add_0'
  Processing 'pe_35_DW01_sub_0'
  Processing 'pe_36_DW01_add_0'
  Processing 'pe_36_DW01_sub_0'
  Processing 'pe_37_DW01_add_0'
  Processing 'pe_37_DW01_sub_0'
  Processing 'pe_38_DW01_add_0'
  Processing 'pe_38_DW01_sub_0'
  Processing 'pe_39_DW01_add_0'
  Processing 'pe_39_DW01_sub_0'
  Processing 'pe_40_DW01_add_0'
  Processing 'pe_40_DW01_sub_0'
  Processing 'pe_41_DW01_add_0'
  Processing 'pe_41_DW01_sub_0'
  Processing 'pe_42_DW01_add_0'
  Processing 'pe_42_DW01_sub_0'
  Processing 'pe_43_DW01_add_0'
  Processing 'pe_43_DW01_sub_0'
  Processing 'pe_44_DW01_add_0'
  Processing 'pe_44_DW01_sub_0'
  Processing 'pe_45_DW01_add_0'
  Processing 'pe_45_DW01_sub_0'
  Processing 'pe_46_DW01_add_0'
  Processing 'pe_46_DW01_sub_0'
  Processing 'pe_47_DW01_add_0'
  Processing 'pe_47_DW01_sub_0'
  Processing 'pe_48_DW01_add_0'
  Processing 'pe_48_DW01_sub_0'
  Processing 'pe_49_DW01_add_0'
  Processing 'pe_49_DW01_sub_0'
  Processing 'pe_50_DW01_add_0'
  Processing 'pe_50_DW01_sub_0'
  Processing 'pe_51_DW01_add_0'
  Processing 'pe_51_DW01_sub_0'
  Processing 'pe_52_DW01_add_0'
  Processing 'pe_52_DW01_sub_0'
  Processing 'pe_53_DW01_add_0'
  Processing 'pe_53_DW01_sub_0'
  Processing 'pe_54_DW01_add_0'
  Processing 'pe_54_DW01_sub_0'
  Processing 'pe_55_DW01_add_0'
  Processing 'pe_55_DW01_sub_0'
  Processing 'pe_56_DW01_add_0'
  Processing 'pe_56_DW01_sub_0'
  Processing 'pe_57_DW01_add_0'
  Processing 'pe_57_DW01_sub_0'
  Processing 'pe_58_DW01_add_0'
  Processing 'pe_58_DW01_sub_0'
  Processing 'pe_59_DW01_add_0'
  Processing 'pe_59_DW01_sub_0'
  Processing 'pe_60_DW01_add_0'
  Processing 'pe_60_DW01_sub_0'
  Processing 'pe_61_DW01_add_0'
  Processing 'pe_61_DW01_sub_0'
  Processing 'pe_62_DW01_add_0'
  Processing 'pe_62_DW01_sub_0'
  Processing 'pe_63_DW01_add_0'
  Processing 'pe_63_DW01_sub_0'
  Processing 'dp_DW01_inc_3'
  Processing 'dp_DW02_mult_0'
Information: Skipping clock gating on design npu, since there are no registers. (PWR-806)
Information: Skipping clock gating on design addr_gen_o_ctrl, since there are no registers. (PWR-806)
Information: Skipping clock gating on design act_if, since there are no registers. (PWR-806)
Information: Skipping clock gating on design relu_i_N8_o_N4_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design round_i_N6_o_N4_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design act_if_MUX_OP_8_3_128, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_63_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_62_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_61_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_60_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_59_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_58_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_57_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_56_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_55_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_54_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_53_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_52_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_51_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_50_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_49_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_48_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_47_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_46_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_45_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_44_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_43_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_42_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_41_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_40_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_39_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_38_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_37_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_36_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_35_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_34_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_33_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_32_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_31_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_30_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_29_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_28_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_27_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_26_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_25_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_24_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_23_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_22_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_21_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_20_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_19_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_18_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_17_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_16_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_15_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_14_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_13_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_12_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_11_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_10_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_9_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_8_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_7_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_6_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_5_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_4_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_3_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_2_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_1_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_0_MUX_OP_8_3_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design relu_i_N8_o_N4_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design relu_i_N8_o_N4_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design relu_i_N8_o_N4_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design relu_i_N8_o_N4_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design relu_i_N8_o_N4_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design relu_i_N8_o_N4_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design relu_i_N8_o_N4_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design round_i_N6_o_N4_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design round_i_N6_o_N4_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design round_i_N6_o_N4_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dp_DW01_inc_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dp_DW01_inc_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dp_DW01_inc_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design addr_gen_N10_0_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design addr_gen_N10_0_DW01_add_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design addr_gen_N10_0_DW01_add_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design addr_gen_N10_0_DW01_add_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design addr_gen_N10_1_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design addr_gen_N10_1_DW01_add_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design addr_gen_N10_1_DW01_add_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design addr_gen_N10_1_DW01_add_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design addr_gen_N12_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design addr_gen_N12_DW01_add_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design addr_gen_N12_DW01_add_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design addr_gen_N12_DW01_add_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pool_0_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pool_0_DW01_add_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pool_1_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pool_1_DW01_add_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pool_2_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pool_2_DW01_add_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pool_3_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pool_3_DW01_add_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_0_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_0_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_1_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_1_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_2_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_2_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_3_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_3_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_4_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_4_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_5_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_5_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_6_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_6_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_7_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_7_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_8_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_8_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_9_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_9_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_10_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_10_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_11_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_11_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_12_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_12_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_13_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_13_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_14_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_14_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_15_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_15_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_16_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_16_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_17_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_17_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_18_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_18_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_19_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_19_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_20_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_20_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_21_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_21_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_22_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_22_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_23_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_23_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_24_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_24_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_25_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_25_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_26_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_26_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_27_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_27_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_28_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_28_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_29_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_29_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_30_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_30_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_31_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_31_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_32_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_32_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_33_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_33_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_34_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_34_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_35_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_35_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_36_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_36_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_37_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_37_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_38_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_38_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_39_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_39_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_40_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_40_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_41_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_41_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_42_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_42_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_43_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_43_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_44_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_44_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_45_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_45_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_46_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_46_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_47_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_47_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_48_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_48_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_49_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_49_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_50_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_50_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_51_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_51_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_52_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_52_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_53_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_53_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_54_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_54_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_55_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_55_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_56_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_56_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_57_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_57_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_58_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_58_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_59_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_59_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_60_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_60_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_61_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_61_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_62_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_62_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_63_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pe_63_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dp_DW01_inc_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dp_DW02_mult_0, since there are no registers. (PWR-806)
Information: Performing clock-gating on design dp. (PWR-730)
Information: Performing clock-gating on design act_lb. (PWR-730)
Information: Performing clock-gating on design act_buffer. (PWR-730)
Information: Performing clock-gating on design ppu. (PWR-730)
Information: Performing clock-gating on design countern_N3_2. (PWR-730)
Information: Performing clock-gating on design countern_N3_1. (PWR-730)
Information: Performing clock-gating on design countern_N3_0. (PWR-730)
Information: Performing clock-gating on design countern_N4_4. (PWR-730)
Information: Performing clock-gating on design countern_N4_3. (PWR-730)
Information: Performing clock-gating on design countern_N4_2. (PWR-730)
Information: Performing clock-gating on design countern_N4_1. (PWR-730)
Information: Performing clock-gating on design countern_N4_0. (PWR-730)
Information: Performing clock-gating on design addr_gen_N12. (PWR-730)
Information: Performing clock-gating on design addr_gen_N10_1. (PWR-730)
Information: Performing clock-gating on design addr_gen_N10_0. (PWR-730)
Information: Performing clock-gating on design act_rf. (PWR-730)
Information: Performing clock-gating on design pe_63. (PWR-730)
Information: Performing clock-gating on design pe_62. (PWR-730)
Information: Performing clock-gating on design pe_61. (PWR-730)
Information: Performing clock-gating on design pe_60. (PWR-730)
Information: Performing clock-gating on design pe_59. (PWR-730)
Information: Performing clock-gating on design pe_58. (PWR-730)
Information: Performing clock-gating on design pe_57. (PWR-730)
Information: Performing clock-gating on design pe_56. (PWR-730)
Information: Performing clock-gating on design pe_55. (PWR-730)
Information: Performing clock-gating on design pe_54. (PWR-730)
Information: Performing clock-gating on design pe_53. (PWR-730)
Information: Performing clock-gating on design pe_52. (PWR-730)
Information: Performing clock-gating on design pe_51. (PWR-730)
Information: Performing clock-gating on design pe_50. (PWR-730)
Information: Performing clock-gating on design pe_49. (PWR-730)
Information: Performing clock-gating on design pe_48. (PWR-730)
Information: Performing clock-gating on design pe_47. (PWR-730)
Information: Performing clock-gating on design pe_46. (PWR-730)
Information: Performing clock-gating on design pe_45. (PWR-730)
Information: Performing clock-gating on design pe_44. (PWR-730)
Information: Performing clock-gating on design pe_43. (PWR-730)
Information: Performing clock-gating on design pe_42. (PWR-730)
Information: Performing clock-gating on design pe_41. (PWR-730)
Information: Performing clock-gating on design pe_40. (PWR-730)
Information: Performing clock-gating on design pe_39. (PWR-730)
Information: Performing clock-gating on design pe_38. (PWR-730)
Information: Performing clock-gating on design pe_37. (PWR-730)
Information: Performing clock-gating on design pe_36. (PWR-730)
Information: Performing clock-gating on design pe_35. (PWR-730)
Information: Performing clock-gating on design pe_34. (PWR-730)
Information: Performing clock-gating on design pe_33. (PWR-730)
Information: Performing clock-gating on design pe_32. (PWR-730)
Information: Performing clock-gating on design pe_31. (PWR-730)
Information: Performing clock-gating on design pe_30. (PWR-730)
Information: Performing clock-gating on design pe_29. (PWR-730)
Information: Performing clock-gating on design pe_28. (PWR-730)
Information: Performing clock-gating on design pe_27. (PWR-730)
Information: Performing clock-gating on design pe_26. (PWR-730)
Information: Performing clock-gating on design pe_25. (PWR-730)
Information: Performing clock-gating on design pe_24. (PWR-730)
Information: Performing clock-gating on design pe_23. (PWR-730)
Information: Performing clock-gating on design pe_22. (PWR-730)
Information: Performing clock-gating on design pe_21. (PWR-730)
Information: Performing clock-gating on design pe_20. (PWR-730)
Information: Performing clock-gating on design pe_19. (PWR-730)
Information: Performing clock-gating on design pe_18. (PWR-730)
Information: Performing clock-gating on design pe_17. (PWR-730)
Information: Performing clock-gating on design pe_16. (PWR-730)
Information: Performing clock-gating on design pe_15. (PWR-730)
Information: Performing clock-gating on design pe_14. (PWR-730)
Information: Performing clock-gating on design pe_13. (PWR-730)
Information: Performing clock-gating on design pe_12. (PWR-730)
Information: Performing clock-gating on design pe_11. (PWR-730)
Information: Performing clock-gating on design pe_10. (PWR-730)
Information: Performing clock-gating on design pe_9. (PWR-730)
Information: Performing clock-gating on design pe_8. (PWR-730)
Information: Performing clock-gating on design pe_7. (PWR-730)
Information: Performing clock-gating on design pe_6. (PWR-730)
Information: Performing clock-gating on design pe_5. (PWR-730)
Information: Performing clock-gating on design pe_4. (PWR-730)
Information: Performing clock-gating on design pe_3. (PWR-730)
Information: Performing clock-gating on design pe_2. (PWR-730)
Information: Performing clock-gating on design pe_1. (PWR-730)
Information: Performing clock-gating on design pe_0. (PWR-730)
Information: Performing clock-gating on design pool_3. (PWR-730)
Information: Performing clock-gating on design pool_2. (PWR-730)
Information: Performing clock-gating on design pool_1. (PWR-730)
Information: Performing clock-gating on design pool_0. (PWR-730)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:08   72164.5     15.06   13015.6   17290.8                          
    0:01:08   72164.5     15.06   13015.6   17290.8                          
    0:01:09   72571.2     15.06   12936.4   15437.2                          
    0:01:10   72819.4      3.85    6847.4   11423.0                          
    0:01:11   73524.5      0.00       0.0    3686.7                          
    0:01:28   74275.7      0.00       0.0      20.6                          
    0:01:29   74275.7      0.00       0.0      20.6                          
    0:01:29   74275.7      0.00       0.0      20.6                          
    0:01:29   74275.7      0.00       0.0      20.6                          
    0:01:30   74275.7      0.00       0.0      20.6                          
    0:01:41   67988.5      0.00       0.0       0.0                          
    0:01:42   67978.4      0.00       0.0       0.0                          
    0:01:48   67978.4      0.00       0.0       0.0                          
    0:01:48   67978.4      0.00       0.0       0.0                          
    0:01:48   67978.4      0.00       0.0       0.0                          
    0:01:48   67978.4      0.00       0.0       0.0                          
    0:01:49   67978.4      0.00       0.0       0.0                          
    0:01:49   67978.4      0.00       0.0       0.0                          
    0:01:49   67978.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:49   67978.4      0.00       0.0       0.0                          
    0:01:49   67978.4      0.00       0.0       0.0                          
    0:01:52   67930.8      0.00       0.0      12.0                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:52   67930.8      0.00       0.0      12.0                          
    0:01:53   67932.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:53   67932.7      0.00       0.0       0.0                          
    0:01:53   67932.7      0.00       0.0       0.0                          
    0:01:59   67912.5      0.00       0.0       0.0                          
    0:02:00   67898.1      0.00       0.0       0.0                          
    0:02:01   67888.8      0.00       0.0       0.0                          
    0:02:02   67883.5      0.00       0.0       0.0                          
    0:02:02   67849.2      0.00       0.0       0.0                          
    0:02:04   67844.9      0.00       0.0       0.0                          
    0:02:04   67841.2      0.00       0.0       0.0                          
    0:02:04   67837.4      0.00       0.0       0.0                          
    0:02:05   67833.7      0.00       0.0       0.0                          
    0:02:11   67830.0      0.00       0.0       0.0                          
    0:02:12   67826.3      0.00       0.0       0.0                          
    0:02:12   67823.1      0.00       0.0       0.0                          
    0:02:12   67819.9      0.00       0.0       0.0                          
    0:02:12   67817.2      0.00       0.0       0.0                          
    0:02:13   67814.6      0.00       0.0       0.0                          
    0:02:13   67811.9      0.00       0.0       0.0                          
    0:02:13   67811.9      0.00       0.0       0.0                          
    0:02:13   67811.9      0.00       0.0       0.0                          
    0:02:14   67771.7      0.00       0.0       0.0                          
    0:02:14   67771.7      0.00       0.0       0.0                          
    0:02:14   67771.7      0.00       0.0       0.0                          
    0:02:14   67771.7      0.00       0.0       0.0                          
    0:02:14   67771.7      0.00       0.0       0.0                          
    0:02:14   67771.7      0.00       0.0       0.0                          
    0:02:15   67771.7      0.00       0.0       0.0                          
Loading db file '/home/mg.lowpower/do/libnangate/NangateOpenCellLibrary_typical_ecsm.db'

  Optimization Complete
  ---------------------
Warning: Design 'dp' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'act_lb_inst/clk_gate_int_data_reg[1]/CLK': 1176 load(s), 1 driver(s)
1
