package rvsim.dispatch

import chisel3._
import chisel3.util._
import rvsim.config.Config
import rvsim.bundles._

// Register Alias Table (RAT) - maps architectural registers to physical registers
class RegisterAliasTable extends Module {
  
}
