<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Verilog Sign Changer</title>
  <link rel="stylesheet" href="style.css" />
  <link rel="icon" type="image/svg+xml" href="images/J.W._favicon.svg" />
</head>
<body>
  <div class="container">
    <div class="project-detail">
      <div class="project-header">
        <h1>Verilog Sign Changer</h1>
        <div class="project-image-large">
          <img src="images/verilogsignchangerpic.png" alt="verilogsignchangerpic" />
        </div>
      </div>
      
      <div class="project-content">
        <h2>Verilog Sign Changer</h2>
        
        <h3>Purpose:</h3>
        
        <p>In this lab, you will design and implement several fundamental combinational logic components entirely in Verilog—specifically, an 8-bit adder (built from full adders), a 2-to-1 multiplexer for two 8-bit buses, a hex-to-7-segment encoder, and an 8-bit adder/subtractor—and then integrate them into a top-level module that performs a two’s-complement sign change on an 8-bit input. When the sign input is low, the output simply mirrors the input; when the sign input is high, the circuit outputs the two’s-complement negation of the input and detects overflow conditions (e.g., changing –128 to +128) by illuminating the decimal point on the display. Finally, you will instantiate two copies of the hex-to-7-segment converter and use a slow “digsel” signal, driven by a provided clock divider, to alternately drive the rightmost two digits of a Basys3 board’s seven-segment display—thereby presenting the 8-bit result in hexadecimal form and visually indicating any overflow.</p>
        <div class="video-embed" style="margin:2rem 0;text-align:center;">
          <iframe width="560" height="315" src="https://www.youtube.com/embed/Jjpv5uAQ8YY" title="YouTube video player" frameborder="0" allowfullscreen></iframe>
        </div>
      </div>
      
      <div class="project-navigation">
        <a href="projects.html" class="text-link">← Back to Projects</a>
        <a href="homepage.html" class="text-link">← Back to Home</a>
        <a href="https://github.com/jasonwaseq/Verilog-Based-Sign-Changer-and-7-Segment-Display-Interface" target="_blank" class="logo-link github-link" aria-label="GitHub">
          <svg width="24" height="24" viewBox="0 0 24 24" fill="currentColor">
            <path d="M12 0c-6.626 0-12 5.373-12 12 0 5.302 3.438 9.8 8.207 11.387.599.111.793-.261.793-.577v-2.234c-3.338.726-4.033-1.416-4.033-1.416-.546-1.387-1.333-1.756-1.333-1.756-1.089-.745.083-.729.083-.729 1.205.084 1.839 1.237 1.839 1.237 1.07 1.834 2.807 1.304 3.492.997.107-.775.418-1.305.762-1.604-2.665-.305-5.467-1.334-5.467-5.931 0-1.311.469-2.381 1.236-3.221-.124-.303-.535-1.524.117-3.176 0 0 1.008-.322 3.301 1.23.957-.266 1.983-.399 3.003-.404 1.02.005 2.047.138 3.006.404 2.291-1.552 3.297-1.23 3.297-1.23.653 1.653.242 2.874.118 3.176.77.84 1.235 1.911 1.235 3.221 0 4.609-2.807 5.624-5.479 5.921.43.372.823 1.102.823 2.222v3.293c0 .319.192.694.801.576 4.765-1.589 8.199-6.086 8.199-11.386 0-6.627-5.373-12-12-12z"/>
          </svg>
          <span>View on GitHub</span>
        </a>
      </div>
    </div>
  </div>
</body>
</html> 