/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[48] ? in_data[52] : in_data[5];
  assign celloutsig_1_1z = in_data[113] ? celloutsig_1_0z : in_data[145];
  assign celloutsig_1_2z = celloutsig_1_1z ? celloutsig_1_0z : in_data[162];
  assign celloutsig_1_3z = celloutsig_1_0z ? celloutsig_1_2z : celloutsig_1_1z;
  assign celloutsig_1_5z = in_data[187] ? celloutsig_1_2z : celloutsig_1_1z;
  assign celloutsig_1_6z = celloutsig_1_0z ? celloutsig_1_3z : celloutsig_1_5z;
  assign celloutsig_0_3z = in_data[34] ? celloutsig_0_2z : celloutsig_0_0z;
  assign celloutsig_1_18z = celloutsig_1_1z ? celloutsig_1_3z : celloutsig_1_6z;
  assign celloutsig_0_4z = celloutsig_0_2z ? celloutsig_0_0z : celloutsig_0_2z;
  assign celloutsig_1_19z = celloutsig_1_3z ? celloutsig_1_3z : celloutsig_1_2z;
  assign celloutsig_0_5z = celloutsig_0_3z ? celloutsig_0_0z : celloutsig_0_4z;
  assign celloutsig_0_6z = celloutsig_0_3z ? celloutsig_0_4z : celloutsig_0_3z;
  assign celloutsig_0_9z = celloutsig_0_0z ? celloutsig_0_2z : celloutsig_0_3z;
  assign celloutsig_0_10z = celloutsig_0_6z ? celloutsig_0_2z : celloutsig_0_3z;
  assign celloutsig_0_11z = celloutsig_0_5z ? celloutsig_0_4z : celloutsig_0_0z;
  assign celloutsig_0_13z = celloutsig_0_4z ? _00_ : celloutsig_0_10z;
  assign celloutsig_0_14z = in_data[23] ? celloutsig_0_0z : celloutsig_0_5z;
  assign celloutsig_0_15z = celloutsig_0_0z ? celloutsig_0_14z : celloutsig_0_0z;
  assign celloutsig_0_16z = in_data[31] ? celloutsig_0_9z : celloutsig_0_11z;
  assign celloutsig_0_21z = celloutsig_0_5z ? celloutsig_0_2z : celloutsig_0_6z;
  assign celloutsig_0_2z = celloutsig_0_0z ? in_data[6] : in_data[93];
  assign celloutsig_0_22z = celloutsig_0_13z ? in_data[89] : celloutsig_0_21z;
  assign celloutsig_1_0z = in_data[126] ? in_data[103] : in_data[145];
  reg [5:0] _25_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _25_ <= 6'h00;
    else _25_ <= { in_data[95:91], celloutsig_0_2z };
  assign { _01_[5:2], _00_, _01_[0] } = _25_;
  reg [5:0] _26_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _26_ <= 6'h00;
    else _26_ <= { celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_10z };
  assign out_data[5:0] = _26_;
  assign _01_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z };
endmodule
