
74. Printing statistics.

=== tt_um_rejunity_telluride2023_neuron ===

   Number of wires:                155
   Number of wire bits:            190
   Number of public wires:          31
   Number of public wire bits:      66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                171
     sky130_fd_sc_hd__a21bo_2        1
     sky130_fd_sc_hd__a21boi_2       1
     sky130_fd_sc_hd__a21o_2         2
     sky130_fd_sc_hd__a21oi_2        4
     sky130_fd_sc_hd__a22oi_2        2
     sky130_fd_sc_hd__a31o_2         2
     sky130_fd_sc_hd__and2_2        18
     sky130_fd_sc_hd__and2b_2        2
     sky130_fd_sc_hd__and3_2         2
     sky130_fd_sc_hd__buf_1         23
     sky130_fd_sc_hd__buf_2          1
     sky130_fd_sc_hd__conb_1        23
     sky130_fd_sc_hd__dfxtp_2       22
     sky130_fd_sc_hd__inv_2          1
     sky130_fd_sc_hd__mux2_2        10
     sky130_fd_sc_hd__nand2_2       15
     sky130_fd_sc_hd__nor2_2         8
     sky130_fd_sc_hd__o21a_2         4
     sky130_fd_sc_hd__o21ai_2        3
     sky130_fd_sc_hd__o21ba_2        1
     sky130_fd_sc_hd__or2_2          5
     sky130_fd_sc_hd__or3_2          1
     sky130_fd_sc_hd__or3b_2         1
     sky130_fd_sc_hd__xnor2_2       10
     sky130_fd_sc_hd__xor2_2         9

   Chip area for module '\tt_um_rejunity_telluride2023_neuron': 1617.801600

