#include "dw1000.h"

#include "pico/stdlib.h"
#include "pico/binary_info.h"
#include "spi.h"
#include "led.h"
#include "print.h"
#include "gpio.h"

#include <stdio.h>
#include <stdlib.h>
#include <string.h>

#include <math.h>
#include <float.h>

static struct dw1000_reg dw1000_regs[] =
{
    {.reg_file_id = DW1000_DEV_ID,      .length = 4,    .reg_file_type = DW1000_RO,  .mnemonic = "DEV_ID",     .desc = "Device Identifier"},
    {.reg_file_id = DW1000_EUI,         .length = 8,    .reg_file_type = DW1000_RW,  .mnemonic = "EUI",        .desc = "Extended Unique Identifier"},
    {.reg_file_id = 0x02, .length = 0, .mnemonic = "Reserved", .desc = "Reserved"},
    {.reg_file_id = DW1000_PANADR,      .length = 4,    .reg_file_type = DW1000_RW,  .mnemonic = "PANADR",     .desc = "PAN Identifier and Short Address"},
    {.reg_file_id = DW1000_SYS_CFG,     .length = 4,    .reg_file_type = DW1000_RW,  .mnemonic = "SYS_CFG",    .desc = "System Configuration bitmap"},
    {.reg_file_id = 0x05, .length = 0, .mnemonic = "Reserved", .desc = "Reserved"},
    {.reg_file_id = DW1000_SYS_TIME,    .length = 5,    .reg_file_type = DW1000_RO,  .mnemonic = "SYS_TIME",   .desc = "System Time Counter"},
    {.reg_file_id = 0x07, .length = 0, .mnemonic = "Reserved", .desc = "Reserved"},
    {.reg_file_id = DW1000_TX_FCTRL,    .length = 5,    .reg_file_type = DW1000_RW,  .mnemonic = "TX_FCTRL",   .desc = "Transmit Frame Control"},
    {.reg_file_id = DW1000_TX_BUFFER,   .length = 1024, .reg_file_type = DW1000_WO,  .mnemonic = "TX_BUFFER",  .desc = "Transmit Data Buffer"},
    {.reg_file_id = DW1000_DX_TIME,     .length = 5,    .reg_file_type = DW1000_RW,  .mnemonic = "DX_TIME",    .desc = "Delayed Send or Receive Time"},
    {.reg_file_id = 0x0b, .length = 0, .mnemonic = "Reserved", .desc = "Reserved"},
    {.reg_file_id = DW1000_RX_FWTO,     .length = 2,    .reg_file_type = DW1000_RW,  .mnemonic = "RX_FWTO",    .desc = "Receive Frame Wait Timeout Period"},
    {.reg_file_id = DW1000_SYS_CTRL,    .length = 4,    .reg_file_type = DW1000_SRW, .mnemonic = "SYS_CTRL",   .desc = "System Control Register"},
    {.reg_file_id = DW1000_SYS_MASK,    .length = 4,    .reg_file_type = DW1000_RW,  .mnemonic = "SYS_MASK",   .desc = "System Event Mask Register"},
    {.reg_file_id = DW1000_SYS_STATUS,  .length = 5,    .reg_file_type = DW1000_SRW, .mnemonic = "SYS_STATUS", .desc = "System Event Status Register"},
    {.reg_file_id = DW1000_RX_FINFO,    .length = 4,    .reg_file_type = DW1000_ROD, .mnemonic = "RX_FINFO",   .desc = "RX Frame Information"},
    {.reg_file_id = DW1000_RX_BUFFER,   .length = 1024, .reg_file_type = DW1000_ROD, .mnemonic = "RX_BUFFER",  .desc = "Receive Data"},
    {.reg_file_id = DW1000_RX_FQUAL,    .length = 8,    .reg_file_type = DW1000_ROD, .mnemonic = "RX_FQUAL",   .desc = "Rx Frame Quality information"},
    {.reg_file_id = DW1000_RX_TTCKI,    .length = 4,    .reg_file_type = DW1000_ROD, .mnemonic = "RX_TTCKI",   .desc = "Receiver Time Tracking Interval"},
    {.reg_file_id = DW1000_RX_TTCKO,    .length = 5,    .reg_file_type = DW1000_ROD, .mnemonic = "RX_TTCKO",   .desc = "Receiver Time Tracking Offset"},
    {.reg_file_id = DW1000_RX_TIME,     .length = 14,   .reg_file_type = DW1000_ROD, .mnemonic = "RX_TIME",    .desc = "Receive Message Time of Arrival"},
    {.reg_file_id = 0x16, .length = 0, .mnemonic = "Reserved", .desc = "Reserved"},
    {.reg_file_id = DW1000_TX_TIME,     .length = 10,   .reg_file_type = DW1000_RO,  .mnemonic = "TX_TIME",    .desc = "Transmit Message Time of Sending"},
    {.reg_file_id = DW1000_TX_ANTD,     .length = 2,    .reg_file_type = DW1000_RW,  .mnemonic = "TX_ANTD",    .desc = "16-bit Delay from Transmit to Antenna"},
    {.reg_file_id = DW1000_SYS_STATE,   .length = 5,    .reg_file_type = DW1000_RO,  .mnemonic = "SYS_STATE",  .desc = "System State information"},
    {.reg_file_id = DW1000_ACK_RESP_T,  .length = 4,    .reg_file_type = DW1000_RW,  .mnemonic = "ACK_RESP_T", .desc = "Acknowledgement Time and Response Time"},
    {.reg_file_id = 0x1b, .length = 0, .mnemonic = "Reserved", .desc = "Reserved"},
    {.reg_file_id = 0x1c, .length = 0, .mnemonic = "Reserved", .desc = "Reserved"},
    {.reg_file_id = DW1000_RX_SNIFF,    .length = 4,    .reg_file_type = DW1000_RW,  .mnemonic = "RX_SNIFF",   .desc = "Pulsed Preamble Reception Configuration"},
    {.reg_file_id = DW1000_TX_POWER,    .length = 4,    .reg_file_type = DW1000_RW,  .mnemonic = "TX_POWER",   .desc = "TX Power Control"},
    {.reg_file_id = DW1000_CHAN_CTRL,   .length = 4,    .reg_file_type = DW1000_RW,  .mnemonic = "CHAN_CTRL",  .desc = "Channel Control"},
    {.reg_file_id = 0x20, .length = 0, .mnemonic = "Reserved", .desc = "Reserved"},
    {.reg_file_id = DW1000_USR_SFD,     .length = 41,   .reg_file_type = DW1000_RW,  .mnemonic = "USR_SFD",    .desc = "User-specified short/long TX/RX SFD sequences"},
    {.reg_file_id = 0x22, .length = 0, .mnemonic = "Reserved", .desc = "Reserved"},
    {.reg_file_id = DW1000_AGC_CTRL,    .length = 33,   .reg_file_type = DW1000_RW,  .mnemonic = "AGC_CTRL",   .desc = "Automatic Gain Control configuration"},
    {.reg_file_id = DW1000_EXT_SYNC,    .length = 12,   .reg_file_type = DW1000_RW,  .mnemonic = "EXT_SYNC",   .desc = "External synchronisation control"},
    {.reg_file_id = DW1000_ACC_MEM,     .length = 4064, .reg_file_type = DW1000_RO,  .mnemonic = "ACC_MEM",    .desc = "Read access to accumulator data"},
    {.reg_file_id = DW1000_GPIO_CTRL,   .length = 44,   .reg_file_type = DW1000_RW,  .mnemonic = "GPIO_CTRL",  .desc = "Peripheral register bus 1 access"},
    {.reg_file_id = DW1000_DRX_CONF,    .length = 44,   .reg_file_type = DW1000_RW,  .mnemonic = "DRX_CONF",   .desc = "Digital Receiver configuration"},
    {.reg_file_id = DW1000_RF_CONF,     .length = 58,   .reg_file_type = DW1000_RW,  .mnemonic = "RF_CONF",    .desc = "Analog RF Configuration"},
    {.reg_file_id = 0x29, .length = 0, .mnemonic = "Reserved", .desc = "Reserved"},
    {.reg_file_id = DW1000_TX_CAL,      .length = 52,   .reg_file_type = DW1000_RW,  .mnemonic = "TX_CAL",     .desc = "Transmitter calibration block"},
    {.reg_file_id = DW1000_FS_CTRL,     .length = 21,   .reg_file_type = DW1000_RW,  .mnemonic = "FS_CTRL",    .desc = "Frequency synthesiser control block"},
    {.reg_file_id = DW1000_AON,         .length = 12,   .reg_file_type = DW1000_RW,  .mnemonic = "AON",        .desc = "Always-On register set"},
    {.reg_file_id = DW1000_OTP_IF,      .length = 18,   .reg_file_type = DW1000_RW,  .mnemonic = "OTP_IF",     .desc = "One Time Programmable Memory Interface"},
    {.reg_file_id = DW1000_LDE_CTRL,    .length = 0,    .reg_file_type = DW1000_RW,  .mnemonic = "LDE_CTRL",   .desc = "Leading edge detection control block"},
    {.reg_file_id = DW1000_DIG_DIAG,    .length = 41,   .reg_file_type = DW1000_RW,  .mnemonic = "DIG_DIAG",   .desc = "Digital Diagnostics Interface"},
    {.reg_file_id = 0x30, .length = 0, .mnemonic = "Reserved", .desc = "Reserved"},
    {.reg_file_id = 0x31, .length = 0, .mnemonic = "Reserved", .desc = "Reserved"},
    {.reg_file_id = 0x32, .length = 0, .mnemonic = "Reserved", .desc = "Reserved"},
    {.reg_file_id = 0x33, .length = 0, .mnemonic = "Reserved", .desc = "Reserved"},
    {.reg_file_id = 0x34, .length = 0, .mnemonic = "Reserved", .desc = "Reserved"},
    {.reg_file_id = 0x35, .length = 0, .mnemonic = "Reserved", .desc = "Reserved"},
    {.reg_file_id = DW1000_PMSC,        .length = 48,   .reg_file_type = DW1000_RW,  .mnemonic = "PMSC",       .desc = "Power Management System Control Block"},
    {.reg_file_id = 0x37, .length = 0, .mnemonic = "Reserved", .desc = "Reserved"},
    {.reg_file_id = 0x38, .length = 0, .mnemonic = "Reserved", .desc = "Reserved"},
    {.reg_file_id = 0x39, .length = 0, .mnemonic = "Reserved", .desc = "Reserved"},
    {.reg_file_id = 0x3a, .length = 0, .mnemonic = "Reserved", .desc = "Reserved"},
    {.reg_file_id = 0x3b, .length = 0, .mnemonic = "Reserved", .desc = "Reserved"},
    {.reg_file_id = 0x3c, .length = 0, .mnemonic = "Reserved", .desc = "Reserved"},
    {.reg_file_id = 0x3d, .length = 0, .mnemonic = "Reserved", .desc = "Reserved"},
    {.reg_file_id = 0x3e, .length = 0, .mnemonic = "Reserved", .desc = "Reserved"},
    {.reg_file_id = 0x3f, .length = 0, .mnemonic = "Reserved", .desc = "Reserved"},
    NULL
};

static struct dw1000_reg dw1000_dig_diag_sub_regs[] =
{
    {.reg_file_id = DW1000_EVC_CTRL,    .length = 4,    .reg_file_type = DW1000_RO,  .mnemonic = "EVC_CTRL",   .desc = "Event Counter Control"},
    {.reg_file_id = DW1000_EVC_PHE,     .length = 2,    .reg_file_type = DW1000_RO,  .mnemonic = "EVC_PHE",    .desc = "PHR Error Counter"},
    {.reg_file_id = DW1000_EVC_RSE,     .length = 2,    .reg_file_type = DW1000_RO,  .mnemonic = "EVC_RSE",    .desc = "RSD Error Counter"},
    {.reg_file_id = DW1000_EVC_FCG,     .length = 2,    .reg_file_type = DW1000_RO,  .mnemonic = "EVC_FCG",    .desc = "Frame Check Sequence Good Counter"},
    {.reg_file_id = DW1000_EVC_FCE,     .length = 2,    .reg_file_type = DW1000_RO,  .mnemonic = "EVC_FCE",    .desc = "Frame Check Sequence Error Counter"},
    {.reg_file_id = DW1000_EVC_FFR,     .length = 2,    .reg_file_type = DW1000_RO,  .mnemonic = "EVC_FFR",    .desc = "Frame Filter Rejection Counter"},
    {.reg_file_id = DW1000_EVC_OVR,     .length = 2,    .reg_file_type = DW1000_RO,  .mnemonic = "EVC_OVR",    .desc = "RX Overrun Error Counter"},
    {.reg_file_id = DW1000_EVC_STO,     .length = 2,    .reg_file_type = DW1000_RO,  .mnemonic = "EVC_STO",    .desc = "SFD Timeout Counter"},
    {.reg_file_id = DW1000_EVC_PTO,     .length = 2,    .reg_file_type = DW1000_RO,  .mnemonic = "EVC_PTO",    .desc = "Preamble Timeout Counter"},
    {.reg_file_id = DW1000_EVC_FWTO,    .length = 2,    .reg_file_type = DW1000_RO,  .mnemonic = "EVC_FWTO",   .desc = "RX Frame Wait Timeout Counter"},
    {.reg_file_id = DW1000_EVC_TXFS,    .length = 2,    .reg_file_type = DW1000_RO,  .mnemonic = "EVC_TXFS",   .desc = "TX Frame Sent Counter"},
    {.reg_file_id = DW1000_EVC_HPW,     .length = 2,    .reg_file_type = DW1000_RO,  .mnemonic = "EVC_HPW",    .desc = "Half Period Warning Counter"},
    {.reg_file_id = DW1000_EVC_TPW,     .length = 2,    .reg_file_type = DW1000_RO,  .mnemonic = "EVC_TPW",    .desc = "Transmitter Power-Up Warning Counter"},
    {.reg_file_id = DW1000_EVC_RES1,    .length = 8,    .reg_file_type = DW1000_RW,  .mnemonic = "EVC_RES1",   .desc = "Digital Diagnostics Reserved Area 1"},
    {.reg_file_id = DW1000_EVC_TMC,     .length = 2,    .reg_file_type = DW1000_RW,  .mnemonic = "DIAG_TMC",   .desc = "Test Mode Control Register"},
    NULL
};

static struct dw1000_reg dw1000_aon_sub_regs[] =
{
    {.reg_file_id = DW1000_AON_WCFG,    .length = 2,    .reg_file_type = DW1000_RW,  .mnemonic = "AON_WCFG",   .desc = "AON Wakeup Configuration Register"},
    {.reg_file_id = DW1000_AON_CTRL,    .length = 1,    .reg_file_type = DW1000_RW,  .mnemonic = "AON_CTRL",   .desc = "AON Control Register"},
    {.reg_file_id = DW1000_AON_RDAT,    .length = 1,    .reg_file_type = DW1000_RW,  .mnemonic = "AON_RDAT",   .desc = "AON Direct Access Read Data Result"},
    {.reg_file_id = DW1000_AON_ADDR,    .length = 1,    .reg_file_type = DW1000_RW,  .mnemonic = "AON_ADDR",   .desc = "AON Direct Access Address"},
    {.reg_file_id = DW1000_AON_CFG0,    .length = 4,    .reg_file_type = DW1000_RW,  .mnemonic = "AON_CFG0",   .desc = "AON Configuration Register 0"},
    {.reg_file_id = DW1000_AON_CFG1,    .length = 2,    .reg_file_type = DW1000_RW,  .mnemonic = "AON_CFG1",   .desc = "AON Configuration Register 1"},
    NULL
};

uint8_t m_tx_buf[4096];
uint8_t m_rx_buf[4096];

int dw1000_non_indexed_read(const struct spi_config *spi_cfg, uint8_t reg_file_id, void *buf, size_t len)
{
    int header_size = sizeof(union dw1000_tran_header1);
    int num_bytes = len + header_size;
    if ((buf == NULL) || (reg_file_id > 0x3F) || (len == 0) || (num_bytes > BUF_SIZE))
        goto err;

    union dw1000_tran_header1 header = {
        .rid = reg_file_id,
        // .si  = 0,
        .op  = dw1000_SPI_READ,
    };

    memset(m_rx_buf, 0, num_bytes);
    memset(m_tx_buf, 0, num_bytes);
    m_tx_buf[0] = header.value;

    // t9: Last SPICLK to SPICSn de-asserted, 40 ns
    // sleep_us(1);
    cs_select(spi_cfg->pin.csn);
    int num_written = spi_write_read_blocking(spi_cfg->spi, m_tx_buf, m_rx_buf, num_bytes);
    if (num_written != num_bytes) {
        cs_deselect(spi_cfg->pin.csn);
        printf("num_written (%d) != num_bytes (%d)\n", num_written, num_bytes);
        goto err;
    }
    cs_deselect(spi_cfg->pin.csn);
    memcpy(buf, m_rx_buf + header_size, len);

    return 0;
err:
    printf("%s failed\n", __func__);
    return -1;
}

int dw1000_non_indexed_write(const struct spi_config *spi_cfg, uint8_t reg_file_id, void *buf, size_t len)
{
    int header_size = sizeof(union dw1000_tran_header1);
    int num_bytes = len + header_size;
    if ((buf == NULL) || (reg_file_id > 0x3F) || (len == 0) || (num_bytes > BUF_SIZE))
        goto err;

    union dw1000_tran_header1 header = {
        .rid = reg_file_id,
        // .si  = 0,
        .op  = dw1000_SPI_WRITE,
    };

    memset(m_tx_buf, 0, num_bytes);
    m_tx_buf[0] = header.value;
    memcpy(m_tx_buf + 1, buf, len);

    // t9: Last SPICLK to SPICSn de-asserted, 40 ns
    // sleep_us(1);
    cs_select(spi_cfg->pin.csn);
    int num_written = spi_write_blocking(spi_cfg->spi, m_tx_buf, num_bytes);
    if (num_written != num_bytes) {
        cs_deselect(spi_cfg->pin.csn);
        printf("num_written (%d) != num_bytes (%d)\n", num_written, num_bytes);
        goto err;
    }
    cs_deselect(spi_cfg->pin.csn);

    return 0;
err:
    printf("%s failed\n", __func__);
    return -1;
}

int dw1000_short_indexed_read(const struct spi_config *spi_cfg, uint8_t reg_file_id, uint8_t sub_addr, void *buf, size_t len)
{
    int header_size = sizeof(union dw1000_tran_header2);
    int num_bytes = len + header_size;
    if ((buf == NULL) || (reg_file_id > 0x3F) || (sub_addr > 0x7F) || (len == 0) || (num_bytes > BUF_SIZE))
        goto err;

    union dw1000_tran_header2 header = {
        .rid      = reg_file_id,
        .si       = 1,
        .op       = dw1000_SPI_READ,
        .sub_addr = sub_addr,
        // .ext      = 0,
    };

    memset(m_rx_buf, 0, num_bytes);
    memset(m_tx_buf, 0, num_bytes);
    m_tx_buf[0] = header.value[0];
    m_tx_buf[1] = header.value[1];

    // t9: Last SPICLK to SPICSn de-asserted, 40 ns
    // sleep_us(1);
    cs_select(spi_cfg->pin.csn);
    int num_written = spi_write_read_blocking(spi_cfg->spi, m_tx_buf, m_rx_buf, num_bytes);
    if (num_written != num_bytes) {
        cs_deselect(spi_cfg->pin.csn);
        printf("num_written (%d) != num_bytes (%d)\n", num_written, num_bytes);
        goto err;
    }
    cs_deselect(spi_cfg->pin.csn);
    memcpy(buf, m_rx_buf + header_size, len);

    return 0;
err:
    printf("%s failed\n", __func__);
    return -1;
}

int dw1000_short_indexed_write(const struct spi_config *spi_cfg, uint8_t reg_file_id, uint8_t sub_addr, void *buf, size_t len)
{
    int header_size = sizeof(union dw1000_tran_header2);
    int num_bytes = len + header_size;
    if ((buf == NULL) || (reg_file_id > 0x3F) || (sub_addr > 0x7F) || (len == 0) || (num_bytes > BUF_SIZE))
        goto err;

    union dw1000_tran_header2 header = {
        .rid      = reg_file_id,
        .si       = 1,
        .op       = dw1000_SPI_WRITE,
        .sub_addr = sub_addr,
        // .ext      = 0,
    };

    memset(m_tx_buf, 0, num_bytes);
    m_tx_buf[0] = header.value[0];
    m_tx_buf[1] = header.value[1];

    // t9: Last SPICLK to SPICSn de-asserted, 40 ns
    // sleep_us(1);
    cs_select(spi_cfg->pin.csn);
    int num_written = spi_write_blocking(spi_cfg->spi, m_tx_buf, num_bytes);
    if (num_written != num_bytes) {
        cs_deselect(spi_cfg->pin.csn);
        printf("num_written (%d) != num_bytes (%d)\n", num_written, num_bytes);
        goto err;
    }
    cs_deselect(spi_cfg->pin.csn);

    return 0;
err:
    printf("%s failed\n", __func__);
    return -1;
}

int dw1000_long_indexed_read(const struct spi_config *spi_cfg, uint8_t reg_file_id, uint16_t sub_addr, void *buf, size_t len)
{
    int header_size = sizeof(union dw1000_tran_header3);
    int num_bytes = len + header_size;
    if ((buf == NULL) || (reg_file_id > 0x3F) || (sub_addr > 0x7FFF) || (len == 0) || (num_bytes > BUF_SIZE))
        goto err;

    union dw1000_tran_header3 header = {
        .rid        = reg_file_id,
        .si         = 1,
        .op         = dw1000_SPI_READ,
        .sub_addr_l = sub_addr & 0x7F,
        .ext        = 1,
        .sub_addr_h = sub_addr >> 7,
    };

    memset(m_rx_buf, 0, num_bytes);
    memset(m_tx_buf, 0, num_bytes);
    m_tx_buf[0] = header.value[0];
    m_tx_buf[1] = header.value[1];
    m_tx_buf[2] = header.value[2];

    // t9: Last SPICLK to SPICSn de-asserted, 40 ns
    // sleep_us(1);
    cs_select(spi_cfg->pin.csn);
    int num_written = spi_write_read_blocking(spi_cfg->spi, m_tx_buf, m_rx_buf, num_bytes);
    if (num_written != num_bytes) {
        cs_deselect(spi_cfg->pin.csn);
        printf("num_written (%d) != num_bytes (%d)\n", num_written, num_bytes);
        goto err;
    }
    cs_deselect(spi_cfg->pin.csn);
    memcpy(buf, m_rx_buf + header_size, len);

    return 0;
err:
    printf("%s failed\n", __func__);
    return -1;
}

int dw1000_long_indexed_write(const struct spi_config *spi_cfg, uint8_t reg_file_id, uint16_t sub_addr, void *buf, size_t len)
{
    int header_size = sizeof(union dw1000_tran_header3);
    int num_bytes = len + header_size;
    if ((buf == NULL) || (reg_file_id > 0x3F) || (sub_addr > 0x7FFF) || (len == 0) || (num_bytes > BUF_SIZE))
        goto err;

    union dw1000_tran_header3 header = {
        .rid        = reg_file_id,
        .si         = 1,
        .op         = dw1000_SPI_WRITE,
        .sub_addr_l = sub_addr & 0x7F,
        .ext        = 1,
        .sub_addr_h = sub_addr >> 7,
    };

    memset(m_tx_buf, 0, num_bytes);
    m_tx_buf[0] = header.value[0];
    m_tx_buf[1] = header.value[1];
    m_tx_buf[2] = header.value[2];

    // t9: Last SPICLK to SPICSn de-asserted, 40 ns
    // sleep_us(1);
    cs_select(spi_cfg->pin.csn);
    int num_written = spi_write_blocking(spi_cfg->spi, m_tx_buf, num_bytes);
    if (num_written != num_bytes) {
        cs_deselect(spi_cfg->pin.csn);
        printf("num_written (%d) != num_bytes (%d)\n", num_written, num_bytes);
        goto err;
    }
    cs_deselect(spi_cfg->pin.csn);

    return 0;
err:
    printf("%s failed\n", __func__);
    return -1;
}

int driver_dw1000_spi_init(const struct spi_config *spi_cfg)
{
    printf("%s\n", __func__);

    if ((spi_cfg->spi == NULL) || ((spi_cfg->spi != spi0) && (spi_cfg->spi != spi1)))
        goto err;

    spi_init(spi_cfg->spi, spi_cfg->spi_speed);
    spi_set_slave(spi_cfg->spi, !!spi_cfg->slave_mode);
    gpio_set_function(spi_cfg->pin.sck, GPIO_FUNC_SPI);
    gpio_set_function(spi_cfg->pin.tx,  GPIO_FUNC_SPI);
    gpio_set_function(spi_cfg->pin.rx,  GPIO_FUNC_SPI);
    // gpio_set_function(spi_cfg->pin.csn, GPIO_FUNC_SPI);

    // Make the SPI pins available to picotool
    // bi_decl(bi_4pins_with_func(SPI0_RX_PIN, SPI0_TX_PIN, SPI0_SCK_PIN, SPI0_CSN_PIN, GPIO_FUNC_SPI));
    // bi_decl(bi_3pins_with_func(SPI0_RX_PIN, SPI0_TX_PIN, SPI0_SCK_PIN, GPIO_FUNC_SPI));

    // Chip select is active-low, so we'll initialise it to a driven-high state
    gpio_init(spi_cfg->pin.csn);
    gpio_put(spi_cfg->pin.csn, 1);
    gpio_set_dir(spi_cfg->pin.csn, GPIO_OUT);

    // Make the CS pin available to picotool
    // bi_decl(bi_1pin_with_name(SPI0_CSN_PIN, "SPI CS"));

    return 0;
err:
    printf("%s failed\n", __func__);
    return -1;
}

int driver_dw1000_gpio_irq_init(const struct gpio_irq_config *irq_cfg)
{
    if (gpio_irq_init(irq_cfg))
        goto err;

    return 0;
err:
    printf("%s failed\n", __func__);
    return -1;
}

void dw1000_ctx_init(struct dw1000_context *dw1000_ctx)
{
    dw1000_ctx->spi_cfg.spi        = SPI_INST;
    dw1000_ctx->spi_cfg.spi_speed  = SPI_SPEED;
    dw1000_ctx->spi_cfg.pin.sck    = SPI0_SCK_PIN;
    dw1000_ctx->spi_cfg.pin.tx     = SPI0_TX_PIN;
    dw1000_ctx->spi_cfg.pin.rx     = SPI0_RX_PIN;
    dw1000_ctx->spi_cfg.pin.csn    = SPI0_CSN_PIN;
    dw1000_ctx->spi_cfg.slave_mode = false;

    // dw1000_ctx->trx_cfg.tx_chan    = DW1000_CHAN_5;
    // dw1000_ctx->trx_cfg.tx_pcode   = DW1000_PCODE_9;

    // dw1000_ctx->trx_cfg.rx_chan    = DW1000_CHAN_5;
    // dw1000_ctx->trx_cfg.rx_pcode   = DW1000_PCODE_9;


    // dw1000_ctx->irq_cfg = ...
}

int dw1000_init(const struct dw1000_context *dw1000_ctx)
{
    const struct spi_config *spi_cfg = &dw1000_ctx->spi_cfg;
    const struct dw1000_trx_para *trx_cfg = &dw1000_ctx->trx_cfg;

    union dw1000_reg_sys_cfg sys_cfg = {
        // Disable Double-Buffered
        .dis_drxb = true,
        .rxautr   = 0,
        // // Enable Double-Buffered
        // .dis_drxb = 0,
        // .rxautr   = 1,
        .hirq_pol = DW1000_HIRQ_POL_ACTIVE_HIGH,
    };
    if (dw1000_non_indexed_write(spi_cfg, DW1000_SYS_CFG, &sys_cfg, sizeof(sys_cfg)))
        goto err;

    union dw1000_reg_chan_ctrl chan_ctrl = {
        .tx_chan  = DW1000_CHAN_5,
        .rx_chan  = DW1000_CHAN_5,
        .rxprf    = DW1000_PRF_64MHZ,
        .tx_pcode = DW1000_PCODE_9,
        .rx_pcode = DW1000_PCODE_9,
    };
    hard_assert(chan_ctrl.tx_chan == chan_ctrl.rx_chan);
    hard_assert((chan_ctrl.rxprf == DW1000_PRF_16MHZ) || (chan_ctrl.rxprf == DW1000_PRF_64MHZ));
    hard_assert(chan_ctrl.tx_pcode == chan_ctrl.rx_pcode);
    if (dw1000_non_indexed_write(spi_cfg, DW1000_CHAN_CTRL, &chan_ctrl, sizeof(chan_ctrl)))
        goto err;

    union dw1000_sub_reg_gpio_mode gpio_mode = {.value = 0};
    if (dw1000_short_indexed_write(spi_cfg, DW1000_GPIO_CTRL, DW1000_GPIO_MODE, &gpio_mode, sizeof(gpio_mode)))
        goto err;

    // union dw1000_reg_tx_power tx_power = {0};

    // union dw1000_reg_sniff_mode sniff_mode = {0};

    // Clear the interrupt status
    union dw1000_reg_sys_status sys_status = {.ofs_00.value = UINT32_MAX, .ofs_04.value = UINT8_MAX};
    if (dw1000_non_indexed_write(spi_cfg, DW1000_SYS_STATUS, &sys_status, sizeof(sys_status)))
        goto err;

    // Set the interrupt mask
    union dw1000_reg_sys_mask sys_mask = {
        .mrxfcg = 1,
        .mrxrfsl = 1,
        .mrxrfto = 1,
        .mldeerr = 1,
        .mrxovrr = 1,
        .mrxpto = 1,
        .mgpioirq = 1,
        .mslp2init = 1,
        .mrfpllll = 1,
        .mcpllll = 1,
        .mrxsfdto = 1,
        .mhpdwarn = 1,
        .mtxberr = 1,
        .maffrej = 1,
    };
    if (dw1000_non_indexed_write(spi_cfg, DW1000_SYS_MASK, &sys_mask, sizeof(sys_mask)))
        goto err;

    return 0;
err:
    printf("%s failed\n", __func__);
    return -1;
}

int dw1000_sniff_mode_init(uint8_t type)
{

}

/**
 * @brief Estimating the signal power in the first path.
 */
float dw1000_cal_first_path_power_level(const struct spi_config *spi_cfg, const struct dw1000_trx_para *cfg)
{
    union dw1000_reg_rx_time rx_time = {0};
    if (dw1000_non_indexed_read(spi_cfg, DW1000_RX_TIME, &rx_time, sizeof(rx_time)))
        goto err;

    union dw1000_reg_rx_fqual rx_fqual = {0};
    if (dw1000_non_indexed_read(spi_cfg, DW1000_RX_FQUAL, &rx_fqual, sizeof(rx_fqual)))
        goto err;

    union dw1000_reg_rx_finfo rx_finfo = {0};
    if (dw1000_non_indexed_read(spi_cfg, DW1000_RX_FINFO, &rx_finfo, sizeof(rx_finfo)))
        goto err;

    float f1 = (float)(((uint16_t)rx_time.ofs_08.fp_ampl1_h << 8) | (uint16_t)rx_time.ofs_04.fp_ampl1_l);
    float f2 = (float)(rx_fqual.ofs_00.fp_ampl2);
    float f3 = (float)(rx_fqual.ofs_04.fp_ampl3);
    float a  = (float)(cfg->rxprf_sel == DW1000_PRF_16MHZ ? 113.77f : 121.74f);
    float n  = (float)rx_finfo.rxpacc;
    if (n <= 0.0f)
        return NAN;

    float sum_of_squares = (f1 * f1) + (f2 * f2) + (f3 * f3);
    if (sum_of_squares <= 0.0f)
        return -INFINITY;

    return 10.0f * log10f(sum_of_squares) - 20.0f * log10f(n) - a;
err:
    printf("%s failed\n", __func__);
    return NAN;
}

/**
 * @brief Estimating the receive signal power.
 */
float dw1000_cal_rx_power_level(const struct spi_config *spi_cfg, const struct dw1000_trx_para *cfg)
{
    union dw1000_reg_rx_fqual rx_fqual = {0};
    if (dw1000_non_indexed_read(spi_cfg, DW1000_RX_FQUAL, &rx_fqual, sizeof(rx_fqual)))
        goto err;

    union dw1000_reg_rx_finfo rx_finfo = {0};
    if (dw1000_non_indexed_read(spi_cfg, DW1000_RX_FINFO, &rx_finfo, sizeof(rx_finfo)))
        goto err;

    float c = (float)rx_fqual.ofs_04.cir_pwr;
    if (c <= 0.0f)
        return -INFINITY;
    float a = (float)(cfg->rxprf_sel == DW1000_PRF_16MHZ ? 113.77f : 121.74f);
    float n = (float)rx_finfo.rxpacc;
    if (n <= 0.0f)
        return NAN;

    return 10.0f * log10f(c) + 170.0f * log10f(2.0f) - 20.0f * log10f(n) - a;
err:
    printf("%s failed\n", __func__);
    return NAN;
}

/**
 * @brief Get Host Side Receive Buffer Pointer
 */
int dw1000_get_rx_buf_ptr(const struct spi_config *spi_cfg)
{
    union dw1000_reg_sys_status sys_sts = {0};
    if (dw1000_non_indexed_read(spi_cfg, DW1000_SYS_STATUS, &sys_sts, sizeof(sys_sts)))
        goto err;

    return (sys_sts.ofs_00.icrbp << 1) | sys_sts.ofs_00.hsrbp;
err:
    printf("%s failed\n", __func__);
    return -1;
}

/**
 * @brief Toggle Host Side Receive Buffer Pointer
 */
int dw1000_set_rx_buf_ptr(const struct spi_config *spi_cfg)
{
    union dw1000_reg_sys_ctrl sys_ctrl = {
        sys_ctrl.hrbpt = 1
    };
    if (dw1000_non_indexed_write(spi_cfg, DW1000_SYS_CTRL, &sys_ctrl, sizeof(sys_ctrl)))
        goto err;

    return 0;
err:
    printf("%s failed\n", __func__);
    return -1;
}

int dw1000_set_rx_parameters(const struct spi_config *spi_cfg, struct dw1000_trx_para *trx_cfg)
{
    if (trx_cfg->rxdlye) {
        union dw1000_reg_dx_time dx_time = {
            .dx_time_l = (uint32_t)(trx_cfg->rxdlye),
            .dx_time_h = (trx_cfg->rxdlye >> 32) & 0xFF,
        };
        if (dw1000_non_indexed_write(spi_cfg, DW1000_DX_TIME, &dx_time, sizeof(dx_time)))
            goto err;
    }

    union dw1000_sub_reg_drx_tune2 drx_tune2 = {
        .drx_tun2 = trx_cfg->drx_tune2,
    };
    if (dw1000_short_indexed_write(spi_cfg, DW1000_DRX_CONF, DW1000_DRX_TUNE2, &drx_tune2, sizeof(drx_tune2)))
        goto err;

    union dw1000_sub_reg_drx_pretoc drx_pretoc = {
        .drx_pretoc = trx_cfg->drx_pretoc,
    };
    if (dw1000_short_indexed_write(spi_cfg, DW1000_DRX_CONF, DW1000_DRX_PRETOC, &drx_pretoc, sizeof(drx_pretoc)))
        goto err;

    union dw1000_reg_sys_ctrl sys_ctrl = {0};
    // sys_ctrl.sfcst = 0;
    // sys_ctrl.txstrt = 1;
    // if (trx_cfg->txdlys)
    //     sys_ctrl.txdlys = 1;
    sys_ctrl.rxenab = 1;
    if (trx_cfg->rxdlye)
        sys_ctrl.rxdlye = 1;
    // sys_ctrl.cansfcs = 0;
    // sys_ctrl.txoff = 0;
    // sys_ctrl.wait4resp = 1;
    // sys_ctrl.hrbpt = 1;
    if (dw1000_non_indexed_write(spi_cfg, DW1000_SYS_CTRL, &sys_ctrl, sizeof(sys_ctrl)))
        goto err;

    return 0;
err:
    printf("%s failed\n", __func__);
    return -1;
}

/**
 * @brief In order to transmit, the host controller must write data for transmission
 * to Register file: 0x09 â€“ Transmit Data Buffer.
 */
int dw1000_prepare_tx_buffer(const struct spi_config *spi_cfg, void *buf, size_t len)
{
    if (len > dw1000_regs[DW1000_TX_BUFFER].length)
        goto err;

    if (dw1000_non_indexed_write(spi_cfg, DW1000_TX_BUFFER, buf, len));
        goto err;

    return 0;
err:
    printf("%s failed\n", __func__);
    return -1;
}

int dw1000_set_tx_parameters(const struct spi_config *spi_cfg, struct dw1000_trx_para *trx_cfg)
{
    union dw1000_reg_tx_fctrl tx_fctrl = {
        .ofs_00.value = 0,
        .ofs_04.value = 0,
    };
    // if (dw1000_non_indexed_read(spi_cfg, DW1000_TX_FCTRL, &tx_fctrl, sizeof(tx_fctrl)))
    //     goto err;

    tx_fctrl.ofs_00.tflen    = trx_cfg->tflen & 0x7f;
    // tx_fctrl.ofs_00.tfle     = (trx_cfg->tflen >> 7) & 0x7;
    // tx_fctrl.ofs_00.r        = 0;
    tx_fctrl.ofs_00.txbr     = trx_cfg->txbr_sel;
    tx_fctrl.ofs_00.txprf    = trx_cfg->txprf_sel;
    tx_fctrl.ofs_00.txpsr    = trx_cfg->txpsr_sel & 0x3;
    // tx_fctrl.ofs_00.pe       = (trx_cfg->txpsr_sel >> 2) & 0x3;
    // tx_fctrl.ofs_00.txboffs  = trx_cfg->buf_ofs & 0x3ff;
    // tx_fctrl.ofs_04.ifsdelay = trx_cfg->ifs_delay;

    if (dw1000_non_indexed_write(spi_cfg, DW1000_TX_FCTRL, &tx_fctrl, sizeof(tx_fctrl)))
        goto err;

    if (trx_cfg->txdlys) {
        union dw1000_reg_dx_time dx_time = {
            .dx_time_l = (uint32_t)(trx_cfg->txdlys),
            .dx_time_h = (trx_cfg->txdlys >> 32) & 0xFF,
        };
        if (dw1000_non_indexed_write(spi_cfg, DW1000_DX_TIME, &dx_time, sizeof(dx_time)))
            goto err;
    }

    return 0;
err:
    printf("%s failed\n", __func__);
    return -1;
}

int dw1000_set_tx_parameters2(struct dw1000_trx_para *cfg)
{
    return 0;
err:
    printf("%s failed\n", __func__);
    return -1;
}

int dw1000_transmit_message(const struct spi_config *spi_cfg, struct dw1000_trx_para *trx_cfg, void *buf, size_t len)
{
    if ((trx_cfg == NULL) || (buf == NULL) || (trx_cfg->tflen > 1023) || (trx_cfg->tflen != len + 2))
        goto err;

    dw1000_prepare_tx_buffer(spi_cfg, buf, len);
    dw1000_set_tx_parameters(spi_cfg, trx_cfg);

    union dw1000_reg_sys_ctrl sys_ctrl = {
        .value = 0,
    };

    // sys_ctrl.sfcst = 0;
    sys_ctrl.txstrt = 1;
    if (trx_cfg->txdlys)
        sys_ctrl.txdlys = 1;
    // sys_ctrl.cansfcs = 0;
    // sys_ctrl.txoff = 0;
    // sys_ctrl.wait4resp = 1;
    // sys_ctrl.rxenab = 1;

    if (dw1000_non_indexed_write(spi_cfg, DW1000_SYS_CTRL, &sys_ctrl, sizeof(sys_ctrl)))
        goto err;

    return 0;
err:
    printf("%s failed\n", __func__);
    return -1;
}

int dw1000_reg_list_check()
{
    printf("%s\n", __func__);

    int i = 0;
    for (const struct dw1000_reg *reg = dw1000_regs; reg->mnemonic != NULL; reg++) {
        if (i != reg->reg_file_id) {
            printf("%s failed: %x != %x\n", __func__, i, reg->reg_file_id);
            goto err;
        }
        size_t size;
        switch (reg->reg_file_id) {
        case DW1000_SYS_CFG:
            // size = sizeof(union dw1000_reg_tx_fctrl);
            // if (reg->length != size) {
            //     printf("dw1000_reg_tx_fctrl err: %x != %x\n", reg->length, size);
            //     goto err;
            // }
            break;
        case DW1000_TX_FCTRL:
            size = sizeof(union dw1000_reg_tx_fctrl);
            if (reg->length != size) {
                printf("dw1000_reg_tx_fctrl err: %x != %x\n", reg->length, size);
                goto err;
            }
            break;
        };
        i++;
    }

    return 0;
err:
    return -1;
}

#if (CONFIG_SPI_MASTER_MODE)
void dw1000_spi_master_test(const struct dw1000_context *dw1000_ctx)
{
    printf("%s\n", __func__);

    const struct spi_config *spi_cfg = &dw1000_ctx->spi_cfg;
    if (driver_dw1000_spi_init(spi_cfg) < 0)
        return;

    // if (dw1000_init(dw1000_ctx))
    //     return;

    if (dw1000_reg_list_check() < 0)
        return;

    uint8_t tx_buf[BUF_SIZE], rx_buf[BUF_SIZE];
    memset(tx_buf, 0, sizeof(tx_buf));
    memset(rx_buf, 0, sizeof(rx_buf));

    static bool led_out = 0;
    for (size_t i = 0; ; ++i) {
        printf("Transaction #%d\n", i);
        for (const struct dw1000_reg *reg = dw1000_regs; reg->mnemonic != NULL; reg++) {
            if ((reg->length > 64) || (reg->length == 0))
                continue;

            memset(rx_buf, 0, reg->length);
            if (dw1000_non_indexed_read(spi_cfg, reg->reg_file_id, rx_buf, reg->length))
                goto err;

            print_buf(rx_buf, reg->length, "Register file: 0x%02X - %s\n", reg->reg_file_id, reg->desc);

            switch (reg->reg_file_id) {
            case DW1000_DEV_ID:
                union dw1000_reg_dev_id *dev_id = (void *)rx_buf;
                printf("dev_id->value               : %08x\n", dev_id->value);
                printf("dev_id->rev                 : %x\n", dev_id->rev);
                printf("dev_id->ver                 : %x\n", dev_id->ver);
                printf("dev_id->model               : %x\n", dev_id->model);
                printf("dev_id->ridtag              : %x\n", dev_id->ridtag);

                memset(rx_buf, 0, reg->length);
                if (dw1000_short_indexed_read(spi_cfg, reg->reg_file_id, 2, rx_buf, 2))
                    goto err;
                print_buf(rx_buf, 2, NULL);
                break;

            case DW1000_EUI:
                tx_buf[0] = 0x00;
                tx_buf[1] = 0x00;
                tx_buf[2] = 0x00;
                tx_buf[3] = 0x00;
                tx_buf[4] = 0x00;
                tx_buf[5] = 0x3a;
                tx_buf[6] = 0x66;
                tx_buf[7] = 0xdc;
                if (dw1000_non_indexed_write(spi_cfg, reg->reg_file_id, tx_buf, reg->length))
                    goto err;

                memset(rx_buf, 0, reg->length);
                if (dw1000_non_indexed_read(spi_cfg, reg->reg_file_id, rx_buf, reg->length))
                    goto err;

                print_buf(rx_buf, reg->length, "%s (%02xh)\n", reg->desc, reg->reg_file_id);
                break;

            case DW1000_PANADR:
                union dw1000_reg_panadr *panadr = (void *)rx_buf;
                printf("panadr->short_addr          : %x\n", panadr->short_addr);
                printf("panadr->pan_id              : %x\n", panadr->pan_id);
                break;

            case DW1000_SYS_CFG:
                union dw1000_reg_sys_cfg *sys_cfg = (void *)rx_buf;
                printf("sys_cfg->value              : %08x\n", sys_cfg->value);
                printf("sys_cfg->ffen               : %x\n", sys_cfg->ffen);
                printf("sys_cfg->ffbc               : %x\n", sys_cfg->ffbc);
                printf("sys_cfg->ffab               : %x\n", sys_cfg->ffab);
                printf("sys_cfg->ffad               : %x\n", sys_cfg->ffad);
                printf("sys_cfg->ffaa               : %x\n", sys_cfg->ffaa);
                printf("sys_cfg->ffam               : %x\n", sys_cfg->ffam);
                printf("sys_cfg->ffar               : %x\n", sys_cfg->ffar);
                printf("sys_cfg->ffa4               : %x\n", sys_cfg->ffa4);
                printf("sys_cfg->ffa5               : %x\n", sys_cfg->ffa5);
                printf("sys_cfg->hirq_pol           : %x\n", sys_cfg->hirq_pol);
                printf("sys_cfg->spi_edge           : %x\n", sys_cfg->spi_edge);
                printf("sys_cfg->dis_fce            : %x\n", sys_cfg->dis_fce);
                printf("sys_cfg->dis_drxb           : %x\n", sys_cfg->dis_drxb);
                printf("sys_cfg->dis_phe            : %x\n", sys_cfg->dis_phe);
                printf("sys_cfg->dis_rsde           : %x\n", sys_cfg->dis_rsde);
                printf("sys_cfg->fcs_init2f         : %x\n", sys_cfg->fcs_init2f);
                printf("sys_cfg->phr_mode           : %x\n", sys_cfg->phr_mode);
                printf("sys_cfg->dis_stxp           : %x\n", sys_cfg->dis_stxp);
                printf("sys_cfg->rxm110k            : %x\n", sys_cfg->rxm110k);
                printf("sys_cfg->rxwtoe             : %x\n", sys_cfg->rxwtoe);
                printf("sys_cfg->rxautr             : %x\n", sys_cfg->rxautr);
                printf("sys_cfg->autoack            : %x\n", sys_cfg->autoack);
                printf("sys_cfg->aackpend           : %x\n", sys_cfg->aackpend);
                break;

            case DW1000_TX_FCTRL:
                union dw1000_reg_tx_fctrl *tx_fctrl = (void *)rx_buf;
                printf("Transmit Frame Length       : %d bytes\n", tx_fctrl->ofs_00.tflen);
                printf("tx_fctrl->ofs_00.tfle       : %x\n", tx_fctrl->ofs_00.tfle);
                printf("tx_fctrl->ofs_00.r          : %x\n", tx_fctrl->ofs_00.r);
                uint16_t txbr[4] = {
                    [0]  = 110,
                    [1]  = 850,
                    [2]  = 6800,
                };
                printf("PRF                         : %d kbps\n", txbr[tx_fctrl->ofs_00.txbr]);
                printf("tx_fctrl->ofs_00.tr         : %x\n", tx_fctrl->ofs_00.tr);
                uint8_t prf[4] = {
                    [0] = 4,
                    [1] = 16,
                    [2] = 64,
                };
                printf("PRF                         : %d MHz\n", prf[tx_fctrl->ofs_00.txprf]);
                uint16_t txpsr[16] = {
                    [4]  = 64,
                    [5]  = 128,
                    [6]  = 256,
                    [7]  = 512,
                    [8]  = 1024,
                    [9]  = 1536,
                    [10] = 2048,
                    [12] = 4096,
                };
                printf("Preamble Length             : %d bytes\n", txpsr[tx_fctrl->ofs_00.pe << 2 | tx_fctrl->ofs_00.txpsr]);
                printf("tx_fctrl->ofs_00.txboffs    : %x\n", tx_fctrl->ofs_00.txboffs);
                printf("tx_fctrl->ofs_04.ifsdelay   : %x\n", tx_fctrl->ofs_04.ifsdelay);
                break;

            case DW1000_SYS_STATUS:
                union dw1000_reg_sys_status *sys_status = (void *)rx_buf;
                printf("sys_status->ofs_00.irqs     : %d\n", sys_status->ofs_00.irqs);
                printf("sys_status->ofs_00.cplock   : %d\n", sys_status->ofs_00.cplock);
                printf("sys_status->ofs_00.esyncr   : %d\n", sys_status->ofs_00.esyncr);
                printf("sys_status->ofs_00.aat      : %d\n", sys_status->ofs_00.aat);
                printf("sys_status->ofs_00.txfrb    : %d\n", sys_status->ofs_00.txfrb);
                printf("sys_status->ofs_00.txprs    : %d\n", sys_status->ofs_00.txprs);
                printf("sys_status->ofs_00.txphs    : %d\n", sys_status->ofs_00.txphs);
                printf("sys_status->ofs_00.txfrs    : %d\n", sys_status->ofs_00.txfrs);
                //
                printf("sys_status->ofs_00.rxdfr    : %d\n", sys_status->ofs_00.rxdfr);
                printf("sys_status->ofs_00.rxsfdd   : %d\n", sys_status->ofs_00.rxsfdd);
                printf("sys_status->ofs_00.ldedone  : %d\n", sys_status->ofs_00.ldedone);
                printf("sys_status->ofs_00.rxphd    : %d\n", sys_status->ofs_00.rxphd);
                printf("sys_status->ofs_00.rxphe    : %d\n", sys_status->ofs_00.rxphe);
                printf("sys_status->ofs_00.rxdfr    : %d\n", sys_status->ofs_00.rxdfr);
                printf("sys_status->ofs_00.rxfcg    : %d\n", sys_status->ofs_00.rxfcg);
                printf("sys_status->ofs_00.rxfce    : %d\n", sys_status->ofs_00.rxfce);
                //
                printf("sys_status->ofs_00.rxrfsl   : %d\n", sys_status->ofs_00.rxrfsl);
                printf("sys_status->ofs_00.rxrfto   : %d\n", sys_status->ofs_00.rxrfto);
                printf("sys_status->ofs_00.ldeerr   : %d\n", sys_status->ofs_00.ldeerr);
                printf("sys_status->ofs_00.rsvd     : %d\n", sys_status->ofs_00.rsvd);
                printf("sys_status->ofs_00.rxovrr   : %d\n", sys_status->ofs_00.rxovrr);
                printf("sys_status->ofs_00.rxpto    : %d\n", sys_status->ofs_00.rxpto);
                printf("sys_status->ofs_00.gpioirq  : %d\n", sys_status->ofs_00.gpioirq);
                printf("sys_status->ofs_00.slp2init : %d\n", sys_status->ofs_00.slp2init);
                //
                printf("sys_status->ofs_00.rfpll_ll : %d\n", sys_status->ofs_00.rfpll_ll);
                printf("sys_status->ofs_00.clkpll_ll: %d\n", sys_status->ofs_00.clkpll_ll);
                printf("sys_status->ofs_00.rxsfdto  : %d\n", sys_status->ofs_00.rxsfdto);
                printf("sys_status->ofs_00.hpdwarn  : %d\n", sys_status->ofs_00.hpdwarn);
                printf("sys_status->ofs_00.txberr   : %d\n", sys_status->ofs_00.txberr);
                printf("sys_status->ofs_00.affrej   : %d\n", sys_status->ofs_00.affrej);
                printf("sys_status->ofs_00.hsrbp    : %d\n", sys_status->ofs_00.hsrbp);
                printf("sys_status->ofs_00.icrbp    : %d\n", sys_status->ofs_00.icrbp);
                //
                printf("sys_status->ofs_04.affrej   : %d\n", sys_status->ofs_04.rxrscs);
                printf("sys_status->ofs_04.hsrbp    : %d\n", sys_status->ofs_04.rxprej);
                printf("sys_status->ofs_04.icrbp    : %d\n", sys_status->ofs_04.txpute);
                printf("sys_status->ofs_04.rsvd     : %d\n", sys_status->ofs_04.rsvd);
                sys_status->ofs_00.value = 0xFFFFFFFF;
                sys_status->ofs_04.value = 0xFF;;
                if (dw1000_non_indexed_write(spi_cfg, reg->reg_file_id, sys_status, sizeof(*sys_status)))
                    goto err;

                break;

            case DW1000_AON:
                for (struct dw1000_reg *sub_reg = dw1000_aon_sub_regs; sub_reg->mnemonic != NULL; sub_reg++) {
                    if ((sub_reg->length > 64) || (sub_reg->length == 0))
                        continue;

                    memset(rx_buf, 0, sub_reg->length);
                    if (dw1000_short_indexed_read(spi_cfg, DW1000_AON, sub_reg->reg_file_id, rx_buf, sub_reg->length))
                        goto err;

                    print_buf(rx_buf, sub_reg->length, "Sub-Register 0x%02X:%02X - %s\n", reg->reg_file_id, sub_reg->reg_file_id, sub_reg->desc);

                    switch (sub_reg->reg_file_id) {
                    case DW1000_AON_CFG0:
                        union dw1000_sub_reg_aon_cfg0 *aon_cfg0 = (void *)rx_buf;
                        printf("aon_cfg0->sleep_en          : %d\n", aon_cfg0->sleep_en);
                        printf("aon_cfg0->wake_pin          : %d\n", aon_cfg0->wake_pin);
                        printf("aon_cfg0->wake_spi          : %d\n", aon_cfg0->wake_spi);
                        printf("aon_cfg0->wake_cnt          : %d\n", aon_cfg0->wake_cnt);
                        printf("aon_cfg0->lpdiv_en          : %d\n", aon_cfg0->lpdiv_en);
                        printf("aon_cfg0->lpclkdiva         : %d\n", aon_cfg0->lpclkdiva);
                        printf("aon_cfg0->sleep_tim         : %d\n", aon_cfg0->sleep_tim);
                        break;
                    }
                }
                break;

            case DW1000_DIG_DIAG:
                for (struct dw1000_reg *sub_reg = dw1000_dig_diag_sub_regs; sub_reg->mnemonic != NULL; sub_reg++) {
                    if ((sub_reg->length > 64) || (sub_reg->length == 0))
                        continue;

                    memset(rx_buf, 0, sub_reg->length);
                    if (dw1000_short_indexed_read(spi_cfg, DW1000_DIG_DIAG, sub_reg->reg_file_id, rx_buf, sub_reg->length))
                        goto err;

                    print_buf(rx_buf, sub_reg->length, "Sub-Register 0x%02X:%02X - %s\n", reg->reg_file_id, sub_reg->reg_file_id, sub_reg->desc);

                    switch (sub_reg->reg_file_id) {
                    case DW1000_EVC_CTRL:
                        union dw1000_sub_reg_evc_ctrl *evc_ctrl = (void *)rx_buf;
                        printf("evc_ctrl->evc_en            : %d\n", evc_ctrl->evc_en);
                        printf("evc_ctrl->evc_clr           : %d\n", evc_ctrl->evc_clr);
                        break;

                    case DW1000_DIG_DIAG:
                        union dw1000_sub_reg_diag_tmc *diag_tmc = (void *)rx_buf;
                        printf("diag_tmc->tx_pstm           : %d\n", diag_tmc->tx_pstm);
                        break;
                    }
                }
                break;
            };
        }
        pico_set_led(led_out);
        led_out = !led_out;
        sleep_ms(1000);
    }
err:
    printf("%s failed\n", __func__);
    return;
}
#endif
