
*** Running vivado
    with args -log hdmi_top_level.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hdmi_top_level.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source hdmi_top_level.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1002.445 ; gain = 118.664
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/corey/UIUC/ECE/ECE385/Lab7/ip_repo/hdmi_text_controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/corey/UIUC/ECE/ECE385/Lab6/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1063.547 ; gain = 35.676
Command: link_design -top hdmi_top_level -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_axi_uartlite_0_2/lab7_1_block_axi_uartlite_0_2.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_clk_wiz_1_0/lab7_1_block_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_hdmi_text_controller_0_11/lab7_1_block_hdmi_text_controller_0_11.dcp' for cell 'mb_block_i/hdmi_text_controller_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_mdm_1_1/lab7_1_block_mdm_1_1.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_microblaze_0_2/lab7_1_block_microblaze_0_2.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_microblaze_0_axi_intc_2/lab7_1_block_microblaze_0_axi_intc_2.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_rst_clk_wiz_1_100M_1/lab7_1_block_rst_clk_wiz_1_100M_1.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_xbar_3/lab7_1_block_xbar_3.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_dlmb_bram_if_cntlr_2/lab7_1_block_dlmb_bram_if_cntlr_2.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_dlmb_v10_2/lab7_1_block_dlmb_v10_2.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_ilmb_bram_if_cntlr_2/lab7_1_block_ilmb_bram_if_cntlr_2.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_ilmb_v10_2/lab7_1_block_ilmb_v10_2.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_lmb_bram_2/lab7_1_block_lmb_bram_2.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.854 . Memory (MB): peak = 1539.340 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7938 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-43] Netlist 'hdmi_top_level' is not ideal for floorplanning, since the cellview 'lab7_1_block_hdmi_text_controller_0_11_hdmi_text_controller_v1_0_AXI' defined in file 'lab7_1_block_hdmi_text_controller_0_11.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_microblaze_0_2/lab7_1_block_microblaze_0_2.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_microblaze_0_2/lab7_1_block_microblaze_0_2.xdc] for cell 'mb_block_i/microblaze_0/U0'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_microblaze_0_axi_intc_2/lab7_1_block_microblaze_0_axi_intc_2.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_microblaze_0_axi_intc_2/lab7_1_block_microblaze_0_axi_intc_2.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_clk_wiz_1_0/lab7_1_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_clk_wiz_1_0/lab7_1_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_clk_wiz_1_0/lab7_1_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_clk_wiz_1_0/lab7_1_block_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_clk_wiz_1_0/lab7_1_block_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 2167.164 ; gain = 486.980
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_clk_wiz_1_0/lab7_1_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_rst_clk_wiz_1_100M_1/lab7_1_block_rst_clk_wiz_1_100M_1_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_rst_clk_wiz_1_100M_1/lab7_1_block_rst_clk_wiz_1_100M_1_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_rst_clk_wiz_1_100M_1/lab7_1_block_rst_clk_wiz_1_100M_1.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_rst_clk_wiz_1_100M_1/lab7_1_block_rst_clk_wiz_1_100M_1.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_axi_uartlite_0_2/lab7_1_block_axi_uartlite_0_2_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_axi_uartlite_0_2/lab7_1_block_axi_uartlite_0_2_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_axi_uartlite_0_2/lab7_1_block_axi_uartlite_0_2.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_axi_uartlite_0_2/lab7_1_block_axi_uartlite_0_2.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_hdmi_text_controller_0_11/src/clk_wiz_0_2/clk_wiz_0.xdc] for cell 'mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_hdmi_text_controller_0_11/src/clk_wiz_0_2/clk_wiz_0.xdc] for cell 'mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Parsing XDC File [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1055] Clock 'clk_100' completely overrides clock 'Clk', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_clk_wiz_1_0/lab7_1_block_clk_wiz_1_0.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-584] No ports matched 'gpio_usb_int_tri_i[0]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_miso'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_mosi'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_sclk'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_usb_int_tri_i[0]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_sclk'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_mosi'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_miso'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_usb_rst_tri_o'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_usb_rst_tri_o'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_ss'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_ss'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[3]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[2]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[1]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[0]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[3]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[2]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[1]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[0]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[7]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[6]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[5]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[4]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[3]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[2]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[1]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[0]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[7]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[6]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[5]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[4]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[3]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[2]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[1]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[0]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[0]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[1]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[2]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[3]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[0]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[1]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[2]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[3]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[4]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[5]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[6]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[7]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[0]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[1]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[2]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[3]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[4]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[5]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[6]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[7]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[0]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[1]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[2]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[3]'. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.srcs/constrs_1/imports/Lab7/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_microblaze_0_axi_intc_2/lab7_1_block_microblaze_0_axi_intc_2_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_microblaze_0_axi_intc_2/lab7_1_block_microblaze_0_axi_intc_2_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_mdm_1_1/lab7_1_block_mdm_1_1.xdc] for cell 'mb_block_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_mdm_1_1/lab7_1_block_mdm_1_1.xdc:50]
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_mdm_1_1/lab7_1_block_mdm_1_1.xdc] for cell 'mb_block_i/mdm_1/U0'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_hdmi_text_controller_0_11/src/clk_wiz_0_2/clk_wiz_0_late.xdc] for cell 'mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_hdmi_text_controller_0_11/src/clk_wiz_0_2/clk_wiz_0_late.xdc] for cell 'mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'hdmi_top_level'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_microblaze_0_2/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2174.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 241 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

28 Infos, 61 Warnings, 61 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:01:06 . Memory (MB): peak = 2174.883 ; gain = 1111.336
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2174.883 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e93c8689

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2187.969 ; gain = 13.086

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e3d8973c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2526.676 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 171 cells and removed 253 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 9 inverter(s) to 15 load pin(s).
Phase 2 Constant propagation | Checksum: 14cdfc34f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2526.676 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 127 cells and removed 285 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 900daf26

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2526.676 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 81 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: eae112f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2526.676 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: eae112f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2526.676 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16cb65654

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2526.676 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             171  |             253  |                                              3  |
|  Constant propagation         |             127  |             285  |                                              1  |
|  Sweep                        |               0  |              81  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 2526.676 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1f5e212d0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2526.676 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 1f5e212d0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.506 . Memory (MB): peak = 2694.266 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1f5e212d0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2694.266 ; gain = 167.590

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f5e212d0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2694.266 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2694.266 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1f5e212d0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2694.266 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 61 Warnings, 61 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 2694.266 ; gain = 519.383
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 2694.266 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.runs/impl_1/hdmi_top_level_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2694.266 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file hdmi_top_level_drc_opted.rpt -pb hdmi_top_level_drc_opted.pb -rpx hdmi_top_level_drc_opted.rpx
Command: report_drc -file hdmi_top_level_drc_opted.rpt -pb hdmi_top_level_drc_opted.pb -rpx hdmi_top_level_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.runs/impl_1/hdmi_top_level_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2694.266 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2694.266 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 107542579

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2694.266 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 2694.266 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7f6e2ab3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2694.266 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 8a7ebf4d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2694.266 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 8a7ebf4d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2694.266 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 8a7ebf4d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 2694.266 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f003e3bd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2694.266 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: ead7dd23

Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2694.266 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: ead7dd23

Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2694.266 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 12d4ce10b

Time (s): cpu = 00:00:32 ; elapsed = 00:01:06 . Memory (MB): peak = 2694.266 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 236 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 105 nets or LUTs. Breaked 0 LUT, combined 105 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_0_in[3]. Replicated 8 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 8 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.602 . Memory (MB): peak = 2694.266 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2694.266 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            105  |                   105  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            8  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            8  |            105  |                   106  |           0  |           9  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 18e39b53b

Time (s): cpu = 00:00:33 ; elapsed = 00:01:14 . Memory (MB): peak = 2694.266 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 165582132

Time (s): cpu = 00:00:34 ; elapsed = 00:01:16 . Memory (MB): peak = 2694.266 ; gain = 0.000
Phase 2 Global Placement | Checksum: 165582132

Time (s): cpu = 00:00:34 ; elapsed = 00:01:16 . Memory (MB): peak = 2694.266 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1843a07d6

Time (s): cpu = 00:00:35 ; elapsed = 00:01:20 . Memory (MB): peak = 2694.266 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 128ea04cb

Time (s): cpu = 00:00:39 ; elapsed = 00:01:28 . Memory (MB): peak = 2694.266 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b239a2af

Time (s): cpu = 00:00:40 ; elapsed = 00:01:30 . Memory (MB): peak = 2694.266 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14fcba213

Time (s): cpu = 00:00:40 ; elapsed = 00:01:30 . Memory (MB): peak = 2694.266 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1367b2d4f

Time (s): cpu = 00:00:45 ; elapsed = 00:01:39 . Memory (MB): peak = 2694.266 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 15ecae1ce

Time (s): cpu = 00:01:03 ; elapsed = 00:02:49 . Memory (MB): peak = 2694.266 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: e3cc6907

Time (s): cpu = 00:01:06 ; elapsed = 00:02:54 . Memory (MB): peak = 2694.266 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: d1aa315b

Time (s): cpu = 00:01:06 ; elapsed = 00:02:55 . Memory (MB): peak = 2694.266 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: dd733326

Time (s): cpu = 00:01:15 ; elapsed = 00:03:09 . Memory (MB): peak = 2694.266 ; gain = 0.000
Phase 3 Detail Placement | Checksum: dd733326

Time (s): cpu = 00:01:15 ; elapsed = 00:03:09 . Memory (MB): peak = 2694.266 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2003dd84a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.226 | TNS=-0.701 |
Phase 1 Physical Synthesis Initialization | Checksum: 2674a36dd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2721.840 ; gain = 0.000
INFO: [Place 46-33] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 21faa79df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2721.840 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2003dd84a

Time (s): cpu = 00:01:23 ; elapsed = 00:03:32 . Memory (MB): peak = 2721.840 ; gain = 27.574

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.502. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 135c92ca7

Time (s): cpu = 00:01:39 ; elapsed = 00:04:08 . Memory (MB): peak = 2721.840 ; gain = 27.574

Time (s): cpu = 00:01:39 ; elapsed = 00:04:08 . Memory (MB): peak = 2721.840 ; gain = 27.574
Phase 4.1 Post Commit Optimization | Checksum: 135c92ca7

Time (s): cpu = 00:01:39 ; elapsed = 00:04:09 . Memory (MB): peak = 2721.840 ; gain = 27.574

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 135c92ca7

Time (s): cpu = 00:01:39 ; elapsed = 00:04:09 . Memory (MB): peak = 2721.840 ; gain = 27.574

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                8x8|                8x8|
|___________|___________________|___________________|
|      South|                2x2|                8x8|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 135c92ca7

Time (s): cpu = 00:01:40 ; elapsed = 00:04:10 . Memory (MB): peak = 2721.840 ; gain = 27.574
Phase 4.3 Placer Reporting | Checksum: 135c92ca7

Time (s): cpu = 00:01:40 ; elapsed = 00:04:10 . Memory (MB): peak = 2721.840 ; gain = 27.574

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 2721.840 ; gain = 0.000

Time (s): cpu = 00:01:40 ; elapsed = 00:04:10 . Memory (MB): peak = 2721.840 ; gain = 27.574
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d9573b2e

Time (s): cpu = 00:01:40 ; elapsed = 00:04:10 . Memory (MB): peak = 2721.840 ; gain = 27.574
Ending Placer Task | Checksum: c47b6c34

Time (s): cpu = 00:01:40 ; elapsed = 00:04:11 . Memory (MB): peak = 2721.840 ; gain = 27.574
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 61 Warnings, 61 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:43 ; elapsed = 00:04:15 . Memory (MB): peak = 2721.840 ; gain = 27.574
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2722.051 ; gain = 0.211
report_design_analysis: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2722.051 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.runs/impl_1/hdmi_top_level_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2722.051 ; gain = 0.211
INFO: [runtcl-4] Executing : report_io -file hdmi_top_level_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 2722.051 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file hdmi_top_level_utilization_placed.rpt -pb hdmi_top_level_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file hdmi_top_level_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.410 . Memory (MB): peak = 2722.051 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2734.242 ; gain = 12.191
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 61 Warnings, 61 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2734.242 ; gain = 12.191
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2762.520 ; gain = 28.277
INFO: [Common 17-1381] The checkpoint 'C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.runs/impl_1/hdmi_top_level_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2762.520 ; gain = 28.277
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 64b60117 ConstDB: 0 ShapeSum: 5fc56b1d RouteDB: 0
Post Restoration Checksum: NetGraph: 283d0fed NumContArr: 4fc854f5 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 780564e2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:53 . Memory (MB): peak = 2816.043 ; gain = 53.523

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 780564e2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:54 . Memory (MB): peak = 2817.082 ; gain = 54.562

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 780564e2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:54 . Memory (MB): peak = 2817.082 ; gain = 54.562
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1738c7a08

Time (s): cpu = 00:00:28 ; elapsed = 00:01:04 . Memory (MB): peak = 2844.598 ; gain = 82.078
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.578  | TNS=0.000  | WHS=-0.145 | THS=-39.141|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00677669 %
  Global Horizontal Routing Utilization  = 0.00130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 28719
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 28719
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 13466d349

Time (s): cpu = 00:00:32 ; elapsed = 00:01:09 . Memory (MB): peak = 2895.379 ; gain = 132.859

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 13466d349

Time (s): cpu = 00:00:32 ; elapsed = 00:01:09 . Memory (MB): peak = 2895.379 ; gain = 132.859
Phase 3 Initial Routing | Checksum: 1398e1861

Time (s): cpu = 00:00:48 ; elapsed = 00:01:24 . Memory (MB): peak = 2947.605 ; gain = 185.086

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 13686
 Number of Nodes with overlaps = 3587
 Number of Nodes with overlaps = 1438
 Number of Nodes with overlaps = 663
 Number of Nodes with overlaps = 303
 Number of Nodes with overlaps = 143
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.085  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2165a7921

Time (s): cpu = 00:02:20 ; elapsed = 00:04:07 . Memory (MB): peak = 2947.605 ; gain = 185.086
Phase 4 Rip-up And Reroute | Checksum: 2165a7921

Time (s): cpu = 00:02:20 ; elapsed = 00:04:07 . Memory (MB): peak = 2947.605 ; gain = 185.086

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1de866509

Time (s): cpu = 00:02:21 ; elapsed = 00:04:09 . Memory (MB): peak = 2947.605 ; gain = 185.086
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.085  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1de866509

Time (s): cpu = 00:02:21 ; elapsed = 00:04:09 . Memory (MB): peak = 2947.605 ; gain = 185.086

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1de866509

Time (s): cpu = 00:02:21 ; elapsed = 00:04:09 . Memory (MB): peak = 2947.605 ; gain = 185.086
Phase 5 Delay and Skew Optimization | Checksum: 1de866509

Time (s): cpu = 00:02:21 ; elapsed = 00:04:09 . Memory (MB): peak = 2947.605 ; gain = 185.086

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 229ddf60f

Time (s): cpu = 00:02:22 ; elapsed = 00:04:11 . Memory (MB): peak = 2947.605 ; gain = 185.086
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.085  | TNS=0.000  | WHS=0.073  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2210dc078

Time (s): cpu = 00:02:22 ; elapsed = 00:04:12 . Memory (MB): peak = 2947.605 ; gain = 185.086
Phase 6 Post Hold Fix | Checksum: 2210dc078

Time (s): cpu = 00:02:22 ; elapsed = 00:04:12 . Memory (MB): peak = 2947.605 ; gain = 185.086

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 36.5138 %
  Global Horizontal Routing Utilization  = 29.9248 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c87b5116

Time (s): cpu = 00:02:23 ; elapsed = 00:04:12 . Memory (MB): peak = 2947.605 ; gain = 185.086

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c87b5116

Time (s): cpu = 00:02:23 ; elapsed = 00:04:12 . Memory (MB): peak = 2947.605 ; gain = 185.086

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d9db40dc

Time (s): cpu = 00:02:25 ; elapsed = 00:04:16 . Memory (MB): peak = 2947.605 ; gain = 185.086

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.085  | TNS=0.000  | WHS=0.073  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d9db40dc

Time (s): cpu = 00:02:25 ; elapsed = 00:04:17 . Memory (MB): peak = 2947.605 ; gain = 185.086
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:25 ; elapsed = 00:04:18 . Memory (MB): peak = 2947.605 ; gain = 185.086

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 61 Warnings, 61 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:30 ; elapsed = 00:04:22 . Memory (MB): peak = 2947.605 ; gain = 185.086
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2947.605 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.runs/impl_1/hdmi_top_level_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2947.605 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file hdmi_top_level_drc_routed.rpt -pb hdmi_top_level_drc_routed.pb -rpx hdmi_top_level_drc_routed.rpx
Command: report_drc -file hdmi_top_level_drc_routed.rpt -pb hdmi_top_level_drc_routed.pb -rpx hdmi_top_level_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.runs/impl_1/hdmi_top_level_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file hdmi_top_level_methodology_drc_routed.rpt -pb hdmi_top_level_methodology_drc_routed.pb -rpx hdmi_top_level_methodology_drc_routed.rpx
Command: report_methodology -file hdmi_top_level_methodology_drc_routed.rpt -pb hdmi_top_level_methodology_drc_routed.pb -rpx hdmi_top_level_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/corey/UIUC/ECE/ECE385/Lab7/lab7/lab7.runs/impl_1/hdmi_top_level_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2947.605 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file hdmi_top_level_power_routed.rpt -pb hdmi_top_level_power_summary_routed.pb -rpx hdmi_top_level_power_routed.rpx
Command: report_power -file hdmi_top_level_power_routed.rpt -pb hdmi_top_level_power_summary_routed.pb -rpx hdmi_top_level_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
135 Infos, 62 Warnings, 61 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2953.438 ; gain = 5.832
INFO: [runtcl-4] Executing : report_route_status -file hdmi_top_level_route_status.rpt -pb hdmi_top_level_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file hdmi_top_level_timing_summary_routed.rpt -pb hdmi_top_level_timing_summary_routed.pb -rpx hdmi_top_level_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file hdmi_top_level_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file hdmi_top_level_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file hdmi_top_level_bus_skew_routed.rpt -pb hdmi_top_level_bus_skew_routed.pb -rpx hdmi_top_level_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Nov 13 21:03:56 2023...
