#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Mar 31 22:18:05 2022
# Process ID: 50288
# Current directory: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold
# Command line: vivado
# Log file: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/vivado.log
# Journal file: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd}
reset_run design_2_xbar_0_synth_1
reset_run synth_2
launch_runs synth_2 -lsf {bsub -R select[type=X86_64] -N -q medium}
set_property name SYNC_CKo [get_bd_ports SYNC_CK]
set_property name MCK_No [get_bd_ports MCK_N]
set_property name MCK_Po [get_bd_ports MCK_P]
create_bd_port -dir O -type clk SYNC_CK
create_bd_port -dir O -type clk MCK_N
set_property location {2580 200} [get_bd_ports MCK_N]
create_bd_port -dir O -type clk MCK_P
set_property location {2608 271} [get_bd_ports SYNC_CK]
delete_bd_objs [get_bd_nets BiDirChannels_0_SYNCK] [get_bd_ports SYNC_CKo]
delete_bd_objs [get_bd_nets BiDirChannels_0_MCK_N] [get_bd_ports MCK_No]
delete_bd_objs [get_bd_nets BiDirChannels_0_MCK_P] [get_bd_ports MCK_Po]
set_property location {2578 102} [get_bd_ports MCK_P]
set_property location {2579 119} [get_bd_ports MCK_N]
set_property location {2574 134} [get_bd_ports SYNC_CK]
connect_bd_net [get_bd_ports SYNC_CK] [get_bd_pins BiDirChannels_0/SYNCK]
set_property location {2580 148} [get_bd_ports SYNC_CK]
set_property location {2583 119} [get_bd_ports MCK_N]
connect_bd_net [get_bd_ports MCK_N] [get_bd_pins BiDirChannels_0/MCK_N]
connect_bd_net [get_bd_ports MCK_P] [get_bd_pins BiDirChannels_0/MCK_P]
save_bd_design
launch_runs synth_2 -lsf {bsub -R select[type=X86_64] -N -q medium}
ipx::edit_ip_in_project -upgrade true -name BiDirChannels_v1_0_project -directory /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/BiDirChannels_v1_0_project /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/BiDirChannels_1.0/component.xml
update_compile_order -fileset sources_1
ipx::associate_bus_interfaces -busif S00_AXI -clock clk [ipx::current_core]
ipx::associate_bus_interfaces -busif S00_AXIS -clock txclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif S00_AXIS -clock clk [ipx::current_core]
ipx::associate_bus_interfaces -busif M00_AXIS -clock clk [ipx::current_core]
ipx::associate_bus_interfaces -busif s01_axis -clock clk [ipx::current_core]
ipx::associate_bus_interfaces -busif s02_axis -clock clk [ipx::current_core]
set_property core_revision 112 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro_tester_gold-master/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:BiDirChannels:1.0 [get_ips  design_2_BiDirChannels_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_2_BiDirChannels_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
launch_runs synth_2 -lsf {bsub -R select[type=X86_64] -N -q medium}
wait_on_run synth_2
set_property location {5 1789 15} [get_bd_cells RxFIFO]
set_property location {4 1859 206} [get_bd_cells axis_stream_txfifo_0]
set_property location {3 1312 100} [get_bd_cells axi_dma_0]
startgroup
set_property location {3 1333 322} [get_bd_cells axi_dma_0]
set_property location {5 2213 302} [get_bd_cells BiDirChannels_0]
set_property location {4 1763 222} [get_bd_cells RxFIFO]
set_property location {4 1763 262} [get_bd_cells axis_stream_txfifo_0]
endgroup
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
set_property location {2 629 265} [get_bd_cells proc_sys_reset_0]
connect_bd_net [get_bd_pins BiDirChannels_0/txclk] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
connect_bd_net [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
set_property name txclk_reset_domain [get_bd_cells proc_sys_reset_0]
set_property name clk_reset_domain [get_bd_cells rst_ps7_0_100M]
save_bd_design
ipx::edit_ip_in_project -upgrade true -name BiDirChannels_v1_0_project -directory /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/BiDirChannels_v1_0_project /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/BiDirChannels_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 113 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro_tester_gold-master/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:BiDirChannels:1.0 [get_ips  design_2_BiDirChannels_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_2_BiDirChannels_0_0] -no_script -sync -force -quiet
connect_bd_net [get_bd_pins BiDirChannels_0/tx_rstn] [get_bd_pins txclk_reset_domain/peripheral_aresetn]
report_ip_status -name ip_status 
save_bd_design
set_property location {2.5 1143 738} [get_bd_cells Switch_Fabric]
set_property name AXI_Register_Demux [get_bd_cells Switch_Fabric]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property location {1 342 -2} [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.ENABLE_CLOCK_MONITOR {false} CONFIG.USE_INCLK_SWITCHOVER {false} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT4_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {50} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {25} CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {12.5} CONFIG.PRIMITIVE {MMCM} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKIN2_JITTER_PS {166.66} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKIN2_PERIOD {16.666} CONFIG.MMCM_CLKOUT1_DIVIDE {20} CONFIG.MMCM_CLKOUT2_DIVIDE {40} CONFIG.MMCM_CLKOUT3_DIVIDE {80} CONFIG.NUM_OUT_CLKS {4} CONFIG.CLKOUT2_JITTER {151.636} CONFIG.CLKOUT2_PHASE_ERROR {98.575} CONFIG.CLKOUT3_JITTER {175.402} CONFIG.CLKOUT3_PHASE_ERROR {98.575} CONFIG.CLKOUT4_JITTER {200.764} CONFIG.CLKOUT4_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_0]
set_property location {1 555 62} [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_cells clk_wiz_0]
save_bd_design
reset_run synth_2
launch_runs synth_2 -lsf {bsub -R select[type=X86_64] -N -q medium}
wait_on_run synth_2
ipx::edit_ip_in_project -upgrade true -name BiDirChannels_v1_0_project -directory /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/BiDirChannels_v1_0_project /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/BiDirChannels_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
launch_runs synth_1 -lsf {bsub -R select[type=X86_64] -N -q medium}
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -lsf {bsub -R select[type=X86_64] -N -q medium}
wait_on_run synth_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 114 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro_tester_gold-master/ip_repo
reset_run design_2_BiDirChannels_0_0_synth_1
reset_run synth_2
launch_runs synth_2 -lsf {bsub -R select[type=X86_64] -N -q medium}
wait_on_run synth_2
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:BiDirChannels:1.0 [get_ips  design_2_BiDirChannels_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_2_BiDirChannels_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_2
launch_runs synth_2 -lsf {bsub -R select[type=X86_64] -N -q medium}
wait_on_run synth_2
ipx::edit_ip_in_project -upgrade true -name BiDirChannels_v1_0_project -directory /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/BiDirChannels_v1_0_project /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/BiDirChannels_1.0/component.xml
update_compile_order -fileset sources_1
ipx::associate_bus_interfaces -busif S00_AXI -clock clk [ipx::current_core]
ipx::associate_bus_interfaces -busif S00_AXIS -clock clk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif S00_AXIS -clock txclk [ipx::current_core]
ipx::associate_bus_interfaces -busif M00_AXIS -clock txclk [ipx::current_core]
ipx::associate_bus_interfaces -busif s01_axis -clock txclk [ipx::current_core]
ipx::associate_bus_interfaces -busif s02_axis -clock txclk [ipx::current_core]
ipx::associate_bus_interfaces -busif S00_AXI -clock clk [ipx::current_core]
set_property core_revision 115 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro_tester_gold-master/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:BiDirChannels:1.0 [get_ips  design_2_BiDirChannels_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_2_BiDirChannels_0_0] -no_script -sync -force -quiet
ipx::edit_ip_in_project -upgrade true -name axis_stream_txfifo_v2_0_project -directory /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/axis_stream_txfifo_v2_0_project /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0/component.xml
update_compile_order -fileset sources_1
set_property value 16 [ipx::get_user_parameters C_M01_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value 16 [ipx::get_hdl_parameters C_M01_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value 16 [ipx::get_user_parameters C_M00_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value 16 [ipx::get_hdl_parameters C_M00_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value 16 [ipx::get_user_parameters C_M02_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value 16 [ipx::get_hdl_parameters C_M02_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
ipx::associate_bus_interfaces -busif M02_AXIS -clock txclk [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0
report_ip_status -name ip_status 
set_property LOCK_UPGRADE 1 [get_bd_cells /txclk_reset_domain]
upgrade_ip -vlnv user.org:user:axis_stream_txfifo:2.0 [get_ips  design_2_axis_stream_txfifo_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_2_axis_stream_txfifo_0_2] -no_script -sync -force -quiet
report_ip_status -name ip_status 
