
---------- Begin Simulation Statistics ----------
final_tick                                50611641875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 243255                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691916                       # Number of bytes of host memory used
host_op_rate                                   243260                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   411.09                       # Real time elapsed on the host
host_tick_rate                              123115194                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100002034                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050612                       # Number of seconds simulated
sim_ticks                                 50611641875                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.441475                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 3910203                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4276181                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 76                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             32766                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3843237                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 16                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             233                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              217                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6017333                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  687491                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           77                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 355168605                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 42291093                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             32510                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    5915731                       # Number of branches committed
system.cpu.commit.bw_lim_events               4702342                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          233016                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              100002034                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     80899382                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.236129                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.971747                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     31717914     39.21%     39.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     37649041     46.54%     85.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       526163      0.65%     86.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3901911      4.82%     91.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       978760      1.21%     92.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       817701      1.01%     93.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       266197      0.33%     93.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       339353      0.42%     94.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4702342      5.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     80899382                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               683421                       # Number of function calls committed.
system.cpu.commit.int_insts                  95453226                       # Number of committed integer instructions.
system.cpu.commit.loads                      20659431                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         61232402     61.23%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              10      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            4      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        20659431     20.66%     81.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       18110187     18.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         100002034                       # Class of committed instruction
system.cpu.commit.refs                       38769618                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     100002034                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.809786                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.809786                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              38177287                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   266                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              3874288                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              100463221                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  6389170                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  26017430                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  39126                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                101103                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles              10331513                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     6017333                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  28415090                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      80865718                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   274                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          263                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      101348181                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  238                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           209                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   78778                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.074308                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              48709                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            4597710                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.251542                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           80954526                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.251963                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.231521                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 30664832     37.88%     37.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 22323092     27.57%     65.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  4870852      6.02%     71.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 23095750     28.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             80954526                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           24102                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                32557                       # Number of branch mispredicts detected at execute
system.cpu.iew.branch_mispredict_rate        0.548715                       # Percentage of branch mispredicts
system.cpu.iew.branch_percentage             5.925294                       # Percentage of branches executed
system.cpu.iew.exec_branches                  5933316                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.236566                       # Inst execution rate
system.cpu.iew.exec_refs                     38801415                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   18116077                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2256664                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              20713685                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 32                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             18149241                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           100282898                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              20685338                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             52023                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             100135389                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 152834                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   223                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  39126                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                153035                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            49                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          6414159                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         1282                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         7517                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        54247                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        39046                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           7517                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         7579                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          24978                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 147578930                       # num instructions consuming a value
system.cpu.iew.wb_count                     100127259                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.487382                       # average fanout of values written-back
system.cpu.iew.wb_producers                  71927387                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.236465                       # insts written-back per cycle
system.cpu.iew.wb_sent                      100127736                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                133165208                       # number of integer regfile reads
system.cpu.int_regfile_writes                57968362                       # number of integer regfile writes
system.cpu.ipc                               1.234894                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.234894                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 8      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              61365139     61.25%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   12      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              4      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             20699809     20.66%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            18122442     18.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              100187414                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     5774726                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.057639                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3235641     56.03%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1933608     33.48%     89.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                605477     10.48%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              105962132                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          287108059                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    100127259                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         100571245                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  100282846                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 100187414                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  52                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          280830                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3981                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       628220                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      80954526                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.237576                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.889165                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            17096036     21.12%     21.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            34766052     42.95%     64.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            22193549     27.41%     91.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             6561292      8.10%     99.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              337597      0.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        80954526                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.237208                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads          11373526                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          4333605                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             20713685                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            18149241                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                36370737                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     78                       # number of misc regfile writes
system.cpu.numCycles                         80978628                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                18412766                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             100127232                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                3367997                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 12405474                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      3                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents              14307269                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             483334802                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              100328516                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           100448412                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  29130363                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   4025                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  39126                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts                 69529                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles              20965502                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   321139                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        143478273                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1295                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 35                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  27720164                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             32                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups               32                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    176431959                       # The number of ROB reads
system.cpu.rob.rob_writes                   200525283                       # The number of ROB writes
system.cpu.timesIdled                             366                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       32                       # number of vector regfile reads
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           79                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           786                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  50611641875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                612                       # Transaction distribution
system.membus.trans_dist::WritebackClean           54                       # Transaction distribution
system.membus.trans_dist::ReadExReq               120                       # Transaction distribution
system.membus.trans_dist::ReadExResp              120                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            479                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           133                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          509                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        33920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        16384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   50304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               732                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.042350                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.201523                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     701     95.77%     95.77% # Request fanout histogram
system.membus.snoop_fanout::1                      31      4.23%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 732                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1311625                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2540500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1371750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  50611641875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          30656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          16192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              46848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        30656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         30656                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             479                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 732                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            605710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            319926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                925637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       605710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           605710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           605710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           319926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               925637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       253.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000029593750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               14472                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 15                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         732                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         48                       # Number of write requests accepted
system.mem_ctrls.readBursts                       732                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       48                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                1                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      31.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      9265875                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3650000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                22953375                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12692.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31442.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      556                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      11                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                22.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   732                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   48                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          179                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    266.726257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.633450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.997568                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           74     41.34%     41.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           36     20.11%     61.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           22     12.29%     73.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      5.59%     79.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           15      8.38%     87.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      3.35%     91.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      1.12%     92.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      2.79%     94.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            9      5.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          179                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    544.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  46720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    1024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   46848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     527651875                       # Total gap between requests
system.mem_ctrls.avgGap                     676476.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        30528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        16192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 603181.380193072371                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 319926.392429449304                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 20232.499125973078                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          479                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          253                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           48                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13365750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9587625                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    108098125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27903.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37895.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2252044.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               656880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               349140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2099160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              83520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3995160000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        753723540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18800156160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        23552228400                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.351993                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  48869200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1690000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     52441875                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               621180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               330165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3113040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3995160000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        759559200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18795241920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        23554025505                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.387500                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  48856415000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1690000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     65226875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     50611641875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  50611641875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     28414520                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28414520                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28414520                       # number of overall hits
system.cpu.icache.overall_hits::total        28414520                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          566                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            566                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          566                       # number of overall misses
system.cpu.icache.overall_misses::total           566                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     32396496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32396496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     32396496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32396496                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28415086                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28415086                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28415086                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28415086                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000020                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000020                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57237.625442                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57237.625442                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57237.625442                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57237.625442                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         8619                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               115                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    74.947826                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           51                       # number of writebacks
system.cpu.icache.writebacks::total                51                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           87                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           87                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           87                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           87                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          479                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          479                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          479                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          479                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     28402247                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28402247                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     28402247                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28402247                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59294.878914                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59294.878914                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59294.878914                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59294.878914                       # average overall mshr miss latency
system.cpu.icache.replacements                     51                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28414520                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28414520                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          566                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           566                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     32396496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32396496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28415086                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28415086                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57237.625442                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57237.625442                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           87                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           87                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          479                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          479                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     28402247                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28402247                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59294.878914                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59294.878914                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  50611641875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           427.777903                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28414999                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               479                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          59321.501044                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   427.777903                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.835504                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.835504                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          428                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          428                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         113660823                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        113660823                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  50611641875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  50611641875                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  50611641875                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  50611641875                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  50611641875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  50611641875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  50611641875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  50611641875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  50611641875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     20243145                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         20243145                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     20243145                       # number of overall hits
system.cpu.dcache.overall_hits::total        20243145                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          875                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            875                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          875                       # number of overall misses
system.cpu.dcache.overall_misses::total           875                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     56943999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     56943999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     56943999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     56943999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     20244020                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     20244020                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     20244020                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     20244020                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000043                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000043                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65078.856000                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65078.856000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65078.856000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65078.856000                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          126                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3321                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              47                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    70.659574                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          622                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          622                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          622                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          622                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          253                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          253                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          253                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          253                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17759874                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17759874                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17759874                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17759874                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000012                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000012                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70197.130435                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70197.130435                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70197.130435                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70197.130435                       # average overall mshr miss latency
system.cpu.dcache.replacements                      3                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     11847258                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11847258                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          295                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           295                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     24134500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     24134500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     11847553                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11847553                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000025                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000025                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81811.864407                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81811.864407                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          162                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          162                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          133                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          133                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10112500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10112500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76033.834586                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76033.834586                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8395887                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8395887                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          580                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          580                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     32809499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     32809499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      8396467                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8396467                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000069                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000069                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56568.101724                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56568.101724                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          120                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          120                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7647374                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7647374                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000014                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63728.116667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63728.116667                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           17                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        97500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        97500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        48750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        48750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           19                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  50611641875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           249.909858                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            20243434                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               253                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          80013.573123                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   249.909858                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.488105                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.488105                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          250                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          250                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.488281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          80976485                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         80976485                       # Number of data accesses

---------- End Simulation Statistics   ----------
