#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jul 27 02:09:50 2022
# Process ID: 10604
# Current directory: D:/Sem 2/Computer organization and Digital Design/Labs Tutorials/Lab 9/Lab 9_r
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3372 D:\Sem 2\Computer organization and Digital Design\Labs Tutorials\Lab 9\Lab 9_r\Lab 9.xpr
# Log file: D:/Sem 2/Computer organization and Digital Design/Labs Tutorials/Lab 9/Lab 9_r/vivado.log
# Journal file: D:/Sem 2/Computer organization and Digital Design/Labs Tutorials/Lab 9/Lab 9_r\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Sem 2/Computer organization and Digital Design/Labs Tutorials/Lab 9/Lab 9_r/Lab 9.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Sem 2/Computer organization and Digital Design/Labs Tutorials/Lab 9/Lab 9_4/Lab 9_4' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Sem 2/Computer organization and Digital Design/Labs Tutorials/Lab 9/Lab 9_r/Lab 9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'micro_p_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Sem 2/Computer organization and Digital Design/Labs Tutorials/Lab 9/Lab 9_r/Lab 9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj micro_p_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sem 2/Computer organization and Digital Design/Labs Tutorials/Lab 9/Lab 9_r/Lab 9.srcs/sources_1/new/8_to_4_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_8_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sem 2/Computer organization and Digital Design/Labs Tutorials/Lab 9/Lab 9_r/Lab 9.srcs/sources_1/imports/new/D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sem 2/Computer organization and Digital Design/Labs Tutorials/Lab 9/Lab 9_r/Lab 9.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sem 2/Computer organization and Digital Design/Labs Tutorials/Lab 9/Lab 9_r/Lab 9.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sem 2/Computer organization and Digital Design/Labs Tutorials/Lab 9/Lab 9_r/Lab 9.srcs/sources_1/imports/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sem 2/Computer organization and Digital Design/Labs Tutorials/Lab 9/Lab 9_r/Lab 9.srcs/sources_1/imports/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sem 2/Computer organization and Digital Design/Labs Tutorials/Lab 9/Lab 9_r/Lab 9.srcs/sources_1/imports/new/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_16_7
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sem 2/Computer organization and Digital Design/Labs Tutorials/Lab 9/Lab 9_r/Lab 9.srcs/sources_1/new/Micro_p.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Micro_p
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sem 2/Computer organization and Digital Design/Labs Tutorials/Lab 9/Lab 9_r/Lab 9.srcs/sources_1/new/P_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity P_counter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sem 2/Computer organization and Digital Design/Labs Tutorials/Lab 9/Lab 9_r/Lab 9.srcs/sources_1/imports/new/RCA_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_3
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sem 2/Computer organization and Digital Design/Labs Tutorials/Lab 9/Lab 9_r/Lab 9.srcs/sources_1/imports/new/RCA_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sem 2/Computer organization and Digital Design/Labs Tutorials/Lab 9/Lab 9_r/Lab 9.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sem 2/Computer organization and Digital Design/Labs Tutorials/Lab 9/Lab 9_r/Lab 9.srcs/sources_1/imports/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sem 2/Computer organization and Digital Design/Labs Tutorials/Lab 9/Lab 9_r/Lab 9.srcs/sources_1/new/Register_bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_bank
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sem 2/Computer organization and Digital Design/Labs Tutorials/Lab 9/Lab 9_r/Lab 9.srcs/sources_1/new/instruction_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sem 2/Computer organization and Digital Design/Labs Tutorials/Lab 9/Lab 9_r/Lab 9.srcs/sources_1/new/mux_2_to_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2_to_3
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sem 2/Computer organization and Digital Design/Labs Tutorials/Lab 9/Lab 9_r/Lab 9.srcs/sources_1/new/mux_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sem 2/Computer organization and Digital Design/Labs Tutorials/Lab 9/Lab 9_r/Lab 9.srcs/sim_1/new/micro_p_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity micro_p_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Sem 2/Computer organization and Digital Design/Labs Tutorials/Lab 9/Lab 9_r/Lab 9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 96ecb831053f436698041211ea37f077 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot micro_p_sim_behav xil_defaultlib.micro_p_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8_to_4 [mux_8_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2_to_4 [mux_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2_to_3 [mux_2_to_3_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.P_counter [p_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Micro_p [micro_p_default]
Compiling architecture behavioral of entity xil_defaultlib.micro_p_sim
Built simulation snapshot micro_p_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Sem 2/Computer organization and Digital Design/Labs Tutorials/Lab 9/Lab 9_r/Lab 9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "micro_p_sim_behav -key {Behavioral:sim_1:Functional:micro_p_sim} -tclbatch {micro_p_sim.tcl} -view {{D:/Sem 2/Computer organization and Digital Design/Labs Tutorials/Lab 9/Lab 9_r/micro_p_sim_behav1.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {D:/Sem 2/Computer organization and Digital Design/Labs Tutorials/Lab 9/Lab 9_r/micro_p_sim_behav1.wcfg}
source micro_p_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'micro_p_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 27 02:10:32 2022...
