// Seed: 4049115581
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    output wire id_2,
    input uwire id_3,
    input uwire id_4,
    output tri1 id_5,
    output supply1 id_6,
    output wand id_7
);
  wire id_9;
  wire ['b0 : -1 'b0] id_10, id_11;
  logic id_12, id_13 = id_13;
endmodule
module module_1 #(
    parameter id_2 = 32'd72,
    parameter id_7 = 32'd73
) (
    output wire id_0,
    input wire id_1,
    input supply1 _id_2
    , id_25,
    input supply1 id_3,
    input tri id_4,
    output wand id_5,
    input tri0 id_6,
    input wor _id_7,
    input supply1 id_8,
    output supply0 id_9,
    input supply0 id_10,
    output uwire id_11,
    output tri id_12,
    input wand id_13,
    output wire id_14,
    input supply1 id_15,
    input wire id_16,
    input wor id_17,
    output tri1 id_18,
    input tri1 id_19["" : id_2  (  id_7  )],
    output uwire id_20,
    input tri1 id_21,
    input tri id_22,
    input uwire id_23
);
  assign id_12 = 1;
  logic id_26[-1 : -1];
  ;
  assign id_20 = 1'b0;
  logic [-1 'b0 : -1] id_27, id_28;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_11,
      id_4,
      id_8,
      id_18,
      id_14,
      id_0
  );
  assign modCall_1.id_7 = 0;
endmodule
