Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu May 30 14:26:25 2019
| Host         : c4d1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Final_Optional_wrapper_timing_summary_routed.rpt -rpx Final_Optional_wrapper_timing_summary_routed.rpx
| Design       : Final_Optional_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 254 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.812        0.000                      0                  841        0.041        0.000                      0                  841        2.000        0.000                       0                   260  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                    ------------         ----------      --------------
clk                                      {0.000 4.000}        8.000           125.000         
  clk_out1_Final_Optional_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_Final_Optional_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin                              {0.000 4.000}        8.000           125.000         
  clk_out1_Final_Optional_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_Final_Optional_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                        2.000        0.000                       0                     1  
  clk_out1_Final_Optional_clk_wiz_0_0         32.812        0.000                      0                  841        0.131        0.000                      0                  841       19.500        0.000                       0                   256  
  clkfbout_Final_Optional_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                2.000        0.000                       0                     1  
  clk_out1_Final_Optional_clk_wiz_0_0_1       32.814        0.000                      0                  841        0.131        0.000                      0                  841       19.500        0.000                       0                   256  
  clkfbout_Final_Optional_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                             To Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                             --------                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_Final_Optional_clk_wiz_0_0_1  clk_out1_Final_Optional_clk_wiz_0_0         32.812        0.000                      0                  841        0.041        0.000                      0                  841  
clk_out1_Final_Optional_clk_wiz_0_0    clk_out1_Final_Optional_clk_wiz_0_0_1       32.812        0.000                      0                  841        0.041        0.000                      0                  841  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Final_Optional_clk_wiz_0_0
  To Clock:  clk_out1_Final_Optional_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.812ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 1.506ns (22.953%)  route 5.055ns (77.047%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 38.697 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.812     2.619    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.355     2.974 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.599     3.574    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.153     3.727 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           1.103     4.830    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENA
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.331     5.161 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_19/O
                         net (fo=1, routed)           0.779     5.940    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_10
    RAMB36_X2Y10         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.529    38.697    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.588    39.285    
                         clock uncertainty           -0.090    39.195    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.752    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.752    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 32.812    

Slack (MET) :             32.986ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.374ns  (logic 1.146ns (17.979%)  route 5.228ns (82.021%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.174     1.981    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X33Y63         LUT4 (Prop_lut4_I2_O)        0.355     2.336 r  Final_Optional_i/mux_control_0/U0/out_addr[15]_INST_0/O
                         net (fo=24, routed)          2.809     5.145    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[15]
    SLICE_X26Y76         LUT2 (Prop_lut2_I0_O)        0.124     5.269 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.483     5.752    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_3
    RAMB36_X1Y15         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.516    38.684    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.588    39.272    
                         clock uncertainty           -0.090    39.182    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.739    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.739    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 32.986    

Slack (MET) :             33.258ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 1.022ns (16.945%)  route 5.009ns (83.055%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.174     1.981    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X33Y63         LUT4 (Prop_lut4_I2_O)        0.355     2.336 r  Final_Optional_i/mux_control_0/U0/out_addr[15]_INST_0/O
                         net (fo=24, routed)          3.074     5.410    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y15         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.517    38.685    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.588    39.273    
                         clock uncertainty           -0.090    39.183    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    38.668    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.668    
                         arrival time                          -5.410    
  -------------------------------------------------------------------
                         slack                                 33.258    

Slack (MET) :             33.299ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.990ns  (logic 1.022ns (17.062%)  route 4.968ns (82.938%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.174     1.981    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X33Y63         LUT4 (Prop_lut4_I2_O)        0.355     2.336 r  Final_Optional_i/mux_control_0/U0/out_addr[15]_INST_0/O
                         net (fo=24, routed)          3.032     5.368    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y15         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.516    38.684    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.588    39.272    
                         clock uncertainty           -0.090    39.182    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    38.667    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.667    
                         arrival time                          -5.368    
  -------------------------------------------------------------------
                         slack                                 33.299    

Slack (MET) :             33.322ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 1.270ns (21.030%)  route 4.769ns (78.970%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.812     2.619    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.355     2.974 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.616     3.591    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.124     3.715 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=6, routed)           1.094     4.809    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA
    SLICE_X34Y76         LUT2 (Prop_lut2_I1_O)        0.124     4.933 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.484     5.417    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_1
    RAMB36_X2Y15         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.517    38.685    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.588    39.273    
                         clock uncertainty           -0.090    39.183    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.740    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.740    
                         arrival time                          -5.417    
  -------------------------------------------------------------------
                         slack                                 33.322    

Slack (MET) :             33.330ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 1.506ns (24.923%)  route 4.537ns (75.077%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 38.696 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.812     2.619    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.355     2.974 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.599     3.574    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.153     3.727 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.830     4.557    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENA
    SLICE_X35Y57         LUT2 (Prop_lut2_I1_O)        0.331     4.888 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.533     5.421    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_4
    RAMB36_X2Y11         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.528    38.696    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.588    39.284    
                         clock uncertainty           -0.090    39.194    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.751    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.751    
                         arrival time                          -5.421    
  -------------------------------------------------------------------
                         slack                                 33.330    

Slack (MET) :             33.344ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 1.506ns (24.998%)  route 4.518ns (75.002%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.812     2.619    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.355     2.974 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.599     3.574    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.153     3.727 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.904     4.630    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ENA
    SLICE_X36Y62         LUT2 (Prop_lut2_I1_O)        0.331     4.961 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.441     5.403    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_12
    RAMB36_X2Y12         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.524    38.692    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.588    39.280    
                         clock uncertainty           -0.090    39.190    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.747    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.747    
                         arrival time                          -5.403    
  -------------------------------------------------------------------
                         slack                                 33.344    

Slack (MET) :             33.413ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.950ns  (logic 1.506ns (25.309%)  route 4.444ns (74.691%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 38.687 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.812     2.619    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.355     2.974 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.599     3.574    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.153     3.727 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.716     4.443    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ENA
    SLICE_X35Y67         LUT2 (Prop_lut2_I1_O)        0.331     4.774 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           0.555     5.329    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_6
    RAMB36_X2Y13         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.519    38.687    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.588    39.275    
                         clock uncertainty           -0.090    39.185    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.742    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.742    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                 33.413    

Slack (MET) :             33.566ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 1.506ns (25.979%)  route 4.291ns (74.021%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 38.686 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.812     2.619    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.355     2.974 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.599     3.574    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.153     3.727 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.776     4.503    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENA
    SLICE_X26Y67         LUT2 (Prop_lut2_I1_O)        0.331     4.834 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_9/O
                         net (fo=1, routed)           0.341     5.175    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_5
    RAMB36_X1Y13         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.518    38.686    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.588    39.274    
                         clock uncertainty           -0.090    39.184    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.741    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.741    
                         arrival time                          -5.175    
  -------------------------------------------------------------------
                         slack                                 33.566    

Slack (MET) :             33.590ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.270ns (21.962%)  route 4.513ns (78.038%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 38.696 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.812     2.619    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.355     2.974 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.616     3.591    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.124     3.715 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=6, routed)           0.823     4.538    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENA
    SLICE_X26Y55         LUT2 (Prop_lut2_I1_O)        0.124     4.662 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.499     5.161    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_8
    RAMB36_X1Y10         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.528    38.696    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.588    39.284    
                         clock uncertainty           -0.090    39.194    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.751    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.751    
                         arrival time                          -5.161    
  -------------------------------------------------------------------
                         slack                                 33.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.777%)  route 0.232ns (62.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.556    -0.505    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X27Y62         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[1]/Q
                         net (fo=12, routed)          0.232    -0.132    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y12         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.868    -0.695    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.249    -0.445    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.262    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Final_Optional_i/memory_bar_0/U0/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/memory_bar_0/U0/i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.584    -0.477    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X43Y63         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  Final_Optional_i/memory_bar_0/U0/i_reg[2]/Q
                         net (fo=4, routed)           0.087    -0.248    Final_Optional_i/memory_bar_0/U0/i[2]
    SLICE_X42Y63         LUT5 (Prop_lut5_I1_O)        0.045    -0.203 r  Final_Optional_i/memory_bar_0/U0/i[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    Final_Optional_i/memory_bar_0/U0/i[3]_i_1_n_1
    SLICE_X42Y63         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.853    -0.710    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X42Y63         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/i_reg[3]/C
                         clock pessimism              0.246    -0.464    
    SLICE_X42Y63         FDRE (Hold_fdre_C_D)         0.121    -0.343    Final_Optional_i/memory_bar_0/U0/i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_ball_0/U0/y_t_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/memory_ball_0/U0/address_t_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.720%)  route 0.115ns (38.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.555    -0.506    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X35Y64         FDRE                                         r  Final_Optional_i/control_ball_0/U0/y_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  Final_Optional_i/control_ball_0/U0/y_t_reg[3]/Q
                         net (fo=1, routed)           0.115    -0.249    Final_Optional_i/memory_ball_0/U0/y_t[3]
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.045    -0.204 r  Final_Optional_i/memory_ball_0/U0/address_t[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    Final_Optional_i/memory_ball_0/U0/address_t[11]_i_1_n_0
    SLICE_X32Y63         FDRE                                         r  Final_Optional_i/memory_ball_0/U0/address_t_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.823    -0.740    Final_Optional_i/memory_ball_0/U0/clk_25
    SLICE_X32Y63         FDRE                                         r  Final_Optional_i/memory_ball_0/U0/address_t_reg[11]/C
                         clock pessimism              0.268    -0.472    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.120    -0.352    Final_Optional_i/memory_ball_0/U0/address_t_reg[11]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Final_Optional_i/memory_bar_0/U0/j_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/memory_bar_0/U0/j_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.743%)  route 0.081ns (30.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.584    -0.477    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X41Y64         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  Final_Optional_i/memory_bar_0/U0/j_reg[4]/Q
                         net (fo=3, routed)           0.081    -0.255    Final_Optional_i/memory_bar_0/U0/j[4]
    SLICE_X40Y64         LUT4 (Prop_lut4_I2_O)        0.045    -0.210 r  Final_Optional_i/memory_bar_0/U0/j[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.210    Final_Optional_i/memory_bar_0/U0/j[5]_i_2_n_1
    SLICE_X40Y64         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/j_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.853    -0.710    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X40Y64         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/j_reg[5]/C
                         clock pessimism              0.246    -0.464    
    SLICE_X40Y64         FDRE (Hold_fdre_C_D)         0.091    -0.373    Final_Optional_i/memory_bar_0/U0/j_reg[5]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.187%)  route 0.236ns (64.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.556    -0.505    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X27Y62         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[5]/Q
                         net (fo=12, routed)          0.236    -0.141    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X1Y12         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.868    -0.695    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.249    -0.445    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.129    -0.316    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Final_Optional_i/memory_bar_0/U0/address_t_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/memory_bar_0/U0/address_t_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.979%)  route 0.146ns (44.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.556    -0.505    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X33Y62         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/address_t_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  Final_Optional_i/memory_bar_0/U0/address_t_reg[9]/Q
                         net (fo=9, routed)           0.146    -0.217    Final_Optional_i/memory_bar_0/U0/adr_memo[9]
    SLICE_X34Y62         LUT5 (Prop_lut5_I2_O)        0.045    -0.172 r  Final_Optional_i/memory_bar_0/U0/address_t[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    Final_Optional_i/memory_bar_0/U0/address_t[10]_i_1_n_1
    SLICE_X34Y62         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/address_t_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.825    -0.738    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X34Y62         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/address_t_reg[10]/C
                         clock pessimism              0.268    -0.470    
    SLICE_X34Y62         FDRE (Hold_fdre_C_D)         0.121    -0.349    Final_Optional_i/memory_bar_0/U0/address_t_reg[10]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_bar_0/U0/new_sw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_bar_0/U0/x_t_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.448%)  route 0.098ns (34.552%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.585    -0.476    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X36Y59         FDRE                                         r  Final_Optional_i/control_bar_0/U0/new_sw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  Final_Optional_i/control_bar_0/U0/new_sw_reg[3]/Q
                         net (fo=5, routed)           0.098    -0.237    Final_Optional_i/control_bar_0/U0/new_sw_reg__0[3]
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.045    -0.192 r  Final_Optional_i/control_bar_0/U0/x_t[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    Final_Optional_i/control_bar_0/U0/p_1_in[2]
    SLICE_X37Y59         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.855    -0.708    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X37Y59         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[3]/C
                         clock pessimism              0.245    -0.463    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.092    -0.371    Final_Optional_i/control_bar_0/U0/x_t_reg[3]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_bar_0/U0/new_sw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_bar_0/U0/x_t_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.448%)  route 0.098ns (34.552%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.584    -0.477    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X36Y60         FDRE                                         r  Final_Optional_i/control_bar_0/U0/new_sw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  Final_Optional_i/control_bar_0/U0/new_sw_reg[7]/Q
                         net (fo=7, routed)           0.098    -0.238    Final_Optional_i/control_bar_0/U0/new_sw_reg__0[7]
    SLICE_X37Y60         LUT5 (Prop_lut5_I4_O)        0.045    -0.193 r  Final_Optional_i/control_bar_0/U0/x_t[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    Final_Optional_i/control_bar_0/U0/p_1_in[6]
    SLICE_X37Y60         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.854    -0.709    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X37Y60         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[7]/C
                         clock pessimism              0.245    -0.464    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.092    -0.372    Final_Optional_i/control_bar_0/U0/x_t_reg[7]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_bar_0/U0/new_sw_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_bar_0/U0/old_sw_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.063%)  route 0.125ns (46.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.584    -0.477    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X36Y61         FDRE                                         r  Final_Optional_i/control_bar_0/U0/new_sw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  Final_Optional_i/control_bar_0/U0/new_sw_reg[9]/Q
                         net (fo=4, routed)           0.125    -0.211    Final_Optional_i/control_bar_0/U0/new_sw_reg__0[9]
    SLICE_X38Y60         FDRE                                         r  Final_Optional_i/control_bar_0/U0/old_sw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.854    -0.709    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X38Y60         FDRE                                         r  Final_Optional_i/control_bar_0/U0/old_sw_reg[9]/C
                         clock pessimism              0.248    -0.461    
    SLICE_X38Y60         FDRE (Hold_fdre_C_D)         0.064    -0.397    Final_Optional_i/control_bar_0/U0/old_sw_reg[9]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/VGA_SYNC_0/U0/vert_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.580%)  route 0.161ns (46.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.556    -0.505    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X26Y62         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[4]/Q
                         net (fo=6, routed)           0.161    -0.203    Final_Optional_i/VGA_SYNC_0/U0/v_count_reg__0[4]
    SLICE_X28Y61         LUT6 (Prop_lut6_I2_O)        0.045    -0.158 r  Final_Optional_i/VGA_SYNC_0/U0/vert_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.158    Final_Optional_i/VGA_SYNC_0/U0/vert_sync_i_1_n_0
    SLICE_X28Y61         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/vert_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.826    -0.737    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X28Y61         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/vert_sync_reg/C
                         clock pessimism              0.268    -0.469    
    SLICE_X28Y61         FDRE (Hold_fdre_C_D)         0.120    -0.349    Final_Optional_i/VGA_SYNC_0/U0/vert_sync_reg
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Final_Optional_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y15     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y15     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y10     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y10     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y11     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y11     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y10     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y10     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y11     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y11     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y58     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y58     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y58     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y58     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y59     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y58     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y59     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y58     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y59     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y59     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y63     Final_Optional_i/VGA_SYNC_0/U0/blue_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y63     Final_Optional_i/VGA_SYNC_0/U0/green_out_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X27Y63     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X27Y60     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_32_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y58     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y58     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y58     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y58     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y59     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y58     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Final_Optional_clk_wiz_0_0
  To Clock:  clkfbout_Final_Optional_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Final_Optional_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   Final_Optional_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Final_Optional_clk_wiz_0_0_1
  To Clock:  clk_out1_Final_Optional_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.814ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 1.506ns (22.953%)  route 5.055ns (77.047%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 38.697 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.812     2.619    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.355     2.974 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.599     3.574    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.153     3.727 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           1.103     4.830    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENA
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.331     5.161 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_19/O
                         net (fo=1, routed)           0.779     5.940    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_10
    RAMB36_X2Y10         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.529    38.697    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.588    39.285    
                         clock uncertainty           -0.088    39.197    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.754    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.754    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 32.814    

Slack (MET) :             32.988ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.374ns  (logic 1.146ns (17.979%)  route 5.228ns (82.021%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.174     1.981    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X33Y63         LUT4 (Prop_lut4_I2_O)        0.355     2.336 r  Final_Optional_i/mux_control_0/U0/out_addr[15]_INST_0/O
                         net (fo=24, routed)          2.809     5.145    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[15]
    SLICE_X26Y76         LUT2 (Prop_lut2_I0_O)        0.124     5.269 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.483     5.752    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_3
    RAMB36_X1Y15         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.516    38.684    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.588    39.272    
                         clock uncertainty           -0.088    39.184    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.741    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.741    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 32.988    

Slack (MET) :             33.260ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 1.022ns (16.945%)  route 5.009ns (83.055%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.174     1.981    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X33Y63         LUT4 (Prop_lut4_I2_O)        0.355     2.336 r  Final_Optional_i/mux_control_0/U0/out_addr[15]_INST_0/O
                         net (fo=24, routed)          3.074     5.410    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y15         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.517    38.685    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.588    39.273    
                         clock uncertainty           -0.088    39.185    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    38.670    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.670    
                         arrival time                          -5.410    
  -------------------------------------------------------------------
                         slack                                 33.260    

Slack (MET) :             33.301ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.990ns  (logic 1.022ns (17.062%)  route 4.968ns (82.938%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.174     1.981    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X33Y63         LUT4 (Prop_lut4_I2_O)        0.355     2.336 r  Final_Optional_i/mux_control_0/U0/out_addr[15]_INST_0/O
                         net (fo=24, routed)          3.032     5.368    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y15         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.516    38.684    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.588    39.272    
                         clock uncertainty           -0.088    39.184    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    38.669    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.669    
                         arrival time                          -5.368    
  -------------------------------------------------------------------
                         slack                                 33.301    

Slack (MET) :             33.324ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 1.270ns (21.030%)  route 4.769ns (78.970%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.812     2.619    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.355     2.974 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.616     3.591    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.124     3.715 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=6, routed)           1.094     4.809    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA
    SLICE_X34Y76         LUT2 (Prop_lut2_I1_O)        0.124     4.933 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.484     5.417    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_1
    RAMB36_X2Y15         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.517    38.685    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.588    39.273    
                         clock uncertainty           -0.088    39.185    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.742    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.742    
                         arrival time                          -5.417    
  -------------------------------------------------------------------
                         slack                                 33.324    

Slack (MET) :             33.332ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 1.506ns (24.923%)  route 4.537ns (75.077%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 38.696 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.812     2.619    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.355     2.974 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.599     3.574    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.153     3.727 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.830     4.557    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENA
    SLICE_X35Y57         LUT2 (Prop_lut2_I1_O)        0.331     4.888 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.533     5.421    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_4
    RAMB36_X2Y11         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.528    38.696    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.588    39.284    
                         clock uncertainty           -0.088    39.196    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.753    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.753    
                         arrival time                          -5.421    
  -------------------------------------------------------------------
                         slack                                 33.332    

Slack (MET) :             33.346ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 1.506ns (24.998%)  route 4.518ns (75.002%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.812     2.619    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.355     2.974 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.599     3.574    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.153     3.727 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.904     4.630    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ENA
    SLICE_X36Y62         LUT2 (Prop_lut2_I1_O)        0.331     4.961 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.441     5.403    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_12
    RAMB36_X2Y12         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.524    38.692    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.588    39.280    
                         clock uncertainty           -0.088    39.192    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.749    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.749    
                         arrival time                          -5.403    
  -------------------------------------------------------------------
                         slack                                 33.346    

Slack (MET) :             33.415ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.950ns  (logic 1.506ns (25.309%)  route 4.444ns (74.691%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 38.687 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.812     2.619    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.355     2.974 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.599     3.574    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.153     3.727 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.716     4.443    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ENA
    SLICE_X35Y67         LUT2 (Prop_lut2_I1_O)        0.331     4.774 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           0.555     5.329    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_6
    RAMB36_X2Y13         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.519    38.687    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.588    39.275    
                         clock uncertainty           -0.088    39.187    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.744    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.744    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                 33.415    

Slack (MET) :             33.567ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 1.506ns (25.979%)  route 4.291ns (74.021%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 38.686 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.812     2.619    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.355     2.974 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.599     3.574    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.153     3.727 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.776     4.503    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENA
    SLICE_X26Y67         LUT2 (Prop_lut2_I1_O)        0.331     4.834 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_9/O
                         net (fo=1, routed)           0.341     5.175    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_5
    RAMB36_X1Y13         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.518    38.686    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.588    39.274    
                         clock uncertainty           -0.088    39.186    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.743    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.743    
                         arrival time                          -5.175    
  -------------------------------------------------------------------
                         slack                                 33.567    

Slack (MET) :             33.592ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.270ns (21.962%)  route 4.513ns (78.038%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 38.696 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.812     2.619    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.355     2.974 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.616     3.591    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.124     3.715 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=6, routed)           0.823     4.538    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENA
    SLICE_X26Y55         LUT2 (Prop_lut2_I1_O)        0.124     4.662 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.499     5.161    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_8
    RAMB36_X1Y10         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.528    38.696    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.588    39.284    
                         clock uncertainty           -0.088    39.196    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.753    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.753    
                         arrival time                          -5.161    
  -------------------------------------------------------------------
                         slack                                 33.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.777%)  route 0.232ns (62.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.556    -0.505    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X27Y62         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[1]/Q
                         net (fo=12, routed)          0.232    -0.132    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y12         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.868    -0.695    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.249    -0.445    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.262    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Final_Optional_i/memory_bar_0/U0/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/memory_bar_0/U0/i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.584    -0.477    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X43Y63         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  Final_Optional_i/memory_bar_0/U0/i_reg[2]/Q
                         net (fo=4, routed)           0.087    -0.248    Final_Optional_i/memory_bar_0/U0/i[2]
    SLICE_X42Y63         LUT5 (Prop_lut5_I1_O)        0.045    -0.203 r  Final_Optional_i/memory_bar_0/U0/i[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    Final_Optional_i/memory_bar_0/U0/i[3]_i_1_n_1
    SLICE_X42Y63         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.853    -0.710    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X42Y63         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/i_reg[3]/C
                         clock pessimism              0.246    -0.464    
    SLICE_X42Y63         FDRE (Hold_fdre_C_D)         0.121    -0.343    Final_Optional_i/memory_bar_0/U0/i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_ball_0/U0/y_t_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/memory_ball_0/U0/address_t_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.720%)  route 0.115ns (38.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.555    -0.506    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X35Y64         FDRE                                         r  Final_Optional_i/control_ball_0/U0/y_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  Final_Optional_i/control_ball_0/U0/y_t_reg[3]/Q
                         net (fo=1, routed)           0.115    -0.249    Final_Optional_i/memory_ball_0/U0/y_t[3]
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.045    -0.204 r  Final_Optional_i/memory_ball_0/U0/address_t[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    Final_Optional_i/memory_ball_0/U0/address_t[11]_i_1_n_0
    SLICE_X32Y63         FDRE                                         r  Final_Optional_i/memory_ball_0/U0/address_t_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.823    -0.740    Final_Optional_i/memory_ball_0/U0/clk_25
    SLICE_X32Y63         FDRE                                         r  Final_Optional_i/memory_ball_0/U0/address_t_reg[11]/C
                         clock pessimism              0.268    -0.472    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.120    -0.352    Final_Optional_i/memory_ball_0/U0/address_t_reg[11]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Final_Optional_i/memory_bar_0/U0/j_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/memory_bar_0/U0/j_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.743%)  route 0.081ns (30.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.584    -0.477    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X41Y64         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  Final_Optional_i/memory_bar_0/U0/j_reg[4]/Q
                         net (fo=3, routed)           0.081    -0.255    Final_Optional_i/memory_bar_0/U0/j[4]
    SLICE_X40Y64         LUT4 (Prop_lut4_I2_O)        0.045    -0.210 r  Final_Optional_i/memory_bar_0/U0/j[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.210    Final_Optional_i/memory_bar_0/U0/j[5]_i_2_n_1
    SLICE_X40Y64         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/j_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.853    -0.710    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X40Y64         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/j_reg[5]/C
                         clock pessimism              0.246    -0.464    
    SLICE_X40Y64         FDRE (Hold_fdre_C_D)         0.091    -0.373    Final_Optional_i/memory_bar_0/U0/j_reg[5]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.187%)  route 0.236ns (64.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.556    -0.505    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X27Y62         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[5]/Q
                         net (fo=12, routed)          0.236    -0.141    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X1Y12         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.868    -0.695    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.249    -0.445    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.129    -0.316    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Final_Optional_i/memory_bar_0/U0/address_t_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/memory_bar_0/U0/address_t_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.979%)  route 0.146ns (44.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.556    -0.505    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X33Y62         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/address_t_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  Final_Optional_i/memory_bar_0/U0/address_t_reg[9]/Q
                         net (fo=9, routed)           0.146    -0.217    Final_Optional_i/memory_bar_0/U0/adr_memo[9]
    SLICE_X34Y62         LUT5 (Prop_lut5_I2_O)        0.045    -0.172 r  Final_Optional_i/memory_bar_0/U0/address_t[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    Final_Optional_i/memory_bar_0/U0/address_t[10]_i_1_n_1
    SLICE_X34Y62         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/address_t_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.825    -0.738    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X34Y62         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/address_t_reg[10]/C
                         clock pessimism              0.268    -0.470    
    SLICE_X34Y62         FDRE (Hold_fdre_C_D)         0.121    -0.349    Final_Optional_i/memory_bar_0/U0/address_t_reg[10]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_bar_0/U0/new_sw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_bar_0/U0/x_t_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.448%)  route 0.098ns (34.552%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.585    -0.476    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X36Y59         FDRE                                         r  Final_Optional_i/control_bar_0/U0/new_sw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  Final_Optional_i/control_bar_0/U0/new_sw_reg[3]/Q
                         net (fo=5, routed)           0.098    -0.237    Final_Optional_i/control_bar_0/U0/new_sw_reg__0[3]
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.045    -0.192 r  Final_Optional_i/control_bar_0/U0/x_t[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    Final_Optional_i/control_bar_0/U0/p_1_in[2]
    SLICE_X37Y59         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.855    -0.708    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X37Y59         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[3]/C
                         clock pessimism              0.245    -0.463    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.092    -0.371    Final_Optional_i/control_bar_0/U0/x_t_reg[3]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_bar_0/U0/new_sw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_bar_0/U0/x_t_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.448%)  route 0.098ns (34.552%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.584    -0.477    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X36Y60         FDRE                                         r  Final_Optional_i/control_bar_0/U0/new_sw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  Final_Optional_i/control_bar_0/U0/new_sw_reg[7]/Q
                         net (fo=7, routed)           0.098    -0.238    Final_Optional_i/control_bar_0/U0/new_sw_reg__0[7]
    SLICE_X37Y60         LUT5 (Prop_lut5_I4_O)        0.045    -0.193 r  Final_Optional_i/control_bar_0/U0/x_t[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    Final_Optional_i/control_bar_0/U0/p_1_in[6]
    SLICE_X37Y60         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.854    -0.709    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X37Y60         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[7]/C
                         clock pessimism              0.245    -0.464    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.092    -0.372    Final_Optional_i/control_bar_0/U0/x_t_reg[7]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_bar_0/U0/new_sw_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_bar_0/U0/old_sw_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.063%)  route 0.125ns (46.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.584    -0.477    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X36Y61         FDRE                                         r  Final_Optional_i/control_bar_0/U0/new_sw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  Final_Optional_i/control_bar_0/U0/new_sw_reg[9]/Q
                         net (fo=4, routed)           0.125    -0.211    Final_Optional_i/control_bar_0/U0/new_sw_reg__0[9]
    SLICE_X38Y60         FDRE                                         r  Final_Optional_i/control_bar_0/U0/old_sw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.854    -0.709    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X38Y60         FDRE                                         r  Final_Optional_i/control_bar_0/U0/old_sw_reg[9]/C
                         clock pessimism              0.248    -0.461    
    SLICE_X38Y60         FDRE (Hold_fdre_C_D)         0.064    -0.397    Final_Optional_i/control_bar_0/U0/old_sw_reg[9]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/VGA_SYNC_0/U0/vert_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.580%)  route 0.161ns (46.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.556    -0.505    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X26Y62         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[4]/Q
                         net (fo=6, routed)           0.161    -0.203    Final_Optional_i/VGA_SYNC_0/U0/v_count_reg__0[4]
    SLICE_X28Y61         LUT6 (Prop_lut6_I2_O)        0.045    -0.158 r  Final_Optional_i/VGA_SYNC_0/U0/vert_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.158    Final_Optional_i/VGA_SYNC_0/U0/vert_sync_i_1_n_0
    SLICE_X28Y61         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/vert_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.826    -0.737    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X28Y61         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/vert_sync_reg/C
                         clock pessimism              0.268    -0.469    
    SLICE_X28Y61         FDRE (Hold_fdre_C_D)         0.120    -0.349    Final_Optional_i/VGA_SYNC_0/U0/vert_sync_reg
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Final_Optional_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y15     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y15     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y10     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y10     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y11     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y11     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y10     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y10     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y11     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y11     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y58     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y58     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y58     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y58     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y59     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y58     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y59     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y58     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y59     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y59     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y63     Final_Optional_i/VGA_SYNC_0/U0/blue_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y63     Final_Optional_i/VGA_SYNC_0/U0/green_out_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X27Y63     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X27Y60     Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_32_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y58     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y58     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y58     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y58     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y59     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y58     Final_Optional_i/VGA_SYNC_0/U0/h_count_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Final_Optional_clk_wiz_0_0_1
  To Clock:  clkfbout_Final_Optional_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Final_Optional_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   Final_Optional_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Final_Optional_clk_wiz_0_0_1
  To Clock:  clk_out1_Final_Optional_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.812ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 1.506ns (22.953%)  route 5.055ns (77.047%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 38.697 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.812     2.619    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.355     2.974 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.599     3.574    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.153     3.727 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           1.103     4.830    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENA
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.331     5.161 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_19/O
                         net (fo=1, routed)           0.779     5.940    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_10
    RAMB36_X2Y10         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.529    38.697    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.588    39.285    
                         clock uncertainty           -0.090    39.195    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.752    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.752    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 32.812    

Slack (MET) :             32.986ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.374ns  (logic 1.146ns (17.979%)  route 5.228ns (82.021%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.174     1.981    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X33Y63         LUT4 (Prop_lut4_I2_O)        0.355     2.336 r  Final_Optional_i/mux_control_0/U0/out_addr[15]_INST_0/O
                         net (fo=24, routed)          2.809     5.145    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[15]
    SLICE_X26Y76         LUT2 (Prop_lut2_I0_O)        0.124     5.269 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.483     5.752    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_3
    RAMB36_X1Y15         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.516    38.684    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.588    39.272    
                         clock uncertainty           -0.090    39.182    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.739    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.739    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 32.986    

Slack (MET) :             33.258ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 1.022ns (16.945%)  route 5.009ns (83.055%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.174     1.981    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X33Y63         LUT4 (Prop_lut4_I2_O)        0.355     2.336 r  Final_Optional_i/mux_control_0/U0/out_addr[15]_INST_0/O
                         net (fo=24, routed)          3.074     5.410    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y15         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.517    38.685    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.588    39.273    
                         clock uncertainty           -0.090    39.183    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    38.668    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.668    
                         arrival time                          -5.410    
  -------------------------------------------------------------------
                         slack                                 33.258    

Slack (MET) :             33.299ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.990ns  (logic 1.022ns (17.062%)  route 4.968ns (82.938%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.174     1.981    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X33Y63         LUT4 (Prop_lut4_I2_O)        0.355     2.336 r  Final_Optional_i/mux_control_0/U0/out_addr[15]_INST_0/O
                         net (fo=24, routed)          3.032     5.368    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y15         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.516    38.684    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.588    39.272    
                         clock uncertainty           -0.090    39.182    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    38.667    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.667    
                         arrival time                          -5.368    
  -------------------------------------------------------------------
                         slack                                 33.299    

Slack (MET) :             33.322ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 1.270ns (21.030%)  route 4.769ns (78.970%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.812     2.619    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.355     2.974 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.616     3.591    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.124     3.715 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=6, routed)           1.094     4.809    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA
    SLICE_X34Y76         LUT2 (Prop_lut2_I1_O)        0.124     4.933 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.484     5.417    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_1
    RAMB36_X2Y15         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.517    38.685    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.588    39.273    
                         clock uncertainty           -0.090    39.183    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.740    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.740    
                         arrival time                          -5.417    
  -------------------------------------------------------------------
                         slack                                 33.322    

Slack (MET) :             33.330ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 1.506ns (24.923%)  route 4.537ns (75.077%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 38.696 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.812     2.619    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.355     2.974 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.599     3.574    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.153     3.727 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.830     4.557    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENA
    SLICE_X35Y57         LUT2 (Prop_lut2_I1_O)        0.331     4.888 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.533     5.421    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_4
    RAMB36_X2Y11         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.528    38.696    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.588    39.284    
                         clock uncertainty           -0.090    39.194    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.751    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.751    
                         arrival time                          -5.421    
  -------------------------------------------------------------------
                         slack                                 33.330    

Slack (MET) :             33.344ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 1.506ns (24.998%)  route 4.518ns (75.002%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.812     2.619    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.355     2.974 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.599     3.574    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.153     3.727 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.904     4.630    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ENA
    SLICE_X36Y62         LUT2 (Prop_lut2_I1_O)        0.331     4.961 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.441     5.403    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_12
    RAMB36_X2Y12         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.524    38.692    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.588    39.280    
                         clock uncertainty           -0.090    39.190    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.747    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.747    
                         arrival time                          -5.403    
  -------------------------------------------------------------------
                         slack                                 33.344    

Slack (MET) :             33.413ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.950ns  (logic 1.506ns (25.309%)  route 4.444ns (74.691%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 38.687 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.812     2.619    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.355     2.974 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.599     3.574    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.153     3.727 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.716     4.443    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ENA
    SLICE_X35Y67         LUT2 (Prop_lut2_I1_O)        0.331     4.774 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           0.555     5.329    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_6
    RAMB36_X2Y13         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.519    38.687    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.588    39.275    
                         clock uncertainty           -0.090    39.185    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.742    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.742    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                 33.413    

Slack (MET) :             33.566ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 1.506ns (25.979%)  route 4.291ns (74.021%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 38.686 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.812     2.619    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.355     2.974 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.599     3.574    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.153     3.727 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.776     4.503    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENA
    SLICE_X26Y67         LUT2 (Prop_lut2_I1_O)        0.331     4.834 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_9/O
                         net (fo=1, routed)           0.341     5.175    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_5
    RAMB36_X1Y13         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.518    38.686    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.588    39.274    
                         clock uncertainty           -0.090    39.184    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.741    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.741    
                         arrival time                          -5.175    
  -------------------------------------------------------------------
                         slack                                 33.566    

Slack (MET) :             33.590ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.270ns (21.962%)  route 4.513ns (78.038%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 38.696 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.812     2.619    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.355     2.974 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.616     3.591    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.124     3.715 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=6, routed)           0.823     4.538    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENA
    SLICE_X26Y55         LUT2 (Prop_lut2_I1_O)        0.124     4.662 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.499     5.161    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_8
    RAMB36_X1Y10         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.528    38.696    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.588    39.284    
                         clock uncertainty           -0.090    39.194    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.751    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.751    
                         arrival time                          -5.161    
  -------------------------------------------------------------------
                         slack                                 33.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.777%)  route 0.232ns (62.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.556    -0.505    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X27Y62         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[1]/Q
                         net (fo=12, routed)          0.232    -0.132    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y12         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.868    -0.695    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.249    -0.445    
                         clock uncertainty            0.090    -0.355    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.172    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Final_Optional_i/memory_bar_0/U0/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/memory_bar_0/U0/i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.584    -0.477    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X43Y63         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  Final_Optional_i/memory_bar_0/U0/i_reg[2]/Q
                         net (fo=4, routed)           0.087    -0.248    Final_Optional_i/memory_bar_0/U0/i[2]
    SLICE_X42Y63         LUT5 (Prop_lut5_I1_O)        0.045    -0.203 r  Final_Optional_i/memory_bar_0/U0/i[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    Final_Optional_i/memory_bar_0/U0/i[3]_i_1_n_1
    SLICE_X42Y63         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.853    -0.710    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X42Y63         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/i_reg[3]/C
                         clock pessimism              0.246    -0.464    
                         clock uncertainty            0.090    -0.374    
    SLICE_X42Y63         FDRE (Hold_fdre_C_D)         0.121    -0.253    Final_Optional_i/memory_bar_0/U0/i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_ball_0/U0/y_t_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/memory_ball_0/U0/address_t_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.720%)  route 0.115ns (38.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.555    -0.506    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X35Y64         FDRE                                         r  Final_Optional_i/control_ball_0/U0/y_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  Final_Optional_i/control_ball_0/U0/y_t_reg[3]/Q
                         net (fo=1, routed)           0.115    -0.249    Final_Optional_i/memory_ball_0/U0/y_t[3]
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.045    -0.204 r  Final_Optional_i/memory_ball_0/U0/address_t[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    Final_Optional_i/memory_ball_0/U0/address_t[11]_i_1_n_0
    SLICE_X32Y63         FDRE                                         r  Final_Optional_i/memory_ball_0/U0/address_t_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.823    -0.740    Final_Optional_i/memory_ball_0/U0/clk_25
    SLICE_X32Y63         FDRE                                         r  Final_Optional_i/memory_ball_0/U0/address_t_reg[11]/C
                         clock pessimism              0.268    -0.472    
                         clock uncertainty            0.090    -0.382    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.120    -0.262    Final_Optional_i/memory_ball_0/U0/address_t_reg[11]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Final_Optional_i/memory_bar_0/U0/j_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/memory_bar_0/U0/j_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.743%)  route 0.081ns (30.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.584    -0.477    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X41Y64         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  Final_Optional_i/memory_bar_0/U0/j_reg[4]/Q
                         net (fo=3, routed)           0.081    -0.255    Final_Optional_i/memory_bar_0/U0/j[4]
    SLICE_X40Y64         LUT4 (Prop_lut4_I2_O)        0.045    -0.210 r  Final_Optional_i/memory_bar_0/U0/j[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.210    Final_Optional_i/memory_bar_0/U0/j[5]_i_2_n_1
    SLICE_X40Y64         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/j_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.853    -0.710    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X40Y64         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/j_reg[5]/C
                         clock pessimism              0.246    -0.464    
                         clock uncertainty            0.090    -0.374    
    SLICE_X40Y64         FDRE (Hold_fdre_C_D)         0.091    -0.283    Final_Optional_i/memory_bar_0/U0/j_reg[5]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.187%)  route 0.236ns (64.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.556    -0.505    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X27Y62         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[5]/Q
                         net (fo=12, routed)          0.236    -0.141    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X1Y12         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.868    -0.695    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.249    -0.445    
                         clock uncertainty            0.090    -0.355    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.129    -0.226    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Final_Optional_i/memory_bar_0/U0/address_t_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/memory_bar_0/U0/address_t_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.979%)  route 0.146ns (44.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.556    -0.505    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X33Y62         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/address_t_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  Final_Optional_i/memory_bar_0/U0/address_t_reg[9]/Q
                         net (fo=9, routed)           0.146    -0.217    Final_Optional_i/memory_bar_0/U0/adr_memo[9]
    SLICE_X34Y62         LUT5 (Prop_lut5_I2_O)        0.045    -0.172 r  Final_Optional_i/memory_bar_0/U0/address_t[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    Final_Optional_i/memory_bar_0/U0/address_t[10]_i_1_n_1
    SLICE_X34Y62         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/address_t_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.825    -0.738    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X34Y62         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/address_t_reg[10]/C
                         clock pessimism              0.268    -0.470    
                         clock uncertainty            0.090    -0.380    
    SLICE_X34Y62         FDRE (Hold_fdre_C_D)         0.121    -0.259    Final_Optional_i/memory_bar_0/U0/address_t_reg[10]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_bar_0/U0/new_sw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_bar_0/U0/x_t_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.448%)  route 0.098ns (34.552%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.585    -0.476    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X36Y59         FDRE                                         r  Final_Optional_i/control_bar_0/U0/new_sw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  Final_Optional_i/control_bar_0/U0/new_sw_reg[3]/Q
                         net (fo=5, routed)           0.098    -0.237    Final_Optional_i/control_bar_0/U0/new_sw_reg__0[3]
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.045    -0.192 r  Final_Optional_i/control_bar_0/U0/x_t[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    Final_Optional_i/control_bar_0/U0/p_1_in[2]
    SLICE_X37Y59         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.855    -0.708    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X37Y59         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[3]/C
                         clock pessimism              0.245    -0.463    
                         clock uncertainty            0.090    -0.373    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.092    -0.281    Final_Optional_i/control_bar_0/U0/x_t_reg[3]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_bar_0/U0/new_sw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_bar_0/U0/x_t_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.448%)  route 0.098ns (34.552%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.584    -0.477    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X36Y60         FDRE                                         r  Final_Optional_i/control_bar_0/U0/new_sw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  Final_Optional_i/control_bar_0/U0/new_sw_reg[7]/Q
                         net (fo=7, routed)           0.098    -0.238    Final_Optional_i/control_bar_0/U0/new_sw_reg__0[7]
    SLICE_X37Y60         LUT5 (Prop_lut5_I4_O)        0.045    -0.193 r  Final_Optional_i/control_bar_0/U0/x_t[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    Final_Optional_i/control_bar_0/U0/p_1_in[6]
    SLICE_X37Y60         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.854    -0.709    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X37Y60         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[7]/C
                         clock pessimism              0.245    -0.464    
                         clock uncertainty            0.090    -0.374    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.092    -0.282    Final_Optional_i/control_bar_0/U0/x_t_reg[7]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_bar_0/U0/new_sw_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_bar_0/U0/old_sw_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.063%)  route 0.125ns (46.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.584    -0.477    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X36Y61         FDRE                                         r  Final_Optional_i/control_bar_0/U0/new_sw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  Final_Optional_i/control_bar_0/U0/new_sw_reg[9]/Q
                         net (fo=4, routed)           0.125    -0.211    Final_Optional_i/control_bar_0/U0/new_sw_reg__0[9]
    SLICE_X38Y60         FDRE                                         r  Final_Optional_i/control_bar_0/U0/old_sw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.854    -0.709    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X38Y60         FDRE                                         r  Final_Optional_i/control_bar_0/U0/old_sw_reg[9]/C
                         clock pessimism              0.248    -0.461    
                         clock uncertainty            0.090    -0.371    
    SLICE_X38Y60         FDRE (Hold_fdre_C_D)         0.064    -0.307    Final_Optional_i/control_bar_0/U0/old_sw_reg[9]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/VGA_SYNC_0/U0/vert_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.580%)  route 0.161ns (46.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.556    -0.505    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X26Y62         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[4]/Q
                         net (fo=6, routed)           0.161    -0.203    Final_Optional_i/VGA_SYNC_0/U0/v_count_reg__0[4]
    SLICE_X28Y61         LUT6 (Prop_lut6_I2_O)        0.045    -0.158 r  Final_Optional_i/VGA_SYNC_0/U0/vert_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.158    Final_Optional_i/VGA_SYNC_0/U0/vert_sync_i_1_n_0
    SLICE_X28Y61         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/vert_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.826    -0.737    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X28Y61         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/vert_sync_reg/C
                         clock pessimism              0.268    -0.469    
                         clock uncertainty            0.090    -0.379    
    SLICE_X28Y61         FDRE (Hold_fdre_C_D)         0.120    -0.259    Final_Optional_i/VGA_SYNC_0/U0/vert_sync_reg
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.101    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Final_Optional_clk_wiz_0_0
  To Clock:  clk_out1_Final_Optional_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.812ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 1.506ns (22.953%)  route 5.055ns (77.047%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 38.697 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.812     2.619    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.355     2.974 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.599     3.574    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.153     3.727 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           1.103     4.830    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENA
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.331     5.161 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_19/O
                         net (fo=1, routed)           0.779     5.940    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_10
    RAMB36_X2Y10         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.529    38.697    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.588    39.285    
                         clock uncertainty           -0.090    39.195    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.752    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.752    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 32.812    

Slack (MET) :             32.986ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.374ns  (logic 1.146ns (17.979%)  route 5.228ns (82.021%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.174     1.981    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X33Y63         LUT4 (Prop_lut4_I2_O)        0.355     2.336 r  Final_Optional_i/mux_control_0/U0/out_addr[15]_INST_0/O
                         net (fo=24, routed)          2.809     5.145    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[15]
    SLICE_X26Y76         LUT2 (Prop_lut2_I0_O)        0.124     5.269 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.483     5.752    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_3
    RAMB36_X1Y15         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.516    38.684    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.588    39.272    
                         clock uncertainty           -0.090    39.182    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.739    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.739    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 32.986    

Slack (MET) :             33.258ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 1.022ns (16.945%)  route 5.009ns (83.055%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.174     1.981    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X33Y63         LUT4 (Prop_lut4_I2_O)        0.355     2.336 r  Final_Optional_i/mux_control_0/U0/out_addr[15]_INST_0/O
                         net (fo=24, routed)          3.074     5.410    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y15         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.517    38.685    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.588    39.273    
                         clock uncertainty           -0.090    39.183    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    38.668    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.668    
                         arrival time                          -5.410    
  -------------------------------------------------------------------
                         slack                                 33.258    

Slack (MET) :             33.299ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.990ns  (logic 1.022ns (17.062%)  route 4.968ns (82.938%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.174     1.981    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X33Y63         LUT4 (Prop_lut4_I2_O)        0.355     2.336 r  Final_Optional_i/mux_control_0/U0/out_addr[15]_INST_0/O
                         net (fo=24, routed)          3.032     5.368    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y15         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.516    38.684    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.588    39.272    
                         clock uncertainty           -0.090    39.182    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    38.667    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.667    
                         arrival time                          -5.368    
  -------------------------------------------------------------------
                         slack                                 33.299    

Slack (MET) :             33.322ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 1.270ns (21.030%)  route 4.769ns (78.970%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.812     2.619    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.355     2.974 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.616     3.591    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.124     3.715 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=6, routed)           1.094     4.809    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA
    SLICE_X34Y76         LUT2 (Prop_lut2_I1_O)        0.124     4.933 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.484     5.417    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_1
    RAMB36_X2Y15         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.517    38.685    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.588    39.273    
                         clock uncertainty           -0.090    39.183    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.740    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.740    
                         arrival time                          -5.417    
  -------------------------------------------------------------------
                         slack                                 33.322    

Slack (MET) :             33.330ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 1.506ns (24.923%)  route 4.537ns (75.077%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 38.696 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.812     2.619    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.355     2.974 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.599     3.574    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.153     3.727 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.830     4.557    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENA
    SLICE_X35Y57         LUT2 (Prop_lut2_I1_O)        0.331     4.888 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.533     5.421    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_4
    RAMB36_X2Y11         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.528    38.696    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.588    39.284    
                         clock uncertainty           -0.090    39.194    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.751    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.751    
                         arrival time                          -5.421    
  -------------------------------------------------------------------
                         slack                                 33.330    

Slack (MET) :             33.344ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 1.506ns (24.998%)  route 4.518ns (75.002%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.812     2.619    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.355     2.974 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.599     3.574    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.153     3.727 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.904     4.630    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ENA
    SLICE_X36Y62         LUT2 (Prop_lut2_I1_O)        0.331     4.961 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.441     5.403    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_12
    RAMB36_X2Y12         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.524    38.692    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.588    39.280    
                         clock uncertainty           -0.090    39.190    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.747    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.747    
                         arrival time                          -5.403    
  -------------------------------------------------------------------
                         slack                                 33.344    

Slack (MET) :             33.413ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.950ns  (logic 1.506ns (25.309%)  route 4.444ns (74.691%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 38.687 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.812     2.619    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.355     2.974 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.599     3.574    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.153     3.727 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.716     4.443    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ENA
    SLICE_X35Y67         LUT2 (Prop_lut2_I1_O)        0.331     4.774 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           0.555     5.329    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_6
    RAMB36_X2Y13         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.519    38.687    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.588    39.275    
                         clock uncertainty           -0.090    39.185    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.742    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.742    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                 33.413    

Slack (MET) :             33.566ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 1.506ns (25.979%)  route 4.291ns (74.021%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 38.686 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.812     2.619    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.355     2.974 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.599     3.574    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.153     3.727 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.776     4.503    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENA
    SLICE_X26Y67         LUT2 (Prop_lut2_I1_O)        0.331     4.834 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_9/O
                         net (fo=1, routed)           0.341     5.175    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_5
    RAMB36_X1Y13         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.518    38.686    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.588    39.274    
                         clock uncertainty           -0.090    39.184    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.741    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.741    
                         arrival time                          -5.175    
  -------------------------------------------------------------------
                         slack                                 33.566    

Slack (MET) :             33.590ns  (required time - arrival time)
  Source:                 Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.270ns (21.962%)  route 4.513ns (78.038%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 38.696 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.737    -0.622    Final_Optional_i/mem_control_unit_0/U0/clk_25
    SLICE_X42Y61         FDRE                                         r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  Final_Optional_i/mem_control_unit_0/U0/st_reg[0]/Q
                         net (fo=5, routed)           0.761     0.658    Final_Optional_i/mem_control_unit_0/U0/st[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.149     0.807 r  Final_Optional_i/mem_control_unit_0/U0/sel[1]_INST_0/O
                         net (fo=21, routed)          1.812     2.619    Final_Optional_i/mux_control_0/U0/sel[1]
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.355     2.974 r  Final_Optional_i/mux_control_0/U0/out_we0/O
                         net (fo=2, routed)           0.616     3.591    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.124     3.715 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=6, routed)           0.823     4.538    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENA
    SLICE_X26Y55         LUT2 (Prop_lut2_I1_O)        0.124     4.662 r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.499     5.161    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_8
    RAMB36_X1Y10         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         1.528    38.696    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.588    39.284    
                         clock uncertainty           -0.090    39.194    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.751    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.751    
                         arrival time                          -5.161    
  -------------------------------------------------------------------
                         slack                                 33.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.777%)  route 0.232ns (62.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.556    -0.505    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X27Y62         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[1]/Q
                         net (fo=12, routed)          0.232    -0.132    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y12         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.868    -0.695    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.249    -0.445    
                         clock uncertainty            0.090    -0.355    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.172    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Final_Optional_i/memory_bar_0/U0/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/memory_bar_0/U0/i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.584    -0.477    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X43Y63         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  Final_Optional_i/memory_bar_0/U0/i_reg[2]/Q
                         net (fo=4, routed)           0.087    -0.248    Final_Optional_i/memory_bar_0/U0/i[2]
    SLICE_X42Y63         LUT5 (Prop_lut5_I1_O)        0.045    -0.203 r  Final_Optional_i/memory_bar_0/U0/i[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    Final_Optional_i/memory_bar_0/U0/i[3]_i_1_n_1
    SLICE_X42Y63         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.853    -0.710    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X42Y63         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/i_reg[3]/C
                         clock pessimism              0.246    -0.464    
                         clock uncertainty            0.090    -0.374    
    SLICE_X42Y63         FDRE (Hold_fdre_C_D)         0.121    -0.253    Final_Optional_i/memory_bar_0/U0/i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_ball_0/U0/y_t_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/memory_ball_0/U0/address_t_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.720%)  route 0.115ns (38.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.555    -0.506    Final_Optional_i/control_ball_0/U0/clk_25
    SLICE_X35Y64         FDRE                                         r  Final_Optional_i/control_ball_0/U0/y_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  Final_Optional_i/control_ball_0/U0/y_t_reg[3]/Q
                         net (fo=1, routed)           0.115    -0.249    Final_Optional_i/memory_ball_0/U0/y_t[3]
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.045    -0.204 r  Final_Optional_i/memory_ball_0/U0/address_t[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    Final_Optional_i/memory_ball_0/U0/address_t[11]_i_1_n_0
    SLICE_X32Y63         FDRE                                         r  Final_Optional_i/memory_ball_0/U0/address_t_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.823    -0.740    Final_Optional_i/memory_ball_0/U0/clk_25
    SLICE_X32Y63         FDRE                                         r  Final_Optional_i/memory_ball_0/U0/address_t_reg[11]/C
                         clock pessimism              0.268    -0.472    
                         clock uncertainty            0.090    -0.382    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.120    -0.262    Final_Optional_i/memory_ball_0/U0/address_t_reg[11]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Final_Optional_i/memory_bar_0/U0/j_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/memory_bar_0/U0/j_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.743%)  route 0.081ns (30.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.584    -0.477    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X41Y64         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  Final_Optional_i/memory_bar_0/U0/j_reg[4]/Q
                         net (fo=3, routed)           0.081    -0.255    Final_Optional_i/memory_bar_0/U0/j[4]
    SLICE_X40Y64         LUT4 (Prop_lut4_I2_O)        0.045    -0.210 r  Final_Optional_i/memory_bar_0/U0/j[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.210    Final_Optional_i/memory_bar_0/U0/j[5]_i_2_n_1
    SLICE_X40Y64         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/j_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.853    -0.710    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X40Y64         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/j_reg[5]/C
                         clock pessimism              0.246    -0.464    
                         clock uncertainty            0.090    -0.374    
    SLICE_X40Y64         FDRE (Hold_fdre_C_D)         0.091    -0.283    Final_Optional_i/memory_bar_0/U0/j_reg[5]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.187%)  route 0.236ns (64.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.556    -0.505    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X27Y62         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  Final_Optional_i/VGA_SYNC_0/U0/pixel_row_reg[5]/Q
                         net (fo=12, routed)          0.236    -0.141    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X1Y12         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.868    -0.695    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.249    -0.445    
                         clock uncertainty            0.090    -0.355    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.129    -0.226    Final_Optional_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Final_Optional_i/memory_bar_0/U0/address_t_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/memory_bar_0/U0/address_t_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.979%)  route 0.146ns (44.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.556    -0.505    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X33Y62         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/address_t_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  Final_Optional_i/memory_bar_0/U0/address_t_reg[9]/Q
                         net (fo=9, routed)           0.146    -0.217    Final_Optional_i/memory_bar_0/U0/adr_memo[9]
    SLICE_X34Y62         LUT5 (Prop_lut5_I2_O)        0.045    -0.172 r  Final_Optional_i/memory_bar_0/U0/address_t[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    Final_Optional_i/memory_bar_0/U0/address_t[10]_i_1_n_1
    SLICE_X34Y62         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/address_t_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.825    -0.738    Final_Optional_i/memory_bar_0/U0/clk_25
    SLICE_X34Y62         FDRE                                         r  Final_Optional_i/memory_bar_0/U0/address_t_reg[10]/C
                         clock pessimism              0.268    -0.470    
                         clock uncertainty            0.090    -0.380    
    SLICE_X34Y62         FDRE (Hold_fdre_C_D)         0.121    -0.259    Final_Optional_i/memory_bar_0/U0/address_t_reg[10]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_bar_0/U0/new_sw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_bar_0/U0/x_t_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.448%)  route 0.098ns (34.552%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.585    -0.476    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X36Y59         FDRE                                         r  Final_Optional_i/control_bar_0/U0/new_sw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  Final_Optional_i/control_bar_0/U0/new_sw_reg[3]/Q
                         net (fo=5, routed)           0.098    -0.237    Final_Optional_i/control_bar_0/U0/new_sw_reg__0[3]
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.045    -0.192 r  Final_Optional_i/control_bar_0/U0/x_t[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    Final_Optional_i/control_bar_0/U0/p_1_in[2]
    SLICE_X37Y59         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.855    -0.708    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X37Y59         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[3]/C
                         clock pessimism              0.245    -0.463    
                         clock uncertainty            0.090    -0.373    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.092    -0.281    Final_Optional_i/control_bar_0/U0/x_t_reg[3]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_bar_0/U0/new_sw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_bar_0/U0/x_t_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.448%)  route 0.098ns (34.552%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.584    -0.477    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X36Y60         FDRE                                         r  Final_Optional_i/control_bar_0/U0/new_sw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  Final_Optional_i/control_bar_0/U0/new_sw_reg[7]/Q
                         net (fo=7, routed)           0.098    -0.238    Final_Optional_i/control_bar_0/U0/new_sw_reg__0[7]
    SLICE_X37Y60         LUT5 (Prop_lut5_I4_O)        0.045    -0.193 r  Final_Optional_i/control_bar_0/U0/x_t[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    Final_Optional_i/control_bar_0/U0/p_1_in[6]
    SLICE_X37Y60         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.854    -0.709    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X37Y60         FDRE                                         r  Final_Optional_i/control_bar_0/U0/x_t_reg[7]/C
                         clock pessimism              0.245    -0.464    
                         clock uncertainty            0.090    -0.374    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.092    -0.282    Final_Optional_i/control_bar_0/U0/x_t_reg[7]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Final_Optional_i/control_bar_0/U0/new_sw_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/control_bar_0/U0/old_sw_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.063%)  route 0.125ns (46.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.584    -0.477    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X36Y61         FDRE                                         r  Final_Optional_i/control_bar_0/U0/new_sw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  Final_Optional_i/control_bar_0/U0/new_sw_reg[9]/Q
                         net (fo=4, routed)           0.125    -0.211    Final_Optional_i/control_bar_0/U0/new_sw_reg__0[9]
    SLICE_X38Y60         FDRE                                         r  Final_Optional_i/control_bar_0/U0/old_sw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.854    -0.709    Final_Optional_i/control_bar_0/U0/clk_25
    SLICE_X38Y60         FDRE                                         r  Final_Optional_i/control_bar_0/U0/old_sw_reg[9]/C
                         clock pessimism              0.248    -0.461    
                         clock uncertainty            0.090    -0.371    
    SLICE_X38Y60         FDRE (Hold_fdre_C_D)         0.064    -0.307    Final_Optional_i/control_bar_0/U0/old_sw_reg[9]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Final_Optional_i/VGA_SYNC_0/U0/vert_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_Optional_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Final_Optional_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_Optional_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Final_Optional_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.580%)  route 0.161ns (46.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_Optional_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.556    -0.505    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X26Y62         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  Final_Optional_i/VGA_SYNC_0/U0/v_count_reg[4]/Q
                         net (fo=6, routed)           0.161    -0.203    Final_Optional_i/VGA_SYNC_0/U0/v_count_reg__0[4]
    SLICE_X28Y61         LUT6 (Prop_lut6_I2_O)        0.045    -0.158 r  Final_Optional_i/VGA_SYNC_0/U0/vert_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.158    Final_Optional_i/VGA_SYNC_0/U0/vert_sync_i_1_n_0
    SLICE_X28Y61         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/vert_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_Optional_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Final_Optional_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Final_Optional_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Final_Optional_i/clk_wiz_0/inst/clk_in1_Final_Optional_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Final_Optional_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Final_Optional_i/clk_wiz_0/inst/clk_out1_Final_Optional_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Final_Optional_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=254, routed)         0.826    -0.737    Final_Optional_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X28Y61         FDRE                                         r  Final_Optional_i/VGA_SYNC_0/U0/vert_sync_reg/C
                         clock pessimism              0.268    -0.469    
                         clock uncertainty            0.090    -0.379    
    SLICE_X28Y61         FDRE (Hold_fdre_C_D)         0.120    -0.259    Final_Optional_i/VGA_SYNC_0/U0/vert_sync_reg
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.101    





