# RV32I-pipeline-design
## This is RV32I pipeline design of my Computer Architecture course


To be honest, I don't like this course because it's too "hard", I mean too hardware. But it also help me a lot to understand the basic operation of computer. 


The final synthesis graph shows below and precessoer.vdh is the final result which including `5 stage`, `Register files`, `tracker` and `arbiter`.

<img  src="https://github.com/QiyuZ/RV32I-pipeline-design/blob/master/interfaces%20pics/final.png"/></div>
