// Seed: 3787252437
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  assign module_1.id_34 = 0;
  inout wire id_1;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input tri id_2,
    input tri0 id_3,
    input tri1 id_4,
    output tri0 id_5,
    input uwire id_6,
    input wire id_7,
    input supply1 id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply0 id_11,
    input wor id_12,
    input wire id_13,
    output supply1 id_14
    , id_34,
    input tri0 id_15,
    input supply1 id_16,
    input supply0 id_17,
    input supply1 id_18,
    output tri0 id_19,
    input wire id_20,
    input wire id_21,
    output wor id_22,
    output wand id_23,
    output supply0 id_24,
    output wand id_25,
    output tri id_26,
    output tri1 id_27,
    output supply1 id_28,
    input tri1 id_29
    , id_35,
    output wire id_30,
    input wire id_31,
    output supply1 id_32
);
  id_36 :
  assert property (@(posedge {id_4{1 !=? 1}}) -1)
  else $clog2(96);
  ;
  initial id_34 = -1'b0;
  module_0 modCall_1 (
      id_36,
      id_36,
      id_36
  );
  wire id_37;
  tri  id_38 = -1;
  assign id_34 = id_29;
  wire id_39;
endmodule
