--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml RAM.twx RAM.ncd -o RAM.twr RAM.pcf

Design file:              RAM.ncd
Physical constraint file: RAM.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RAM_CLOCK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RAM_IN<0>   |    1.324(R)|   -0.360(R)|RAM_CLOCK_BUFGP   |   0.000|
RAM_IN<1>   |    1.125(R)|   -0.201(R)|RAM_CLOCK_BUFGP   |   0.000|
RAM_IN<2>   |    1.865(R)|   -0.793(R)|RAM_CLOCK_BUFGP   |   0.000|
RAM_IN<3>   |    1.237(R)|   -0.290(R)|RAM_CLOCK_BUFGP   |   0.000|
RAM_IN<4>   |    1.646(R)|   -0.617(R)|RAM_CLOCK_BUFGP   |   0.000|
RAM_IN<5>   |    1.207(R)|   -0.266(R)|RAM_CLOCK_BUFGP   |   0.000|
RAM_IN<6>   |    0.738(R)|    0.109(R)|RAM_CLOCK_BUFGP   |   0.000|
RAM_IN<7>   |    1.459(R)|   -0.469(R)|RAM_CLOCK_BUFGP   |   0.000|
RAM_WR      |    2.221(R)|   -0.374(R)|RAM_CLOCK_BUFGP   |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock RAM_ms<1>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RAM_IN<0>   |    2.175(R)|   -1.047(R)|RAM_ms_1_BUFGP    |   0.000|
RAM_IN<1>   |    1.086(R)|   -0.176(R)|RAM_ms_1_BUFGP    |   0.000|
RAM_IN<2>   |    2.555(R)|   -1.340(R)|RAM_ms_1_BUFGP    |   0.000|
RAM_IN<3>   |    2.076(R)|   -0.956(R)|RAM_ms_1_BUFGP    |   0.000|
RAM_IN<4>   |    2.334(R)|   -1.169(R)|RAM_ms_1_BUFGP    |   0.000|
RAM_IN<5>   |    1.847(R)|   -0.779(R)|RAM_ms_1_BUFGP    |   0.000|
RAM_IN<6>   |    1.582(R)|   -0.563(R)|RAM_ms_1_BUFGP    |   0.000|
RAM_IN<7>   |    0.584(R)|    0.236(R)|RAM_ms_1_BUFGP    |   0.000|
------------+------------+------------+------------------+--------+

Clock RAM_CLOCK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
RAM_OUT<0>  |    8.848(R)|RAM_CLOCK_BUFGP   |   0.000|
RAM_OUT<1>  |    8.550(R)|RAM_CLOCK_BUFGP   |   0.000|
RAM_OUT<2>  |    8.235(R)|RAM_CLOCK_BUFGP   |   0.000|
RAM_OUT<3>  |    8.223(R)|RAM_CLOCK_BUFGP   |   0.000|
RAM_OUT<4>  |    8.573(R)|RAM_CLOCK_BUFGP   |   0.000|
RAM_OUT<5>  |    8.409(R)|RAM_CLOCK_BUFGP   |   0.000|
RAM_OUT<6>  |    8.640(R)|RAM_CLOCK_BUFGP   |   0.000|
RAM_OUT<7>  |    8.645(R)|RAM_CLOCK_BUFGP   |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock RAM_CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RAM_ms<1>      |    2.421|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Feb 24 19:37:22 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 169 MB



