// Seed: 1753271856
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output tri1 id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1;
  assign id_3 = 1'b0;
  logic id_5;
  logic id_6, id_7;
  wire  id_8;
  logic id_9;
  ;
  always begin : LABEL_0
    id_6 <= id_6;
    id_5 += id_8;
  end
  wire id_10;
  ;
  assign id_5 = id_10;
  wire id_11, id_12;
  parameter id_13 = -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd91,
    parameter id_24 = 32'd72,
    parameter id_25 = 32'd37,
    parameter id_26 = 32'd37,
    parameter id_28 = 32'd59,
    parameter id_6  = 32'd28
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7[id_24 : 1],
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17[SystemTFIdentifier(-1'd0, -1, id_28) : id_6],
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    _id_24,
    _id_25,
    _id_26,
    id_27,
    _id_28
);
  input wire _id_28;
  output wire id_27;
  input wire _id_26;
  input wire _id_25;
  input wire _id_24;
  output wire id_23;
  module_0 modCall_1 (
      id_21,
      id_5,
      id_11,
      id_8
  );
  output wire id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  output wire id_18;
  input logic [7:0] id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire _id_10;
  inout wire id_9;
  inout wire id_8;
  output logic [7:0] id_7;
  inout wire _id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output logic [7:0] id_2;
  input wire id_1;
  assign id_7 = {id_5, id_1, id_26};
  parameter [+  id_10 : id_25] id_29 = -1;
  assign id_4 = id_1.id_8;
  assign id_4 = id_17;
  parameter id_30 = id_29;
  logic id_31, id_32;
  always_latch id_2[id_26 : 1] = -1;
  assign id_27 = -1;
endmodule
