ClockingWizrad_0_sim_netlist.v,verilog,xil_defaultlib,../../../../BubbleSort_VGA.srcs/sources_1/ip/ClockingWizrad_0/ClockingWizrad_0_sim_netlist.v,incdir="../../../../BubbleSort_VGA.srcs/sources_1/ip/ClockingWizrad_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
