// Seed: 2793523810
module module_0;
  logic id_1;
  assign id_1 = $clog2(99);
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd89,
    parameter id_2 = 32'd28
) (
    output supply1 id_0,
    input wire _id_1,
    input tri0 _id_2
);
  tri0 [-1 'b0 |  1 : id_2] id_4, id_5;
  assign id_0 = 1;
  wire [id_1 : 1] id_6;
  wire id_7, id_8;
  wire id_9 = id_5;
  module_0 modCall_1 ();
  assign id_5 = (id_9) != ~-1;
  wire [-1 : -1] id_10;
endmodule
