{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670176881631 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670176881632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  4 19:01:21 2022 " "Processing started: Sun Dec  4 19:01:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670176881632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670176881632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD_pr_115_board -c LCD_pr_115_board " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_pr_115_board -c LCD_pr_115_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670176881632 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670176881911 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670176881911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pr_115_lcd_top-rtl " "Found design unit 1: pr_115_lcd_top-rtl" {  } { { "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670176895713 ""} { "Info" "ISGN_ENTITY_NAME" "1 pr_115_lcd_top " "Found entity 1: pr_115_lcd_top" {  } { { "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670176895713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670176895713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/linux-jp/Documents/GitHub/VHDL_code/PKG/sources/lib_pkg_utils/pkg_utils.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/linux-jp/Documents/GitHub/VHDL_code/PKG/sources/lib_pkg_utils/pkg_utils.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_utils " "Found design unit 1: pkg_utils" {  } { { "../../../VHDL_code/PKG/sources/lib_pkg_utils/pkg_utils.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PKG/sources/lib_pkg_utils/pkg_utils.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670176895715 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pkg_utils-body " "Found design unit 2: pkg_utils-body" {  } { { "../../../VHDL_code/PKG/sources/lib_pkg_utils/pkg_utils.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PKG/sources/lib_pkg_utils/pkg_utils.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670176895715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670176895715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/pkg_lcd_cfah.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/pkg_lcd_cfah.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_lcd_cfah " "Found design unit 1: pkg_lcd_cfah" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/pkg_lcd_cfah.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/pkg_lcd_cfah.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670176895719 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pkg_lcd_cfah-body " "Found design unit 2: pkg_lcd_cfah-body" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/pkg_lcd_cfah.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/pkg_lcd_cfah.vhd" 231 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670176895719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670176895719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_cfah_top-rtl " "Found design unit 1: lcd_cfah_top-rtl" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670176895722 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_cfah_top " "Found entity 1: lcd_cfah_top" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670176895722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670176895722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_polling_busy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_polling_busy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_cfah_polling_busy-rtl " "Found design unit 1: lcd_cfah_polling_busy-rtl" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_polling_busy.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_polling_busy.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670176895725 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_cfah_polling_busy " "Found entity 1: lcd_cfah_polling_busy" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_polling_busy.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_polling_busy.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670176895725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670176895725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_itf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_itf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_cfah_itf-rtl " "Found design unit 1: lcd_cfah_itf-rtl" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_itf.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_itf.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670176895729 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_cfah_itf " "Found entity 1: lcd_cfah_itf" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_itf.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_itf.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670176895729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670176895729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_init.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_cfah_init-rtl " "Found design unit 1: lcd_cfah_init-rtl" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_init.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_init.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670176895732 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_cfah_init " "Found entity 1: lcd_cfah_init" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_init.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_init.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670176895732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670176895732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_cfah_cmd_generator-rtl " "Found design unit 1: lcd_cfah_cmd_generator-rtl" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_generator.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_generator.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670176895734 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_cfah_cmd_generator " "Found entity 1: lcd_cfah_cmd_generator" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_generator.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_generator.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670176895734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670176895734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_cfah_cmd_buffer-rtl " "Found design unit 1: lcd_cfah_cmd_buffer-rtl" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_buffer.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_buffer.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670176895735 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_cfah_cmd_buffer " "Found entity 1: lcd_cfah_cmd_buffer" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_buffer.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_buffer.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670176895735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670176895735 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pr_115_lcd_top " "Elaborating entity \"pr_115_lcd_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670176895912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_cfah_top lcd_cfah_top:i_lcd_cfah_top_0 " "Elaborating entity \"lcd_cfah_top\" for hierarchy \"lcd_cfah_top:i_lcd_cfah_top_0\"" {  } { { "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" "i_lcd_cfah_top_0" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670176896192 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_init_done lcd_cfah_top.vhd(70) " "Verilog HDL or VHDL warning at lcd_cfah_top.vhd(70): object \"s_init_done\" assigned a value but never read" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670176896193 "|pr_115_lcd_top|lcd_cfah_top:i_lcd_cfah_top_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_start_init lcd_cfah_top.vhd(71) " "VHDL Signal Declaration warning at lcd_cfah_top.vhd(71): used implicit default value for signal \"s_start_init\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670176896193 "|pr_115_lcd_top|lcd_cfah_top:i_lcd_cfah_top_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_sc_rl_cmd_buffer lcd_cfah_top.vhd(88) " "VHDL Signal Declaration warning at lcd_cfah_top.vhd(88): used implicit default value for signal \"s_sc_rl_cmd_buffer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670176896193 "|pr_115_lcd_top|lcd_cfah_top:i_lcd_cfah_top_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_lcd_data lcd_cfah_top.vhd(104) " "VHDL Signal Declaration warning at lcd_cfah_top.vhd(104): used implicit default value for signal \"s_lcd_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 104 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670176896193 "|pr_115_lcd_top|lcd_cfah_top:i_lcd_cfah_top_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_lcd_rdata_cmd_buffer lcd_cfah_top.vhd(109) " "Verilog HDL or VHDL warning at lcd_cfah_top.vhd(109): object \"s_lcd_rdata_cmd_buffer\" assigned a value but never read" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670176896193 "|pr_115_lcd_top|lcd_cfah_top:i_lcd_cfah_top_0"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_data_bus\[7\] lcd_cfah_top.vhd(189) " "Can't resolve multiple constant drivers for net \"s_data_bus\[7\]\" at lcd_cfah_top.vhd(189)" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 189 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670176896198 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "lcd_cfah_top.vhd(187) " "Constant driver at lcd_cfah_top.vhd(187)" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 187 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670176896198 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_data_bus\[6\] lcd_cfah_top.vhd(189) " "Can't resolve multiple constant drivers for net \"s_data_bus\[6\]\" at lcd_cfah_top.vhd(189)" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 189 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670176896198 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_data_bus\[5\] lcd_cfah_top.vhd(189) " "Can't resolve multiple constant drivers for net \"s_data_bus\[5\]\" at lcd_cfah_top.vhd(189)" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 189 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670176896198 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_data_bus\[4\] lcd_cfah_top.vhd(189) " "Can't resolve multiple constant drivers for net \"s_data_bus\[4\]\" at lcd_cfah_top.vhd(189)" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 189 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670176896198 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_data_bus\[3\] lcd_cfah_top.vhd(189) " "Can't resolve multiple constant drivers for net \"s_data_bus\[3\]\" at lcd_cfah_top.vhd(189)" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 189 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670176896198 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_data_bus\[2\] lcd_cfah_top.vhd(189) " "Can't resolve multiple constant drivers for net \"s_data_bus\[2\]\" at lcd_cfah_top.vhd(189)" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 189 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670176896198 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_data_bus\[1\] lcd_cfah_top.vhd(189) " "Can't resolve multiple constant drivers for net \"s_data_bus\[1\]\" at lcd_cfah_top.vhd(189)" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 189 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670176896198 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_data_bus\[0\] lcd_cfah_top.vhd(189) " "Can't resolve multiple constant drivers for net \"s_data_bus\[0\]\" at lcd_cfah_top.vhd(189)" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 189 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670176896198 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "lcd_cfah_top:i_lcd_cfah_top_0 " "Can't elaborate user hierarchy \"lcd_cfah_top:i_lcd_cfah_top_0\"" {  } { { "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" "i_lcd_cfah_top_0" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" 111 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670176896198 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "417 " "Peak virtual memory: 417 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670176896343 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec  4 19:01:36 2022 " "Processing ended: Sun Dec  4 19:01:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670176896343 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670176896343 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670176896343 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670176896343 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670176896507 ""}
