// Seed: 2165052017
module module_0 (
    input supply0 id_0,
    output tri1 id_1,
    input tri0 id_2,
    input tri id_3,
    input tri0 id_4,
    output wand id_5,
    input wor id_6,
    output tri id_7,
    output tri0 id_8,
    input tri1 id_9,
    input wire id_10
);
  tri1 id_12;
  wire id_13;
  assign id_1  = 1;
  assign id_12 = 1 ? id_0 : 1;
  wire id_14;
endmodule
module module_1 #(
    parameter id_16 = 32'd72,
    parameter id_17 = 32'd59
) (
    output wor id_0,
    input tri1 id_1,
    output uwire id_2,
    input supply1 id_3,
    output supply1 id_4,
    output tri1 id_5,
    output tri id_6,
    input tri1 id_7,
    input supply0 id_8,
    input wand id_9,
    input uwire id_10,
    input supply0 id_11,
    input wire id_12,
    input tri0 id_13,
    output tri1 id_14
);
  defparam id_16.id_17 = 1;
  assign id_2 = {1 < 1, id_12};
  logic [7:0] id_18;
  wire id_19;
  module_0 modCall_1 (
      id_9,
      id_6,
      id_12,
      id_9,
      id_1,
      id_6,
      id_7,
      id_14,
      id_2,
      id_3,
      id_9
  );
  assign id_0 = "" < 1 - id_10 && {id_18[1]{id_7}};
  wire id_20;
endmodule
