OpenROAD b7631451350809842e4fb0c635c3f3ed7f6b270f 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /halutmatmul/hardware/flow/OpenROAD/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef
[INFO ODB-0223]     Created 24 technology layers
[INFO ODB-0224]     Created 9 technology vias
[INFO ODB-0226] Finished LEF file:  /halutmatmul/hardware/flow/OpenROAD/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef
[INFO ODB-0222] Reading LEF file: /halutmatmul/hardware/flow/OpenROAD/flow/platforms/asap7/lef/asap7sc7p5t_28_R_1x_220121a.lef
[INFO ODB-0225]     Created 212 library cells
[INFO ODB-0226] Finished LEF file:  /halutmatmul/hardware/flow/OpenROAD/flow/platforms/asap7/lef/asap7sc7p5t_28_R_1x_220121a.lef
number instances in verilog is 61597
[WARNING IFP-0028] Core area lower left (2.000, 2.000) snapped to (2.052, 2.160).
[INFO IFP-0001] Added 542 rows of 2713 sites.
[INFO RSZ-0026] Removed 3698 buffers.
Default units for flow
 time 1ps
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1pW
 distance 1um

==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -7876831.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -115617.20

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -115617.20

==========================================================================
floorplan final report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09768_/CLK ^
 172.44
encoder/gen_encoder_units[0].encoder_unit/_679_/CLK ^
   0.00      0.00     172.44


==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: encoder/_267_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        150.00  150.00 ^ input external delay
                  0.00    0.00  150.00 ^ rst_ni (in)
   546  444.01                           rst_ni (net)
                  0.00    0.00  150.00 ^ encoder/_267_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                150.00   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ encoder/_267_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                         26.67   26.67   library removal time
                                 26.67   data required time
-----------------------------------------------------------------------------
                                 26.67   data required time
                               -150.00   data arrival time
-----------------------------------------------------------------------------
                                123.33   slack (MET)


Startpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09718_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09510_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  750.00  750.00   clock clk_i (fall edge)
                          0.00  750.00   clock network delay (ideal)
                  0.00    0.00  750.00 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09718_/CLK (DLLx1_ASAP7_75t_R)
                  8.57   24.35  774.35 ^ encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09718_/Q (DLLx1_ASAP7_75t_R)
     1    0.30                           encoder/gen_encoder_units[0].encoder_unit/threshold_memory/cg_we_global.en_latch (net)
                  8.57    0.00  774.35 ^ encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09510_/B (AND2x2_ASAP7_75t_R)
                                774.35   data arrival time

                  0.00  750.00  750.00   clock clk_i (fall edge)
                          0.00  750.00   clock network delay (ideal)
                          0.00  750.00   clock reconvergence pessimism
                                750.00 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09510_/A (AND2x2_ASAP7_75t_R)
                          0.00  750.00   clock gating hold time
                                750.00   data required time
-----------------------------------------------------------------------------
                                750.00   data required time
                               -774.35   data arrival time
-----------------------------------------------------------------------------
                                 24.35   slack (MET)


Startpoint: encoder/gen_encoder_units[2].encoder_unit/_747_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: encoder/gen_encoder_units[2].encoder_unit/_747_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/gen_encoder_units[2].encoder_unit/_747_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                 21.84   51.53   51.53 ^ encoder/gen_encoder_units[2].encoder_unit/_747_/QN (DFFASRHQNx1_ASAP7_75t_R)
     2    0.99                           encoder/gen_encoder_units[2].encoder_unit/_012_ (net)
                 21.84    0.00   51.53 ^ encoder/gen_encoder_units[2].encoder_unit/_720_/B (NAND2x1_ASAP7_75t_R)
                 10.52    9.48   61.01 v encoder/gen_encoder_units[2].encoder_unit/_720_/Y (NAND2x1_ASAP7_75t_R)
     1    0.48                           encoder/gen_encoder_units[2].encoder_unit/_086_ (net)
                 10.52    0.00   61.01 v encoder/gen_encoder_units[2].encoder_unit/_747_/D (DFFASRHQNx1_ASAP7_75t_R)
                                 61.01   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ encoder/gen_encoder_units[2].encoder_unit/_747_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          8.95    8.95   library hold time
                                  8.95   data required time
-----------------------------------------------------------------------------
                                  8.95   data required time
                                -61.01   data arrival time
-----------------------------------------------------------------------------
                                 52.06   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: encoder/_267_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        150.00  150.00 ^ input external delay
                  0.00    0.00  150.00 ^ rst_ni (in)
   546  582.44                           rst_ni (net)
                  0.00    0.00  150.00 ^ encoder/_267_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                150.00   data arrival time

                  0.00 1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ encoder/_267_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          8.43 1508.43   library recovery time
                               1508.43   data required time
-----------------------------------------------------------------------------
                               1508.43   data required time
                               -150.00   data arrival time
-----------------------------------------------------------------------------
                               1358.43   slack (MET)


Startpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09767_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09512_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  750.00  750.00   clock clk_i (fall edge)
                          0.00  750.00   clock network delay (ideal)
                  0.00    0.00  750.00 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09767_/CLK (DLLx1_ASAP7_75t_R)
                122.25   98.89  848.89 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09767_/Q (DLLx1_ASAP7_75t_R)
    33   17.84                           encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i.cg_we_global.en_latch (net)
                122.25    0.00  848.89 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09512_/B (AND2x2_ASAP7_75t_R)
                                848.89   data arrival time

                  0.00 1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09512_/A (AND2x2_ASAP7_75t_R)
                          0.00 1500.00   clock gating setup time
                               1500.00   data required time
-----------------------------------------------------------------------------
                               1500.00   data required time
                               -848.89   data arrival time
-----------------------------------------------------------------------------
                                651.11   slack (MET)


Startpoint: encoder/_274_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_557_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/_274_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                 20.29   49.80   49.80 v encoder/_274_/QN (DFFASRHQNx1_ASAP7_75t_R)
     1    0.62                           encoder/_008_ (net)
                 20.29    0.00   49.80 v encoder/_147_/A (INVx1_ASAP7_75t_R)
               22444.53 10174.03 10223.82 ^ encoder/_147_/Y (INVx1_ASAP7_75t_R)
  2052 2583.34                           c_addr_enc_o[0] (net)
               22444.53    0.00 10223.82 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_34106_/A (INVx2_ASAP7_75t_R)
                  0.00 93083.38 103307.20 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_34106_/Y (INVx2_ASAP7_75t_R)
  2154 2598.93                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_18486_ (net)
                  0.00    0.00 103307.20 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_34125_/A (NOR3x1_ASAP7_75t_R)
               8209.49 3805.11 107112.30 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_34125_/Y (NOR3x1_ASAP7_75t_R)
   749  967.16                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_18505_ (net)
               8209.49    0.00 107112.30 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_34655_/B (NAND2x1_ASAP7_75t_R)
               1508.86 9691.49 116803.80 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_34655_/Y (NAND2x1_ASAP7_75t_R)
   251  249.19                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_00462_ (net)
               1508.86    0.00 116803.80 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31661_/A2 (OAI21x1_ASAP7_75t_R)
                171.68  128.64 116932.44 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31661_/Y (OAI21x1_ASAP7_75t_R)
     1    1.02                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_17131_ (net)
                171.68    0.00 116932.44 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31662_/B (NOR2x1_ASAP7_75t_R)
                 44.32   30.29 116962.73 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31662_/Y (NOR2x1_ASAP7_75t_R)
     1    0.95                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_17132_ (net)
                 44.32    0.00 116962.73 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31670_/A (NAND2x1_ASAP7_75t_R)
                 23.85   23.59 116986.32 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31670_/Y (NAND2x1_ASAP7_75t_R)
     1    0.96                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_17140_ (net)
                 23.85    0.00 116986.32 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31686_/A (NOR2x1_ASAP7_75t_R)
                 16.30   16.14 117002.47 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31686_/Y (NOR2x1_ASAP7_75t_R)
     1    1.11                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_17156_ (net)
                 16.30    0.00 117002.47 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31720_/A1 (AOI21x1_ASAP7_75t_R)
                 19.85   13.46 117015.92 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31720_/Y (AOI21x1_ASAP7_75t_R)
     1    0.96                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_17190_ (net)
                 19.85    0.00 117015.92 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31785_/A (NOR2x1_ASAP7_75t_R)
                 14.41   14.51 117030.43 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31785_/Y (NOR2x1_ASAP7_75t_R)
     1    0.95                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_17255_ (net)
                 14.41    0.00 117030.43 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31915_/A (NAND2x1_ASAP7_75t_R)
                 16.46   14.73 117045.16 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31915_/Y (NAND2x1_ASAP7_75t_R)
     1    0.96                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_17385_ (net)
                 16.46    0.00 117045.16 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32175_/A (NOR2x1_ASAP7_75t_R)
                 13.68   13.40 117058.56 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32175_/Y (NOR2x1_ASAP7_75t_R)
     1    0.95                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_17645_ (net)
                 13.68    0.00 117058.56 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32695_/A (NAND2x1_ASAP7_75t_R)
                 12.76   12.62 117071.18 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32695_/Y (NAND2x1_ASAP7_75t_R)
     1    0.53                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o[0] (net)
                 12.76    0.00 117071.18 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_286_/B (AND2x2_ASAP7_75t_R)
                 17.60   19.69 117090.87 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_286_/Y (AND2x2_ASAP7_75t_R)
     1    0.56                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o_n[0] (net)
                 17.60    0.00 117090.87 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_557_/D (DFFASRHQNx1_ASAP7_75t_R)
                               117090.87   data arrival time

                  0.00 1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_557_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -26.34 1473.66   library setup time
                               1473.66   data required time
-----------------------------------------------------------------------------
                               1473.66   data required time
                               -117090.87   data arrival time
-----------------------------------------------------------------------------
                               -115617.20   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: encoder/_267_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        150.00  150.00 ^ input external delay
                  0.00    0.00  150.00 ^ rst_ni (in)
   546  582.44                           rst_ni (net)
                  0.00    0.00  150.00 ^ encoder/_267_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                150.00   data arrival time

                  0.00 1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ encoder/_267_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          8.43 1508.43   library recovery time
                               1508.43   data required time
-----------------------------------------------------------------------------
                               1508.43   data required time
                               -150.00   data arrival time
-----------------------------------------------------------------------------
                               1358.43   slack (MET)


Startpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09767_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09512_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  750.00  750.00   clock clk_i (fall edge)
                          0.00  750.00   clock network delay (ideal)
                  0.00    0.00  750.00 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09767_/CLK (DLLx1_ASAP7_75t_R)
                122.25   98.89  848.89 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09767_/Q (DLLx1_ASAP7_75t_R)
    33   17.84                           encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i.cg_we_global.en_latch (net)
                122.25    0.00  848.89 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09512_/B (AND2x2_ASAP7_75t_R)
                                848.89   data arrival time

                  0.00 1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09512_/A (AND2x2_ASAP7_75t_R)
                          0.00 1500.00   clock gating setup time
                               1500.00   data required time
-----------------------------------------------------------------------------
                               1500.00   data required time
                               -848.89   data arrival time
-----------------------------------------------------------------------------
                                651.11   slack (MET)


Startpoint: encoder/_274_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_557_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/_274_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                 20.29   49.80   49.80 v encoder/_274_/QN (DFFASRHQNx1_ASAP7_75t_R)
     1    0.62                           encoder/_008_ (net)
                 20.29    0.00   49.80 v encoder/_147_/A (INVx1_ASAP7_75t_R)
               22444.53 10174.03 10223.82 ^ encoder/_147_/Y (INVx1_ASAP7_75t_R)
  2052 2583.34                           c_addr_enc_o[0] (net)
               22444.53    0.00 10223.82 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_34106_/A (INVx2_ASAP7_75t_R)
                  0.00 93083.38 103307.20 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_34106_/Y (INVx2_ASAP7_75t_R)
  2154 2598.93                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_18486_ (net)
                  0.00    0.00 103307.20 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_34125_/A (NOR3x1_ASAP7_75t_R)
               8209.49 3805.11 107112.30 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_34125_/Y (NOR3x1_ASAP7_75t_R)
   749  967.16                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_18505_ (net)
               8209.49    0.00 107112.30 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_34655_/B (NAND2x1_ASAP7_75t_R)
               1508.86 9691.49 116803.80 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_34655_/Y (NAND2x1_ASAP7_75t_R)
   251  249.19                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_00462_ (net)
               1508.86    0.00 116803.80 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31661_/A2 (OAI21x1_ASAP7_75t_R)
                171.68  128.64 116932.44 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31661_/Y (OAI21x1_ASAP7_75t_R)
     1    1.02                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_17131_ (net)
                171.68    0.00 116932.44 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31662_/B (NOR2x1_ASAP7_75t_R)
                 44.32   30.29 116962.73 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31662_/Y (NOR2x1_ASAP7_75t_R)
     1    0.95                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_17132_ (net)
                 44.32    0.00 116962.73 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31670_/A (NAND2x1_ASAP7_75t_R)
                 23.85   23.59 116986.32 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31670_/Y (NAND2x1_ASAP7_75t_R)
     1    0.96                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_17140_ (net)
                 23.85    0.00 116986.32 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31686_/A (NOR2x1_ASAP7_75t_R)
                 16.30   16.14 117002.47 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31686_/Y (NOR2x1_ASAP7_75t_R)
     1    1.11                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_17156_ (net)
                 16.30    0.00 117002.47 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31720_/A1 (AOI21x1_ASAP7_75t_R)
                 19.85   13.46 117015.92 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31720_/Y (AOI21x1_ASAP7_75t_R)
     1    0.96                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_17190_ (net)
                 19.85    0.00 117015.92 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31785_/A (NOR2x1_ASAP7_75t_R)
                 14.41   14.51 117030.43 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31785_/Y (NOR2x1_ASAP7_75t_R)
     1    0.95                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_17255_ (net)
                 14.41    0.00 117030.43 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31915_/A (NAND2x1_ASAP7_75t_R)
                 16.46   14.73 117045.16 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31915_/Y (NAND2x1_ASAP7_75t_R)
     1    0.96                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_17385_ (net)
                 16.46    0.00 117045.16 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32175_/A (NOR2x1_ASAP7_75t_R)
                 13.68   13.40 117058.56 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32175_/Y (NOR2x1_ASAP7_75t_R)
     1    0.95                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_17645_ (net)
                 13.68    0.00 117058.56 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32695_/A (NAND2x1_ASAP7_75t_R)
                 12.76   12.62 117071.18 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32695_/Y (NAND2x1_ASAP7_75t_R)
     1    0.53                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o[0] (net)
                 12.76    0.00 117071.18 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_286_/B (AND2x2_ASAP7_75t_R)
                 17.60   19.69 117090.87 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_286_/Y (AND2x2_ASAP7_75t_R)
     1    0.56                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o_n[0] (net)
                 17.60    0.00 117090.87 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_557_/D (DFFASRHQNx1_ASAP7_75t_R)
                               117090.87   data arrival time

                  0.00 1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_557_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -26.34 1473.66   library setup time
                               1473.66   data required time
-----------------------------------------------------------------------------
                               1473.66   data required time
                               -117090.87   data arrival time
-----------------------------------------------------------------------------
                               -115617.20   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.06e-03   4.31e-04   2.59e-06   8.49e-03  49.1%
Combinational          2.90e-03   5.90e-03   4.02e-06   8.80e-03  50.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.10e-02   6.34e-03   6.61e-06   1.73e-02 100.0%
                          63.3%      36.6%       0.0%

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 8287 u^2 39% utilization.

Elapsed time: 0:10.70[h:]min:sec. CPU time: user 10.57 sys 0.13 (99%). Peak memory: 414836KB.
