
<!DOCTYPE html>
<html>
<head>
    <title>Mask Layout Designer</title>
    <link rel="stylesheet" href="styles.css">
</head>
<body>
    <div class="container">
        <header>
            <h1>Collabera is looking for Mask Layout Designer!</h1>
            <h2>Contract W2 | San Jose, CA</h2>
            <h2>Layout</h2>
        </header>
        <main>
            <p id="jobDescription"><br>Additional Information:<br>Job Description:The Layout Designer will be responsible for physical design of RF and Analog circuits in a fast paced environment. Minimum expectations include: -Providing accurate schedules Meeting project milestone deadlines Full self-sufficiency in debugging complex verification failures Fully understanding the Cadence 6.1 and Calibre tools that we use. Delivering high quality layout that conforms to all design requirements. Full understanding of hierarchical planning (top down and bottom up) and integration Minimum Qualifications: The Layout Designer will be responsible for physical design of RF and Analog circuits in a fast paced environment. Minimum expectations include: -Meet all tape out schedules Able to work in a large team environment Full self-sufficiency in debugging complex verification failures –Able to work with an out shore team in India on a daily bases –Able to used the Cadence 6.1 and 12.1 Virtuoso environment. –Able to used the Calibre verification tools. –Understanding 40nm, 28nm and 14nm Fin FET processes Preferred Qualifications:5 to 10 years experience in RF/analog layout –Custom layout experience must include high frequency circuits such as LNAs, Mixers, VCOs, etc. –Full familiarity with Cadence Virtuoso and Mentor Graphics Calibre tools40nm, 28nm and 14nm Fin FET design processes Outstanding written and verbal communication Preferred Skills/Experience: -Experience leading 10+ layout designers –Chip level management from project inception through tape out40nm, 28nm and 14nm Fin FET and/or SOI processes Proficiency with Virtuoso IC6.1.6 and IC12.1Proficiency with design management tools such as Synchronicity Education:Preferred: Associate'<br>Responsibilities:• <br>Qualifications:• : The Layout Designer will be responsible for physical design of RF and Analog circuits in a fast paced environment<br>• Minimum expectations include: -Meet all tape out schedules Able to work in a large team environment Full self-sufficiency in debugging complex verification failures –Able to work with an out shore team in India on a daily bases –Able to used the Cadence 6<br>• 1 and 12<br>• 1 Virtuoso environment<br>• –Able to used the Calibre verification tools<br>• –Understanding 40nm, 28nm and 14nm Fin FET processes Preferred :5 to 10 years experience in RF/analog layout –Custom layout experience must include high frequency circuits such as LNAs, Mixers, VCOs, etc<br>• –Full familiarity with Cadence Virtuoso and Mentor Graphics Calibre tools40nm, 28nm and 14nm Fin FET design processes Outstanding written and verbal communication Preferred Skills/Experience: -Experience leading 10+ layout designers –Chip level management from project inception through tape out40nm, 28nm and 14nm Fin FET and/or SOI processes Proficiency with Virtuoso IC6<br>• 1<br>• 6 and IC12<br>• 1Proficiency with design management tools such as Synchronicity Education:Preferred: Associate's</p>
        </main>
    </div>
    <script src="script.js"></script>
</body>
</html>
    