// Seed: 3566499145
module module_0 (
    input wire id_0,
    output wor id_1,
    input tri1 id_2,
    output supply0 id_3,
    input wand id_4,
    input supply0 id_5,
    output wor id_6
);
  wire id_8;
  struct packed {
    id_9 id_10;
    logic [-1  ==  -1 : ""] id_11;
  } [-1 : -1 'b0] id_12;
  ;
  wire id_13;
  assign id_12 = id_0;
  tri1 id_14, id_15 = $realtime;
  wire id_16;
  ;
  logic id_17;
  ;
endmodule
module module_1 (
    output supply0 id_0,
    output supply0 id_1,
    input wor id_2,
    output wor id_3,
    input tri1 id_4,
    input tri1 id_5,
    input wand id_6,
    output tri0 id_7,
    output supply0 id_8,
    input wire id_9,
    output logic id_10,
    input tri1 id_11,
    output tri id_12,
    output supply1 id_13,
    input wire id_14,
    input uwire id_15,
    input wire id_16,
    input tri0 id_17,
    output wand id_18,
    output wand id_19
);
  always @(*) begin : LABEL_0
    id_10 <= id_9;
  end
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_13,
      id_6,
      id_6,
      id_13
  );
  assign modCall_1.id_5 = 0;
endmodule
