# EXP1---Multiplexer-Github
verilog-exp1-mux/
â”œâ”€â”€ README.md
â”œâ”€â”€ gate_level/
â”‚   â”œâ”€â”€ mux4_1.v
â”‚   â””â”€â”€ mux4_1_tb.v
â”œâ”€â”€ dataflow/
â”‚   â”œâ”€â”€ mux4_1.v
â”‚   â””â”€â”€ mux4_1_tb.v
â”œâ”€â”€ behavioral/
â”‚   â”œâ”€â”€ mux4_1.v
â”‚   â””â”€â”€ mux4_1_tb.v
â”œâ”€â”€ structural/
â”‚   â”œâ”€â”€ mux2to1.v
â”‚   â”œâ”€â”€ mux4to1.v
â”‚   â””â”€â”€ mux4to1_tb.v
git init
git add .
git commit -m "Initial commit: Verilog MUX experiment"
# Verilog Experiment 1: 4:1 Multiplexer (MUX)

This repository contains four modeling styles of a 4:1 multiplexer using Verilog HDL:

- **Gate Level Modeling**
- **Dataflow Modeling**
- **Behavioral Modeling**
- **Structural Modeling**

Each folder includes the Verilog source file and its corresponding testbench.

## ğŸ§ª Simulation

To simulate, use any Verilog simulator like:
- Vivado
- ModelSim
- EDA Playground (online)

## ğŸ“ Folder Structure

- `gate_level/`: Uses basic gates (`and`, `or`, `not`)
- `dataflow/`: Uses `assign` statements
- `behavioral/`: Uses `always` block with `case`
- `structural/`: Builds MUX using smaller modules (2:1 MUX)

## ğŸ‘¨â€ğŸ’» Author

Mohan Ram P  
Roll No: 212223060164
