$date
	Thu Oct  6 10:11:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q3_tb $end
$var wire 1 ! f $end
$var reg 4 " s [3:0] $end
$var reg 16 # w [15:0] $end
$scope module q3 $end
$var wire 4 $ s [3:0] $end
$var wire 16 % w [15:0] $end
$var wire 2 & x [1:0] $end
$var wire 1 ! f $end
$scope module s1 $end
$var wire 3 ' s [2:0] $end
$var wire 8 ( w [7:0] $end
$var reg 1 ) f $end
$upscope $end
$scope module s2 $end
$var wire 3 * s [2:0] $end
$var wire 8 + w [7:0] $end
$var reg 1 , f $end
$upscope $end
$scope module s3 $end
$var wire 1 - s $end
$var wire 2 . w [1:0] $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 .
0-
0,
b0 +
b0 *
1)
b1 (
b0 '
b1 &
b1 %
b0 $
b1 #
b0 "
1!
$end
#20
0!
b0 &
b0 .
0)
b1 '
b1 *
b1 "
b1 $
#40
b10 '
b10 *
b0 (
b10 "
b10 $
b0 #
b0 %
#60
b101 '
b101 *
b101 "
b101 $
#80
