Page,Index,Title,DOI,PDFLink,Downloaded
1,0,An Analog-Assisted Tri-Loop Digital Low-Dropout Regulator,10.1109/JSSC.2017.2751512,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8054693,1
1,1,Review of Analog-Assisted-Digital and Digital-Assisted-Analog Low Dropout Regulators,10.1109/TCSII.2020.3040393,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9270575,1
1,2,A Fast Response Digital Low-Dropout Regulator Based on Enhanced Analog Assisted Loop,10.1109/ICTA50426.2020.9332011,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9332011,1
1,3,PID Control Considerations for Analog-Digital Hybrid Low-Dropout Regulators (Invited Paper),10.1109/EDSSC.2019.8754302,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8754302,1
1,4,Design of low-power analog drivers based on slew-rate enhancement circuits for CMOS low-dropout regulators,10.1109/TCSII.2005.850781,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1510878,1
1,5,A Current Efficient 10mA Analog-Assisted Digital Low Dropout Regulator with Dynamic Clock Frequency in 65nm CMOS,10.1109/ISCAS45731.2020.9180860,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9180860,1
1,6,A Switchable Digital–Analog Low-Dropout Regulator for Analog Dynamic Voltage Scaling Technique,10.1109/JSSC.2013.2297395,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6714547,1
1,7,A programmable low dropout regulator for delay correction network in DPWM,10.1109/ICRITO.2015.7359345,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7359345,1
1,8,Experimental behavior of Line-TFET applied to Low-Dropout Voltage Regulator,10.1109/SBMICRO55822.2022.9881041,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9881041,1
1,9,A Low-Dropout Regulator With Tail Current Control for DPWM Clock Correction,10.1109/TCSII.2011.2177703,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6107568,1
1,10,A Capacitor-Less Digital Low-Dropout Regulator With Self-Clocked Operation,10.1109/TCSII.2023.3277976,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10130075,1
1,11,A Sub-1V Analog-Assisted Inverter-Based Digital Low-Dropout Regulator with a Fast Response Time at 25mA/100ps and 99.4% Current Efficiency,10.1109/CICC.2019.8780173,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8780173,1
1,12,An Overview of Digital Low Drop-out Regulator Design,10.1109/APCCAS.2018.8605699,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8605699,1
1,13,A low dropout regulator with PSR under −48dB up to 20GHz for a SARADC reference buffer,10.1109/MWSCAS54063.2022.9859364,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9859364,1
1,14,An Area-Efficient Current Quantization Circuit Inspired by Digital Low-Dropout Regulators,10.1109/CICTA.2018.8706093,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8706093,1
1,15,A Digital LDO in 22-nm CMOS With a 4-b Self-Triggered Binary Search Windowed Flash ADC Featuring Analog Layout Generator Framework,10.1109/LSSC.2023.3265956,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10097870,1
1,16,A Transient-Enhanced Digital Low-Dropout Regulator with Bisection Method Tuning,10.1109/APCCAS.2018.8605667,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8605667,1
1,17,Scalable All-Analog LDOs With Reduced Input Offset Variability Using Digital Synthesis Flow in 65-nm CMOS,10.1109/TVLSI.2023.3328978,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10314489,1
1,18,Design of Low Dropout Voltage Regulator for Battery Operated Devices,10.1109/INDICON45594.2018.8986999,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8986999,1
1,19,Power Efficient Analog-Assisted Digital Voltage Regulator for Implantable Medical Devices,10.1109/LASCAS60203.2024.10506156,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10506156,1
1,20,Cryogenic Low-Drop-Out Regulators Fully Integrated with Quantum Dot Array in 22-nm FD-SOI CMOS,10.1109/IMS19712.2021.9574910,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9574910,1
1,21,0.5 V output digital low dropout (DLDO) voltage regulator with VCO-based digital feedback loop,10.1109/TENCON.2017.8227916,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8227916,1
1,22,A 200-mA Digital Low Drop-Out Regulator With Coarse-Fine Dual Loop in Mobile Application Processor,10.1109/JSSC.2016.2614308,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7740906,1
1,23,An External-Capacitorless High-PSR Linear Voltage Regulator With Source-Follower-Based Pre-Filter,10.1109/PRIME58259.2023.10161891,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10161891,1
1,24,Full On-Chip CMOS Low-Dropout Voltage Regulator,10.1109/TCSI.2007.902615,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4303304,1
1,25,Digital Assisted Defect Detection Methods for Analog and Mixed Signal Circuits: An Overview,10.1109/EWDTS59469.2023.10297053,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10297053,1
1,26,A design of inductive coupling wireless power receiver with high efficiency Active Rectifier and multi feedback LDO regulator,10.1109/WPT.2016.7498865,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7498865,1
1,27,Design Trends and Perspectives of Digital Low Dropout Voltage Regulators for Low Voltage Mobile Applications: A Review,10.1109/ACCESS.2023.3303809,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10214010,1
1,28,A CMOS low-dropout regulator with high power supply rejection,10.1109/EDSSC.2009.5394237,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5394237,1
1,29,"Total Dose Performance at High and Low Dose Rate of a CMOS, Low Dropout Voltage Regulator showing Enhanced Low Dose Rate Sensitivity",10.1109/NSREC45046.2021.9679352,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9679352,1
1,30,A High-Current Scalable Parallel LDO Scheme With Analog-Digital Merged Control for Small Current-Sharing Mismatch,10.1109/TCSI.2023.3293133,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10185923,1
1,31,A low-complexity high-performance digital control architecture for voltage regulator modules,10.1109/PESC.2003.1218283,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1218283,1
1,32,A Dual-Loop Digital LDO Regulator with Asynchronous-Flash Binary Coarse Tuning,10.1109/ISCAS.2018.8351669,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8351669,1
1,33,Robust Built-in Defect-Detection for Low Drop-Out Regulators using Digital Mismatch Injection,10.1109/ISCAS48785.2022.9937644,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9937644,1
1,34,Relative Stability Analysis of Multi-Loop Low Dropout Regulators Using a Sub-Loop Superposition Method,10.1109/TCSII.2023.3282633,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10143923,1
1,35,"Exploration and evaluation of low-dropout linear voltage regulator with FinFET, TFET and hybrid TFET-FinFET implementations",10.1109/ISCAS.2017.8051018,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8051018,1
1,36,Nanowire TFET with different Source Compositions applied to Low-Dropout Voltage Regulator,10.1109/SBMICRO55822.2022.9881035,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9881035,1
1,37,A Dual-Rail Hybrid Analog/Digital Low-Dropout Regulator With Dynamic Current Steering for a Tunable High PSRR and High Efficiency,10.1109/LSSC.2020.3035675,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9247168,1
1,38,Double-OTA External Capless Low-power LDO Regulator with Enhanced PSR and Transient Response,10.1109/IICM60532.2023.10443212,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10443212,1
1,39,A Low Drop-Out Regulator With Feed-Forward Ripple Cancellation Technique,10.1109/MNANO.2024.3436408,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10663695,1
1,40,A Transient Response Improved Digital LDO with an Approximate CEAG Analog-to-Frequency Domain Converter,10.1109/ISCAS58744.2024.10558016,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10558016,1
1,41,A CMOS ripple detector for integrated voltage regulator testing,10.1109/MWSCAS.2015.7282194,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7282194,1
1,42,A 12-bit integrated analog front-end for broadband wireline networks,10.1109/CICC.2001.929737,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=929737,1
1,43,A 30-mA CMOS low dropout regulator for WiMAX analog front ends with 50 dB PSRR at 10 M Hz,10.1109/INTLEC.2012.6374479,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6374479,1
1,44,Docking Study of Synthesized Juvenile Hormone Analogues as an Insect Growth Regulators,10.1109/UKSim.2012.109,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6205437,1
1,45,Low power on-chip load tracking-zero compensation method for low dropout regulator,10.1109/NEWCAS.2015.7182099,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7182099,1
1,46,A 0.73-to-1.71 V Capacitor-less Low-Noise Low-Dropout Regulator in 28-nm CMOS,10.1109/ISCAS48785.2022.9937427,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9937427,1
1,47,Design and Implementation of FPAA based LQR Controller for Magnetic Levitation Control System,10.1109/TSP.2019.8769081,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8769081,1
1,48,A domino optimization method for the low dropout regulator design automation,10.1109/APMC.2008.4958333,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4958333,1
1,49,High Power-Supply-Rejection (PSR) Current-Mode Low-Dropout (LDO) Regulator,10.1109/TCSII.2010.2068110,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5617259,1
1,50,Analog Circuit Design in Nanoscale CMOS Technologies,10.1109/JPROC.2009.2024663,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5247174,1
1,51,A 166MS/s 31mW pipelined interpolating ADC in 0.18µm CMOS with on-chip LDO regulator,10.1109/CSQRWC.2011.6037258,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6037258,1
1,52,Design of a Pixel Readout ASIC Using Super Pixel Circuits With a Built-In LDO Regulator for Hybrid X-Ray Imaging Detectors,10.1109/TCSII.2024.3371098,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10453352,1
1,53,A Capacitor-Less CMOS Active Feedback Low-Dropout Regulator With Slew-Rate Enhancement for Portable On-Chip Application,10.1109/TCSII.2009.2038630,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5395671,1
1,54,Ultra-Low-Power Low Drop-Out (LDO) Voltage Regulator With Improved Power Supply Rejection,10.1109/NRSC52299.2021.9509816,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9509816,1
1,55,An Improved Design of Hybrid Integrated Voltage Regulator Based on DLDO and SCVR,10.1109/ICSICT49897.2020.9278025,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9278025,1
1,56,"Dual Op Amp, LDO Regulator with Power Supply Gain Suppression for CMOS Smart Sensors and Microsystems",10.1109/ISCAS.2008.4541956,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4541956,1
1,57,Integrated ADC and Low Noise PLL with Low-dropout Regulator for Transformer Coupler Quadrature Hybrid Wireless Charging,10.1109/APEMC49932.2021.9596767,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9596767,1
1,58,A Low-Dropout Regulator for One Time Programmable (OTP) Memories in Automotive Applications,10.1109/ICECS53924.2021.9665607,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9665607,1
1,59,Analog-Assisted Digital Capacitorless Low-Dropout Regulator Supporting Wide Load Range,10.1109/TIE.2018.2840492,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8370804,1
1,60,Study of Error Amplifiers for Low Power Capacitorless Low Dropout Voltage Regulator using 110 nm CMOS Technology,10.1109/RSM59033.2023.10327191,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10327191,1
1,61,Monolithic/Modularized Voltage Regulator Channel,10.1109/TPEL.2007.900466,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4267790,1
1,62,Limit Cycle Oscillation Reduction for Digital Low Dropout Regulators,10.1109/TCSII.2016.2534778,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7419894,1
1,63,"An Analog-Proportional Digital-Integral Multi-Loop Digital LDO with Fast Response, Improved PSR and Zero Minimum Load Current",10.1109/CICC.2019.8780307,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8780307,1
1,64,A 1.2-A Calibration-Free Hybrid LDO With In-Loop Quantization and Auxiliary Constant Current Control Achieving High Accuracy and Fast DVS,10.1109/TCSI.2022.3198268,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9859258,1
1,65,Thermal analysis and optimization of 2.5-D integrated voltage regulator,10.1109/EPEPS.2012.6457835,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6457835,1
1,66,A Low-noise Low-Dropout Regulator Using a 28-nm Technology,10.1109/ICECS49266.2020.9294787,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9294787,1
1,67,An External Capacitor-Less Low-Dropout Voltage Regulator Using a Transconductance Amplifier,10.1109/TCSII.2019.2921874,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8733840,1
1,68,A droop measurement built-in self-test circuit for digital low-dropout regulators,10.1109/ISQED.2018.8357257,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8357257,1
1,69,High accuracy LDO regulator with fast transient response,10.1109/TENCON.2008.4766671,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4766671,1
1,70,Study of Telescopic Error Amplifier for Low Power 110 nm Capacitorless Low Dropout Voltage Regulator,10.1109/ICE2T58637.2023.10540560,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10540560,1
1,71,Single Event-Induced Instability in Linear Voltage Regulators,10.1109/TNS.2006.886214,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4033182,1
1,72,A Synthesizable Digital Low-Dropout Regulator Based on Voltage-to-Time Conversion,10.1109/VLSI-SoC.2018.8644879,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8644879,1
1,73,An Output-Capacitorless Low-Dropout Regulator with High Slew Rate and Unity-Gain Bandwidth,10.1109/ISCAS45731.2020.9181142,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9181142,1
1,74,A single-inductor dual-output converter with switchable digital-or-analog low-dropout regulator for ripple suppression and high efficiency operation,10.1109/IPEC.2012.6522666,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6522666,1
1,75,Cascoded flipped voltage follower based output-capacitorless low-dropout regulator for SoCs,10.1109/SOCC.2015.7406985,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7406985,1
1,76,Simultaneous optimization for low dropout regulator and its error amplifier with process variation,10.1109/VLSI-DAT.2014.6834870,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6834870,1
1,77,25.3 A 128b AES Engine with Higher Resistance to Power and Electromagnetic Side-Channel Attacks Enabled by a Security-Aware Integrated All-Digital Low-Dropout Regulator,10.1109/ISSCC.2019.8662344,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662344,1
1,78,An NMOS Digital LDO With NAND-Based Analog-Assisted Loop in 28-nm CMOS,10.1109/TCSI.2020.3009454,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9146705,1
1,79,Microcontroller Based Optical Switch and Regulator for Home Applications,10.1109/ECACE.2019.8679369,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8679369,1
1,80,Technological Platform for Adjustment and Testing of Hybrid Electronic Voltage Regulators for Cars,10.1109/ESTC55720.2022.9939456,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9939456,1
1,81,An Analog-assisted Fast-transient Digital LDO with a Charge-pump-based Fine Loop Achieving 0.14-mV Output Voltage Ripples,10.1109/ISCAS58744.2024.10557926,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10557926,1
1,82,A Digital LDO Regulator With a Self-Clocking Burst Logic for Ultralow Power Applications,10.1109/TVLSI.2019.2920910,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8746678,1
1,83,Design of low dropout regulator using artificial bee colony evolutionary algorithm,10.1109/ICCPCT.2015.7159280,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7159280,1
1,84,Hardware and software complex for the investigations of digital-analog follow-up motor,10.1109/SPCMTT.2002.1213749,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1213749,1
1,85,A Fully Integrated Digital Low-Dropout Regulator Based on Event-Driven Explicit Time-Coding Architecture,10.1109/JSSC.2017.2740269,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8052211,1
1,86,A 23-nA Quiescent Current Output-Capacitorless LDO Regulator for IoT Devices,10.1109/ASICON58565.2023.10396031,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10396031,1
1,87,Fully Digitally Controlled Voltage Regulator Based on FPGA,10.1109/ICNEPE60694.2023.10429143,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10429143,1
1,88,An Analog-Assisted Digital LDO with 0.37mV Output Ripple and 5500x Load Current Range in 180nm CMOS,10.1109/ICTA56932.2022.9963060,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9963060,1
1,89,System accuracy analysis of the multiphase voltage regulator module,10.1109/APEC.2003.1179295,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1179295,1
1,90,Triple Binary SAR Control in Distributive Digital Low Dropout Regulators for 3.6ns Fast Transient Response and 0.4mV Low Output Voltage Ripple,10.1109/ISCAS48785.2022.9937886,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9937886,1
1,91,KIDEA: A Novel Multi-Objective Optimization Algorithm and its Application in Analog Circuit Design,10.1109/ISEDA62518.2024.10617598,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10617598,1
1,92,A Subcircuit Matching Approach to Structural Analog Circuit Model Generation and Sizing,10.1109/ISEDA62518.2024.10617871,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10617871,1
1,93,20.4 An output-capacitor-free analog-assisted digital low-dropout regulator with tri-loop control,10.1109/ISSCC.2017.7870401,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7870401,1
1,94,High-Voltage Analog System for a Mobile NAND Flash,10.1109/JSSC.2007.914327,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4444566,1
1,95,Parameters and States Estimation with Linear Quadratic Regulator Applied to Uninterruptible Power Supplies (UPS),10.1109/IECON.2006.347659,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4153403,1
1,96,Low quiescent current variable output digital controlled voltage regulator,10.1109/ISCAS.2010.5537518,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5537518,1
1,97,A low drop-out regulator with embedded voltage reference,10.1109/INEC.2016.7589427,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7589427,1
1,98,A 10-bit 205-MS/s 1.0- $\hbox{mm}^{2}$ 90-nm CMOS Pipeline ADC for Flat Panel Display Applications,10.1109/JSSC.2007.908760,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4381455,1
1,99,"Review, Survey, and Benchmark of Recent Digital LDO Voltage Regulators",10.1109/CICC53496.2022.9772734,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9772734,1
2,0,An Improved Control scheme for Multiphase Buck Converter Circuits used in Voltage Regulator Modules,10.1109/PEDS.2005.1619723,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1619723,0
2,1,Design of a Low-Power and Area-Efficient LDO Regulator Using a Negative-R-Assisted Technique,10.1109/TCSII.2023.3289497,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10163905,0
2,2,An Auxiliary-Loop-Enhanced Fast-Transient FVF LDO as Reference Buffer of a SAR ADC,10.1109/ISCAS48785.2022.9937923,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9937923,0
2,3,Architectural Advancement of Digital Low-Dropout Regulators,10.1109/ACCESS.2020.3012467,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9151123,0
2,4,A VCO-dedicated digital LDO with multi-comparator coarse loop and 1-bit ΔΣ fine loop for robust frequency generation,10.1109/IEEE-IWS.2018.8400966,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8400966,0
2,5,High-Precision Open-Loop Time Amplifier Using Current Regulator,10.1109/APCCAS60141.2023.00069,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10509973,0
2,6,"A 150mA Low Noise, High PSRR Low-Dropout Linear Regulator in 0.13μm Technology for RF SoC Applications",10.1109/ESSCIR.2006.307507,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4099821,0
2,7,A near-threshold all-digital PLL with a bootstrapped DCO using low-dropout regulator for mitigating PVT-variations,10.1109/ISOCC.2017.8368869,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8368869,0
2,8,An Active Compensator Scheme for Dynamic Voltage Scaling of Voltage Regulators,10.1109/TPEL.2008.2005773,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4711119,0
2,9,System Accuracy Analysis of the Multiphase Voltage Regulator Module,10.1109/TPEL.2007.897098,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4182486,0
2,10,A Current-Mode Digital AOT 4-Phase Buck Voltage Regulator,10.1109/LSSC.2019.2930870,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8771119,0
2,11,Evaluation and Perspective of Analog Low-Dropout Voltage Regulators: A Review,10.1109/ACCESS.2022.3217919,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9931674,0
2,12,Design of a regulator for multi-pick-up systems through using current offsets,10.1109/IEVC.2012.6183256,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6183256,0
2,13,"A low noise, high power supply rejection low dropout regulator for wireless system-on-chip applications",10.1109/CICC.2005.1568779,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1568779,0
2,14,Multi-mode CMOS low dropout voltage regulator for GSM handsets,10.1109/VLSIC.2002.1015106,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1015106,0
2,15,"A 32 nm Embedded, Fully-Digital, Phase-Locked Low Dropout Regulator for Fine Grained Power Management in Digital Circuits",10.1109/JSSC.2014.2353798,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6902825,0
2,16,All digitally controlled linear voltage regulator with PMOS strength self-calibration for ripple reduction,10.1109/VLSI-DAT.2015.7114514,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7114514,0
2,17,Rapid prototyping of multivariable PI regulators for AC drives using TMS320F2812,10.1109/EDERC.2014.6924386,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6924386,0
2,18,Stability analysis and large signal behavior of a high performance voltage regulator with non-linear multi-mode digital control,10.1109/INTLEC.2010.5525669,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5525669,0
2,19,Spurious-noise-free buck regulator for direct powering of analog/RF loads using PWM control with random frequency hopping and random phase chopping,10.1109/ISSCC.2011.5746368,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5746368,0
2,20,An Ultra-Low-Noise LDO Regulator in 65 nm for Analog Front-End ASICs in Cryogenic Environment,10.1109/NSSMIC.2018.8824471,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8824471,0
2,21,A digitally controlled linear voltage regulator in a 65nm CMOS process,10.1109/ICECS.2010.5724678,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5724678,0
2,22,A 0.58-to-0.9-V Input 0.53-V Output 2.4- $\mu$ W Current-Feedback Low-Dropout Regulator With 99.8% Current Efficiency,10.1109/LSSC.2019.2951690,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8891780,0
2,23,A 0.5 V Inverter-Based Analog Output-Capacitorless Low-Dropout Regulator with Bulk-Driven Transient-Enhancing Paths,10.1109/ICCCAS55266.2022.9824861,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9824861,0
2,24,FPGA implementation of voltage regulator module for system on chip,10.1109/ECS.2015.7124912,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7124912,0
2,25,A Wide-Load-Range Mixed-Mode LDO Regulator with Single-Transistor-Assisted Buffer,10.1109/NEWCAS.2018.8585690,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8585690,0
2,26,"Matrix pencil design approach towards fractional-order PI, PD and PID regulators",10.1109/RADIOELEK.2017.7936653,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7936653,0
2,27,A wide bandwidth resonant digitally controlled 48 V voltage regulator module,10.1109/INTLEC.2007.4448731,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4448731,0
2,28,A Linear Voltage Regulator for PLL in SOC Application,10.1109/WiCOM.2006.164,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4149341,0
2,29,A System to Simulate the Behavior of Distribution Systems Voltage Regulators with Embedded Software IP Core Control,10.1109/TDCLA.2006.311653,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4104618,0
2,30,"A 0.009mm2, 0-230mA Wide-range Load Current Output Capacitor-less Low Dropout Regulator for High Bandwidth Memory parallel IOs",10.1109/VLSID2022.2022.00014,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9885963,0
2,31,A robust frequency compensation scheme for LDO regulators,10.1109/ISCAS.2002.1010831,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1010831,0
2,32,Design of LDO Regulator With High Reliability ESD Protection Circuit Using Analog Current Switch Structure for 5-V Applications,10.1109/ACCESS.2023.3267162,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10102449,0
2,33,Design and power noise cancellation analysis of low dropout voltage regulator,10.1109/ICCSP.2016.7754359,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7754359,0
2,34,PVT-aware digital controlled voltage regulator design for ultra-low-power (ULP) DVFS systems,10.1109/SOCC.2014.6948914,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6948914,0
2,35,"A CMOS Low-Noise, Low-Dropout Regulator for Transceiver SOC Supply Management",10.1109/SOCC.2006.283832,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4063001,0
2,36,Negative Voltage Generator and Current DAC Based Regulator For Flash Memory,10.1109/VLSID51830.2021.00008,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9407375,0
2,37,A low drop-out voltage regulator with multiple enable control,10.1109/ICSICT.2008.4734942,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4734942,0
2,38,"TPS7H1111-SP 1.5-A, Ultra-Low Noise, High PSRR Radiation Hardened Low Dropout Linear Regulator",10.1109/ESPC59009.2023.10298145,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10298145,0
2,39,Method for Reducing Inherent Current Consumption of Integrated Voltage Regulators on Bipolar Transistors,10.1109/EDM.2019.8823101,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8823101,0
2,40,High PSR LDO with Adaptive-EFFRC for Wearable Biomedical Application,10.1109/ISCAS51556.2021.9401677,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9401677,0
2,41,A 500mA analog-assisted digital-LDO-based on-chip distributed power delivery grid with cooperative regulation and IR-drop reduction in 65nm CMOS,10.1109/ISSCC.2018.8310308,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8310308,0
2,42,Design and Implementation of a Fully-Analog Control System for DC Motor Speed Control,10.1109/IcETRAN62308.2024.10645187,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10645187,0
2,43,A Fully-Synthesizable Fast-Response Digital LDO Using Automatic Offset Control and Reuse,10.1109/ISCAS51556.2021.9401702,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9401702,0
2,44,Light electronic regulator based on open-source microcontroller platform,10.1109/ELMA.2017.7955420,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7955420,0
2,45,Digitally-assisted analog and analog-assisted digital design techniques for a 28 nm mobile System-on-Chip,10.1109/ESSCIRC.2014.6942125,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6942125,0
2,46,Low Dose Rate Testing of the Intersil IS1009RH Hardened Voltage Reference and ISL72991RH Negative Low Dropout Regulator,10.1109/REDW.2007.4342548,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4342548,0
2,47,"Design of a Low-Noise, Fast Set-up and Low-Voltage Low-Dropout Regulator Featuring 230mA Load Current Range",10.1109/ICNTE51185.2021.9487577,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9487577,0
2,48,A Low 1/f Noise CMOS Low-Dropout Regulator with Current-Mode Feedback Buffer Amplifier,10.1109/CICC.2006.320913,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4114942,0
2,49,Integrated all-digital low-dropout regulator as a countermeasure to power attack in encryption engines,10.1109/HST.2016.7495573,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495573,0
2,50,A Fully Synthesized Integrated Buck Regulator with Auto-generated GDS-II in 65nm CMOS Process,10.1109/CICC48029.2020.9075924,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9075924,0
2,51,A CMOS ripple detector for integrated voltage regulator testing,10.1109/DFT.2015.7315152,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7315152,0
2,52,A Fully-On-Chip Analog Low-Dropout Regulator With Negative Charge Pump for Low-Voltage Applications,10.1109/TCSII.2018.2881072,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8532298,0
2,53,Nano-Ampere Low-Dropout Regulator Designs for IoT Devices,10.1109/TCSI.2018.2851226,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8438305,0
2,54,A 65nm 0.6–1.2V Low-Dropout Regulator Using Voltage-Difference-to-Time Converter With Direct Output Feedback,10.1109/TCSII.2020.3007760,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9134432,0
2,55,A Top-Down approach to automated generation of high-level SPICE model of Buck Regulator,10.1109/INDCON.2011.6139629,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6139629,0
2,56,A High-PSR High-Precision Fast-Transient-Response Capacitor-Free LDO for LiDAR Receiver SoC,10.1109/ICTA60488.2023.10364255,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10364255,0
2,57,Noise-shaping techniques applied to switched-capacitor voltage regulators,10.1109/JSSC.2004.840986,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1388631,0
2,58,Computer controlled linear regulator for characterization of polymer electrolyte membrane fuel cells (PEMFC),10.1109/ISIE.2004.1571919,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1571919,0
2,59,The Necessity to Convert Transfer Function of the Object of Control in Adaptive Regulator and the Program to Realize It,10.1109/ICIEAM48468.2020.9112032,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9112032,0
2,60,HIL Simulation of a mixed islanded power network with external DSP regulator,10.1109/ICELMACH.2010.5608129,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5608129,0
2,61,On the design of digitally assisted voltage regulators,10.1109/ICCE.2015.7066480,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7066480,0
2,62,The Design of An LDO Regulator [The Analog Mind],10.1109/MSSC.2022.3167308,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9805648,0
2,63,A Digital LDO in 22nm CMOS with a 4b Self-triggered Binary Search Windowed Flash ADC Featuring Automatic Analog Layout Generator Framework,10.1109/A-SSCC56115.2022.9980543,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9980543,0
2,64,A fully digital green LDO regulator dedicated for biomedical implant using a power-aware binary switching technique,10.1109/APCCAS.2012.6418957,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6418957,0
2,65,A Capacitor-Free CMOS Low-Dropout Regulator,10.1109/ISCAS.2007.378349,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4253038,0
2,66,Low power analog circuit design for RFID sensing circuits,10.1109/RFID.2010.5467279,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5467279,0
2,67,Capless LDO Regulator Achieving −76 dB PSR and 96.3 fs FOM,10.1109/TCSII.2016.2628965,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7744496,0
2,68,Low-voltage linear voltage regulator suitable for memories,10.1109/ISCAS.2004.1328213,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1328213,0
2,69,Gas pressure regulator control algorithms,10.1109/DVM49764.2020.9243911,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9243911,0
2,70,A Fully Integrated 1.2V LDO Regulator,10.1109/ICM50269.2020.9331816,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9331816,0
2,71,"A low noise, fast set-up low-dropout regulator in 65nm technology",10.1109/EDSSC.2012.6482827,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6482827,0
2,72,"A 0-24mA, 1.2V/1.8V Dual Mode Low Dropout Regulator Design for Efficient Power Management in Battery-Powered Systems",10.1109/VDAT63601.2024.10705731,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10705731,0
2,73,LDO-Free Power Management System: A 10-bit Pipelined ADC Directly Powered by Inductor-Based Boost Converter With Ripple Calibration,10.1109/TCSI.2020.3025350,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9210863,0
2,74,Total-Ionizing Dose and Single-Event Effect Test Results of Analog and Mixed Signal Devices from Analog Devices,10.1109/NSREC.2018.8584309,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8584309,0
2,75,Recent Advances on Linear Low-Dropout Regulators,10.1109/TCSII.2020.3046410,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9305721,0
2,76,Switched-capacitor regulator with digital feedback,10.1109/TENCON.2017.8227864,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8227864,0
2,77,A sub-0.75°RMS-phase-error differentially-tuned fractional-N synthesizer with on-chip LDO regulator and analog-enhanced AFC technique,10.1109/CICC.2009.5280924,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5280924,0
2,78,A Fully Integrated Digital LDO With Built-In Adaptive Sampling and Active Voltage Positioning Using a Beat-Frequency Quantizer,10.1109/JSSC.2018.2870558,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8478195,0
2,79,Breaking Analog Biasing Locking Techniques via Re-Synthesis,,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9371527,0
2,80,A 2×VDD-enabled fully-integrated low-dropout regulator with fast transient response,10.1109/VLSI-SoC.2017.8203475,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8203475,0
2,81,A CMOS Low-Dropout Regulator With Current-Mode Feedback Buffer Amplifier,10.1109/TCSII.2007.901621,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4349236,0
2,82,A 0.7V Fully-on-Chip Pseudo-Digital LDO Regulator with 6.3μA Quiescent Current and 100mV Dropout Voltage in 0.18-μm CMOS,10.1109/ESSCIRC.2018.8494307,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8494307,0
2,83,A Low-Latency 16-Phase Pulse Width Modulator with Phase Angle Control for 140MHz Fully Integrated Voltage Regulators on 22nm Tri-Gate CMOS,10.1109/MWSCAS.2019.8885345,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8885345,0
2,84,Design of Low Dropout Regulator for Power Management Unit of Wearable Healthcare System Device using 45nm CMOS Technology,10.1109/ICAEE62924.2024.10667480,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10667480,0
2,85,Low-Dropout Regulators With Adaptive Reference Control and Dynamic Push–Pull Techniques for Enhancing Transient Performance,10.1109/TPEL.2008.2007957,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4760222,0
2,86,Implementation of sliding mode control for current sharing in fixed frequency voltage regulator modules,10.1109/TENCON.2012.6412220,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6412220,0
2,87,An Adaptive Optimal Linear Quadratic Regulator Applied to Three Phases PWM AC - DC Converter,10.1109/IECON.2006.348016,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4153334,0
2,88,Hysteresis Regulator With Clocked Commutation in DC/AC Power Converter System,10.1109/EPEPEMC.2006.4778504,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4778504,0
2,89,A Four-Channel Clocked-Analog Time-Division Multiplexed LDO with Shared Compensation Capacitor for Thermal-Optic Phase Tuning,10.1109/ICTA50426.2020.9332053,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9332053,0
2,90,Comparison of Classic DC/DC Converters with Converters Equipped with Analog-Digital Regulator Based on Law of Conservation of Energy (Bumblebee Type),10.1109/MIXDES.2007.4286226,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4286226,0
2,91,A 1µA bandgap-less programmable voltage regulator,10.1109/MWSCAS.2013.6674571,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6674571,0
2,92,A Fully Integrated Digital LDO With Coarse–Fine-Tuning and Burst-Mode Operation,10.1109/TCSII.2016.2530094,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7407328,0
2,93,A Complete Automated Analog Flow from Design Generation to Post-layout Verification,10.1109/JAC-ECC61002.2023.10479617,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10479617,0
2,94,Dual-Mode Low-Drop-Out Regulator/Power Gate With Linear and On–Off Conduction for Microprocessor Core On-Die Supply Voltages in 14 nm,10.1109/JSSC.2015.2512387,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7383230,0
2,95,DSP controlled low-voltage high-current fast-transient Voltage Regulator Module,10.1109/ICASSP.2002.5745679,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5745679,0
2,96,A $4.7\mu \mathrm{A}$ Quiescent Current Synthesizable Digital Low Dropout Regulator in 28-nm CMOS,10.23919/ELINFOCOM.2019.8706437,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8706437,0
2,97,LQR based PI Controller Tuning for Transport Delay-Phase Locked Loop (TD-PLL),10.1109/CIPECH.2018.8724257,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8724257,0
2,98,A 0.21-ps FOM Capacitor-Less Analog LDO with Dual-Range Load Current for Biomedical Applications,10.1109/BioCAS58349.2023.10389051,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10389051,0
2,99,Low power voltage regulator for EPROM applications,10.1109/ISCAS.2002.1010521,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1010521,0
3,0,"A 500 nA quiescent, 100 mA maximum load CMOS low-dropout regulator",10.1109/ICECS.2011.6122294,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6122294,0
3,1,A true zero-load stable CMOS capacitor-free low-dropout regulator with excessive gain reduction,10.1109/ICECS.2010.5724677,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5724677,0
3,2,Investigation into High Performance High current Ultra Low Dropout Regulator,10.1109/NEMS.2006.334691,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4134939,0
3,3,A 0.008mm2 -65dB PSR Analog-Digital Hybrid Capless LDO Using Switched-Capacitor Resistors and Frequency Detector,10.1109/ICICM59499.2023.10365927,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10365927,0
3,4,A 65μA 8MHz On-Chip Oscillator with LDO regulator for low-power handheld SoC applications,10.1109/ICSICT.2008.4734964,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4734964,0
3,5,A Low-Noise Output Capacitorless Low-Dropout Regulator With a Switched-RC Bandgap Reference,10.1109/TPEL.2016.2576480,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7484675,0
3,6,Performance Enhancement of Discrete Time Hysteresis Current Regulators and Comparison with Linear Current Regulators for Parallel Active Filters,10.1109/IEMDC.2007.383614,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4270834,0
3,7,Digitally assisted low dropout regulator design for low duty cycle IoT applications,10.1109/APCCAS.2016.7803888,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7803888,0
3,8,Design of a Flexible Bandgap Based High Voltage UVLO with Pre-Regulator,10.1109/ICECS49266.2020.9294922,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9294922,0
3,9,Waveform Clustering Based on Dynamic Time Warping Used in Analog IC Verification,10.1109/ELMAR55880.2022.9899823,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9899823,0
3,10,A 12-bit integrated analog front end for broadband wireline networks,10.1109/4.987081,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=987081,0
3,11,Open-Source Pressure Controller Based on Compact Electro-Pneumatic Regulators for Droplet Microfluidics Applications,10.1109/TIM.2022.3158383,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9732441,0
3,12,A capacitor-free fast-transient-response LDO with dual-loop controlled paths,10.1109/ASSCC.2007.4425706,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4425706,0
3,13,Optimizing an LDO voltage regulator by evolutionary algorithms considering tolerances of the circuit elements,10.1109/LATW.2015.7102506,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7102506,0
3,14,RF power harvesting analog front-end circuit for implants,10.1109/CCECE.2009.5090259,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5090259,0
3,15,Effect of electrical stresses on the susceptibility of a voltage regulator,,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6653401,0
3,16,A LDO with 5-nA Quiescent Current and Improved Transient Response within a 50-mA Load Current Range,10.1109/ISCAS58744.2024.10558610,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10558610,0
3,17,Active power filter with sigma-delta modulator in control section,10.1109/EDPE.2017.8123268,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8123268,0
3,18,1-phase Active Power Filter with modified sigma-delta modulator in control section,10.1109/PAEE.2017.8009002,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8009002,0
3,19,A Current Regulator for Inverter-Based Massively Column-Parallel  $\Delta \Sigma$ ADCs,10.1109/TCSII.2014.2305215,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6754126,0
3,20,An RC charging based Soft-Start circuit for Voltage Regulators,10.1109/TENSYMP54529.2022.9864402,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9864402,0
3,21,Output-Capacitorless Tri-Loop Digital Low Dropout Regulator Achieving 99.91% Current Efficiency and 2.87 fs FOM,10.1109/TPEL.2020.3009451,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9141517,0
3,22,Design and Optimization of Low-Dropout Voltage Regulator Using Relational Graph Neural Network and Reinforcement Learning in Open-Source SKY130 Process,10.1109/ICCAD57390.2023.10323720,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10323720,0
3,23,An integrated MESFET voltage follower LDO for high power and PSR RF and analog applications,10.1109/CICC.2012.6330634,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6330634,0
3,24,A digitally-controlled power-aware low-dropout regulator to reduce standby current drain in ultra-low-power MCU,10.1109/ISQED.2015.7085406,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7085406,0
3,25,A Fully Synthesizable All-Digital Dual-Loop Distributed Low-Dropout Regulator,10.1109/JSSC.2023.3340008,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10371357,0
3,26,A Digitally Controlled Fully Integrated Voltage Regulator With On-Die Solenoid Inductor With Planar Magnetic Core in 14-nm Tri-Gate CMOS,10.1109/JSSC.2017.2759117,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8082494,0
3,27,An All-Digital Fully Integrated Inductive Buck Regulator With A 250-MHz Multi-Sampled Compensator and a Lightweight Auto-Tuner in 130-nm CMOS,10.1109/JSSC.2017.2693243,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7947104,0
3,28,A Light-Load Efficient Fully Integrated Voltage Regulator in 14-nm CMOS With 2.5-nH Package-Embedded Air-Core Inductors,10.1109/JSSC.2019.2946218,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8887209,0
3,29,An Analog Assisted Dual Loop Hybrid LDO Based on Adaptive Clock,10.1109/ASICON58565.2023.10396404,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10396404,0
3,30,A New Digital Adaptive Voltage Positioning Technique with Dynamically Varying Voltage and Current References,10.1109/TPEL.2009.2030807,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5210188,0
3,31,A high PSRR capacitor-less on — Chip low dropout voltage regulator,10.1109/SISY.2010.5647405,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5647405,0
3,32,An efficient low voltage buck regulator in 180nm,10.1109/TENCON.2009.5395833,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5395833,0
3,33,A high PSRR low dropout voltage regulator with fast settling response,10.1109/ICCCCT.2010.5670548,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5670548,0
3,34,A Reconfigurable Hybrid Low Dropout Voltage Regulator for Wide-Range Power Supply Noise Rejection and Energy-Efficiency Trade-Off,10.1109/TCSII.2018.2816949,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8319450,0
3,35,A current limiter for linear regulators based on power-dissipation threshold,,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7460311,0
3,36,Low Power Single Amplifier Voltage Regulator,10.1109/VLSID.2014.87,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6733176,0
3,37,A Fast Wake-Up and High Accuracy Sensor Interface by Synchronous Sampling with Power-Efficient Switching Regulator,10.1109/MWSCAS47672.2021.9531820,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9531820,0
3,38,A 1μA linear regulator with programmable NMOS pass device,10.1109/DCAS.2015.7356581,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7356581,0
3,39,A 3.04-fs FoM Hybrid LDO Regulator with Fast Transient Algorithm and Wide Load Range,10.1109/MWSCAS60917.2024.10658752,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10658752,0
3,40,Active and Passive Techniques for Noise Sensitive Circuits in Integrated Voltage Regulator Based Microprocessor Power Delivery,10.1109/ECTC.2017.190,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7999908,0
3,41,Hybrid dual-mode low voltage dropout regulator with infinite impulse response digital filters,10.1109/LASCAS.2016.7451043,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7451043,0
3,42,A Low Ripple Switched-Capacitor Voltage Regulator Using Flying Capacitance Dithering,10.1109/JSSC.2015.2507361,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7387666,0
3,43,"A 0.3V-VIN, 0.015ps-FoM Fully Integrated Analog-Assisted Digital LDO With Dual-Negative Gate Control and Adaptive Transient Recovery Path",10.1109/TPEL.2022.3204556,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9878210,0
3,44,On limit cycle oscillations in discrete-time digital linear regulators,10.1109/APEC.2015.7104377,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7104377,0
3,45,Design of novel full-load stabilized low dropout regulator with high PSRR,10.1109/EDSSC.2009.5394234,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5394234,0
3,46,Modeling and Analysis for Beat-Frequency Current Sharing Issue in Multiphase Voltage Regulators,10.1109/PESC.2007.4342225,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4342225,0
3,47,A low-dropout regulator with power supply rejection improvement by bandwidth-zero tracking,10.1109/APCCAS.2014.7032730,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7032730,0
3,48,Experimental Study of PWM Based Hysteresis Controller and Amplifier Regulator for a DC/DC Converter,10.1109/SSD54932.2022.9955742,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9955742,0
3,49,"Design of high output current, high switching frequency current mode buck DC-DC regulator in WLCSP for portable applications",10.1109/ASSCC.2010.5716560,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5716560,0
3,50,An Analog-Proportional Digital-Integral Multiloop Digital LDO With PSR Improvement and LCO Reduction,10.1109/JSSC.2020.2967540,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8978580,0
3,51,Optical power regulator using closed-controlled MEMS variable optical attenuator (VOA),10.1109/SENSOR.2003.1215387,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1215387,0
3,52,A Fully Integrated LDO With 50-mV Dropout for Power Efficiency Optimization,10.1109/TCSII.2019.2919665,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8723615,0
3,53,The analog polarity observation method based on S3MPR designed for space power sysetem,10.1109/PEAS53589.2021.9628726,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9628726,0
3,54,Sense resistor-free analog power sensor for boost converter with 14.1% gain error and 9.4% offset error,10.1109/LASCAS.2018.8399931,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8399931,0
3,55,Digital Defect-Oriented Test Methodology for Flipped Voltage Follower Low Dropout (LDO) Voltage Regulators,10.1109/SBCCI55532.2022.9893243,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9893243,0
3,56,A low-power microcontroller having a 0.5-/spl mu/A standby current on-chip regulator with dual-reference scheme,10.1109/JSSC.2004.824705,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1278585,0
3,57,"A High Load Current, Low-Noise, Area-Efficient, Full On-Chip Regulator for CMOS Pixel Sensors",10.1109/TNS.2012.2188817,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6183498,0
3,58,"A 200 mA low-area, low-noise, low-dropout linear regulator for monolithic active pixel sensors",10.1109/ICIEA.2011.5976052,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5976052,0
3,59,Analog Design Circuits,10.1002/9781118701409.ch3,https://ieeexplore.ieee.org/xpl/ebooks/bookPdfWithBanner.jsp?fileName=10513758.pdf&bkn=10513446&pdfType=chapter,0
3,60,A modular PV regulator based on microcontroller with maximum power point tracking,10.1109/IAS.2004.1348562,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1348562,0
3,61,A load-transient-enhanced wireless power transfer system via transmitter-side regulator,10.1109/EDSSC.2014.7061246,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7061246,0
3,62,Fast transient digitally controlled buck regulator with inductor current slew-rate boost,10.1109/ISCAS.2013.6572496,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6572496,0
3,63,A Dimmable LED Driver With Resistive DAC Feedback Control for Adaptive Voltage Regulation,10.1109/TIA.2014.2387486,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7001244,0
3,64,A digital LDO with transient enhancement and limit cycle oscillation reduction,10.1109/APCCAS.2016.7803886,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7803886,0
3,65,Comparison Between Digital and Analog Compensation for VRM,10.1109/ET55967.2022.9920327,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9920327,0
3,66,A DC-DC digitally controlled buck regulator utilizing multi-bit ∑Δ. frequency discriminators,10.1109/APEC.2008.4522930,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4522930,0
3,67,Modeling of digitally controlled voltage regulator modules,10.1109/APEC.2010.5433673,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5433673,0
3,68,A 0.0043-mm2 Capacitorless External-Clock-Free Fully-Synthesizable Digital LDO Using Load-Direct Droop Detector and Time-Based Load-State Decision,10.1109/A-SSCC56115.2022.9980658,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9980658,0
3,69,A Capacitorless External-Clock-Free Fully Synthesizable Digital LDO With Time-Based Load-State Decision and Asynchronous Recovery,10.1109/TPEL.2023.3321052,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10268501,0
3,70,Single Event Transient Response of SiGe Voltage References and Its Impact on the Performance of Analog and Mixed-Signal Circuits,10.1109/TNS.2009.2034159,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5341405,0
3,71,A Scalable High-Current High-Accuracy Dual-Loop Four-Phase Switching LDO for Microprocessors,10.1109/JSSC.2021.3129620,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9639005,0
3,72,Missing-Code-Occurrence Probability Calibration Technique for DAC Nonlinearity With Supply and Reference Circuit Analysis in a SAR ADC,10.1109/TCSI.2018.2858848,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8445603,0
3,73,A Variation-Adaptive Integrated Computational Digital LDO in 22-nm CMOS With Fast Transient Response,10.1109/JSSC.2019.2961854,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8954888,0
3,74,Hardware-in-the-Loop Simulation Software for Regulator Tests and Optimization,10.1109/07IAS.2007.365,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4348114,0
3,75,A switching linear regulator based on a fast-self-clocked comparator with very low probability of meta-stability and a parallel analog ripple control module,10.1109/CICC.2018.8357021,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8357021,0
3,76,An Open Source Compatible Framework to Fully Autonomous Digital LDO Generation,10.1109/ISCAS46773.2023.10181884,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10181884,0
3,77,A novel method for elimination of line-current harmonics in single-stage PFC switching regulators,10.1109/63.654961,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=654961,0
3,78,Analysis of a high performance voltage regulator with non-linear multi-mode control: Bandwidth and large transient response,10.1109/APEC.2010.5433626,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5433626,0
3,79,A digitally-controlled universal ballast based on magnetic regulator and PSoC device,10.1109/ISIE.2009.5215663,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5215663,0
3,80,"A CMOS Low Noise, Chopper Stabilized Low-Dropout Regulator With Current-Mode Feedback Error Amplifier",10.1109/TCSI.2008.923278,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4490319,0
3,81,Stability of Distributed Power Delivery Systems With Multiple Parallel On-Chip LDO Regulators,10.1109/TPEL.2015.2493512,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7302082,0
3,82,An Integrated Low Drop Out Regulator with Independent Self Biasing Start Up Circuit,10.1109/ICECS.2018.8618043,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8618043,0
3,83,Digital Low-Dropout Regulator With Voltage-Controlled Oscillator Based Control,10.1109/TPEL.2021.3138648,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9664292,0
3,84,A Fast Transient Digitally Assisted Flash-Based Modular LDO for Sensor Nodes in WBAN,10.1109/ISVLSI49217.2020.00073,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9155039,0
3,85,An NBTI-Aware Digital Low-Dropout Regulator with Adaptive Gain Scaling Control,10.1109/VLSI-SoC.2019.8920381,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8920381,0
3,86,A 0.6V resistance-locked loop embedded digital low dropout regulator in 40nm CMOS with 77% power supply rejection improvement,,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6578649,0
3,87,Having FUN with Analog Test,10.1109/TEST.2008.4700542,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4700542,0
3,88,A dimmable LED driver using resistive DAC feedback control for adaptive voltage regulation,10.1109/ECCE.2013.6647109,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6647109,0
3,89,Understanding and modeling the impact of analog IPs on System-on-Chip's EMI,10.1109/EMCEurope.2012.6396875,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6396875,0
3,90,A simple variable step size method for maximum power point tracking using commercial current mode control DC-DC regulators,10.1109/APEC.2016.7468184,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7468184,0
3,91,Oscillation-test technique for Buck voltage regulator,10.1109/APEC.2010.5433374,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5433374,0
3,92,Experimental Measurements of an Integrated Hysteretic Controlled Regulating Buck Converter with Capacitively Coupled Bootstrapping,10.1109/ICECS53924.2021.9665602,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9665602,0
3,93,"Efficiency, Stability, and Reliability Implications of Unbalanced Current Sharing Among Distributed On-Chip Voltage Regulators",10.1109/TVLSI.2017.2742944,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8025419,0
3,94,Error amplifier limitations in low voltage regulators using only NPN transistors,10.1109/82.372872,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=372872,0
3,95,A DC-DC digitally controlled buck regulator utilizing first-order ∑Δ frequency discriminators,10.1109/APEC.2008.4522745,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4522745,0
3,96,An Implementation of External Capacitor-less Low-DropOut Voltage Regulator in 45nm Technology with Output Voltage Ranging from 0.4V-1.2V,10.1109/ICCD50377.2020.00082,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9283540,0
3,97,Flipped Voltage Follower Based Low Dropout (LDO) Voltage Regulators: A Tutorial Overview,10.1109/VLSID.2018.68,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8326931,0
3,98,"A Hands-On, System-Level Analog Electronics Course",10.1109/FIE.2018.8659315,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8659315,0
3,99,A Custom ASIC for Impedance Sensing Systems,10.1109/MWSCAS57524.2023.10405841,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10405841,0
4,0,Control Structure with Fuzzy Supervision of PI Parameters in a Multilevel Converter Application,10.1109/ISIE.2006.295655,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4078270,0
4,1,A Reconfigurable Switched-Capacitor DC-DC Converter and Cascode LDO for Dynamic Voltage Scaling and High PSR,10.1109/APCCAS.2018.8605607,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8605607,0
4,2,A Low Power High PSR Wide Load LDO With Load-Dependent Feedforward Cancellation Technique,10.1109/MWSCAS47672.2021.9531681,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9531681,0
4,3,"An Analog-based, Duty Cycle Modulation Method to Remove the DC Bias in the Transformer for a Dual Active Bridge Converter",10.1109/ECCE.2019.8913233,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8913233,0
4,4,Bandwidth Improvements for Peak-Current Controlled Voltage Regulators,10.1109/TPEL.2007.900482,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4267777,0
4,5,Sub-microAmp Energy Harvesting and Power Management Units for Self-Powered IoT SoCs: Analog vs. Digital Implementations,10.1109/CICC48029.2020.9075879,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9075879,0
4,6,Low noise power supply for precision Analog-to-Digital Converters in battery monitoring systems,10.1109/ET.2016.7753459,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7753459,0
4,7,Modeling and analysis of digital linear dropout regulators with adaptive control for high efficiency under wide dynamic range digital loads,10.7873/DATE.2014.160,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6800361,0
4,8,A Wide Range and High Accuracy Sensor Interface with Switching Regulator for Coin-Cell Powered Tiny Wireless Sensor Node,10.1109/ISCAS45731.2020.9180618,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9180618,0
4,9,A low-voltage regulator circuit with self-bias to improve accuracy,10.1109/JSSC.2002.807396,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1175521,0
4,10,An Analog Front-End for a Noninvasive Core Body Temperature Sensor,10.1109/URTC51696.2020.9668912,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9668912,0
4,11,Digital Hybrid Ripple-Based Constant On-Time Control for Voltage Regulator Modules,10.1109/TPEL.2013.2272015,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6555923,0
4,12,Digital hybrid ripple-based constant on-time control for voltage regulator modules,10.1109/APEC.2011.5744619,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5744619,0
4,13,A 0.4V 430nA quiescent current NMOS digital LDO with NAND-based analog-assisted loop in 28nm CMOS,10.1109/ISSCC.2018.8310306,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8310306,0
4,14,Robust compensation scheme for low power capacitor-less low dropout voltage regulator,10.1109/MWSCAS.2013.6674690,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6674690,0
4,15,A DCM-Only Buck Regulator With Hysteretic-Assisted Adaptive Minimum-On-Time Control for Low-Power Microcontrollers,10.1109/TPEL.2015.2400996,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7035098,0
4,16,Single Event Transients (SETs) in the RH108 Operational Amplifier in Analog Circuits,10.1109/REDW.2006.295485,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4077299,0
4,17,A wirelessly tunable low drop-out regulator for subcutaneous muscle prosthesis,10.1109/ISCAS.2016.7527374,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7527374,0
4,18,94% Performance improvement by time-shift control (TSC) technique in cloud computing voltage regulator module (VRM),10.1109/ISCAS.2013.6571995,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6571995,0
4,19,Op amp tuning for high accuracy deep sub-micron CMOS analog circuits [voltage regulator example],10.1109/ISCAS.2005.1464566,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1464566,0
4,20,Analog and ESD Design Synthesis,10.1002/9781118701409.ch5,https://ieeexplore.ieee.org/xpl/ebooks/bookPdfWithBanner.jsp?fileName=10513635.pdf&bkn=10513446&pdfType=chapter,0
4,21,A Design of Full-Digital CNC Interface Based on FPGA,10.1109/ITCS.2009.162,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5190194,0
4,22,A High-Voltage Low-Power DC-DC buck regulator for automotive applications,10.1109/DATE.2010.5456916,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5456916,0
4,23,AC Voltage Regulator with an Input Power Factor Equal to One,10.1109/SIBIRCON56155.2022.10016982,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10016982,0
4,24,ESD in Analog Circuits,10.1002/9781119233091.ch18,https://ieeexplore.ieee.org/xpl/ebooks/bookPdfWithBanner.jsp?fileName=10524483.pdf&bkn=10523202&pdfType=chapter,0
4,25,MAGLEV system modeling and LQR controller design in real time simulation,10.1109/WiSPNET.2016.7566399,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7566399,0
4,26,Measurement of Aging Effect in a Digitally Controlled Inductive Voltage Regulator in 65nm,10.1109/IRPS48228.2024.10529304,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10529304,0
4,27,Stochastic optimal sampled-data regulators with time-multiplied performance index,10.1109/ICIT.2002.1189291,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1189291,0
4,28,A Compact One-Pin Mode Transition Circuit for Clock Synchronization in Current-Mode- Controlled Switching Regulators,10.1109/TVLSI.2016.2541166,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7445892,0
4,29,Digital enhancement of analog current regulators for three phase motor drives,10.1109/APEC.1995.469082,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=469082,0
4,30,A Delta–Sigma Modulator for Low-Power Analog Front Ends in Biomedical Instrumentation,10.1109/TIM.2016.2534358,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7436785,0
4,31,Digital excitation systems—Growing obsolescence of aging systems,10.1109/PPIC.2017.8003867,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8003867,0
4,32,A Fast-Transient Response Digital Low-Dropout Regulator With Dual-Modes Tuning Technique,10.1109/TCSII.2020.2984713,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9052667,0
4,33,A Fast-Response Resonant GaN Converter with Post-Regulation for Distributed DC-Grid Feed-In,10.1109/PRIME58259.2023.10161877,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10161877,0
4,34,High dynamic range power regulator design for UHF band near-field passive RFID tag chips,10.1109/SOCDC.2009.5423884,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5423884,0
4,35,Design Techniques for Zero Steady-State Output Ripple in Digital Low Dropout Regulators,10.1109/MWSCAS.2019.8885068,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8885068,0
4,36,Time-Based Digital LDO Regualtor with Fractionally Controlled Power Transistor Strength and Fast Transient Response,10.1109/A-SSCC47793.2019.9056901,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9056901,0
4,37,Verifying all of an SOC-analog circuitry included,10.1109/MSSC.2009.933430,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5325494,0
4,38,"Security of hardware architecture, design and performance of low drop-out voltage regulator LDO to protect power mobile applications",10.1109/ICEMIS.2017.8272970,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8272970,0
4,39,A Capacitorless Multi-Voltage Domain Low Dropout Regulator with 400 mA Load Current for Embedded System Application,10.1109/ICSE56004.2022.9863151,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9863151,0
4,40,A Distributed Power Delivery Grid Based on Analog-Assisted Digital LDOs With Cooperative Regulation and IR-Drop Reduction,10.1109/TCSI.2020.2979336,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9037112,0
4,41,Challenges in CMOS mixed-signal designs for analog circuit designers,10.1109/MWSCAS.1997.666030,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=666030,0
4,42,A Time-Division-Multiplexed Clocked-Analog Low-Dropout Regulator,10.1109/TCSI.2021.3049492,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9325043,0
4,43,On some general laws of DC-DC regulators,10.1109/TMAG.1972.1067295,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1067295,0
4,44,A Power-Efficient Reconfigurable Output-Capacitor-Less Low-Drop-Out Regulator for Low-Power Analog Sensing Front-End,10.1109/TCSI.2016.2561638,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7505981,0
4,45,A CMOS negative supply for large dynamic range high-bandwidth analog circuits,10.1109/MWSCAS.2009.5235890,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5235890,0
4,46,Variable regulated high voltage power supply,10.1109/ISFEE.2016.7803163,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7803163,0
4,47,"Analysis and design of monolithic, high PSR, linear regulators for SoC applications",10.1109/SOCC.2004.1362447,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1362447,0
4,48,An Analog Maximum Power Point Tracker With Pulsewidth Modulator Multiplication for a Solar Array Regulator,10.1109/TPEL.2018.2886887,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8576588,0
4,49,Fully Integrated Digital Average Current-Mode Control Voltage Regulator Module IC,10.1109/JESTPE.2017.2771949,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8103026,0
4,50,A 13.5-nA Quiescent Current LDO With Adaptive Ultra-Low-Power Mode for Low-Power IoT Applications,10.1109/TCSII.2023.3263876,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10090469,0
4,51,Bandwidth and Dynamic Response Decoupling in a Multi-phase VRM by applying Linear-Non-Linear Control,10.1109/ISIE.2007.4375158,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4375158,0
4,52,A Novel Beat-Frequency Time Quantizer With Zero Steady-State Offset For Fully Integrated Digital LDOs,10.1109/ICICM50929.2020.9292257,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9292257,0
4,53,A Digital Phase-Locked Loop With Background Supply Noise Cancellation,10.1109/VLSI-DAT52063.2021.9427357,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9427357,0
4,54,17.11 A 0.65ns-response-time 3.01ps FOM fully-integrated low-dropout regulator with full-spectrum power-supply-rejection for wideband communication systems,10.1109/ISSCC.2014.6757446,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6757446,0
4,55,A 130nm hybrid low dropout regulator based on switched mode control for digital load circuits,10.1109/ESSCIRC.2016.7598306,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7598306,0
4,56,The use of an analogue computer to optimize the transient response of an aircraft-type generator-regulator system,10.1109/TAI.1953.6371362,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6371362,0
4,57,Automatic Current Control in a Voltage Regulator,10.1109/TAEE59541.2024.10604935,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10604935,0
4,58,Distributed effects in voltage ripple analysis of integrated voltage regulator based power delivery,10.1109/ISEMC.2017.8077988,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8077988,0
4,59,A Digital LDO With Co-SA Logics and TSPC Dynamic Latches for Fast Transient Response,10.1109/LSSC.2018.2885217,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8561245,0
4,60,"A low dropout, CMOS regulator with high PSR over wideband frequencies",10.1109/ISCAS.2005.1465568,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1465568,0
4,61,A novel distributed control and its tolerance analysis for microprocessor power management,10.1109/APEC.2006.1620714,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1620714,0
4,62,Improving Loading and Unloading Transient Response of a Voltage Regulator Module Using a Load-Side Auxiliary Gyrator Circuit,10.1109/TPEL.2016.2564698,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7466109,0
4,63,A new digital adaptive voltage positioning technique with dynamically varying voltage and current references,10.1109/APEC.2010.5433343,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5433343,0
4,64,Block-level bayesian diagnosis of analogue electronic circuits,10.1109/DATE.2010.5457100,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5457100,0
4,65,"Dual-Loop System of Distributed Microregulators With High DC Accuracy, Load Response Time Below 500 ps, and 85-mV Dropout Voltage",10.1109/JSSC.2012.2185354,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6157638,0
4,66,"A 65nm CMOS low-power small-size multistandard, multiband mobile broadcasting receiver SoC",10.1109/ISSCC.2010.5433850,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5433850,0
4,67,Interactive Analog Layout Editing With Instant Placement and Routing Legalization,10.1109/TCAD.2022.3190234,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9826897,0
4,68,A 1-A Switching LDO With 40-mV Dropout Voltage and Fast DVS,10.1109/TCSII.2023.3257023,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10068804,0
4,69,8.2 Fully integrated low-drop-out regulator based on event-driven PI control,10.1109/ISSCC.2016.7417950,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7417950,0
4,70,5.10 A 1A LDO regulator driven by a 0.0013mm2 Class-D controller,10.1109/ISSCC.2017.7870282,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7870282,0
4,71,An Ultra-low Quiescent Current 250NA Low Dropout Regulator for No-Load to 10MA Internet-of-Evervthing Applications,10.1109/VLSIC.2018.8502414,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8502414,0
4,72,A Wide Bandwidth Resonant-based Digitally Controlled 48V Voltage Regulator Module,10.1109/IECON.2006.347926,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4153747,0
4,73,Design and Performance Evaluation of Super Pixel Circuits with a Built-in LDO Regulator in a Pixel Readout ASIC for Hybrid X-ray Imaging Detectors,10.1109/NSS/MIC44845.2022.10399051,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10399051,0
4,74,A Successive Approximation Recursive Digital Low-Dropout Voltage Regulator With PD Compensation and Sub-LSB Duty Control,10.1109/JSSC.2017.2766215,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8116757,0
4,75,Analysis of Operational Amplifier Topologies for a Low Power Analog to Digital Converter,10.1109/ICDCOT61034.2024.10515483,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10515483,0
4,76,Analysis and control of Buck-Boost Chopper type AC voltage regulator,10.1109/IPEMC.2009.5157570,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5157570,0
4,77,Analysis and control of Buck-Boost Chopper type AC voltage regulator,10.1109/IPEMC.2009.5157534,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5157534,0
4,78,An 80mA Capacitor-Less LDO with 6.5µA Quiescent Current and No Frequency Compensation Using Adaptive-Deadzone Ring Amplifier,10.1109/A-SSCC47793.2019.9056970,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9056970,0
4,79,Current DAC Based -40dB PSRR Configurable Output LDO in BCD Technology,10.1109/VLSID.2019.00073,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8710985,0
4,80,"An Energy-Efficient Graphics Processor in 14-nm Tri-Gate CMOS Featuring Integrated Voltage Regulators for Fine-Grain DVFS, Retentive Sleep, and  ${V}_{\text{MIN}}$  Optimization",10.1109/JSSC.2018.2875097,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8527541,0
4,81,Design and analysis of the compensating capacitor charging algorithm for active filtering systems,10.1109/EPEPEMC.2016.7752112,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7752112,0
4,82,A smart capless voltage regulator for very high bandwidth A/D and D/A converters in a standard 28nm CMOS process,10.1109/BEC.2016.7743724,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7743724,0
4,83,Calculation of regulators for the problems of mechatronics by means of the numerical optimization method,10.1109/APEIE.2014.7040784,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7040784,0
4,84,Design for high EMC immunity of an alternator voltage regulator integrated circuit,10.1109/APEMC.2012.6238004,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6238004,0
4,85,An enhanced light-load efficiency step down regulator with fine step frequency scaling,10.1109/ISCAS.2016.7539149,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7539149,0
4,86,Ultra Low Power Analog Front-End for UHF RFID Transponder,10.1109/ISCIT.2006.339969,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4141408,0
4,87,A Self-Sustaining Integrated CMOS Regulator for Solar and HF RFID Energy Harvesting Systems,10.1109/JESTPE.2014.2314479,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6780987,0
4,88,A Desing of Digital Synchronization System for a Three-Phase Alternating Current Regulator: Case study: Highly inductive loads,10.1109/ROPEC.2018.8661393,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8661393,0
4,89,An On-Chip Power Supply Regulator to Reduce the Switching Noise,10.1109/TEMC.2010.2052053,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5613928,0
4,90,An analytic and computer study of the jump phenomenon in ferroresonant regulators,10.1109/TMAG.1971.1067120,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1067120,0
4,91,Analysis of Radiation Effects in and Hardening of Integrated Circuit Voltage Regulators,10.1109/TNS.1969.4325525,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4325525,0
4,92,"Analysis of RFI effects in voltage regulator ICs: measurement techniques, picking capability prediction and protection methods",10.1109/ISEMC.2000.875599,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=875599,0
4,93,All Digital Linear Voltage Regulator for Super- to Near-Threshold Operation,10.1109/TVLSI.2011.2143438,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5767535,0
4,94,Fully integrated power management unit (PMU) using NMOS Low Dropout regulators,10.1109/EUROCON.2013.6625168,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6625168,0
4,95,Performance Degradation Monitoring for Analog Circuits Using Lightweight Built-in Components,10.1109/VTS52500.2021.9794141,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9794141,0
4,96,"A 100-mA, 99.11% Current Efficiency, 2-mVpp Ripple Digitally Controlled LDO With Active Ripple Suppression",10.1109/TVLSI.2016.2596708,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7548368,0
4,97,A low-power analog front end of passive UHF RFID tag IC for EPC™ C1G2,10.1109/ASICON.2009.5351346,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5351346,0
4,98,A Low-Dropout Regulator With Smooth Peak Current Control Topology for Overcurrent Protection,10.1109/TPEL.2010.2040197,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5378640,0
4,99,A Capacitor-Less Digital LDO Regulator With Synthesizable PID Controller Achieving 99.75% Efficiency and 93.3-ps Response Time in 65 nm,10.1109/TCSII.2023.3257686,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10071546,0
5,0,Laboratory implementation of Automatic Voltage Regulator,10.1109/PESTSE.2016.7516477,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7516477,0
5,1,Do-it-Yourself Linear DC Variable Power Supply with Digital Electronic Controller for High Precision Regulated Supply,10.1109/ICRAIE56454.2022.10054335,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10054335,0
5,2,Predictive Digital Control for Voltage Regulation Module Applications,10.1109/PEDS.2005.1619656,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1619656,0
5,3,Models for PIM digital redesign of a stepping motor current regulator,,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1491425,0
5,4,DC-DC Converter and Rectifier with Resonator for Solar and Wireless Charging in Advanced Driver Assistance Systems,10.1109/IFEEC47410.2019.9015102,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9015102,0
5,5,Development of a high performance single-phase voltage regulator composed of 3 arms bridge,10.1109/ISIE.1999.798698,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=798698,0
5,6,Investigation of Single-Event Transients in Linear Voltage Regulators,10.1109/TNS.2008.2007800,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4723744,0
5,7,A 1.8-V 1.9-ppm/°C 0.042% Inaccuracy CMOS Bandgap Reference with Curvature Compensation,10.1109/ICICM59499.2023.10365866,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10365866,0
5,8,Linear-Non-Linear Control Applied in Multiphase VRM,10.1109/PESC.2005.1581735,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1581735,0
5,9,A sensing and regulation concept for high end dimming ballasts,10.1109/IAS.2003.1257614,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1257614,0
5,10,Implementation of indirect current control for a active DC traction substation experimental model,10.1109/OPTIM.2017.7975039,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7975039,0
5,11,A Fully Integrated Low-Dropout Regulator With Differentiator-Based Active Zero Compensation,10.1109/TCSI.2018.2833162,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8418755,0
5,12,AC series voltage regulator for permanent magnet generators,10.1109/SPEEDAM.2010.5542151,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5542151,0
5,13,Performance test and data acquisition of voltage regulator for automotive alternator,10.1109/TMEE.2011.6199300,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6199300,0
5,14,A low-power digital PWM DC/DC converter based on passive sigma-delta modulator,10.1109/ISCAS.2005.1465476,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1465476,0
5,15,"A mixed digital-analog 16 b microcontroller with 0.5 Mb flash memory, on-chip power supply, physical network interface, and 40 V I/O for automotive single-chip mechatronics",10.1109/ISSCC.2000.839810,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839810,0
5,16,The Matlab/Simulink modeling and numerical simulation of an analogue capacitive micro-accelerometer. Part 2: Closed loop,10.1109/MEMSTECH.2008.4558756,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4558756,0
5,17,Digital LDO with analog-assisted dynamic reference correction for fast and accurate load regulation,10.1109/MWSCAS.2017.8053036,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8053036,0
5,18,A 0.76V Vin Triode Region 4A Analog LDO with Distributed Gain Enhancement and Dynamic Load-Current Tracking in Intel 4 CMOS Featuring Active Feedforward Ripple Shaping and On-Chip Power Noise Analyzer,10.1109/ISSCC42614.2022.9731792,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9731792,0
5,19,Ultrasonically Powered and Controlled Microsystem for Dual-Wavelength Optogenetics With a Multiload Regulation Scheme,10.1109/LSSC.2023.3239601,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10025835,0
5,20,Supervisory Circuits for Low-Frequency Monitoring of a Communication SoC,10.1109/MWSCAS.2019.8885315,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8885315,0
5,21,A dual-axis MEMS vibratory gyroscope ASIC with 0.0061°/s/VHz noise floor over 480 Hz bandwidth,10.1109/ASSCC.2017.8240206,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8240206,0
5,22,A subscriber line interface circuit with an internal switching regulator,10.1109/ISSCC.1983.1156555,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1156555,0
5,23,A 2–8 GHz Wideband Dually Frequency-Tuned Ring-VCO With a Scalable ${\rm K} _{\rm VCO}$,10.1109/LMWC.2013.2280641,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6609135,0
5,24,An adaptive control method for two-phase DC/DC converter,10.1109/PEDS.2009.5385762,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5385762,0
5,25,An On-die Oscilloscope for System-Level ESD Noise Monitoring,10.1109/ISEMC.2019.8825235,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8825235,0
5,26,A 1.55-mW 2-GHz ERBW 7-b 800-MS/s Pipelined SAR ADC in 28-nm CMOS Using a 7T Dynamic Residue Amplifier,10.1109/LSSC.2022.3166753,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9755977,0
5,27,"High-PSR LDOs: Variations, Improvements, and Best Compromise",10.1109/TCSII.2021.3130641,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9627107,0
5,28,A Capacitor-less Hybrid LDO for Low Frequency Supply Noise Suppression Achieving 99.87% Efficiency and 3.32ps Response Time in 65nm,10.1109/ISCAS58744.2024.10558242,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10558242,0
5,29,A Hybrid Scheme for On-Chip Voltage Regulation in System-On-a-Chip (SOC),10.1109/TVLSI.2010.2072997,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5599893,0
5,30,A frequency compensation scheme for LDO voltage regulators,10.1109/TCSI.2004.829239,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1304961,0
5,31,"A 0.6-1 V $\mathrm{V}_{\text{IN}}$ Soft-Switching Low Dropout Regulator with 31.3 A/mm2 Current Density, 99.99% Current Efficiency, and 2.04 fs FoM",10.1109/VLSITechnologyandCir46783.2024.10631485,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10631485,0
5,32,An improved dead-beat rectifier regulator using a neural net predictor,10.1109/PESC.1994.373872,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=373872,0
5,33,A general HDL-A model of a DC-DC switching regulator core,10.1109/ICECS.1999.814494,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=814494,0
5,34,Synchronous voltage regulator for resonant DC link converter-fed AC motor drives,10.1109/IECON.1994.397807,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=397807,0
5,35,Towards Provably-Secure Analog and Mixed-Signal Locking Against Overproduction,10.1109/TETC.2020.3025561,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9204383,0
5,36,Energy and Power Consumption Analysis of a Wireless Sensor Node without a Voltage Regulator,10.1109/ICITR51448.2020.9310847,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9310847,0
5,37,A Sampling Analogue Computer,10.1109/JRPROC.1952.273823,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4051000,0
5,38,Analog Computer Systems in Blending Processes,10.1109/IRE-IE.1962.5007086,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5007086,0
5,39,Analysis of a Motor Speed-Control System with an Analog Computer,10.1109/IRE-IE.1958.5007811,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5007811,0
5,40,Design of an on-chip linear-assisted DC-DC voltage regulator,10.1109/ICECS.2013.6815427,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6815427,0
5,41,14.7 A Modular Hybrid LDO with Fast Load-Transient Response and Programmable PSRR in 14nm CMOS Featuring Dynamic Clamp Tuning and Time-Constant Compensation,10.1109/ISSCC.2019.8662343,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8662343,0
5,42,An External Capacitorless Low-Dropout Regulator With High PSR at All Frequencies From 10 kHz to 1 GHz Using an Adaptive Supply-Ripple Cancellation Technique,10.1109/JSSC.2018.2841984,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8386855,0
5,43,Digitally Controlled Low-Dropout Regulator with Fast-Transient and Autotuning Algorithms,10.1109/TPEL.2012.2230025,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6363610,0
5,44,Methodology Towards Sub-ppm Testing of Analog and Mixed-Signal ICs for Cyber-Physical Systems,10.1109/ISCAS.2018.8351870,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8351870,0
5,45,A 110 nA Voltage Regulator System With Dynamic Bandwidth Boosting for RFID Systems,10.1109/JSSC.2006.881015,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1683893,0
5,46,A 200-ps-Response-Time Output-Capacitorless Low-Dropout Regulator With Unity-Gain Bandwidth >100 MHz in 130-nm CMOS,10.1109/TPEL.2017.2711017,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7937884,0
5,47,An analogue behavioral macromodel construction,10.1109/ISSE.2001.931035,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=931035,0
5,48,Digital-to-Analog Hardware Trojan Attacks,10.1109/TCSI.2021.3116806,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9573320,0
5,49,A multi-phase VCO quantizer based adaptive digital LDO in 65nm CMOS technology,10.1109/ISCAS.2017.8050960,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8050960,0
5,50,Design of compact controller and power module for corrosion and marine growth prevention,10.1109/ICIInfS.2012.6304828,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6304828,0
5,51,Model-based functional verification,10.1145/1837274.1837380,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5523173,0
5,52,A feasibility study of high-frequency buck regulators in nanometer CMOS technologies,10.1109/DCAS.2009.5505767,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5505767,0
5,53,Analog-to-digital converter architectures for digital controller of high-frequency power converters,10.1109/IECON.2006.347576,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4153030,0
5,54,Analysis of a Motor Speed-Control System with an Analog Computer,10.1109/TPGPT.1957.1135521,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1135521,0
5,55,Design and optimization for CMOS analog hearing aid circuit,10.1109/IECON.2004.1432178,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1432178,0
5,56,A space vector-based rectifier regulator for AC/DC/AC converters,10.1109/63.208497,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=208497,0
5,57,An improved deadbeat rectifier regulator using a neural net predictor,10.1109/63.391949,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=391949,0
5,58,A compact AC/AC voltage regulator based on an AC/AC high frequency flyback converter,10.1109/PESC.1991.162774,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=162774,0
5,59,Study of Intermittent Bifurcations and Chaos in Buck-Boost Converters with Input regulators,10.1109/PESA.2006.343112,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4147825,0
5,60,A new method for multiplying the Miller capacitance using active components [voltage regulator example],10.1109/CICC.2003.1249489,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1249489,0
5,61,An on-chip programmable multichannel power supply for a lab-on-chip platform,10.1109/ISBB.2014.6820897,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6820897,0
5,62,A Fully-Integrated Low-Dropout Regulator With Full-Spectrum Power Supply Rejection,10.1109/TCSI.2014.2380644,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7001720,0
5,63,A Fully Integrated FVF-Based Low-Dropout Regulator With Wide Load Capacitance and Current Ranges,10.1109/TPEL.2019.2904622,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8665872,0
5,64,Sleep-mode amplifier,10.1109/BIPOL.1991.161004,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=161004,0
5,65,A 0.5-V Capless LDO With 30-dB PSRR at 10-kHz Using a Lightweight Local Generated Supply,10.1109/TCSII.2019.2954700,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8907410,0
5,66,Analog Global MPPT Techniques for Complex I-V Curves,10.1109/ESPC59009.2023.10298123,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10298123,0
5,67,Realization of an analogue voltage mode control approach for a DC/DC step-up converter,10.1109/MMCS.2009.5256693,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5256693,0
5,68,A Capacitor-less Digital LDO using Ripple-Frequency-Adaptive Time-domain Digital Pre-distortion Technique,10.1109/A-SSCC56115.2022.9980762,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9980762,0
5,69,Instruction-Cycle-Based Dynamic Voltage Scaling Power Management for Low-Power Digital Signal Processor With 53% Power Savings,10.1109/JSSC.2013.2274885,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6578604,0
5,70,Turning a toy into a didactic industrial regulator,10.1109/CDC.2005.1582689,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1582689,0
5,71,A 245-mA Digitally Assisted Dual-Loop Low-Dropout Regulator,10.1109/JSSC.2020.2987718,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9083960,0
5,72,Modular high precision high current source for special applications — Simulation and verification,10.1109/CPE.2016.7544225,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7544225,0
5,73,Study on television white space in Indonesia,10.1109/ICRAMET.2017.8253160,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8253160,0
5,74,A 90nA quiescent current 1.5V–5V 50mA asynchronous folding LDO using dual loop control,10.1109/ASSCC.2016.7844175,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7844175,0
5,75,A compact RF / analog front-end for microwave RFID transponders,10.1109/SCD.2011.6068752,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6068752,0
5,76,Digital Control of Switching and Linear Integrated Voltage Regulators,10.1109/CICC48029.2020.9075934,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9075934,0
5,77,Displacement Damage Testing of Intersil Analog and Power Management Parts,10.1109/NSREC.2016.7891711,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7891711,0
5,78,EMI resisting LDO voltage regulator with integrated current monitor,10.1109/EMCCompo.2013.6735182,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6735182,0
5,79,Embedded hybrid LDO topologies for digital load circuits,10.1109/APCCAS.2016.7803891,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7803891,0
5,80,A Design of Low-Voltage and Low-Power Analog Front-End for Passive UHF RFID Tag,10.1109/ICET58434.2023.10211605,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10211605,0
5,81,High-Reliability Solar Array Regulator for Deep Space Exploration Micro-Satellites,10.1109/ACCESS.2023.3310274,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10234716,0
5,82,Nonlinear AVR Control Algorithm for Synchronous Generator Using OPAL-RT,10.1109/ETCM48019.2019.9014879,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9014879,0
5,83,A Fault-Tolerant Area-Efficient Current-Mode ADC for Multiple-Valued Neural Networks,10.1109/ISMVL.2012.31,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6214817,0
5,84,An NMOS-LDO Regulated Switched-Capacitor DC–DC Converter With Fast-Response Adaptive-Phase Digital Control,10.1109/TPEL.2015.2420572,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7080886,0
5,85,A synthesizable time-based LDO using digital standard cells and analog pass transistor,10.1109/ESSCIRC.2017.8094578,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8094578,0
5,86,A 0.9-μA Quiescent Current High PSRR Low Dropout Regulator Using a Capacitive Feed-Forward Ripple Cancellation Technique,10.1109/JSSC.2022.3161014,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9745733,0
5,87,Analysis and Design of Integrated Voltage Regulators for Supply Noise Rejection During System-Level ESD,10.1109/TCSI.2020.3004818,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9130753,0
5,88,A Fast Prototyping Framework for Analog Layout Migration With Planar Preservation,10.1109/TCAD.2015.2418312,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7078859,0
5,89,Decomposability and Parallel Computation of Multi-Agent LQR,10.23919/ACC50511.2021.9483338,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9483338,0
5,90,The SEE Test Results of the different analog devices,10.1109/RADECS53308.2021.9954521,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9954521,0
5,91,Design of a Current Regulator with Extended Bandwidth for Servo Motor Drive,10.1109/PCCON.2007.373134,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4239324,0
5,92,Digital Defect Based Built-in Self-Test for Low Dropout Voltage Regulators,10.1109/ETS48528.2020.9131577,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9131577,0
5,93,gm/Id Methodology Based Programmable LDO Design Process,10.1109/ICCIT60459.2023.10441048,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10441048,0
5,94,Wide-Loading-Range Fully Integrated LDR With a Power-Supply Ripple Injection Filter,10.1109/TCSII.2012.2195061,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6196199,0
5,95,Analysis of single-event transients in analog circuits,10.1109/23.903817,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=903817,0
5,96,Design and Implementation of A Sub-1V Analog Front-end for Passive UHF RFID Tag,10.1109/ITCA52113.2020.00143,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9422051,0
5,97,A Distributed Power Supply Scheme with Dropout Voltage in Range 6mv-500mv and a Low Overhead Retention Mode,10.1109/CICC60959.2024.10529011,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10529011,0
5,98,A novel analog implementation of capacitor charge balance controller with a practical extreme voltage detector,10.1109/APEC.2011.5744604,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5744604,0
5,99,"A Fast Transient LDO Regulator Featuring High PSRR Over 100-kHz Frequency Range With Adaptive, Dynamic Biasing, and Current Mode Feed-Forward Amplifier",10.1109/TCSII.2023.3329247,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10304368,0
