
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/programs/Xilinx_ISE_Design_Suite_v14.7/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/programs/Xilinx_ISE_Design_Suite_v14.7/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/programs/Xilinx_ISE_Design_Suite_v14.7/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {D:/eductaion/DCSE/6th Semester/DSD Lab/lab12/trafficlight/pa.fromNetlist.tcl}
# create_project -name trafficlight -dir "D:/eductaion/DCSE/6th Semester/DSD Lab/lab12/trafficlight/planAhead_run_1" -part xc6slx9csg324-2
create_project: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 441.391 ; gain = 73.008
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/eductaion/DCSE/6th Semester/DSD Lab/lab12/trafficlight/Traffic_lights.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/eductaion/DCSE/6th Semester/DSD Lab/lab12/trafficlight} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "Traffic_lights.ucf" [current_fileset -constrset]
Adding file 'D:/eductaion/DCSE/6th Semester/DSD Lab/lab12/trafficlight/Traffic_lights.ucf' to fileset 'constrs_1'
# add_files [list {Traffic_lights.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9csg324-2
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Traffic_lights.ngc ...
WARNING:NetListWriters:298 - No output is written to Traffic_lights.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus d1/count[100]_GND_2_o_mux_4_OUT<28 : 8>
   on block Traffic_lights is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus d1/count<100 : 0> on block
   Traffic_lights is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file Traffic_lights.edif ...
ngc2edif: Total memory usage is 4312732 kilobytes

Parsing EDIF File [./planAhead_run_1/trafficlight.data/cache/Traffic_lights_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/trafficlight.data/cache/Traffic_lights_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from D:/programs/Xilinx_ISE_Design_Suite_v14.7/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from D:/programs/Xilinx_ISE_Design_Suite_v14.7/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from D:/programs/Xilinx_ISE_Design_Suite_v14.7/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/programs/Xilinx_ISE_Design_Suite_v14.7/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/csg324/Package.xml
Loading io standards from D:/programs/Xilinx_ISE_Design_Suite_v14.7/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/programs/Xilinx_ISE_Design_Suite_v14.7/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/programs/Xilinx_ISE_Design_Suite_v14.7/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/eductaion/DCSE/6th Semester/DSD Lab/lab12/trafficlight/Traffic_lights.ucf]
Finished Parsing UCF File [D:/eductaion/DCSE/6th Semester/DSD Lab/lab12/trafficlight/Traffic_lights.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: af45c76f
link_design: Time (s): elapsed = 00:00:24 . Memory (MB): peak = 608.215 ; gain = 162.934
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed May 22 14:37:46 2024...
INFO: [Common 17-83] Releasing license: PlanAhead
