$date
  Fri May 10 18:52:10 2019
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux2to1_package $end
$upscope $end
$scope module tb $end
$var reg 1 ! s $end
$var reg 1 " w0 $end
$var reg 1 # w1 $end
$var reg 1 $ f $end
$scope module uut $end
$var reg 1 % s $end
$var reg 1 & w0 $end
$var reg 1 ' w1 $end
$var reg 1 ( f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
X!
X"
X#
X$
X%
X&
X'
X(
#1000000
0!
1"
0#
1$
0%
1&
0'
1(
#2000000
1!
0"
1#
1%
0&
1'
#3000000
0!
0$
0%
0(
#4000000
