Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Mar 23 19:27:32 2025
| Host         : DESKTOP-OBENCRP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    84          
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (84)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (136)
5. checking no_input_delay (6)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (84)
-------------------------
 There are 82 register/latch pins with no clock driven by root clock pin: clkdiv_instance/clk_out1_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clkdiv_instance/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (136)
--------------------------------------------------
 There are 136 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.488        0.000                      0                   49        0.177        0.000                      0                   49        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.488        0.000                      0                   48        0.177        0.000                      0                   48        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.790        0.000                      0                    1        0.930        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.704ns (21.296%)  route 2.602ns (78.704%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.549     5.070    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  MPG_instance/s_cnt_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     5.526 f  MPG_instance/s_cnt_out_reg[9]/Q
                         net (fo=2, routed)           0.857     6.384    MPG_instance/s_cnt_out_reg[9]
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.124     6.508 r  MPG_instance/s_dff1_out[4]_i_3/O
                         net (fo=1, routed)           0.821     7.329    MPG_instance/s_dff1_out[4]_i_3_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I5_O)        0.124     7.453 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.923     8.376    MPG_instance/s_en_in
    SLICE_X5Y22          FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.503    14.844    MPG_instance/clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X5Y22          FDRE (Setup_fdre_C_CE)      -0.205    14.864    MPG_instance/s_dff1_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -8.376    
  -------------------------------------------------------------------
                         slack                                  6.488    

Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.704ns (21.296%)  route 2.602ns (78.704%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.549     5.070    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  MPG_instance/s_cnt_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     5.526 f  MPG_instance/s_cnt_out_reg[9]/Q
                         net (fo=2, routed)           0.857     6.384    MPG_instance/s_cnt_out_reg[9]
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.124     6.508 r  MPG_instance/s_dff1_out[4]_i_3/O
                         net (fo=1, routed)           0.821     7.329    MPG_instance/s_dff1_out[4]_i_3_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I5_O)        0.124     7.453 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.923     8.376    MPG_instance/s_en_in
    SLICE_X5Y22          FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.503    14.844    MPG_instance/clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X5Y22          FDRE (Setup_fdre_C_CE)      -0.205    14.864    MPG_instance/s_dff1_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -8.376    
  -------------------------------------------------------------------
                         slack                                  6.488    

Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.704ns (21.296%)  route 2.602ns (78.704%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.549     5.070    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  MPG_instance/s_cnt_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     5.526 f  MPG_instance/s_cnt_out_reg[9]/Q
                         net (fo=2, routed)           0.857     6.384    MPG_instance/s_cnt_out_reg[9]
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.124     6.508 r  MPG_instance/s_dff1_out[4]_i_3/O
                         net (fo=1, routed)           0.821     7.329    MPG_instance/s_dff1_out[4]_i_3_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I5_O)        0.124     7.453 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.923     8.376    MPG_instance/s_en_in
    SLICE_X5Y22          FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.503    14.844    MPG_instance/clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X5Y22          FDRE (Setup_fdre_C_CE)      -0.205    14.864    MPG_instance/s_dff1_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -8.376    
  -------------------------------------------------------------------
                         slack                                  6.488    

Slack (MET) :             6.965ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.797ns  (logic 0.704ns (25.169%)  route 2.093ns (74.831%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.549     5.070    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  MPG_instance/s_cnt_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     5.526 f  MPG_instance/s_cnt_out_reg[9]/Q
                         net (fo=2, routed)           0.857     6.384    MPG_instance/s_cnt_out_reg[9]
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.124     6.508 r  MPG_instance/s_dff1_out[4]_i_3/O
                         net (fo=1, routed)           0.821     7.329    MPG_instance/s_dff1_out[4]_i_3_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I5_O)        0.124     7.453 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.415     7.867    MPG_instance/s_en_in
    SLICE_X8Y23          FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.435    14.776    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X8Y23          FDRE (Setup_fdre_C_CE)      -0.169    14.832    MPG_instance/s_dff1_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -7.867    
  -------------------------------------------------------------------
                         slack                                  6.965    

Slack (MET) :             6.965ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.797ns  (logic 0.704ns (25.169%)  route 2.093ns (74.831%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.549     5.070    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  MPG_instance/s_cnt_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     5.526 f  MPG_instance/s_cnt_out_reg[9]/Q
                         net (fo=2, routed)           0.857     6.384    MPG_instance/s_cnt_out_reg[9]
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.124     6.508 r  MPG_instance/s_dff1_out[4]_i_3/O
                         net (fo=1, routed)           0.821     7.329    MPG_instance/s_dff1_out[4]_i_3_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I5_O)        0.124     7.453 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.415     7.867    MPG_instance/s_en_in
    SLICE_X8Y23          FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.435    14.776    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X8Y23          FDRE (Setup_fdre_C_CE)      -0.169    14.832    MPG_instance/s_dff1_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -7.867    
  -------------------------------------------------------------------
                         slack                                  6.965    

Slack (MET) :             7.623ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 1.692ns (71.476%)  route 0.675ns (28.524%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.551     5.072    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  MPG_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.456     5.528 r  MPG_instance/s_cnt_out_reg[1]/Q
                         net (fo=2, routed)           0.666     6.194    MPG_instance/s_cnt_out_reg[1]
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.868 r  MPG_instance/s_cnt_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.868    MPG_instance/s_cnt_out_reg[0]_i_1__0_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  MPG_instance/s_cnt_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     6.991    MPG_instance/s_cnt_out_reg[4]_i_1__0_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.105 r  MPG_instance/s_cnt_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.105    MPG_instance/s_cnt_out_reg[8]_i_1__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.439 r  MPG_instance/s_cnt_out_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.439    MPG_instance/s_cnt_out_reg[12]_i_1__0_n_6
    SLICE_X9Y26          FDRE                                         r  MPG_instance/s_cnt_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.435    14.776    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  MPG_instance/s_cnt_out_reg[13]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X9Y26          FDRE (Setup_fdre_C_D)        0.062    15.063    MPG_instance/s_cnt_out_reg[13]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -7.439    
  -------------------------------------------------------------------
                         slack                                  7.623    

Slack (MET) :             7.644ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 1.671ns (71.221%)  route 0.675ns (28.779%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.551     5.072    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  MPG_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.456     5.528 r  MPG_instance/s_cnt_out_reg[1]/Q
                         net (fo=2, routed)           0.666     6.194    MPG_instance/s_cnt_out_reg[1]
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.868 r  MPG_instance/s_cnt_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.868    MPG_instance/s_cnt_out_reg[0]_i_1__0_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  MPG_instance/s_cnt_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     6.991    MPG_instance/s_cnt_out_reg[4]_i_1__0_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.105 r  MPG_instance/s_cnt_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.105    MPG_instance/s_cnt_out_reg[8]_i_1__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.418 r  MPG_instance/s_cnt_out_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.418    MPG_instance/s_cnt_out_reg[12]_i_1__0_n_4
    SLICE_X9Y26          FDRE                                         r  MPG_instance/s_cnt_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.435    14.776    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  MPG_instance/s_cnt_out_reg[15]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X9Y26          FDRE (Setup_fdre_C_D)        0.062    15.063    MPG_instance/s_cnt_out_reg[15]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                  7.644    

Slack (MET) :             7.695ns  (required time - arrival time)
  Source:                 SSD_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 1.732ns (73.352%)  route 0.629ns (26.648%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.618     5.139    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  SSD_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  SSD_instance/s_cnt_out_reg[1]/Q
                         net (fo=1, routed)           0.629     6.286    SSD_instance/s_cnt_out_reg_n_0_[1]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.943 r  SSD_instance/s_cnt_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.943    SSD_instance/s_cnt_out_reg[0]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.060 r  SSD_instance/s_cnt_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.060    SSD_instance/s_cnt_out_reg[4]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.177 r  SSD_instance/s_cnt_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.177    SSD_instance/s_cnt_out_reg[8]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.500 r  SSD_instance/s_cnt_out_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.500    SSD_instance/s_cnt_out_reg[12]_i_1_n_6
    SLICE_X64Y28         FDRE                                         r  SSD_instance/s_cnt_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.507    14.848    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  SSD_instance/s_cnt_out_reg[13]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y28         FDRE (Setup_fdre_C_D)        0.109    15.196    SSD_instance/s_cnt_out_reg[13]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                  7.695    

Slack (MET) :             7.703ns  (required time - arrival time)
  Source:                 SSD_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 1.724ns (73.261%)  route 0.629ns (26.739%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.618     5.139    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  SSD_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  SSD_instance/s_cnt_out_reg[1]/Q
                         net (fo=1, routed)           0.629     6.286    SSD_instance/s_cnt_out_reg_n_0_[1]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.943 r  SSD_instance/s_cnt_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.943    SSD_instance/s_cnt_out_reg[0]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.060 r  SSD_instance/s_cnt_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.060    SSD_instance/s_cnt_out_reg[4]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.177 r  SSD_instance/s_cnt_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.177    SSD_instance/s_cnt_out_reg[8]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.492 r  SSD_instance/s_cnt_out_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.492    SSD_instance/s_cnt_out_reg[12]_i_1_n_4
    SLICE_X64Y28         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.507    14.848    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y28         FDRE (Setup_fdre_C_D)        0.109    15.196    SSD_instance/s_cnt_out_reg[15]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                  7.703    

Slack (MET) :             7.718ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 1.597ns (70.284%)  route 0.675ns (29.716%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.551     5.072    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  MPG_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.456     5.528 r  MPG_instance/s_cnt_out_reg[1]/Q
                         net (fo=2, routed)           0.666     6.194    MPG_instance/s_cnt_out_reg[1]
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.868 r  MPG_instance/s_cnt_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.868    MPG_instance/s_cnt_out_reg[0]_i_1__0_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  MPG_instance/s_cnt_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     6.991    MPG_instance/s_cnt_out_reg[4]_i_1__0_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.105 r  MPG_instance/s_cnt_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.105    MPG_instance/s_cnt_out_reg[8]_i_1__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.344 r  MPG_instance/s_cnt_out_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.344    MPG_instance/s_cnt_out_reg[12]_i_1__0_n_5
    SLICE_X9Y26          FDRE                                         r  MPG_instance/s_cnt_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.435    14.776    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  MPG_instance/s_cnt_out_reg[14]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X9Y26          FDRE (Setup_fdre_C_D)        0.062    15.063    MPG_instance/s_cnt_out_reg[14]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                  7.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff1_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff2_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.583     1.466    MPG_instance/clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  MPG_instance/s_dff1_out_reg[0]/Q
                         net (fo=1, routed)           0.116     1.723    MPG_instance/s_dff1_out[0]
    SLICE_X5Y24          FDRE                                         r  MPG_instance/s_dff2_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.848     1.975    MPG_instance/clk_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  MPG_instance/s_dff2_out_reg[0]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.070     1.546    MPG_instance/s_dff2_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SSD_instance/s_cnt_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  SSD_instance/s_cnt_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  SSD_instance/s_cnt_out_reg[10]/Q
                         net (fo=1, routed)           0.114     1.747    SSD_instance/s_cnt_out_reg_n_0_[10]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  SSD_instance/s_cnt_out_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    SSD_instance/s_cnt_out_reg[8]_i_1_n_5
    SLICE_X64Y27         FDRE                                         r  SSD_instance/s_cnt_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.853     1.980    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  SSD_instance/s_cnt_out_reg[10]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.134     1.602    SSD_instance/s_cnt_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SSD_instance/s_cnt_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.582     1.465    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  SSD_instance/s_cnt_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  SSD_instance/s_cnt_out_reg[2]/Q
                         net (fo=1, routed)           0.114     1.744    SSD_instance/s_cnt_out_reg_n_0_[2]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.854 r  SSD_instance/s_cnt_out_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    SSD_instance/s_cnt_out_reg[0]_i_1_n_5
    SLICE_X64Y25         FDRE                                         r  SSD_instance/s_cnt_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.850     1.977    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  SSD_instance/s_cnt_out_reg[2]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.134     1.599    SSD_instance/s_cnt_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SSD_instance/s_cnt_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.583     1.466    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  SSD_instance/s_cnt_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  SSD_instance/s_cnt_out_reg[6]/Q
                         net (fo=1, routed)           0.114     1.745    SSD_instance/s_cnt_out_reg_n_0_[6]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.855 r  SSD_instance/s_cnt_out_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    SSD_instance/s_cnt_out_reg[4]_i_1_n_5
    SLICE_X64Y26         FDRE                                         r  SSD_instance/s_cnt_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     1.978    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  SSD_instance/s_cnt_out_reg[6]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    SSD_instance/s_cnt_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 MPG_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.554     1.437    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  MPG_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  MPG_instance/s_cnt_out_reg[15]/Q
                         net (fo=2, routed)           0.117     1.695    MPG_instance/s_cnt_out_reg[15]
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  MPG_instance/s_cnt_out_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.803    MPG_instance/s_cnt_out_reg[12]_i_1__0_n_4
    SLICE_X9Y26          FDRE                                         r  MPG_instance/s_cnt_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.821     1.948    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  MPG_instance/s_cnt_out_reg[15]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X9Y26          FDRE (Hold_fdre_C_D)         0.105     1.542    MPG_instance/s_cnt_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 MPG_instance/s_cnt_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.554     1.437    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  MPG_instance/s_cnt_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  MPG_instance/s_cnt_out_reg[3]/Q
                         net (fo=2, routed)           0.117     1.695    MPG_instance/s_cnt_out_reg[3]
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  MPG_instance/s_cnt_out_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.803    MPG_instance/s_cnt_out_reg[0]_i_1__0_n_4
    SLICE_X9Y23          FDRE                                         r  MPG_instance/s_cnt_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.821     1.948    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  MPG_instance/s_cnt_out_reg[3]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X9Y23          FDRE (Hold_fdre_C_D)         0.105     1.542    MPG_instance/s_cnt_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MPG_instance/s_cnt_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y24          FDRE                                         r  MPG_instance/s_cnt_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141     1.577 r  MPG_instance/s_cnt_out_reg[7]/Q
                         net (fo=2, routed)           0.119     1.696    MPG_instance/s_cnt_out_reg[7]
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  MPG_instance/s_cnt_out_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.804    MPG_instance/s_cnt_out_reg[4]_i_1__0_n_4
    SLICE_X9Y24          FDRE                                         r  MPG_instance/s_cnt_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.820     1.947    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y24          FDRE                                         r  MPG_instance/s_cnt_out_reg[7]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X9Y24          FDRE (Hold_fdre_C_D)         0.105     1.541    MPG_instance/s_cnt_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MPG_instance/s_cnt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  MPG_instance/s_cnt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141     1.577 r  MPG_instance/s_cnt_out_reg[11]/Q
                         net (fo=2, routed)           0.120     1.697    MPG_instance/s_cnt_out_reg[11]
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  MPG_instance/s_cnt_out_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.805    MPG_instance/s_cnt_out_reg[8]_i_1__0_n_4
    SLICE_X9Y25          FDRE                                         r  MPG_instance/s_cnt_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.820     1.947    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  MPG_instance/s_cnt_out_reg[11]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X9Y25          FDRE (Hold_fdre_C_D)         0.105     1.541    MPG_instance/s_cnt_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSD_instance/s_cnt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  SSD_instance/s_cnt_out_reg[14]/Q
                         net (fo=14, routed)          0.127     1.759    SSD_instance/p_0_in[0]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  SSD_instance/s_cnt_out_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    SSD_instance/s_cnt_out_reg[12]_i_1_n_5
    SLICE_X64Y28         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.854     1.981    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.134     1.602    SSD_instance/s_cnt_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 MPG_instance/s_cnt_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.804%)  route 0.116ns (31.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  MPG_instance/s_cnt_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141     1.577 r  MPG_instance/s_cnt_out_reg[8]/Q
                         net (fo=2, routed)           0.116     1.693    MPG_instance/s_cnt_out_reg[8]
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.808 r  MPG_instance/s_cnt_out_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.808    MPG_instance/s_cnt_out_reg[8]_i_1__0_n_7
    SLICE_X9Y25          FDRE                                         r  MPG_instance/s_cnt_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.820     1.947    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  MPG_instance/s_cnt_out_reg[8]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X9Y25          FDRE (Hold_fdre_C_D)         0.105     1.541    MPG_instance/s_cnt_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y23    MPG_instance/s_cnt_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y25    MPG_instance/s_cnt_out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y25    MPG_instance/s_cnt_out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y26    MPG_instance/s_cnt_out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y26    MPG_instance/s_cnt_out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y26    MPG_instance/s_cnt_out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y26    MPG_instance/s_cnt_out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y23    MPG_instance/s_cnt_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y23    MPG_instance/s_cnt_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y23    MPG_instance/s_cnt_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y23    MPG_instance/s_cnt_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y25    MPG_instance/s_cnt_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y25    MPG_instance/s_cnt_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y25    MPG_instance/s_cnt_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y25    MPG_instance/s_cnt_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y26    MPG_instance/s_cnt_out_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y26    MPG_instance/s_cnt_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y26    MPG_instance/s_cnt_out_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y26    MPG_instance/s_cnt_out_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y23    MPG_instance/s_cnt_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y23    MPG_instance/s_cnt_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y25    MPG_instance/s_cnt_out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y25    MPG_instance/s_cnt_out_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y25    MPG_instance/s_cnt_out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y25    MPG_instance/s_cnt_out_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y26    MPG_instance/s_cnt_out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y26    MPG_instance/s_cnt_out_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y26    MPG_instance/s_cnt_out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y26    MPG_instance/s_cnt_out_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.930ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.790ns  (required time - arrival time)
  Source:                 MPG_instance/s_dff2_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_instance/clk_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.606ns (23.858%)  route 1.934ns (76.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.615     5.136    MPG_instance/clk_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  MPG_instance/s_dff2_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 f  MPG_instance/s_dff2_out_reg[0]/Q
                         net (fo=21, routed)          1.579     7.171    MPG_instance/Q[0]
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.150     7.321 f  MPG_instance/clk_i_2/O
                         net (fo=2, routed)           0.355     7.676    clkdiv_instance/reset
    SLICE_X4Y31          FDCE                                         f  clkdiv_instance/clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.507    14.848    clkdiv_instance/clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  clkdiv_instance/clk_reg/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X4Y31          FDCE (Recov_fdce_C_CLR)     -0.607    14.466    clkdiv_instance/clk_reg
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                  6.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff3_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_instance/clk_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.189ns (23.287%)  route 0.623ns (76.713%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    MPG_instance/clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  MPG_instance/s_dff3_out_reg[0]/Q
                         net (fo=20, routed)          0.492     2.101    MPG_instance/s_dff3_out_reg[0]_0[0]
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.048     2.149 f  MPG_instance/clk_i_2/O
                         net (fo=2, routed)           0.131     2.280    clkdiv_instance/reset
    SLICE_X4Y31          FDCE                                         f  clkdiv_instance/clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.855     1.982    clkdiv_instance/clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  clkdiv_instance/clk_reg/C
                         clock pessimism             -0.478     1.504    
    SLICE_X4Y31          FDCE (Remov_fdce_C_CLR)     -0.154     1.350    clkdiv_instance/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.930    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           158 Endpoints
Min Delay           158 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Vcount_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            R_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.845ns  (logic 2.771ns (31.328%)  route 6.074ns (68.672%))
  Logic Levels:           11  (CARRY4=5 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDCE                         0.000     0.000 r  Vcount_reg[5]/C
    SLICE_X5Y20          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Vcount_reg[5]/Q
                         net (fo=15, routed)          1.612     2.068    Vcount_reg_n_0_[5]
    SLICE_X3Y19          LUT2 (Prop_lut2_I0_O)        0.124     2.192 r  CoordX[1]_i_71/O
                         net (fo=1, routed)           0.000     2.192    CoordX[1]_i_71_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.590 r  CoordX_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000     2.590    CoordX_reg[1]_i_60_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  CoordX_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000     2.704    CoordX_reg[1]_i_53_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.943 r  CoordX_reg[1]_i_46/O[2]
                         net (fo=3, routed)           0.862     3.805    CoordX_reg[1]_i_46_n_5
    SLICE_X2Y20          LUT4 (Prop_lut4_I3_O)        0.302     4.107 r  CoordX[1]_i_23/O
                         net (fo=1, routed)           0.000     4.107    CoordX[1]_i_23_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.483 r  CoordX_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.483    CoordX_reg[1]_i_10_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.702 r  CoordX_reg[1]_i_22/O[0]
                         net (fo=1, routed)           0.824     5.526    CoordX_reg[1]_i_22_n_7
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.295     5.821 r  CoordX[1]_i_8/O
                         net (fo=1, routed)           0.585     6.406    CoordX[1]_i_8_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I2_O)        0.124     6.530 r  CoordX[1]_i_3/O
                         net (fo=4, routed)           1.159     7.689    CoordX[1]_i_3_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.124     7.813 r  R[3]_i_2/O
                         net (fo=4, routed)           1.032     8.845    R[3]_i_2_n_0
    SLICE_X4Y25          FDRE                                         r  R_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            R_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.844ns  (logic 2.799ns (31.648%)  route 6.045ns (68.352%))
  Logic Levels:           11  (CARRY4=5 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDCE                         0.000     0.000 r  Vcount_reg[5]/C
    SLICE_X5Y20          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Vcount_reg[5]/Q
                         net (fo=15, routed)          1.612     2.068    Vcount_reg_n_0_[5]
    SLICE_X3Y19          LUT2 (Prop_lut2_I0_O)        0.124     2.192 r  CoordX[1]_i_71/O
                         net (fo=1, routed)           0.000     2.192    CoordX[1]_i_71_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.590 r  CoordX_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000     2.590    CoordX_reg[1]_i_60_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  CoordX_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000     2.704    CoordX_reg[1]_i_53_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.943 r  CoordX_reg[1]_i_46/O[2]
                         net (fo=3, routed)           0.862     3.805    CoordX_reg[1]_i_46_n_5
    SLICE_X2Y20          LUT4 (Prop_lut4_I3_O)        0.302     4.107 r  CoordX[1]_i_23/O
                         net (fo=1, routed)           0.000     4.107    CoordX[1]_i_23_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.483 r  CoordX_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.483    CoordX_reg[1]_i_10_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.702 r  CoordX_reg[1]_i_22/O[0]
                         net (fo=1, routed)           0.824     5.526    CoordX_reg[1]_i_22_n_7
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.295     5.821 r  CoordX[1]_i_8/O
                         net (fo=1, routed)           0.585     6.406    CoordX[1]_i_8_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I2_O)        0.124     6.530 r  CoordX[1]_i_3/O
                         net (fo=4, routed)           1.159     7.689    CoordX[1]_i_3_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I2_O)        0.152     7.841 r  R[2]_i_1/O
                         net (fo=2, routed)           1.003     8.844    R[2]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  R_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            R_reg[3]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.840ns  (logic 2.771ns (31.347%)  route 6.069ns (68.653%))
  Logic Levels:           11  (CARRY4=5 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDCE                         0.000     0.000 r  Vcount_reg[5]/C
    SLICE_X5Y20          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Vcount_reg[5]/Q
                         net (fo=15, routed)          1.612     2.068    Vcount_reg_n_0_[5]
    SLICE_X3Y19          LUT2 (Prop_lut2_I0_O)        0.124     2.192 r  CoordX[1]_i_71/O
                         net (fo=1, routed)           0.000     2.192    CoordX[1]_i_71_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.590 r  CoordX_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000     2.590    CoordX_reg[1]_i_60_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  CoordX_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000     2.704    CoordX_reg[1]_i_53_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.943 r  CoordX_reg[1]_i_46/O[2]
                         net (fo=3, routed)           0.862     3.805    CoordX_reg[1]_i_46_n_5
    SLICE_X2Y20          LUT4 (Prop_lut4_I3_O)        0.302     4.107 r  CoordX[1]_i_23/O
                         net (fo=1, routed)           0.000     4.107    CoordX[1]_i_23_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.483 r  CoordX_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.483    CoordX_reg[1]_i_10_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.702 r  CoordX_reg[1]_i_22/O[0]
                         net (fo=1, routed)           0.824     5.526    CoordX_reg[1]_i_22_n_7
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.295     5.821 r  CoordX[1]_i_8/O
                         net (fo=1, routed)           0.585     6.406    CoordX[1]_i_8_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I2_O)        0.124     6.530 r  CoordX[1]_i_3/O
                         net (fo=4, routed)           1.159     7.689    CoordX[1]_i_3_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.124     7.813 r  R[3]_i_2/O
                         net (fo=4, routed)           1.027     8.840    R[3]_i_2_n_0
    SLICE_X4Y25          FDRE                                         r  R_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            R_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.837ns  (logic 2.799ns (31.674%)  route 6.038ns (68.326%))
  Logic Levels:           11  (CARRY4=5 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDCE                         0.000     0.000 r  Vcount_reg[5]/C
    SLICE_X5Y20          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Vcount_reg[5]/Q
                         net (fo=15, routed)          1.612     2.068    Vcount_reg_n_0_[5]
    SLICE_X3Y19          LUT2 (Prop_lut2_I0_O)        0.124     2.192 r  CoordX[1]_i_71/O
                         net (fo=1, routed)           0.000     2.192    CoordX[1]_i_71_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.590 r  CoordX_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000     2.590    CoordX_reg[1]_i_60_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  CoordX_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000     2.704    CoordX_reg[1]_i_53_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.943 r  CoordX_reg[1]_i_46/O[2]
                         net (fo=3, routed)           0.862     3.805    CoordX_reg[1]_i_46_n_5
    SLICE_X2Y20          LUT4 (Prop_lut4_I3_O)        0.302     4.107 r  CoordX[1]_i_23/O
                         net (fo=1, routed)           0.000     4.107    CoordX[1]_i_23_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.483 r  CoordX_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.483    CoordX_reg[1]_i_10_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.702 r  CoordX_reg[1]_i_22/O[0]
                         net (fo=1, routed)           0.824     5.526    CoordX_reg[1]_i_22_n_7
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.295     5.821 r  CoordX[1]_i_8/O
                         net (fo=1, routed)           0.585     6.406    CoordX[1]_i_8_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I2_O)        0.124     6.530 r  CoordX[1]_i_3/O
                         net (fo=4, routed)           1.159     7.689    CoordX[1]_i_3_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I2_O)        0.152     7.841 r  R[2]_i_1/O
                         net (fo=2, routed)           0.996     8.837    R[2]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  R_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_digits_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.604ns  (logic 4.687ns (54.474%)  route 3.917ns (45.526%))
  Logic Levels:           4  (FDRE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  s_digits_reg[2]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  s_digits_reg[2]/Q
                         net (fo=9, routed)           1.047     1.503    SSD_instance/digits[2]
    SLICE_X65Y27         LUT5 (Prop_lut5_I1_O)        0.154     1.657 r  SSD_instance/cat_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.811     2.467    SSD_instance/s_top_mux[0]
    SLICE_X65Y26         LUT5 (Prop_lut5_I4_O)        0.355     2.822 r  SSD_instance/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.060     4.882    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.722     8.604 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.604    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_digits_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.553ns  (logic 4.701ns (54.966%)  route 3.852ns (45.034%))
  Logic Levels:           4  (FDRE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  s_digits_reg[2]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  s_digits_reg[2]/Q
                         net (fo=9, routed)           0.846     1.302    SSD_instance/digits[2]
    SLICE_X65Y27         LUT5 (Prop_lut5_I0_O)        0.152     1.454 r  SSD_instance/cat_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.699     2.153    SSD_instance/s_top_mux[1]
    SLICE_X65Y27         LUT5 (Prop_lut5_I4_O)        0.360     2.513 r  SSD_instance/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.307     4.820    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.733     8.553 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.553    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CoordY_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.463ns  (logic 2.771ns (32.744%)  route 5.692ns (67.256%))
  Logic Levels:           11  (CARRY4=5 FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDCE                         0.000     0.000 r  Vcount_reg[5]/C
    SLICE_X5Y20          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Vcount_reg[5]/Q
                         net (fo=15, routed)          1.612     2.068    Vcount_reg_n_0_[5]
    SLICE_X3Y19          LUT2 (Prop_lut2_I0_O)        0.124     2.192 r  CoordX[1]_i_71/O
                         net (fo=1, routed)           0.000     2.192    CoordX[1]_i_71_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.590 r  CoordX_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000     2.590    CoordX_reg[1]_i_60_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  CoordX_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000     2.704    CoordX_reg[1]_i_53_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.943 r  CoordX_reg[1]_i_46/O[2]
                         net (fo=3, routed)           0.862     3.805    CoordX_reg[1]_i_46_n_5
    SLICE_X2Y20          LUT4 (Prop_lut4_I3_O)        0.302     4.107 r  CoordX[1]_i_23/O
                         net (fo=1, routed)           0.000     4.107    CoordX[1]_i_23_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.483 r  CoordX_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.483    CoordX_reg[1]_i_10_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.702 r  CoordX_reg[1]_i_22/O[0]
                         net (fo=1, routed)           0.824     5.526    CoordX_reg[1]_i_22_n_7
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.295     5.821 r  CoordX[1]_i_8/O
                         net (fo=1, routed)           0.585     6.406    CoordX[1]_i_8_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I2_O)        0.124     6.530 r  CoordX[1]_i_3/O
                         net (fo=4, routed)           1.174     7.704    CoordX[1]_i_3_n_0
    SLICE_X5Y24          LUT2 (Prop_lut2_I1_O)        0.124     7.828 r  CoordX[1]_i_1/O
                         net (fo=4, routed)           0.634     8.463    CoordX
    SLICE_X1Y21          FDRE                                         r  CoordY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CoordY_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.463ns  (logic 2.771ns (32.744%)  route 5.692ns (67.256%))
  Logic Levels:           11  (CARRY4=5 FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDCE                         0.000     0.000 r  Vcount_reg[5]/C
    SLICE_X5Y20          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Vcount_reg[5]/Q
                         net (fo=15, routed)          1.612     2.068    Vcount_reg_n_0_[5]
    SLICE_X3Y19          LUT2 (Prop_lut2_I0_O)        0.124     2.192 r  CoordX[1]_i_71/O
                         net (fo=1, routed)           0.000     2.192    CoordX[1]_i_71_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.590 r  CoordX_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000     2.590    CoordX_reg[1]_i_60_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  CoordX_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000     2.704    CoordX_reg[1]_i_53_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.943 r  CoordX_reg[1]_i_46/O[2]
                         net (fo=3, routed)           0.862     3.805    CoordX_reg[1]_i_46_n_5
    SLICE_X2Y20          LUT4 (Prop_lut4_I3_O)        0.302     4.107 r  CoordX[1]_i_23/O
                         net (fo=1, routed)           0.000     4.107    CoordX[1]_i_23_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.483 r  CoordX_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.483    CoordX_reg[1]_i_10_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.702 r  CoordX_reg[1]_i_22/O[0]
                         net (fo=1, routed)           0.824     5.526    CoordX_reg[1]_i_22_n_7
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.295     5.821 r  CoordX[1]_i_8/O
                         net (fo=1, routed)           0.585     6.406    CoordX[1]_i_8_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I2_O)        0.124     6.530 r  CoordX[1]_i_3/O
                         net (fo=4, routed)           1.174     7.704    CoordX[1]_i_3_n_0
    SLICE_X5Y24          LUT2 (Prop_lut2_I1_O)        0.124     7.828 r  CoordX[1]_i_1/O
                         net (fo=4, routed)           0.634     8.463    CoordX
    SLICE_X1Y21          FDRE                                         r  CoordY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_digits_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.446ns  (logic 4.441ns (52.583%)  route 4.005ns (47.417%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  s_digits_reg[2]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  s_digits_reg[2]/Q
                         net (fo=9, routed)           1.047     1.503    SSD_instance/digits[2]
    SLICE_X65Y27         LUT5 (Prop_lut5_I1_O)        0.154     1.657 r  SSD_instance/cat_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.813     2.469    SSD_instance/s_top_mux[0]
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.327     2.796 r  SSD_instance/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.146     4.942    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.446 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.446    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            R_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.425ns  (logic 2.771ns (32.891%)  route 5.654ns (67.109%))
  Logic Levels:           11  (CARRY4=5 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDCE                         0.000     0.000 r  Vcount_reg[5]/C
    SLICE_X5Y20          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Vcount_reg[5]/Q
                         net (fo=15, routed)          1.612     2.068    Vcount_reg_n_0_[5]
    SLICE_X3Y19          LUT2 (Prop_lut2_I0_O)        0.124     2.192 r  CoordX[1]_i_71/O
                         net (fo=1, routed)           0.000     2.192    CoordX[1]_i_71_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.590 r  CoordX_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000     2.590    CoordX_reg[1]_i_60_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  CoordX_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000     2.704    CoordX_reg[1]_i_53_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.943 r  CoordX_reg[1]_i_46/O[2]
                         net (fo=3, routed)           0.862     3.805    CoordX_reg[1]_i_46_n_5
    SLICE_X2Y20          LUT4 (Prop_lut4_I3_O)        0.302     4.107 r  CoordX[1]_i_23/O
                         net (fo=1, routed)           0.000     4.107    CoordX[1]_i_23_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.483 r  CoordX_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.483    CoordX_reg[1]_i_10_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.702 r  CoordX_reg[1]_i_22/O[0]
                         net (fo=1, routed)           0.824     5.526    CoordX_reg[1]_i_22_n_7
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.295     5.821 r  CoordX[1]_i_8/O
                         net (fo=1, routed)           0.585     6.406    CoordX[1]_i_8_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I2_O)        0.124     6.530 r  CoordX[1]_i_3/O
                         net (fo=4, routed)           1.159     7.689    CoordX[1]_i_3_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.124     7.813 r  R[3]_i_2/O
                         net (fo=4, routed)           0.612     8.425    R[3]_i_2_n_0
    SLICE_X4Y25          FDRE                                         r  R_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TCH_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Vcount_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.365%)  route 0.118ns (45.635%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE                         0.000     0.000 r  TCH_reg/C
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TCH_reg/Q
                         net (fo=11, routed)          0.118     0.259    TCH_reg_n_0
    SLICE_X4Y20          FDCE                                         r  Vcount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TCH_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Vcount_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.365%)  route 0.118ns (45.635%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE                         0.000     0.000 r  TCH_reg/C
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TCH_reg/Q
                         net (fo=11, routed)          0.118     0.259    TCH_reg_n_0
    SLICE_X5Y20          FDCE                                         r  Vcount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TCH_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Vcount_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.365%)  route 0.118ns (45.635%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE                         0.000     0.000 r  TCH_reg/C
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TCH_reg/Q
                         net (fo=11, routed)          0.118     0.259    TCH_reg_n_0
    SLICE_X4Y20          FDCE                                         r  Vcount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TCH_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Vcount_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.365%)  route 0.118ns (45.635%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE                         0.000     0.000 r  TCH_reg/C
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TCH_reg/Q
                         net (fo=11, routed)          0.118     0.259    TCH_reg_n_0
    SLICE_X4Y20          FDCE                                         r  Vcount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TCH_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Vcount_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.365%)  route 0.118ns (45.635%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE                         0.000     0.000 r  TCH_reg/C
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TCH_reg/Q
                         net (fo=11, routed)          0.118     0.259    TCH_reg_n_0
    SLICE_X4Y20          FDCE                                         r  Vcount_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Vcount_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDCE                         0.000     0.000 r  Vcount_reg[4]/C
    SLICE_X4Y20          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Vcount_reg[4]/Q
                         net (fo=13, routed)          0.109     0.250    Vcount_reg_n_0_[4]
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.045     0.295 r  Vcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.295    Vcount[5]
    SLICE_X5Y20          FDCE                                         r  Vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Prev_Type_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Squares_reg[1,2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE                         0.000     0.000 r  Prev_Type_reg[0]/C
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Prev_Type_reg[0]/Q
                         net (fo=17, routed)          0.123     0.264    MPG_instance/Squares_reg[0,3][0]_1
    SLICE_X6Y28          LUT6 (Prop_lut6_I4_O)        0.045     0.309 r  MPG_instance/Squares[1,2][0]_i_1/O
                         net (fo=1, routed)           0.000     0.309    MPG_instance_n_30
    SLICE_X6Y28          FDRE                                         r  Squares_reg[1,2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TCH_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Vcount_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.912%)  route 0.180ns (56.088%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE                         0.000     0.000 r  TCH_reg/C
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TCH_reg/Q
                         net (fo=11, routed)          0.180     0.321    TCH_reg_n_0
    SLICE_X5Y19          FDCE                                         r  Vcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TCH_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Vcount_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.912%)  route 0.180ns (56.088%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE                         0.000     0.000 r  TCH_reg/C
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TCH_reg/Q
                         net (fo=11, routed)          0.180     0.321    TCH_reg_n_0
    SLICE_X5Y19          FDCE                                         r  Vcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TCH_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Vcount_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.912%)  route 0.180ns (56.088%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE                         0.000     0.000 r  TCH_reg/C
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TCH_reg/Q
                         net (fo=11, routed)          0.180     0.321    TCH_reg_n_0
    SLICE_X5Y19          FDCE                                         r  Vcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.606ns  (logic 4.763ns (55.350%)  route 3.843ns (44.650%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.624     5.145    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  SSD_instance/s_cnt_out_reg[14]/Q
                         net (fo=14, routed)          0.837     6.500    SSD_instance/p_0_in[0]
    SLICE_X65Y27         LUT5 (Prop_lut5_I3_O)        0.152     6.652 r  SSD_instance/cat_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.699     7.351    SSD_instance/s_top_mux[1]
    SLICE_X65Y27         LUT5 (Prop_lut5_I4_O)        0.360     7.711 r  SSD_instance/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.307    10.018    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.733    13.751 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.751    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.314ns  (logic 4.748ns (57.107%)  route 3.566ns (42.893%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.624     5.145    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=14, routed)          0.696     6.359    SSD_instance/p_0_in[1]
    SLICE_X65Y27         LUT5 (Prop_lut5_I2_O)        0.153     6.512 r  SSD_instance/cat_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.811     7.323    SSD_instance/s_top_mux[0]
    SLICE_X65Y26         LUT5 (Prop_lut5_I4_O)        0.355     7.678 r  SSD_instance/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.060     9.737    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.722    13.459 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.459    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.157ns  (logic 4.502ns (55.200%)  route 3.654ns (44.800%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.624     5.145    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=14, routed)          0.696     6.359    SSD_instance/p_0_in[1]
    SLICE_X65Y27         LUT5 (Prop_lut5_I2_O)        0.153     6.512 r  SSD_instance/cat_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.813     7.325    SSD_instance/s_top_mux[0]
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.327     7.652 r  SSD_instance/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.146     9.797    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.302 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.302    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.899ns  (logic 4.513ns (57.130%)  route 3.386ns (42.870%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.624     5.145    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  SSD_instance/s_cnt_out_reg[14]/Q
                         net (fo=14, routed)          0.837     6.500    SSD_instance/p_0_in[0]
    SLICE_X65Y27         LUT5 (Prop_lut5_I3_O)        0.152     6.652 f  SSD_instance/cat_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.850     7.502    SSD_instance/s_top_mux[1]
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.332     7.834 r  SSD_instance/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.700     9.534    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.044 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.044    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.875ns  (logic 4.527ns (57.486%)  route 3.348ns (42.514%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.624     5.145    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=14, routed)          0.696     6.359    SSD_instance/p_0_in[1]
    SLICE_X65Y27         LUT5 (Prop_lut5_I2_O)        0.153     6.512 r  SSD_instance/cat_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.811     7.323    SSD_instance/s_top_mux[0]
    SLICE_X65Y26         LUT5 (Prop_lut5_I4_O)        0.327     7.650 r  SSD_instance/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.842     9.491    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.020 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.020    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.808ns  (logic 4.537ns (58.108%)  route 3.271ns (41.892%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.624     5.145    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  SSD_instance/s_cnt_out_reg[14]/Q
                         net (fo=14, routed)          0.837     6.500    SSD_instance/p_0_in[0]
    SLICE_X65Y27         LUT5 (Prop_lut5_I3_O)        0.152     6.652 r  SSD_instance/cat_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.683     7.335    SSD_instance/s_top_mux[1]
    SLICE_X65Y26         LUT6 (Prop_lut6_I2_O)        0.332     7.667 r  SSD_instance/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.751     9.418    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.953 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.953    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.565ns  (logic 4.538ns (59.984%)  route 3.027ns (40.016%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.624     5.145    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  SSD_instance/s_cnt_out_reg[14]/Q
                         net (fo=14, routed)          0.837     6.500    SSD_instance/p_0_in[0]
    SLICE_X65Y27         LUT5 (Prop_lut5_I3_O)        0.152     6.652 r  SSD_instance/cat_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.296     6.948    SSD_instance/s_top_mux[1]
    SLICE_X65Y27         LUT6 (Prop_lut6_I5_O)        0.332     7.280 r  SSD_instance/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.894     9.174    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.710 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.710    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.967ns  (logic 4.152ns (59.603%)  route 2.814ns (40.397%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.624     5.145    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  SSD_instance/s_cnt_out_reg[14]/Q
                         net (fo=14, routed)          1.150     6.813    SSD_instance/p_0_in[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.937 r  SSD_instance/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.664     8.602    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.112 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.112    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.807ns  (logic 4.145ns (60.895%)  route 2.662ns (39.105%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.624     5.145    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  SSD_instance/s_cnt_out_reg[14]/Q
                         net (fo=14, routed)          0.802     6.466    SSD_instance/p_0_in[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.590 r  SSD_instance/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.859     8.449    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    11.952 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.952    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.645ns  (logic 4.141ns (62.315%)  route 2.504ns (37.685%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.624     5.145    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  SSD_instance/s_cnt_out_reg[14]/Q
                         net (fo=14, routed)          0.837     6.500    SSD_instance/p_0_in[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.624 r  SSD_instance/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     8.292    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    11.791 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.791    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MPG_instance/s_dff2_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_CoordX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.556%)  route 0.137ns (42.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.556     1.439    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  MPG_instance/s_dff2_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  MPG_instance/s_dff2_out_reg[3]/Q
                         net (fo=4, routed)           0.137     1.717    MPG_instance/s_dff2_out[3]
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.045     1.762 r  MPG_instance/Select_CoordX[0]_i_1/O
                         net (fo=1, routed)           0.000     1.762    MPG_instance_n_4
    SLICE_X10Y22         FDRE                                         r  Select_CoordX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_CoordX_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.246%)  route 0.163ns (46.754%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.556     1.439    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  MPG_instance/s_dff3_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  MPG_instance/s_dff3_out_reg[2]/Q
                         net (fo=3, routed)           0.163     1.743    MPG_instance/s_dff3_out_reg_n_0_[2]
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.045     1.788 r  MPG_instance/Select_CoordX[1]_i_1/O
                         net (fo=1, routed)           0.000     1.788    MPG_instance_n_3
    SLICE_X10Y22         FDRE                                         r  Select_CoordX_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff2_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_CoordY_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.227ns (61.757%)  route 0.141ns (38.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.554     1.437    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  MPG_instance/s_dff2_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.128     1.565 r  MPG_instance/s_dff2_out_reg[1]/Q
                         net (fo=4, routed)           0.141     1.706    MPG_instance/s_dff2_out[1]
    SLICE_X8Y24          LUT6 (Prop_lut6_I1_O)        0.099     1.805 r  MPG_instance/Select_CoordY[0]_i_1/O
                         net (fo=1, routed)           0.000     1.805    MPG_instance_n_2
    SLICE_X8Y24          FDRE                                         r  Select_CoordY_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_CoordY_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.226ns (61.120%)  route 0.144ns (38.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y24          FDRE                                         r  MPG_instance/s_dff3_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.128     1.564 r  MPG_instance/s_dff3_out_reg[4]/Q
                         net (fo=3, routed)           0.144     1.708    MPG_instance/s_dff3_out_reg_n_0_[4]
    SLICE_X8Y24          LUT6 (Prop_lut6_I3_O)        0.098     1.806 r  MPG_instance/Select_CoordY[1]_i_1/O
                         net (fo=1, routed)           0.000     1.806    MPG_instance_n_0
    SLICE_X8Y24          FDRE                                         r  Select_CoordY_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Prev_Type_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.187ns (32.099%)  route 0.396ns (67.901%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    MPG_instance/clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  MPG_instance/s_dff3_out_reg[0]/Q
                         net (fo=20, routed)          0.396     2.005    MPG_instance/s_dff3_out_reg[0]_0[0]
    SLICE_X7Y28          LUT5 (Prop_lut5_I4_O)        0.046     2.051 r  MPG_instance/Prev_Type[0]_i_1/O
                         net (fo=1, routed)           0.000     2.051    MPG_instance_n_39
    SLICE_X7Y28          FDRE                                         r  Prev_Type_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Squares_reg[0,2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.603ns  (logic 0.231ns (38.305%)  route 0.372ns (61.695%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    MPG_instance/clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  MPG_instance/s_dff3_out_reg[0]/Q
                         net (fo=20, routed)          0.303     1.912    MPG_instance/s_dff3_out_reg[0]_0[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.045     1.957 f  MPG_instance/Squares[0,2][1]_i_3/O
                         net (fo=2, routed)           0.069     2.026    MPG_instance/Squares[0,2][1]_i_3_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I3_O)        0.045     2.071 r  MPG_instance/Squares[0,2][1]_i_1/O
                         net (fo=1, routed)           0.000     2.071    MPG_instance_n_27
    SLICE_X4Y28          FDRE                                         r  Squares_reg[0,2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Squares_reg[0,2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.231ns (38.242%)  route 0.373ns (61.758%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    MPG_instance/clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  MPG_instance/s_dff3_out_reg[0]/Q
                         net (fo=20, routed)          0.303     1.912    MPG_instance/s_dff3_out_reg[0]_0[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.045     1.957 f  MPG_instance/Squares[0,2][1]_i_3/O
                         net (fo=2, routed)           0.070     2.027    MPG_instance/Squares[0,2][1]_i_3_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I3_O)        0.045     2.072 r  MPG_instance/Squares[0,2][0]_i_1/O
                         net (fo=1, routed)           0.000     2.072    MPG_instance_n_28
    SLICE_X4Y28          FDRE                                         r  Squares_reg[0,2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Squares_reg[2,1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.613ns  (logic 0.231ns (37.698%)  route 0.382ns (62.302%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    MPG_instance/clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  MPG_instance/s_dff3_out_reg[0]/Q
                         net (fo=20, routed)          0.237     1.847    MPG_instance/s_dff3_out_reg[0]_0[0]
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.045     1.892 f  MPG_instance/Squares[2,1][1]_i_3/O
                         net (fo=2, routed)           0.144     2.036    MPG_instance/Squares[2,1][1]_i_3_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I3_O)        0.045     2.081 r  MPG_instance/Squares[2,1][0]_i_1/O
                         net (fo=1, routed)           0.000     2.081    MPG_instance_n_24
    SLICE_X5Y26          FDRE                                         r  Squares_reg[2,1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Squares_reg[1,0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.650ns  (logic 0.231ns (35.560%)  route 0.419ns (64.440%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    MPG_instance/clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  MPG_instance/s_dff3_out_reg[0]/Q
                         net (fo=20, routed)          0.189     1.798    MPG_instance/s_dff3_out_reg[0]_0[0]
    SLICE_X3Y27          LUT6 (Prop_lut6_I4_O)        0.045     1.843 f  MPG_instance/Squares[1,0][1]_i_3/O
                         net (fo=2, routed)           0.229     2.073    MPG_instance/Squares[1,0][1]_i_3_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.045     2.118 r  MPG_instance/Squares[1,0][1]_i_1/O
                         net (fo=1, routed)           0.000     2.118    MPG_instance_n_13
    SLICE_X2Y27          FDRE                                         r  Squares_reg[1,0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Prev_Type_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.678ns  (logic 0.186ns (27.446%)  route 0.492ns (72.554%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    MPG_instance/clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  MPG_instance/s_dff3_out_reg[0]/Q
                         net (fo=20, routed)          0.492     2.101    MPG_instance/s_dff3_out_reg[0]_0[0]
    SLICE_X4Y30          LUT5 (Prop_lut5_I4_O)        0.045     2.146 r  MPG_instance/Prev_Type[1]_i_1/O
                         net (fo=1, routed)           0.000     2.146    MPG_instance_n_40
    SLICE_X4Y30          FDRE                                         r  Prev_Type_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.045ns  (logic 1.451ns (47.654%)  route 1.594ns (52.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           1.594     3.045    MPG_instance/D[3]
    SLICE_X5Y22          FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.503     4.844    MPG_instance/clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.953ns  (logic 1.452ns (49.185%)  route 1.501ns (50.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           1.501     2.953    MPG_instance/D[4]
    SLICE_X8Y23          FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.435     4.776    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.872ns  (logic 1.454ns (50.621%)  route 1.418ns (49.379%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           1.418     2.872    MPG_instance/D[1]
    SLICE_X5Y22          FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.503     4.844    MPG_instance/clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.451ns (51.359%)  route 1.374ns (48.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           1.374     2.826    MPG_instance/D[2]
    SLICE_X8Y23          FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.435     4.776    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.670ns  (logic 1.441ns (53.984%)  route 1.229ns (46.016%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.229     2.670    MPG_instance/D[0]
    SLICE_X5Y22          FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.503     4.844    MPG_instance/clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.210ns (30.187%)  route 0.485ns (69.813%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.485     0.694    MPG_instance/D[0]
    SLICE_X5Y22          FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     1.978    MPG_instance/clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.756ns  (logic 0.222ns (29.349%)  route 0.534ns (70.651%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           0.534     0.756    MPG_instance/D[1]
    SLICE_X5Y22          FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     1.978    MPG_instance/clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.219ns (27.258%)  route 0.585ns (72.742%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           0.585     0.805    MPG_instance/D[2]
    SLICE_X8Y23          FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.821     1.948    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.219ns (26.408%)  route 0.611ns (73.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           0.611     0.830    MPG_instance/D[3]
    SLICE_X5Y22          FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     1.978    MPG_instance/clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.221ns (25.672%)  route 0.639ns (74.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           0.639     0.859    MPG_instance/D[4]
    SLICE_X8Y23          FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.821     1.948    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/C





