library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity rg is port (
	
	);
end entity;

architecture Behavior of rg is
	OMPONENT DFF PORT (
		d   : IN STD_LOGIC;
      clk : IN STD_LOGIC;
      clrn: IN STD_LOGIC;
      prn : IN STD_LOGIC;
      q   : OUT STD_LOGIC );
	END COMPONENT;
begin
	
end Behavior;