{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1468382301537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1468382301544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 13 00:58:21 2016 " "Processing started: Wed Jul 13 00:58:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1468382301544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1468382301544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips-multiciclo -c mips-multiciclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips-multiciclo -c mips-multiciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1468382301547 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1468382302705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_32-behavior " "Found design unit 1: mux2x1_32-behavior" {  } { { "mux2x1_32.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mux2x1_32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382304771 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_32 " "Found entity 1: mux2x1_32" {  } { { "mux2x1_32.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mux2x1_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382304771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468382304771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_32-behavior " "Found design unit 1: mux4x1_32-behavior" {  } { { "mux4x1_32.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mux4x1_32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382304792 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_32 " "Found entity 1: mux4x1_32" {  } { { "mux4x1_32.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mux4x1_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382304792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468382304792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_5-behavior " "Found design unit 1: mux2x1_5-behavior" {  } { { "mux2x1_5.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mux2x1_5.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382304857 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_5 " "Found entity 1: mux2x1_5" {  } { { "mux2x1_5.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mux2x1_5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382304857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468382304857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend16_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extend16_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend16_32-behavior " "Found design unit 1: extend16_32-behavior" {  } { { "extend16_32.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/extend16_32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382304880 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend16_32 " "Found entity 1: extend16_32" {  } { { "extend16_32.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/extend16_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382304880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468382304880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift-behavior " "Found design unit 1: shift-behavior" {  } { { "shift.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/shift.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382304929 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "shift.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/shift.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382304929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468382304929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-arch " "Found design unit 1: toplevel-arch" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382304932 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382304932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468382304932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataregister-behavior " "Found design unit 1: dataregister-behavior" {  } { { "dataregister.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/dataregister.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382304947 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataregister " "Found entity 1: dataregister" {  } { { "dataregister.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/dataregister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382304947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468382304947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x1_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3x1_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x1_32-behavior " "Found design unit 1: mux3x1_32-behavior" {  } { { "mux3x1_32.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mux3x1_32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382304970 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x1_32 " "Found entity 1: mux3x1_32" {  } { { "mux3x1_32.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mux3x1_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382304970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468382304970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-behavior " "Found design unit 1: fulladder-behavior" {  } { { "fulladder.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/fulladder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382304975 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/fulladder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382304975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468382304975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 name-behavior " "Found design unit 1: name-behavior" {  } { { "model.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/model.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382304998 ""} { "Info" "ISGN_ENTITY_NAME" "1 name " "Found entity 1: name" {  } { { "model.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/model.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382304998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468382304998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operationULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operationULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operationULA-behavior " "Found design unit 1: operationULA-behavior" {  } { { "operationULA.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/operationULA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382305007 ""} { "Info" "ISGN_ENTITY_NAME" "1 operationULA " "Found entity 1: operationULA" {  } { { "operationULA.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/operationULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382305007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468382305007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-behavior " "Found design unit 1: ULA-behavior" {  } { { "ULA.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/ULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382305057 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382305057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468382305057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bram-SYN " "Found design unit 1: bram-SYN" {  } { { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382305059 ""} { "Info" "ISGN_ENTITY_NAME" "1 bram " "Found entity 1: bram" {  } { { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382305059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468382305059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bank_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bank_registers-comportamental " "Found design unit 1: bank_registers-comportamental" {  } { { "bank_registers.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bank_registers.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382305063 ""} { "Info" "ISGN_ENTITY_NAME" "1 bank_registers " "Found entity 1: bank_registers" {  } { { "bank_registers.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bank_registers.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382305063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468382305063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocoControle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blocoControle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blocoControle-FSM " "Found design unit 1: blocoControle-FSM" {  } { { "blocoControle.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoControle.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382305080 ""} { "Info" "ISGN_ENTITY_NAME" "1 blocoControle " "Found entity 1: blocoControle" {  } { { "blocoControle.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoControle.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382305080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468382305080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocoOperativo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blocoOperativo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blocoOperativo-arch " "Found design unit 1: blocoOperativo-arch" {  } { { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382305084 ""} { "Info" "ISGN_ENTITY_NAME" "1 blocoOperativo " "Found entity 1: blocoOperativo" {  } { { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382305084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468382305084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-behavior " "Found design unit 1: mem-behavior" {  } { { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382305090 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382305090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468382305090 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1468382305445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blocoControle blocoControle:bloco_controle " "Elaborating entity \"blocoControle\" for hierarchy \"blocoControle:bloco_controle\"" {  } { { "toplevel.vhd" "bloco_controle" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468382305516 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "actual_state blocoControle.vhd(40) " "VHDL Process Statement warning at blocoControle.vhd(40): signal \"actual_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "blocoControle.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoControle.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1468382305542 "|toplevel|blocoControle:bloco_controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state blocoControle.vhd(38) " "VHDL Process Statement warning at blocoControle.vhd(38): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "blocoControle.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoControle.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1468382305543 "|toplevel|blocoControle:bloco_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s9 blocoControle.vhd(38) " "Inferred latch for \"next_state.s9\" at blocoControle.vhd(38)" {  } { { "blocoControle.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoControle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1468382305543 "|toplevel|blocoControle:bloco_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s8 blocoControle.vhd(38) " "Inferred latch for \"next_state.s8\" at blocoControle.vhd(38)" {  } { { "blocoControle.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoControle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1468382305543 "|toplevel|blocoControle:bloco_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s7 blocoControle.vhd(38) " "Inferred latch for \"next_state.s7\" at blocoControle.vhd(38)" {  } { { "blocoControle.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoControle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1468382305543 "|toplevel|blocoControle:bloco_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s6 blocoControle.vhd(38) " "Inferred latch for \"next_state.s6\" at blocoControle.vhd(38)" {  } { { "blocoControle.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoControle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1468382305543 "|toplevel|blocoControle:bloco_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s5 blocoControle.vhd(38) " "Inferred latch for \"next_state.s5\" at blocoControle.vhd(38)" {  } { { "blocoControle.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoControle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1468382305543 "|toplevel|blocoControle:bloco_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s4 blocoControle.vhd(38) " "Inferred latch for \"next_state.s4\" at blocoControle.vhd(38)" {  } { { "blocoControle.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoControle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1468382305543 "|toplevel|blocoControle:bloco_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s3 blocoControle.vhd(38) " "Inferred latch for \"next_state.s3\" at blocoControle.vhd(38)" {  } { { "blocoControle.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoControle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1468382305543 "|toplevel|blocoControle:bloco_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s2 blocoControle.vhd(38) " "Inferred latch for \"next_state.s2\" at blocoControle.vhd(38)" {  } { { "blocoControle.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoControle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1468382305543 "|toplevel|blocoControle:bloco_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s1 blocoControle.vhd(38) " "Inferred latch for \"next_state.s1\" at blocoControle.vhd(38)" {  } { { "blocoControle.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoControle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1468382305543 "|toplevel|blocoControle:bloco_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s0 blocoControle.vhd(38) " "Inferred latch for \"next_state.s0\" at blocoControle.vhd(38)" {  } { { "blocoControle.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoControle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1468382305543 "|toplevel|blocoControle:bloco_controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blocoOperativo blocoOperativo:bloco_operativo " "Elaborating entity \"blocoOperativo\" for hierarchy \"blocoOperativo:bloco_operativo\"" {  } { { "toplevel.vhd" "bloco_operativo" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468382305601 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "B_EscDado blocoOperativo.vhd(127) " "VHDL Signal Declaration warning at blocoOperativo.vhd(127): used implicit default value for signal \"B_EscDado\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 127 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1468382305612 "|toplevel|blocoOperativo:bloco_operativo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ULASaida_Mux blocoOperativo.vhd(134) " "VHDL Signal Declaration warning at blocoOperativo.vhd(134): used implicit default value for signal \"ULASaida_Mux\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 134 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1468382305613 "|toplevel|blocoOperativo:bloco_operativo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MuxDadoEsc_Registradores blocoOperativo.vhd(134) " "Verilog HDL or VHDL warning at blocoOperativo.vhd(134): object \"MuxDadoEsc_Registradores\" assigned a value but never read" {  } { { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1468382305614 "|toplevel|blocoOperativo:bloco_operativo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dadoLido_A blocoOperativo.vhd(134) " "VHDL Signal Declaration warning at blocoOperativo.vhd(134): used implicit default value for signal \"dadoLido_A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 134 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1468382305614 "|toplevel|blocoOperativo:bloco_operativo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataregister blocoOperativo:bloco_operativo\|dataregister:PC " "Elaborating entity \"dataregister\" for hierarchy \"blocoOperativo:bloco_operativo\|dataregister:PC\"" {  } { { "blocoOperativo.vhd" "PC" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468382305769 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable dataregister.vhd(18) " "VHDL Process Statement warning at dataregister.vhd(18): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataregister.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/dataregister.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1468382305773 "|toplevel|blocoOperativo:bloco_operativo|dataregister:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_32 blocoOperativo:bloco_operativo\|mux2x1_32:MuxEndereco " "Elaborating entity \"mux2x1_32\" for hierarchy \"blocoOperativo:bloco_operativo\|mux2x1_32:MuxEndereco\"" {  } { { "blocoOperativo.vhd" "MuxEndereco" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468382305776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem blocoOperativo:bloco_operativo\|mem:Memoria " "Elaborating entity \"mem\" for hierarchy \"blocoOperativo:bloco_operativo\|mem:Memoria\"" {  } { { "blocoOperativo.vhd" "Memoria" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468382305781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0 " "Elaborating entity \"bram\" for hierarchy \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\"" {  } { { "mem.vhd" "BRAM0" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468382305789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\"" {  } { { "bram.vhd" "altsyncram_component" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468382307047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\"" {  } { { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382307112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component " "Instantiated megafunction \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468382307113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468382307113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468382307113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468382307113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468382307113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468382307113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468382307113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468382307113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468382307113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468382307113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468382307113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468382307113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468382307113 ""}  } { { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1468382307113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_86a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_86a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_86a1 " "Found entity 1: altsyncram_86a1" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468382307394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468382307394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_86a1 blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated " "Elaborating entity \"altsyncram_86a1\" for hierarchy \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468382307396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_5 blocoOperativo:bloco_operativo\|mux2x1_5:MuxRegEsc " "Elaborating entity \"mux2x1_5\" for hierarchy \"blocoOperativo:bloco_operativo\|mux2x1_5:MuxRegEsc\"" {  } { { "blocoOperativo.vhd" "MuxRegEsc" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468382307472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bank_registers blocoOperativo:bloco_operativo\|bank_registers:Registradores " "Elaborating entity \"bank_registers\" for hierarchy \"blocoOperativo:bloco_operativo\|bank_registers:Registradores\"" {  } { { "blocoOperativo.vhd" "Registradores" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468382307506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend16_32 blocoOperativo:bloco_operativo\|extend16_32:ExtensaoSinal " "Elaborating entity \"extend16_32\" for hierarchy \"blocoOperativo:bloco_operativo\|extend16_32:ExtensaoSinal\"" {  } { { "blocoOperativo.vhd" "ExtensaoSinal" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468382307576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift blocoOperativo:bloco_operativo\|shift:DeslocadorMux4x1 " "Elaborating entity \"shift\" for hierarchy \"blocoOperativo:bloco_operativo\|shift:DeslocadorMux4x1\"" {  } { { "blocoOperativo.vhd" "DeslocadorMux4x1" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468382307581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_32 blocoOperativo:bloco_operativo\|mux4x1_32:MuxUlaB " "Elaborating entity \"mux4x1_32\" for hierarchy \"blocoOperativo:bloco_operativo\|mux4x1_32:MuxUlaB\"" {  } { { "blocoOperativo.vhd" "MuxUlaB" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468382307594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operationULA blocoOperativo:bloco_operativo\|operationULA:OperacaoUla " "Elaborating entity \"operationULA\" for hierarchy \"blocoOperativo:bloco_operativo\|operationULA:OperacaoUla\"" {  } { { "blocoOperativo.vhd" "OperacaoUla" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468382307609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA blocoOperativo:bloco_operativo\|ULA:aULA " "Elaborating entity \"ULA\" for hierarchy \"blocoOperativo:bloco_operativo\|ULA:aULA\"" {  } { { "blocoOperativo.vhd" "aULA" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468382307615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder blocoOperativo:bloco_operativo\|ULA:aULA\|fulladder:fulladderULA " "Elaborating entity \"fulladder\" for hierarchy \"blocoOperativo:bloco_operativo\|ULA:aULA\|fulladder:fulladderULA\"" {  } { { "ULA.vhd" "fulladderULA" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/ULA.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468382307633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3x1_32 blocoOperativo:bloco_operativo\|mux3x1_32:MuxPC " "Elaborating entity \"mux3x1_32\" for hierarchy \"blocoOperativo:bloco_operativo\|mux3x1_32:MuxPC\"" {  } { { "blocoOperativo.vhd" "MuxPC" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468382307656 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[26\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 530 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382309782 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[27\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 549 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382309782 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[28\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382309782 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[29\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382309782 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[30\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 606 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382309782 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[31\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 625 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382309782 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[3\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382309782 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[1\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382309782 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[2\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382309782 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[0\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382309782 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[15\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 321 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382309782 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[14\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382309782 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[13\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 283 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382309782 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[12\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 264 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382309782 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[11\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382309782 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[10\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382309782 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[9\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 207 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382309782 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[8\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382309782 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[7\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382309782 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[6\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382309782 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[5\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382309782 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[4\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382309782 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[25\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 511 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382309782 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[24\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 492 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382309782 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[23\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382309782 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[22\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382309782 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[21\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382309782 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[20\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382309782 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[19\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 397 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382309782 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[18\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 378 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382309782 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[17\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382309782 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[16\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 340 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382309782 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a16"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1468382309782 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1468382309782 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[0\] " "Bidir \"gpio\[0\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468382310718 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[1\] " "Bidir \"gpio\[1\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468382310718 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[2\] " "Bidir \"gpio\[2\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468382310718 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[3\] " "Bidir \"gpio\[3\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468382310718 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[4\] " "Bidir \"gpio\[4\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468382310718 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[5\] " "Bidir \"gpio\[5\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468382310718 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[6\] " "Bidir \"gpio\[6\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468382310718 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[7\] " "Bidir \"gpio\[7\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468382310718 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[8\] " "Bidir \"gpio\[8\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468382310718 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[9\] " "Bidir \"gpio\[9\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468382310718 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[10\] " "Bidir \"gpio\[10\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468382310718 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[11\] " "Bidir \"gpio\[11\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468382310718 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[12\] " "Bidir \"gpio\[12\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468382310718 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[13\] " "Bidir \"gpio\[13\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468382310718 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[14\] " "Bidir \"gpio\[14\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468382310718 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[15\] " "Bidir \"gpio\[15\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468382310718 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[16\] " "Bidir \"gpio\[16\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468382310718 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[17\] " "Bidir \"gpio\[17\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468382310718 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[18\] " "Bidir \"gpio\[18\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468382310718 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[19\] " "Bidir \"gpio\[19\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468382310718 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[20\] " "Bidir \"gpio\[20\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468382310718 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[21\] " "Bidir \"gpio\[21\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468382310718 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[22\] " "Bidir \"gpio\[22\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468382310718 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[23\] " "Bidir \"gpio\[23\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468382310718 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[24\] " "Bidir \"gpio\[24\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468382310718 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[25\] " "Bidir \"gpio\[25\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468382310718 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[26\] " "Bidir \"gpio\[26\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468382310718 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[27\] " "Bidir \"gpio\[27\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468382310718 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[28\] " "Bidir \"gpio\[28\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468382310718 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[29\] " "Bidir \"gpio\[29\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468382310718 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[30\] " "Bidir \"gpio\[30\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468382310718 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[31\] " "Bidir \"gpio\[31\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468382310718 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1468382310718 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "106 " "106 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1468382311034 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1468382311688 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382311688 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382312609 "|toplevel|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468382312609 "|toplevel|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1468382312609 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1468382312611 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1468382312611 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1468382312611 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1468382312611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "679 " "Peak virtual memory: 679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1468382312706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 13 00:58:32 2016 " "Processing ended: Wed Jul 13 00:58:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1468382312706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1468382312706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1468382312706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1468382312706 ""}
