/** \file jer2_a0_data_egr_queuing.c
 * 
 * DEVICE DATA - EGR_QUEUING
 * 
 * Device Data
 * SW component that maintains per device data
 * For additional details about Device Data Component goto 'dnxc_data_mgmt.h'
 *        
 *     
 * 
 * AUTO-GENERATED BY AUTOCODER!
 * DO NOT EDIT THIS FILE!
 */
/* *INDENT-OFF* */
/*
 * $Copyright: (c) 2018 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 */
#ifdef BSL_LOG_MODULE
#error "BSL_LOG_MODULE redefined"
#endif
#define BSL_LOG_MODULE BSL_LS_BCMDNX_EGRESSDNX
/**
 * \brief
 * Mark this file as device data internal file
 */
#define DNX_DATA_INTERNAL
/*
 * INCLUDE FILES:
 * {
 */
#include <soc/dnx/dnx_data/auto_generated/dnx_data_internal_egr_queuing.h>
#include <bcm_int/dnx/cosq/egress/egr_queuing.h>
#include <bcm/port.h>
#include <soc/mcm/allenum.h>
/*
 * }
 */

/*
 * EXTERN FUNCTIONS:
 * {
 */
/*
 * FUNCTIONS:
 * {
 */
/*
 * Submodule: params
 */

/*
 * Features
 */
/**
 * \brief Pointer to function (per device) which set values for feature
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_conditional_crdt_table_access_set(
    int unit)
{
    dnxc_data_feature_t *feature;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int feature_index = dnx_data_egr_queuing_params_conditional_crdt_table_access;
    SHR_FUNC_INIT_VARS(unit);

    feature = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].features[feature_index];
    /* Set default value */
    feature->default_data = 1;

    /* Set value */
    feature->data = 1;

    /* Set data flags as supported */
    feature->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/*
 * Defines
 */
/**
 * \brief device level function which set define nof_bits_in_tcg_weight
 * define info:
 * number of bits in 'weight' representation of a TCG. See EPS_DWM_8P
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_nof_bits_in_tcg_weight_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_nof_bits_in_tcg_weight;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 8;

    /* Set value */
    define->data = 8;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define nof_bits_in_nof_q_pairs_in_ps
 * define info:
 * number of bits in 'nof_q_pairs_in_ps' representation. Essentially, log2(nof_q_pairs_in_ps)
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_nof_bits_in_nof_q_pairs_in_ps_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_nof_bits_in_nof_q_pairs_in_ps;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 3;

    /* Set value */
    define->data = 3;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define nof_q_pairs_in_ps
 * define info:
 * Number of qpairs per one port scheduler
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_nof_q_pairs_in_ps_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_nof_q_pairs_in_ps;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 1 << dnx_data_egr_queuing.params.nof_bits_in_nof_q_pairs_in_ps_get(unit);

    /* Set value */
    define->data = 1 << dnx_data_egr_queuing.params.nof_bits_in_nof_q_pairs_in_ps_get(unit);

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define nof_bits_in_q_pair
 * define info:
 * number of bits in 'queue pair' representation. Essentially, log2(nof_q_pairs)
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_nof_bits_in_q_pair_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_nof_bits_in_q_pair;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 9;

    /* Set value */
    define->data = 9;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define nof_q_pairs
 * define info:
 * Number of q_pairs per core
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_nof_q_pairs_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_nof_q_pairs;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 1 << dnx_data_egr_queuing.params.nof_bits_in_q_pair_get(unit);

    /* Set value */
    define->data = 1 << dnx_data_egr_queuing.params.nof_bits_in_q_pair_get(unit);

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define nof_bits_in_nof_port_schedulers
 * define info:
 * number of bits in 'nof_port_schedulers' representation. Essentially, log2(nof_port_schedulers)
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_nof_bits_in_nof_port_schedulers_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_nof_bits_in_nof_port_schedulers;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = dnx_data_egr_queuing.params.nof_bits_in_q_pair_get(unit) - dnx_data_egr_queuing.params.nof_bits_in_nof_q_pairs_in_ps_get(unit);

    /* Set value */
    define->data = dnx_data_egr_queuing.params.nof_bits_in_q_pair_get(unit) - dnx_data_egr_queuing.params.nof_bits_in_nof_q_pairs_in_ps_get(unit);

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define nof_port_schedulers
 * define info:
 * Number of port schedulers per core
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_nof_port_schedulers_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_nof_port_schedulers;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 1 << dnx_data_egr_queuing.params.nof_bits_in_nof_port_schedulers_get(unit);

    /* Set value */
    define->data = 1 << dnx_data_egr_queuing.params.nof_bits_in_nof_port_schedulers_get(unit);

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define nof_bits_in_calendar_size
 * define info:
 * number of bits in 'num. of entries in calendar' representation. Essentially, log2(calendar_size)
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_nof_bits_in_calendar_size_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_nof_bits_in_calendar_size;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 9;

    /* Set value */
    define->data = 9;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define calendar_size
 * define info:
 * number of entries in calendar
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_calendar_size_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_calendar_size;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 1 << dnx_data_egr_queuing.params.nof_bits_in_calendar_size_get(unit);

    /* Set value */
    define->data = 1 << dnx_data_egr_queuing.params.nof_bits_in_calendar_size_get(unit);

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define nof_bits_in_nof_calendars
 * define info:
 * number of bits in 'egr nof_calendars' representation. Essentially, log2(nof_calendars)
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_nof_bits_in_nof_calendars_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_nof_bits_in_nof_calendars;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 6;

    /* Set value */
    define->data = 6;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define nof_calendars
 * define info:
 * Number of calendar-pairs per core. Total number of calendars is twice this value.
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_nof_calendars_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_nof_calendars;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 1 << dnx_data_egr_queuing.params.nof_bits_in_nof_calendars_get(unit);

    /* Set value */
    define->data = 1 << dnx_data_egr_queuing.params.nof_bits_in_nof_calendars_get(unit);

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define nof_bits_in_egr_interface
 * define info:
 * number of bits in 'egr interface' representation. Essentially, log2(nof_egr_interfaces)
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_nof_bits_in_egr_interface_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_nof_bits_in_egr_interface;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 6;

    /* Set value */
    define->data = 6;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define nof_egr_interfaces
 * define info:
 * Number of egr interfaces, per core
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_nof_egr_interfaces_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_nof_egr_interfaces;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 1 << dnx_data_egr_queuing.params.nof_bits_in_egr_interface_get(unit);

    /* Set value */
    define->data = 1 << dnx_data_egr_queuing.params.nof_bits_in_egr_interface_get(unit);

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define reserved_if
 * define info:
 * reserved interface (used for dummy flow control mapping in LAG SCH)
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_reserved_if_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_reserved_if;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 63;

    /* Set value */
    define->data = 63;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define egr_if_cpu
 * define info:
 * cpu interface at egr
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_egr_if_cpu_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_egr_if_cpu;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 0;

    /* Set value */
    define->data = 0;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define egr_if_sat
 * define info:
 * sat interface at egr
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_egr_if_sat_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_egr_if_sat;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 1;

    /* Set value */
    define->data = 1;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define egr_if_oam
 * define info:
 * oam interface at egr
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_egr_if_oam_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_egr_if_oam;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 2;

    /* Set value */
    define->data = 2;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define egr_if_olp
 * define info:
 * olp interface at egr
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_egr_if_olp_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_egr_if_olp;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 3;

    /* Set value */
    define->data = 3;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define egr_if_rcy
 * define info:
 * recycle interface at egr
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_egr_if_rcy_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_egr_if_rcy;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 4;

    /* Set value */
    define->data = 4;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define egr_if_txi_rcy
 * define info:
 * txi recycle interface at egr
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_egr_if_txi_rcy_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_egr_if_txi_rcy;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 6;

    /* Set value */
    define->data = 6;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define egr_if_eventor
 * define info:
 * eventor interface at egr
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_egr_if_eventor_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_egr_if_eventor;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 5;

    /* Set value */
    define->data = 5;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define cal_res
 * define info:
 * calendar resolution
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_cal_res_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_cal_res;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 256/8;

    /* Set value */
    define->data = 256/8;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define cal_burst_res
 * define info:
 * calendar resolution
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_cal_burst_res_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_cal_burst_res;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 256;

    /* Set value */
    define->data = 256;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define nof_bits_in_cal_cal_len
 * define info:
 * Number of bits in representation of cal_cal_len (log2)
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_nof_bits_in_cal_cal_len_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_nof_bits_in_cal_cal_len;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 8;

    /* Set value */
    define->data = 8;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define cal_cal_len
 * define info:
 * calcal calendar length
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_cal_cal_len_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_cal_cal_len;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 1 << dnx_data_egr_queuing.params.nof_bits_in_nif_cal_len_get(unit);

    /* Set value */
    define->data = 1 << dnx_data_egr_queuing.params.nof_bits_in_nif_cal_len_get(unit);

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define nof_bits_in_nif_cal_len
 * define info:
 * Number of bits in representation of nif_cal_len (log2)
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_nof_bits_in_nif_cal_len_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_nof_bits_in_nif_cal_len;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 8;

    /* Set value */
    define->data = 8;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define nif_cal_len
 * define info:
 * nif calendar length
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_nif_cal_len_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_nif_cal_len;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 1 << dnx_data_egr_queuing.params.nof_bits_in_nif_cal_len_get(unit);

    /* Set value */
    define->data = 1 << dnx_data_egr_queuing.params.nof_bits_in_nif_cal_len_get(unit);

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define nof_bits_in_nof_tcg
 * define info:
 * Number of bits in representation of nof_tcg (log2)
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_nof_bits_in_nof_tcg_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_nof_bits_in_nof_tcg;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 3;

    /* Set value */
    define->data = 3;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define nof_tcg
 * define info:
 * Number of TC groups supported by this system
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_nof_tcg_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_nof_tcg;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 1 << dnx_data_egr_queuing.params.nof_bits_in_nof_tcg_get(unit);

    /* Set value */
    define->data = 1 << dnx_data_egr_queuing.params.nof_bits_in_nof_tcg_get(unit);

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define nof_bits_in_nof_egr_q_prio
 * define info:
 * Number of bits in representation of nof_egr_q_prio (log2)
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_nof_bits_in_nof_egr_q_prio_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_nof_bits_in_nof_egr_q_prio;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 3;

    /* Set value */
    define->data = 3;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define nof_egr_q_prio
 * define info:
 * Number of egress priorities for unscheduled traffic
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_nof_egr_q_prio_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_nof_egr_q_prio;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 1 << dnx_data_egr_queuing.params.nof_bits_in_nof_egr_q_prio_get(unit);

    /* Set value */
    define->data = 1 << dnx_data_egr_queuing.params.nof_bits_in_nof_egr_q_prio_get(unit);

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define tcg_min_priorities
 * define info:
 * minimum number of priorities supported by tcg
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_tcg_min_priorities_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_tcg_min_priorities;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 4;

    /* Set value */
    define->data = 4;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define max_credit_number
 * define info:
 * the maximum number of credits supported
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_max_credit_number_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_max_credit_number;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 0x7fffff;

    /* Set value */
    define->data = 0x7fffff;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define max_gbps_rate_egq
 * define info:
 * EGQ Maximum Gb/s rate. This is the upper boundary, it can be lower depending on the credit size
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_max_gbps_rate_egq_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_max_gbps_rate_egq;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 2500;

    /* Set value */
    define->data = 2500;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define txq_iready_th
 * define info:
 * Define ready TXQ treshold in PDs for non TDM queues, when Q is above this treshold FQP block relevant interface in EPS
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_txq_iready_th_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_txq_iready_th;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 26;

    /* Set value */
    define->data = 26;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define txq_tdm_iready_th
 * define info:
 * Define ready TXQ treshold in PDs for TDM queues, when Q is above this treshold FQP block relevant interface in EPS
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_txq_tdm_iready_th_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_txq_tdm_iready_th;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 28;

    /* Set value */
    define->data = 28;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set numeric tdm_interleve
 * numeric info:
 * Boolean. TDM interleaved queuing
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_tdm_interleve_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_tdm_interleve;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 0;

    /* Set value */
    define->data = 0;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;
    /* Property */
    define->property.name = spn_ILKN_TDM_DEDICATED_QUEUING;
    define->property.doc = NULL;
    define->property.method = dnxc_data_property_method_enable;
    define->property.method_str = "enable";
    SHR_IF_ERR_EXIT(dnxc_data_mgmt_property_read(unit, &define->property, -1, &define->data));
    /* Set data flags as property */
    define->flags |= (DNXC_DATA_F_PROPERTY);


exit:
    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set numeric tdm_tc
 * numeric info:
 * TDM traffic class
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_tdm_tc_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_tdm_tc;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 0;

    /* Set value */
    define->data = 0;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;
    /* Property */
    define->property.name = spn_TDM_EGRESS_PRIORITY;
    define->property.doc = NULL;
    define->property.method = dnxc_data_property_method_range;
    define->property.method_str = "range";
    define->property.range_min = 0;
    define->property.range_max = 7;
    SHR_IF_ERR_EXIT(dnxc_data_mgmt_property_read(unit, &define->property, -1, &define->data));
    /* Set data flags as property */
    define->flags |= (DNXC_DATA_F_PROPERTY);


exit:
    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set numeric tdm_dp
 * numeric info:
 * TDM drop precident
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_tdm_dp_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_tdm_dp;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 0;

    /* Set value */
    define->data = 0;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;
    /* Property */
    define->property.name = spn_TDM_EGRESS_DP;
    define->property.doc = NULL;
    define->property.method = dnxc_data_property_method_range;
    define->property.method_str = "range";
    define->property.range_min = 0;
    define->property.range_max = 3;
    SHR_IF_ERR_EXIT(dnxc_data_mgmt_property_read(unit, &define->property, -1, &define->data));
    /* Set data flags as property */
    define->flags |= (DNXC_DATA_F_PROPERTY);


exit:
    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set numeric tdm_exist
 * numeric info:
 * Boolean. is TDM exist in the system
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_tdm_exist_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_tdm_exist;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 0;

    /* Set value */
    define->data = 0;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;
    /* Property */
    define->property.name = spn_FAP_TDM_BYPASS;
    define->property.doc = NULL;
    define->property.method = dnxc_data_property_method_direct_map;
    define->property.method_str = "direct_map";
    define->property.nof_mapping = 2;
    DNXC_DATA_ALLOC(define->property.mapping, dnxc_data_property_map_t, define->property.nof_mapping, "dnxc_data property mapping");

    define->property.mapping[0].name = "TDM_STANDARD";
    define->property.mapping[0].val = 0;
    define->property.mapping[0].is_default = 1 ;
    define->property.mapping[1].name = "TDM_OPTIMIZED";
    define->property.mapping[1].val = 0;
    define->property.mapping[1].is_default = 1 ;
    SHR_IF_ERR_EXIT(dnxc_data_mgmt_property_read(unit, &define->property, -1, &define->data));
    /* Set data flags as property */
    define->flags |= (DNXC_DATA_F_PROPERTY);


exit:
    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set numeric invalid_otm_port
 * numeric info:
 * tm port that is marked as invalid (per core)
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_invalid_otm_port_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int define_index = dnx_data_egr_queuing_params_define_invalid_otm_port;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 255;

    /* Set value */
    define->data = 255;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/*
 * Tables
 */
/**
 * \brief device level function which set values for table if_speed_params
 * Module - 'egr_queuing', Submodule - 'params', table - 'if_speed_params'
 * per port speed thresholds
 * The function set relevant table structure in _dnx_data
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - See shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_if_speed_params_set(
    int unit)
{
    int idx_index;
    dnx_data_egr_queuing_params_if_speed_params_t *data, *default_data;
    dnxc_data_table_t *table;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int table_index = dnx_data_egr_queuing_params_table_if_speed_params;
    SHR_FUNC_INIT_VARS(unit);

    table = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].tables[table_index];
    /* Set data flags as supported */
    table->flags |= DNXC_DATA_F_SUPPORTED;

    /*
     * Set key sizes
     */
    table->keys[0].size = 13;
    table->info_get.key_size[0] = 13;

    /* Info - default values */
    table->values[0].default_val = "-1";
    table->values[1].default_val = "-1";
    table->values[2].default_val = "-1";
    table->values[3].default_val = "-1";
    table->values[4].default_val = "-1";
    table->values[5].default_val = "-1";
    /* Allocate data buffer */
    DNXC_DATA_ALLOC(table->data, dnx_data_egr_queuing_params_if_speed_params_t, (1 * (table->keys[0].size) + 1 /* to store default value */ ), "data of dnx_data_egr_queuing_params_table_if_speed_params");

    /* Store Default Values */
    default_data = (dnx_data_egr_queuing_params_if_speed_params_t *) dnxc_data_mgmt_table_data_get(unit, table, -1, -1);
    default_data->speed = -1;
    default_data->if_id = -1;
    default_data->crdt_size = -1;
    default_data->irdy_thr = -1;
    default_data->txq_max_bytes = -1;
    default_data->min_gap_hp = -1;
    /* Set Default Values */
    for (idx_index = 0; idx_index < table->keys[0].size; idx_index++)
    {
        data = (dnx_data_egr_queuing_params_if_speed_params_t *) dnxc_data_mgmt_table_data_get(unit, table, idx_index, 0);
        sal_memcpy(data, default_data, table->size_of_values);
    }
    /*
     * Set Values - Entries
     */
    data = (dnx_data_egr_queuing_params_if_speed_params_t *) dnxc_data_mgmt_table_data_get(unit, table, 0, 0);
    data->if_id = dnx_data_egr_queuing.params.egr_if_cpu_get(unit);
    data->crdt_size = 640;
    data->irdy_thr = 456;
    data->txq_max_bytes = 768;
    data->min_gap_hp = 0;
    data = (dnx_data_egr_queuing_params_if_speed_params_t *) dnxc_data_mgmt_table_data_get(unit, table, 1, 0);
    data->if_id = dnx_data_egr_queuing.params.egr_if_sat_get(unit);
    data->crdt_size = 2560;
    data->irdy_thr = 1589;
    data->txq_max_bytes = 768;
    data->min_gap_hp = 0;
    data = (dnx_data_egr_queuing_params_if_speed_params_t *) dnxc_data_mgmt_table_data_get(unit, table, 2, 0);
    data->if_id = dnx_data_egr_queuing.params.egr_if_oam_get(unit);
    data->crdt_size = 640;
    data->irdy_thr = 456;
    data->txq_max_bytes = 768;
    data->min_gap_hp = 0;
    data = (dnx_data_egr_queuing_params_if_speed_params_t *) dnxc_data_mgmt_table_data_get(unit, table, 3, 0);
    data->if_id = dnx_data_egr_queuing.params.egr_if_olp_get(unit);
    data->crdt_size = 220;
    data->irdy_thr = 176;
    data->txq_max_bytes = 768;
    data->min_gap_hp = 0;
    data = (dnx_data_egr_queuing_params_if_speed_params_t *) dnxc_data_mgmt_table_data_get(unit, table, 4, 0);
    data->if_id = dnx_data_egr_queuing.params.egr_if_rcy_get(unit);
    data->crdt_size = 7040;
    data->irdy_thr = 1589;
    data->txq_max_bytes = 768;
    data->min_gap_hp = 0;
    data = (dnx_data_egr_queuing_params_if_speed_params_t *) dnxc_data_mgmt_table_data_get(unit, table, 5, 0);
    data->if_id = dnx_data_egr_queuing.params.egr_if_eventor_get(unit);
    data->crdt_size = 220;
    data->irdy_thr = 176;
    data->txq_max_bytes = 768;
    data->min_gap_hp = 0;
    data = (dnx_data_egr_queuing_params_if_speed_params_t *) dnxc_data_mgmt_table_data_get(unit, table, 6, 0);
    data->speed = 10000;
    data->crdt_size = 400;
    data->irdy_thr = 365;
    data->txq_max_bytes = 32;
    data->min_gap_hp = 6;
    data = (dnx_data_egr_queuing_params_if_speed_params_t *) dnxc_data_mgmt_table_data_get(unit, table, 7, 0);
    data->speed = 25000;
    data->crdt_size = 400;
    data->irdy_thr = 336;
    data->txq_max_bytes = 48;
    data->min_gap_hp = 6;
    data = (dnx_data_egr_queuing_params_if_speed_params_t *) dnxc_data_mgmt_table_data_get(unit, table, 8, 0);
    data->speed = 40000;
    data->crdt_size = 400;
    data->irdy_thr = 286;
    data->txq_max_bytes = 48;
    data->min_gap_hp = 6;
    data = (dnx_data_egr_queuing_params_if_speed_params_t *) dnxc_data_mgmt_table_data_get(unit, table, 9, 0);
    data->speed = 50000;
    data->crdt_size = 400;
    data->irdy_thr = 286;
    data->txq_max_bytes = 48;
    data->min_gap_hp = 4;
    data = (dnx_data_egr_queuing_params_if_speed_params_t *) dnxc_data_mgmt_table_data_get(unit, table, 10, 0);
    data->speed = 100000;
    data->crdt_size = 800;
    data->irdy_thr = 580;
    data->txq_max_bytes = 128;
    data->min_gap_hp = 1;
    data = (dnx_data_egr_queuing_params_if_speed_params_t *) dnxc_data_mgmt_table_data_get(unit, table, 11, 0);
    data->speed = 200000;
    data->crdt_size = 1600;
    data->irdy_thr = 1169;
    data->txq_max_bytes = 400;
    data->min_gap_hp = 1;
    data = (dnx_data_egr_queuing_params_if_speed_params_t *) dnxc_data_mgmt_table_data_get(unit, table, 12, 0);
    data->speed = 400000;
    data->crdt_size = 3200;
    data->irdy_thr = 2346;
    data->txq_max_bytes = 400;
    data->min_gap_hp = 0;

exit:
    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set values for table emr_fifo
 * Module - 'egr_queuing', Submodule - 'params', table - 'emr_fifo'
 * emr fifo parameters
 * The function set relevant table structure in _dnx_data
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - See shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_emr_fifo_set(
    int unit)
{
    int idx_index;
    int tdm_index;
    dnx_data_egr_queuing_params_emr_fifo_t *data, *default_data;
    dnxc_data_table_t *table;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int table_index = dnx_data_egr_queuing_params_table_emr_fifo;
    SHR_FUNC_INIT_VARS(unit);

    table = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].tables[table_index];
    /* Set data flags as supported */
    table->flags |= DNXC_DATA_F_SUPPORTED;

    /*
     * Set key sizes
     */
    table->keys[0].size = DNX_EGR_EMR_FIFO_MAX;
    table->info_get.key_size[0] = DNX_EGR_EMR_FIFO_MAX;
    table->keys[1].size = 2;
    table->info_get.key_size[1] = 2;

    /* Info - default values */
    table->values[0].default_val = "-1";
    table->values[1].default_val = "-1";
    table->values[2].default_val = "-1";
    /* Allocate data buffer */
    DNXC_DATA_ALLOC(table->data, dnx_data_egr_queuing_params_emr_fifo_t, (1 * (table->keys[0].size) * (table->keys[1].size) + 1 /* to store default value */ ), "data of dnx_data_egr_queuing_params_table_emr_fifo");

    /* Store Default Values */
    default_data = (dnx_data_egr_queuing_params_emr_fifo_t *) dnxc_data_mgmt_table_data_get(unit, table, -1, -1);
    default_data->depth = -1;
    default_data->almost_full = -1;
    default_data->full = -1;
    /* Set Default Values */
    for (idx_index = 0; idx_index < table->keys[0].size; idx_index++)
    {
        for (tdm_index = 0; tdm_index < table->keys[1].size; tdm_index++)
        {
            data = (dnx_data_egr_queuing_params_emr_fifo_t *) dnxc_data_mgmt_table_data_get(unit, table, idx_index, tdm_index);
            sal_memcpy(data, default_data, table->size_of_values);
        }
    }
    /*
     * Set Values - Entries
     */
    data = (dnx_data_egr_queuing_params_emr_fifo_t *) dnxc_data_mgmt_table_data_get(unit, table, DNX_EGR_EMR_FIFO_TDM, 0);
    data->depth = 1;
    data->almost_full = 0;
    data->full = 0;
    data = (dnx_data_egr_queuing_params_emr_fifo_t *) dnxc_data_mgmt_table_data_get(unit, table, DNX_EGR_EMR_FIFO_UC, 0);
    data->depth = 63;
    data->almost_full = 20;
    data->full = 20;
    data = (dnx_data_egr_queuing_params_emr_fifo_t *) dnxc_data_mgmt_table_data_get(unit, table, DNX_EGR_EMR_FIFO_MC_HIGH, 0);
    data->depth = 224;
    data->almost_full = 10;
    data->full = 3;
    data = (dnx_data_egr_queuing_params_emr_fifo_t *) dnxc_data_mgmt_table_data_get(unit, table, DNX_EGR_EMR_FIFO_MC_LOW, 0);
    data->depth = 224;
    data->almost_full = 10;
    data->full = 3;
    data = (dnx_data_egr_queuing_params_emr_fifo_t *) dnxc_data_mgmt_table_data_get(unit, table, DNX_EGR_EMR_FIFO_TDM, 1);
    data->depth = 64;
    data->almost_full = 20;
    data->full = 3;
    data = (dnx_data_egr_queuing_params_emr_fifo_t *) dnxc_data_mgmt_table_data_get(unit, table, DNX_EGR_EMR_FIFO_UC, 1);
    data->depth = 64;
    data->almost_full = 20;
    data->full = 20;
    data = (dnx_data_egr_queuing_params_emr_fifo_t *) dnxc_data_mgmt_table_data_get(unit, table, DNX_EGR_EMR_FIFO_MC_HIGH, 1);
    data->depth = 192;
    data->almost_full = 10;
    data->full = 3;
    data = (dnx_data_egr_queuing_params_emr_fifo_t *) dnxc_data_mgmt_table_data_get(unit, table, DNX_EGR_EMR_FIFO_MC_LOW, 1);
    data->depth = 192;
    data->almost_full = 10;
    data->full = 3;

exit:
    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set values for table port_spr_pkt_mode
 * Module - 'egr_queuing', Submodule - 'params', table - 'port_spr_pkt_mode'
 * is shaper working at packet mode
 * The function set relevant table structure in _dnx_data
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - See shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_egr_queuing_params_port_spr_pkt_mode_set(
    int unit)
{
    int port_index;
    dnx_data_egr_queuing_params_port_spr_pkt_mode_t *data, *default_data;
    dnxc_data_table_t *table;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = dnx_data_egr_queuing_submodule_params;
    int table_index = dnx_data_egr_queuing_params_table_port_spr_pkt_mode;
    SHR_FUNC_INIT_VARS(unit);

    table = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].tables[table_index];
    /* Set data flags as supported */
    table->flags |= DNXC_DATA_F_SUPPORTED;

    /*
     * Set key sizes
     */
    table->keys[0].size = SOC_MAX_NUM_PORTS;
    table->info_get.key_size[0] = SOC_MAX_NUM_PORTS;

    /* Info - default values */
    table->values[0].default_val = "0";
    /* Allocate data buffer */
    DNXC_DATA_ALLOC(table->data, dnx_data_egr_queuing_params_port_spr_pkt_mode_t, (1 * (table->keys[0].size) + 1 /* to store default value */ ), "data of dnx_data_egr_queuing_params_table_port_spr_pkt_mode");

    /* Store Default Values */
    default_data = (dnx_data_egr_queuing_params_port_spr_pkt_mode_t *) dnxc_data_mgmt_table_data_get(unit, table, -1, -1);
    default_data->val = 0;
    /* Set Default Values */
    for (port_index = 0; port_index < table->keys[0].size; port_index++)
    {
        data = (dnx_data_egr_queuing_params_port_spr_pkt_mode_t *) dnxc_data_mgmt_table_data_get(unit, table, port_index, 0);
        sal_memcpy(data, default_data, table->size_of_values);
    }
    /*
     * Property
     */
    table->property.name = spn_OTM_PORT_PACKET_RATE;
    table->property.doc =
        "\n"
        "determines per port whether the shaping will be done at packet mode\n"
        "\n"
    ;
    table->property.method = dnxc_data_property_method_port_enable;
    table->property.method_str = "port_enable";
    for (port_index = 0; port_index < table->keys[0].size; port_index++)
    {
        data = (dnx_data_egr_queuing_params_port_spr_pkt_mode_t *) dnxc_data_mgmt_table_data_get(unit, table, port_index, 0);
        SHR_IF_ERR_EXIT(dnxc_data_mgmt_property_read(unit, &table->property, port_index, &data->val));
    }
    /* Set data flags as property */
    table->flags |= (DNXC_DATA_F_PROPERTY);

exit:
    SHR_FUNC_EXIT;
}

/*
 * Device attach func
 */
/**
 * \brief Attach device to module - attach set function to data structure
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - 
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
shr_error_e
jer2_a0_data_egr_queuing_attach(
    int unit)
{
    dnxc_data_module_t *module = NULL;
    dnxc_data_submodule_t *submodule = NULL;
    dnxc_data_define_t *define = NULL;
    dnxc_data_feature_t *feature = NULL;
    dnxc_data_table_t *table = NULL;
    int module_index = dnx_data_module_egr_queuing;
    int submodule_index = -1, data_index = -1;
    SHR_FUNC_INIT_VARS(unit);

    COMPILER_REFERENCE(define);
    COMPILER_REFERENCE(feature);
    COMPILER_REFERENCE(table);
    COMPILER_REFERENCE(submodule);
    COMPILER_REFERENCE(data_index);
    COMPILER_REFERENCE(submodule_index);
    module = &_dnxc_data[unit].modules[module_index];
    /*
     * Attach submodule: params
     */
    submodule_index = dnx_data_egr_queuing_submodule_params;
    submodule = &module->submodules[submodule_index];

    /*
     * Attach defines: 
     */
    data_index = dnx_data_egr_queuing_params_define_nof_bits_in_tcg_weight;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_nof_bits_in_tcg_weight_set;
    data_index = dnx_data_egr_queuing_params_define_nof_bits_in_nof_q_pairs_in_ps;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_nof_bits_in_nof_q_pairs_in_ps_set;
    data_index = dnx_data_egr_queuing_params_define_nof_q_pairs_in_ps;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_nof_q_pairs_in_ps_set;
    data_index = dnx_data_egr_queuing_params_define_nof_bits_in_q_pair;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_nof_bits_in_q_pair_set;
    data_index = dnx_data_egr_queuing_params_define_nof_q_pairs;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_nof_q_pairs_set;
    data_index = dnx_data_egr_queuing_params_define_nof_bits_in_nof_port_schedulers;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_nof_bits_in_nof_port_schedulers_set;
    data_index = dnx_data_egr_queuing_params_define_nof_port_schedulers;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_nof_port_schedulers_set;
    data_index = dnx_data_egr_queuing_params_define_nof_bits_in_calendar_size;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_nof_bits_in_calendar_size_set;
    data_index = dnx_data_egr_queuing_params_define_calendar_size;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_calendar_size_set;
    data_index = dnx_data_egr_queuing_params_define_nof_bits_in_nof_calendars;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_nof_bits_in_nof_calendars_set;
    data_index = dnx_data_egr_queuing_params_define_nof_calendars;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_nof_calendars_set;
    data_index = dnx_data_egr_queuing_params_define_nof_bits_in_egr_interface;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_nof_bits_in_egr_interface_set;
    data_index = dnx_data_egr_queuing_params_define_nof_egr_interfaces;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_nof_egr_interfaces_set;
    data_index = dnx_data_egr_queuing_params_define_reserved_if;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_reserved_if_set;
    data_index = dnx_data_egr_queuing_params_define_egr_if_cpu;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_egr_if_cpu_set;
    data_index = dnx_data_egr_queuing_params_define_egr_if_sat;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_egr_if_sat_set;
    data_index = dnx_data_egr_queuing_params_define_egr_if_oam;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_egr_if_oam_set;
    data_index = dnx_data_egr_queuing_params_define_egr_if_olp;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_egr_if_olp_set;
    data_index = dnx_data_egr_queuing_params_define_egr_if_rcy;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_egr_if_rcy_set;
    data_index = dnx_data_egr_queuing_params_define_egr_if_txi_rcy;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_egr_if_txi_rcy_set;
    data_index = dnx_data_egr_queuing_params_define_egr_if_eventor;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_egr_if_eventor_set;
    data_index = dnx_data_egr_queuing_params_define_cal_res;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_cal_res_set;
    data_index = dnx_data_egr_queuing_params_define_cal_burst_res;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_cal_burst_res_set;
    data_index = dnx_data_egr_queuing_params_define_nof_bits_in_cal_cal_len;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_nof_bits_in_cal_cal_len_set;
    data_index = dnx_data_egr_queuing_params_define_cal_cal_len;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_cal_cal_len_set;
    data_index = dnx_data_egr_queuing_params_define_nof_bits_in_nif_cal_len;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_nof_bits_in_nif_cal_len_set;
    data_index = dnx_data_egr_queuing_params_define_nif_cal_len;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_nif_cal_len_set;
    data_index = dnx_data_egr_queuing_params_define_nof_bits_in_nof_tcg;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_nof_bits_in_nof_tcg_set;
    data_index = dnx_data_egr_queuing_params_define_nof_tcg;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_nof_tcg_set;
    data_index = dnx_data_egr_queuing_params_define_nof_bits_in_nof_egr_q_prio;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_nof_bits_in_nof_egr_q_prio_set;
    data_index = dnx_data_egr_queuing_params_define_nof_egr_q_prio;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_nof_egr_q_prio_set;
    data_index = dnx_data_egr_queuing_params_define_tcg_min_priorities;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_tcg_min_priorities_set;
    data_index = dnx_data_egr_queuing_params_define_max_credit_number;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_max_credit_number_set;
    data_index = dnx_data_egr_queuing_params_define_max_gbps_rate_egq;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_max_gbps_rate_egq_set;
    data_index = dnx_data_egr_queuing_params_define_txq_iready_th;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_txq_iready_th_set;
    data_index = dnx_data_egr_queuing_params_define_txq_tdm_iready_th;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_txq_tdm_iready_th_set;
    data_index = dnx_data_egr_queuing_params_define_tdm_interleve;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_tdm_interleve_set;
    data_index = dnx_data_egr_queuing_params_define_tdm_tc;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_tdm_tc_set;
    data_index = dnx_data_egr_queuing_params_define_tdm_dp;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_tdm_dp_set;
    data_index = dnx_data_egr_queuing_params_define_tdm_exist;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_tdm_exist_set;
    data_index = dnx_data_egr_queuing_params_define_invalid_otm_port;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_egr_queuing_params_invalid_otm_port_set;

    /*
     * Attach features: 
     */
    data_index = dnx_data_egr_queuing_params_conditional_crdt_table_access;
    feature = &submodule->features[data_index];
    feature->set = jer2_a0_dnx_data_egr_queuing_params_conditional_crdt_table_access_set;

    /*
     * Attach tables: 
     */
    data_index = dnx_data_egr_queuing_params_table_if_speed_params;
    table = &submodule->tables[data_index];
    table->set = jer2_a0_dnx_data_egr_queuing_params_if_speed_params_set;
    data_index = dnx_data_egr_queuing_params_table_emr_fifo;
    table = &submodule->tables[data_index];
    table->set = jer2_a0_dnx_data_egr_queuing_params_emr_fifo_set;
    data_index = dnx_data_egr_queuing_params_table_port_spr_pkt_mode;
    table = &submodule->tables[data_index];
    table->set = jer2_a0_dnx_data_egr_queuing_params_port_spr_pkt_mode_set;

    SHR_FUNC_EXIT;
}
/* *INDENT-ON* */
