/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire [8:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [11:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire [14:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [15:0] celloutsig_0_30z;
  wire [14:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [15:0] celloutsig_0_34z;
  wire [7:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [3:0] celloutsig_0_3z;
  wire [11:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [13:0] celloutsig_0_43z;
  wire [4:0] celloutsig_0_44z;
  wire [9:0] celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire [5:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_51z;
  wire [2:0] celloutsig_0_52z;
  wire [2:0] celloutsig_0_54z;
  wire celloutsig_0_59z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_65z;
  reg [18:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [35:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = celloutsig_0_6z[2] ? celloutsig_0_10z[0] : celloutsig_0_5z[3];
  assign celloutsig_0_41z = ~((celloutsig_0_40z[9] | celloutsig_0_30z[9]) & (celloutsig_0_15z | celloutsig_0_36z));
  assign celloutsig_0_49z = celloutsig_0_22z[1] | ~(celloutsig_0_11z);
  assign celloutsig_1_19z = celloutsig_1_8z[1] | ~(celloutsig_1_4z[7]);
  assign celloutsig_0_65z = celloutsig_0_47z[8] ^ celloutsig_0_61z;
  assign celloutsig_1_5z = celloutsig_1_4z[5] ^ celloutsig_1_2z;
  assign celloutsig_0_27z = celloutsig_0_14z[1] ^ celloutsig_0_24z[4];
  assign celloutsig_0_23z = { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_12z } + { celloutsig_0_12z[0], celloutsig_0_3z, celloutsig_0_10z };
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 4'h0;
    else _00_ <= { celloutsig_0_1z[2:0], celloutsig_0_41z };
  reg [11:0] _10_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _10_ <= 12'h000;
    else _10_ <= { celloutsig_0_4z, celloutsig_0_52z, celloutsig_0_8z };
  assign out_data[11:0] = _10_;
  assign celloutsig_0_4z = in_data[18:13] & celloutsig_0_0z[8:3];
  assign celloutsig_0_26z = { celloutsig_0_6z[2:0], celloutsig_0_4z, celloutsig_0_25z, celloutsig_0_12z } <= { celloutsig_0_23z[14:1], celloutsig_0_8z };
  assign celloutsig_0_59z = celloutsig_0_43z[13:4] || in_data[44:35];
  assign celloutsig_0_61z = { celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_29z, celloutsig_0_43z, celloutsig_0_60z, celloutsig_0_51z } || { celloutsig_0_33z, celloutsig_0_10z, celloutsig_0_41z, celloutsig_0_60z, celloutsig_0_8z, celloutsig_0_29z, celloutsig_0_54z, celloutsig_0_1z, celloutsig_0_59z, celloutsig_0_29z, celloutsig_0_28z };
  assign celloutsig_1_2z = celloutsig_1_1z[12:9] || celloutsig_1_0z[5:2];
  assign celloutsig_0_7z = celloutsig_0_6z[17:0] || { celloutsig_0_1z[3:2], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_9z = celloutsig_0_1z[6:3] || { in_data[28:26], celloutsig_0_7z };
  assign celloutsig_0_15z = in_data[56:41] || { celloutsig_0_14z[11:1], celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_0_16z = { celloutsig_0_6z[13:10], celloutsig_0_9z } || in_data[21:17];
  assign celloutsig_0_28z = celloutsig_0_19z[3:1] || celloutsig_0_3z[3:1];
  assign celloutsig_0_33z = celloutsig_0_32z[2:0] || celloutsig_0_19z[2:0];
  assign celloutsig_1_18z = { celloutsig_1_4z[6:1], celloutsig_1_2z } < { in_data[112:107], celloutsig_1_2z };
  assign celloutsig_0_29z = { celloutsig_0_5z[3:1], celloutsig_0_26z, celloutsig_0_26z } < { celloutsig_0_17z[4:1], celloutsig_0_16z };
  assign celloutsig_0_36z = celloutsig_0_21z[3] & ~(celloutsig_0_20z[1]);
  assign celloutsig_0_60z = celloutsig_0_49z & ~(celloutsig_0_24z[3]);
  assign celloutsig_0_2z = celloutsig_0_1z[6] & ~(celloutsig_0_0z[2]);
  assign celloutsig_0_54z = { celloutsig_0_44z[1:0], celloutsig_0_49z } % { 1'h1, celloutsig_0_35z[6:5] };
  assign celloutsig_1_0z = in_data[180:175] % { 1'h1, in_data[156:152] };
  assign celloutsig_1_4z = in_data[107:100] % { 1'h1, in_data[108:102] };
  assign celloutsig_1_8z = { celloutsig_1_3z[33:25], celloutsig_1_5z } % { 1'h1, celloutsig_1_4z[6], celloutsig_1_4z };
  assign celloutsig_0_25z = celloutsig_0_0z[8:5] % { 1'h1, celloutsig_0_10z[4:3], celloutsig_0_15z };
  assign celloutsig_0_30z = { celloutsig_0_3z[3:1], celloutsig_0_0z, celloutsig_0_26z, celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_27z } % { 1'h1, celloutsig_0_4z[2], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_24z };
  assign celloutsig_0_18z = celloutsig_0_6z[11:6] * { celloutsig_0_1z[5:1], celloutsig_0_2z };
  assign celloutsig_0_35z = celloutsig_0_10z[5] ? { celloutsig_0_34z[13:11], celloutsig_0_29z, celloutsig_0_3z } : { celloutsig_0_12z[2:1], celloutsig_0_18z };
  assign celloutsig_0_40z = - { celloutsig_0_33z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_24z = - celloutsig_0_14z[9:4];
  assign celloutsig_0_1z = ~ in_data[64:58];
  assign celloutsig_0_17z = ~ celloutsig_0_1z[4:0];
  assign celloutsig_0_21z = ~ { celloutsig_0_0z[7:1], celloutsig_0_12z };
  assign celloutsig_0_51z = { celloutsig_0_25z[2:1], celloutsig_0_26z } >> celloutsig_0_21z[8:6];
  assign celloutsig_0_12z = celloutsig_0_6z[11:8] >> celloutsig_0_6z[13:10];
  assign celloutsig_0_0z = in_data[51:43] << in_data[85:77];
  assign celloutsig_0_34z = { celloutsig_0_23z[9:4], celloutsig_0_4z, celloutsig_0_12z } << { celloutsig_0_30z[15:5], celloutsig_0_22z };
  assign celloutsig_0_5z = celloutsig_0_1z[3:0] << celloutsig_0_1z[6:3];
  assign celloutsig_0_14z = celloutsig_0_6z[14:3] << { celloutsig_0_6z[16:12], celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_44z = { celloutsig_0_1z[5:2], celloutsig_0_27z } >> { celloutsig_0_8z, celloutsig_0_33z, celloutsig_0_29z };
  assign celloutsig_0_52z = celloutsig_0_35z[3:1] >> { celloutsig_0_0z[2:1], celloutsig_0_36z };
  assign celloutsig_1_1z = { celloutsig_1_0z[2:1], celloutsig_1_0z, celloutsig_1_0z } >> in_data[125:112];
  assign celloutsig_1_3z = in_data[164:129] >> { celloutsig_1_1z[10:9], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_8z = celloutsig_0_4z[5:3] >> celloutsig_0_5z[3:1];
  assign celloutsig_0_20z = celloutsig_0_6z[3:0] >> { celloutsig_0_6z[11:9], celloutsig_0_16z };
  assign celloutsig_0_47z = celloutsig_0_6z[12:3] <<< { celloutsig_0_30z[10:8], celloutsig_0_36z, celloutsig_0_41z, celloutsig_0_11z, _00_ };
  assign celloutsig_0_10z = { celloutsig_0_3z, celloutsig_0_4z } <<< { celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_19z = { celloutsig_0_17z[3:1], celloutsig_0_12z } <<< { celloutsig_0_4z[1:0], celloutsig_0_17z };
  assign celloutsig_0_22z = celloutsig_0_4z[4:0] <<< celloutsig_0_0z[8:4];
  assign celloutsig_0_3z = celloutsig_0_0z[4:1] <<< in_data[35:32];
  assign celloutsig_0_43z = { celloutsig_0_35z[5:1], celloutsig_0_22z, celloutsig_0_25z } >>> { celloutsig_0_24z[3], celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_21z };
  assign celloutsig_0_32z = { celloutsig_0_4z[4:0], celloutsig_0_11z, celloutsig_0_0z } >>> { celloutsig_0_6z[16:3], celloutsig_0_26z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_6z = 19'h00000;
    else if (clkin_data[0]) celloutsig_0_6z = in_data[85:67];
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_65z };
endmodule
