// Seed: 388087195
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  output id_2;
  output id_1;
  type_7(
      1'b0, 1
  );
  logic id_4;
  logic id_5;
  logic id_6 = 1;
  always @((id_6)) begin
    if (1) id_2 <= 1;
  end
  assign id_3 = 1'b0;
  always @(negedge 1) begin
    id_6 = id_4;
    #1 if (id_5) if (1) id_4 = 1;
  end
  type_10(
      id_4, id_4, 1
  );
endmodule
