$date
	Tue Nov  1 01:57:05 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module innerWaterLvl_testbench $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # down $end
$var reg 1 $ enable $end
$var reg 4 % max [3:0] $end
$var reg 4 & min [3:0] $end
$var reg 1 ' reset $end
$var reg 1 ( up $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # down $end
$var wire 1 $ enable $end
$var wire 4 ) max [3:0] $end
$var wire 4 * min [3:0] $end
$var wire 4 + out [3:0] $end
$var wire 1 ' reset $end
$var wire 1 ( up $end
$var reg 4 , ns [3:0] $end
$var reg 4 - ps [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx -
bx ,
bx +
bx *
bx )
x(
1'
bx &
bx %
x$
x#
1"
bx !
$end
#2
0"
#4
b0 ,
b1 &
b1 *
b100 %
b100 )
0#
0(
0$
0'
b0 !
b0 +
b0 -
1"
#6
0"
#8
1(
1"
#10
0"
#12
b1 ,
1$
1"
#14
0"
#16
b10 ,
b1 !
b1 +
b1 -
1"
#18
0"
#20
b11 ,
b10 !
b10 +
b10 -
1"
#22
0"
#24
b100 ,
b11 !
b11 +
b11 -
1"
#26
0"
#28
b100 !
b100 +
b100 -
1"
#30
0"
#32
1"
#34
0"
#36
b11 ,
1#
0(
1"
#38
0"
#40
b10 ,
b11 !
b11 +
b11 -
1"
#42
0"
#44
1(
b10 !
b10 +
b10 -
1"
#46
0"
#48
b1 ,
0(
1"
#50
0"
#52
b1 !
b1 +
b1 -
1"
#54
0"
#56
1"
#58
0"
#60
1"
#62
0"
#64
1"
