This is a directory for finding the optimal loop tiling parameters given the description of CNN and DSP/BRAM resource of the FPGA board.
