Classic Timing Analyzer report for select8-4
Fri May 10 22:03:33 2024
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 15.976 ns   ; AY   ; Y5 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 15.976 ns       ; AY   ; Y5 ;
; N/A   ; None              ; 15.517 ns       ; D5   ; Y5 ;
; N/A   ; None              ; 15.315 ns       ; A5   ; Y5 ;
; N/A   ; None              ; 14.558 ns       ; AY   ; Y3 ;
; N/A   ; None              ; 14.414 ns       ; BY   ; Y6 ;
; N/A   ; None              ; 14.344 ns       ; AY   ; Y1 ;
; N/A   ; None              ; 14.272 ns       ; B6   ; Y6 ;
; N/A   ; None              ; 14.235 ns       ; AY   ; Y6 ;
; N/A   ; None              ; 14.183 ns       ; BY   ; Y5 ;
; N/A   ; None              ; 14.165 ns       ; AY   ; Y7 ;
; N/A   ; None              ; 14.086 ns       ; A3   ; Y3 ;
; N/A   ; None              ; 14.016 ns       ; A7   ; Y7 ;
; N/A   ; None              ; 14.004 ns       ; B5   ; Y5 ;
; N/A   ; None              ; 13.976 ns       ; A1   ; Y1 ;
; N/A   ; None              ; 13.950 ns       ; D6   ; Y6 ;
; N/A   ; None              ; 13.918 ns       ; B3   ; Y3 ;
; N/A   ; None              ; 13.909 ns       ; AY   ; Y2 ;
; N/A   ; None              ; 13.885 ns       ; D3   ; Y3 ;
; N/A   ; None              ; 13.880 ns       ; D7   ; Y7 ;
; N/A   ; None              ; 13.753 ns       ; C5   ; Y5 ;
; N/A   ; None              ; 13.686 ns       ; AY   ; Y0 ;
; N/A   ; None              ; 13.620 ns       ; A6   ; Y6 ;
; N/A   ; None              ; 13.552 ns       ; A0   ; Y0 ;
; N/A   ; None              ; 13.491 ns       ; BY   ; Y3 ;
; N/A   ; None              ; 13.467 ns       ; D0   ; Y0 ;
; N/A   ; None              ; 13.457 ns       ; BY   ; Y7 ;
; N/A   ; None              ; 13.396 ns       ; AY   ; Y4 ;
; N/A   ; None              ; 13.387 ns       ; BY   ; Y2 ;
; N/A   ; None              ; 13.377 ns       ; A2   ; Y2 ;
; N/A   ; None              ; 13.375 ns       ; C6   ; Y6 ;
; N/A   ; None              ; 13.355 ns       ; BY   ; Y1 ;
; N/A   ; None              ; 13.326 ns       ; D1   ; Y1 ;
; N/A   ; None              ; 13.314 ns       ; B2   ; Y2 ;
; N/A   ; None              ; 13.309 ns       ; B7   ; Y7 ;
; N/A   ; None              ; 13.226 ns       ; C7   ; Y7 ;
; N/A   ; None              ; 13.209 ns       ; C3   ; Y3 ;
; N/A   ; None              ; 13.181 ns       ; D2   ; Y2 ;
; N/A   ; None              ; 13.103 ns       ; BY   ; Y0 ;
; N/A   ; None              ; 13.084 ns       ; B4   ; Y4 ;
; N/A   ; None              ; 13.000 ns       ; C2   ; Y2 ;
; N/A   ; None              ; 12.930 ns       ; D4   ; Y4 ;
; N/A   ; None              ; 12.903 ns       ; B0   ; Y0 ;
; N/A   ; None              ; 12.883 ns       ; BY   ; Y4 ;
; N/A   ; None              ; 12.444 ns       ; C4   ; Y4 ;
; N/A   ; None              ; 12.420 ns       ; C1   ; Y1 ;
; N/A   ; None              ; 12.404 ns       ; A4   ; Y4 ;
; N/A   ; None              ; 9.932 ns        ; DY   ; Y5 ;
; N/A   ; None              ; 9.175 ns        ; DY   ; Y0 ;
; N/A   ; None              ; 8.971 ns        ; DY   ; Y6 ;
; N/A   ; None              ; 8.900 ns        ; DY   ; Y7 ;
; N/A   ; None              ; 8.628 ns        ; CY   ; Y5 ;
; N/A   ; None              ; 8.515 ns        ; DY   ; Y3 ;
; N/A   ; None              ; 8.399 ns        ; CY   ; Y6 ;
; N/A   ; None              ; 8.302 ns        ; DY   ; Y1 ;
; N/A   ; None              ; 7.902 ns        ; B1   ; Y1 ;
; N/A   ; None              ; 7.861 ns        ; DY   ; Y2 ;
; N/A   ; None              ; 7.699 ns        ; CY   ; Y2 ;
; N/A   ; None              ; 7.672 ns        ; CY   ; Y1 ;
; N/A   ; None              ; 7.652 ns        ; CY   ; Y3 ;
; N/A   ; None              ; 7.644 ns        ; CY   ; Y7 ;
; N/A   ; None              ; 7.512 ns        ; C0   ; Y0 ;
; N/A   ; None              ; 7.350 ns        ; DY   ; Y4 ;
; N/A   ; None              ; 7.258 ns        ; CY   ; Y0 ;
; N/A   ; None              ; 7.193 ns        ; CY   ; Y4 ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Fri May 10 22:03:33 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off select8-4 -c select8-4 --timing_analysis_only
Info: Longest tpd from source pin "AY" to destination pin "Y5" is 15.976 ns
    Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_44; Fanout = 8; PIN Node = 'AY'
    Info: 2: + IC(6.716 ns) + CELL(0.651 ns) = 8.362 ns; Loc. = LCCOMB_X3_Y9_N22; Fanout = 1; COMB Node = 'select1-4:inst5|inst4~9'
    Info: 3: + IC(1.385 ns) + CELL(0.651 ns) = 10.398 ns; Loc. = LCCOMB_X8_Y9_N18; Fanout = 1; COMB Node = 'select1-4:inst5|inst4'
    Info: 4: + IC(2.442 ns) + CELL(3.136 ns) = 15.976 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'Y5'
    Info: Total cell delay = 5.433 ns ( 34.01 % )
    Info: Total interconnect delay = 10.543 ns ( 65.99 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 197 megabytes
    Info: Processing ended: Fri May 10 22:03:33 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


