// Seed: 2816501605
module module_0 ();
  reg id_2;
  always @(id_1, id_1 or posedge 1 or posedge id_2 or id_2 - 1) begin : LABEL_0
    id_2 <= 1;
    $display(id_1, id_1 <-> id_1 + 1 & 1);
  end
  assign module_1.id_3 = 0;
  wire id_3;
  assign id_1 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    output wire id_2,
    output supply1 id_3
);
  wire  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ;
  module_0 modCall_1 ();
endmodule
