
ControlBox.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000417c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000108  0800432c  0800432c  0001432c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08004434  08004434  00014434  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800443c  0800443c  0001443c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08004440  08004440  00014440  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000088  20000000  08004444  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020088  2**0
                  CONTENTS
  8 .bss          0000060c  20000088  20000088  00020088  2**3
                  ALLOC
  9 ._user_heap_stack 00000600  20000694  20000694  00020088  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001663b  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00002c98  00000000  00000000  000366f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000af48  00000000  00000000  0003938b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000e38  00000000  00000000  000442d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001218  00000000  00000000  00045110  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00006d91  00000000  00000000  00046328  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00005d86  00000000  00000000  0004d0b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00052e3f  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000033e8  00000000  00000000  00052ebc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000088 	.word	0x20000088
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08004314 	.word	0x08004314

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000008c 	.word	0x2000008c
 80001ec:	08004314 	.word	0x08004314

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f092 0f00 	teq	r2, #0
 800057a:	bf14      	ite	ne
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000590:	e720      	b.n	80003d4 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aedc 	beq.w	8000382 <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6c1      	b.n	8000382 <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__aeabi_d2iz>:
 8000a24:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a28:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a2c:	d215      	bcs.n	8000a5a <__aeabi_d2iz+0x36>
 8000a2e:	d511      	bpl.n	8000a54 <__aeabi_d2iz+0x30>
 8000a30:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a34:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a38:	d912      	bls.n	8000a60 <__aeabi_d2iz+0x3c>
 8000a3a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a3e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a42:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a46:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a4a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a4e:	bf18      	it	ne
 8000a50:	4240      	negne	r0, r0
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a5e:	d105      	bne.n	8000a6c <__aeabi_d2iz+0x48>
 8000a60:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a64:	bf08      	it	eq
 8000a66:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a6a:	4770      	bx	lr
 8000a6c:	f04f 0000 	mov.w	r0, #0
 8000a70:	4770      	bx	lr
 8000a72:	bf00      	nop

08000a74 <__aeabi_uldivmod>:
 8000a74:	b953      	cbnz	r3, 8000a8c <__aeabi_uldivmod+0x18>
 8000a76:	b94a      	cbnz	r2, 8000a8c <__aeabi_uldivmod+0x18>
 8000a78:	2900      	cmp	r1, #0
 8000a7a:	bf08      	it	eq
 8000a7c:	2800      	cmpeq	r0, #0
 8000a7e:	bf1c      	itt	ne
 8000a80:	f04f 31ff 	movne.w	r1, #4294967295
 8000a84:	f04f 30ff 	movne.w	r0, #4294967295
 8000a88:	f000 b97a 	b.w	8000d80 <__aeabi_idiv0>
 8000a8c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a90:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a94:	f000 f806 	bl	8000aa4 <__udivmoddi4>
 8000a98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aa0:	b004      	add	sp, #16
 8000aa2:	4770      	bx	lr

08000aa4 <__udivmoddi4>:
 8000aa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000aa8:	468c      	mov	ip, r1
 8000aaa:	460d      	mov	r5, r1
 8000aac:	4604      	mov	r4, r0
 8000aae:	9e08      	ldr	r6, [sp, #32]
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d151      	bne.n	8000b58 <__udivmoddi4+0xb4>
 8000ab4:	428a      	cmp	r2, r1
 8000ab6:	4617      	mov	r7, r2
 8000ab8:	d96d      	bls.n	8000b96 <__udivmoddi4+0xf2>
 8000aba:	fab2 fe82 	clz	lr, r2
 8000abe:	f1be 0f00 	cmp.w	lr, #0
 8000ac2:	d00b      	beq.n	8000adc <__udivmoddi4+0x38>
 8000ac4:	f1ce 0c20 	rsb	ip, lr, #32
 8000ac8:	fa01 f50e 	lsl.w	r5, r1, lr
 8000acc:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000ad0:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ad4:	ea4c 0c05 	orr.w	ip, ip, r5
 8000ad8:	fa00 f40e 	lsl.w	r4, r0, lr
 8000adc:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000ae0:	0c25      	lsrs	r5, r4, #16
 8000ae2:	fbbc f8fa 	udiv	r8, ip, sl
 8000ae6:	fa1f f987 	uxth.w	r9, r7
 8000aea:	fb0a cc18 	mls	ip, sl, r8, ip
 8000aee:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000af2:	fb08 f309 	mul.w	r3, r8, r9
 8000af6:	42ab      	cmp	r3, r5
 8000af8:	d90a      	bls.n	8000b10 <__udivmoddi4+0x6c>
 8000afa:	19ed      	adds	r5, r5, r7
 8000afc:	f108 32ff 	add.w	r2, r8, #4294967295
 8000b00:	f080 8123 	bcs.w	8000d4a <__udivmoddi4+0x2a6>
 8000b04:	42ab      	cmp	r3, r5
 8000b06:	f240 8120 	bls.w	8000d4a <__udivmoddi4+0x2a6>
 8000b0a:	f1a8 0802 	sub.w	r8, r8, #2
 8000b0e:	443d      	add	r5, r7
 8000b10:	1aed      	subs	r5, r5, r3
 8000b12:	b2a4      	uxth	r4, r4
 8000b14:	fbb5 f0fa 	udiv	r0, r5, sl
 8000b18:	fb0a 5510 	mls	r5, sl, r0, r5
 8000b1c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000b20:	fb00 f909 	mul.w	r9, r0, r9
 8000b24:	45a1      	cmp	r9, r4
 8000b26:	d909      	bls.n	8000b3c <__udivmoddi4+0x98>
 8000b28:	19e4      	adds	r4, r4, r7
 8000b2a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b2e:	f080 810a 	bcs.w	8000d46 <__udivmoddi4+0x2a2>
 8000b32:	45a1      	cmp	r9, r4
 8000b34:	f240 8107 	bls.w	8000d46 <__udivmoddi4+0x2a2>
 8000b38:	3802      	subs	r0, #2
 8000b3a:	443c      	add	r4, r7
 8000b3c:	eba4 0409 	sub.w	r4, r4, r9
 8000b40:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000b44:	2100      	movs	r1, #0
 8000b46:	2e00      	cmp	r6, #0
 8000b48:	d061      	beq.n	8000c0e <__udivmoddi4+0x16a>
 8000b4a:	fa24 f40e 	lsr.w	r4, r4, lr
 8000b4e:	2300      	movs	r3, #0
 8000b50:	6034      	str	r4, [r6, #0]
 8000b52:	6073      	str	r3, [r6, #4]
 8000b54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b58:	428b      	cmp	r3, r1
 8000b5a:	d907      	bls.n	8000b6c <__udivmoddi4+0xc8>
 8000b5c:	2e00      	cmp	r6, #0
 8000b5e:	d054      	beq.n	8000c0a <__udivmoddi4+0x166>
 8000b60:	2100      	movs	r1, #0
 8000b62:	e886 0021 	stmia.w	r6, {r0, r5}
 8000b66:	4608      	mov	r0, r1
 8000b68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b6c:	fab3 f183 	clz	r1, r3
 8000b70:	2900      	cmp	r1, #0
 8000b72:	f040 808e 	bne.w	8000c92 <__udivmoddi4+0x1ee>
 8000b76:	42ab      	cmp	r3, r5
 8000b78:	d302      	bcc.n	8000b80 <__udivmoddi4+0xdc>
 8000b7a:	4282      	cmp	r2, r0
 8000b7c:	f200 80fa 	bhi.w	8000d74 <__udivmoddi4+0x2d0>
 8000b80:	1a84      	subs	r4, r0, r2
 8000b82:	eb65 0503 	sbc.w	r5, r5, r3
 8000b86:	2001      	movs	r0, #1
 8000b88:	46ac      	mov	ip, r5
 8000b8a:	2e00      	cmp	r6, #0
 8000b8c:	d03f      	beq.n	8000c0e <__udivmoddi4+0x16a>
 8000b8e:	e886 1010 	stmia.w	r6, {r4, ip}
 8000b92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b96:	b912      	cbnz	r2, 8000b9e <__udivmoddi4+0xfa>
 8000b98:	2701      	movs	r7, #1
 8000b9a:	fbb7 f7f2 	udiv	r7, r7, r2
 8000b9e:	fab7 fe87 	clz	lr, r7
 8000ba2:	f1be 0f00 	cmp.w	lr, #0
 8000ba6:	d134      	bne.n	8000c12 <__udivmoddi4+0x16e>
 8000ba8:	1beb      	subs	r3, r5, r7
 8000baa:	0c3a      	lsrs	r2, r7, #16
 8000bac:	fa1f fc87 	uxth.w	ip, r7
 8000bb0:	2101      	movs	r1, #1
 8000bb2:	fbb3 f8f2 	udiv	r8, r3, r2
 8000bb6:	0c25      	lsrs	r5, r4, #16
 8000bb8:	fb02 3318 	mls	r3, r2, r8, r3
 8000bbc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000bc0:	fb0c f308 	mul.w	r3, ip, r8
 8000bc4:	42ab      	cmp	r3, r5
 8000bc6:	d907      	bls.n	8000bd8 <__udivmoddi4+0x134>
 8000bc8:	19ed      	adds	r5, r5, r7
 8000bca:	f108 30ff 	add.w	r0, r8, #4294967295
 8000bce:	d202      	bcs.n	8000bd6 <__udivmoddi4+0x132>
 8000bd0:	42ab      	cmp	r3, r5
 8000bd2:	f200 80d1 	bhi.w	8000d78 <__udivmoddi4+0x2d4>
 8000bd6:	4680      	mov	r8, r0
 8000bd8:	1aed      	subs	r5, r5, r3
 8000bda:	b2a3      	uxth	r3, r4
 8000bdc:	fbb5 f0f2 	udiv	r0, r5, r2
 8000be0:	fb02 5510 	mls	r5, r2, r0, r5
 8000be4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000be8:	fb0c fc00 	mul.w	ip, ip, r0
 8000bec:	45a4      	cmp	ip, r4
 8000bee:	d907      	bls.n	8000c00 <__udivmoddi4+0x15c>
 8000bf0:	19e4      	adds	r4, r4, r7
 8000bf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bf6:	d202      	bcs.n	8000bfe <__udivmoddi4+0x15a>
 8000bf8:	45a4      	cmp	ip, r4
 8000bfa:	f200 80b8 	bhi.w	8000d6e <__udivmoddi4+0x2ca>
 8000bfe:	4618      	mov	r0, r3
 8000c00:	eba4 040c 	sub.w	r4, r4, ip
 8000c04:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c08:	e79d      	b.n	8000b46 <__udivmoddi4+0xa2>
 8000c0a:	4631      	mov	r1, r6
 8000c0c:	4630      	mov	r0, r6
 8000c0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c12:	f1ce 0420 	rsb	r4, lr, #32
 8000c16:	fa05 f30e 	lsl.w	r3, r5, lr
 8000c1a:	fa07 f70e 	lsl.w	r7, r7, lr
 8000c1e:	fa20 f804 	lsr.w	r8, r0, r4
 8000c22:	0c3a      	lsrs	r2, r7, #16
 8000c24:	fa25 f404 	lsr.w	r4, r5, r4
 8000c28:	ea48 0803 	orr.w	r8, r8, r3
 8000c2c:	fbb4 f1f2 	udiv	r1, r4, r2
 8000c30:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000c34:	fb02 4411 	mls	r4, r2, r1, r4
 8000c38:	fa1f fc87 	uxth.w	ip, r7
 8000c3c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000c40:	fb01 f30c 	mul.w	r3, r1, ip
 8000c44:	42ab      	cmp	r3, r5
 8000c46:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c4a:	d909      	bls.n	8000c60 <__udivmoddi4+0x1bc>
 8000c4c:	19ed      	adds	r5, r5, r7
 8000c4e:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c52:	f080 808a 	bcs.w	8000d6a <__udivmoddi4+0x2c6>
 8000c56:	42ab      	cmp	r3, r5
 8000c58:	f240 8087 	bls.w	8000d6a <__udivmoddi4+0x2c6>
 8000c5c:	3902      	subs	r1, #2
 8000c5e:	443d      	add	r5, r7
 8000c60:	1aeb      	subs	r3, r5, r3
 8000c62:	fa1f f588 	uxth.w	r5, r8
 8000c66:	fbb3 f0f2 	udiv	r0, r3, r2
 8000c6a:	fb02 3310 	mls	r3, r2, r0, r3
 8000c6e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c72:	fb00 f30c 	mul.w	r3, r0, ip
 8000c76:	42ab      	cmp	r3, r5
 8000c78:	d907      	bls.n	8000c8a <__udivmoddi4+0x1e6>
 8000c7a:	19ed      	adds	r5, r5, r7
 8000c7c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000c80:	d26f      	bcs.n	8000d62 <__udivmoddi4+0x2be>
 8000c82:	42ab      	cmp	r3, r5
 8000c84:	d96d      	bls.n	8000d62 <__udivmoddi4+0x2be>
 8000c86:	3802      	subs	r0, #2
 8000c88:	443d      	add	r5, r7
 8000c8a:	1aeb      	subs	r3, r5, r3
 8000c8c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c90:	e78f      	b.n	8000bb2 <__udivmoddi4+0x10e>
 8000c92:	f1c1 0720 	rsb	r7, r1, #32
 8000c96:	fa22 f807 	lsr.w	r8, r2, r7
 8000c9a:	408b      	lsls	r3, r1
 8000c9c:	fa05 f401 	lsl.w	r4, r5, r1
 8000ca0:	ea48 0303 	orr.w	r3, r8, r3
 8000ca4:	fa20 fe07 	lsr.w	lr, r0, r7
 8000ca8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000cac:	40fd      	lsrs	r5, r7
 8000cae:	ea4e 0e04 	orr.w	lr, lr, r4
 8000cb2:	fbb5 f9fc 	udiv	r9, r5, ip
 8000cb6:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000cba:	fb0c 5519 	mls	r5, ip, r9, r5
 8000cbe:	fa1f f883 	uxth.w	r8, r3
 8000cc2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000cc6:	fb09 f408 	mul.w	r4, r9, r8
 8000cca:	42ac      	cmp	r4, r5
 8000ccc:	fa02 f201 	lsl.w	r2, r2, r1
 8000cd0:	fa00 fa01 	lsl.w	sl, r0, r1
 8000cd4:	d908      	bls.n	8000ce8 <__udivmoddi4+0x244>
 8000cd6:	18ed      	adds	r5, r5, r3
 8000cd8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cdc:	d243      	bcs.n	8000d66 <__udivmoddi4+0x2c2>
 8000cde:	42ac      	cmp	r4, r5
 8000ce0:	d941      	bls.n	8000d66 <__udivmoddi4+0x2c2>
 8000ce2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ce6:	441d      	add	r5, r3
 8000ce8:	1b2d      	subs	r5, r5, r4
 8000cea:	fa1f fe8e 	uxth.w	lr, lr
 8000cee:	fbb5 f0fc 	udiv	r0, r5, ip
 8000cf2:	fb0c 5510 	mls	r5, ip, r0, r5
 8000cf6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000cfa:	fb00 f808 	mul.w	r8, r0, r8
 8000cfe:	45a0      	cmp	r8, r4
 8000d00:	d907      	bls.n	8000d12 <__udivmoddi4+0x26e>
 8000d02:	18e4      	adds	r4, r4, r3
 8000d04:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d08:	d229      	bcs.n	8000d5e <__udivmoddi4+0x2ba>
 8000d0a:	45a0      	cmp	r8, r4
 8000d0c:	d927      	bls.n	8000d5e <__udivmoddi4+0x2ba>
 8000d0e:	3802      	subs	r0, #2
 8000d10:	441c      	add	r4, r3
 8000d12:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d16:	eba4 0408 	sub.w	r4, r4, r8
 8000d1a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d1e:	454c      	cmp	r4, r9
 8000d20:	46c6      	mov	lr, r8
 8000d22:	464d      	mov	r5, r9
 8000d24:	d315      	bcc.n	8000d52 <__udivmoddi4+0x2ae>
 8000d26:	d012      	beq.n	8000d4e <__udivmoddi4+0x2aa>
 8000d28:	b156      	cbz	r6, 8000d40 <__udivmoddi4+0x29c>
 8000d2a:	ebba 030e 	subs.w	r3, sl, lr
 8000d2e:	eb64 0405 	sbc.w	r4, r4, r5
 8000d32:	fa04 f707 	lsl.w	r7, r4, r7
 8000d36:	40cb      	lsrs	r3, r1
 8000d38:	431f      	orrs	r7, r3
 8000d3a:	40cc      	lsrs	r4, r1
 8000d3c:	6037      	str	r7, [r6, #0]
 8000d3e:	6074      	str	r4, [r6, #4]
 8000d40:	2100      	movs	r1, #0
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	4618      	mov	r0, r3
 8000d48:	e6f8      	b.n	8000b3c <__udivmoddi4+0x98>
 8000d4a:	4690      	mov	r8, r2
 8000d4c:	e6e0      	b.n	8000b10 <__udivmoddi4+0x6c>
 8000d4e:	45c2      	cmp	sl, r8
 8000d50:	d2ea      	bcs.n	8000d28 <__udivmoddi4+0x284>
 8000d52:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d56:	eb69 0503 	sbc.w	r5, r9, r3
 8000d5a:	3801      	subs	r0, #1
 8000d5c:	e7e4      	b.n	8000d28 <__udivmoddi4+0x284>
 8000d5e:	4628      	mov	r0, r5
 8000d60:	e7d7      	b.n	8000d12 <__udivmoddi4+0x26e>
 8000d62:	4640      	mov	r0, r8
 8000d64:	e791      	b.n	8000c8a <__udivmoddi4+0x1e6>
 8000d66:	4681      	mov	r9, r0
 8000d68:	e7be      	b.n	8000ce8 <__udivmoddi4+0x244>
 8000d6a:	4601      	mov	r1, r0
 8000d6c:	e778      	b.n	8000c60 <__udivmoddi4+0x1bc>
 8000d6e:	3802      	subs	r0, #2
 8000d70:	443c      	add	r4, r7
 8000d72:	e745      	b.n	8000c00 <__udivmoddi4+0x15c>
 8000d74:	4608      	mov	r0, r1
 8000d76:	e708      	b.n	8000b8a <__udivmoddi4+0xe6>
 8000d78:	f1a8 0802 	sub.w	r8, r8, #2
 8000d7c:	443d      	add	r5, r7
 8000d7e:	e72b      	b.n	8000bd8 <__udivmoddi4+0x134>

08000d80 <__aeabi_idiv0>:
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop

08000d84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d84:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d86:	4a0e      	ldr	r2, [pc, #56]	; (8000dc0 <HAL_InitTick+0x3c>)
 8000d88:	4b0e      	ldr	r3, [pc, #56]	; (8000dc4 <HAL_InitTick+0x40>)
{
 8000d8a:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d8c:	7818      	ldrb	r0, [r3, #0]
 8000d8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d92:	fbb3 f3f0 	udiv	r3, r3, r0
 8000d96:	6810      	ldr	r0, [r2, #0]
 8000d98:	fbb0 f0f3 	udiv	r0, r0, r3
 8000d9c:	f000 f8aa 	bl	8000ef4 <HAL_SYSTICK_Config>
 8000da0:	4604      	mov	r4, r0
 8000da2:	b958      	cbnz	r0, 8000dbc <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000da4:	2d0f      	cmp	r5, #15
 8000da6:	d809      	bhi.n	8000dbc <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000da8:	4602      	mov	r2, r0
 8000daa:	4629      	mov	r1, r5
 8000dac:	f04f 30ff 	mov.w	r0, #4294967295
 8000db0:	f000 f85e 	bl	8000e70 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000db4:	4b04      	ldr	r3, [pc, #16]	; (8000dc8 <HAL_InitTick+0x44>)
 8000db6:	4620      	mov	r0, r4
 8000db8:	601d      	str	r5, [r3, #0]
 8000dba:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000dbc:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000dbe:	bd38      	pop	{r3, r4, r5, pc}
 8000dc0:	20000020 	.word	0x20000020
 8000dc4:	20000000 	.word	0x20000000
 8000dc8:	20000004 	.word	0x20000004

08000dcc <HAL_Init>:
{
 8000dcc:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000dce:	4b0b      	ldr	r3, [pc, #44]	; (8000dfc <HAL_Init+0x30>)
 8000dd0:	681a      	ldr	r2, [r3, #0]
 8000dd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000dd6:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000dd8:	681a      	ldr	r2, [r3, #0]
 8000dda:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000dde:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000de0:	681a      	ldr	r2, [r3, #0]
 8000de2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000de6:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000de8:	2003      	movs	r0, #3
 8000dea:	f000 f82f 	bl	8000e4c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dee:	2000      	movs	r0, #0
 8000df0:	f7ff ffc8 	bl	8000d84 <HAL_InitTick>
  HAL_MspInit();
 8000df4:	f002 f852 	bl	8002e9c <HAL_MspInit>
}
 8000df8:	2000      	movs	r0, #0
 8000dfa:	bd08      	pop	{r3, pc}
 8000dfc:	40023c00 	.word	0x40023c00

08000e00 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000e00:	4a03      	ldr	r2, [pc, #12]	; (8000e10 <HAL_IncTick+0x10>)
 8000e02:	4b04      	ldr	r3, [pc, #16]	; (8000e14 <HAL_IncTick+0x14>)
 8000e04:	6811      	ldr	r1, [r2, #0]
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	440b      	add	r3, r1
 8000e0a:	6013      	str	r3, [r2, #0]
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop
 8000e10:	200000e4 	.word	0x200000e4
 8000e14:	20000000 	.word	0x20000000

08000e18 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000e18:	4b01      	ldr	r3, [pc, #4]	; (8000e20 <HAL_GetTick+0x8>)
 8000e1a:	6818      	ldr	r0, [r3, #0]
}
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	200000e4 	.word	0x200000e4

08000e24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e24:	b538      	push	{r3, r4, r5, lr}
 8000e26:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000e28:	f7ff fff6 	bl	8000e18 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e2c:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000e2e:	bf1c      	itt	ne
 8000e30:	4b05      	ldrne	r3, [pc, #20]	; (8000e48 <HAL_Delay+0x24>)
 8000e32:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000e34:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8000e36:	bf18      	it	ne
 8000e38:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e3a:	f7ff ffed 	bl	8000e18 <HAL_GetTick>
 8000e3e:	1b40      	subs	r0, r0, r5
 8000e40:	4284      	cmp	r4, r0
 8000e42:	d8fa      	bhi.n	8000e3a <HAL_Delay+0x16>
  {
  }
}
 8000e44:	bd38      	pop	{r3, r4, r5, pc}
 8000e46:	bf00      	nop
 8000e48:	20000000 	.word	0x20000000

08000e4c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e4c:	4a07      	ldr	r2, [pc, #28]	; (8000e6c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000e4e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e50:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000e54:	041b      	lsls	r3, r3, #16
 8000e56:	0c1b      	lsrs	r3, r3, #16
 8000e58:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e5c:	0200      	lsls	r0, r0, #8
 8000e5e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e62:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000e66:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000e68:	60d3      	str	r3, [r2, #12]
 8000e6a:	4770      	bx	lr
 8000e6c:	e000ed00 	.word	0xe000ed00

08000e70 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e70:	4b17      	ldr	r3, [pc, #92]	; (8000ed0 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e72:	b530      	push	{r4, r5, lr}
 8000e74:	68dc      	ldr	r4, [r3, #12]
 8000e76:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e7a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e7e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e80:	2b04      	cmp	r3, #4
 8000e82:	bf28      	it	cs
 8000e84:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e86:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e88:	f04f 0501 	mov.w	r5, #1
 8000e8c:	fa05 f303 	lsl.w	r3, r5, r3
 8000e90:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e94:	bf8c      	ite	hi
 8000e96:	3c03      	subhi	r4, #3
 8000e98:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e9a:	4019      	ands	r1, r3
 8000e9c:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e9e:	fa05 f404 	lsl.w	r4, r5, r4
 8000ea2:	3c01      	subs	r4, #1
 8000ea4:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000ea6:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ea8:	ea42 0201 	orr.w	r2, r2, r1
 8000eac:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eb0:	bfad      	iteet	ge
 8000eb2:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eb6:	f000 000f 	andlt.w	r0, r0, #15
 8000eba:	4b06      	ldrlt	r3, [pc, #24]	; (8000ed4 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ebc:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ec0:	bfb5      	itete	lt
 8000ec2:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ec4:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ec6:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ec8:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000ecc:	bd30      	pop	{r4, r5, pc}
 8000ece:	bf00      	nop
 8000ed0:	e000ed00 	.word	0xe000ed00
 8000ed4:	e000ed14 	.word	0xe000ed14

08000ed8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000ed8:	2800      	cmp	r0, #0
 8000eda:	db08      	blt.n	8000eee <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000edc:	0942      	lsrs	r2, r0, #5
 8000ede:	2301      	movs	r3, #1
 8000ee0:	f000 001f 	and.w	r0, r0, #31
 8000ee4:	fa03 f000 	lsl.w	r0, r3, r0
 8000ee8:	4b01      	ldr	r3, [pc, #4]	; (8000ef0 <HAL_NVIC_EnableIRQ+0x18>)
 8000eea:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000eee:	4770      	bx	lr
 8000ef0:	e000e100 	.word	0xe000e100

08000ef4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ef4:	3801      	subs	r0, #1
 8000ef6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000efa:	d20a      	bcs.n	8000f12 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000efc:	4b06      	ldr	r3, [pc, #24]	; (8000f18 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000efe:	4a07      	ldr	r2, [pc, #28]	; (8000f1c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f00:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f02:	21f0      	movs	r1, #240	; 0xf0
 8000f04:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f08:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f0a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f0c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f0e:	601a      	str	r2, [r3, #0]
 8000f10:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000f12:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000f14:	4770      	bx	lr
 8000f16:	bf00      	nop
 8000f18:	e000e010 	.word	0xe000e010
 8000f1c:	e000ed00 	.word	0xe000ed00

08000f20 <HAL_NVIC_ClearPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000f20:	2800      	cmp	r0, #0
 8000f22:	db09      	blt.n	8000f38 <HAL_NVIC_ClearPendingIRQ+0x18>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f24:	0943      	lsrs	r3, r0, #5
 8000f26:	2201      	movs	r2, #1
 8000f28:	f000 001f 	and.w	r0, r0, #31
 8000f2c:	fa02 f000 	lsl.w	r0, r2, r0
 8000f30:	3360      	adds	r3, #96	; 0x60
 8000f32:	4a02      	ldr	r2, [pc, #8]	; (8000f3c <HAL_NVIC_ClearPendingIRQ+0x1c>)
 8000f34:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	e000e100 	.word	0xe000e100

08000f40 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8000f40:	b570      	push	{r4, r5, r6, lr}
 8000f42:	4604      	mov	r4, r0
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8000f44:	b129      	cbz	r1, 8000f52 <ETH_MACDMAConfig+0x12>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8000f46:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000f4a:	60c3      	str	r3, [r0, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8000f4c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000f50:	6083      	str	r3, [r0, #8]
  macinit.Jabber = ETH_JABBER_ENABLE;
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8000f52:	69e3      	ldr	r3, [r4, #28]
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
  macinit.VLANTagIdentifier = 0x0U;
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8000f54:	6822      	ldr	r2, [r4, #0]
                       macinit.Jabber | 
                       macinit.InterFrameGap |
                       macinit.CarrierSense |
                       (heth->Init).Speed | 
                       macinit.ReceiveOwn |
                       macinit.LoopbackMode |
 8000f56:	68e0      	ldr	r0, [r4, #12]
  tmpreg1 = (heth->Instance)->MACCR;
 8000f58:	6815      	ldr	r5, [r2, #0]
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8000f5a:	2b00      	cmp	r3, #0
                       macinit.LoopbackMode |
 8000f5c:	68a3      	ldr	r3, [r4, #8]
 8000f5e:	ea43 0300 	orr.w	r3, r3, r0
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8000f62:	4830      	ldr	r0, [pc, #192]	; (8001024 <ETH_MACDMAConfig+0xe4>)
 8000f64:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f68:	ea00 0005 	and.w	r0, r0, r5
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8000f6c:	bf0c      	ite	eq
 8000f6e:	f44f 6180 	moveq.w	r1, #1024	; 0x400
 8000f72:	2100      	movne	r1, #0
 8000f74:	4303      	orrs	r3, r0
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8000f76:	430b      	orrs	r3, r1
                       macinit.AutomaticPadCRCStrip | 
                       macinit.BackOffLimit | 
                       macinit.DeferralCheck);
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8000f78:	6013      	str	r3, [r2, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8000f7a:	2001      	movs	r0, #1
  tmpreg1 = (heth->Instance)->MACCR;
 8000f7c:	6815      	ldr	r5, [r2, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8000f7e:	f7ff ff51 	bl	8000e24 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1; 
 8000f82:	6823      	ldr	r3, [r4, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8000f84:	2240      	movs	r2, #64	; 0x40
  (heth->Instance)->MACCR = tmpreg1; 
 8000f86:	601d      	str	r5, [r3, #0]
                                        macinit.UnicastFramesFilter);
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFFR;
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8000f88:	2001      	movs	r0, #1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8000f8a:	605a      	str	r2, [r3, #4]
   tmpreg1 = (heth->Instance)->MACFFR;
 8000f8c:	685d      	ldr	r5, [r3, #4]
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8000f8e:	f7ff ff49 	bl	8000e24 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg1;
 8000f92:	6823      	ldr	r3, [r4, #0]
 8000f94:	605d      	str	r5, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8000f96:	2500      	movs	r5, #0
 8000f98:	609d      	str	r5, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8000f9a:	60dd      	str	r5, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg1 = (heth->Instance)->MACFCR;
 8000f9c:	699a      	ldr	r2, [r3, #24]
   /* Clear xx bits */
   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8000f9e:	f022 02be 	bic.w	r2, r2, #190	; 0xbe
 8000fa2:	0412      	lsls	r2, r2, #16
 8000fa4:	0c12      	lsrs	r2, r2, #16
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8000fa6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
                        macinit.UnicastPauseFrameDetect | 
                        macinit.ReceiveFlowControl |
                        macinit.TransmitFlowControl); 
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8000faa:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFCR;
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8000fac:	2001      	movs	r0, #1
   tmpreg1 = (heth->Instance)->MACFCR;
 8000fae:	699e      	ldr	r6, [r3, #24]
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8000fb0:	f7ff ff38 	bl	8000e24 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg1;
 8000fb4:	6823      	ldr	r3, [r4, #0]
                                            macinit.VLANTagIdentifier);
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8000fb6:	2001      	movs	r0, #1
   (heth->Instance)->MACFCR = tmpreg1;
 8000fb8:	619e      	str	r6, [r3, #24]
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8000fba:	61dd      	str	r5, [r3, #28]
    tmpreg1 = (heth->Instance)->MACVLANTR;
 8000fbc:	69dd      	ldr	r5, [r3, #28]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8000fbe:	f7ff ff31 	bl	8000e24 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 8000fc2:	6822      	ldr	r2, [r4, #0]
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg1 = (heth->Instance)->DMAOMR;
    /* Clear xx bits */
    tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8000fc4:	4b18      	ldr	r3, [pc, #96]	; (8001028 <ETH_MACDMAConfig+0xe8>)
    (heth->Instance)->MACVLANTR = tmpreg1;
 8000fc6:	61d5      	str	r5, [r2, #28]
    tmpreg1 = (heth->Instance)->DMAOMR;
 8000fc8:	f241 0518 	movw	r5, #4120	; 0x1018
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->DMAOMR;
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8000fcc:	2001      	movs	r0, #1
    tmpreg1 = (heth->Instance)->DMAOMR;
 8000fce:	5951      	ldr	r1, [r2, r5]
    tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8000fd0:	400b      	ands	r3, r1
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8000fd2:	f043 7308 	orr.w	r3, r3, #35651584	; 0x2200000
 8000fd6:	f043 0304 	orr.w	r3, r3, #4
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8000fda:	5153      	str	r3, [r2, r5]
    tmpreg1 = (heth->Instance)->DMAOMR;
 8000fdc:	5956      	ldr	r6, [r2, r5]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8000fde:	f7ff ff21 	bl	8000e24 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg1;
 8000fe2:	6823      	ldr	r3, [r4, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8000fe4:	4a11      	ldr	r2, [pc, #68]	; (800102c <ETH_MACDMAConfig+0xec>)
    (heth->Instance)->DMAOMR = tmpreg1;
 8000fe6:	515e      	str	r6, [r3, r5]
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8000fe8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->DMABMR;
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8000fec:	2001      	movs	r0, #1
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8000fee:	601a      	str	r2, [r3, #0]
     tmpreg1 = (heth->Instance)->DMABMR;
 8000ff0:	681d      	ldr	r5, [r3, #0]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8000ff2:	f7ff ff17 	bl	8000e24 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg1;
 8000ff6:	6822      	ldr	r2, [r4, #0]
 8000ff8:	f502 5380 	add.w	r3, r2, #4096	; 0x1000
 8000ffc:	601d      	str	r5, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8000ffe:	69a3      	ldr	r3, [r4, #24]
 8001000:	2b01      	cmp	r3, #1
 8001002:	d107      	bne.n	8001014 <ETH_MACDMAConfig+0xd4>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8001004:	f241 011c 	movw	r1, #4124	; 0x101c
 8001008:	5853      	ldr	r3, [r2, r1]
 800100a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800100e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001012:	5053      	str	r3, [r2, r1]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001014:	6963      	ldr	r3, [r4, #20]
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8001016:	4a06      	ldr	r2, [pc, #24]	; (8001030 <ETH_MACDMAConfig+0xf0>)
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8001018:	8899      	ldrh	r1, [r3, #4]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800101a:	6011      	str	r1, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 800101c:	681a      	ldr	r2, [r3, #0]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800101e:	4b05      	ldr	r3, [pc, #20]	; (8001034 <ETH_MACDMAConfig+0xf4>)
 8001020:	601a      	str	r2, [r3, #0]
 8001022:	bd70      	pop	{r4, r5, r6, pc}
 8001024:	ff20810f 	.word	0xff20810f
 8001028:	f8de3f23 	.word	0xf8de3f23
 800102c:	02c12080 	.word	0x02c12080
 8001030:	40028040 	.word	0x40028040
 8001034:	40028044 	.word	0x40028044

08001038 <HAL_ETH_ReadPHYRegister>:
{
 8001038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 800103a:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 800103e:	2b82      	cmp	r3, #130	; 0x82
{
 8001040:	4605      	mov	r5, r0
 8001042:	4616      	mov	r6, r2
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8001044:	d030      	beq.n	80010a8 <HAL_ETH_ReadPHYRegister+0x70>
  tmpreg1 = heth->Instance->MACMIIAR;
 8001046:	6802      	ldr	r2, [r0, #0]
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8001048:	2382      	movs	r3, #130	; 0x82
 800104a:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  tmpreg1 = heth->Instance->MACMIIAR;
 800104e:	6913      	ldr	r3, [r2, #16]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8001050:	0189      	lsls	r1, r1, #6
 8001052:	f401 64f8 	and.w	r4, r1, #1984	; 0x7c0
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8001056:	f003 011c 	and.w	r1, r3, #28
 800105a:	4321      	orrs	r1, r4
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 800105c:	8a04      	ldrh	r4, [r0, #16]
 800105e:	02e4      	lsls	r4, r4, #11
 8001060:	b2a4      	uxth	r4, r4
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8001062:	430c      	orrs	r4, r1
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8001064:	f044 0401 	orr.w	r4, r4, #1
  heth->Instance->MACMIIAR = tmpreg1;
 8001068:	6114      	str	r4, [r2, #16]
  tickstart = HAL_GetTick();
 800106a:	f7ff fed5 	bl	8000e18 <HAL_GetTick>
 800106e:	4607      	mov	r7, r0
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001070:	f014 0001 	ands.w	r0, r4, #1
 8001074:	d107      	bne.n	8001086 <HAL_ETH_ReadPHYRegister+0x4e>
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8001076:	682b      	ldr	r3, [r5, #0]
 8001078:	695b      	ldr	r3, [r3, #20]
 800107a:	b29b      	uxth	r3, r3
 800107c:	6033      	str	r3, [r6, #0]
  heth->State = HAL_ETH_STATE_READY;
 800107e:	2301      	movs	r3, #1
 8001080:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
 8001084:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8001086:	f7ff fec7 	bl	8000e18 <HAL_GetTick>
 800108a:	1bc0      	subs	r0, r0, r7
 800108c:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8001090:	d307      	bcc.n	80010a2 <HAL_ETH_ReadPHYRegister+0x6a>
      heth->State= HAL_ETH_STATE_READY;
 8001092:	2301      	movs	r3, #1
 8001094:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
      __HAL_UNLOCK(heth);
 8001098:	2300      	movs	r3, #0
 800109a:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
      return HAL_TIMEOUT;
 800109e:	2003      	movs	r0, #3
 80010a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpreg1 = heth->Instance->MACMIIAR;
 80010a2:	682b      	ldr	r3, [r5, #0]
 80010a4:	691c      	ldr	r4, [r3, #16]
 80010a6:	e7e3      	b.n	8001070 <HAL_ETH_ReadPHYRegister+0x38>
    return HAL_BUSY;
 80010a8:	2002      	movs	r0, #2
}
 80010aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080010ac <HAL_ETH_WritePHYRegister>:
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 80010ac:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 80010b0:	2b42      	cmp	r3, #66	; 0x42
{
 80010b2:	b570      	push	{r4, r5, r6, lr}
 80010b4:	4605      	mov	r5, r0
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 80010b6:	d02e      	beq.n	8001116 <HAL_ETH_WritePHYRegister+0x6a>
  heth->State = HAL_ETH_STATE_BUSY_WR;
 80010b8:	2342      	movs	r3, #66	; 0x42
 80010ba:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  tmpreg1 = heth->Instance->MACMIIAR;
 80010be:	6803      	ldr	r3, [r0, #0]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 80010c0:	018c      	lsls	r4, r1, #6
  tmpreg1 = heth->Instance->MACMIIAR;
 80010c2:	6918      	ldr	r0, [r3, #16]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 80010c4:	f404 64f8 	and.w	r4, r4, #1984	; 0x7c0
 80010c8:	f044 0403 	orr.w	r4, r4, #3
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80010cc:	f000 001c 	and.w	r0, r0, #28
 80010d0:	4320      	orrs	r0, r4
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress<<11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 80010d2:	8a2c      	ldrh	r4, [r5, #16]
 80010d4:	02e4      	lsls	r4, r4, #11
 80010d6:	b2a4      	uxth	r4, r4
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 80010d8:	4304      	orrs	r4, r0
 80010da:	b292      	uxth	r2, r2
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 80010dc:	615a      	str	r2, [r3, #20]
  heth->Instance->MACMIIAR = tmpreg1;
 80010de:	611c      	str	r4, [r3, #16]
  tickstart = HAL_GetTick();
 80010e0:	f7ff fe9a 	bl	8000e18 <HAL_GetTick>
 80010e4:	4606      	mov	r6, r0
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80010e6:	f014 0001 	ands.w	r0, r4, #1
 80010ea:	d103      	bne.n	80010f4 <HAL_ETH_WritePHYRegister+0x48>
  heth->State = HAL_ETH_STATE_READY;
 80010ec:	2301      	movs	r3, #1
 80010ee:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
 80010f2:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 80010f4:	f7ff fe90 	bl	8000e18 <HAL_GetTick>
 80010f8:	1b80      	subs	r0, r0, r6
 80010fa:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 80010fe:	d307      	bcc.n	8001110 <HAL_ETH_WritePHYRegister+0x64>
      heth->State= HAL_ETH_STATE_READY;
 8001100:	2301      	movs	r3, #1
 8001102:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
      __HAL_UNLOCK(heth);
 8001106:	2300      	movs	r3, #0
 8001108:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
      return HAL_TIMEOUT;
 800110c:	2003      	movs	r0, #3
 800110e:	bd70      	pop	{r4, r5, r6, pc}
    tmpreg1 = heth->Instance->MACMIIAR;
 8001110:	682b      	ldr	r3, [r5, #0]
 8001112:	691c      	ldr	r4, [r3, #16]
 8001114:	e7e7      	b.n	80010e6 <HAL_ETH_WritePHYRegister+0x3a>
    return HAL_BUSY;
 8001116:	2002      	movs	r0, #2
}
 8001118:	bd70      	pop	{r4, r5, r6, pc}
	...

0800111c <HAL_ETH_Init>:
{
 800111c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 800111e:	2300      	movs	r3, #0
 8001120:	9300      	str	r3, [sp, #0]
  if(heth == NULL)
 8001122:	4604      	mov	r4, r0
 8001124:	2800      	cmp	r0, #0
 8001126:	f000 80de 	beq.w	80012e6 <HAL_ETH_Init+0x1ca>
  if(heth->State == HAL_ETH_STATE_RESET)
 800112a:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 800112e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001132:	b91b      	cbnz	r3, 800113c <HAL_ETH_Init+0x20>
    heth->Lock = HAL_UNLOCKED;
 8001134:	f880 2045 	strb.w	r2, [r0, #69]	; 0x45
    HAL_ETH_MspInit(heth);
 8001138:	f001 fecc 	bl	8002ed4 <HAL_ETH_MspInit>
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800113c:	2300      	movs	r3, #0
 800113e:	9301      	str	r3, [sp, #4]
 8001140:	4b6a      	ldr	r3, [pc, #424]	; (80012ec <HAL_ETH_Init+0x1d0>)
 8001142:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001144:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001148:	645a      	str	r2, [r3, #68]	; 0x44
 800114a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800114c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001150:	9301      	str	r3, [sp, #4]
 8001152:	9b01      	ldr	r3, [sp, #4]
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001154:	4b66      	ldr	r3, [pc, #408]	; (80012f0 <HAL_ETH_Init+0x1d4>)
 8001156:	685a      	ldr	r2, [r3, #4]
 8001158:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800115c:	605a      	str	r2, [r3, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800115e:	685a      	ldr	r2, [r3, #4]
 8001160:	6a21      	ldr	r1, [r4, #32]
 8001162:	430a      	orrs	r2, r1
 8001164:	605a      	str	r2, [r3, #4]
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8001166:	6823      	ldr	r3, [r4, #0]
 8001168:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800116c:	681a      	ldr	r2, [r3, #0]
 800116e:	f042 0201 	orr.w	r2, r2, #1
 8001172:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8001174:	f7ff fe50 	bl	8000e18 <HAL_GetTick>
 8001178:	4605      	mov	r5, r0
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 800117a:	6823      	ldr	r3, [r4, #0]
 800117c:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
 8001180:	6812      	ldr	r2, [r2, #0]
 8001182:	07d0      	lsls	r0, r2, #31
 8001184:	d41d      	bmi.n	80011c2 <HAL_ETH_Init+0xa6>
  tmpreg1 = (heth->Instance)->MACMIIAR;
 8001186:	691d      	ldr	r5, [r3, #16]
  hclk = HAL_RCC_GetHCLKFreq();
 8001188:	f000 fc94 	bl	8001ab4 <HAL_RCC_GetHCLKFreq>
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 800118c:	4b59      	ldr	r3, [pc, #356]	; (80012f4 <HAL_ETH_Init+0x1d8>)
 800118e:	4a5a      	ldr	r2, [pc, #360]	; (80012f8 <HAL_ETH_Init+0x1dc>)
 8001190:	4403      	add	r3, r0
 8001192:	4293      	cmp	r3, r2
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 8001194:	f025 051c 	bic.w	r5, r5, #28
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8001198:	d822      	bhi.n	80011e0 <HAL_ETH_Init+0xc4>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800119a:	f045 0508 	orr.w	r5, r5, #8
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 800119e:	6823      	ldr	r3, [r4, #0]
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 80011a0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 80011a4:	611d      	str	r5, [r3, #16]
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 80011a6:	2100      	movs	r1, #0
 80011a8:	4620      	mov	r0, r4
 80011aa:	f7ff ff7f 	bl	80010ac <HAL_ETH_WritePHYRegister>
 80011ae:	4605      	mov	r5, r0
 80011b0:	b368      	cbz	r0, 800120e <HAL_ETH_Init+0xf2>
      ETH_MACDMAConfig(heth, err);
 80011b2:	2101      	movs	r1, #1
 80011b4:	4620      	mov	r0, r4
      heth->State = HAL_ETH_STATE_READY;
 80011b6:	2501      	movs	r5, #1
      ETH_MACDMAConfig(heth, err);
 80011b8:	f7ff fec2 	bl	8000f40 <ETH_MACDMAConfig>
      heth->State = HAL_ETH_STATE_READY;
 80011bc:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
      return HAL_ERROR;
 80011c0:	e00b      	b.n	80011da <HAL_ETH_Init+0xbe>
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 80011c2:	f7ff fe29 	bl	8000e18 <HAL_GetTick>
 80011c6:	1b40      	subs	r0, r0, r5
 80011c8:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 80011cc:	d9d5      	bls.n	800117a <HAL_ETH_Init+0x5e>
      heth->State= HAL_ETH_STATE_TIMEOUT;
 80011ce:	2503      	movs	r5, #3
      __HAL_UNLOCK(heth);
 80011d0:	2300      	movs	r3, #0
      heth->State= HAL_ETH_STATE_TIMEOUT;
 80011d2:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 80011d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 80011da:	4628      	mov	r0, r5
 80011dc:	b003      	add	sp, #12
 80011de:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 80011e0:	4b46      	ldr	r3, [pc, #280]	; (80012fc <HAL_ETH_Init+0x1e0>)
 80011e2:	4a47      	ldr	r2, [pc, #284]	; (8001300 <HAL_ETH_Init+0x1e4>)
 80011e4:	4403      	add	r3, r0
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d802      	bhi.n	80011f0 <HAL_ETH_Init+0xd4>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 80011ea:	f045 050c 	orr.w	r5, r5, #12
 80011ee:	e7d6      	b.n	800119e <HAL_ETH_Init+0x82>
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 80011f0:	4b44      	ldr	r3, [pc, #272]	; (8001304 <HAL_ETH_Init+0x1e8>)
 80011f2:	4a45      	ldr	r2, [pc, #276]	; (8001308 <HAL_ETH_Init+0x1ec>)
 80011f4:	4403      	add	r3, r0
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d9d1      	bls.n	800119e <HAL_ETH_Init+0x82>
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 80011fa:	4b44      	ldr	r3, [pc, #272]	; (800130c <HAL_ETH_Init+0x1f0>)
 80011fc:	4a44      	ldr	r2, [pc, #272]	; (8001310 <HAL_ETH_Init+0x1f4>)
 80011fe:	4403      	add	r3, r0
 8001200:	4293      	cmp	r3, r2
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8001202:	bf94      	ite	ls
 8001204:	f045 0504 	orrls.w	r5, r5, #4
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8001208:	f045 0510 	orrhi.w	r5, r5, #16
 800120c:	e7c7      	b.n	800119e <HAL_ETH_Init+0x82>
  HAL_Delay(PHY_RESET_DELAY);
 800120e:	20ff      	movs	r0, #255	; 0xff
 8001210:	f7ff fe08 	bl	8000e24 <HAL_Delay>
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8001214:	6863      	ldr	r3, [r4, #4]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d053      	beq.n	80012c2 <HAL_ETH_Init+0x1a6>
    tickstart = HAL_GetTick();
 800121a:	f7ff fdfd 	bl	8000e18 <HAL_GetTick>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 800121e:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001222:	4606      	mov	r6, r0
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8001224:	466a      	mov	r2, sp
 8001226:	2101      	movs	r1, #1
 8001228:	4620      	mov	r0, r4
 800122a:	f7ff ff05 	bl	8001038 <HAL_ETH_ReadPHYRegister>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 800122e:	f7ff fdf3 	bl	8000e18 <HAL_GetTick>
 8001232:	1b80      	subs	r0, r0, r6
 8001234:	42b8      	cmp	r0, r7
 8001236:	d90b      	bls.n	8001250 <HAL_ETH_Init+0x134>
        ETH_MACDMAConfig(heth, err);
 8001238:	2101      	movs	r1, #1
 800123a:	4620      	mov	r0, r4
 800123c:	f7ff fe80 	bl	8000f40 <ETH_MACDMAConfig>
        heth->State= HAL_ETH_STATE_READY;
 8001240:	2301      	movs	r3, #1
 8001242:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(heth);
 8001246:	2300      	movs	r3, #0
 8001248:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
        return HAL_TIMEOUT;
 800124c:	2503      	movs	r5, #3
 800124e:	e7c4      	b.n	80011da <HAL_ETH_Init+0xbe>
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8001250:	9b00      	ldr	r3, [sp, #0]
 8001252:	0759      	lsls	r1, r3, #29
 8001254:	d5e6      	bpl.n	8001224 <HAL_ETH_Init+0x108>
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8001256:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800125a:	2100      	movs	r1, #0
 800125c:	4620      	mov	r0, r4
 800125e:	f7ff ff25 	bl	80010ac <HAL_ETH_WritePHYRegister>
 8001262:	2800      	cmp	r0, #0
 8001264:	d1a5      	bne.n	80011b2 <HAL_ETH_Init+0x96>
    tickstart = HAL_GetTick();
 8001266:	f7ff fdd7 	bl	8000e18 <HAL_GetTick>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 800126a:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 800126e:	4606      	mov	r6, r0
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8001270:	466a      	mov	r2, sp
 8001272:	2101      	movs	r1, #1
 8001274:	4620      	mov	r0, r4
 8001276:	f7ff fedf 	bl	8001038 <HAL_ETH_ReadPHYRegister>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 800127a:	f7ff fdcd 	bl	8000e18 <HAL_GetTick>
 800127e:	1b80      	subs	r0, r0, r6
 8001280:	42b8      	cmp	r0, r7
 8001282:	d8d9      	bhi.n	8001238 <HAL_ETH_Init+0x11c>
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8001284:	9b00      	ldr	r3, [sp, #0]
 8001286:	069a      	lsls	r2, r3, #26
 8001288:	d5f2      	bpl.n	8001270 <HAL_ETH_Init+0x154>
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 800128a:	466a      	mov	r2, sp
 800128c:	211f      	movs	r1, #31
 800128e:	4620      	mov	r0, r4
 8001290:	f7ff fed2 	bl	8001038 <HAL_ETH_ReadPHYRegister>
 8001294:	2800      	cmp	r0, #0
 8001296:	d18c      	bne.n	80011b2 <HAL_ETH_Init+0x96>
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8001298:	9b00      	ldr	r3, [sp, #0]
 800129a:	f013 0210 	ands.w	r2, r3, #16
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 800129e:	bf18      	it	ne
 80012a0:	f44f 6200 	movne.w	r2, #2048	; 0x800
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 80012a4:	075b      	lsls	r3, r3, #29
      (heth->Init).Speed = ETH_SPEED_10M; 
 80012a6:	bf4c      	ite	mi
 80012a8:	2300      	movmi	r3, #0
      (heth->Init).Speed = ETH_SPEED_100M;
 80012aa:	f44f 4380 	movpl.w	r3, #16384	; 0x4000
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 80012ae:	60e2      	str	r2, [r4, #12]
      (heth->Init).Speed = ETH_SPEED_100M;
 80012b0:	60a3      	str	r3, [r4, #8]
  ETH_MACDMAConfig(heth, err);
 80012b2:	2100      	movs	r1, #0
 80012b4:	4620      	mov	r0, r4
 80012b6:	f7ff fe43 	bl	8000f40 <ETH_MACDMAConfig>
  heth->State= HAL_ETH_STATE_READY;
 80012ba:	2301      	movs	r3, #1
 80012bc:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  return HAL_OK;
 80012c0:	e78b      	b.n	80011da <HAL_ETH_Init+0xbe>
                                                (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 80012c2:	68a3      	ldr	r3, [r4, #8]
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 80012c4:	68e2      	ldr	r2, [r4, #12]
                                                (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 80012c6:	085b      	lsrs	r3, r3, #1
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 80012c8:	ea43 02d2 	orr.w	r2, r3, r2, lsr #3
 80012cc:	b292      	uxth	r2, r2
 80012ce:	4629      	mov	r1, r5
 80012d0:	4620      	mov	r0, r4
 80012d2:	f7ff feeb 	bl	80010ac <HAL_ETH_WritePHYRegister>
 80012d6:	2800      	cmp	r0, #0
 80012d8:	f47f af6b 	bne.w	80011b2 <HAL_ETH_Init+0x96>
    HAL_Delay(PHY_CONFIG_DELAY);
 80012dc:	f640 70ff 	movw	r0, #4095	; 0xfff
 80012e0:	f7ff fda0 	bl	8000e24 <HAL_Delay>
 80012e4:	e7e5      	b.n	80012b2 <HAL_ETH_Init+0x196>
    return HAL_ERROR;
 80012e6:	2501      	movs	r5, #1
 80012e8:	e777      	b.n	80011da <HAL_ETH_Init+0xbe>
 80012ea:	bf00      	nop
 80012ec:	40023800 	.word	0x40023800
 80012f0:	40013800 	.word	0x40013800
 80012f4:	feced300 	.word	0xfeced300
 80012f8:	00e4e1bf 	.word	0x00e4e1bf
 80012fc:	fde9f140 	.word	0xfde9f140
 8001300:	017d783f 	.word	0x017d783f
 8001304:	fc6c7900 	.word	0xfc6c7900
 8001308:	026259ff 	.word	0x026259ff
 800130c:	fa0a1f00 	.word	0xfa0a1f00
 8001310:	02faf07f 	.word	0x02faf07f

08001314 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001314:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001318:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800131a:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800131c:	f8df 81c4 	ldr.w	r8, [pc, #452]	; 80014e4 <HAL_GPIO_Init+0x1d0>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001320:	4a6e      	ldr	r2, [pc, #440]	; (80014dc <HAL_GPIO_Init+0x1c8>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001322:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 80014e8 <HAL_GPIO_Init+0x1d4>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001326:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001328:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 800132a:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800132e:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8001330:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001334:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8001338:	45b6      	cmp	lr, r6
 800133a:	f040 80b6 	bne.w	80014aa <HAL_GPIO_Init+0x196>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800133e:	684c      	ldr	r4, [r1, #4]
 8001340:	f024 0710 	bic.w	r7, r4, #16
 8001344:	2f02      	cmp	r7, #2
 8001346:	d116      	bne.n	8001376 <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8001348:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 800134c:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001350:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8001354:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001358:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800135c:	f04f 0c0f 	mov.w	ip, #15
 8001360:	fa0c fc0b 	lsl.w	ip, ip, fp
 8001364:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001368:	690d      	ldr	r5, [r1, #16]
 800136a:	fa05 f50b 	lsl.w	r5, r5, fp
 800136e:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 8001372:	f8ca 5020 	str.w	r5, [sl, #32]
 8001376:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800137a:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 800137c:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001380:	fa05 f50a 	lsl.w	r5, r5, sl
 8001384:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001386:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800138a:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800138e:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001392:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001394:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001398:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 800139a:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800139e:	d811      	bhi.n	80013c4 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 80013a0:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80013a2:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 80013a6:	68cf      	ldr	r7, [r1, #12]
 80013a8:	fa07 fc0a 	lsl.w	ip, r7, sl
 80013ac:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 80013b0:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80013b2:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80013b4:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80013b8:	f3c4 1700 	ubfx	r7, r4, #4, #1
 80013bc:	409f      	lsls	r7, r3
 80013be:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 80013c2:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 80013c4:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80013c6:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80013c8:	688f      	ldr	r7, [r1, #8]
 80013ca:	fa07 f70a 	lsl.w	r7, r7, sl
 80013ce:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 80013d0:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80013d2:	00e5      	lsls	r5, r4, #3
 80013d4:	d569      	bpl.n	80014aa <HAL_GPIO_Init+0x196>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013d6:	f04f 0b00 	mov.w	fp, #0
 80013da:	f8cd b00c 	str.w	fp, [sp, #12]
 80013de:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80013e2:	4d3f      	ldr	r5, [pc, #252]	; (80014e0 <HAL_GPIO_Init+0x1cc>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013e4:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80013e8:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 80013ec:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 80013f0:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 80013f4:	9703      	str	r7, [sp, #12]
 80013f6:	9f03      	ldr	r7, [sp, #12]
 80013f8:	f023 0703 	bic.w	r7, r3, #3
 80013fc:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8001400:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001404:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8001408:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800140c:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001410:	f04f 0e0f 	mov.w	lr, #15
 8001414:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001418:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800141a:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800141e:	d04b      	beq.n	80014b8 <HAL_GPIO_Init+0x1a4>
 8001420:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001424:	42a8      	cmp	r0, r5
 8001426:	d049      	beq.n	80014bc <HAL_GPIO_Init+0x1a8>
 8001428:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800142c:	42a8      	cmp	r0, r5
 800142e:	d047      	beq.n	80014c0 <HAL_GPIO_Init+0x1ac>
 8001430:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001434:	42a8      	cmp	r0, r5
 8001436:	d045      	beq.n	80014c4 <HAL_GPIO_Init+0x1b0>
 8001438:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800143c:	42a8      	cmp	r0, r5
 800143e:	d043      	beq.n	80014c8 <HAL_GPIO_Init+0x1b4>
 8001440:	4548      	cmp	r0, r9
 8001442:	d043      	beq.n	80014cc <HAL_GPIO_Init+0x1b8>
 8001444:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001448:	42a8      	cmp	r0, r5
 800144a:	d041      	beq.n	80014d0 <HAL_GPIO_Init+0x1bc>
 800144c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001450:	42a8      	cmp	r0, r5
 8001452:	d03f      	beq.n	80014d4 <HAL_GPIO_Init+0x1c0>
 8001454:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001458:	42a8      	cmp	r0, r5
 800145a:	d03d      	beq.n	80014d8 <HAL_GPIO_Init+0x1c4>
 800145c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001460:	42a8      	cmp	r0, r5
 8001462:	bf14      	ite	ne
 8001464:	250a      	movne	r5, #10
 8001466:	2509      	moveq	r5, #9
 8001468:	fa05 f50c 	lsl.w	r5, r5, ip
 800146c:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001470:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8001472:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001474:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001476:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 800147a:	bf0c      	ite	eq
 800147c:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800147e:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8001480:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8001482:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001484:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8001488:	bf0c      	ite	eq
 800148a:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800148c:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 800148e:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001490:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001492:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8001496:	bf0c      	ite	eq
 8001498:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800149a:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 800149c:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 800149e:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80014a0:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 80014a2:	bf54      	ite	pl
 80014a4:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 80014a6:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 80014a8:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014aa:	3301      	adds	r3, #1
 80014ac:	2b10      	cmp	r3, #16
 80014ae:	f47f af3c 	bne.w	800132a <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 80014b2:	b005      	add	sp, #20
 80014b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014b8:	465d      	mov	r5, fp
 80014ba:	e7d5      	b.n	8001468 <HAL_GPIO_Init+0x154>
 80014bc:	2501      	movs	r5, #1
 80014be:	e7d3      	b.n	8001468 <HAL_GPIO_Init+0x154>
 80014c0:	2502      	movs	r5, #2
 80014c2:	e7d1      	b.n	8001468 <HAL_GPIO_Init+0x154>
 80014c4:	2503      	movs	r5, #3
 80014c6:	e7cf      	b.n	8001468 <HAL_GPIO_Init+0x154>
 80014c8:	2504      	movs	r5, #4
 80014ca:	e7cd      	b.n	8001468 <HAL_GPIO_Init+0x154>
 80014cc:	2505      	movs	r5, #5
 80014ce:	e7cb      	b.n	8001468 <HAL_GPIO_Init+0x154>
 80014d0:	2506      	movs	r5, #6
 80014d2:	e7c9      	b.n	8001468 <HAL_GPIO_Init+0x154>
 80014d4:	2507      	movs	r5, #7
 80014d6:	e7c7      	b.n	8001468 <HAL_GPIO_Init+0x154>
 80014d8:	2508      	movs	r5, #8
 80014da:	e7c5      	b.n	8001468 <HAL_GPIO_Init+0x154>
 80014dc:	40013c00 	.word	0x40013c00
 80014e0:	40020000 	.word	0x40020000
 80014e4:	40023800 	.word	0x40023800
 80014e8:	40021400 	.word	0x40021400

080014ec <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80014ec:	b10a      	cbz	r2, 80014f2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80014ee:	6181      	str	r1, [r0, #24]
 80014f0:	4770      	bx	lr
 80014f2:	0409      	lsls	r1, r1, #16
 80014f4:	e7fb      	b.n	80014ee <HAL_GPIO_WritePin+0x2>
	...

080014f8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80014f8:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80014fa:	4b04      	ldr	r3, [pc, #16]	; (800150c <HAL_GPIO_EXTI_IRQHandler+0x14>)
 80014fc:	6959      	ldr	r1, [r3, #20]
 80014fe:	4201      	tst	r1, r0
 8001500:	d002      	beq.n	8001508 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001502:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001504:	f001 fcc8 	bl	8002e98 <HAL_GPIO_EXTI_Callback>
 8001508:	bd08      	pop	{r3, pc}
 800150a:	bf00      	nop
 800150c:	40013c00 	.word	0x40013c00

08001510 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001510:	b5f0      	push	{r4, r5, r6, r7, lr}
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001512:	4604      	mov	r4, r0
{
 8001514:	b08b      	sub	sp, #44	; 0x2c
  if (hpcd == NULL)
 8001516:	b360      	cbz	r0, 8001572 <HAL_PCD_Init+0x62>
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001518:	f890 33bd 	ldrb.w	r3, [r0, #957]	; 0x3bd
  USBx = hpcd->Instance;
 800151c:	6805      	ldr	r5, [r0, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 800151e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001522:	b91b      	cbnz	r3, 800152c <HAL_PCD_Init+0x1c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001524:	f880 23bc 	strb.w	r2, [r0, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001528:	f001 fe74 	bl	8003214 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800152c:	2303      	movs	r3, #3
 800152e:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001532:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  {
    hpcd->Init.dma_enable = 0U;
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001534:	4625      	mov	r5, r4
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001536:	f413 7380 	ands.w	r3, r3, #256	; 0x100
  __HAL_PCD_DISABLE(hpcd);
 800153a:	f855 0b10 	ldr.w	r0, [r5], #16
    hpcd->Init.dma_enable = 0U;
 800153e:	bf08      	it	eq
 8001540:	6123      	streq	r3, [r4, #16]
  __HAL_PCD_DISABLE(hpcd);
 8001542:	f001 f85f 	bl	8002604 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001546:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001548:	466e      	mov	r6, sp
 800154a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800154c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800154e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001550:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001554:	e886 0003 	stmia.w	r6, {r0, r1}
 8001558:	4625      	mov	r5, r4
 800155a:	1d27      	adds	r7, r4, #4
 800155c:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8001560:	f855 0b10 	ldr.w	r0, [r5], #16
 8001564:	f001 f80e 	bl	8002584 <USB_CoreInit>
 8001568:	4606      	mov	r6, r0
 800156a:	b120      	cbz	r0, 8001576 <HAL_PCD_Init+0x66>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800156c:	2302      	movs	r3, #2
 800156e:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
    return HAL_ERROR;
 8001572:	2501      	movs	r5, #1
 8001574:	e050      	b.n	8001618 <HAL_PCD_Init+0x108>
    return HAL_ERROR;
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001576:	4601      	mov	r1, r0
 8001578:	6820      	ldr	r0, [r4, #0]
 800157a:	f001 f849 	bl	8002610 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800157e:	4630      	mov	r0, r6
 8001580:	f8d4 e004 	ldr.w	lr, [r4, #4]
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001584:	261c      	movs	r6, #28
 8001586:	f04f 0c01 	mov.w	ip, #1
    hpcd->IN_ep[i].num = i;
    hpcd->IN_ep[i].tx_fifo_num = i;
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800158a:	4601      	mov	r1, r0
 800158c:	b2c2      	uxtb	r2, r0
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800158e:	4596      	cmp	lr, r2
 8001590:	f100 0001 	add.w	r0, r0, #1
 8001594:	d81c      	bhi.n	80015d0 <HAL_PCD_Init+0xc0>
 8001596:	2300      	movs	r3, #0
    hpcd->IN_ep[i].xfer_len = 0U;
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001598:	261c      	movs	r6, #28
 800159a:	4619      	mov	r1, r3
 800159c:	b2d8      	uxtb	r0, r3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800159e:	4586      	cmp	lr, r0
 80015a0:	f103 0301 	add.w	r3, r3, #1
 80015a4:	d822      	bhi.n	80015ec <HAL_PCD_Init+0xdc>
    hpcd->OUT_ep[i].xfer_buff = 0U;
    hpcd->OUT_ep[i].xfer_len = 0U;
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80015a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015a8:	466e      	mov	r6, sp
 80015aa:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80015ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015ae:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80015b0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80015b4:	e886 0003 	stmia.w	r6, {r0, r1}
 80015b8:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 80015bc:	6820      	ldr	r0, [r4, #0]
 80015be:	f001 f869 	bl	8002694 <USB_DevInit>
 80015c2:	2301      	movs	r3, #1
 80015c4:	4605      	mov	r5, r0
 80015c6:	b300      	cbz	r0, 800160a <HAL_PCD_Init+0xfa>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80015c8:	2202      	movs	r2, #2
 80015ca:	f884 23bd 	strb.w	r2, [r4, #957]	; 0x3bd
 80015ce:	e7d0      	b.n	8001572 <HAL_PCD_Init+0x62>
    hpcd->IN_ep[i].is_in = 1U;
 80015d0:	fb06 4302 	mla	r3, r6, r2, r4
 80015d4:	f883 c03d 	strb.w	ip, [r3, #61]	; 0x3d
    hpcd->IN_ep[i].num = i;
 80015d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 80015dc:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80015e0:	f883 103f 	strb.w	r1, [r3, #63]	; 0x3f
    hpcd->IN_ep[i].maxpacket = 0U;
 80015e4:	6459      	str	r1, [r3, #68]	; 0x44
    hpcd->IN_ep[i].xfer_buff = 0U;
 80015e6:	6499      	str	r1, [r3, #72]	; 0x48
    hpcd->IN_ep[i].xfer_len = 0U;
 80015e8:	6519      	str	r1, [r3, #80]	; 0x50
 80015ea:	e7cf      	b.n	800158c <HAL_PCD_Init+0x7c>
    hpcd->OUT_ep[i].is_in = 0U;
 80015ec:	fb06 4200 	mla	r2, r6, r0, r4
 80015f0:	f882 11fd 	strb.w	r1, [r2, #509]	; 0x1fd
    hpcd->OUT_ep[i].num = i;
 80015f4:	f882 01fc 	strb.w	r0, [r2, #508]	; 0x1fc
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80015f8:	f882 11ff 	strb.w	r1, [r2, #511]	; 0x1ff
    hpcd->OUT_ep[i].maxpacket = 0U;
 80015fc:	f8c2 1204 	str.w	r1, [r2, #516]	; 0x204
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001600:	f8c2 1208 	str.w	r1, [r2, #520]	; 0x208
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001604:	f8c2 1210 	str.w	r1, [r2, #528]	; 0x210
 8001608:	e7c8      	b.n	800159c <HAL_PCD_Init+0x8c>
    return HAL_ERROR;
  }

  hpcd->USB_Address = 0U;
 800160a:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800160e:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
  #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8001612:	6820      	ldr	r0, [r4, #0]
 8001614:	f001 f902 	bl	800281c <USB_DevDisconnect>

  return HAL_OK;
}
 8001618:	4628      	mov	r0, r5
 800161a:	b00b      	add	sp, #44	; 0x2c
 800161c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08001620 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001620:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001624:	4604      	mov	r4, r0
 8001626:	b918      	cbnz	r0, 8001630 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8001628:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 800162a:	b002      	add	sp, #8
 800162c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001630:	6803      	ldr	r3, [r0, #0]
 8001632:	07dd      	lsls	r5, r3, #31
 8001634:	d410      	bmi.n	8001658 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001636:	6823      	ldr	r3, [r4, #0]
 8001638:	0798      	lsls	r0, r3, #30
 800163a:	d458      	bmi.n	80016ee <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800163c:	6823      	ldr	r3, [r4, #0]
 800163e:	071a      	lsls	r2, r3, #28
 8001640:	f100 809a 	bmi.w	8001778 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001644:	6823      	ldr	r3, [r4, #0]
 8001646:	075b      	lsls	r3, r3, #29
 8001648:	f100 80b8 	bmi.w	80017bc <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800164c:	69a2      	ldr	r2, [r4, #24]
 800164e:	2a00      	cmp	r2, #0
 8001650:	f040 8119 	bne.w	8001886 <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 8001654:	2000      	movs	r0, #0
 8001656:	e7e8      	b.n	800162a <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001658:	4ba6      	ldr	r3, [pc, #664]	; (80018f4 <HAL_RCC_OscConfig+0x2d4>)
 800165a:	689a      	ldr	r2, [r3, #8]
 800165c:	f002 020c 	and.w	r2, r2, #12
 8001660:	2a04      	cmp	r2, #4
 8001662:	d007      	beq.n	8001674 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001664:	689a      	ldr	r2, [r3, #8]
 8001666:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800166a:	2a08      	cmp	r2, #8
 800166c:	d10a      	bne.n	8001684 <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	0259      	lsls	r1, r3, #9
 8001672:	d507      	bpl.n	8001684 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001674:	4b9f      	ldr	r3, [pc, #636]	; (80018f4 <HAL_RCC_OscConfig+0x2d4>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	039a      	lsls	r2, r3, #14
 800167a:	d5dc      	bpl.n	8001636 <HAL_RCC_OscConfig+0x16>
 800167c:	6863      	ldr	r3, [r4, #4]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d1d9      	bne.n	8001636 <HAL_RCC_OscConfig+0x16>
 8001682:	e7d1      	b.n	8001628 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001684:	6863      	ldr	r3, [r4, #4]
 8001686:	4d9b      	ldr	r5, [pc, #620]	; (80018f4 <HAL_RCC_OscConfig+0x2d4>)
 8001688:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800168c:	d111      	bne.n	80016b2 <HAL_RCC_OscConfig+0x92>
 800168e:	682b      	ldr	r3, [r5, #0]
 8001690:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001694:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001696:	f7ff fbbf 	bl	8000e18 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800169a:	4d96      	ldr	r5, [pc, #600]	; (80018f4 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 800169c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800169e:	682b      	ldr	r3, [r5, #0]
 80016a0:	039b      	lsls	r3, r3, #14
 80016a2:	d4c8      	bmi.n	8001636 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016a4:	f7ff fbb8 	bl	8000e18 <HAL_GetTick>
 80016a8:	1b80      	subs	r0, r0, r6
 80016aa:	2864      	cmp	r0, #100	; 0x64
 80016ac:	d9f7      	bls.n	800169e <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 80016ae:	2003      	movs	r0, #3
 80016b0:	e7bb      	b.n	800162a <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016b2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80016b6:	d104      	bne.n	80016c2 <HAL_RCC_OscConfig+0xa2>
 80016b8:	682b      	ldr	r3, [r5, #0]
 80016ba:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016be:	602b      	str	r3, [r5, #0]
 80016c0:	e7e5      	b.n	800168e <HAL_RCC_OscConfig+0x6e>
 80016c2:	682a      	ldr	r2, [r5, #0]
 80016c4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80016c8:	602a      	str	r2, [r5, #0]
 80016ca:	682a      	ldr	r2, [r5, #0]
 80016cc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80016d0:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d1df      	bne.n	8001696 <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 80016d6:	f7ff fb9f 	bl	8000e18 <HAL_GetTick>
 80016da:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016dc:	682b      	ldr	r3, [r5, #0]
 80016de:	039f      	lsls	r7, r3, #14
 80016e0:	d5a9      	bpl.n	8001636 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016e2:	f7ff fb99 	bl	8000e18 <HAL_GetTick>
 80016e6:	1b80      	subs	r0, r0, r6
 80016e8:	2864      	cmp	r0, #100	; 0x64
 80016ea:	d9f7      	bls.n	80016dc <HAL_RCC_OscConfig+0xbc>
 80016ec:	e7df      	b.n	80016ae <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80016ee:	4b81      	ldr	r3, [pc, #516]	; (80018f4 <HAL_RCC_OscConfig+0x2d4>)
 80016f0:	689a      	ldr	r2, [r3, #8]
 80016f2:	f012 0f0c 	tst.w	r2, #12
 80016f6:	d007      	beq.n	8001708 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016f8:	689a      	ldr	r2, [r3, #8]
 80016fa:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80016fe:	2a08      	cmp	r2, #8
 8001700:	d111      	bne.n	8001726 <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	025e      	lsls	r6, r3, #9
 8001706:	d40e      	bmi.n	8001726 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001708:	4b7a      	ldr	r3, [pc, #488]	; (80018f4 <HAL_RCC_OscConfig+0x2d4>)
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	0795      	lsls	r5, r2, #30
 800170e:	d502      	bpl.n	8001716 <HAL_RCC_OscConfig+0xf6>
 8001710:	68e2      	ldr	r2, [r4, #12]
 8001712:	2a01      	cmp	r2, #1
 8001714:	d188      	bne.n	8001628 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001716:	681a      	ldr	r2, [r3, #0]
 8001718:	6921      	ldr	r1, [r4, #16]
 800171a:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800171e:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8001722:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001724:	e78a      	b.n	800163c <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001726:	68e2      	ldr	r2, [r4, #12]
 8001728:	4b73      	ldr	r3, [pc, #460]	; (80018f8 <HAL_RCC_OscConfig+0x2d8>)
 800172a:	b1b2      	cbz	r2, 800175a <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 800172c:	2201      	movs	r2, #1
 800172e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001730:	f7ff fb72 	bl	8000e18 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001734:	4d6f      	ldr	r5, [pc, #444]	; (80018f4 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8001736:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001738:	682b      	ldr	r3, [r5, #0]
 800173a:	0798      	lsls	r0, r3, #30
 800173c:	d507      	bpl.n	800174e <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800173e:	682b      	ldr	r3, [r5, #0]
 8001740:	6922      	ldr	r2, [r4, #16]
 8001742:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001746:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800174a:	602b      	str	r3, [r5, #0]
 800174c:	e776      	b.n	800163c <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800174e:	f7ff fb63 	bl	8000e18 <HAL_GetTick>
 8001752:	1b80      	subs	r0, r0, r6
 8001754:	2802      	cmp	r0, #2
 8001756:	d9ef      	bls.n	8001738 <HAL_RCC_OscConfig+0x118>
 8001758:	e7a9      	b.n	80016ae <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 800175a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800175c:	f7ff fb5c 	bl	8000e18 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001760:	4d64      	ldr	r5, [pc, #400]	; (80018f4 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8001762:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001764:	682b      	ldr	r3, [r5, #0]
 8001766:	0799      	lsls	r1, r3, #30
 8001768:	f57f af68 	bpl.w	800163c <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800176c:	f7ff fb54 	bl	8000e18 <HAL_GetTick>
 8001770:	1b80      	subs	r0, r0, r6
 8001772:	2802      	cmp	r0, #2
 8001774:	d9f6      	bls.n	8001764 <HAL_RCC_OscConfig+0x144>
 8001776:	e79a      	b.n	80016ae <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001778:	6962      	ldr	r2, [r4, #20]
 800177a:	4b60      	ldr	r3, [pc, #384]	; (80018fc <HAL_RCC_OscConfig+0x2dc>)
 800177c:	b17a      	cbz	r2, 800179e <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 800177e:	2201      	movs	r2, #1
 8001780:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001782:	f7ff fb49 	bl	8000e18 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001786:	4d5b      	ldr	r5, [pc, #364]	; (80018f4 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8001788:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800178a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800178c:	079f      	lsls	r7, r3, #30
 800178e:	f53f af59 	bmi.w	8001644 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001792:	f7ff fb41 	bl	8000e18 <HAL_GetTick>
 8001796:	1b80      	subs	r0, r0, r6
 8001798:	2802      	cmp	r0, #2
 800179a:	d9f6      	bls.n	800178a <HAL_RCC_OscConfig+0x16a>
 800179c:	e787      	b.n	80016ae <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 800179e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80017a0:	f7ff fb3a 	bl	8000e18 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017a4:	4d53      	ldr	r5, [pc, #332]	; (80018f4 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 80017a6:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017a8:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80017aa:	0798      	lsls	r0, r3, #30
 80017ac:	f57f af4a 	bpl.w	8001644 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017b0:	f7ff fb32 	bl	8000e18 <HAL_GetTick>
 80017b4:	1b80      	subs	r0, r0, r6
 80017b6:	2802      	cmp	r0, #2
 80017b8:	d9f6      	bls.n	80017a8 <HAL_RCC_OscConfig+0x188>
 80017ba:	e778      	b.n	80016ae <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017bc:	4b4d      	ldr	r3, [pc, #308]	; (80018f4 <HAL_RCC_OscConfig+0x2d4>)
 80017be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80017c0:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 80017c4:	d128      	bne.n	8001818 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 80017c6:	9201      	str	r2, [sp, #4]
 80017c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80017ca:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80017ce:	641a      	str	r2, [r3, #64]	; 0x40
 80017d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017d6:	9301      	str	r3, [sp, #4]
 80017d8:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80017da:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017dc:	4d48      	ldr	r5, [pc, #288]	; (8001900 <HAL_RCC_OscConfig+0x2e0>)
 80017de:	682b      	ldr	r3, [r5, #0]
 80017e0:	05d9      	lsls	r1, r3, #23
 80017e2:	d51b      	bpl.n	800181c <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017e4:	68a3      	ldr	r3, [r4, #8]
 80017e6:	4d43      	ldr	r5, [pc, #268]	; (80018f4 <HAL_RCC_OscConfig+0x2d4>)
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d127      	bne.n	800183c <HAL_RCC_OscConfig+0x21c>
 80017ec:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80017ee:	f043 0301 	orr.w	r3, r3, #1
 80017f2:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 80017f4:	f7ff fb10 	bl	8000e18 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017f8:	4d3e      	ldr	r5, [pc, #248]	; (80018f4 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 80017fa:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017fc:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001800:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001802:	079b      	lsls	r3, r3, #30
 8001804:	d539      	bpl.n	800187a <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8001806:	2e00      	cmp	r6, #0
 8001808:	f43f af20 	beq.w	800164c <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 800180c:	4a39      	ldr	r2, [pc, #228]	; (80018f4 <HAL_RCC_OscConfig+0x2d4>)
 800180e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001810:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001814:	6413      	str	r3, [r2, #64]	; 0x40
 8001816:	e719      	b.n	800164c <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8001818:	2600      	movs	r6, #0
 800181a:	e7df      	b.n	80017dc <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800181c:	682b      	ldr	r3, [r5, #0]
 800181e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001822:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8001824:	f7ff faf8 	bl	8000e18 <HAL_GetTick>
 8001828:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800182a:	682b      	ldr	r3, [r5, #0]
 800182c:	05da      	lsls	r2, r3, #23
 800182e:	d4d9      	bmi.n	80017e4 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001830:	f7ff faf2 	bl	8000e18 <HAL_GetTick>
 8001834:	1bc0      	subs	r0, r0, r7
 8001836:	2802      	cmp	r0, #2
 8001838:	d9f7      	bls.n	800182a <HAL_RCC_OscConfig+0x20a>
 800183a:	e738      	b.n	80016ae <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800183c:	2b05      	cmp	r3, #5
 800183e:	d104      	bne.n	800184a <HAL_RCC_OscConfig+0x22a>
 8001840:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001842:	f043 0304 	orr.w	r3, r3, #4
 8001846:	672b      	str	r3, [r5, #112]	; 0x70
 8001848:	e7d0      	b.n	80017ec <HAL_RCC_OscConfig+0x1cc>
 800184a:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 800184c:	f022 0201 	bic.w	r2, r2, #1
 8001850:	672a      	str	r2, [r5, #112]	; 0x70
 8001852:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001854:	f022 0204 	bic.w	r2, r2, #4
 8001858:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800185a:	2b00      	cmp	r3, #0
 800185c:	d1ca      	bne.n	80017f4 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 800185e:	f7ff fadb 	bl	8000e18 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001862:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001866:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001868:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800186a:	0798      	lsls	r0, r3, #30
 800186c:	d5cb      	bpl.n	8001806 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800186e:	f7ff fad3 	bl	8000e18 <HAL_GetTick>
 8001872:	1bc0      	subs	r0, r0, r7
 8001874:	4540      	cmp	r0, r8
 8001876:	d9f7      	bls.n	8001868 <HAL_RCC_OscConfig+0x248>
 8001878:	e719      	b.n	80016ae <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800187a:	f7ff facd 	bl	8000e18 <HAL_GetTick>
 800187e:	1bc0      	subs	r0, r0, r7
 8001880:	4540      	cmp	r0, r8
 8001882:	d9bd      	bls.n	8001800 <HAL_RCC_OscConfig+0x1e0>
 8001884:	e713      	b.n	80016ae <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001886:	4d1b      	ldr	r5, [pc, #108]	; (80018f4 <HAL_RCC_OscConfig+0x2d4>)
 8001888:	68ab      	ldr	r3, [r5, #8]
 800188a:	f003 030c 	and.w	r3, r3, #12
 800188e:	2b08      	cmp	r3, #8
 8001890:	f43f aeca 	beq.w	8001628 <HAL_RCC_OscConfig+0x8>
 8001894:	4e1b      	ldr	r6, [pc, #108]	; (8001904 <HAL_RCC_OscConfig+0x2e4>)
 8001896:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001898:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 800189a:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800189c:	d134      	bne.n	8001908 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 800189e:	f7ff fabb 	bl	8000e18 <HAL_GetTick>
 80018a2:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018a4:	682b      	ldr	r3, [r5, #0]
 80018a6:	0199      	lsls	r1, r3, #6
 80018a8:	d41e      	bmi.n	80018e8 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80018aa:	6a22      	ldr	r2, [r4, #32]
 80018ac:	69e3      	ldr	r3, [r4, #28]
 80018ae:	4313      	orrs	r3, r2
 80018b0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80018b2:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80018b6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80018b8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80018bc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018be:	4c0d      	ldr	r4, [pc, #52]	; (80018f4 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80018c0:	0852      	lsrs	r2, r2, #1
 80018c2:	3a01      	subs	r2, #1
 80018c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80018c8:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80018ca:	2301      	movs	r3, #1
 80018cc:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80018ce:	f7ff faa3 	bl	8000e18 <HAL_GetTick>
 80018d2:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018d4:	6823      	ldr	r3, [r4, #0]
 80018d6:	019a      	lsls	r2, r3, #6
 80018d8:	f53f aebc 	bmi.w	8001654 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018dc:	f7ff fa9c 	bl	8000e18 <HAL_GetTick>
 80018e0:	1b40      	subs	r0, r0, r5
 80018e2:	2802      	cmp	r0, #2
 80018e4:	d9f6      	bls.n	80018d4 <HAL_RCC_OscConfig+0x2b4>
 80018e6:	e6e2      	b.n	80016ae <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018e8:	f7ff fa96 	bl	8000e18 <HAL_GetTick>
 80018ec:	1bc0      	subs	r0, r0, r7
 80018ee:	2802      	cmp	r0, #2
 80018f0:	d9d8      	bls.n	80018a4 <HAL_RCC_OscConfig+0x284>
 80018f2:	e6dc      	b.n	80016ae <HAL_RCC_OscConfig+0x8e>
 80018f4:	40023800 	.word	0x40023800
 80018f8:	42470000 	.word	0x42470000
 80018fc:	42470e80 	.word	0x42470e80
 8001900:	40007000 	.word	0x40007000
 8001904:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8001908:	f7ff fa86 	bl	8000e18 <HAL_GetTick>
 800190c:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800190e:	682b      	ldr	r3, [r5, #0]
 8001910:	019b      	lsls	r3, r3, #6
 8001912:	f57f ae9f 	bpl.w	8001654 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001916:	f7ff fa7f 	bl	8000e18 <HAL_GetTick>
 800191a:	1b00      	subs	r0, r0, r4
 800191c:	2802      	cmp	r0, #2
 800191e:	d9f6      	bls.n	800190e <HAL_RCC_OscConfig+0x2ee>
 8001920:	e6c5      	b.n	80016ae <HAL_RCC_OscConfig+0x8e>
 8001922:	bf00      	nop

08001924 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001924:	4913      	ldr	r1, [pc, #76]	; (8001974 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8001926:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001928:	688b      	ldr	r3, [r1, #8]
 800192a:	f003 030c 	and.w	r3, r3, #12
 800192e:	2b04      	cmp	r3, #4
 8001930:	d003      	beq.n	800193a <HAL_RCC_GetSysClockFreq+0x16>
 8001932:	2b08      	cmp	r3, #8
 8001934:	d003      	beq.n	800193e <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001936:	4810      	ldr	r0, [pc, #64]	; (8001978 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001938:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 800193a:	4810      	ldr	r0, [pc, #64]	; (800197c <HAL_RCC_GetSysClockFreq+0x58>)
 800193c:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800193e:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001940:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001942:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001944:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001948:	bf14      	ite	ne
 800194a:	480c      	ldrne	r0, [pc, #48]	; (800197c <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800194c:	480a      	ldreq	r0, [pc, #40]	; (8001978 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800194e:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001952:	bf18      	it	ne
 8001954:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001956:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800195a:	fba1 0100 	umull	r0, r1, r1, r0
 800195e:	f7ff f889 	bl	8000a74 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001962:	4b04      	ldr	r3, [pc, #16]	; (8001974 <HAL_RCC_GetSysClockFreq+0x50>)
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800196a:	3301      	adds	r3, #1
 800196c:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 800196e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001972:	bd08      	pop	{r3, pc}
 8001974:	40023800 	.word	0x40023800
 8001978:	00f42400 	.word	0x00f42400
 800197c:	007a1200 	.word	0x007a1200

08001980 <HAL_RCC_ClockConfig>:
{
 8001980:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001984:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001986:	4604      	mov	r4, r0
 8001988:	b910      	cbnz	r0, 8001990 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800198a:	2001      	movs	r0, #1
 800198c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001990:	4b44      	ldr	r3, [pc, #272]	; (8001aa4 <HAL_RCC_ClockConfig+0x124>)
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	f002 020f 	and.w	r2, r2, #15
 8001998:	428a      	cmp	r2, r1
 800199a:	d328      	bcc.n	80019ee <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800199c:	6821      	ldr	r1, [r4, #0]
 800199e:	078f      	lsls	r7, r1, #30
 80019a0:	d42d      	bmi.n	80019fe <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019a2:	07c8      	lsls	r0, r1, #31
 80019a4:	d440      	bmi.n	8001a28 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80019a6:	4b3f      	ldr	r3, [pc, #252]	; (8001aa4 <HAL_RCC_ClockConfig+0x124>)
 80019a8:	681a      	ldr	r2, [r3, #0]
 80019aa:	f002 020f 	and.w	r2, r2, #15
 80019ae:	4295      	cmp	r5, r2
 80019b0:	d366      	bcc.n	8001a80 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019b2:	6822      	ldr	r2, [r4, #0]
 80019b4:	0751      	lsls	r1, r2, #29
 80019b6:	d46c      	bmi.n	8001a92 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019b8:	0713      	lsls	r3, r2, #28
 80019ba:	d507      	bpl.n	80019cc <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80019bc:	4a3a      	ldr	r2, [pc, #232]	; (8001aa8 <HAL_RCC_ClockConfig+0x128>)
 80019be:	6921      	ldr	r1, [r4, #16]
 80019c0:	6893      	ldr	r3, [r2, #8]
 80019c2:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80019c6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80019ca:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80019cc:	f7ff ffaa 	bl	8001924 <HAL_RCC_GetSysClockFreq>
 80019d0:	4b35      	ldr	r3, [pc, #212]	; (8001aa8 <HAL_RCC_ClockConfig+0x128>)
 80019d2:	4a36      	ldr	r2, [pc, #216]	; (8001aac <HAL_RCC_ClockConfig+0x12c>)
 80019d4:	689b      	ldr	r3, [r3, #8]
 80019d6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80019da:	5cd3      	ldrb	r3, [r2, r3]
 80019dc:	40d8      	lsrs	r0, r3
 80019de:	4b34      	ldr	r3, [pc, #208]	; (8001ab0 <HAL_RCC_ClockConfig+0x130>)
 80019e0:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80019e2:	2000      	movs	r0, #0
 80019e4:	f7ff f9ce 	bl	8000d84 <HAL_InitTick>
  return HAL_OK;
 80019e8:	2000      	movs	r0, #0
 80019ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ee:	b2ca      	uxtb	r2, r1
 80019f0:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f003 030f 	and.w	r3, r3, #15
 80019f8:	4299      	cmp	r1, r3
 80019fa:	d1c6      	bne.n	800198a <HAL_RCC_ClockConfig+0xa>
 80019fc:	e7ce      	b.n	800199c <HAL_RCC_ClockConfig+0x1c>
 80019fe:	4b2a      	ldr	r3, [pc, #168]	; (8001aa8 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a00:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a04:	bf1e      	ittt	ne
 8001a06:	689a      	ldrne	r2, [r3, #8]
 8001a08:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8001a0c:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a0e:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a10:	bf42      	ittt	mi
 8001a12:	689a      	ldrmi	r2, [r3, #8]
 8001a14:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8001a18:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a1a:	689a      	ldr	r2, [r3, #8]
 8001a1c:	68a0      	ldr	r0, [r4, #8]
 8001a1e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001a22:	4302      	orrs	r2, r0
 8001a24:	609a      	str	r2, [r3, #8]
 8001a26:	e7bc      	b.n	80019a2 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a28:	6862      	ldr	r2, [r4, #4]
 8001a2a:	4b1f      	ldr	r3, [pc, #124]	; (8001aa8 <HAL_RCC_ClockConfig+0x128>)
 8001a2c:	2a01      	cmp	r2, #1
 8001a2e:	d11d      	bne.n	8001a6c <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a36:	d0a8      	beq.n	800198a <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a38:	4e1b      	ldr	r6, [pc, #108]	; (8001aa8 <HAL_RCC_ClockConfig+0x128>)
 8001a3a:	68b3      	ldr	r3, [r6, #8]
 8001a3c:	f023 0303 	bic.w	r3, r3, #3
 8001a40:	4313      	orrs	r3, r2
 8001a42:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001a44:	f7ff f9e8 	bl	8000e18 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a48:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001a4c:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a4e:	68b3      	ldr	r3, [r6, #8]
 8001a50:	6862      	ldr	r2, [r4, #4]
 8001a52:	f003 030c 	and.w	r3, r3, #12
 8001a56:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001a5a:	d0a4      	beq.n	80019a6 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a5c:	f7ff f9dc 	bl	8000e18 <HAL_GetTick>
 8001a60:	1bc0      	subs	r0, r0, r7
 8001a62:	4540      	cmp	r0, r8
 8001a64:	d9f3      	bls.n	8001a4e <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8001a66:	2003      	movs	r0, #3
}
 8001a68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a6c:	1e91      	subs	r1, r2, #2
 8001a6e:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a70:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a72:	d802      	bhi.n	8001a7a <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a74:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001a78:	e7dd      	b.n	8001a36 <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a7a:	f013 0f02 	tst.w	r3, #2
 8001a7e:	e7da      	b.n	8001a36 <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a80:	b2ea      	uxtb	r2, r5
 8001a82:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f003 030f 	and.w	r3, r3, #15
 8001a8a:	429d      	cmp	r5, r3
 8001a8c:	f47f af7d 	bne.w	800198a <HAL_RCC_ClockConfig+0xa>
 8001a90:	e78f      	b.n	80019b2 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a92:	4905      	ldr	r1, [pc, #20]	; (8001aa8 <HAL_RCC_ClockConfig+0x128>)
 8001a94:	68e0      	ldr	r0, [r4, #12]
 8001a96:	688b      	ldr	r3, [r1, #8]
 8001a98:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001a9c:	4303      	orrs	r3, r0
 8001a9e:	608b      	str	r3, [r1, #8]
 8001aa0:	e78a      	b.n	80019b8 <HAL_RCC_ClockConfig+0x38>
 8001aa2:	bf00      	nop
 8001aa4:	40023c00 	.word	0x40023c00
 8001aa8:	40023800 	.word	0x40023800
 8001aac:	08004382 	.word	0x08004382
 8001ab0:	20000020 	.word	0x20000020

08001ab4 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001ab4:	4b01      	ldr	r3, [pc, #4]	; (8001abc <HAL_RCC_GetHCLKFreq+0x8>)
 8001ab6:	6818      	ldr	r0, [r3, #0]
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	20000020 	.word	0x20000020

08001ac0 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001ac0:	4b04      	ldr	r3, [pc, #16]	; (8001ad4 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001ac2:	4a05      	ldr	r2, [pc, #20]	; (8001ad8 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001ac4:	689b      	ldr	r3, [r3, #8]
 8001ac6:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001aca:	5cd3      	ldrb	r3, [r2, r3]
 8001acc:	4a03      	ldr	r2, [pc, #12]	; (8001adc <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001ace:	6810      	ldr	r0, [r2, #0]
}
 8001ad0:	40d8      	lsrs	r0, r3
 8001ad2:	4770      	bx	lr
 8001ad4:	40023800 	.word	0x40023800
 8001ad8:	08004392 	.word	0x08004392
 8001adc:	20000020 	.word	0x20000020

08001ae0 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001ae0:	4b04      	ldr	r3, [pc, #16]	; (8001af4 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001ae2:	4a05      	ldr	r2, [pc, #20]	; (8001af8 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001ae4:	689b      	ldr	r3, [r3, #8]
 8001ae6:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001aea:	5cd3      	ldrb	r3, [r2, r3]
 8001aec:	4a03      	ldr	r2, [pc, #12]	; (8001afc <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001aee:	6810      	ldr	r0, [r2, #0]
}
 8001af0:	40d8      	lsrs	r0, r3
 8001af2:	4770      	bx	lr
 8001af4:	40023800 	.word	0x40023800
 8001af8:	08004392 	.word	0x08004392
 8001afc:	20000020 	.word	0x20000020

08001b00 <SPI_WaitFlagStateUntilTimeout.constprop.9>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8001b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b02:	4604      	mov	r4, r0
 8001b04:	460e      	mov	r6, r1
 8001b06:	4615      	mov	r5, r2
 8001b08:	461f      	mov	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001b0a:	6821      	ldr	r1, [r4, #0]
 8001b0c:	688a      	ldr	r2, [r1, #8]
 8001b0e:	ea36 0302 	bics.w	r3, r6, r2
 8001b12:	d001      	beq.n	8001b18 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8001b14:	2000      	movs	r0, #0
}
 8001b16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8001b18:	1c6b      	adds	r3, r5, #1
 8001b1a:	d0f7      	beq.n	8001b0c <SPI_WaitFlagStateUntilTimeout.constprop.9+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8001b1c:	f7ff f97c 	bl	8000e18 <HAL_GetTick>
 8001b20:	1bc0      	subs	r0, r0, r7
 8001b22:	4285      	cmp	r5, r0
 8001b24:	d8f1      	bhi.n	8001b0a <SPI_WaitFlagStateUntilTimeout.constprop.9+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001b26:	6823      	ldr	r3, [r4, #0]
 8001b28:	685a      	ldr	r2, [r3, #4]
 8001b2a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001b2e:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001b30:	6862      	ldr	r2, [r4, #4]
 8001b32:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8001b36:	d10a      	bne.n	8001b4e <SPI_WaitFlagStateUntilTimeout.constprop.9+0x4e>
 8001b38:	68a2      	ldr	r2, [r4, #8]
 8001b3a:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001b3e:	d002      	beq.n	8001b46 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x46>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001b40:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8001b44:	d103      	bne.n	8001b4e <SPI_WaitFlagStateUntilTimeout.constprop.9+0x4e>
          __HAL_SPI_DISABLE(hspi);
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001b4c:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001b4e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001b50:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8001b54:	d107      	bne.n	8001b66 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x66>
          SPI_RESET_CRC(hspi);
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001b5c:	601a      	str	r2, [r3, #0]
 8001b5e:	681a      	ldr	r2, [r3, #0]
 8001b60:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001b64:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8001b66:	2301      	movs	r3, #1
 8001b68:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8001b72:	2003      	movs	r0, #3
 8001b74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001b78 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001b78:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001b7a:	4613      	mov	r3, r2
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8001b7c:	4a13      	ldr	r2, [pc, #76]	; (8001bcc <SPI_EndRxTxTransaction+0x54>)
 8001b7e:	4e14      	ldr	r6, [pc, #80]	; (8001bd0 <SPI_EndRxTxTransaction+0x58>)
 8001b80:	6815      	ldr	r5, [r2, #0]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001b82:	6842      	ldr	r2, [r0, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8001b84:	fbb5 f6f6 	udiv	r6, r5, r6
 8001b88:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8001b8c:	4375      	muls	r5, r6
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001b8e:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
{
 8001b92:	4604      	mov	r4, r0
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8001b94:	9501      	str	r5, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001b96:	d10d      	bne.n	8001bb4 <SPI_EndRxTxTransaction+0x3c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001b98:	460a      	mov	r2, r1
 8001b9a:	2180      	movs	r1, #128	; 0x80
 8001b9c:	f7ff ffb0 	bl	8001b00 <SPI_WaitFlagStateUntilTimeout.constprop.9>
 8001ba0:	b910      	cbnz	r0, 8001ba8 <SPI_EndRxTxTransaction+0x30>
      }
      count--;
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
  }

  return HAL_OK;
 8001ba2:	2000      	movs	r0, #0
}
 8001ba4:	b002      	add	sp, #8
 8001ba6:	bd70      	pop	{r4, r5, r6, pc}
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001ba8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001baa:	f043 0320 	orr.w	r3, r3, #32
 8001bae:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8001bb0:	2003      	movs	r0, #3
 8001bb2:	e7f7      	b.n	8001ba4 <SPI_EndRxTxTransaction+0x2c>
      if (count == 0U)
 8001bb4:	9b01      	ldr	r3, [sp, #4]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d0f3      	beq.n	8001ba2 <SPI_EndRxTxTransaction+0x2a>
      count--;
 8001bba:	9b01      	ldr	r3, [sp, #4]
 8001bbc:	3b01      	subs	r3, #1
 8001bbe:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8001bc0:	6823      	ldr	r3, [r4, #0]
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	061b      	lsls	r3, r3, #24
 8001bc6:	d4f5      	bmi.n	8001bb4 <SPI_EndRxTxTransaction+0x3c>
 8001bc8:	e7eb      	b.n	8001ba2 <SPI_EndRxTxTransaction+0x2a>
 8001bca:	bf00      	nop
 8001bcc:	20000020 	.word	0x20000020
 8001bd0:	016e3600 	.word	0x016e3600

08001bd4 <HAL_SPI_Init>:
{
 8001bd4:	b510      	push	{r4, lr}
  if (hspi == NULL)
 8001bd6:	4604      	mov	r4, r0
 8001bd8:	2800      	cmp	r0, #0
 8001bda:	d036      	beq.n	8001c4a <HAL_SPI_Init+0x76>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001be0:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8001be4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001be8:	b91b      	cbnz	r3, 8001bf2 <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8001bea:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8001bee:	f001 f9ff 	bl	8002ff0 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 8001bf2:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001bf4:	68a0      	ldr	r0, [r4, #8]
 8001bf6:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8001bfe:	680b      	ldr	r3, [r1, #0]
 8001c00:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001c04:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001c06:	6863      	ldr	r3, [r4, #4]
 8001c08:	4303      	orrs	r3, r0
 8001c0a:	68e0      	ldr	r0, [r4, #12]
 8001c0c:	4303      	orrs	r3, r0
 8001c0e:	6920      	ldr	r0, [r4, #16]
 8001c10:	4303      	orrs	r3, r0
 8001c12:	6960      	ldr	r0, [r4, #20]
 8001c14:	4303      	orrs	r3, r0
 8001c16:	69e0      	ldr	r0, [r4, #28]
 8001c18:	4303      	orrs	r3, r0
 8001c1a:	6a20      	ldr	r0, [r4, #32]
 8001c1c:	4303      	orrs	r3, r0
 8001c1e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001c20:	4303      	orrs	r3, r0
 8001c22:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8001c26:	4303      	orrs	r3, r0
 8001c28:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001c2a:	0c12      	lsrs	r2, r2, #16
 8001c2c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001c2e:	f002 0204 	and.w	r2, r2, #4
 8001c32:	431a      	orrs	r2, r3
 8001c34:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001c36:	69cb      	ldr	r3, [r1, #28]
 8001c38:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001c3c:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001c3e:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8001c40:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001c42:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001c44:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  return HAL_OK;
 8001c48:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001c4a:	2001      	movs	r0, #1
}
 8001c4c:	bd10      	pop	{r4, pc}

08001c4e <HAL_SPI_TransmitReceive>:
{
 8001c4e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8001c52:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8001c54:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8001c58:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 8001c5a:	2b01      	cmp	r3, #1
{
 8001c5c:	4604      	mov	r4, r0
 8001c5e:	460d      	mov	r5, r1
 8001c60:	4691      	mov	r9, r2
  __HAL_LOCK(hspi);
 8001c62:	f000 80e2 	beq.w	8001e2a <HAL_SPI_TransmitReceive+0x1dc>
 8001c66:	2301      	movs	r3, #1
 8001c68:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8001c6c:	f7ff f8d4 	bl	8000e18 <HAL_GetTick>
  tmp_state           = hspi->State;
 8001c70:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tmp_mode            = hspi->Init.Mode;
 8001c74:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 8001c76:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001c78:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8001c7a:	4680      	mov	r8, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001c7c:	d00a      	beq.n	8001c94 <HAL_SPI_TransmitReceive+0x46>
 8001c7e:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8001c82:	f040 80d0 	bne.w	8001e26 <HAL_SPI_TransmitReceive+0x1d8>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001c86:	68a0      	ldr	r0, [r4, #8]
 8001c88:	2800      	cmp	r0, #0
 8001c8a:	f040 80cc 	bne.w	8001e26 <HAL_SPI_TransmitReceive+0x1d8>
 8001c8e:	2b04      	cmp	r3, #4
 8001c90:	f040 80c9 	bne.w	8001e26 <HAL_SPI_TransmitReceive+0x1d8>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001c94:	2d00      	cmp	r5, #0
 8001c96:	f000 80c4 	beq.w	8001e22 <HAL_SPI_TransmitReceive+0x1d4>
 8001c9a:	f1b9 0f00 	cmp.w	r9, #0
 8001c9e:	f000 80c0 	beq.w	8001e22 <HAL_SPI_TransmitReceive+0x1d4>
 8001ca2:	2e00      	cmp	r6, #0
 8001ca4:	f000 80bd 	beq.w	8001e22 <HAL_SPI_TransmitReceive+0x1d4>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001ca8:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001cac:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001cb0:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001cb2:	bf1c      	itt	ne
 8001cb4:	2305      	movne	r3, #5
 8001cb6:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8001cbe:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001cc0:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001cc2:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8001cc4:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8001cc6:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001cc8:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 8001cca:	87a6      	strh	r6, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001ccc:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8001cce:	bf58      	it	pl
 8001cd0:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001cd2:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 8001cd4:	bf58      	it	pl
 8001cd6:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 8001cda:	86a6      	strh	r6, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 8001cdc:	bf58      	it	pl
 8001cde:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001ce0:	68e2      	ldr	r2, [r4, #12]
 8001ce2:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8001ce6:	d158      	bne.n	8001d9a <HAL_SPI_TransmitReceive+0x14c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001ce8:	b109      	cbz	r1, 8001cee <HAL_SPI_TransmitReceive+0xa0>
 8001cea:	2e01      	cmp	r6, #1
 8001cec:	d107      	bne.n	8001cfe <HAL_SPI_TransmitReceive+0xb0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001cee:	f835 2b02 	ldrh.w	r2, [r5], #2
 8001cf2:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8001cf4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001cf6:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8001cf8:	3b01      	subs	r3, #1
 8001cfa:	b29b      	uxth	r3, r3
 8001cfc:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8001cfe:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001d00:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001d02:	b29b      	uxth	r3, r3
 8001d04:	b9ab      	cbnz	r3, 8001d32 <HAL_SPI_TransmitReceive+0xe4>
 8001d06:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001d08:	b29b      	uxth	r3, r3
 8001d0a:	b993      	cbnz	r3, 8001d32 <HAL_SPI_TransmitReceive+0xe4>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001d0c:	4642      	mov	r2, r8
 8001d0e:	4639      	mov	r1, r7
 8001d10:	4620      	mov	r0, r4
 8001d12:	f7ff ff31 	bl	8001b78 <SPI_EndRxTxTransaction>
 8001d16:	2800      	cmp	r0, #0
 8001d18:	f040 8081 	bne.w	8001e1e <HAL_SPI_TransmitReceive+0x1d0>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001d1c:	68a3      	ldr	r3, [r4, #8]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d132      	bne.n	8001d88 <HAL_SPI_TransmitReceive+0x13a>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001d22:	6823      	ldr	r3, [r4, #0]
 8001d24:	9001      	str	r0, [sp, #4]
 8001d26:	68da      	ldr	r2, [r3, #12]
 8001d28:	9201      	str	r2, [sp, #4]
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	9301      	str	r3, [sp, #4]
 8001d2e:	9b01      	ldr	r3, [sp, #4]
 8001d30:	e02a      	b.n	8001d88 <HAL_SPI_TransmitReceive+0x13a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001d32:	6822      	ldr	r2, [r4, #0]
 8001d34:	6893      	ldr	r3, [r2, #8]
 8001d36:	0799      	lsls	r1, r3, #30
 8001d38:	d50d      	bpl.n	8001d56 <HAL_SPI_TransmitReceive+0x108>
 8001d3a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001d3c:	b29b      	uxth	r3, r3
 8001d3e:	b153      	cbz	r3, 8001d56 <HAL_SPI_TransmitReceive+0x108>
 8001d40:	b14d      	cbz	r5, 8001d56 <HAL_SPI_TransmitReceive+0x108>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001d42:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001d44:	f833 1b02 	ldrh.w	r1, [r3], #2
 8001d48:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001d4a:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001d4c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001d4e:	3b01      	subs	r3, #1
 8001d50:	b29b      	uxth	r3, r3
 8001d52:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 8001d54:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001d56:	6893      	ldr	r3, [r2, #8]
 8001d58:	07db      	lsls	r3, r3, #31
 8001d5a:	d50c      	bpl.n	8001d76 <HAL_SPI_TransmitReceive+0x128>
 8001d5c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001d5e:	b29b      	uxth	r3, r3
 8001d60:	b14b      	cbz	r3, 8001d76 <HAL_SPI_TransmitReceive+0x128>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001d62:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001d64:	68d2      	ldr	r2, [r2, #12]
 8001d66:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001d6a:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8001d6c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001d6e:	3b01      	subs	r3, #1
 8001d70:	b29b      	uxth	r3, r3
 8001d72:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8001d74:	2501      	movs	r5, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001d76:	f7ff f84f 	bl	8000e18 <HAL_GetTick>
 8001d7a:	eba0 0008 	sub.w	r0, r0, r8
 8001d7e:	4287      	cmp	r7, r0
 8001d80:	d8be      	bhi.n	8001d00 <HAL_SPI_TransmitReceive+0xb2>
 8001d82:	1c7e      	adds	r6, r7, #1
 8001d84:	d0bc      	beq.n	8001d00 <HAL_SPI_TransmitReceive+0xb2>
        errorcode = HAL_TIMEOUT;
 8001d86:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001d8e:	2300      	movs	r3, #0
 8001d90:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8001d94:	b003      	add	sp, #12
 8001d96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001d9a:	b109      	cbz	r1, 8001da0 <HAL_SPI_TransmitReceive+0x152>
 8001d9c:	2e01      	cmp	r6, #1
 8001d9e:	d108      	bne.n	8001db2 <HAL_SPI_TransmitReceive+0x164>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001da0:	782a      	ldrb	r2, [r5, #0]
 8001da2:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001da4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001da6:	3301      	adds	r3, #1
 8001da8:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8001daa:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001dac:	3b01      	subs	r3, #1
 8001dae:	b29b      	uxth	r3, r3
 8001db0:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8001db2:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001db4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001db6:	b29b      	uxth	r3, r3
 8001db8:	b91b      	cbnz	r3, 8001dc2 <HAL_SPI_TransmitReceive+0x174>
 8001dba:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001dbc:	b29b      	uxth	r3, r3
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d0a4      	beq.n	8001d0c <HAL_SPI_TransmitReceive+0xbe>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001dc2:	6822      	ldr	r2, [r4, #0]
 8001dc4:	6893      	ldr	r3, [r2, #8]
 8001dc6:	0798      	lsls	r0, r3, #30
 8001dc8:	d50e      	bpl.n	8001de8 <HAL_SPI_TransmitReceive+0x19a>
 8001dca:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001dcc:	b29b      	uxth	r3, r3
 8001dce:	b15b      	cbz	r3, 8001de8 <HAL_SPI_TransmitReceive+0x19a>
 8001dd0:	b155      	cbz	r5, 8001de8 <HAL_SPI_TransmitReceive+0x19a>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001dd2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001dd4:	781b      	ldrb	r3, [r3, #0]
 8001dd6:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 8001dd8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001dda:	3301      	adds	r3, #1
 8001ddc:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001dde:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001de0:	3b01      	subs	r3, #1
 8001de2:	b29b      	uxth	r3, r3
 8001de4:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 8001de6:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001de8:	6822      	ldr	r2, [r4, #0]
 8001dea:	6893      	ldr	r3, [r2, #8]
 8001dec:	07d9      	lsls	r1, r3, #31
 8001dee:	d50d      	bpl.n	8001e0c <HAL_SPI_TransmitReceive+0x1be>
 8001df0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001df2:	b29b      	uxth	r3, r3
 8001df4:	b153      	cbz	r3, 8001e0c <HAL_SPI_TransmitReceive+0x1be>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8001df6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001df8:	68d2      	ldr	r2, [r2, #12]
 8001dfa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8001dfc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001dfe:	3301      	adds	r3, #1
 8001e00:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8001e02:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001e04:	3b01      	subs	r3, #1
 8001e06:	b29b      	uxth	r3, r3
 8001e08:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8001e0a:	2501      	movs	r5, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8001e0c:	f7ff f804 	bl	8000e18 <HAL_GetTick>
 8001e10:	eba0 0008 	sub.w	r0, r0, r8
 8001e14:	4287      	cmp	r7, r0
 8001e16:	d8cd      	bhi.n	8001db4 <HAL_SPI_TransmitReceive+0x166>
 8001e18:	1c7b      	adds	r3, r7, #1
 8001e1a:	d0cb      	beq.n	8001db4 <HAL_SPI_TransmitReceive+0x166>
 8001e1c:	e7b3      	b.n	8001d86 <HAL_SPI_TransmitReceive+0x138>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001e1e:	2320      	movs	r3, #32
 8001e20:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8001e22:	2001      	movs	r0, #1
 8001e24:	e7b0      	b.n	8001d88 <HAL_SPI_TransmitReceive+0x13a>
    errorcode = HAL_BUSY;
 8001e26:	2002      	movs	r0, #2
 8001e28:	e7ae      	b.n	8001d88 <HAL_SPI_TransmitReceive+0x13a>
  __HAL_LOCK(hspi);
 8001e2a:	2002      	movs	r0, #2
 8001e2c:	e7b2      	b.n	8001d94 <HAL_SPI_TransmitReceive+0x146>

08001e2e <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001e2e:	6803      	ldr	r3, [r0, #0]
 8001e30:	68da      	ldr	r2, [r3, #12]
 8001e32:	f042 0201 	orr.w	r2, r2, #1
 8001e36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e38:	689a      	ldr	r2, [r3, #8]
 8001e3a:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e3e:	2a06      	cmp	r2, #6
  {
    __HAL_TIM_ENABLE(htim);
 8001e40:	bf1e      	ittt	ne
 8001e42:	681a      	ldrne	r2, [r3, #0]
 8001e44:	f042 0201 	orrne.w	r2, r2, #1
 8001e48:	601a      	strne	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 8001e4a:	2000      	movs	r0, #0
 8001e4c:	4770      	bx	lr

08001e4e <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001e4e:	6803      	ldr	r3, [r0, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8001e50:	b189      	cbz	r1, 8001e76 <HAL_TIM_Encoder_Start+0x28>
 8001e52:	2904      	cmp	r1, #4
 8001e54:	d007      	beq.n	8001e66 <HAL_TIM_Encoder_Start+0x18>
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001e56:	6a1a      	ldr	r2, [r3, #32]
 8001e58:	f022 0201 	bic.w	r2, r2, #1
 8001e5c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001e5e:	6a1a      	ldr	r2, [r3, #32]
 8001e60:	f042 0201 	orr.w	r2, r2, #1
 8001e64:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 8001e66:	6a1a      	ldr	r2, [r3, #32]
 8001e68:	f022 0210 	bic.w	r2, r2, #16
 8001e6c:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001e6e:	6a1a      	ldr	r2, [r3, #32]
 8001e70:	f042 0210 	orr.w	r2, r2, #16
 8001e74:	e006      	b.n	8001e84 <HAL_TIM_Encoder_Start+0x36>
  TIMx->CCER &= ~tmp;
 8001e76:	6a1a      	ldr	r2, [r3, #32]
 8001e78:	f022 0201 	bic.w	r2, r2, #1
 8001e7c:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001e7e:	6a1a      	ldr	r2, [r3, #32]
 8001e80:	f042 0201 	orr.w	r2, r2, #1
 8001e84:	621a      	str	r2, [r3, #32]
  __HAL_TIM_ENABLE(htim);
 8001e86:	681a      	ldr	r2, [r3, #0]
 8001e88:	f042 0201 	orr.w	r2, r2, #1
 8001e8c:	601a      	str	r2, [r3, #0]
}
 8001e8e:	2000      	movs	r0, #0
 8001e90:	4770      	bx	lr

08001e92 <HAL_TIM_OC_DelayElapsedCallback>:
 8001e92:	4770      	bx	lr

08001e94 <HAL_TIM_IC_CaptureCallback>:
 8001e94:	4770      	bx	lr

08001e96 <HAL_TIM_PWM_PulseFinishedCallback>:
 8001e96:	4770      	bx	lr

08001e98 <HAL_TIM_TriggerCallback>:
 8001e98:	4770      	bx	lr

08001e9a <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001e9a:	6803      	ldr	r3, [r0, #0]
 8001e9c:	691a      	ldr	r2, [r3, #16]
 8001e9e:	0791      	lsls	r1, r2, #30
{
 8001ea0:	b510      	push	{r4, lr}
 8001ea2:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001ea4:	d50e      	bpl.n	8001ec4 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001ea6:	68da      	ldr	r2, [r3, #12]
 8001ea8:	0792      	lsls	r2, r2, #30
 8001eaa:	d50b      	bpl.n	8001ec4 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001eac:	f06f 0202 	mvn.w	r2, #2
 8001eb0:	611a      	str	r2, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001eb2:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001eb4:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001eb6:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001eb8:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001eba:	d077      	beq.n	8001fac <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8001ebc:	f7ff ffea 	bl	8001e94 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001ec4:	6823      	ldr	r3, [r4, #0]
 8001ec6:	691a      	ldr	r2, [r3, #16]
 8001ec8:	0750      	lsls	r0, r2, #29
 8001eca:	d510      	bpl.n	8001eee <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001ecc:	68da      	ldr	r2, [r3, #12]
 8001ece:	0751      	lsls	r1, r2, #29
 8001ed0:	d50d      	bpl.n	8001eee <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001ed2:	f06f 0204 	mvn.w	r2, #4
 8001ed6:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001ed8:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001eda:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001edc:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001ee0:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8001ee2:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001ee4:	d068      	beq.n	8001fb8 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8001ee6:	f7ff ffd5 	bl	8001e94 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001eea:	2300      	movs	r3, #0
 8001eec:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001eee:	6823      	ldr	r3, [r4, #0]
 8001ef0:	691a      	ldr	r2, [r3, #16]
 8001ef2:	0712      	lsls	r2, r2, #28
 8001ef4:	d50f      	bpl.n	8001f16 <HAL_TIM_IRQHandler+0x7c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001ef6:	68da      	ldr	r2, [r3, #12]
 8001ef8:	0710      	lsls	r0, r2, #28
 8001efa:	d50c      	bpl.n	8001f16 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001efc:	f06f 0208 	mvn.w	r2, #8
 8001f00:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001f02:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001f04:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001f06:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001f08:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8001f0a:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001f0c:	d05a      	beq.n	8001fc4 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001f0e:	f7ff ffc1 	bl	8001e94 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f12:	2300      	movs	r3, #0
 8001f14:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001f16:	6823      	ldr	r3, [r4, #0]
 8001f18:	691a      	ldr	r2, [r3, #16]
 8001f1a:	06d2      	lsls	r2, r2, #27
 8001f1c:	d510      	bpl.n	8001f40 <HAL_TIM_IRQHandler+0xa6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001f1e:	68da      	ldr	r2, [r3, #12]
 8001f20:	06d0      	lsls	r0, r2, #27
 8001f22:	d50d      	bpl.n	8001f40 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001f24:	f06f 0210 	mvn.w	r2, #16
 8001f28:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f2a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f2c:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f2e:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f32:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8001f34:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f36:	d04b      	beq.n	8001fd0 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8001f38:	f7ff ffac 	bl	8001e94 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001f40:	6823      	ldr	r3, [r4, #0]
 8001f42:	691a      	ldr	r2, [r3, #16]
 8001f44:	07d1      	lsls	r1, r2, #31
 8001f46:	d508      	bpl.n	8001f5a <HAL_TIM_IRQHandler+0xc0>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001f48:	68da      	ldr	r2, [r3, #12]
 8001f4a:	07d2      	lsls	r2, r2, #31
 8001f4c:	d505      	bpl.n	8001f5a <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001f4e:	f06f 0201 	mvn.w	r2, #1
 8001f52:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f54:	4620      	mov	r0, r4
 8001f56:	f000 fc7f 	bl	8002858 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001f5a:	6823      	ldr	r3, [r4, #0]
 8001f5c:	691a      	ldr	r2, [r3, #16]
 8001f5e:	0610      	lsls	r0, r2, #24
 8001f60:	d508      	bpl.n	8001f74 <HAL_TIM_IRQHandler+0xda>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001f62:	68da      	ldr	r2, [r3, #12]
 8001f64:	0611      	lsls	r1, r2, #24
 8001f66:	d505      	bpl.n	8001f74 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001f68:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001f6c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001f6e:	4620      	mov	r0, r4
 8001f70:	f000 f920 	bl	80021b4 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001f74:	6823      	ldr	r3, [r4, #0]
 8001f76:	691a      	ldr	r2, [r3, #16]
 8001f78:	0652      	lsls	r2, r2, #25
 8001f7a:	d508      	bpl.n	8001f8e <HAL_TIM_IRQHandler+0xf4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001f7c:	68da      	ldr	r2, [r3, #12]
 8001f7e:	0650      	lsls	r0, r2, #25
 8001f80:	d505      	bpl.n	8001f8e <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001f82:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001f86:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001f88:	4620      	mov	r0, r4
 8001f8a:	f7ff ff85 	bl	8001e98 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001f8e:	6823      	ldr	r3, [r4, #0]
 8001f90:	691a      	ldr	r2, [r3, #16]
 8001f92:	0691      	lsls	r1, r2, #26
 8001f94:	d522      	bpl.n	8001fdc <HAL_TIM_IRQHandler+0x142>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001f96:	68da      	ldr	r2, [r3, #12]
 8001f98:	0692      	lsls	r2, r2, #26
 8001f9a:	d51f      	bpl.n	8001fdc <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001f9c:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8001fa0:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001fa2:	611a      	str	r2, [r3, #16]
}
 8001fa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8001fa8:	f000 b903 	b.w	80021b2 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fac:	f7ff ff71 	bl	8001e92 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fb0:	4620      	mov	r0, r4
 8001fb2:	f7ff ff70 	bl	8001e96 <HAL_TIM_PWM_PulseFinishedCallback>
 8001fb6:	e783      	b.n	8001ec0 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fb8:	f7ff ff6b 	bl	8001e92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fbc:	4620      	mov	r0, r4
 8001fbe:	f7ff ff6a 	bl	8001e96 <HAL_TIM_PWM_PulseFinishedCallback>
 8001fc2:	e792      	b.n	8001eea <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fc4:	f7ff ff65 	bl	8001e92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fc8:	4620      	mov	r0, r4
 8001fca:	f7ff ff64 	bl	8001e96 <HAL_TIM_PWM_PulseFinishedCallback>
 8001fce:	e7a0      	b.n	8001f12 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fd0:	f7ff ff5f 	bl	8001e92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fd4:	4620      	mov	r0, r4
 8001fd6:	f7ff ff5e 	bl	8001e96 <HAL_TIM_PWM_PulseFinishedCallback>
 8001fda:	e7af      	b.n	8001f3c <HAL_TIM_IRQHandler+0xa2>
 8001fdc:	bd10      	pop	{r4, pc}
	...

08001fe0 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001fe0:	4a30      	ldr	r2, [pc, #192]	; (80020a4 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8001fe2:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001fe4:	4290      	cmp	r0, r2
 8001fe6:	d012      	beq.n	800200e <TIM_Base_SetConfig+0x2e>
 8001fe8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001fec:	d00f      	beq.n	800200e <TIM_Base_SetConfig+0x2e>
 8001fee:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001ff2:	4290      	cmp	r0, r2
 8001ff4:	d00b      	beq.n	800200e <TIM_Base_SetConfig+0x2e>
 8001ff6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001ffa:	4290      	cmp	r0, r2
 8001ffc:	d007      	beq.n	800200e <TIM_Base_SetConfig+0x2e>
 8001ffe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002002:	4290      	cmp	r0, r2
 8002004:	d003      	beq.n	800200e <TIM_Base_SetConfig+0x2e>
 8002006:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800200a:	4290      	cmp	r0, r2
 800200c:	d119      	bne.n	8002042 <TIM_Base_SetConfig+0x62>
    tmpcr1 |= Structure->CounterMode;
 800200e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002010:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002014:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002016:	4a23      	ldr	r2, [pc, #140]	; (80020a4 <TIM_Base_SetConfig+0xc4>)
 8002018:	4290      	cmp	r0, r2
 800201a:	d029      	beq.n	8002070 <TIM_Base_SetConfig+0x90>
 800201c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002020:	d026      	beq.n	8002070 <TIM_Base_SetConfig+0x90>
 8002022:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002026:	4290      	cmp	r0, r2
 8002028:	d022      	beq.n	8002070 <TIM_Base_SetConfig+0x90>
 800202a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800202e:	4290      	cmp	r0, r2
 8002030:	d01e      	beq.n	8002070 <TIM_Base_SetConfig+0x90>
 8002032:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002036:	4290      	cmp	r0, r2
 8002038:	d01a      	beq.n	8002070 <TIM_Base_SetConfig+0x90>
 800203a:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800203e:	4290      	cmp	r0, r2
 8002040:	d016      	beq.n	8002070 <TIM_Base_SetConfig+0x90>
 8002042:	4a19      	ldr	r2, [pc, #100]	; (80020a8 <TIM_Base_SetConfig+0xc8>)
 8002044:	4290      	cmp	r0, r2
 8002046:	d013      	beq.n	8002070 <TIM_Base_SetConfig+0x90>
 8002048:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800204c:	4290      	cmp	r0, r2
 800204e:	d00f      	beq.n	8002070 <TIM_Base_SetConfig+0x90>
 8002050:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002054:	4290      	cmp	r0, r2
 8002056:	d00b      	beq.n	8002070 <TIM_Base_SetConfig+0x90>
 8002058:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 800205c:	4290      	cmp	r0, r2
 800205e:	d007      	beq.n	8002070 <TIM_Base_SetConfig+0x90>
 8002060:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002064:	4290      	cmp	r0, r2
 8002066:	d003      	beq.n	8002070 <TIM_Base_SetConfig+0x90>
 8002068:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800206c:	4290      	cmp	r0, r2
 800206e:	d103      	bne.n	8002078 <TIM_Base_SetConfig+0x98>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002070:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002072:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002076:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002078:	694a      	ldr	r2, [r1, #20]
 800207a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800207e:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002080:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002082:	688b      	ldr	r3, [r1, #8]
 8002084:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002086:	680b      	ldr	r3, [r1, #0]
 8002088:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800208a:	4b06      	ldr	r3, [pc, #24]	; (80020a4 <TIM_Base_SetConfig+0xc4>)
 800208c:	4298      	cmp	r0, r3
 800208e:	d003      	beq.n	8002098 <TIM_Base_SetConfig+0xb8>
 8002090:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002094:	4298      	cmp	r0, r3
 8002096:	d101      	bne.n	800209c <TIM_Base_SetConfig+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 8002098:	690b      	ldr	r3, [r1, #16]
 800209a:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800209c:	2301      	movs	r3, #1
 800209e:	6143      	str	r3, [r0, #20]
 80020a0:	4770      	bx	lr
 80020a2:	bf00      	nop
 80020a4:	40010000 	.word	0x40010000
 80020a8:	40014000 	.word	0x40014000

080020ac <HAL_TIM_Base_Init>:
{
 80020ac:	b510      	push	{r4, lr}
  if (htim == NULL)
 80020ae:	4604      	mov	r4, r0
 80020b0:	b1a0      	cbz	r0, 80020dc <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 80020b2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80020b6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80020ba:	b91b      	cbnz	r3, 80020c4 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80020bc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80020c0:	f001 f852 	bl	8003168 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80020c4:	2302      	movs	r3, #2
 80020c6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80020ca:	6820      	ldr	r0, [r4, #0]
 80020cc:	1d21      	adds	r1, r4, #4
 80020ce:	f7ff ff87 	bl	8001fe0 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80020d2:	2301      	movs	r3, #1
 80020d4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80020d8:	2000      	movs	r0, #0
 80020da:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80020dc:	2001      	movs	r0, #1
}
 80020de:	bd10      	pop	{r4, pc}

080020e0 <HAL_TIM_Encoder_Init>:
{
 80020e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020e2:	460c      	mov	r4, r1
  if (htim == NULL)
 80020e4:	4605      	mov	r5, r0
 80020e6:	2800      	cmp	r0, #0
 80020e8:	d043      	beq.n	8002172 <HAL_TIM_Encoder_Init+0x92>
  if (htim->State == HAL_TIM_STATE_RESET)
 80020ea:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80020ee:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80020f2:	b91b      	cbnz	r3, 80020fc <HAL_TIM_Encoder_Init+0x1c>
    htim->Lock = HAL_UNLOCKED;
 80020f4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 80020f8:	f000 ffc6 	bl	8003088 <HAL_TIM_Encoder_MspInit>
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80020fc:	4629      	mov	r1, r5
  htim->State = HAL_TIM_STATE_BUSY;
 80020fe:	2302      	movs	r3, #2
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8002100:	f851 0b04 	ldr.w	r0, [r1], #4
  htim->State = HAL_TIM_STATE_BUSY;
 8002104:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8002108:	6883      	ldr	r3, [r0, #8]
 800210a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800210e:	f023 0307 	bic.w	r3, r3, #7
 8002112:	6083      	str	r3, [r0, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002114:	f7ff ff64 	bl	8001fe0 <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8002118:	6828      	ldr	r0, [r5, #0]
  tmpsmcr |= sConfig->EncoderMode;
 800211a:	6823      	ldr	r3, [r4, #0]
  tmpsmcr = htim->Instance->SMCR;
 800211c:	6886      	ldr	r6, [r0, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 800211e:	6982      	ldr	r2, [r0, #24]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002120:	68a1      	ldr	r1, [r4, #8]
  tmpccer = htim->Instance->CCER;
 8002122:	6a07      	ldr	r7, [r0, #32]
  tmpsmcr |= sConfig->EncoderMode;
 8002124:	431e      	orrs	r6, r3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002126:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002128:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800212c:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002130:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 8002134:	4313      	orrs	r3, r2
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002136:	f423 427c 	bic.w	r2, r3, #64512	; 0xfc00
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800213a:	6923      	ldr	r3, [r4, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800213c:	69e1      	ldr	r1, [r4, #28]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800213e:	011b      	lsls	r3, r3, #4
 8002140:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002144:	68e1      	ldr	r1, [r4, #12]
 8002146:	430b      	orrs	r3, r1
 8002148:	6a21      	ldr	r1, [r4, #32]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800214a:	f022 02fc 	bic.w	r2, r2, #252	; 0xfc
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800214e:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8002152:	4313      	orrs	r3, r2
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002154:	6961      	ldr	r1, [r4, #20]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8002156:	f027 02aa 	bic.w	r2, r7, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800215a:	6867      	ldr	r7, [r4, #4]
  htim->Instance->SMCR = tmpsmcr;
 800215c:	6086      	str	r6, [r0, #8]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800215e:	ea47 1701 	orr.w	r7, r7, r1, lsl #4
  htim->Instance->CCMR1 = tmpccmr1;
 8002162:	6183      	str	r3, [r0, #24]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002164:	4317      	orrs	r7, r2
  htim->State = HAL_TIM_STATE_READY;
 8002166:	2301      	movs	r3, #1
  htim->Instance->CCER = tmpccer;
 8002168:	6207      	str	r7, [r0, #32]
  htim->State = HAL_TIM_STATE_READY;
 800216a:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  return HAL_OK;
 800216e:	2000      	movs	r0, #0
 8002170:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8002172:	2001      	movs	r0, #1
}
 8002174:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002176 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002176:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800217a:	2b01      	cmp	r3, #1
{
 800217c:	b530      	push	{r4, r5, lr}
 800217e:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8002182:	d014      	beq.n	80021ae <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002184:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002186:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 800218a:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800218c:	68a3      	ldr	r3, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800218e:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002190:	6849      	ldr	r1, [r1, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 8002192:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002196:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800219a:	430b      	orrs	r3, r1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800219c:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800219e:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80021a0:	60a3      	str	r3, [r4, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80021a2:	2301      	movs	r3, #1
 80021a4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80021a8:	2300      	movs	r3, #0
 80021aa:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 80021ae:	4618      	mov	r0, r3

  return HAL_OK;
}
 80021b0:	bd30      	pop	{r4, r5, pc}

080021b2 <HAL_TIMEx_CommutCallback>:
 80021b2:	4770      	bx	lr

080021b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80021b4:	4770      	bx	lr
	...

080021b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80021b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80021bc:	6806      	ldr	r6, [r0, #0]
 80021be:	68c2      	ldr	r2, [r0, #12]
 80021c0:	6933      	ldr	r3, [r6, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80021c2:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80021c4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80021c8:	4313      	orrs	r3, r2
 80021ca:	6133      	str	r3, [r6, #16]
{
 80021cc:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80021ce:	6883      	ldr	r3, [r0, #8]
 80021d0:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 80021d2:	68f2      	ldr	r2, [r6, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80021d4:	4303      	orrs	r3, r0
 80021d6:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 80021d8:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80021dc:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 80021de:	f022 020c 	bic.w	r2, r2, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80021e2:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1,
 80021e4:	4313      	orrs	r3, r2
 80021e6:	60f3      	str	r3, [r6, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80021e8:	6973      	ldr	r3, [r6, #20]
 80021ea:	69a2      	ldr	r2, [r4, #24]
 80021ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021f0:	4313      	orrs	r3, r2

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80021f2:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80021f6:	6173      	str	r3, [r6, #20]
 80021f8:	4b7a      	ldr	r3, [pc, #488]	; (80023e4 <UART_SetConfig+0x22c>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80021fa:	d17c      	bne.n	80022f6 <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80021fc:	429e      	cmp	r6, r3
 80021fe:	d003      	beq.n	8002208 <UART_SetConfig+0x50>
 8002200:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002204:	429e      	cmp	r6, r3
 8002206:	d144      	bne.n	8002292 <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002208:	f7ff fc6a 	bl	8001ae0 <HAL_RCC_GetPCLK2Freq>
 800220c:	2519      	movs	r5, #25
 800220e:	fb05 f300 	mul.w	r3, r5, r0
 8002212:	6860      	ldr	r0, [r4, #4]
 8002214:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002218:	0040      	lsls	r0, r0, #1
 800221a:	fbb3 f3f0 	udiv	r3, r3, r0
 800221e:	fbb3 f3f9 	udiv	r3, r3, r9
 8002222:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002226:	f7ff fc5b 	bl	8001ae0 <HAL_RCC_GetPCLK2Freq>
 800222a:	6863      	ldr	r3, [r4, #4]
 800222c:	4368      	muls	r0, r5
 800222e:	005b      	lsls	r3, r3, #1
 8002230:	fbb0 f7f3 	udiv	r7, r0, r3
 8002234:	f7ff fc54 	bl	8001ae0 <HAL_RCC_GetPCLK2Freq>
 8002238:	6863      	ldr	r3, [r4, #4]
 800223a:	4368      	muls	r0, r5
 800223c:	005b      	lsls	r3, r3, #1
 800223e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002242:	fbb3 f3f9 	udiv	r3, r3, r9
 8002246:	fb09 7313 	mls	r3, r9, r3, r7
 800224a:	00db      	lsls	r3, r3, #3
 800224c:	3332      	adds	r3, #50	; 0x32
 800224e:	fbb3 f3f9 	udiv	r3, r3, r9
 8002252:	005b      	lsls	r3, r3, #1
 8002254:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8002258:	f7ff fc42 	bl	8001ae0 <HAL_RCC_GetPCLK2Freq>
 800225c:	6862      	ldr	r2, [r4, #4]
 800225e:	4368      	muls	r0, r5
 8002260:	0052      	lsls	r2, r2, #1
 8002262:	fbb0 faf2 	udiv	sl, r0, r2
 8002266:	f7ff fc3b 	bl	8001ae0 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800226a:	6863      	ldr	r3, [r4, #4]
 800226c:	4368      	muls	r0, r5
 800226e:	005b      	lsls	r3, r3, #1
 8002270:	fbb0 f3f3 	udiv	r3, r0, r3
 8002274:	fbb3 f3f9 	udiv	r3, r3, r9
 8002278:	fb09 a313 	mls	r3, r9, r3, sl
 800227c:	00db      	lsls	r3, r3, #3
 800227e:	3332      	adds	r3, #50	; 0x32
 8002280:	fbb3 f3f9 	udiv	r3, r3, r9
 8002284:	f003 0307 	and.w	r3, r3, #7
 8002288:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800228a:	443b      	add	r3, r7
 800228c:	60b3      	str	r3, [r6, #8]
 800228e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002292:	f7ff fc15 	bl	8001ac0 <HAL_RCC_GetPCLK1Freq>
 8002296:	2519      	movs	r5, #25
 8002298:	fb05 f300 	mul.w	r3, r5, r0
 800229c:	6860      	ldr	r0, [r4, #4]
 800229e:	f04f 0964 	mov.w	r9, #100	; 0x64
 80022a2:	0040      	lsls	r0, r0, #1
 80022a4:	fbb3 f3f0 	udiv	r3, r3, r0
 80022a8:	fbb3 f3f9 	udiv	r3, r3, r9
 80022ac:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80022b0:	f7ff fc06 	bl	8001ac0 <HAL_RCC_GetPCLK1Freq>
 80022b4:	6863      	ldr	r3, [r4, #4]
 80022b6:	4368      	muls	r0, r5
 80022b8:	005b      	lsls	r3, r3, #1
 80022ba:	fbb0 f7f3 	udiv	r7, r0, r3
 80022be:	f7ff fbff 	bl	8001ac0 <HAL_RCC_GetPCLK1Freq>
 80022c2:	6863      	ldr	r3, [r4, #4]
 80022c4:	4368      	muls	r0, r5
 80022c6:	005b      	lsls	r3, r3, #1
 80022c8:	fbb0 f3f3 	udiv	r3, r0, r3
 80022cc:	fbb3 f3f9 	udiv	r3, r3, r9
 80022d0:	fb09 7313 	mls	r3, r9, r3, r7
 80022d4:	00db      	lsls	r3, r3, #3
 80022d6:	3332      	adds	r3, #50	; 0x32
 80022d8:	fbb3 f3f9 	udiv	r3, r3, r9
 80022dc:	005b      	lsls	r3, r3, #1
 80022de:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80022e2:	f7ff fbed 	bl	8001ac0 <HAL_RCC_GetPCLK1Freq>
 80022e6:	6862      	ldr	r2, [r4, #4]
 80022e8:	4368      	muls	r0, r5
 80022ea:	0052      	lsls	r2, r2, #1
 80022ec:	fbb0 faf2 	udiv	sl, r0, r2
 80022f0:	f7ff fbe6 	bl	8001ac0 <HAL_RCC_GetPCLK1Freq>
 80022f4:	e7b9      	b.n	800226a <UART_SetConfig+0xb2>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80022f6:	429e      	cmp	r6, r3
 80022f8:	d002      	beq.n	8002300 <UART_SetConfig+0x148>
 80022fa:	4b3b      	ldr	r3, [pc, #236]	; (80023e8 <UART_SetConfig+0x230>)
 80022fc:	429e      	cmp	r6, r3
 80022fe:	d140      	bne.n	8002382 <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002300:	f7ff fbee 	bl	8001ae0 <HAL_RCC_GetPCLK2Freq>
 8002304:	6867      	ldr	r7, [r4, #4]
 8002306:	2519      	movs	r5, #25
 8002308:	f04f 0964 	mov.w	r9, #100	; 0x64
 800230c:	fb05 f300 	mul.w	r3, r5, r0
 8002310:	00bf      	lsls	r7, r7, #2
 8002312:	fbb3 f3f7 	udiv	r3, r3, r7
 8002316:	fbb3 f3f9 	udiv	r3, r3, r9
 800231a:	011f      	lsls	r7, r3, #4
 800231c:	f7ff fbe0 	bl	8001ae0 <HAL_RCC_GetPCLK2Freq>
 8002320:	6863      	ldr	r3, [r4, #4]
 8002322:	4368      	muls	r0, r5
 8002324:	009b      	lsls	r3, r3, #2
 8002326:	fbb0 f8f3 	udiv	r8, r0, r3
 800232a:	f7ff fbd9 	bl	8001ae0 <HAL_RCC_GetPCLK2Freq>
 800232e:	6863      	ldr	r3, [r4, #4]
 8002330:	4368      	muls	r0, r5
 8002332:	009b      	lsls	r3, r3, #2
 8002334:	fbb0 f3f3 	udiv	r3, r0, r3
 8002338:	fbb3 f3f9 	udiv	r3, r3, r9
 800233c:	fb09 8313 	mls	r3, r9, r3, r8
 8002340:	011b      	lsls	r3, r3, #4
 8002342:	3332      	adds	r3, #50	; 0x32
 8002344:	fbb3 f3f9 	udiv	r3, r3, r9
 8002348:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 800234c:	f7ff fbc8 	bl	8001ae0 <HAL_RCC_GetPCLK2Freq>
 8002350:	6862      	ldr	r2, [r4, #4]
 8002352:	4368      	muls	r0, r5
 8002354:	0092      	lsls	r2, r2, #2
 8002356:	fbb0 faf2 	udiv	sl, r0, r2
 800235a:	f7ff fbc1 	bl	8001ae0 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800235e:	6863      	ldr	r3, [r4, #4]
 8002360:	4368      	muls	r0, r5
 8002362:	009b      	lsls	r3, r3, #2
 8002364:	fbb0 f3f3 	udiv	r3, r0, r3
 8002368:	fbb3 f3f9 	udiv	r3, r3, r9
 800236c:	fb09 a313 	mls	r3, r9, r3, sl
 8002370:	011b      	lsls	r3, r3, #4
 8002372:	3332      	adds	r3, #50	; 0x32
 8002374:	fbb3 f3f9 	udiv	r3, r3, r9
 8002378:	f003 030f 	and.w	r3, r3, #15
 800237c:	ea43 0308 	orr.w	r3, r3, r8
 8002380:	e783      	b.n	800228a <UART_SetConfig+0xd2>
 8002382:	f7ff fb9d 	bl	8001ac0 <HAL_RCC_GetPCLK1Freq>
 8002386:	6867      	ldr	r7, [r4, #4]
 8002388:	2519      	movs	r5, #25
 800238a:	f04f 0964 	mov.w	r9, #100	; 0x64
 800238e:	fb05 f300 	mul.w	r3, r5, r0
 8002392:	00bf      	lsls	r7, r7, #2
 8002394:	fbb3 f3f7 	udiv	r3, r3, r7
 8002398:	fbb3 f3f9 	udiv	r3, r3, r9
 800239c:	011f      	lsls	r7, r3, #4
 800239e:	f7ff fb8f 	bl	8001ac0 <HAL_RCC_GetPCLK1Freq>
 80023a2:	6863      	ldr	r3, [r4, #4]
 80023a4:	4368      	muls	r0, r5
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	fbb0 f8f3 	udiv	r8, r0, r3
 80023ac:	f7ff fb88 	bl	8001ac0 <HAL_RCC_GetPCLK1Freq>
 80023b0:	6863      	ldr	r3, [r4, #4]
 80023b2:	4368      	muls	r0, r5
 80023b4:	009b      	lsls	r3, r3, #2
 80023b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80023ba:	fbb3 f3f9 	udiv	r3, r3, r9
 80023be:	fb09 8313 	mls	r3, r9, r3, r8
 80023c2:	011b      	lsls	r3, r3, #4
 80023c4:	3332      	adds	r3, #50	; 0x32
 80023c6:	fbb3 f3f9 	udiv	r3, r3, r9
 80023ca:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 80023ce:	f7ff fb77 	bl	8001ac0 <HAL_RCC_GetPCLK1Freq>
 80023d2:	6862      	ldr	r2, [r4, #4]
 80023d4:	4368      	muls	r0, r5
 80023d6:	0092      	lsls	r2, r2, #2
 80023d8:	fbb0 faf2 	udiv	sl, r0, r2
 80023dc:	f7ff fb70 	bl	8001ac0 <HAL_RCC_GetPCLK1Freq>
 80023e0:	e7bd      	b.n	800235e <UART_SetConfig+0x1a6>
 80023e2:	bf00      	nop
 80023e4:	40011000 	.word	0x40011000
 80023e8:	40011400 	.word	0x40011400

080023ec <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 80023ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023ee:	4604      	mov	r4, r0
 80023f0:	460e      	mov	r6, r1
 80023f2:	4617      	mov	r7, r2
 80023f4:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80023f6:	6821      	ldr	r1, [r4, #0]
 80023f8:	680b      	ldr	r3, [r1, #0]
 80023fa:	ea36 0303 	bics.w	r3, r6, r3
 80023fe:	d101      	bne.n	8002404 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8002400:	2000      	movs	r0, #0
}
 8002402:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8002404:	1c6b      	adds	r3, r5, #1
 8002406:	d0f7      	beq.n	80023f8 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002408:	b995      	cbnz	r5, 8002430 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800240a:	6823      	ldr	r3, [r4, #0]
 800240c:	68da      	ldr	r2, [r3, #12]
 800240e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002412:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002414:	695a      	ldr	r2, [r3, #20]
 8002416:	f022 0201 	bic.w	r2, r2, #1
 800241a:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 800241c:	2320      	movs	r3, #32
 800241e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002422:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8002426:	2300      	movs	r3, #0
 8002428:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 800242c:	2003      	movs	r0, #3
 800242e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002430:	f7fe fcf2 	bl	8000e18 <HAL_GetTick>
 8002434:	1bc0      	subs	r0, r0, r7
 8002436:	4285      	cmp	r5, r0
 8002438:	d2dd      	bcs.n	80023f6 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 800243a:	e7e6      	b.n	800240a <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

0800243c <HAL_UART_Init>:
{
 800243c:	b510      	push	{r4, lr}
  if (huart == NULL)
 800243e:	4604      	mov	r4, r0
 8002440:	b340      	cbz	r0, 8002494 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8002442:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002446:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800244a:	b91b      	cbnz	r3, 8002454 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 800244c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8002450:	f000 fea8 	bl	80031a4 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8002454:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002456:	2324      	movs	r3, #36	; 0x24
 8002458:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 800245c:	68d3      	ldr	r3, [r2, #12]
 800245e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002462:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002464:	4620      	mov	r0, r4
 8002466:	f7ff fea7 	bl	80021b8 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800246a:	6823      	ldr	r3, [r4, #0]
 800246c:	691a      	ldr	r2, [r3, #16]
 800246e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002472:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002474:	695a      	ldr	r2, [r3, #20]
 8002476:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800247a:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800247c:	68da      	ldr	r2, [r3, #12]
 800247e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002482:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002484:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8002486:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002488:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800248a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800248e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8002492:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002494:	2001      	movs	r0, #1
}
 8002496:	bd10      	pop	{r4, pc}

08002498 <HAL_UART_Transmit>:
{
 8002498:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800249c:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800249e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80024a2:	2b20      	cmp	r3, #32
{
 80024a4:	4604      	mov	r4, r0
 80024a6:	460d      	mov	r5, r1
 80024a8:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80024aa:	d14f      	bne.n	800254c <HAL_UART_Transmit+0xb4>
    if ((pData == NULL) || (Size == 0U))
 80024ac:	2900      	cmp	r1, #0
 80024ae:	d04a      	beq.n	8002546 <HAL_UART_Transmit+0xae>
 80024b0:	2a00      	cmp	r2, #0
 80024b2:	d048      	beq.n	8002546 <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 80024b4:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80024b8:	2b01      	cmp	r3, #1
 80024ba:	d047      	beq.n	800254c <HAL_UART_Transmit+0xb4>
 80024bc:	2301      	movs	r3, #1
 80024be:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024c2:	2300      	movs	r3, #0
 80024c4:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80024c6:	2321      	movs	r3, #33	; 0x21
 80024c8:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 80024cc:	f7fe fca4 	bl	8000e18 <HAL_GetTick>
    huart->TxXferSize = Size;
 80024d0:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 80024d4:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 80024d6:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80024da:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80024dc:	b29b      	uxth	r3, r3
 80024de:	b96b      	cbnz	r3, 80024fc <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80024e0:	463b      	mov	r3, r7
 80024e2:	4632      	mov	r2, r6
 80024e4:	2140      	movs	r1, #64	; 0x40
 80024e6:	4620      	mov	r0, r4
 80024e8:	f7ff ff80 	bl	80023ec <UART_WaitOnFlagUntilTimeout.constprop.3>
 80024ec:	b9b0      	cbnz	r0, 800251c <HAL_UART_Transmit+0x84>
    huart->gState = HAL_UART_STATE_READY;
 80024ee:	2320      	movs	r3, #32
 80024f0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 80024f4:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 80024f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 80024fc:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80024fe:	3b01      	subs	r3, #1
 8002500:	b29b      	uxth	r3, r3
 8002502:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002504:	68a3      	ldr	r3, [r4, #8]
 8002506:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800250a:	4632      	mov	r2, r6
 800250c:	463b      	mov	r3, r7
 800250e:	f04f 0180 	mov.w	r1, #128	; 0x80
 8002512:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002514:	d10e      	bne.n	8002534 <HAL_UART_Transmit+0x9c>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002516:	f7ff ff69 	bl	80023ec <UART_WaitOnFlagUntilTimeout.constprop.3>
 800251a:	b110      	cbz	r0, 8002522 <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 800251c:	2003      	movs	r0, #3
 800251e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002522:	882b      	ldrh	r3, [r5, #0]
 8002524:	6822      	ldr	r2, [r4, #0]
 8002526:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800252a:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800252c:	6923      	ldr	r3, [r4, #16]
 800252e:	b943      	cbnz	r3, 8002542 <HAL_UART_Transmit+0xaa>
          pData += 2U;
 8002530:	3502      	adds	r5, #2
 8002532:	e7d2      	b.n	80024da <HAL_UART_Transmit+0x42>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002534:	f7ff ff5a 	bl	80023ec <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002538:	2800      	cmp	r0, #0
 800253a:	d1ef      	bne.n	800251c <HAL_UART_Transmit+0x84>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800253c:	6823      	ldr	r3, [r4, #0]
 800253e:	782a      	ldrb	r2, [r5, #0]
 8002540:	605a      	str	r2, [r3, #4]
 8002542:	3501      	adds	r5, #1
 8002544:	e7c9      	b.n	80024da <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8002546:	2001      	movs	r0, #1
 8002548:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 800254c:	2002      	movs	r0, #2
}
 800254e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08002554 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8002554:	4b0a      	ldr	r3, [pc, #40]	; (8002580 <USB_CoreReset+0x2c>)
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8002556:	3b01      	subs	r3, #1
 8002558:	d101      	bne.n	800255e <USB_CoreReset+0xa>
    {
      return HAL_TIMEOUT;
 800255a:	2003      	movs	r0, #3
 800255c:	4770      	bx	lr
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800255e:	6902      	ldr	r2, [r0, #16]
 8002560:	2a00      	cmp	r2, #0
 8002562:	daf8      	bge.n	8002556 <USB_CoreReset+0x2>

  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8002564:	6903      	ldr	r3, [r0, #16]
 8002566:	4a06      	ldr	r2, [pc, #24]	; (8002580 <USB_CoreReset+0x2c>)
 8002568:	f043 0301 	orr.w	r3, r3, #1
 800256c:	6103      	str	r3, [r0, #16]

  do
  {
    if (++count > 200000U)
 800256e:	3a01      	subs	r2, #1
 8002570:	d0f3      	beq.n	800255a <USB_CoreReset+0x6>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8002572:	6903      	ldr	r3, [r0, #16]
 8002574:	f013 0301 	ands.w	r3, r3, #1
 8002578:	d1f9      	bne.n	800256e <USB_CoreReset+0x1a>

  return HAL_OK;
 800257a:	4618      	mov	r0, r3
}
 800257c:	4770      	bx	lr
 800257e:	bf00      	nop
 8002580:	00030d41 	.word	0x00030d41

08002584 <USB_CoreInit>:
{
 8002584:	b084      	sub	sp, #16
 8002586:	b538      	push	{r3, r4, r5, lr}
 8002588:	ad05      	add	r5, sp, #20
 800258a:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800258e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002590:	2b01      	cmp	r3, #1
{
 8002592:	4604      	mov	r4, r0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8002594:	d125      	bne.n	80025e2 <USB_CoreInit+0x5e>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8002596:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002598:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800259c:	6383      	str	r3, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800259e:	68c3      	ldr	r3, [r0, #12]
 80025a0:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80025a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80025a8:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80025aa:	68c3      	ldr	r3, [r0, #12]
 80025ac:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80025b0:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 80025b2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80025b4:	2b01      	cmp	r3, #1
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80025b6:	bf02      	ittt	eq
 80025b8:	68c3      	ldreq	r3, [r0, #12]
 80025ba:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
 80025be:	60c3      	streq	r3, [r0, #12]
    ret = USB_CoreReset(USBx);
 80025c0:	f7ff ffc8 	bl	8002554 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 80025c4:	9b08      	ldr	r3, [sp, #32]
 80025c6:	2b01      	cmp	r3, #1
 80025c8:	d107      	bne.n	80025da <USB_CoreInit+0x56>
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80025ca:	68a3      	ldr	r3, [r4, #8]
 80025cc:	f043 0306 	orr.w	r3, r3, #6
 80025d0:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80025d2:	68a3      	ldr	r3, [r4, #8]
 80025d4:	f043 0320 	orr.w	r3, r3, #32
 80025d8:	60a3      	str	r3, [r4, #8]
}
 80025da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80025de:	b004      	add	sp, #16
 80025e0:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80025e2:	68c3      	ldr	r3, [r0, #12]
 80025e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80025e8:	60c3      	str	r3, [r0, #12]
    ret = USB_CoreReset(USBx);
 80025ea:	f7ff ffb3 	bl	8002554 <USB_CoreReset>
    if (cfg.battery_charging_enable == 0U)
 80025ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80025f0:	b923      	cbnz	r3, 80025fc <USB_CoreInit+0x78>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80025f2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80025f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80025f8:	63a3      	str	r3, [r4, #56]	; 0x38
 80025fa:	e7e3      	b.n	80025c4 <USB_CoreInit+0x40>
 80025fc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80025fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002602:	e7f9      	b.n	80025f8 <USB_CoreInit+0x74>

08002604 <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8002604:	6883      	ldr	r3, [r0, #8]
 8002606:	f023 0301 	bic.w	r3, r3, #1
 800260a:	6083      	str	r3, [r0, #8]
}
 800260c:	2000      	movs	r0, #0
 800260e:	4770      	bx	lr

08002610 <USB_SetCurrentMode>:
{
 8002610:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8002612:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 8002614:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8002616:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800261a:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800261c:	d108      	bne.n	8002630 <USB_SetCurrentMode+0x20>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800261e:	68c3      	ldr	r3, [r0, #12]
 8002620:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8002624:	60c3      	str	r3, [r0, #12]
  HAL_Delay(50U);
 8002626:	2032      	movs	r0, #50	; 0x32
 8002628:	f7fe fbfc 	bl	8000e24 <HAL_Delay>
  return HAL_OK;
 800262c:	2000      	movs	r0, #0
 800262e:	bd08      	pop	{r3, pc}
  else if (mode == USB_DEVICE_MODE)
 8002630:	b919      	cbnz	r1, 800263a <USB_SetCurrentMode+0x2a>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8002632:	68c3      	ldr	r3, [r0, #12]
 8002634:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002638:	e7f4      	b.n	8002624 <USB_SetCurrentMode+0x14>
    return HAL_ERROR;
 800263a:	2001      	movs	r0, #1
}
 800263c:	bd08      	pop	{r3, pc}
	...

08002640 <USB_FlushTxFifo>:
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8002640:	0189      	lsls	r1, r1, #6
 8002642:	f041 0120 	orr.w	r1, r1, #32
 8002646:	4a06      	ldr	r2, [pc, #24]	; (8002660 <USB_FlushTxFifo+0x20>)
 8002648:	6101      	str	r1, [r0, #16]
    if (++count > 200000U)
 800264a:	3a01      	subs	r2, #1
 800264c:	d005      	beq.n	800265a <USB_FlushTxFifo+0x1a>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800264e:	6903      	ldr	r3, [r0, #16]
 8002650:	f013 0320 	ands.w	r3, r3, #32
 8002654:	d1f9      	bne.n	800264a <USB_FlushTxFifo+0xa>
  return HAL_OK;
 8002656:	4618      	mov	r0, r3
 8002658:	4770      	bx	lr
      return HAL_TIMEOUT;
 800265a:	2003      	movs	r0, #3
}
 800265c:	4770      	bx	lr
 800265e:	bf00      	nop
 8002660:	00030d41 	.word	0x00030d41

08002664 <USB_FlushRxFifo>:
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8002664:	2310      	movs	r3, #16
 8002666:	4a06      	ldr	r2, [pc, #24]	; (8002680 <USB_FlushRxFifo+0x1c>)
 8002668:	6103      	str	r3, [r0, #16]
    if (++count > 200000U)
 800266a:	3a01      	subs	r2, #1
 800266c:	d005      	beq.n	800267a <USB_FlushRxFifo+0x16>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800266e:	6903      	ldr	r3, [r0, #16]
 8002670:	f013 0310 	ands.w	r3, r3, #16
 8002674:	d1f9      	bne.n	800266a <USB_FlushRxFifo+0x6>
  return HAL_OK;
 8002676:	4618      	mov	r0, r3
 8002678:	4770      	bx	lr
      return HAL_TIMEOUT;
 800267a:	2003      	movs	r0, #3
}
 800267c:	4770      	bx	lr
 800267e:	bf00      	nop
 8002680:	00030d41 	.word	0x00030d41

08002684 <USB_SetDevSpeed>:
  USBx_DEVICE->DCFG |= speed;
 8002684:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8002688:	4319      	orrs	r1, r3
 800268a:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
}
 800268e:	2000      	movs	r0, #0
 8002690:	4770      	bx	lr
	...

08002694 <USB_DevInit>:
{
 8002694:	b084      	sub	sp, #16
 8002696:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800269a:	4604      	mov	r4, r0
 800269c:	a809      	add	r0, sp, #36	; 0x24
 800269e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  for (i = 0U; i < 15U; i++)
 80026a2:	2300      	movs	r3, #0
 80026a4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 80026a6:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 80026a8:	4688      	mov	r8, r1
    USBx->DIEPTXF[i] = 0U;
 80026aa:	4619      	mov	r1, r3
 80026ac:	f103 0240 	add.w	r2, r3, #64	; 0x40
 80026b0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  for (i = 0U; i < 15U; i++)
 80026b4:	3301      	adds	r3, #1
 80026b6:	2b0f      	cmp	r3, #15
    USBx->DIEPTXF[i] = 0U;
 80026b8:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 80026ba:	d1f7      	bne.n	80026ac <USB_DevInit+0x18>
  if (cfg.vbus_sensing_enable == 0U)
 80026bc:	2e00      	cmp	r6, #0
 80026be:	d173      	bne.n	80027a8 <USB_DevInit+0x114>
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80026c0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80026c2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80026c6:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80026c8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80026ca:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80026ce:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80026d0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80026d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80026d6:	63a3      	str	r3, [r4, #56]	; 0x38
  USBx_PCGCCTL = 0U;
 80026d8:	2300      	movs	r3, #0
 80026da:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80026de:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 80026e2:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80026e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80026e8:	2b01      	cmp	r3, #1
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80026ea:	f504 6500 	add.w	r5, r4, #2048	; 0x800
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80026ee:	d165      	bne.n	80027bc <USB_DevInit+0x128>
    if (cfg.speed == USBD_HS_SPEED)
 80026f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80026f2:	2900      	cmp	r1, #0
 80026f4:	d160      	bne.n	80027b8 <USB_DevInit+0x124>
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80026f6:	4620      	mov	r0, r4
 80026f8:	f7ff ffc4 	bl	8002684 <USB_SetDevSpeed>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80026fc:	2110      	movs	r1, #16
 80026fe:	4620      	mov	r0, r4
 8002700:	f7ff ff9e 	bl	8002640 <USB_FlushTxFifo>
 8002704:	4601      	mov	r1, r0
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8002706:	4620      	mov	r0, r4
 8002708:	f7ff ffac 	bl	8002664 <USB_FlushRxFifo>
 800270c:	2800      	cmp	r0, #0
 800270e:	d157      	bne.n	80027c0 <USB_DevInit+0x12c>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8002710:	1c08      	adds	r0, r1, #0
 8002712:	bf18      	it	ne
 8002714:	2001      	movne	r0, #1
  USBx_DEVICE->DIEPMSK = 0U;
 8002716:	2300      	movs	r3, #0
 8002718:	612b      	str	r3, [r5, #16]
 800271a:	f504 6210 	add.w	r2, r4, #2304	; 0x900
  USBx_DEVICE->DOEPMSK = 0U;
 800271e:	616b      	str	r3, [r5, #20]
      USBx_INEP(i)->DIEPCTL = 0U;
 8002720:	4619      	mov	r1, r3
  USBx_DEVICE->DAINTMSK = 0U;
 8002722:	61eb      	str	r3, [r5, #28]
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8002724:	f04f 4e90 	mov.w	lr, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8002728:	f04f 6c00 	mov.w	ip, #134217728	; 0x8000000
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800272c:	f64f 397f 	movw	r9, #64383	; 0xfb7f
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8002730:	4543      	cmp	r3, r8
 8002732:	d147      	bne.n	80027c4 <USB_DevInit+0x130>
 8002734:	2100      	movs	r1, #0
 8002736:	f504 6230 	add.w	r2, r4, #2816	; 0xb00
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800273a:	468e      	mov	lr, r1
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800273c:	f04f 4c90 	mov.w	ip, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8002740:	f04f 6800 	mov.w	r8, #134217728	; 0x8000000
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8002744:	f64f 397f 	movw	r9, #64383	; 0xfb7f
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8002748:	428b      	cmp	r3, r1
 800274a:	d14e      	bne.n	80027ea <USB_DevInit+0x156>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800274c:	692b      	ldr	r3, [r5, #16]
  if (cfg.dma_enable == 1U)
 800274e:	2f01      	cmp	r7, #1
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8002750:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002754:	612b      	str	r3, [r5, #16]
  if (cfg.dma_enable == 1U)
 8002756:	d107      	bne.n	8002768 <USB_DevInit+0xd4>
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 8002758:	4b2e      	ldr	r3, [pc, #184]	; (8002814 <USB_DevInit+0x180>)
 800275a:	632b      	str	r3, [r5, #48]	; 0x30
    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 800275c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800275e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002762:	f043 0303 	orr.w	r3, r3, #3
 8002766:	632b      	str	r3, [r5, #48]	; 0x30
  USBx->GINTMSK = 0U;
 8002768:	2300      	movs	r3, #0
 800276a:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800276c:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 8002770:	6163      	str	r3, [r4, #20]
  if (cfg.dma_enable == 0U)
 8002772:	b91f      	cbnz	r7, 800277c <USB_DevInit+0xe8>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8002774:	69a3      	ldr	r3, [r4, #24]
 8002776:	f043 0310 	orr.w	r3, r3, #16
 800277a:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800277c:	69a2      	ldr	r2, [r4, #24]
 800277e:	4b26      	ldr	r3, [pc, #152]	; (8002818 <USB_DevInit+0x184>)
 8002780:	4313      	orrs	r3, r2
 8002782:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 8002784:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002786:	b11b      	cbz	r3, 8002790 <USB_DevInit+0xfc>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8002788:	69a3      	ldr	r3, [r4, #24]
 800278a:	f043 0308 	orr.w	r3, r3, #8
 800278e:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 8002790:	2e01      	cmp	r6, #1
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8002792:	bf01      	itttt	eq
 8002794:	69a3      	ldreq	r3, [r4, #24]
 8002796:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 800279a:	f043 0304 	orreq.w	r3, r3, #4
 800279e:	61a3      	streq	r3, [r4, #24]
}
 80027a0:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80027a4:	b004      	add	sp, #16
 80027a6:	4770      	bx	lr
    USBx->GOTGCTL &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80027a8:	6823      	ldr	r3, [r4, #0]
 80027aa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80027ae:	6023      	str	r3, [r4, #0]
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80027b0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80027b2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80027b6:	e78e      	b.n	80026d6 <USB_DevInit+0x42>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80027b8:	4619      	mov	r1, r3
 80027ba:	e79c      	b.n	80026f6 <USB_DevInit+0x62>
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80027bc:	2103      	movs	r1, #3
 80027be:	e79a      	b.n	80026f6 <USB_DevInit+0x62>
 80027c0:	2001      	movs	r0, #1
 80027c2:	e7a8      	b.n	8002716 <USB_DevInit+0x82>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80027c4:	f8d2 a000 	ldr.w	sl, [r2]
 80027c8:	f1ba 0f00 	cmp.w	sl, #0
 80027cc:	da0b      	bge.n	80027e6 <USB_DevInit+0x152>
      if (i == 0U)
 80027ce:	b93b      	cbnz	r3, 80027e0 <USB_DevInit+0x14c>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80027d0:	f8c2 c000 	str.w	ip, [r2]
    USBx_INEP(i)->DIEPTSIZ = 0U;
 80027d4:	6111      	str	r1, [r2, #16]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80027d6:	3301      	adds	r3, #1
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80027d8:	f8c2 9008 	str.w	r9, [r2, #8]
 80027dc:	3220      	adds	r2, #32
 80027de:	e7a7      	b.n	8002730 <USB_DevInit+0x9c>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80027e0:	f8c2 e000 	str.w	lr, [r2]
 80027e4:	e7f6      	b.n	80027d4 <USB_DevInit+0x140>
      USBx_INEP(i)->DIEPCTL = 0U;
 80027e6:	6011      	str	r1, [r2, #0]
 80027e8:	e7f4      	b.n	80027d4 <USB_DevInit+0x140>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80027ea:	f8d2 a000 	ldr.w	sl, [r2]
 80027ee:	f1ba 0f00 	cmp.w	sl, #0
 80027f2:	da0c      	bge.n	800280e <USB_DevInit+0x17a>
      if (i == 0U)
 80027f4:	b941      	cbnz	r1, 8002808 <USB_DevInit+0x174>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80027f6:	f8c2 8000 	str.w	r8, [r2]
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80027fa:	f8c2 e010 	str.w	lr, [r2, #16]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80027fe:	3101      	adds	r1, #1
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8002800:	f8c2 9008 	str.w	r9, [r2, #8]
 8002804:	3220      	adds	r2, #32
 8002806:	e79f      	b.n	8002748 <USB_DevInit+0xb4>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8002808:	f8c2 c000 	str.w	ip, [r2]
 800280c:	e7f5      	b.n	80027fa <USB_DevInit+0x166>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800280e:	f8c2 e000 	str.w	lr, [r2]
 8002812:	e7f2      	b.n	80027fa <USB_DevInit+0x166>
 8002814:	00800100 	.word	0x00800100
 8002818:	803c3800 	.word	0x803c3800

0800281c <USB_DevDisconnect>:
{
 800281c:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800281e:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 8002822:	f043 0302 	orr.w	r3, r3, #2
 8002826:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 800282a:	2003      	movs	r0, #3
 800282c:	f7fe fafa 	bl	8000e24 <HAL_Delay>
}
 8002830:	2000      	movs	r0, #0
 8002832:	bd08      	pop	{r3, pc}

08002834 <__io_putchar>:

PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USER CODE BEGIN PV */
PUTCHAR_PROTOTYPE
{
 8002834:	b507      	push	{r0, r1, r2, lr}
 8002836:	a902      	add	r1, sp, #8
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFF);
 8002838:	23ff      	movs	r3, #255	; 0xff
{
 800283a:	f841 0d04 	str.w	r0, [r1, #-4]!
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFF);
 800283e:	2201      	movs	r2, #1
 8002840:	4803      	ldr	r0, [pc, #12]	; (8002850 <__io_putchar+0x1c>)
 8002842:	f7ff fe29 	bl	8002498 <HAL_UART_Transmit>

  return ch;
}
 8002846:	9801      	ldr	r0, [sp, #4]
 8002848:	b003      	add	sp, #12
 800284a:	f85d fb04 	ldr.w	pc, [sp], #4
 800284e:	bf00      	nop
 8002850:	200000e8 	.word	0x200000e8
 8002854:	00000000 	.word	0x00000000

08002858 <HAL_TIM_PeriodElapsedCallback>:
double dt = 0.1;


//   0.1 (100ms)
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002858:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if(htim == &htim6)
 800285c:	4b46      	ldr	r3, [pc, #280]	; (8002978 <HAL_TIM_PeriodElapsedCallback+0x120>)
 800285e:	4283      	cmp	r3, r0
 8002860:	d17d      	bne.n	800295e <HAL_TIM_PeriodElapsedCallback+0x106>
	{
		//incremental encoder
		double result = 0.0;
		EncoderCounter = TIM1->CNT;
 8002862:	4b46      	ldr	r3, [pc, #280]	; (800297c <HAL_TIM_PeriodElapsedCallback+0x124>)
		Direction = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim1);
		dis = EncoderCounter*6.28/300;

		E = dis - (dis - pre_dis)/dt;

		result = E*kp + kd*(E-preE)/dt;
 8002864:	4d46      	ldr	r5, [pc, #280]	; (8002980 <HAL_TIM_PeriodElapsedCallback+0x128>)
		EncoderCounter = TIM1->CNT;
 8002866:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8002868:	4b46      	ldr	r3, [pc, #280]	; (8002984 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800286a:	6018      	str	r0, [r3, #0]
		Direction = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim1);
 800286c:	4b46      	ldr	r3, [pc, #280]	; (8002988 <HAL_TIM_PeriodElapsedCallback+0x130>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681c      	ldr	r4, [r3, #0]
 8002872:	4b46      	ldr	r3, [pc, #280]	; (800298c <HAL_TIM_PeriodElapsedCallback+0x134>)
 8002874:	f3c4 1400 	ubfx	r4, r4, #4, #1
 8002878:	701c      	strb	r4, [r3, #0]
		dis = EncoderCounter*6.28/300;
 800287a:	f7fd fe5b 	bl	8000534 <__aeabi_i2d>
 800287e:	a33a      	add	r3, pc, #232	; (adr r3, 8002968 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8002880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002884:	f7fd febc 	bl	8000600 <__aeabi_dmul>
 8002888:	a339      	add	r3, pc, #228	; (adr r3, 8002970 <HAL_TIM_PeriodElapsedCallback+0x118>)
 800288a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800288e:	f7fd ffe1 	bl	8000854 <__aeabi_ddiv>
 8002892:	4b3f      	ldr	r3, [pc, #252]	; (8002990 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8002894:	4682      	mov	sl, r0
 8002896:	468b      	mov	fp, r1
 8002898:	e9c3 ab00 	strd	sl, fp, [r3]
		E = dis - (dis - pre_dis)/dt;
 800289c:	4b3d      	ldr	r3, [pc, #244]	; (8002994 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 800289e:	e9d3 8900 	ldrd	r8, r9, [r3]
 80028a2:	4b3d      	ldr	r3, [pc, #244]	; (8002998 <HAL_TIM_PeriodElapsedCallback+0x140>)
 80028a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028a8:	f7fd fcf6 	bl	8000298 <__aeabi_dsub>
 80028ac:	4642      	mov	r2, r8
 80028ae:	464b      	mov	r3, r9
 80028b0:	f7fd ffd0 	bl	8000854 <__aeabi_ddiv>
 80028b4:	4602      	mov	r2, r0
 80028b6:	460b      	mov	r3, r1
 80028b8:	4650      	mov	r0, sl
 80028ba:	4659      	mov	r1, fp
 80028bc:	f7fd fcec 	bl	8000298 <__aeabi_dsub>
 80028c0:	4b36      	ldr	r3, [pc, #216]	; (800299c <HAL_TIM_PeriodElapsedCallback+0x144>)
 80028c2:	4606      	mov	r6, r0
 80028c4:	460f      	mov	r7, r1
 80028c6:	e9c3 6700 	strd	r6, r7, [r3]
		result = E*kp + kd*(E-preE)/dt;
 80028ca:	e9d5 2300 	ldrd	r2, r3, [r5]
 80028ce:	f7fd fce3 	bl	8000298 <__aeabi_dsub>
 80028d2:	4b33      	ldr	r3, [pc, #204]	; (80029a0 <HAL_TIM_PeriodElapsedCallback+0x148>)
 80028d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028d8:	f7fd fe92 	bl	8000600 <__aeabi_dmul>
 80028dc:	4642      	mov	r2, r8
 80028de:	464b      	mov	r3, r9
 80028e0:	f7fd ffb8 	bl	8000854 <__aeabi_ddiv>
 80028e4:	4b2f      	ldr	r3, [pc, #188]	; (80029a4 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80028e6:	4680      	mov	r8, r0
 80028e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028ec:	4689      	mov	r9, r1
 80028ee:	4630      	mov	r0, r6
 80028f0:	4639      	mov	r1, r7
 80028f2:	f7fd fe85 	bl	8000600 <__aeabi_dmul>
 80028f6:	4602      	mov	r2, r0
 80028f8:	460b      	mov	r3, r1
 80028fa:	4640      	mov	r0, r8
 80028fc:	4649      	mov	r1, r9
 80028fe:	f7fd fccd 	bl	800029c <__adddf3>
		pre_dis = dis;
 8002902:	4b25      	ldr	r3, [pc, #148]	; (8002998 <HAL_TIM_PeriodElapsedCallback+0x140>)
		preE = E;
 8002904:	e9c5 6700 	strd	r6, r7, [r5]
		pre_dis = dis;
 8002908:	e9c3 ab00 	strd	sl, fp, [r3]


		printf("Counter = %d, Direction = %d\r\n", (int)(result), Direction);
 800290c:	f7fe f88a 	bl	8000a24 <__aeabi_d2iz>
 8002910:	4622      	mov	r2, r4
 8002912:	4601      	mov	r1, r0
 8002914:	4824      	ldr	r0, [pc, #144]	; (80029a8 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8002916:	f000 fda1 	bl	800345c <iprintf>
		if(EncoderCounter == 14424)
		{
			//buzzer
		}
		//absolute encoder
		abencoder = TIM2->CNT;
 800291a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800291e:	4a23      	ldr	r2, [pc, #140]	; (80029ac <HAL_TIM_PeriodElapsedCallback+0x154>)
 8002920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002922:	8013      	strh	r3, [r2, #0]
		deg = abencoder * 360 /2048;
 8002924:	b29b      	uxth	r3, r3
 8002926:	f44f 72b4 	mov.w	r2, #360	; 0x168
 800292a:	435a      	muls	r2, r3
		deg += deg_last;
 800292c:	4b20      	ldr	r3, [pc, #128]	; (80029b0 <HAL_TIM_PeriodElapsedCallback+0x158>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	eb03 23e2 	add.w	r3, r3, r2, asr #11
		if(deg > 360)
 8002934:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 8002938:	4a1e      	ldr	r2, [pc, #120]	; (80029b4 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 800293a:	dc01      	bgt.n	8002940 <HAL_TIM_PeriodElapsedCallback+0xe8>
		{
			deg = deg - 360;
			if(deg > 360)
			{  deg = deg - 360; }
 800293c:	6013      	str	r3, [r2, #0]
 800293e:	e005      	b.n	800294c <HAL_TIM_PeriodElapsedCallback+0xf4>
			deg = deg - 360;
 8002940:	f5a3 71b4 	sub.w	r1, r3, #360	; 0x168
			if(deg > 360)
 8002944:	f5b1 7fb4 	cmp.w	r1, #360	; 0x168
 8002948:	dc06      	bgt.n	8002958 <HAL_TIM_PeriodElapsedCallback+0x100>
			deg = deg - 360;
 800294a:	6011      	str	r1, [r2, #0]
		}
		printf("deg : %d\r\n", deg);
 800294c:	6811      	ldr	r1, [r2, #0]
 800294e:	481a      	ldr	r0, [pc, #104]	; (80029b8 <HAL_TIM_PeriodElapsedCallback+0x160>)
	}
}
 8002950:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
		printf("deg : %d\r\n", deg);
 8002954:	f000 bd82 	b.w	800345c <iprintf>
			{  deg = deg - 360; }
 8002958:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
 800295c:	e7ee      	b.n	800293c <HAL_TIM_PeriodElapsedCallback+0xe4>
 800295e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002962:	bf00      	nop
 8002964:	f3af 8000 	nop.w
 8002968:	51eb851f 	.word	0x51eb851f
 800296c:	40191eb8 	.word	0x40191eb8
 8002970:	00000000 	.word	0x00000000
 8002974:	4072c000 	.word	0x4072c000
 8002978:	20000530 	.word	0x20000530
 800297c:	40010000 	.word	0x40010000
 8002980:	200000c8 	.word	0x200000c8
 8002984:	200000b0 	.word	0x200000b0
 8002988:	20000570 	.word	0x20000570
 800298c:	200000a6 	.word	0x200000a6
 8002990:	200000c0 	.word	0x200000c0
 8002994:	20000008 	.word	0x20000008
 8002998:	200000d0 	.word	0x200000d0
 800299c:	200000a8 	.word	0x200000a8
 80029a0:	20000010 	.word	0x20000010
 80029a4:	20000018 	.word	0x20000018
 80029a8:	0800432c 	.word	0x0800432c
 80029ac:	200000b4 	.word	0x200000b4
 80029b0:	200000bc 	.word	0x200000bc
 80029b4:	200000b8 	.word	0x200000b8
 80029b8:	0800434b 	.word	0x0800434b

080029bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80029bc:	b530      	push	{r4, r5, lr}
 80029be:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80029c0:	2230      	movs	r2, #48	; 0x30
 80029c2:	2100      	movs	r1, #0
 80029c4:	a808      	add	r0, sp, #32
 80029c6:	f000 fd41 	bl	800344c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80029ca:	2100      	movs	r1, #0
 80029cc:	2214      	movs	r2, #20
 80029ce:	a803      	add	r0, sp, #12
 80029d0:	f000 fd3c 	bl	800344c <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80029d4:	2400      	movs	r4, #0
 80029d6:	4b1d      	ldr	r3, [pc, #116]	; (8002a4c <SystemClock_Config+0x90>)
 80029d8:	9401      	str	r4, [sp, #4]
 80029da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80029dc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80029e0:	641a      	str	r2, [r3, #64]	; 0x40
 80029e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029e8:	9301      	str	r3, [sp, #4]
 80029ea:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80029ec:	4b18      	ldr	r3, [pc, #96]	; (8002a50 <SystemClock_Config+0x94>)
 80029ee:	9402      	str	r4, [sp, #8]
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80029f6:	601a      	str	r2, [r3, #0]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80029fe:	9302      	str	r3, [sp, #8]
 8002a00:	9b02      	ldr	r3, [sp, #8]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002a02:	2301      	movs	r3, #1
 8002a04:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002a06:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002a0a:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002a0c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002a10:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002a12:	2304      	movs	r3, #4
 8002a14:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002a16:	23a8      	movs	r3, #168	; 0xa8
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a18:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002a1a:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 7;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a1c:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002a1e:	2307      	movs	r3, #7
 8002a20:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a22:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002a24:	9512      	str	r5, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a26:	f7fe fdfb 	bl	8001620 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a2a:	230f      	movs	r3, #15
 8002a2c:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002a2e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002a32:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002a34:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002a36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002a3a:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a3c:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a3e:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002a40:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002a42:	f7fe ff9d 	bl	8001980 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8002a46:	b015      	add	sp, #84	; 0x54
 8002a48:	bd30      	pop	{r4, r5, pc}
 8002a4a:	bf00      	nop
 8002a4c:	40023800 	.word	0x40023800
 8002a50:	40007000 	.word	0x40007000

08002a54 <SS_pin_High>:
}

/* USER CODE BEGIN 4 */
void SS_pin_High() //  (1)
{
	HAL_GPIO_WritePin(SPI1_SS_GPIO_Port, SPI1_SS_Pin, GPIO_PIN_SET);
 8002a54:	2201      	movs	r2, #1
 8002a56:	2110      	movs	r1, #16
 8002a58:	4801      	ldr	r0, [pc, #4]	; (8002a60 <SS_pin_High+0xc>)
 8002a5a:	f7fe bd47 	b.w	80014ec <HAL_GPIO_WritePin>
 8002a5e:	bf00      	nop
 8002a60:	40020000 	.word	0x40020000

08002a64 <SS_pin_Low>:
}
void SS_pin_Low() //  (0)
{
	HAL_GPIO_WritePin(SPI1_SS_GPIO_Port, SPI1_SS_Pin, GPIO_PIN_RESET);
 8002a64:	2200      	movs	r2, #0
 8002a66:	2110      	movs	r1, #16
 8002a68:	4801      	ldr	r0, [pc, #4]	; (8002a70 <SS_pin_Low+0xc>)
 8002a6a:	f7fe bd3f 	b.w	80014ec <HAL_GPIO_WritePin>
 8002a6e:	bf00      	nop
 8002a70:	40020000 	.word	0x40020000

08002a74 <SPI_T>:
}
//spi  
uint8_t SPI_T(uint8_t data) //0x00
{
 8002a74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t data_msg[1] = {0};
 8002a76:	2300      	movs	r3, #0
 8002a78:	f88d 3008 	strb.w	r3, [sp, #8]
	uint8_t tx_data[1] = {data};
 8002a7c:	f88d 000c 	strb.w	r0, [sp, #12]
	int state1;
	//int state2;
	SS_pin_Low(); // 
 8002a80:	f7ff fff0 	bl	8002a64 <SS_pin_Low>
	state1 = HAL_SPI_TransmitReceive(&hspi1, tx_data, data_msg, 1, 1000);
 8002a84:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a88:	9300      	str	r3, [sp, #0]
 8002a8a:	a903      	add	r1, sp, #12
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	aa02      	add	r2, sp, #8
 8002a90:	4808      	ldr	r0, [pc, #32]	; (8002ab4 <SPI_T+0x40>)
 8002a92:	f7ff f8dc 	bl	8001c4e <HAL_SPI_TransmitReceive>
	//HAL_SPI_Transmit(&hspi1, &data, 1, 500);
	//state1 = HAL_SPI_Receive(&hspi1, &data_msg, 1, 500);

	//   
	if(state1 != HAL_OK)
 8002a96:	4601      	mov	r1, r0
 8002a98:	b110      	cbz	r0, 8002aa0 <SPI_T+0x2c>
	{
		//state = HAL_SPI_TransmitReceive(&hspi1, data, &data_msg, 1, 20);
		printf("tx : %d\r\n",state1);
 8002a9a:	4807      	ldr	r0, [pc, #28]	; (8002ab8 <SPI_T+0x44>)
 8002a9c:	f000 fcde 	bl	800345c <iprintf>
	}

	//HAL_SPI_TxRxCpltCallback(&hspi1);
	SS_pin_High(); // 
 8002aa0:	f7ff ffd8 	bl	8002a54 <SS_pin_High>

	//printf("rxdt : 0x%X\r\n",data_msg[0]);
	HAL_Delay(60);
 8002aa4:	203c      	movs	r0, #60	; 0x3c
 8002aa6:	f7fe f9bd 	bl	8000e24 <HAL_Delay>
	return data_msg[0];
}
 8002aaa:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8002aae:	b005      	add	sp, #20
 8002ab0:	f85d fb04 	ldr.w	pc, [sp], #4
 8002ab4:	200005b0 	.word	0x200005b0
 8002ab8:	08004356 	.word	0x08004356

08002abc <start>:
void start()
{
 8002abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint8_t received = 0xA5;
	uint8_t temp[2] = {0x00,};//This one.
	ABSposition = 0;
	__HAL_SPI_ENABLE(&hspi1);
 8002abe:	4d1c      	ldr	r5, [pc, #112]	; (8002b30 <start+0x74>)
	ABSposition = 0;
 8002ac0:	4c1c      	ldr	r4, [pc, #112]	; (8002b34 <start+0x78>)
	__HAL_SPI_ENABLE(&hspi1);
 8002ac2:	682a      	ldr	r2, [r5, #0]
	HAL_Delay(10);
	received = SPI_T(0x00);
	while(received != 0x10)
	{
		received = SPI_T(0x00);
		printf("0x%X\r\n", received);
 8002ac4:	4f1c      	ldr	r7, [pc, #112]	; (8002b38 <start+0x7c>)
	__HAL_SPI_ENABLE(&hspi1);
 8002ac6:	6813      	ldr	r3, [r2, #0]
	ABSposition = 0;
 8002ac8:	2600      	movs	r6, #0
	__HAL_SPI_ENABLE(&hspi1);
 8002aca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
	ABSposition = 0;
 8002ace:	8026      	strh	r6, [r4, #0]
	__HAL_SPI_ENABLE(&hspi1);
 8002ad0:	6013      	str	r3, [r2, #0]
	SS_pin_Low();
 8002ad2:	f7ff ffc7 	bl	8002a64 <SS_pin_Low>
	SPI_T(0x10);
 8002ad6:	2010      	movs	r0, #16
 8002ad8:	f7ff ffcc 	bl	8002a74 <SPI_T>
	HAL_Delay(10);
 8002adc:	200a      	movs	r0, #10
 8002ade:	f7fe f9a1 	bl	8000e24 <HAL_Delay>
	received = SPI_T(0x00);
 8002ae2:	4630      	mov	r0, r6
 8002ae4:	f7ff ffc6 	bl	8002a74 <SPI_T>
 8002ae8:	4606      	mov	r6, r0
	while(received != 0x10)
 8002aea:	2e10      	cmp	r6, #16
		received = SPI_T(0x00);
 8002aec:	f04f 0000 	mov.w	r0, #0
	while(received != 0x10)
 8002af0:	d113      	bne.n	8002b1a <start+0x5e>
		HAL_Delay(2);
	}

	temp[0] = SPI_T(0x00);
 8002af2:	f7ff ffbf 	bl	8002a74 <SPI_T>
 8002af6:	4607      	mov	r7, r0
	temp[1] = SPI_T(0x00);
 8002af8:	2000      	movs	r0, #0
 8002afa:	f7ff ffbb 	bl	8002a74 <SPI_T>
 8002afe:	4606      	mov	r6, r0

	SS_pin_High();
 8002b00:	f7ff ffa8 	bl	8002a54 <SS_pin_High>
	__HAL_SPI_DISABLE(&hspi1);
 8002b04:	682a      	ldr	r2, [r5, #0]
 8002b06:	6813      	ldr	r3, [r2, #0]
	//HAL_SPI_TxRxCpltCallback(&hspi1);
	temp[0] &= ~0xF0;

	ABSposition = temp[0] << 8;    //shift MSB to correct ABSposition in ABSposition message
 8002b08:	f007 070f 	and.w	r7, r7, #15
	__HAL_SPI_DISABLE(&hspi1);
 8002b0c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
	ABSposition += temp[1];    // add LSB to ABSposition message to complete message
 8002b10:	eb06 2607 	add.w	r6, r6, r7, lsl #8
	__HAL_SPI_DISABLE(&hspi1);
 8002b14:	6013      	str	r3, [r2, #0]
	ABSposition += temp[1];    // add LSB to ABSposition message to complete message
 8002b16:	8026      	strh	r6, [r4, #0]
 8002b18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		received = SPI_T(0x00);
 8002b1a:	f7ff ffab 	bl	8002a74 <SPI_T>
		printf("0x%X\r\n", received);
 8002b1e:	4601      	mov	r1, r0
		received = SPI_T(0x00);
 8002b20:	4606      	mov	r6, r0
		printf("0x%X\r\n", received);
 8002b22:	4638      	mov	r0, r7
 8002b24:	f000 fc9a 	bl	800345c <iprintf>
		HAL_Delay(2);
 8002b28:	2002      	movs	r0, #2
 8002b2a:	f7fe f97b 	bl	8000e24 <HAL_Delay>
 8002b2e:	e7dc      	b.n	8002aea <start+0x2e>
 8002b30:	200005b0 	.word	0x200005b0
 8002b34:	200000a4 	.word	0x200000a4
 8002b38:	0800437b 	.word	0x0800437b

08002b3c <main>:
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b092      	sub	sp, #72	; 0x48
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b40:	ad09      	add	r5, sp, #36	; 0x24
  HAL_Init();
 8002b42:	f7fe f943 	bl	8000dcc <HAL_Init>
  SystemClock_Config();
 8002b46:	f7ff ff39 	bl	80029bc <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b4a:	2214      	movs	r2, #20
 8002b4c:	2100      	movs	r1, #0
 8002b4e:	4628      	mov	r0, r5
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b50:	2400      	movs	r4, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b52:	f000 fc7b 	bl	800344c <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b56:	4bb4      	ldr	r3, [pc, #720]	; (8002e28 <main+0x2ec>)
 8002b58:	9400      	str	r4, [sp, #0]
 8002b5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  HAL_GPIO_WritePin(SPI1_SS_GPIO_Port, SPI1_SS_Pin, GPIO_PIN_RESET);
 8002b5c:	48b3      	ldr	r0, [pc, #716]	; (8002e2c <main+0x2f0>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002b5e:	4fb4      	ldr	r7, [pc, #720]	; (8002e30 <main+0x2f4>)
  htim6.Instance = TIM6;
 8002b60:	f8df a318 	ldr.w	sl, [pc, #792]	; 8002e7c <main+0x340>
  htim2.Instance = TIM2;
 8002b64:	f8df 8318 	ldr.w	r8, [pc, #792]	; 8002e80 <main+0x344>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b68:	f042 0204 	orr.w	r2, r2, #4
 8002b6c:	631a      	str	r2, [r3, #48]	; 0x30
 8002b6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b70:	f002 0204 	and.w	r2, r2, #4
 8002b74:	9200      	str	r2, [sp, #0]
 8002b76:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002b78:	9401      	str	r4, [sp, #4]
 8002b7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b7c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002b80:	631a      	str	r2, [r3, #48]	; 0x30
 8002b82:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b84:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8002b88:	9201      	str	r2, [sp, #4]
 8002b8a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b8c:	9402      	str	r4, [sp, #8]
 8002b8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b90:	f042 0201 	orr.w	r2, r2, #1
 8002b94:	631a      	str	r2, [r3, #48]	; 0x30
 8002b96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b98:	f002 0201 	and.w	r2, r2, #1
 8002b9c:	9202      	str	r2, [sp, #8]
 8002b9e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002ba0:	9403      	str	r4, [sp, #12]
 8002ba2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ba4:	f042 0210 	orr.w	r2, r2, #16
 8002ba8:	631a      	str	r2, [r3, #48]	; 0x30
 8002baa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bac:	f002 0210 	and.w	r2, r2, #16
 8002bb0:	9203      	str	r2, [sp, #12]
 8002bb2:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bb4:	9404      	str	r4, [sp, #16]
 8002bb6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bb8:	f042 0202 	orr.w	r2, r2, #2
 8002bbc:	631a      	str	r2, [r3, #48]	; 0x30
 8002bbe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bc0:	f002 0202 	and.w	r2, r2, #2
 8002bc4:	9204      	str	r2, [sp, #16]
 8002bc6:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002bc8:	9405      	str	r4, [sp, #20]
 8002bca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bcc:	f042 0208 	orr.w	r2, r2, #8
 8002bd0:	631a      	str	r2, [r3, #48]	; 0x30
 8002bd2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bd4:	f002 0208 	and.w	r2, r2, #8
 8002bd8:	9205      	str	r2, [sp, #20]
 8002bda:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002bdc:	9406      	str	r4, [sp, #24]
 8002bde:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002be0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002be4:	631a      	str	r2, [r3, #48]	; 0x30
 8002be6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002be8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bec:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(SPI1_SS_GPIO_Port, SPI1_SS_Pin, GPIO_PIN_RESET);
 8002bee:	4622      	mov	r2, r4
 8002bf0:	2110      	movs	r1, #16
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002bf2:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(SPI1_SS_GPIO_Port, SPI1_SS_Pin, GPIO_PIN_RESET);
 8002bf4:	f7fe fc7a 	bl	80014ec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002bf8:	4622      	mov	r2, r4
 8002bfa:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 8002bfe:	488d      	ldr	r0, [pc, #564]	; (8002e34 <main+0x2f8>)
 8002c00:	f7fe fc74 	bl	80014ec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8002c04:	4622      	mov	r2, r4
 8002c06:	2140      	movs	r1, #64	; 0x40
 8002c08:	488b      	ldr	r0, [pc, #556]	; (8002e38 <main+0x2fc>)
 8002c0a:	f7fe fc6f 	bl	80014ec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8002c0e:	4622      	mov	r2, r4
 8002c10:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002c14:	4889      	ldr	r0, [pc, #548]	; (8002e3c <main+0x300>)
 8002c16:	f7fe fc69 	bl	80014ec <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002c1a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002c1e:	4629      	mov	r1, r5
 8002c20:	4886      	ldr	r0, [pc, #536]	; (8002e3c <main+0x300>)
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002c22:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c24:	2601      	movs	r6, #1
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002c26:	970a      	str	r7, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c28:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002c2a:	f7fe fb73 	bl	8001314 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SPI1_SS_Pin;
 8002c2e:	2310      	movs	r3, #16
  HAL_GPIO_Init(SPI1_SS_GPIO_Port, &GPIO_InitStruct);
 8002c30:	4629      	mov	r1, r5
 8002c32:	487e      	ldr	r0, [pc, #504]	; (8002e2c <main+0x2f0>)
  GPIO_InitStruct.Pin = SPI1_SS_Pin;
 8002c34:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c36:	960a      	str	r6, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c38:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c3a:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(SPI1_SS_GPIO_Port, &GPIO_InitStruct);
 8002c3c:	f7fe fb6a 	bl	8001314 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SetZBtn_Pin;
 8002c40:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  HAL_GPIO_Init(SetZBtn_GPIO_Port, &GPIO_InitStruct);
 8002c44:	4629      	mov	r1, r5
 8002c46:	487e      	ldr	r0, [pc, #504]	; (8002e40 <main+0x304>)
  GPIO_InitStruct.Pin = SetZBtn_Pin;
 8002c48:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002c4a:	970a      	str	r7, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c4c:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(SetZBtn_GPIO_Port, &GPIO_InitStruct);
 8002c4e:	f7fe fb61 	bl	8001314 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8002c52:	f44f 4381 	mov.w	r3, #16512	; 0x4080
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c56:	4629      	mov	r1, r5
 8002c58:	4876      	ldr	r0, [pc, #472]	; (8002e34 <main+0x2f8>)
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8002c5a:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c5c:	960a      	str	r6, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c5e:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c60:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c62:	f7fe fb57 	bl	8001314 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8002c66:	2340      	movs	r3, #64	; 0x40
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002c68:	4629      	mov	r1, r5
 8002c6a:	4873      	ldr	r0, [pc, #460]	; (8002e38 <main+0x2fc>)
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8002c6c:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002c6e:	2780      	movs	r7, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c70:	960a      	str	r6, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c72:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c74:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002c76:	f7fe fb4d 	bl	8001314 <HAL_GPIO_Init>
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002c7a:	4629      	mov	r1, r5
 8002c7c:	486e      	ldr	r0, [pc, #440]	; (8002e38 <main+0x2fc>)
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002c7e:	9709      	str	r7, [sp, #36]	; 0x24
  GPIO_InitStruct.Pin = LD1_Pin;
 8002c80:	f44f 7900 	mov.w	r9, #512	; 0x200
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c84:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c86:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002c88:	f7fe fb44 	bl	8001314 <HAL_GPIO_Init>
  HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 8002c8c:	4629      	mov	r1, r5
 8002c8e:	486b      	ldr	r0, [pc, #428]	; (8002e3c <main+0x300>)
  GPIO_InitStruct.Pin = LD1_Pin;
 8002c90:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c94:	960a      	str	r6, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c96:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c98:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 8002c9a:	f7fe fb3b 	bl	8001314 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002c9e:	4622      	mov	r2, r4
 8002ca0:	4621      	mov	r1, r4
 8002ca2:	2028      	movs	r0, #40	; 0x28
 8002ca4:	f7fe f8e4 	bl	8000e70 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002ca8:	2028      	movs	r0, #40	; 0x28
 8002caa:	f7fe f915 	bl	8000ed8 <HAL_NVIC_EnableIRQ>
  heth.Instance = ETH;
 8002cae:	4865      	ldr	r0, [pc, #404]	; (8002e44 <main+0x308>)
 8002cb0:	4b65      	ldr	r3, [pc, #404]	; (8002e48 <main+0x30c>)
  MACAddr[1] = 0x80;
 8002cb2:	f88d 7025 	strb.w	r7, [sp, #37]	; 0x25
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 8002cb6:	e880 0048 	stmia.w	r0, {r3, r6}
  MACAddr[2] = 0xE1;
 8002cba:	23e1      	movs	r3, #225	; 0xe1
 8002cbc:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 8002cc0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8002cc4:	6203      	str	r3, [r0, #32]
  heth.Init.MACAddr = &MACAddr[0];
 8002cc6:	6145      	str	r5, [r0, #20]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 8002cc8:	8204      	strh	r4, [r0, #16]
  MACAddr[0] = 0x00;
 8002cca:	f88d 4024 	strb.w	r4, [sp, #36]	; 0x24
  MACAddr[3] = 0x00;
 8002cce:	f88d 4027 	strb.w	r4, [sp, #39]	; 0x27
  MACAddr[4] = 0x00;
 8002cd2:	f88d 4028 	strb.w	r4, [sp, #40]	; 0x28
  MACAddr[5] = 0x00;
 8002cd6:	f88d 4029 	strb.w	r4, [sp, #41]	; 0x29
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 8002cda:	6184      	str	r4, [r0, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 8002cdc:	61c4      	str	r4, [r0, #28]
  if (HAL_ETH_Init(&heth) != HAL_OK)
 8002cde:	f7fe fa1d 	bl	800111c <HAL_ETH_Init>
  TIM_Encoder_InitTypeDef sConfig = {0};
 8002ce2:	2224      	movs	r2, #36	; 0x24
 8002ce4:	4621      	mov	r1, r4
 8002ce6:	4628      	mov	r0, r5
 8002ce8:	f000 fbb0 	bl	800344c <memset>
  htim1.Instance = TIM1;
 8002cec:	4f57      	ldr	r7, [pc, #348]	; (8002e4c <main+0x310>)
 8002cee:	4b58      	ldr	r3, [pc, #352]	; (8002e50 <main+0x314>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cf0:	9407      	str	r4, [sp, #28]
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002cf2:	4629      	mov	r1, r5
  htim1.Init.Prescaler = 0;
 8002cf4:	e887 0018 	stmia.w	r7, {r3, r4}
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002cf8:	4638      	mov	r0, r7
  htim1.Init.Period = 14424;
 8002cfa:	f643 0358 	movw	r3, #14424	; 0x3858
 8002cfe:	60fb      	str	r3, [r7, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d00:	9408      	str	r4, [sp, #32]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d02:	60bc      	str	r4, [r7, #8]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d04:	613c      	str	r4, [r7, #16]
  htim1.Init.RepetitionCounter = 0;
 8002d06:	617c      	str	r4, [r7, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d08:	61bc      	str	r4, [r7, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002d0a:	9609      	str	r6, [sp, #36]	; 0x24
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002d0c:	960b      	str	r6, [sp, #44]	; 0x2c
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002d0e:	960f      	str	r6, [sp, #60]	; 0x3c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002d10:	f7ff f9e6 	bl	80020e0 <HAL_TIM_Encoder_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002d14:	a907      	add	r1, sp, #28
 8002d16:	4638      	mov	r0, r7
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d18:	9407      	str	r4, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d1a:	9408      	str	r4, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002d1c:	f7ff fa2b 	bl	8002176 <HAL_TIMEx_MasterConfigSynchronization>
  huart3.Instance = USART3;
 8002d20:	484c      	ldr	r0, [pc, #304]	; (8002e54 <main+0x318>)
  huart3.Init.BaudRate = 115200;
 8002d22:	4a4d      	ldr	r2, [pc, #308]	; (8002e58 <main+0x31c>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002d24:	6084      	str	r4, [r0, #8]
  huart3.Init.BaudRate = 115200;
 8002d26:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002d2a:	e880 000c 	stmia.w	r0, {r2, r3}
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002d2e:	230c      	movs	r3, #12
 8002d30:	6143      	str	r3, [r0, #20]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002d32:	60c4      	str	r4, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002d34:	6104      	str	r4, [r0, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d36:	6184      	str	r4, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d38:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002d3a:	f7ff fb7f 	bl	800243c <HAL_UART_Init>
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002d3e:	4847      	ldr	r0, [pc, #284]	; (8002e5c <main+0x320>)
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8002d40:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 8002d44:	2304      	movs	r3, #4
 8002d46:	e880 000a 	stmia.w	r0, {r1, r3}
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8002d4a:	2302      	movs	r3, #2
 8002d4c:	60c3      	str	r3, [r0, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8002d4e:	6183      	str	r3, [r0, #24]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002d50:	6104      	str	r4, [r0, #16]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8002d52:	61c6      	str	r6, [r0, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8002d54:	6204      	str	r4, [r0, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8002d56:	6244      	str	r4, [r0, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8002d58:	62c6      	str	r6, [r0, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8002d5a:	6304      	str	r4, [r0, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8002d5c:	f7fe fbd8 	bl	8001510 <HAL_PCD_Init>
  htim6.Init.Prescaler = 42000-1;
 8002d60:	483f      	ldr	r0, [pc, #252]	; (8002e60 <main+0x324>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d62:	606c      	str	r4, [r5, #4]
  htim6.Init.Prescaler = 42000-1;
 8002d64:	f24a 430f 	movw	r3, #41999	; 0xa40f
 8002d68:	e88a 0009 	stmia.w	sl, {r0, r3}
  htim6.Init.Period = 200-1;
 8002d6c:	23c7      	movs	r3, #199	; 0xc7
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002d6e:	4650      	mov	r0, sl
  htim6.Init.Period = 200-1;
 8002d70:	f8ca 300c 	str.w	r3, [sl, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d74:	9409      	str	r4, [sp, #36]	; 0x24
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d76:	f8ca 4008 	str.w	r4, [sl, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d7a:	f8ca 4018 	str.w	r4, [sl, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002d7e:	f7ff f995 	bl	80020ac <HAL_TIM_Base_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002d82:	4629      	mov	r1, r5
 8002d84:	4650      	mov	r0, sl
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d86:	9409      	str	r4, [sp, #36]	; 0x24
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d88:	940a      	str	r4, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002d8a:	f7ff f9f4 	bl	8002176 <HAL_TIMEx_MasterConfigSynchronization>
  TIM_Encoder_InitTypeDef sConfig = {0};
 8002d8e:	2224      	movs	r2, #36	; 0x24
 8002d90:	4621      	mov	r1, r4
 8002d92:	4628      	mov	r0, r5
 8002d94:	f000 fb5a 	bl	800344c <memset>
  htim2.Instance = TIM2;
 8002d98:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002d9c:	4629      	mov	r1, r5
  htim2.Init.Prescaler = 0;
 8002d9e:	e888 0018 	stmia.w	r8, {r3, r4}
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002da2:	4640      	mov	r0, r8
  htim2.Init.Period = 4096;
 8002da4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002da8:	f8c8 300c 	str.w	r3, [r8, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002dac:	9407      	str	r4, [sp, #28]
 8002dae:	9408      	str	r4, [sp, #32]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002db0:	f8c8 4008 	str.w	r4, [r8, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002db4:	f8c8 4010 	str.w	r4, [r8, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002db8:	f8c8 4018 	str.w	r4, [r8, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002dbc:	9609      	str	r6, [sp, #36]	; 0x24
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002dbe:	960b      	str	r6, [sp, #44]	; 0x2c
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002dc0:	960f      	str	r6, [sp, #60]	; 0x3c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002dc2:	f7ff f98d 	bl	80020e0 <HAL_TIM_Encoder_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002dc6:	a907      	add	r1, sp, #28
 8002dc8:	4640      	mov	r0, r8
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002dca:	9407      	str	r4, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002dcc:	9408      	str	r4, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002dce:	f7ff f9d2 	bl	8002176 <HAL_TIMEx_MasterConfigSynchronization>
  hspi1.Instance = SPI1;
 8002dd2:	4824      	ldr	r0, [pc, #144]	; (8002e64 <main+0x328>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002dd4:	4b24      	ldr	r3, [pc, #144]	; (8002e68 <main+0x32c>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002dd6:	6084      	str	r4, [r0, #8]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002dd8:	f44f 7582 	mov.w	r5, #260	; 0x104
 8002ddc:	e880 0028 	stmia.w	r0, {r3, r5}
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002de0:	2328      	movs	r3, #40	; 0x28
 8002de2:	61c3      	str	r3, [r0, #28]
  hspi1.Init.CRCPolynomial = 10;
 8002de4:	230a      	movs	r3, #10
 8002de6:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002de8:	60c4      	str	r4, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002dea:	6104      	str	r4, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002dec:	6144      	str	r4, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002dee:	f8c0 9018 	str.w	r9, [r0, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002df2:	6204      	str	r4, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002df4:	6244      	str	r4, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002df6:	6284      	str	r4, [r0, #40]	; 0x28
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002df8:	f7fe feec 	bl	8001bd4 <HAL_SPI_Init>
  printf("start\r\n");
 8002dfc:	481b      	ldr	r0, [pc, #108]	; (8002e6c <main+0x330>)
 8002dfe:	f000 fba1 	bl	8003544 <puts>
  SS_pin_High();
 8002e02:	f7ff fe27 	bl	8002a54 <SS_pin_High>
  start();
 8002e06:	f7ff fe59 	bl	8002abc <start>
  deg_last = ABSposition;
 8002e0a:	4b19      	ldr	r3, [pc, #100]	; (8002e70 <main+0x334>)
  printf("inital_value : %d\r\n", deg_last);
 8002e0c:	4819      	ldr	r0, [pc, #100]	; (8002e74 <main+0x338>)
  deg_last = ABSposition;
 8002e0e:	881b      	ldrh	r3, [r3, #0]
  deg_last = deg_last * 360 /4096;
 8002e10:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8002e14:	4359      	muls	r1, r3
 8002e16:	4b18      	ldr	r3, [pc, #96]	; (8002e78 <main+0x33c>)
 8002e18:	1309      	asrs	r1, r1, #12
 8002e1a:	6019      	str	r1, [r3, #0]
  printf("inital_value : %d\r\n", deg_last);
 8002e1c:	f000 fb1e 	bl	800345c <iprintf>
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL); //incremental encoder start function
 8002e20:	213c      	movs	r1, #60	; 0x3c
 8002e22:	4638      	mov	r0, r7
 8002e24:	e02e      	b.n	8002e84 <main+0x348>
 8002e26:	bf00      	nop
 8002e28:	40023800 	.word	0x40023800
 8002e2c:	40020000 	.word	0x40020000
 8002e30:	10110000 	.word	0x10110000
 8002e34:	40020400 	.word	0x40020400
 8002e38:	40021800 	.word	0x40021800
 8002e3c:	40020800 	.word	0x40020800
 8002e40:	40021000 	.word	0x40021000
 8002e44:	20000648 	.word	0x20000648
 8002e48:	40028000 	.word	0x40028000
 8002e4c:	20000570 	.word	0x20000570
 8002e50:	40010000 	.word	0x40010000
 8002e54:	200000e8 	.word	0x200000e8
 8002e58:	40004800 	.word	0x40004800
 8002e5c:	20000128 	.word	0x20000128
 8002e60:	40001000 	.word	0x40001000
 8002e64:	200005b0 	.word	0x200005b0
 8002e68:	40013000 	.word	0x40013000
 8002e6c:	08004360 	.word	0x08004360
 8002e70:	200000a4 	.word	0x200000a4
 8002e74:	08004367 	.word	0x08004367
 8002e78:	200000bc 	.word	0x200000bc
 8002e7c:	20000530 	.word	0x20000530
 8002e80:	20000608 	.word	0x20000608
 8002e84:	f7fe ffe3 	bl	8001e4e <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL); //absolute encoder start function
 8002e88:	213c      	movs	r1, #60	; 0x3c
 8002e8a:	4640      	mov	r0, r8
 8002e8c:	f7fe ffdf 	bl	8001e4e <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start_IT(&htim6);
 8002e90:	4650      	mov	r0, sl
 8002e92:	f7fe ffcc 	bl	8001e2e <HAL_TIM_Base_Start_IT>
 8002e96:	e7fe      	b.n	8002e96 <main+0x35a>

08002e98 <HAL_GPIO_EXTI_Callback>:
	__HAL_SPI_DISABLE(&hspi1);
	//HAL_Delay(20);
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002e98:	4770      	bx	lr
	...

08002e9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e9c:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e9e:	4b0c      	ldr	r3, [pc, #48]	; (8002ed0 <HAL_MspInit+0x34>)
 8002ea0:	2100      	movs	r1, #0
 8002ea2:	9100      	str	r1, [sp, #0]
 8002ea4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002ea6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002eaa:	645a      	str	r2, [r3, #68]	; 0x44
 8002eac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002eae:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002eb2:	9200      	str	r2, [sp, #0]
 8002eb4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002eb6:	9101      	str	r1, [sp, #4]
 8002eb8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002eba:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002ebe:	641a      	str	r2, [r3, #64]	; 0x40
 8002ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ec6:	9301      	str	r3, [sp, #4]
 8002ec8:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002eca:	b002      	add	sp, #8
 8002ecc:	4770      	bx	lr
 8002ece:	bf00      	nop
 8002ed0:	40023800 	.word	0x40023800

08002ed4 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8002ed4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ed6:	4604      	mov	r4, r0
 8002ed8:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002eda:	2214      	movs	r2, #20
 8002edc:	2100      	movs	r1, #0
 8002ede:	a807      	add	r0, sp, #28
 8002ee0:	f000 fab4 	bl	800344c <memset>
  if(heth->Instance==ETH)
 8002ee4:	6822      	ldr	r2, [r4, #0]
 8002ee6:	4b3d      	ldr	r3, [pc, #244]	; (8002fdc <HAL_ETH_MspInit+0x108>)
 8002ee8:	429a      	cmp	r2, r3
 8002eea:	d174      	bne.n	8002fd6 <HAL_ETH_MspInit+0x102>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8002eec:	f5a3 4390 	sub.w	r3, r3, #18432	; 0x4800
 8002ef0:	2400      	movs	r4, #0
 8002ef2:	9400      	str	r4, [sp, #0]
 8002ef4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ef6:	483a      	ldr	r0, [pc, #232]	; (8002fe0 <HAL_ETH_MspInit+0x10c>)
    __HAL_RCC_ETH_CLK_ENABLE();
 8002ef8:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8002efc:	631a      	str	r2, [r3, #48]	; 0x30
 8002efe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f00:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8002f04:	9200      	str	r2, [sp, #0]
 8002f06:	9a00      	ldr	r2, [sp, #0]
 8002f08:	9401      	str	r4, [sp, #4]
 8002f0a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f0c:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002f10:	631a      	str	r2, [r3, #48]	; 0x30
 8002f12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f14:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 8002f18:	9201      	str	r2, [sp, #4]
 8002f1a:	9a01      	ldr	r2, [sp, #4]
 8002f1c:	9402      	str	r4, [sp, #8]
 8002f1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f20:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8002f24:	631a      	str	r2, [r3, #48]	; 0x30
 8002f26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f28:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8002f2c:	9202      	str	r2, [sp, #8]
 8002f2e:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f30:	9403      	str	r4, [sp, #12]
 8002f32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f34:	f042 0204 	orr.w	r2, r2, #4
 8002f38:	631a      	str	r2, [r3, #48]	; 0x30
 8002f3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f3c:	f002 0204 	and.w	r2, r2, #4
 8002f40:	9203      	str	r2, [sp, #12]
 8002f42:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f44:	9404      	str	r4, [sp, #16]
 8002f46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f48:	f042 0201 	orr.w	r2, r2, #1
 8002f4c:	631a      	str	r2, [r3, #48]	; 0x30
 8002f4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f50:	f002 0201 	and.w	r2, r2, #1
 8002f54:	9204      	str	r2, [sp, #16]
 8002f56:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f58:	9405      	str	r4, [sp, #20]
 8002f5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f5c:	f042 0202 	orr.w	r2, r2, #2
 8002f60:	631a      	str	r2, [r3, #48]	; 0x30
 8002f62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f64:	f002 0202 	and.w	r2, r2, #2
 8002f68:	9205      	str	r2, [sp, #20]
 8002f6a:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002f6c:	9406      	str	r4, [sp, #24]
 8002f6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f70:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f74:	631a      	str	r2, [r3, #48]	; 0x30
 8002f76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f7c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f7e:	2702      	movs	r7, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f80:	2603      	movs	r6, #3
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002f82:	250b      	movs	r5, #11
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002f84:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f86:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002f88:	2332      	movs	r3, #50	; 0x32
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f8a:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002f8c:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f8e:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002f90:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f92:	f7fe f9bf 	bl	8001314 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002f96:	2386      	movs	r3, #134	; 0x86
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f98:	a907      	add	r1, sp, #28
 8002f9a:	4812      	ldr	r0, [pc, #72]	; (8002fe4 <HAL_ETH_MspInit+0x110>)
    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002f9c:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f9e:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fa0:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fa2:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002fa4:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fa6:	f7fe f9b5 	bl	8001314 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002faa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8002fae:	a907      	add	r1, sp, #28
 8002fb0:	480d      	ldr	r0, [pc, #52]	; (8002fe8 <HAL_ETH_MspInit+0x114>)
    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002fb2:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fb4:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fb6:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fb8:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002fba:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8002fbc:	f7fe f9aa 	bl	8001314 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8002fc0:	f44f 5320 	mov.w	r3, #10240	; 0x2800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002fc4:	a907      	add	r1, sp, #28
 8002fc6:	4809      	ldr	r0, [pc, #36]	; (8002fec <HAL_ETH_MspInit+0x118>)
    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8002fc8:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fca:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fcc:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fce:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002fd0:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002fd2:	f7fe f99f 	bl	8001314 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8002fd6:	b00d      	add	sp, #52	; 0x34
 8002fd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002fda:	bf00      	nop
 8002fdc:	40028000 	.word	0x40028000
 8002fe0:	40020800 	.word	0x40020800
 8002fe4:	40020000 	.word	0x40020000
 8002fe8:	40020400 	.word	0x40020400
 8002fec:	40021800 	.word	0x40021800

08002ff0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002ff0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ff2:	4604      	mov	r4, r0
 8002ff4:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ff6:	2214      	movs	r2, #20
 8002ff8:	2100      	movs	r1, #0
 8002ffa:	a803      	add	r0, sp, #12
 8002ffc:	f000 fa26 	bl	800344c <memset>
  if(hspi->Instance==SPI1)
 8003000:	6822      	ldr	r2, [r4, #0]
 8003002:	4b1e      	ldr	r3, [pc, #120]	; (800307c <HAL_SPI_MspInit+0x8c>)
 8003004:	429a      	cmp	r2, r3
 8003006:	d136      	bne.n	8003076 <HAL_SPI_MspInit+0x86>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003008:	f503 3384 	add.w	r3, r3, #67584	; 0x10800
 800300c:	2400      	movs	r4, #0
 800300e:	9400      	str	r4, [sp, #0]
 8003010:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003012:	481b      	ldr	r0, [pc, #108]	; (8003080 <HAL_SPI_MspInit+0x90>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003014:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003018:	645a      	str	r2, [r3, #68]	; 0x44
 800301a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800301c:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003020:	9200      	str	r2, [sp, #0]
 8003022:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003024:	9401      	str	r4, [sp, #4]
 8003026:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003028:	f042 0201 	orr.w	r2, r2, #1
 800302c:	631a      	str	r2, [r3, #48]	; 0x30
 800302e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003030:	f002 0201 	and.w	r2, r2, #1
 8003034:	9201      	str	r2, [sp, #4]
 8003036:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003038:	9402      	str	r4, [sp, #8]
 800303a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800303c:	f042 0202 	orr.w	r2, r2, #2
 8003040:	631a      	str	r2, [r3, #48]	; 0x30
 8003042:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003044:	f003 0302 	and.w	r3, r3, #2
 8003048:	9302      	str	r3, [sp, #8]
 800304a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800304c:	2702      	movs	r7, #2
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800304e:	2360      	movs	r3, #96	; 0x60
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003050:	2603      	movs	r6, #3
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003052:	2505      	movs	r5, #5
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003054:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8003056:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003058:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800305a:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800305c:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800305e:	f7fe f959 	bl	8001314 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003062:	2320      	movs	r3, #32
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003064:	a903      	add	r1, sp, #12
 8003066:	4807      	ldr	r0, [pc, #28]	; (8003084 <HAL_SPI_MspInit+0x94>)
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003068:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800306a:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800306c:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800306e:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003070:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003072:	f7fe f94f 	bl	8001314 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003076:	b009      	add	sp, #36	; 0x24
 8003078:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800307a:	bf00      	nop
 800307c:	40013000 	.word	0x40013000
 8003080:	40020000 	.word	0x40020000
 8003084:	40020400 	.word	0x40020400

08003088 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003088:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800308a:	2214      	movs	r2, #20
{
 800308c:	b08a      	sub	sp, #40	; 0x28
 800308e:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003090:	2100      	movs	r1, #0
 8003092:	eb0d 0002 	add.w	r0, sp, r2
 8003096:	f000 f9d9 	bl	800344c <memset>
  if(htim_encoder->Instance==TIM1)
 800309a:	6823      	ldr	r3, [r4, #0]
 800309c:	4a2d      	ldr	r2, [pc, #180]	; (8003154 <HAL_TIM_Encoder_MspInit+0xcc>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d122      	bne.n	80030e8 <HAL_TIM_Encoder_MspInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80030a2:	4b2d      	ldr	r3, [pc, #180]	; (8003158 <HAL_TIM_Encoder_MspInit+0xd0>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80030a4:	482d      	ldr	r0, [pc, #180]	; (800315c <HAL_TIM_Encoder_MspInit+0xd4>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 80030a6:	2100      	movs	r1, #0
 80030a8:	9100      	str	r1, [sp, #0]
 80030aa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80030ac:	f042 0201 	orr.w	r2, r2, #1
 80030b0:	645a      	str	r2, [r3, #68]	; 0x44
 80030b2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80030b4:	f002 0201 	and.w	r2, r2, #1
 80030b8:	9200      	str	r2, [sp, #0]
 80030ba:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80030bc:	9101      	str	r1, [sp, #4]
 80030be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030c0:	f042 0210 	orr.w	r2, r2, #16
 80030c4:	631a      	str	r2, [r3, #48]	; 0x30
 80030c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030c8:	f003 0310 	and.w	r3, r3, #16
 80030cc:	9301      	str	r3, [sp, #4]
 80030ce:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 80030d0:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80030d4:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030d6:	2302      	movs	r3, #2
 80030d8:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80030da:	2301      	movs	r3, #1
 80030dc:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80030de:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030e0:	f7fe f918 	bl	8001314 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80030e4:	b00a      	add	sp, #40	; 0x28
 80030e6:	bd70      	pop	{r4, r5, r6, pc}
  else if(htim_encoder->Instance==TIM2)
 80030e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030ec:	d1fa      	bne.n	80030e4 <HAL_TIM_Encoder_MspInit+0x5c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80030ee:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 80030f2:	2400      	movs	r4, #0
 80030f4:	9402      	str	r4, [sp, #8]
 80030f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030f8:	4819      	ldr	r0, [pc, #100]	; (8003160 <HAL_TIM_Encoder_MspInit+0xd8>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 80030fa:	f042 0201 	orr.w	r2, r2, #1
 80030fe:	641a      	str	r2, [r3, #64]	; 0x40
 8003100:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003102:	f002 0201 	and.w	r2, r2, #1
 8003106:	9202      	str	r2, [sp, #8]
 8003108:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800310a:	9403      	str	r4, [sp, #12]
 800310c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800310e:	f042 0201 	orr.w	r2, r2, #1
 8003112:	631a      	str	r2, [r3, #48]	; 0x30
 8003114:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003116:	f002 0201 	and.w	r2, r2, #1
 800311a:	9203      	str	r2, [sp, #12]
 800311c:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800311e:	9404      	str	r4, [sp, #16]
 8003120:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003122:	f042 0202 	orr.w	r2, r2, #2
 8003126:	631a      	str	r2, [r3, #48]	; 0x30
 8003128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800312a:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800312e:	2501      	movs	r5, #1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003130:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003132:	2602      	movs	r6, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003134:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003136:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003138:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800313a:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800313c:	9509      	str	r5, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800313e:	f7fe f8e9 	bl	8001314 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003142:	2308      	movs	r3, #8
 8003144:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003146:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003148:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800314a:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800314c:	9509      	str	r5, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800314e:	a905      	add	r1, sp, #20
 8003150:	4804      	ldr	r0, [pc, #16]	; (8003164 <HAL_TIM_Encoder_MspInit+0xdc>)
 8003152:	e7c5      	b.n	80030e0 <HAL_TIM_Encoder_MspInit+0x58>
 8003154:	40010000 	.word	0x40010000
 8003158:	40023800 	.word	0x40023800
 800315c:	40021000 	.word	0x40021000
 8003160:	40020000 	.word	0x40020000
 8003164:	40020400 	.word	0x40020400

08003168 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003168:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM6)
 800316a:	4b0d      	ldr	r3, [pc, #52]	; (80031a0 <HAL_TIM_Base_MspInit+0x38>)
 800316c:	6802      	ldr	r2, [r0, #0]
 800316e:	429a      	cmp	r2, r3
 8003170:	d113      	bne.n	800319a <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003172:	2200      	movs	r2, #0
 8003174:	f503 330a 	add.w	r3, r3, #141312	; 0x22800
 8003178:	9201      	str	r2, [sp, #4]
 800317a:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800317c:	f041 0110 	orr.w	r1, r1, #16
 8003180:	6419      	str	r1, [r3, #64]	; 0x40
 8003182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003184:	f003 0310 	and.w	r3, r3, #16
 8003188:	9301      	str	r3, [sp, #4]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800318a:	2036      	movs	r0, #54	; 0x36
 800318c:	4611      	mov	r1, r2
    __HAL_RCC_TIM6_CLK_ENABLE();
 800318e:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003190:	f7fd fe6e 	bl	8000e70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003194:	2036      	movs	r0, #54	; 0x36
 8003196:	f7fd fe9f 	bl	8000ed8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800319a:	b003      	add	sp, #12
 800319c:	f85d fb04 	ldr.w	pc, [sp], #4
 80031a0:	40001000 	.word	0x40001000

080031a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80031a4:	b510      	push	{r4, lr}
 80031a6:	4604      	mov	r4, r0
 80031a8:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031aa:	2214      	movs	r2, #20
 80031ac:	2100      	movs	r1, #0
 80031ae:	a803      	add	r0, sp, #12
 80031b0:	f000 f94c 	bl	800344c <memset>
  if(huart->Instance==USART3)
 80031b4:	6822      	ldr	r2, [r4, #0]
 80031b6:	4b15      	ldr	r3, [pc, #84]	; (800320c <HAL_UART_MspInit+0x68>)
 80031b8:	429a      	cmp	r2, r3
 80031ba:	d125      	bne.n	8003208 <HAL_UART_MspInit+0x64>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80031bc:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
 80031c0:	2100      	movs	r1, #0
 80031c2:	9101      	str	r1, [sp, #4]
 80031c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80031c6:	4812      	ldr	r0, [pc, #72]	; (8003210 <HAL_UART_MspInit+0x6c>)
    __HAL_RCC_USART3_CLK_ENABLE();
 80031c8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80031cc:	641a      	str	r2, [r3, #64]	; 0x40
 80031ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031d0:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 80031d4:	9201      	str	r2, [sp, #4]
 80031d6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80031d8:	9102      	str	r1, [sp, #8]
 80031da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80031dc:	f042 0208 	orr.w	r2, r2, #8
 80031e0:	631a      	str	r2, [r3, #48]	; 0x30
 80031e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031e4:	f003 0308 	and.w	r3, r3, #8
 80031e8:	9302      	str	r3, [sp, #8]
 80031ea:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80031ec:	f44f 7340 	mov.w	r3, #768	; 0x300
 80031f0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031f2:	2302      	movs	r3, #2
 80031f4:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031f6:	2301      	movs	r3, #1
 80031f8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031fa:	2303      	movs	r3, #3
 80031fc:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80031fe:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003200:	2307      	movs	r3, #7
 8003202:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003204:	f7fe f886 	bl	8001314 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003208:	b008      	add	sp, #32
 800320a:	bd10      	pop	{r4, pc}
 800320c:	40004800 	.word	0x40004800
 8003210:	40020c00 	.word	0x40020c00

08003214 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8003214:	b530      	push	{r4, r5, lr}
 8003216:	4604      	mov	r4, r0
 8003218:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800321a:	2214      	movs	r2, #20
 800321c:	2100      	movs	r1, #0
 800321e:	a803      	add	r0, sp, #12
 8003220:	f000 f914 	bl	800344c <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8003224:	6823      	ldr	r3, [r4, #0]
 8003226:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800322a:	d12f      	bne.n	800328c <HAL_PCD_MspInit+0x78>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800322c:	4c18      	ldr	r4, [pc, #96]	; (8003290 <HAL_PCD_MspInit+0x7c>)
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800322e:	4819      	ldr	r0, [pc, #100]	; (8003294 <HAL_PCD_MspInit+0x80>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003230:	2500      	movs	r5, #0
 8003232:	9501      	str	r5, [sp, #4]
 8003234:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003236:	f043 0301 	orr.w	r3, r3, #1
 800323a:	6323      	str	r3, [r4, #48]	; 0x30
 800323c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800323e:	f003 0301 	and.w	r3, r3, #1
 8003242:	9301      	str	r3, [sp, #4]
 8003244:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8003246:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800324a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800324c:	2302      	movs	r3, #2
 800324e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003250:	2303      	movs	r3, #3
 8003252:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003254:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8003256:	230a      	movs	r3, #10
 8003258:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800325a:	f7fe f85b 	bl	8001314 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800325e:	f44f 7300 	mov.w	r3, #512	; 0x200
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8003262:	a903      	add	r1, sp, #12
 8003264:	480b      	ldr	r0, [pc, #44]	; (8003294 <HAL_PCD_MspInit+0x80>)
    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8003266:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003268:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800326a:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800326c:	f7fe f852 	bl	8001314 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8003270:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003272:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003276:	6363      	str	r3, [r4, #52]	; 0x34
 8003278:	9502      	str	r5, [sp, #8]
 800327a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800327c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003280:	6463      	str	r3, [r4, #68]	; 0x44
 8003282:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003284:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003288:	9302      	str	r3, [sp, #8]
 800328a:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 800328c:	b009      	add	sp, #36	; 0x24
 800328e:	bd30      	pop	{r4, r5, pc}
 8003290:	40023800 	.word	0x40023800
 8003294:	40020000 	.word	0x40020000

08003298 <NMI_Handler>:
 8003298:	4770      	bx	lr

0800329a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800329a:	e7fe      	b.n	800329a <HardFault_Handler>

0800329c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800329c:	e7fe      	b.n	800329c <MemManage_Handler>

0800329e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800329e:	e7fe      	b.n	800329e <BusFault_Handler>

080032a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80032a0:	e7fe      	b.n	80032a0 <UsageFault_Handler>

080032a2 <SVC_Handler>:
 80032a2:	4770      	bx	lr

080032a4 <DebugMon_Handler>:
 80032a4:	4770      	bx	lr

080032a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80032a6:	4770      	bx	lr

080032a8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80032a8:	f7fd bdaa 	b.w	8000e00 <HAL_IncTick>

080032ac <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80032ac:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	HAL_NVIC_ClearPendingIRQ(EXTI15_10_IRQn);
 80032ae:	2028      	movs	r0, #40	; 0x28
 80032b0:	f7fd fe36 	bl	8000f20 <HAL_NVIC_ClearPendingIRQ>
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80032b4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80032b8:	f7fe f91e 	bl	80014f8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80032bc:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80032c0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80032c4:	f7fe b918 	b.w	80014f8 <HAL_GPIO_EXTI_IRQHandler>

080032c8 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80032c8:	4801      	ldr	r0, [pc, #4]	; (80032d0 <TIM6_DAC_IRQHandler+0x8>)
 80032ca:	f7fe bde6 	b.w	8001e9a <HAL_TIM_IRQHandler>
 80032ce:	bf00      	nop
 80032d0:	20000530 	.word	0x20000530

080032d4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80032d4:	b570      	push	{r4, r5, r6, lr}
 80032d6:	460e      	mov	r6, r1
 80032d8:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032da:	460c      	mov	r4, r1
 80032dc:	1ba3      	subs	r3, r4, r6
 80032de:	429d      	cmp	r5, r3
 80032e0:	dc01      	bgt.n	80032e6 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 80032e2:	4628      	mov	r0, r5
 80032e4:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 80032e6:	f3af 8000 	nop.w
 80032ea:	f804 0b01 	strb.w	r0, [r4], #1
 80032ee:	e7f5      	b.n	80032dc <_read+0x8>

080032f0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80032f0:	b570      	push	{r4, r5, r6, lr}
 80032f2:	460e      	mov	r6, r1
 80032f4:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032f6:	460c      	mov	r4, r1
 80032f8:	1ba3      	subs	r3, r4, r6
 80032fa:	429d      	cmp	r5, r3
 80032fc:	dc01      	bgt.n	8003302 <_write+0x12>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 80032fe:	4628      	mov	r0, r5
 8003300:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 8003302:	f814 0b01 	ldrb.w	r0, [r4], #1
 8003306:	f7ff fa95 	bl	8002834 <__io_putchar>
 800330a:	e7f5      	b.n	80032f8 <_write+0x8>

0800330c <_sbrk>:

caddr_t _sbrk(int incr)
{
 800330c:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800330e:	4b0a      	ldr	r3, [pc, #40]	; (8003338 <_sbrk+0x2c>)
 8003310:	6819      	ldr	r1, [r3, #0]
{
 8003312:	4602      	mov	r2, r0
	if (heap_end == 0)
 8003314:	b909      	cbnz	r1, 800331a <_sbrk+0xe>
		heap_end = &end;
 8003316:	4909      	ldr	r1, [pc, #36]	; (800333c <_sbrk+0x30>)
 8003318:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 800331a:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 800331c:	4669      	mov	r1, sp
 800331e:	4402      	add	r2, r0
 8003320:	428a      	cmp	r2, r1
 8003322:	d906      	bls.n	8003332 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8003324:	f000 f868 	bl	80033f8 <__errno>
 8003328:	230c      	movs	r3, #12
 800332a:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 800332c:	f04f 30ff 	mov.w	r0, #4294967295
 8003330:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8003332:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8003334:	bd08      	pop	{r3, pc}
 8003336:	bf00      	nop
 8003338:	200000d8 	.word	0x200000d8
 800333c:	20000694 	.word	0x20000694

08003340 <_close>:

int _close(int file)
{
	return -1;
}
 8003340:	f04f 30ff 	mov.w	r0, #4294967295
 8003344:	4770      	bx	lr

08003346 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8003346:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800334a:	604b      	str	r3, [r1, #4]
	return 0;
}
 800334c:	2000      	movs	r0, #0
 800334e:	4770      	bx	lr

08003350 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8003350:	2001      	movs	r0, #1
 8003352:	4770      	bx	lr

08003354 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8003354:	2000      	movs	r0, #0
 8003356:	4770      	bx	lr

08003358 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003358:	490f      	ldr	r1, [pc, #60]	; (8003398 <SystemInit+0x40>)
 800335a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800335e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003362:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003366:	4b0d      	ldr	r3, [pc, #52]	; (800339c <SystemInit+0x44>)
 8003368:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800336a:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 800336c:	f042 0201 	orr.w	r2, r2, #1
 8003370:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8003372:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800337a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800337e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003380:	4a07      	ldr	r2, [pc, #28]	; (80033a0 <SystemInit+0x48>)
 8003382:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003384:	681a      	ldr	r2, [r3, #0]
 8003386:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800338a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800338c:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800338e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003392:	608b      	str	r3, [r1, #8]
 8003394:	4770      	bx	lr
 8003396:	bf00      	nop
 8003398:	e000ed00 	.word	0xe000ed00
 800339c:	40023800 	.word	0x40023800
 80033a0:	24003010 	.word	0x24003010

080033a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80033a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80033dc <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80033a8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80033aa:	e003      	b.n	80033b4 <LoopCopyDataInit>

080033ac <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80033ac:	4b0c      	ldr	r3, [pc, #48]	; (80033e0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80033ae:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80033b0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80033b2:	3104      	adds	r1, #4

080033b4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80033b4:	480b      	ldr	r0, [pc, #44]	; (80033e4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80033b6:	4b0c      	ldr	r3, [pc, #48]	; (80033e8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80033b8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80033ba:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80033bc:	d3f6      	bcc.n	80033ac <CopyDataInit>
  ldr  r2, =_sbss
 80033be:	4a0b      	ldr	r2, [pc, #44]	; (80033ec <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80033c0:	e002      	b.n	80033c8 <LoopFillZerobss>

080033c2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80033c2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80033c4:	f842 3b04 	str.w	r3, [r2], #4

080033c8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80033c8:	4b09      	ldr	r3, [pc, #36]	; (80033f0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80033ca:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80033cc:	d3f9      	bcc.n	80033c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80033ce:	f7ff ffc3 	bl	8003358 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80033d2:	f000 f817 	bl	8003404 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80033d6:	f7ff fbb1 	bl	8002b3c <main>
  bx  lr    
 80033da:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80033dc:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 80033e0:	08004444 	.word	0x08004444
  ldr  r0, =_sdata
 80033e4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80033e8:	20000088 	.word	0x20000088
  ldr  r2, =_sbss
 80033ec:	20000088 	.word	0x20000088
  ldr  r3, = _ebss
 80033f0:	20000694 	.word	0x20000694

080033f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80033f4:	e7fe      	b.n	80033f4 <ADC_IRQHandler>
	...

080033f8 <__errno>:
 80033f8:	4b01      	ldr	r3, [pc, #4]	; (8003400 <__errno+0x8>)
 80033fa:	6818      	ldr	r0, [r3, #0]
 80033fc:	4770      	bx	lr
 80033fe:	bf00      	nop
 8003400:	20000024 	.word	0x20000024

08003404 <__libc_init_array>:
 8003404:	b570      	push	{r4, r5, r6, lr}
 8003406:	4e0d      	ldr	r6, [pc, #52]	; (800343c <__libc_init_array+0x38>)
 8003408:	4c0d      	ldr	r4, [pc, #52]	; (8003440 <__libc_init_array+0x3c>)
 800340a:	1ba4      	subs	r4, r4, r6
 800340c:	10a4      	asrs	r4, r4, #2
 800340e:	2500      	movs	r5, #0
 8003410:	42a5      	cmp	r5, r4
 8003412:	d109      	bne.n	8003428 <__libc_init_array+0x24>
 8003414:	4e0b      	ldr	r6, [pc, #44]	; (8003444 <__libc_init_array+0x40>)
 8003416:	4c0c      	ldr	r4, [pc, #48]	; (8003448 <__libc_init_array+0x44>)
 8003418:	f000 ff7c 	bl	8004314 <_init>
 800341c:	1ba4      	subs	r4, r4, r6
 800341e:	10a4      	asrs	r4, r4, #2
 8003420:	2500      	movs	r5, #0
 8003422:	42a5      	cmp	r5, r4
 8003424:	d105      	bne.n	8003432 <__libc_init_array+0x2e>
 8003426:	bd70      	pop	{r4, r5, r6, pc}
 8003428:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800342c:	4798      	blx	r3
 800342e:	3501      	adds	r5, #1
 8003430:	e7ee      	b.n	8003410 <__libc_init_array+0xc>
 8003432:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003436:	4798      	blx	r3
 8003438:	3501      	adds	r5, #1
 800343a:	e7f2      	b.n	8003422 <__libc_init_array+0x1e>
 800343c:	0800443c 	.word	0x0800443c
 8003440:	0800443c 	.word	0x0800443c
 8003444:	0800443c 	.word	0x0800443c
 8003448:	08004440 	.word	0x08004440

0800344c <memset>:
 800344c:	4402      	add	r2, r0
 800344e:	4603      	mov	r3, r0
 8003450:	4293      	cmp	r3, r2
 8003452:	d100      	bne.n	8003456 <memset+0xa>
 8003454:	4770      	bx	lr
 8003456:	f803 1b01 	strb.w	r1, [r3], #1
 800345a:	e7f9      	b.n	8003450 <memset+0x4>

0800345c <iprintf>:
 800345c:	b40f      	push	{r0, r1, r2, r3}
 800345e:	4b0a      	ldr	r3, [pc, #40]	; (8003488 <iprintf+0x2c>)
 8003460:	b513      	push	{r0, r1, r4, lr}
 8003462:	681c      	ldr	r4, [r3, #0]
 8003464:	b124      	cbz	r4, 8003470 <iprintf+0x14>
 8003466:	69a3      	ldr	r3, [r4, #24]
 8003468:	b913      	cbnz	r3, 8003470 <iprintf+0x14>
 800346a:	4620      	mov	r0, r4
 800346c:	f000 fa24 	bl	80038b8 <__sinit>
 8003470:	ab05      	add	r3, sp, #20
 8003472:	9a04      	ldr	r2, [sp, #16]
 8003474:	68a1      	ldr	r1, [r4, #8]
 8003476:	9301      	str	r3, [sp, #4]
 8003478:	4620      	mov	r0, r4
 800347a:	f000 fbe1 	bl	8003c40 <_vfiprintf_r>
 800347e:	b002      	add	sp, #8
 8003480:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003484:	b004      	add	sp, #16
 8003486:	4770      	bx	lr
 8003488:	20000024 	.word	0x20000024

0800348c <_puts_r>:
 800348c:	b570      	push	{r4, r5, r6, lr}
 800348e:	460e      	mov	r6, r1
 8003490:	4605      	mov	r5, r0
 8003492:	b118      	cbz	r0, 800349c <_puts_r+0x10>
 8003494:	6983      	ldr	r3, [r0, #24]
 8003496:	b90b      	cbnz	r3, 800349c <_puts_r+0x10>
 8003498:	f000 fa0e 	bl	80038b8 <__sinit>
 800349c:	69ab      	ldr	r3, [r5, #24]
 800349e:	68ac      	ldr	r4, [r5, #8]
 80034a0:	b913      	cbnz	r3, 80034a8 <_puts_r+0x1c>
 80034a2:	4628      	mov	r0, r5
 80034a4:	f000 fa08 	bl	80038b8 <__sinit>
 80034a8:	4b23      	ldr	r3, [pc, #140]	; (8003538 <_puts_r+0xac>)
 80034aa:	429c      	cmp	r4, r3
 80034ac:	d117      	bne.n	80034de <_puts_r+0x52>
 80034ae:	686c      	ldr	r4, [r5, #4]
 80034b0:	89a3      	ldrh	r3, [r4, #12]
 80034b2:	071b      	lsls	r3, r3, #28
 80034b4:	d51d      	bpl.n	80034f2 <_puts_r+0x66>
 80034b6:	6923      	ldr	r3, [r4, #16]
 80034b8:	b1db      	cbz	r3, 80034f2 <_puts_r+0x66>
 80034ba:	3e01      	subs	r6, #1
 80034bc:	68a3      	ldr	r3, [r4, #8]
 80034be:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80034c2:	3b01      	subs	r3, #1
 80034c4:	60a3      	str	r3, [r4, #8]
 80034c6:	b9e9      	cbnz	r1, 8003504 <_puts_r+0x78>
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	da2e      	bge.n	800352a <_puts_r+0x9e>
 80034cc:	4622      	mov	r2, r4
 80034ce:	210a      	movs	r1, #10
 80034d0:	4628      	mov	r0, r5
 80034d2:	f000 f83f 	bl	8003554 <__swbuf_r>
 80034d6:	3001      	adds	r0, #1
 80034d8:	d011      	beq.n	80034fe <_puts_r+0x72>
 80034da:	200a      	movs	r0, #10
 80034dc:	bd70      	pop	{r4, r5, r6, pc}
 80034de:	4b17      	ldr	r3, [pc, #92]	; (800353c <_puts_r+0xb0>)
 80034e0:	429c      	cmp	r4, r3
 80034e2:	d101      	bne.n	80034e8 <_puts_r+0x5c>
 80034e4:	68ac      	ldr	r4, [r5, #8]
 80034e6:	e7e3      	b.n	80034b0 <_puts_r+0x24>
 80034e8:	4b15      	ldr	r3, [pc, #84]	; (8003540 <_puts_r+0xb4>)
 80034ea:	429c      	cmp	r4, r3
 80034ec:	bf08      	it	eq
 80034ee:	68ec      	ldreq	r4, [r5, #12]
 80034f0:	e7de      	b.n	80034b0 <_puts_r+0x24>
 80034f2:	4621      	mov	r1, r4
 80034f4:	4628      	mov	r0, r5
 80034f6:	f000 f87f 	bl	80035f8 <__swsetup_r>
 80034fa:	2800      	cmp	r0, #0
 80034fc:	d0dd      	beq.n	80034ba <_puts_r+0x2e>
 80034fe:	f04f 30ff 	mov.w	r0, #4294967295
 8003502:	bd70      	pop	{r4, r5, r6, pc}
 8003504:	2b00      	cmp	r3, #0
 8003506:	da04      	bge.n	8003512 <_puts_r+0x86>
 8003508:	69a2      	ldr	r2, [r4, #24]
 800350a:	4293      	cmp	r3, r2
 800350c:	db06      	blt.n	800351c <_puts_r+0x90>
 800350e:	290a      	cmp	r1, #10
 8003510:	d004      	beq.n	800351c <_puts_r+0x90>
 8003512:	6823      	ldr	r3, [r4, #0]
 8003514:	1c5a      	adds	r2, r3, #1
 8003516:	6022      	str	r2, [r4, #0]
 8003518:	7019      	strb	r1, [r3, #0]
 800351a:	e7cf      	b.n	80034bc <_puts_r+0x30>
 800351c:	4622      	mov	r2, r4
 800351e:	4628      	mov	r0, r5
 8003520:	f000 f818 	bl	8003554 <__swbuf_r>
 8003524:	3001      	adds	r0, #1
 8003526:	d1c9      	bne.n	80034bc <_puts_r+0x30>
 8003528:	e7e9      	b.n	80034fe <_puts_r+0x72>
 800352a:	6823      	ldr	r3, [r4, #0]
 800352c:	200a      	movs	r0, #10
 800352e:	1c5a      	adds	r2, r3, #1
 8003530:	6022      	str	r2, [r4, #0]
 8003532:	7018      	strb	r0, [r3, #0]
 8003534:	bd70      	pop	{r4, r5, r6, pc}
 8003536:	bf00      	nop
 8003538:	080043c0 	.word	0x080043c0
 800353c:	080043e0 	.word	0x080043e0
 8003540:	080043a0 	.word	0x080043a0

08003544 <puts>:
 8003544:	4b02      	ldr	r3, [pc, #8]	; (8003550 <puts+0xc>)
 8003546:	4601      	mov	r1, r0
 8003548:	6818      	ldr	r0, [r3, #0]
 800354a:	f7ff bf9f 	b.w	800348c <_puts_r>
 800354e:	bf00      	nop
 8003550:	20000024 	.word	0x20000024

08003554 <__swbuf_r>:
 8003554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003556:	460e      	mov	r6, r1
 8003558:	4614      	mov	r4, r2
 800355a:	4605      	mov	r5, r0
 800355c:	b118      	cbz	r0, 8003566 <__swbuf_r+0x12>
 800355e:	6983      	ldr	r3, [r0, #24]
 8003560:	b90b      	cbnz	r3, 8003566 <__swbuf_r+0x12>
 8003562:	f000 f9a9 	bl	80038b8 <__sinit>
 8003566:	4b21      	ldr	r3, [pc, #132]	; (80035ec <__swbuf_r+0x98>)
 8003568:	429c      	cmp	r4, r3
 800356a:	d12a      	bne.n	80035c2 <__swbuf_r+0x6e>
 800356c:	686c      	ldr	r4, [r5, #4]
 800356e:	69a3      	ldr	r3, [r4, #24]
 8003570:	60a3      	str	r3, [r4, #8]
 8003572:	89a3      	ldrh	r3, [r4, #12]
 8003574:	071a      	lsls	r2, r3, #28
 8003576:	d52e      	bpl.n	80035d6 <__swbuf_r+0x82>
 8003578:	6923      	ldr	r3, [r4, #16]
 800357a:	b363      	cbz	r3, 80035d6 <__swbuf_r+0x82>
 800357c:	6923      	ldr	r3, [r4, #16]
 800357e:	6820      	ldr	r0, [r4, #0]
 8003580:	1ac0      	subs	r0, r0, r3
 8003582:	6963      	ldr	r3, [r4, #20]
 8003584:	b2f6      	uxtb	r6, r6
 8003586:	4298      	cmp	r0, r3
 8003588:	4637      	mov	r7, r6
 800358a:	db04      	blt.n	8003596 <__swbuf_r+0x42>
 800358c:	4621      	mov	r1, r4
 800358e:	4628      	mov	r0, r5
 8003590:	f000 f928 	bl	80037e4 <_fflush_r>
 8003594:	bb28      	cbnz	r0, 80035e2 <__swbuf_r+0x8e>
 8003596:	68a3      	ldr	r3, [r4, #8]
 8003598:	3b01      	subs	r3, #1
 800359a:	60a3      	str	r3, [r4, #8]
 800359c:	6823      	ldr	r3, [r4, #0]
 800359e:	1c5a      	adds	r2, r3, #1
 80035a0:	6022      	str	r2, [r4, #0]
 80035a2:	701e      	strb	r6, [r3, #0]
 80035a4:	6963      	ldr	r3, [r4, #20]
 80035a6:	3001      	adds	r0, #1
 80035a8:	4298      	cmp	r0, r3
 80035aa:	d004      	beq.n	80035b6 <__swbuf_r+0x62>
 80035ac:	89a3      	ldrh	r3, [r4, #12]
 80035ae:	07db      	lsls	r3, r3, #31
 80035b0:	d519      	bpl.n	80035e6 <__swbuf_r+0x92>
 80035b2:	2e0a      	cmp	r6, #10
 80035b4:	d117      	bne.n	80035e6 <__swbuf_r+0x92>
 80035b6:	4621      	mov	r1, r4
 80035b8:	4628      	mov	r0, r5
 80035ba:	f000 f913 	bl	80037e4 <_fflush_r>
 80035be:	b190      	cbz	r0, 80035e6 <__swbuf_r+0x92>
 80035c0:	e00f      	b.n	80035e2 <__swbuf_r+0x8e>
 80035c2:	4b0b      	ldr	r3, [pc, #44]	; (80035f0 <__swbuf_r+0x9c>)
 80035c4:	429c      	cmp	r4, r3
 80035c6:	d101      	bne.n	80035cc <__swbuf_r+0x78>
 80035c8:	68ac      	ldr	r4, [r5, #8]
 80035ca:	e7d0      	b.n	800356e <__swbuf_r+0x1a>
 80035cc:	4b09      	ldr	r3, [pc, #36]	; (80035f4 <__swbuf_r+0xa0>)
 80035ce:	429c      	cmp	r4, r3
 80035d0:	bf08      	it	eq
 80035d2:	68ec      	ldreq	r4, [r5, #12]
 80035d4:	e7cb      	b.n	800356e <__swbuf_r+0x1a>
 80035d6:	4621      	mov	r1, r4
 80035d8:	4628      	mov	r0, r5
 80035da:	f000 f80d 	bl	80035f8 <__swsetup_r>
 80035de:	2800      	cmp	r0, #0
 80035e0:	d0cc      	beq.n	800357c <__swbuf_r+0x28>
 80035e2:	f04f 37ff 	mov.w	r7, #4294967295
 80035e6:	4638      	mov	r0, r7
 80035e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80035ea:	bf00      	nop
 80035ec:	080043c0 	.word	0x080043c0
 80035f0:	080043e0 	.word	0x080043e0
 80035f4:	080043a0 	.word	0x080043a0

080035f8 <__swsetup_r>:
 80035f8:	4b32      	ldr	r3, [pc, #200]	; (80036c4 <__swsetup_r+0xcc>)
 80035fa:	b570      	push	{r4, r5, r6, lr}
 80035fc:	681d      	ldr	r5, [r3, #0]
 80035fe:	4606      	mov	r6, r0
 8003600:	460c      	mov	r4, r1
 8003602:	b125      	cbz	r5, 800360e <__swsetup_r+0x16>
 8003604:	69ab      	ldr	r3, [r5, #24]
 8003606:	b913      	cbnz	r3, 800360e <__swsetup_r+0x16>
 8003608:	4628      	mov	r0, r5
 800360a:	f000 f955 	bl	80038b8 <__sinit>
 800360e:	4b2e      	ldr	r3, [pc, #184]	; (80036c8 <__swsetup_r+0xd0>)
 8003610:	429c      	cmp	r4, r3
 8003612:	d10f      	bne.n	8003634 <__swsetup_r+0x3c>
 8003614:	686c      	ldr	r4, [r5, #4]
 8003616:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800361a:	b29a      	uxth	r2, r3
 800361c:	0715      	lsls	r5, r2, #28
 800361e:	d42c      	bmi.n	800367a <__swsetup_r+0x82>
 8003620:	06d0      	lsls	r0, r2, #27
 8003622:	d411      	bmi.n	8003648 <__swsetup_r+0x50>
 8003624:	2209      	movs	r2, #9
 8003626:	6032      	str	r2, [r6, #0]
 8003628:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800362c:	81a3      	strh	r3, [r4, #12]
 800362e:	f04f 30ff 	mov.w	r0, #4294967295
 8003632:	bd70      	pop	{r4, r5, r6, pc}
 8003634:	4b25      	ldr	r3, [pc, #148]	; (80036cc <__swsetup_r+0xd4>)
 8003636:	429c      	cmp	r4, r3
 8003638:	d101      	bne.n	800363e <__swsetup_r+0x46>
 800363a:	68ac      	ldr	r4, [r5, #8]
 800363c:	e7eb      	b.n	8003616 <__swsetup_r+0x1e>
 800363e:	4b24      	ldr	r3, [pc, #144]	; (80036d0 <__swsetup_r+0xd8>)
 8003640:	429c      	cmp	r4, r3
 8003642:	bf08      	it	eq
 8003644:	68ec      	ldreq	r4, [r5, #12]
 8003646:	e7e6      	b.n	8003616 <__swsetup_r+0x1e>
 8003648:	0751      	lsls	r1, r2, #29
 800364a:	d512      	bpl.n	8003672 <__swsetup_r+0x7a>
 800364c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800364e:	b141      	cbz	r1, 8003662 <__swsetup_r+0x6a>
 8003650:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003654:	4299      	cmp	r1, r3
 8003656:	d002      	beq.n	800365e <__swsetup_r+0x66>
 8003658:	4630      	mov	r0, r6
 800365a:	f000 fa1b 	bl	8003a94 <_free_r>
 800365e:	2300      	movs	r3, #0
 8003660:	6363      	str	r3, [r4, #52]	; 0x34
 8003662:	89a3      	ldrh	r3, [r4, #12]
 8003664:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003668:	81a3      	strh	r3, [r4, #12]
 800366a:	2300      	movs	r3, #0
 800366c:	6063      	str	r3, [r4, #4]
 800366e:	6923      	ldr	r3, [r4, #16]
 8003670:	6023      	str	r3, [r4, #0]
 8003672:	89a3      	ldrh	r3, [r4, #12]
 8003674:	f043 0308 	orr.w	r3, r3, #8
 8003678:	81a3      	strh	r3, [r4, #12]
 800367a:	6923      	ldr	r3, [r4, #16]
 800367c:	b94b      	cbnz	r3, 8003692 <__swsetup_r+0x9a>
 800367e:	89a3      	ldrh	r3, [r4, #12]
 8003680:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003684:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003688:	d003      	beq.n	8003692 <__swsetup_r+0x9a>
 800368a:	4621      	mov	r1, r4
 800368c:	4630      	mov	r0, r6
 800368e:	f000 f9c1 	bl	8003a14 <__smakebuf_r>
 8003692:	89a2      	ldrh	r2, [r4, #12]
 8003694:	f012 0301 	ands.w	r3, r2, #1
 8003698:	d00c      	beq.n	80036b4 <__swsetup_r+0xbc>
 800369a:	2300      	movs	r3, #0
 800369c:	60a3      	str	r3, [r4, #8]
 800369e:	6963      	ldr	r3, [r4, #20]
 80036a0:	425b      	negs	r3, r3
 80036a2:	61a3      	str	r3, [r4, #24]
 80036a4:	6923      	ldr	r3, [r4, #16]
 80036a6:	b953      	cbnz	r3, 80036be <__swsetup_r+0xc6>
 80036a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80036ac:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80036b0:	d1ba      	bne.n	8003628 <__swsetup_r+0x30>
 80036b2:	bd70      	pop	{r4, r5, r6, pc}
 80036b4:	0792      	lsls	r2, r2, #30
 80036b6:	bf58      	it	pl
 80036b8:	6963      	ldrpl	r3, [r4, #20]
 80036ba:	60a3      	str	r3, [r4, #8]
 80036bc:	e7f2      	b.n	80036a4 <__swsetup_r+0xac>
 80036be:	2000      	movs	r0, #0
 80036c0:	e7f7      	b.n	80036b2 <__swsetup_r+0xba>
 80036c2:	bf00      	nop
 80036c4:	20000024 	.word	0x20000024
 80036c8:	080043c0 	.word	0x080043c0
 80036cc:	080043e0 	.word	0x080043e0
 80036d0:	080043a0 	.word	0x080043a0

080036d4 <__sflush_r>:
 80036d4:	898a      	ldrh	r2, [r1, #12]
 80036d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80036da:	4605      	mov	r5, r0
 80036dc:	0710      	lsls	r0, r2, #28
 80036de:	460c      	mov	r4, r1
 80036e0:	d45a      	bmi.n	8003798 <__sflush_r+0xc4>
 80036e2:	684b      	ldr	r3, [r1, #4]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	dc05      	bgt.n	80036f4 <__sflush_r+0x20>
 80036e8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	dc02      	bgt.n	80036f4 <__sflush_r+0x20>
 80036ee:	2000      	movs	r0, #0
 80036f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80036f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80036f6:	2e00      	cmp	r6, #0
 80036f8:	d0f9      	beq.n	80036ee <__sflush_r+0x1a>
 80036fa:	2300      	movs	r3, #0
 80036fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003700:	682f      	ldr	r7, [r5, #0]
 8003702:	602b      	str	r3, [r5, #0]
 8003704:	d033      	beq.n	800376e <__sflush_r+0x9a>
 8003706:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003708:	89a3      	ldrh	r3, [r4, #12]
 800370a:	075a      	lsls	r2, r3, #29
 800370c:	d505      	bpl.n	800371a <__sflush_r+0x46>
 800370e:	6863      	ldr	r3, [r4, #4]
 8003710:	1ac0      	subs	r0, r0, r3
 8003712:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003714:	b10b      	cbz	r3, 800371a <__sflush_r+0x46>
 8003716:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003718:	1ac0      	subs	r0, r0, r3
 800371a:	2300      	movs	r3, #0
 800371c:	4602      	mov	r2, r0
 800371e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003720:	6a21      	ldr	r1, [r4, #32]
 8003722:	4628      	mov	r0, r5
 8003724:	47b0      	blx	r6
 8003726:	1c43      	adds	r3, r0, #1
 8003728:	89a3      	ldrh	r3, [r4, #12]
 800372a:	d106      	bne.n	800373a <__sflush_r+0x66>
 800372c:	6829      	ldr	r1, [r5, #0]
 800372e:	291d      	cmp	r1, #29
 8003730:	d84b      	bhi.n	80037ca <__sflush_r+0xf6>
 8003732:	4a2b      	ldr	r2, [pc, #172]	; (80037e0 <__sflush_r+0x10c>)
 8003734:	40ca      	lsrs	r2, r1
 8003736:	07d6      	lsls	r6, r2, #31
 8003738:	d547      	bpl.n	80037ca <__sflush_r+0xf6>
 800373a:	2200      	movs	r2, #0
 800373c:	6062      	str	r2, [r4, #4]
 800373e:	04d9      	lsls	r1, r3, #19
 8003740:	6922      	ldr	r2, [r4, #16]
 8003742:	6022      	str	r2, [r4, #0]
 8003744:	d504      	bpl.n	8003750 <__sflush_r+0x7c>
 8003746:	1c42      	adds	r2, r0, #1
 8003748:	d101      	bne.n	800374e <__sflush_r+0x7a>
 800374a:	682b      	ldr	r3, [r5, #0]
 800374c:	b903      	cbnz	r3, 8003750 <__sflush_r+0x7c>
 800374e:	6560      	str	r0, [r4, #84]	; 0x54
 8003750:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003752:	602f      	str	r7, [r5, #0]
 8003754:	2900      	cmp	r1, #0
 8003756:	d0ca      	beq.n	80036ee <__sflush_r+0x1a>
 8003758:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800375c:	4299      	cmp	r1, r3
 800375e:	d002      	beq.n	8003766 <__sflush_r+0x92>
 8003760:	4628      	mov	r0, r5
 8003762:	f000 f997 	bl	8003a94 <_free_r>
 8003766:	2000      	movs	r0, #0
 8003768:	6360      	str	r0, [r4, #52]	; 0x34
 800376a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800376e:	6a21      	ldr	r1, [r4, #32]
 8003770:	2301      	movs	r3, #1
 8003772:	4628      	mov	r0, r5
 8003774:	47b0      	blx	r6
 8003776:	1c41      	adds	r1, r0, #1
 8003778:	d1c6      	bne.n	8003708 <__sflush_r+0x34>
 800377a:	682b      	ldr	r3, [r5, #0]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d0c3      	beq.n	8003708 <__sflush_r+0x34>
 8003780:	2b1d      	cmp	r3, #29
 8003782:	d001      	beq.n	8003788 <__sflush_r+0xb4>
 8003784:	2b16      	cmp	r3, #22
 8003786:	d101      	bne.n	800378c <__sflush_r+0xb8>
 8003788:	602f      	str	r7, [r5, #0]
 800378a:	e7b0      	b.n	80036ee <__sflush_r+0x1a>
 800378c:	89a3      	ldrh	r3, [r4, #12]
 800378e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003792:	81a3      	strh	r3, [r4, #12]
 8003794:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003798:	690f      	ldr	r7, [r1, #16]
 800379a:	2f00      	cmp	r7, #0
 800379c:	d0a7      	beq.n	80036ee <__sflush_r+0x1a>
 800379e:	0793      	lsls	r3, r2, #30
 80037a0:	680e      	ldr	r6, [r1, #0]
 80037a2:	bf08      	it	eq
 80037a4:	694b      	ldreq	r3, [r1, #20]
 80037a6:	600f      	str	r7, [r1, #0]
 80037a8:	bf18      	it	ne
 80037aa:	2300      	movne	r3, #0
 80037ac:	eba6 0807 	sub.w	r8, r6, r7
 80037b0:	608b      	str	r3, [r1, #8]
 80037b2:	f1b8 0f00 	cmp.w	r8, #0
 80037b6:	dd9a      	ble.n	80036ee <__sflush_r+0x1a>
 80037b8:	4643      	mov	r3, r8
 80037ba:	463a      	mov	r2, r7
 80037bc:	6a21      	ldr	r1, [r4, #32]
 80037be:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80037c0:	4628      	mov	r0, r5
 80037c2:	47b0      	blx	r6
 80037c4:	2800      	cmp	r0, #0
 80037c6:	dc07      	bgt.n	80037d8 <__sflush_r+0x104>
 80037c8:	89a3      	ldrh	r3, [r4, #12]
 80037ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80037ce:	81a3      	strh	r3, [r4, #12]
 80037d0:	f04f 30ff 	mov.w	r0, #4294967295
 80037d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80037d8:	4407      	add	r7, r0
 80037da:	eba8 0800 	sub.w	r8, r8, r0
 80037de:	e7e8      	b.n	80037b2 <__sflush_r+0xde>
 80037e0:	20400001 	.word	0x20400001

080037e4 <_fflush_r>:
 80037e4:	b538      	push	{r3, r4, r5, lr}
 80037e6:	690b      	ldr	r3, [r1, #16]
 80037e8:	4605      	mov	r5, r0
 80037ea:	460c      	mov	r4, r1
 80037ec:	b1db      	cbz	r3, 8003826 <_fflush_r+0x42>
 80037ee:	b118      	cbz	r0, 80037f8 <_fflush_r+0x14>
 80037f0:	6983      	ldr	r3, [r0, #24]
 80037f2:	b90b      	cbnz	r3, 80037f8 <_fflush_r+0x14>
 80037f4:	f000 f860 	bl	80038b8 <__sinit>
 80037f8:	4b0c      	ldr	r3, [pc, #48]	; (800382c <_fflush_r+0x48>)
 80037fa:	429c      	cmp	r4, r3
 80037fc:	d109      	bne.n	8003812 <_fflush_r+0x2e>
 80037fe:	686c      	ldr	r4, [r5, #4]
 8003800:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003804:	b17b      	cbz	r3, 8003826 <_fflush_r+0x42>
 8003806:	4621      	mov	r1, r4
 8003808:	4628      	mov	r0, r5
 800380a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800380e:	f7ff bf61 	b.w	80036d4 <__sflush_r>
 8003812:	4b07      	ldr	r3, [pc, #28]	; (8003830 <_fflush_r+0x4c>)
 8003814:	429c      	cmp	r4, r3
 8003816:	d101      	bne.n	800381c <_fflush_r+0x38>
 8003818:	68ac      	ldr	r4, [r5, #8]
 800381a:	e7f1      	b.n	8003800 <_fflush_r+0x1c>
 800381c:	4b05      	ldr	r3, [pc, #20]	; (8003834 <_fflush_r+0x50>)
 800381e:	429c      	cmp	r4, r3
 8003820:	bf08      	it	eq
 8003822:	68ec      	ldreq	r4, [r5, #12]
 8003824:	e7ec      	b.n	8003800 <_fflush_r+0x1c>
 8003826:	2000      	movs	r0, #0
 8003828:	bd38      	pop	{r3, r4, r5, pc}
 800382a:	bf00      	nop
 800382c:	080043c0 	.word	0x080043c0
 8003830:	080043e0 	.word	0x080043e0
 8003834:	080043a0 	.word	0x080043a0

08003838 <_cleanup_r>:
 8003838:	4901      	ldr	r1, [pc, #4]	; (8003840 <_cleanup_r+0x8>)
 800383a:	f000 b8a9 	b.w	8003990 <_fwalk_reent>
 800383e:	bf00      	nop
 8003840:	080037e5 	.word	0x080037e5

08003844 <std.isra.0>:
 8003844:	2300      	movs	r3, #0
 8003846:	b510      	push	{r4, lr}
 8003848:	4604      	mov	r4, r0
 800384a:	6003      	str	r3, [r0, #0]
 800384c:	6043      	str	r3, [r0, #4]
 800384e:	6083      	str	r3, [r0, #8]
 8003850:	8181      	strh	r1, [r0, #12]
 8003852:	6643      	str	r3, [r0, #100]	; 0x64
 8003854:	81c2      	strh	r2, [r0, #14]
 8003856:	6103      	str	r3, [r0, #16]
 8003858:	6143      	str	r3, [r0, #20]
 800385a:	6183      	str	r3, [r0, #24]
 800385c:	4619      	mov	r1, r3
 800385e:	2208      	movs	r2, #8
 8003860:	305c      	adds	r0, #92	; 0x5c
 8003862:	f7ff fdf3 	bl	800344c <memset>
 8003866:	4b05      	ldr	r3, [pc, #20]	; (800387c <std.isra.0+0x38>)
 8003868:	6263      	str	r3, [r4, #36]	; 0x24
 800386a:	4b05      	ldr	r3, [pc, #20]	; (8003880 <std.isra.0+0x3c>)
 800386c:	62a3      	str	r3, [r4, #40]	; 0x28
 800386e:	4b05      	ldr	r3, [pc, #20]	; (8003884 <std.isra.0+0x40>)
 8003870:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003872:	4b05      	ldr	r3, [pc, #20]	; (8003888 <std.isra.0+0x44>)
 8003874:	6224      	str	r4, [r4, #32]
 8003876:	6323      	str	r3, [r4, #48]	; 0x30
 8003878:	bd10      	pop	{r4, pc}
 800387a:	bf00      	nop
 800387c:	080041b9 	.word	0x080041b9
 8003880:	080041db 	.word	0x080041db
 8003884:	08004213 	.word	0x08004213
 8003888:	08004237 	.word	0x08004237

0800388c <__sfmoreglue>:
 800388c:	b570      	push	{r4, r5, r6, lr}
 800388e:	1e4a      	subs	r2, r1, #1
 8003890:	2568      	movs	r5, #104	; 0x68
 8003892:	4355      	muls	r5, r2
 8003894:	460e      	mov	r6, r1
 8003896:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800389a:	f000 f949 	bl	8003b30 <_malloc_r>
 800389e:	4604      	mov	r4, r0
 80038a0:	b140      	cbz	r0, 80038b4 <__sfmoreglue+0x28>
 80038a2:	2100      	movs	r1, #0
 80038a4:	e880 0042 	stmia.w	r0, {r1, r6}
 80038a8:	300c      	adds	r0, #12
 80038aa:	60a0      	str	r0, [r4, #8]
 80038ac:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80038b0:	f7ff fdcc 	bl	800344c <memset>
 80038b4:	4620      	mov	r0, r4
 80038b6:	bd70      	pop	{r4, r5, r6, pc}

080038b8 <__sinit>:
 80038b8:	6983      	ldr	r3, [r0, #24]
 80038ba:	b510      	push	{r4, lr}
 80038bc:	4604      	mov	r4, r0
 80038be:	bb33      	cbnz	r3, 800390e <__sinit+0x56>
 80038c0:	6483      	str	r3, [r0, #72]	; 0x48
 80038c2:	64c3      	str	r3, [r0, #76]	; 0x4c
 80038c4:	6503      	str	r3, [r0, #80]	; 0x50
 80038c6:	4b12      	ldr	r3, [pc, #72]	; (8003910 <__sinit+0x58>)
 80038c8:	4a12      	ldr	r2, [pc, #72]	; (8003914 <__sinit+0x5c>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	6282      	str	r2, [r0, #40]	; 0x28
 80038ce:	4298      	cmp	r0, r3
 80038d0:	bf04      	itt	eq
 80038d2:	2301      	moveq	r3, #1
 80038d4:	6183      	streq	r3, [r0, #24]
 80038d6:	f000 f81f 	bl	8003918 <__sfp>
 80038da:	6060      	str	r0, [r4, #4]
 80038dc:	4620      	mov	r0, r4
 80038de:	f000 f81b 	bl	8003918 <__sfp>
 80038e2:	60a0      	str	r0, [r4, #8]
 80038e4:	4620      	mov	r0, r4
 80038e6:	f000 f817 	bl	8003918 <__sfp>
 80038ea:	2200      	movs	r2, #0
 80038ec:	60e0      	str	r0, [r4, #12]
 80038ee:	2104      	movs	r1, #4
 80038f0:	6860      	ldr	r0, [r4, #4]
 80038f2:	f7ff ffa7 	bl	8003844 <std.isra.0>
 80038f6:	2201      	movs	r2, #1
 80038f8:	2109      	movs	r1, #9
 80038fa:	68a0      	ldr	r0, [r4, #8]
 80038fc:	f7ff ffa2 	bl	8003844 <std.isra.0>
 8003900:	2202      	movs	r2, #2
 8003902:	2112      	movs	r1, #18
 8003904:	68e0      	ldr	r0, [r4, #12]
 8003906:	f7ff ff9d 	bl	8003844 <std.isra.0>
 800390a:	2301      	movs	r3, #1
 800390c:	61a3      	str	r3, [r4, #24]
 800390e:	bd10      	pop	{r4, pc}
 8003910:	0800439c 	.word	0x0800439c
 8003914:	08003839 	.word	0x08003839

08003918 <__sfp>:
 8003918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800391a:	4b1c      	ldr	r3, [pc, #112]	; (800398c <__sfp+0x74>)
 800391c:	681e      	ldr	r6, [r3, #0]
 800391e:	69b3      	ldr	r3, [r6, #24]
 8003920:	4607      	mov	r7, r0
 8003922:	b913      	cbnz	r3, 800392a <__sfp+0x12>
 8003924:	4630      	mov	r0, r6
 8003926:	f7ff ffc7 	bl	80038b8 <__sinit>
 800392a:	3648      	adds	r6, #72	; 0x48
 800392c:	68b4      	ldr	r4, [r6, #8]
 800392e:	6873      	ldr	r3, [r6, #4]
 8003930:	3b01      	subs	r3, #1
 8003932:	d503      	bpl.n	800393c <__sfp+0x24>
 8003934:	6833      	ldr	r3, [r6, #0]
 8003936:	b133      	cbz	r3, 8003946 <__sfp+0x2e>
 8003938:	6836      	ldr	r6, [r6, #0]
 800393a:	e7f7      	b.n	800392c <__sfp+0x14>
 800393c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003940:	b16d      	cbz	r5, 800395e <__sfp+0x46>
 8003942:	3468      	adds	r4, #104	; 0x68
 8003944:	e7f4      	b.n	8003930 <__sfp+0x18>
 8003946:	2104      	movs	r1, #4
 8003948:	4638      	mov	r0, r7
 800394a:	f7ff ff9f 	bl	800388c <__sfmoreglue>
 800394e:	6030      	str	r0, [r6, #0]
 8003950:	2800      	cmp	r0, #0
 8003952:	d1f1      	bne.n	8003938 <__sfp+0x20>
 8003954:	230c      	movs	r3, #12
 8003956:	603b      	str	r3, [r7, #0]
 8003958:	4604      	mov	r4, r0
 800395a:	4620      	mov	r0, r4
 800395c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800395e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003962:	81e3      	strh	r3, [r4, #14]
 8003964:	2301      	movs	r3, #1
 8003966:	81a3      	strh	r3, [r4, #12]
 8003968:	6665      	str	r5, [r4, #100]	; 0x64
 800396a:	6025      	str	r5, [r4, #0]
 800396c:	60a5      	str	r5, [r4, #8]
 800396e:	6065      	str	r5, [r4, #4]
 8003970:	6125      	str	r5, [r4, #16]
 8003972:	6165      	str	r5, [r4, #20]
 8003974:	61a5      	str	r5, [r4, #24]
 8003976:	2208      	movs	r2, #8
 8003978:	4629      	mov	r1, r5
 800397a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800397e:	f7ff fd65 	bl	800344c <memset>
 8003982:	6365      	str	r5, [r4, #52]	; 0x34
 8003984:	63a5      	str	r5, [r4, #56]	; 0x38
 8003986:	64a5      	str	r5, [r4, #72]	; 0x48
 8003988:	64e5      	str	r5, [r4, #76]	; 0x4c
 800398a:	e7e6      	b.n	800395a <__sfp+0x42>
 800398c:	0800439c 	.word	0x0800439c

08003990 <_fwalk_reent>:
 8003990:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003994:	4680      	mov	r8, r0
 8003996:	4689      	mov	r9, r1
 8003998:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800399c:	2600      	movs	r6, #0
 800399e:	b914      	cbnz	r4, 80039a6 <_fwalk_reent+0x16>
 80039a0:	4630      	mov	r0, r6
 80039a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80039a6:	68a5      	ldr	r5, [r4, #8]
 80039a8:	6867      	ldr	r7, [r4, #4]
 80039aa:	3f01      	subs	r7, #1
 80039ac:	d501      	bpl.n	80039b2 <_fwalk_reent+0x22>
 80039ae:	6824      	ldr	r4, [r4, #0]
 80039b0:	e7f5      	b.n	800399e <_fwalk_reent+0xe>
 80039b2:	89ab      	ldrh	r3, [r5, #12]
 80039b4:	2b01      	cmp	r3, #1
 80039b6:	d907      	bls.n	80039c8 <_fwalk_reent+0x38>
 80039b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80039bc:	3301      	adds	r3, #1
 80039be:	d003      	beq.n	80039c8 <_fwalk_reent+0x38>
 80039c0:	4629      	mov	r1, r5
 80039c2:	4640      	mov	r0, r8
 80039c4:	47c8      	blx	r9
 80039c6:	4306      	orrs	r6, r0
 80039c8:	3568      	adds	r5, #104	; 0x68
 80039ca:	e7ee      	b.n	80039aa <_fwalk_reent+0x1a>

080039cc <__swhatbuf_r>:
 80039cc:	b570      	push	{r4, r5, r6, lr}
 80039ce:	460e      	mov	r6, r1
 80039d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80039d4:	2900      	cmp	r1, #0
 80039d6:	b090      	sub	sp, #64	; 0x40
 80039d8:	4614      	mov	r4, r2
 80039da:	461d      	mov	r5, r3
 80039dc:	da07      	bge.n	80039ee <__swhatbuf_r+0x22>
 80039de:	2300      	movs	r3, #0
 80039e0:	602b      	str	r3, [r5, #0]
 80039e2:	89b3      	ldrh	r3, [r6, #12]
 80039e4:	061a      	lsls	r2, r3, #24
 80039e6:	d410      	bmi.n	8003a0a <__swhatbuf_r+0x3e>
 80039e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80039ec:	e00e      	b.n	8003a0c <__swhatbuf_r+0x40>
 80039ee:	aa01      	add	r2, sp, #4
 80039f0:	f000 fc48 	bl	8004284 <_fstat_r>
 80039f4:	2800      	cmp	r0, #0
 80039f6:	dbf2      	blt.n	80039de <__swhatbuf_r+0x12>
 80039f8:	9a02      	ldr	r2, [sp, #8]
 80039fa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80039fe:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003a02:	425a      	negs	r2, r3
 8003a04:	415a      	adcs	r2, r3
 8003a06:	602a      	str	r2, [r5, #0]
 8003a08:	e7ee      	b.n	80039e8 <__swhatbuf_r+0x1c>
 8003a0a:	2340      	movs	r3, #64	; 0x40
 8003a0c:	2000      	movs	r0, #0
 8003a0e:	6023      	str	r3, [r4, #0]
 8003a10:	b010      	add	sp, #64	; 0x40
 8003a12:	bd70      	pop	{r4, r5, r6, pc}

08003a14 <__smakebuf_r>:
 8003a14:	898b      	ldrh	r3, [r1, #12]
 8003a16:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003a18:	079d      	lsls	r5, r3, #30
 8003a1a:	4606      	mov	r6, r0
 8003a1c:	460c      	mov	r4, r1
 8003a1e:	d507      	bpl.n	8003a30 <__smakebuf_r+0x1c>
 8003a20:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003a24:	6023      	str	r3, [r4, #0]
 8003a26:	6123      	str	r3, [r4, #16]
 8003a28:	2301      	movs	r3, #1
 8003a2a:	6163      	str	r3, [r4, #20]
 8003a2c:	b002      	add	sp, #8
 8003a2e:	bd70      	pop	{r4, r5, r6, pc}
 8003a30:	ab01      	add	r3, sp, #4
 8003a32:	466a      	mov	r2, sp
 8003a34:	f7ff ffca 	bl	80039cc <__swhatbuf_r>
 8003a38:	9900      	ldr	r1, [sp, #0]
 8003a3a:	4605      	mov	r5, r0
 8003a3c:	4630      	mov	r0, r6
 8003a3e:	f000 f877 	bl	8003b30 <_malloc_r>
 8003a42:	b948      	cbnz	r0, 8003a58 <__smakebuf_r+0x44>
 8003a44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a48:	059a      	lsls	r2, r3, #22
 8003a4a:	d4ef      	bmi.n	8003a2c <__smakebuf_r+0x18>
 8003a4c:	f023 0303 	bic.w	r3, r3, #3
 8003a50:	f043 0302 	orr.w	r3, r3, #2
 8003a54:	81a3      	strh	r3, [r4, #12]
 8003a56:	e7e3      	b.n	8003a20 <__smakebuf_r+0xc>
 8003a58:	4b0d      	ldr	r3, [pc, #52]	; (8003a90 <__smakebuf_r+0x7c>)
 8003a5a:	62b3      	str	r3, [r6, #40]	; 0x28
 8003a5c:	89a3      	ldrh	r3, [r4, #12]
 8003a5e:	6020      	str	r0, [r4, #0]
 8003a60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a64:	81a3      	strh	r3, [r4, #12]
 8003a66:	9b00      	ldr	r3, [sp, #0]
 8003a68:	6163      	str	r3, [r4, #20]
 8003a6a:	9b01      	ldr	r3, [sp, #4]
 8003a6c:	6120      	str	r0, [r4, #16]
 8003a6e:	b15b      	cbz	r3, 8003a88 <__smakebuf_r+0x74>
 8003a70:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003a74:	4630      	mov	r0, r6
 8003a76:	f000 fc17 	bl	80042a8 <_isatty_r>
 8003a7a:	b128      	cbz	r0, 8003a88 <__smakebuf_r+0x74>
 8003a7c:	89a3      	ldrh	r3, [r4, #12]
 8003a7e:	f023 0303 	bic.w	r3, r3, #3
 8003a82:	f043 0301 	orr.w	r3, r3, #1
 8003a86:	81a3      	strh	r3, [r4, #12]
 8003a88:	89a3      	ldrh	r3, [r4, #12]
 8003a8a:	431d      	orrs	r5, r3
 8003a8c:	81a5      	strh	r5, [r4, #12]
 8003a8e:	e7cd      	b.n	8003a2c <__smakebuf_r+0x18>
 8003a90:	08003839 	.word	0x08003839

08003a94 <_free_r>:
 8003a94:	b538      	push	{r3, r4, r5, lr}
 8003a96:	4605      	mov	r5, r0
 8003a98:	2900      	cmp	r1, #0
 8003a9a:	d045      	beq.n	8003b28 <_free_r+0x94>
 8003a9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003aa0:	1f0c      	subs	r4, r1, #4
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	bfb8      	it	lt
 8003aa6:	18e4      	addlt	r4, r4, r3
 8003aa8:	f000 fc20 	bl	80042ec <__malloc_lock>
 8003aac:	4a1f      	ldr	r2, [pc, #124]	; (8003b2c <_free_r+0x98>)
 8003aae:	6813      	ldr	r3, [r2, #0]
 8003ab0:	4610      	mov	r0, r2
 8003ab2:	b933      	cbnz	r3, 8003ac2 <_free_r+0x2e>
 8003ab4:	6063      	str	r3, [r4, #4]
 8003ab6:	6014      	str	r4, [r2, #0]
 8003ab8:	4628      	mov	r0, r5
 8003aba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003abe:	f000 bc16 	b.w	80042ee <__malloc_unlock>
 8003ac2:	42a3      	cmp	r3, r4
 8003ac4:	d90c      	bls.n	8003ae0 <_free_r+0x4c>
 8003ac6:	6821      	ldr	r1, [r4, #0]
 8003ac8:	1862      	adds	r2, r4, r1
 8003aca:	4293      	cmp	r3, r2
 8003acc:	bf04      	itt	eq
 8003ace:	681a      	ldreq	r2, [r3, #0]
 8003ad0:	685b      	ldreq	r3, [r3, #4]
 8003ad2:	6063      	str	r3, [r4, #4]
 8003ad4:	bf04      	itt	eq
 8003ad6:	1852      	addeq	r2, r2, r1
 8003ad8:	6022      	streq	r2, [r4, #0]
 8003ada:	6004      	str	r4, [r0, #0]
 8003adc:	e7ec      	b.n	8003ab8 <_free_r+0x24>
 8003ade:	4613      	mov	r3, r2
 8003ae0:	685a      	ldr	r2, [r3, #4]
 8003ae2:	b10a      	cbz	r2, 8003ae8 <_free_r+0x54>
 8003ae4:	42a2      	cmp	r2, r4
 8003ae6:	d9fa      	bls.n	8003ade <_free_r+0x4a>
 8003ae8:	6819      	ldr	r1, [r3, #0]
 8003aea:	1858      	adds	r0, r3, r1
 8003aec:	42a0      	cmp	r0, r4
 8003aee:	d10b      	bne.n	8003b08 <_free_r+0x74>
 8003af0:	6820      	ldr	r0, [r4, #0]
 8003af2:	4401      	add	r1, r0
 8003af4:	1858      	adds	r0, r3, r1
 8003af6:	4282      	cmp	r2, r0
 8003af8:	6019      	str	r1, [r3, #0]
 8003afa:	d1dd      	bne.n	8003ab8 <_free_r+0x24>
 8003afc:	6810      	ldr	r0, [r2, #0]
 8003afe:	6852      	ldr	r2, [r2, #4]
 8003b00:	605a      	str	r2, [r3, #4]
 8003b02:	4401      	add	r1, r0
 8003b04:	6019      	str	r1, [r3, #0]
 8003b06:	e7d7      	b.n	8003ab8 <_free_r+0x24>
 8003b08:	d902      	bls.n	8003b10 <_free_r+0x7c>
 8003b0a:	230c      	movs	r3, #12
 8003b0c:	602b      	str	r3, [r5, #0]
 8003b0e:	e7d3      	b.n	8003ab8 <_free_r+0x24>
 8003b10:	6820      	ldr	r0, [r4, #0]
 8003b12:	1821      	adds	r1, r4, r0
 8003b14:	428a      	cmp	r2, r1
 8003b16:	bf04      	itt	eq
 8003b18:	6811      	ldreq	r1, [r2, #0]
 8003b1a:	6852      	ldreq	r2, [r2, #4]
 8003b1c:	6062      	str	r2, [r4, #4]
 8003b1e:	bf04      	itt	eq
 8003b20:	1809      	addeq	r1, r1, r0
 8003b22:	6021      	streq	r1, [r4, #0]
 8003b24:	605c      	str	r4, [r3, #4]
 8003b26:	e7c7      	b.n	8003ab8 <_free_r+0x24>
 8003b28:	bd38      	pop	{r3, r4, r5, pc}
 8003b2a:	bf00      	nop
 8003b2c:	200000dc 	.word	0x200000dc

08003b30 <_malloc_r>:
 8003b30:	b570      	push	{r4, r5, r6, lr}
 8003b32:	1ccd      	adds	r5, r1, #3
 8003b34:	f025 0503 	bic.w	r5, r5, #3
 8003b38:	3508      	adds	r5, #8
 8003b3a:	2d0c      	cmp	r5, #12
 8003b3c:	bf38      	it	cc
 8003b3e:	250c      	movcc	r5, #12
 8003b40:	2d00      	cmp	r5, #0
 8003b42:	4606      	mov	r6, r0
 8003b44:	db01      	blt.n	8003b4a <_malloc_r+0x1a>
 8003b46:	42a9      	cmp	r1, r5
 8003b48:	d903      	bls.n	8003b52 <_malloc_r+0x22>
 8003b4a:	230c      	movs	r3, #12
 8003b4c:	6033      	str	r3, [r6, #0]
 8003b4e:	2000      	movs	r0, #0
 8003b50:	bd70      	pop	{r4, r5, r6, pc}
 8003b52:	f000 fbcb 	bl	80042ec <__malloc_lock>
 8003b56:	4a23      	ldr	r2, [pc, #140]	; (8003be4 <_malloc_r+0xb4>)
 8003b58:	6814      	ldr	r4, [r2, #0]
 8003b5a:	4621      	mov	r1, r4
 8003b5c:	b991      	cbnz	r1, 8003b84 <_malloc_r+0x54>
 8003b5e:	4c22      	ldr	r4, [pc, #136]	; (8003be8 <_malloc_r+0xb8>)
 8003b60:	6823      	ldr	r3, [r4, #0]
 8003b62:	b91b      	cbnz	r3, 8003b6c <_malloc_r+0x3c>
 8003b64:	4630      	mov	r0, r6
 8003b66:	f000 fb17 	bl	8004198 <_sbrk_r>
 8003b6a:	6020      	str	r0, [r4, #0]
 8003b6c:	4629      	mov	r1, r5
 8003b6e:	4630      	mov	r0, r6
 8003b70:	f000 fb12 	bl	8004198 <_sbrk_r>
 8003b74:	1c43      	adds	r3, r0, #1
 8003b76:	d126      	bne.n	8003bc6 <_malloc_r+0x96>
 8003b78:	230c      	movs	r3, #12
 8003b7a:	6033      	str	r3, [r6, #0]
 8003b7c:	4630      	mov	r0, r6
 8003b7e:	f000 fbb6 	bl	80042ee <__malloc_unlock>
 8003b82:	e7e4      	b.n	8003b4e <_malloc_r+0x1e>
 8003b84:	680b      	ldr	r3, [r1, #0]
 8003b86:	1b5b      	subs	r3, r3, r5
 8003b88:	d41a      	bmi.n	8003bc0 <_malloc_r+0x90>
 8003b8a:	2b0b      	cmp	r3, #11
 8003b8c:	d90f      	bls.n	8003bae <_malloc_r+0x7e>
 8003b8e:	600b      	str	r3, [r1, #0]
 8003b90:	50cd      	str	r5, [r1, r3]
 8003b92:	18cc      	adds	r4, r1, r3
 8003b94:	4630      	mov	r0, r6
 8003b96:	f000 fbaa 	bl	80042ee <__malloc_unlock>
 8003b9a:	f104 000b 	add.w	r0, r4, #11
 8003b9e:	1d23      	adds	r3, r4, #4
 8003ba0:	f020 0007 	bic.w	r0, r0, #7
 8003ba4:	1ac3      	subs	r3, r0, r3
 8003ba6:	d01b      	beq.n	8003be0 <_malloc_r+0xb0>
 8003ba8:	425a      	negs	r2, r3
 8003baa:	50e2      	str	r2, [r4, r3]
 8003bac:	bd70      	pop	{r4, r5, r6, pc}
 8003bae:	428c      	cmp	r4, r1
 8003bb0:	bf0d      	iteet	eq
 8003bb2:	6863      	ldreq	r3, [r4, #4]
 8003bb4:	684b      	ldrne	r3, [r1, #4]
 8003bb6:	6063      	strne	r3, [r4, #4]
 8003bb8:	6013      	streq	r3, [r2, #0]
 8003bba:	bf18      	it	ne
 8003bbc:	460c      	movne	r4, r1
 8003bbe:	e7e9      	b.n	8003b94 <_malloc_r+0x64>
 8003bc0:	460c      	mov	r4, r1
 8003bc2:	6849      	ldr	r1, [r1, #4]
 8003bc4:	e7ca      	b.n	8003b5c <_malloc_r+0x2c>
 8003bc6:	1cc4      	adds	r4, r0, #3
 8003bc8:	f024 0403 	bic.w	r4, r4, #3
 8003bcc:	42a0      	cmp	r0, r4
 8003bce:	d005      	beq.n	8003bdc <_malloc_r+0xac>
 8003bd0:	1a21      	subs	r1, r4, r0
 8003bd2:	4630      	mov	r0, r6
 8003bd4:	f000 fae0 	bl	8004198 <_sbrk_r>
 8003bd8:	3001      	adds	r0, #1
 8003bda:	d0cd      	beq.n	8003b78 <_malloc_r+0x48>
 8003bdc:	6025      	str	r5, [r4, #0]
 8003bde:	e7d9      	b.n	8003b94 <_malloc_r+0x64>
 8003be0:	bd70      	pop	{r4, r5, r6, pc}
 8003be2:	bf00      	nop
 8003be4:	200000dc 	.word	0x200000dc
 8003be8:	200000e0 	.word	0x200000e0

08003bec <__sfputc_r>:
 8003bec:	6893      	ldr	r3, [r2, #8]
 8003bee:	3b01      	subs	r3, #1
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	b410      	push	{r4}
 8003bf4:	6093      	str	r3, [r2, #8]
 8003bf6:	da09      	bge.n	8003c0c <__sfputc_r+0x20>
 8003bf8:	6994      	ldr	r4, [r2, #24]
 8003bfa:	42a3      	cmp	r3, r4
 8003bfc:	db02      	blt.n	8003c04 <__sfputc_r+0x18>
 8003bfe:	b2cb      	uxtb	r3, r1
 8003c00:	2b0a      	cmp	r3, #10
 8003c02:	d103      	bne.n	8003c0c <__sfputc_r+0x20>
 8003c04:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003c08:	f7ff bca4 	b.w	8003554 <__swbuf_r>
 8003c0c:	6813      	ldr	r3, [r2, #0]
 8003c0e:	1c58      	adds	r0, r3, #1
 8003c10:	6010      	str	r0, [r2, #0]
 8003c12:	7019      	strb	r1, [r3, #0]
 8003c14:	b2c8      	uxtb	r0, r1
 8003c16:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003c1a:	4770      	bx	lr

08003c1c <__sfputs_r>:
 8003c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c1e:	4606      	mov	r6, r0
 8003c20:	460f      	mov	r7, r1
 8003c22:	4614      	mov	r4, r2
 8003c24:	18d5      	adds	r5, r2, r3
 8003c26:	42ac      	cmp	r4, r5
 8003c28:	d101      	bne.n	8003c2e <__sfputs_r+0x12>
 8003c2a:	2000      	movs	r0, #0
 8003c2c:	e007      	b.n	8003c3e <__sfputs_r+0x22>
 8003c2e:	463a      	mov	r2, r7
 8003c30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c34:	4630      	mov	r0, r6
 8003c36:	f7ff ffd9 	bl	8003bec <__sfputc_r>
 8003c3a:	1c43      	adds	r3, r0, #1
 8003c3c:	d1f3      	bne.n	8003c26 <__sfputs_r+0xa>
 8003c3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003c40 <_vfiprintf_r>:
 8003c40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c44:	b09d      	sub	sp, #116	; 0x74
 8003c46:	460c      	mov	r4, r1
 8003c48:	4617      	mov	r7, r2
 8003c4a:	9303      	str	r3, [sp, #12]
 8003c4c:	4606      	mov	r6, r0
 8003c4e:	b118      	cbz	r0, 8003c58 <_vfiprintf_r+0x18>
 8003c50:	6983      	ldr	r3, [r0, #24]
 8003c52:	b90b      	cbnz	r3, 8003c58 <_vfiprintf_r+0x18>
 8003c54:	f7ff fe30 	bl	80038b8 <__sinit>
 8003c58:	4b7c      	ldr	r3, [pc, #496]	; (8003e4c <_vfiprintf_r+0x20c>)
 8003c5a:	429c      	cmp	r4, r3
 8003c5c:	d157      	bne.n	8003d0e <_vfiprintf_r+0xce>
 8003c5e:	6874      	ldr	r4, [r6, #4]
 8003c60:	89a3      	ldrh	r3, [r4, #12]
 8003c62:	0718      	lsls	r0, r3, #28
 8003c64:	d55d      	bpl.n	8003d22 <_vfiprintf_r+0xe2>
 8003c66:	6923      	ldr	r3, [r4, #16]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d05a      	beq.n	8003d22 <_vfiprintf_r+0xe2>
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	9309      	str	r3, [sp, #36]	; 0x24
 8003c70:	2320      	movs	r3, #32
 8003c72:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003c76:	2330      	movs	r3, #48	; 0x30
 8003c78:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003c7c:	f04f 0b01 	mov.w	fp, #1
 8003c80:	46b8      	mov	r8, r7
 8003c82:	4645      	mov	r5, r8
 8003c84:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d155      	bne.n	8003d38 <_vfiprintf_r+0xf8>
 8003c8c:	ebb8 0a07 	subs.w	sl, r8, r7
 8003c90:	d00b      	beq.n	8003caa <_vfiprintf_r+0x6a>
 8003c92:	4653      	mov	r3, sl
 8003c94:	463a      	mov	r2, r7
 8003c96:	4621      	mov	r1, r4
 8003c98:	4630      	mov	r0, r6
 8003c9a:	f7ff ffbf 	bl	8003c1c <__sfputs_r>
 8003c9e:	3001      	adds	r0, #1
 8003ca0:	f000 80c4 	beq.w	8003e2c <_vfiprintf_r+0x1ec>
 8003ca4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ca6:	4453      	add	r3, sl
 8003ca8:	9309      	str	r3, [sp, #36]	; 0x24
 8003caa:	f898 3000 	ldrb.w	r3, [r8]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	f000 80bc 	beq.w	8003e2c <_vfiprintf_r+0x1ec>
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	f04f 32ff 	mov.w	r2, #4294967295
 8003cba:	9304      	str	r3, [sp, #16]
 8003cbc:	9307      	str	r3, [sp, #28]
 8003cbe:	9205      	str	r2, [sp, #20]
 8003cc0:	9306      	str	r3, [sp, #24]
 8003cc2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003cc6:	931a      	str	r3, [sp, #104]	; 0x68
 8003cc8:	2205      	movs	r2, #5
 8003cca:	7829      	ldrb	r1, [r5, #0]
 8003ccc:	4860      	ldr	r0, [pc, #384]	; (8003e50 <_vfiprintf_r+0x210>)
 8003cce:	f7fc fa8f 	bl	80001f0 <memchr>
 8003cd2:	f105 0801 	add.w	r8, r5, #1
 8003cd6:	9b04      	ldr	r3, [sp, #16]
 8003cd8:	2800      	cmp	r0, #0
 8003cda:	d131      	bne.n	8003d40 <_vfiprintf_r+0x100>
 8003cdc:	06d9      	lsls	r1, r3, #27
 8003cde:	bf44      	itt	mi
 8003ce0:	2220      	movmi	r2, #32
 8003ce2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003ce6:	071a      	lsls	r2, r3, #28
 8003ce8:	bf44      	itt	mi
 8003cea:	222b      	movmi	r2, #43	; 0x2b
 8003cec:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003cf0:	782a      	ldrb	r2, [r5, #0]
 8003cf2:	2a2a      	cmp	r2, #42	; 0x2a
 8003cf4:	d02c      	beq.n	8003d50 <_vfiprintf_r+0x110>
 8003cf6:	9a07      	ldr	r2, [sp, #28]
 8003cf8:	2100      	movs	r1, #0
 8003cfa:	200a      	movs	r0, #10
 8003cfc:	46a8      	mov	r8, r5
 8003cfe:	3501      	adds	r5, #1
 8003d00:	f898 3000 	ldrb.w	r3, [r8]
 8003d04:	3b30      	subs	r3, #48	; 0x30
 8003d06:	2b09      	cmp	r3, #9
 8003d08:	d96d      	bls.n	8003de6 <_vfiprintf_r+0x1a6>
 8003d0a:	b371      	cbz	r1, 8003d6a <_vfiprintf_r+0x12a>
 8003d0c:	e026      	b.n	8003d5c <_vfiprintf_r+0x11c>
 8003d0e:	4b51      	ldr	r3, [pc, #324]	; (8003e54 <_vfiprintf_r+0x214>)
 8003d10:	429c      	cmp	r4, r3
 8003d12:	d101      	bne.n	8003d18 <_vfiprintf_r+0xd8>
 8003d14:	68b4      	ldr	r4, [r6, #8]
 8003d16:	e7a3      	b.n	8003c60 <_vfiprintf_r+0x20>
 8003d18:	4b4f      	ldr	r3, [pc, #316]	; (8003e58 <_vfiprintf_r+0x218>)
 8003d1a:	429c      	cmp	r4, r3
 8003d1c:	bf08      	it	eq
 8003d1e:	68f4      	ldreq	r4, [r6, #12]
 8003d20:	e79e      	b.n	8003c60 <_vfiprintf_r+0x20>
 8003d22:	4621      	mov	r1, r4
 8003d24:	4630      	mov	r0, r6
 8003d26:	f7ff fc67 	bl	80035f8 <__swsetup_r>
 8003d2a:	2800      	cmp	r0, #0
 8003d2c:	d09e      	beq.n	8003c6c <_vfiprintf_r+0x2c>
 8003d2e:	f04f 30ff 	mov.w	r0, #4294967295
 8003d32:	b01d      	add	sp, #116	; 0x74
 8003d34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d38:	2b25      	cmp	r3, #37	; 0x25
 8003d3a:	d0a7      	beq.n	8003c8c <_vfiprintf_r+0x4c>
 8003d3c:	46a8      	mov	r8, r5
 8003d3e:	e7a0      	b.n	8003c82 <_vfiprintf_r+0x42>
 8003d40:	4a43      	ldr	r2, [pc, #268]	; (8003e50 <_vfiprintf_r+0x210>)
 8003d42:	1a80      	subs	r0, r0, r2
 8003d44:	fa0b f000 	lsl.w	r0, fp, r0
 8003d48:	4318      	orrs	r0, r3
 8003d4a:	9004      	str	r0, [sp, #16]
 8003d4c:	4645      	mov	r5, r8
 8003d4e:	e7bb      	b.n	8003cc8 <_vfiprintf_r+0x88>
 8003d50:	9a03      	ldr	r2, [sp, #12]
 8003d52:	1d11      	adds	r1, r2, #4
 8003d54:	6812      	ldr	r2, [r2, #0]
 8003d56:	9103      	str	r1, [sp, #12]
 8003d58:	2a00      	cmp	r2, #0
 8003d5a:	db01      	blt.n	8003d60 <_vfiprintf_r+0x120>
 8003d5c:	9207      	str	r2, [sp, #28]
 8003d5e:	e004      	b.n	8003d6a <_vfiprintf_r+0x12a>
 8003d60:	4252      	negs	r2, r2
 8003d62:	f043 0302 	orr.w	r3, r3, #2
 8003d66:	9207      	str	r2, [sp, #28]
 8003d68:	9304      	str	r3, [sp, #16]
 8003d6a:	f898 3000 	ldrb.w	r3, [r8]
 8003d6e:	2b2e      	cmp	r3, #46	; 0x2e
 8003d70:	d110      	bne.n	8003d94 <_vfiprintf_r+0x154>
 8003d72:	f898 3001 	ldrb.w	r3, [r8, #1]
 8003d76:	2b2a      	cmp	r3, #42	; 0x2a
 8003d78:	f108 0101 	add.w	r1, r8, #1
 8003d7c:	d137      	bne.n	8003dee <_vfiprintf_r+0x1ae>
 8003d7e:	9b03      	ldr	r3, [sp, #12]
 8003d80:	1d1a      	adds	r2, r3, #4
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	9203      	str	r2, [sp, #12]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	bfb8      	it	lt
 8003d8a:	f04f 33ff 	movlt.w	r3, #4294967295
 8003d8e:	f108 0802 	add.w	r8, r8, #2
 8003d92:	9305      	str	r3, [sp, #20]
 8003d94:	4d31      	ldr	r5, [pc, #196]	; (8003e5c <_vfiprintf_r+0x21c>)
 8003d96:	f898 1000 	ldrb.w	r1, [r8]
 8003d9a:	2203      	movs	r2, #3
 8003d9c:	4628      	mov	r0, r5
 8003d9e:	f7fc fa27 	bl	80001f0 <memchr>
 8003da2:	b140      	cbz	r0, 8003db6 <_vfiprintf_r+0x176>
 8003da4:	2340      	movs	r3, #64	; 0x40
 8003da6:	1b40      	subs	r0, r0, r5
 8003da8:	fa03 f000 	lsl.w	r0, r3, r0
 8003dac:	9b04      	ldr	r3, [sp, #16]
 8003dae:	4303      	orrs	r3, r0
 8003db0:	9304      	str	r3, [sp, #16]
 8003db2:	f108 0801 	add.w	r8, r8, #1
 8003db6:	f898 1000 	ldrb.w	r1, [r8]
 8003dba:	4829      	ldr	r0, [pc, #164]	; (8003e60 <_vfiprintf_r+0x220>)
 8003dbc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003dc0:	2206      	movs	r2, #6
 8003dc2:	f108 0701 	add.w	r7, r8, #1
 8003dc6:	f7fc fa13 	bl	80001f0 <memchr>
 8003dca:	2800      	cmp	r0, #0
 8003dcc:	d034      	beq.n	8003e38 <_vfiprintf_r+0x1f8>
 8003dce:	4b25      	ldr	r3, [pc, #148]	; (8003e64 <_vfiprintf_r+0x224>)
 8003dd0:	bb03      	cbnz	r3, 8003e14 <_vfiprintf_r+0x1d4>
 8003dd2:	9b03      	ldr	r3, [sp, #12]
 8003dd4:	3307      	adds	r3, #7
 8003dd6:	f023 0307 	bic.w	r3, r3, #7
 8003dda:	3308      	adds	r3, #8
 8003ddc:	9303      	str	r3, [sp, #12]
 8003dde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003de0:	444b      	add	r3, r9
 8003de2:	9309      	str	r3, [sp, #36]	; 0x24
 8003de4:	e74c      	b.n	8003c80 <_vfiprintf_r+0x40>
 8003de6:	fb00 3202 	mla	r2, r0, r2, r3
 8003dea:	2101      	movs	r1, #1
 8003dec:	e786      	b.n	8003cfc <_vfiprintf_r+0xbc>
 8003dee:	2300      	movs	r3, #0
 8003df0:	9305      	str	r3, [sp, #20]
 8003df2:	4618      	mov	r0, r3
 8003df4:	250a      	movs	r5, #10
 8003df6:	4688      	mov	r8, r1
 8003df8:	3101      	adds	r1, #1
 8003dfa:	f898 2000 	ldrb.w	r2, [r8]
 8003dfe:	3a30      	subs	r2, #48	; 0x30
 8003e00:	2a09      	cmp	r2, #9
 8003e02:	d903      	bls.n	8003e0c <_vfiprintf_r+0x1cc>
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d0c5      	beq.n	8003d94 <_vfiprintf_r+0x154>
 8003e08:	9005      	str	r0, [sp, #20]
 8003e0a:	e7c3      	b.n	8003d94 <_vfiprintf_r+0x154>
 8003e0c:	fb05 2000 	mla	r0, r5, r0, r2
 8003e10:	2301      	movs	r3, #1
 8003e12:	e7f0      	b.n	8003df6 <_vfiprintf_r+0x1b6>
 8003e14:	ab03      	add	r3, sp, #12
 8003e16:	9300      	str	r3, [sp, #0]
 8003e18:	4622      	mov	r2, r4
 8003e1a:	4b13      	ldr	r3, [pc, #76]	; (8003e68 <_vfiprintf_r+0x228>)
 8003e1c:	a904      	add	r1, sp, #16
 8003e1e:	4630      	mov	r0, r6
 8003e20:	f3af 8000 	nop.w
 8003e24:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003e28:	4681      	mov	r9, r0
 8003e2a:	d1d8      	bne.n	8003dde <_vfiprintf_r+0x19e>
 8003e2c:	89a3      	ldrh	r3, [r4, #12]
 8003e2e:	065b      	lsls	r3, r3, #25
 8003e30:	f53f af7d 	bmi.w	8003d2e <_vfiprintf_r+0xee>
 8003e34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003e36:	e77c      	b.n	8003d32 <_vfiprintf_r+0xf2>
 8003e38:	ab03      	add	r3, sp, #12
 8003e3a:	9300      	str	r3, [sp, #0]
 8003e3c:	4622      	mov	r2, r4
 8003e3e:	4b0a      	ldr	r3, [pc, #40]	; (8003e68 <_vfiprintf_r+0x228>)
 8003e40:	a904      	add	r1, sp, #16
 8003e42:	4630      	mov	r0, r6
 8003e44:	f000 f888 	bl	8003f58 <_printf_i>
 8003e48:	e7ec      	b.n	8003e24 <_vfiprintf_r+0x1e4>
 8003e4a:	bf00      	nop
 8003e4c:	080043c0 	.word	0x080043c0
 8003e50:	08004400 	.word	0x08004400
 8003e54:	080043e0 	.word	0x080043e0
 8003e58:	080043a0 	.word	0x080043a0
 8003e5c:	08004406 	.word	0x08004406
 8003e60:	0800440a 	.word	0x0800440a
 8003e64:	00000000 	.word	0x00000000
 8003e68:	08003c1d 	.word	0x08003c1d

08003e6c <_printf_common>:
 8003e6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e70:	4691      	mov	r9, r2
 8003e72:	461f      	mov	r7, r3
 8003e74:	688a      	ldr	r2, [r1, #8]
 8003e76:	690b      	ldr	r3, [r1, #16]
 8003e78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	bfb8      	it	lt
 8003e80:	4613      	movlt	r3, r2
 8003e82:	f8c9 3000 	str.w	r3, [r9]
 8003e86:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003e8a:	4606      	mov	r6, r0
 8003e8c:	460c      	mov	r4, r1
 8003e8e:	b112      	cbz	r2, 8003e96 <_printf_common+0x2a>
 8003e90:	3301      	adds	r3, #1
 8003e92:	f8c9 3000 	str.w	r3, [r9]
 8003e96:	6823      	ldr	r3, [r4, #0]
 8003e98:	0699      	lsls	r1, r3, #26
 8003e9a:	bf42      	ittt	mi
 8003e9c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003ea0:	3302      	addmi	r3, #2
 8003ea2:	f8c9 3000 	strmi.w	r3, [r9]
 8003ea6:	6825      	ldr	r5, [r4, #0]
 8003ea8:	f015 0506 	ands.w	r5, r5, #6
 8003eac:	d107      	bne.n	8003ebe <_printf_common+0x52>
 8003eae:	f104 0a19 	add.w	sl, r4, #25
 8003eb2:	68e3      	ldr	r3, [r4, #12]
 8003eb4:	f8d9 2000 	ldr.w	r2, [r9]
 8003eb8:	1a9b      	subs	r3, r3, r2
 8003eba:	429d      	cmp	r5, r3
 8003ebc:	db29      	blt.n	8003f12 <_printf_common+0xa6>
 8003ebe:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003ec2:	6822      	ldr	r2, [r4, #0]
 8003ec4:	3300      	adds	r3, #0
 8003ec6:	bf18      	it	ne
 8003ec8:	2301      	movne	r3, #1
 8003eca:	0692      	lsls	r2, r2, #26
 8003ecc:	d42e      	bmi.n	8003f2c <_printf_common+0xc0>
 8003ece:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003ed2:	4639      	mov	r1, r7
 8003ed4:	4630      	mov	r0, r6
 8003ed6:	47c0      	blx	r8
 8003ed8:	3001      	adds	r0, #1
 8003eda:	d021      	beq.n	8003f20 <_printf_common+0xb4>
 8003edc:	6823      	ldr	r3, [r4, #0]
 8003ede:	68e5      	ldr	r5, [r4, #12]
 8003ee0:	f8d9 2000 	ldr.w	r2, [r9]
 8003ee4:	f003 0306 	and.w	r3, r3, #6
 8003ee8:	2b04      	cmp	r3, #4
 8003eea:	bf08      	it	eq
 8003eec:	1aad      	subeq	r5, r5, r2
 8003eee:	68a3      	ldr	r3, [r4, #8]
 8003ef0:	6922      	ldr	r2, [r4, #16]
 8003ef2:	bf0c      	ite	eq
 8003ef4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003ef8:	2500      	movne	r5, #0
 8003efa:	4293      	cmp	r3, r2
 8003efc:	bfc4      	itt	gt
 8003efe:	1a9b      	subgt	r3, r3, r2
 8003f00:	18ed      	addgt	r5, r5, r3
 8003f02:	f04f 0900 	mov.w	r9, #0
 8003f06:	341a      	adds	r4, #26
 8003f08:	454d      	cmp	r5, r9
 8003f0a:	d11b      	bne.n	8003f44 <_printf_common+0xd8>
 8003f0c:	2000      	movs	r0, #0
 8003f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f12:	2301      	movs	r3, #1
 8003f14:	4652      	mov	r2, sl
 8003f16:	4639      	mov	r1, r7
 8003f18:	4630      	mov	r0, r6
 8003f1a:	47c0      	blx	r8
 8003f1c:	3001      	adds	r0, #1
 8003f1e:	d103      	bne.n	8003f28 <_printf_common+0xbc>
 8003f20:	f04f 30ff 	mov.w	r0, #4294967295
 8003f24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f28:	3501      	adds	r5, #1
 8003f2a:	e7c2      	b.n	8003eb2 <_printf_common+0x46>
 8003f2c:	18e1      	adds	r1, r4, r3
 8003f2e:	1c5a      	adds	r2, r3, #1
 8003f30:	2030      	movs	r0, #48	; 0x30
 8003f32:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003f36:	4422      	add	r2, r4
 8003f38:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003f3c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003f40:	3302      	adds	r3, #2
 8003f42:	e7c4      	b.n	8003ece <_printf_common+0x62>
 8003f44:	2301      	movs	r3, #1
 8003f46:	4622      	mov	r2, r4
 8003f48:	4639      	mov	r1, r7
 8003f4a:	4630      	mov	r0, r6
 8003f4c:	47c0      	blx	r8
 8003f4e:	3001      	adds	r0, #1
 8003f50:	d0e6      	beq.n	8003f20 <_printf_common+0xb4>
 8003f52:	f109 0901 	add.w	r9, r9, #1
 8003f56:	e7d7      	b.n	8003f08 <_printf_common+0x9c>

08003f58 <_printf_i>:
 8003f58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003f5c:	4617      	mov	r7, r2
 8003f5e:	7e0a      	ldrb	r2, [r1, #24]
 8003f60:	b085      	sub	sp, #20
 8003f62:	2a6e      	cmp	r2, #110	; 0x6e
 8003f64:	4698      	mov	r8, r3
 8003f66:	4606      	mov	r6, r0
 8003f68:	460c      	mov	r4, r1
 8003f6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003f6c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8003f70:	f000 80bc 	beq.w	80040ec <_printf_i+0x194>
 8003f74:	d81a      	bhi.n	8003fac <_printf_i+0x54>
 8003f76:	2a63      	cmp	r2, #99	; 0x63
 8003f78:	d02e      	beq.n	8003fd8 <_printf_i+0x80>
 8003f7a:	d80a      	bhi.n	8003f92 <_printf_i+0x3a>
 8003f7c:	2a00      	cmp	r2, #0
 8003f7e:	f000 80c8 	beq.w	8004112 <_printf_i+0x1ba>
 8003f82:	2a58      	cmp	r2, #88	; 0x58
 8003f84:	f000 808a 	beq.w	800409c <_printf_i+0x144>
 8003f88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003f8c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8003f90:	e02a      	b.n	8003fe8 <_printf_i+0x90>
 8003f92:	2a64      	cmp	r2, #100	; 0x64
 8003f94:	d001      	beq.n	8003f9a <_printf_i+0x42>
 8003f96:	2a69      	cmp	r2, #105	; 0x69
 8003f98:	d1f6      	bne.n	8003f88 <_printf_i+0x30>
 8003f9a:	6821      	ldr	r1, [r4, #0]
 8003f9c:	681a      	ldr	r2, [r3, #0]
 8003f9e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8003fa2:	d023      	beq.n	8003fec <_printf_i+0x94>
 8003fa4:	1d11      	adds	r1, r2, #4
 8003fa6:	6019      	str	r1, [r3, #0]
 8003fa8:	6813      	ldr	r3, [r2, #0]
 8003faa:	e027      	b.n	8003ffc <_printf_i+0xa4>
 8003fac:	2a73      	cmp	r2, #115	; 0x73
 8003fae:	f000 80b4 	beq.w	800411a <_printf_i+0x1c2>
 8003fb2:	d808      	bhi.n	8003fc6 <_printf_i+0x6e>
 8003fb4:	2a6f      	cmp	r2, #111	; 0x6f
 8003fb6:	d02a      	beq.n	800400e <_printf_i+0xb6>
 8003fb8:	2a70      	cmp	r2, #112	; 0x70
 8003fba:	d1e5      	bne.n	8003f88 <_printf_i+0x30>
 8003fbc:	680a      	ldr	r2, [r1, #0]
 8003fbe:	f042 0220 	orr.w	r2, r2, #32
 8003fc2:	600a      	str	r2, [r1, #0]
 8003fc4:	e003      	b.n	8003fce <_printf_i+0x76>
 8003fc6:	2a75      	cmp	r2, #117	; 0x75
 8003fc8:	d021      	beq.n	800400e <_printf_i+0xb6>
 8003fca:	2a78      	cmp	r2, #120	; 0x78
 8003fcc:	d1dc      	bne.n	8003f88 <_printf_i+0x30>
 8003fce:	2278      	movs	r2, #120	; 0x78
 8003fd0:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8003fd4:	496e      	ldr	r1, [pc, #440]	; (8004190 <_printf_i+0x238>)
 8003fd6:	e064      	b.n	80040a2 <_printf_i+0x14a>
 8003fd8:	681a      	ldr	r2, [r3, #0]
 8003fda:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8003fde:	1d11      	adds	r1, r2, #4
 8003fe0:	6019      	str	r1, [r3, #0]
 8003fe2:	6813      	ldr	r3, [r2, #0]
 8003fe4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003fe8:	2301      	movs	r3, #1
 8003fea:	e0a3      	b.n	8004134 <_printf_i+0x1dc>
 8003fec:	f011 0f40 	tst.w	r1, #64	; 0x40
 8003ff0:	f102 0104 	add.w	r1, r2, #4
 8003ff4:	6019      	str	r1, [r3, #0]
 8003ff6:	d0d7      	beq.n	8003fa8 <_printf_i+0x50>
 8003ff8:	f9b2 3000 	ldrsh.w	r3, [r2]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	da03      	bge.n	8004008 <_printf_i+0xb0>
 8004000:	222d      	movs	r2, #45	; 0x2d
 8004002:	425b      	negs	r3, r3
 8004004:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004008:	4962      	ldr	r1, [pc, #392]	; (8004194 <_printf_i+0x23c>)
 800400a:	220a      	movs	r2, #10
 800400c:	e017      	b.n	800403e <_printf_i+0xe6>
 800400e:	6820      	ldr	r0, [r4, #0]
 8004010:	6819      	ldr	r1, [r3, #0]
 8004012:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004016:	d003      	beq.n	8004020 <_printf_i+0xc8>
 8004018:	1d08      	adds	r0, r1, #4
 800401a:	6018      	str	r0, [r3, #0]
 800401c:	680b      	ldr	r3, [r1, #0]
 800401e:	e006      	b.n	800402e <_printf_i+0xd6>
 8004020:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004024:	f101 0004 	add.w	r0, r1, #4
 8004028:	6018      	str	r0, [r3, #0]
 800402a:	d0f7      	beq.n	800401c <_printf_i+0xc4>
 800402c:	880b      	ldrh	r3, [r1, #0]
 800402e:	4959      	ldr	r1, [pc, #356]	; (8004194 <_printf_i+0x23c>)
 8004030:	2a6f      	cmp	r2, #111	; 0x6f
 8004032:	bf14      	ite	ne
 8004034:	220a      	movne	r2, #10
 8004036:	2208      	moveq	r2, #8
 8004038:	2000      	movs	r0, #0
 800403a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800403e:	6865      	ldr	r5, [r4, #4]
 8004040:	60a5      	str	r5, [r4, #8]
 8004042:	2d00      	cmp	r5, #0
 8004044:	f2c0 809c 	blt.w	8004180 <_printf_i+0x228>
 8004048:	6820      	ldr	r0, [r4, #0]
 800404a:	f020 0004 	bic.w	r0, r0, #4
 800404e:	6020      	str	r0, [r4, #0]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d13f      	bne.n	80040d4 <_printf_i+0x17c>
 8004054:	2d00      	cmp	r5, #0
 8004056:	f040 8095 	bne.w	8004184 <_printf_i+0x22c>
 800405a:	4675      	mov	r5, lr
 800405c:	2a08      	cmp	r2, #8
 800405e:	d10b      	bne.n	8004078 <_printf_i+0x120>
 8004060:	6823      	ldr	r3, [r4, #0]
 8004062:	07da      	lsls	r2, r3, #31
 8004064:	d508      	bpl.n	8004078 <_printf_i+0x120>
 8004066:	6923      	ldr	r3, [r4, #16]
 8004068:	6862      	ldr	r2, [r4, #4]
 800406a:	429a      	cmp	r2, r3
 800406c:	bfde      	ittt	le
 800406e:	2330      	movle	r3, #48	; 0x30
 8004070:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004074:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004078:	ebae 0305 	sub.w	r3, lr, r5
 800407c:	6123      	str	r3, [r4, #16]
 800407e:	f8cd 8000 	str.w	r8, [sp]
 8004082:	463b      	mov	r3, r7
 8004084:	aa03      	add	r2, sp, #12
 8004086:	4621      	mov	r1, r4
 8004088:	4630      	mov	r0, r6
 800408a:	f7ff feef 	bl	8003e6c <_printf_common>
 800408e:	3001      	adds	r0, #1
 8004090:	d155      	bne.n	800413e <_printf_i+0x1e6>
 8004092:	f04f 30ff 	mov.w	r0, #4294967295
 8004096:	b005      	add	sp, #20
 8004098:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800409c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80040a0:	493c      	ldr	r1, [pc, #240]	; (8004194 <_printf_i+0x23c>)
 80040a2:	6822      	ldr	r2, [r4, #0]
 80040a4:	6818      	ldr	r0, [r3, #0]
 80040a6:	f012 0f80 	tst.w	r2, #128	; 0x80
 80040aa:	f100 0504 	add.w	r5, r0, #4
 80040ae:	601d      	str	r5, [r3, #0]
 80040b0:	d001      	beq.n	80040b6 <_printf_i+0x15e>
 80040b2:	6803      	ldr	r3, [r0, #0]
 80040b4:	e002      	b.n	80040bc <_printf_i+0x164>
 80040b6:	0655      	lsls	r5, r2, #25
 80040b8:	d5fb      	bpl.n	80040b2 <_printf_i+0x15a>
 80040ba:	8803      	ldrh	r3, [r0, #0]
 80040bc:	07d0      	lsls	r0, r2, #31
 80040be:	bf44      	itt	mi
 80040c0:	f042 0220 	orrmi.w	r2, r2, #32
 80040c4:	6022      	strmi	r2, [r4, #0]
 80040c6:	b91b      	cbnz	r3, 80040d0 <_printf_i+0x178>
 80040c8:	6822      	ldr	r2, [r4, #0]
 80040ca:	f022 0220 	bic.w	r2, r2, #32
 80040ce:	6022      	str	r2, [r4, #0]
 80040d0:	2210      	movs	r2, #16
 80040d2:	e7b1      	b.n	8004038 <_printf_i+0xe0>
 80040d4:	4675      	mov	r5, lr
 80040d6:	fbb3 f0f2 	udiv	r0, r3, r2
 80040da:	fb02 3310 	mls	r3, r2, r0, r3
 80040de:	5ccb      	ldrb	r3, [r1, r3]
 80040e0:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80040e4:	4603      	mov	r3, r0
 80040e6:	2800      	cmp	r0, #0
 80040e8:	d1f5      	bne.n	80040d6 <_printf_i+0x17e>
 80040ea:	e7b7      	b.n	800405c <_printf_i+0x104>
 80040ec:	6808      	ldr	r0, [r1, #0]
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	6949      	ldr	r1, [r1, #20]
 80040f2:	f010 0f80 	tst.w	r0, #128	; 0x80
 80040f6:	d004      	beq.n	8004102 <_printf_i+0x1aa>
 80040f8:	1d10      	adds	r0, r2, #4
 80040fa:	6018      	str	r0, [r3, #0]
 80040fc:	6813      	ldr	r3, [r2, #0]
 80040fe:	6019      	str	r1, [r3, #0]
 8004100:	e007      	b.n	8004112 <_printf_i+0x1ba>
 8004102:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004106:	f102 0004 	add.w	r0, r2, #4
 800410a:	6018      	str	r0, [r3, #0]
 800410c:	6813      	ldr	r3, [r2, #0]
 800410e:	d0f6      	beq.n	80040fe <_printf_i+0x1a6>
 8004110:	8019      	strh	r1, [r3, #0]
 8004112:	2300      	movs	r3, #0
 8004114:	6123      	str	r3, [r4, #16]
 8004116:	4675      	mov	r5, lr
 8004118:	e7b1      	b.n	800407e <_printf_i+0x126>
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	1d11      	adds	r1, r2, #4
 800411e:	6019      	str	r1, [r3, #0]
 8004120:	6815      	ldr	r5, [r2, #0]
 8004122:	6862      	ldr	r2, [r4, #4]
 8004124:	2100      	movs	r1, #0
 8004126:	4628      	mov	r0, r5
 8004128:	f7fc f862 	bl	80001f0 <memchr>
 800412c:	b108      	cbz	r0, 8004132 <_printf_i+0x1da>
 800412e:	1b40      	subs	r0, r0, r5
 8004130:	6060      	str	r0, [r4, #4]
 8004132:	6863      	ldr	r3, [r4, #4]
 8004134:	6123      	str	r3, [r4, #16]
 8004136:	2300      	movs	r3, #0
 8004138:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800413c:	e79f      	b.n	800407e <_printf_i+0x126>
 800413e:	6923      	ldr	r3, [r4, #16]
 8004140:	462a      	mov	r2, r5
 8004142:	4639      	mov	r1, r7
 8004144:	4630      	mov	r0, r6
 8004146:	47c0      	blx	r8
 8004148:	3001      	adds	r0, #1
 800414a:	d0a2      	beq.n	8004092 <_printf_i+0x13a>
 800414c:	6823      	ldr	r3, [r4, #0]
 800414e:	079b      	lsls	r3, r3, #30
 8004150:	d507      	bpl.n	8004162 <_printf_i+0x20a>
 8004152:	2500      	movs	r5, #0
 8004154:	f104 0919 	add.w	r9, r4, #25
 8004158:	68e3      	ldr	r3, [r4, #12]
 800415a:	9a03      	ldr	r2, [sp, #12]
 800415c:	1a9b      	subs	r3, r3, r2
 800415e:	429d      	cmp	r5, r3
 8004160:	db05      	blt.n	800416e <_printf_i+0x216>
 8004162:	68e0      	ldr	r0, [r4, #12]
 8004164:	9b03      	ldr	r3, [sp, #12]
 8004166:	4298      	cmp	r0, r3
 8004168:	bfb8      	it	lt
 800416a:	4618      	movlt	r0, r3
 800416c:	e793      	b.n	8004096 <_printf_i+0x13e>
 800416e:	2301      	movs	r3, #1
 8004170:	464a      	mov	r2, r9
 8004172:	4639      	mov	r1, r7
 8004174:	4630      	mov	r0, r6
 8004176:	47c0      	blx	r8
 8004178:	3001      	adds	r0, #1
 800417a:	d08a      	beq.n	8004092 <_printf_i+0x13a>
 800417c:	3501      	adds	r5, #1
 800417e:	e7eb      	b.n	8004158 <_printf_i+0x200>
 8004180:	2b00      	cmp	r3, #0
 8004182:	d1a7      	bne.n	80040d4 <_printf_i+0x17c>
 8004184:	780b      	ldrb	r3, [r1, #0]
 8004186:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800418a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800418e:	e765      	b.n	800405c <_printf_i+0x104>
 8004190:	08004422 	.word	0x08004422
 8004194:	08004411 	.word	0x08004411

08004198 <_sbrk_r>:
 8004198:	b538      	push	{r3, r4, r5, lr}
 800419a:	4c06      	ldr	r4, [pc, #24]	; (80041b4 <_sbrk_r+0x1c>)
 800419c:	2300      	movs	r3, #0
 800419e:	4605      	mov	r5, r0
 80041a0:	4608      	mov	r0, r1
 80041a2:	6023      	str	r3, [r4, #0]
 80041a4:	f7ff f8b2 	bl	800330c <_sbrk>
 80041a8:	1c43      	adds	r3, r0, #1
 80041aa:	d102      	bne.n	80041b2 <_sbrk_r+0x1a>
 80041ac:	6823      	ldr	r3, [r4, #0]
 80041ae:	b103      	cbz	r3, 80041b2 <_sbrk_r+0x1a>
 80041b0:	602b      	str	r3, [r5, #0]
 80041b2:	bd38      	pop	{r3, r4, r5, pc}
 80041b4:	20000690 	.word	0x20000690

080041b8 <__sread>:
 80041b8:	b510      	push	{r4, lr}
 80041ba:	460c      	mov	r4, r1
 80041bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041c0:	f000 f896 	bl	80042f0 <_read_r>
 80041c4:	2800      	cmp	r0, #0
 80041c6:	bfab      	itete	ge
 80041c8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80041ca:	89a3      	ldrhlt	r3, [r4, #12]
 80041cc:	181b      	addge	r3, r3, r0
 80041ce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80041d2:	bfac      	ite	ge
 80041d4:	6563      	strge	r3, [r4, #84]	; 0x54
 80041d6:	81a3      	strhlt	r3, [r4, #12]
 80041d8:	bd10      	pop	{r4, pc}

080041da <__swrite>:
 80041da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80041de:	461f      	mov	r7, r3
 80041e0:	898b      	ldrh	r3, [r1, #12]
 80041e2:	05db      	lsls	r3, r3, #23
 80041e4:	4605      	mov	r5, r0
 80041e6:	460c      	mov	r4, r1
 80041e8:	4616      	mov	r6, r2
 80041ea:	d505      	bpl.n	80041f8 <__swrite+0x1e>
 80041ec:	2302      	movs	r3, #2
 80041ee:	2200      	movs	r2, #0
 80041f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041f4:	f000 f868 	bl	80042c8 <_lseek_r>
 80041f8:	89a3      	ldrh	r3, [r4, #12]
 80041fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80041fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004202:	81a3      	strh	r3, [r4, #12]
 8004204:	4632      	mov	r2, r6
 8004206:	463b      	mov	r3, r7
 8004208:	4628      	mov	r0, r5
 800420a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800420e:	f000 b817 	b.w	8004240 <_write_r>

08004212 <__sseek>:
 8004212:	b510      	push	{r4, lr}
 8004214:	460c      	mov	r4, r1
 8004216:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800421a:	f000 f855 	bl	80042c8 <_lseek_r>
 800421e:	1c43      	adds	r3, r0, #1
 8004220:	89a3      	ldrh	r3, [r4, #12]
 8004222:	bf15      	itete	ne
 8004224:	6560      	strne	r0, [r4, #84]	; 0x54
 8004226:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800422a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800422e:	81a3      	strheq	r3, [r4, #12]
 8004230:	bf18      	it	ne
 8004232:	81a3      	strhne	r3, [r4, #12]
 8004234:	bd10      	pop	{r4, pc}

08004236 <__sclose>:
 8004236:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800423a:	f000 b813 	b.w	8004264 <_close_r>
	...

08004240 <_write_r>:
 8004240:	b538      	push	{r3, r4, r5, lr}
 8004242:	4c07      	ldr	r4, [pc, #28]	; (8004260 <_write_r+0x20>)
 8004244:	4605      	mov	r5, r0
 8004246:	4608      	mov	r0, r1
 8004248:	4611      	mov	r1, r2
 800424a:	2200      	movs	r2, #0
 800424c:	6022      	str	r2, [r4, #0]
 800424e:	461a      	mov	r2, r3
 8004250:	f7ff f84e 	bl	80032f0 <_write>
 8004254:	1c43      	adds	r3, r0, #1
 8004256:	d102      	bne.n	800425e <_write_r+0x1e>
 8004258:	6823      	ldr	r3, [r4, #0]
 800425a:	b103      	cbz	r3, 800425e <_write_r+0x1e>
 800425c:	602b      	str	r3, [r5, #0]
 800425e:	bd38      	pop	{r3, r4, r5, pc}
 8004260:	20000690 	.word	0x20000690

08004264 <_close_r>:
 8004264:	b538      	push	{r3, r4, r5, lr}
 8004266:	4c06      	ldr	r4, [pc, #24]	; (8004280 <_close_r+0x1c>)
 8004268:	2300      	movs	r3, #0
 800426a:	4605      	mov	r5, r0
 800426c:	4608      	mov	r0, r1
 800426e:	6023      	str	r3, [r4, #0]
 8004270:	f7ff f866 	bl	8003340 <_close>
 8004274:	1c43      	adds	r3, r0, #1
 8004276:	d102      	bne.n	800427e <_close_r+0x1a>
 8004278:	6823      	ldr	r3, [r4, #0]
 800427a:	b103      	cbz	r3, 800427e <_close_r+0x1a>
 800427c:	602b      	str	r3, [r5, #0]
 800427e:	bd38      	pop	{r3, r4, r5, pc}
 8004280:	20000690 	.word	0x20000690

08004284 <_fstat_r>:
 8004284:	b538      	push	{r3, r4, r5, lr}
 8004286:	4c07      	ldr	r4, [pc, #28]	; (80042a4 <_fstat_r+0x20>)
 8004288:	2300      	movs	r3, #0
 800428a:	4605      	mov	r5, r0
 800428c:	4608      	mov	r0, r1
 800428e:	4611      	mov	r1, r2
 8004290:	6023      	str	r3, [r4, #0]
 8004292:	f7ff f858 	bl	8003346 <_fstat>
 8004296:	1c43      	adds	r3, r0, #1
 8004298:	d102      	bne.n	80042a0 <_fstat_r+0x1c>
 800429a:	6823      	ldr	r3, [r4, #0]
 800429c:	b103      	cbz	r3, 80042a0 <_fstat_r+0x1c>
 800429e:	602b      	str	r3, [r5, #0]
 80042a0:	bd38      	pop	{r3, r4, r5, pc}
 80042a2:	bf00      	nop
 80042a4:	20000690 	.word	0x20000690

080042a8 <_isatty_r>:
 80042a8:	b538      	push	{r3, r4, r5, lr}
 80042aa:	4c06      	ldr	r4, [pc, #24]	; (80042c4 <_isatty_r+0x1c>)
 80042ac:	2300      	movs	r3, #0
 80042ae:	4605      	mov	r5, r0
 80042b0:	4608      	mov	r0, r1
 80042b2:	6023      	str	r3, [r4, #0]
 80042b4:	f7ff f84c 	bl	8003350 <_isatty>
 80042b8:	1c43      	adds	r3, r0, #1
 80042ba:	d102      	bne.n	80042c2 <_isatty_r+0x1a>
 80042bc:	6823      	ldr	r3, [r4, #0]
 80042be:	b103      	cbz	r3, 80042c2 <_isatty_r+0x1a>
 80042c0:	602b      	str	r3, [r5, #0]
 80042c2:	bd38      	pop	{r3, r4, r5, pc}
 80042c4:	20000690 	.word	0x20000690

080042c8 <_lseek_r>:
 80042c8:	b538      	push	{r3, r4, r5, lr}
 80042ca:	4c07      	ldr	r4, [pc, #28]	; (80042e8 <_lseek_r+0x20>)
 80042cc:	4605      	mov	r5, r0
 80042ce:	4608      	mov	r0, r1
 80042d0:	4611      	mov	r1, r2
 80042d2:	2200      	movs	r2, #0
 80042d4:	6022      	str	r2, [r4, #0]
 80042d6:	461a      	mov	r2, r3
 80042d8:	f7ff f83c 	bl	8003354 <_lseek>
 80042dc:	1c43      	adds	r3, r0, #1
 80042de:	d102      	bne.n	80042e6 <_lseek_r+0x1e>
 80042e0:	6823      	ldr	r3, [r4, #0]
 80042e2:	b103      	cbz	r3, 80042e6 <_lseek_r+0x1e>
 80042e4:	602b      	str	r3, [r5, #0]
 80042e6:	bd38      	pop	{r3, r4, r5, pc}
 80042e8:	20000690 	.word	0x20000690

080042ec <__malloc_lock>:
 80042ec:	4770      	bx	lr

080042ee <__malloc_unlock>:
 80042ee:	4770      	bx	lr

080042f0 <_read_r>:
 80042f0:	b538      	push	{r3, r4, r5, lr}
 80042f2:	4c07      	ldr	r4, [pc, #28]	; (8004310 <_read_r+0x20>)
 80042f4:	4605      	mov	r5, r0
 80042f6:	4608      	mov	r0, r1
 80042f8:	4611      	mov	r1, r2
 80042fa:	2200      	movs	r2, #0
 80042fc:	6022      	str	r2, [r4, #0]
 80042fe:	461a      	mov	r2, r3
 8004300:	f7fe ffe8 	bl	80032d4 <_read>
 8004304:	1c43      	adds	r3, r0, #1
 8004306:	d102      	bne.n	800430e <_read_r+0x1e>
 8004308:	6823      	ldr	r3, [r4, #0]
 800430a:	b103      	cbz	r3, 800430e <_read_r+0x1e>
 800430c:	602b      	str	r3, [r5, #0]
 800430e:	bd38      	pop	{r3, r4, r5, pc}
 8004310:	20000690 	.word	0x20000690

08004314 <_init>:
 8004314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004316:	bf00      	nop
 8004318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800431a:	bc08      	pop	{r3}
 800431c:	469e      	mov	lr, r3
 800431e:	4770      	bx	lr

08004320 <_fini>:
 8004320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004322:	bf00      	nop
 8004324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004326:	bc08      	pop	{r3}
 8004328:	469e      	mov	lr, r3
 800432a:	4770      	bx	lr
