

================================================================
== Synthesis Summary Report of 'bicg'
================================================================
+ General Information: 
    * Date:           Fri Feb 21 05:22:20 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        bicg
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |         Modules         | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |             |            |     |
    |         & Loops         | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |      FF     |     LUT    | URAM|
    +-------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |+ bicg                   |     -|  0.40|     6641|  3.320e+04|         -|     6642|     -|        no|     -|  320 (3%)|   35962 (1%)|  30563 (2%)|    -|
    | + bicg_Pipeline_lprd_1  |     -|  1.31|     2050|  1.025e+04|         -|     2050|     -|        no|     -|         -|     56 (~0%)|  1293 (~0%)|    -|
    |  o lprd_1               |    II|  3.65|     2048|  1.024e+04|        33|       32|    64|       yes|     -|         -|            -|           -|    -|
    | + bicg_Pipeline_lp1     |     -|  0.40|     4098|  2.049e+04|         -|     4098|     -|        no|     -|         -|   4424 (~0%)|  1531 (~0%)|    -|
    |  o lp1                  |    II|  3.65|     4096|  2.048e+04|        64|       64|    64|       yes|     -|         -|            -|           -|    -|
    | + bicg_Pipeline_lp3     |     -|  0.63|      390|  1.950e+03|         -|      390|     -|        no|     -|  151 (1%)|  18924 (~0%)|  14469 (1%)|    -|
    |  o lp3                  |     -|  3.65|      388|  1.940e+03|       326|        1|    64|       yes|     -|         -|            -|           -|    -|
    | + bicg_Pipeline_lpwr    |     -|  2.25|       66|    330.000|         -|       66|     -|        no|     -|         -|     17 (~0%)|    63 (~0%)|    -|
    |  o lpwr                 |     -|  3.65|       64|    320.000|         2|        1|    64|       yes|     -|         -|            -|           -|    -|
    +-------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------+----------+
| Interface      | Bitwidth |
+----------------+----------+
| A_address0     | 12       |
| A_address1     | 12       |
| A_q0           | 32       |
| A_q1           | 32       |
| p_address0     | 6        |
| p_q0           | 32       |
| q_out_address0 | 6        |
| q_out_d0       | 32       |
| r_address0     | 6        |
| r_q0           | 32       |
| s_out_address0 | 6        |
| s_out_d0       | 32       |
+----------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | float*   |
| p        | in        | float*   |
| r        | in        | float*   |
| s_out    | out       | float*   |
| q_out    | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+---------+----------+
| Argument | HW Interface   | HW Type | HW Usage |
+----------+----------------+---------+----------+
| A        | A_address0     | port    | offset   |
| A        | A_ce0          | port    |          |
| A        | A_q0           | port    |          |
| A        | A_address1     | port    | offset   |
| A        | A_ce1          | port    |          |
| A        | A_q1           | port    |          |
| p        | p_address0     | port    | offset   |
| p        | p_ce0          | port    |          |
| p        | p_q0           | port    |          |
| r        | r_address0     | port    | offset   |
| r        | r_ce0          | port    |          |
| r        | r_q0           | port    |          |
| s_out    | s_out_address0 | port    | offset   |
| s_out    | s_out_ce0      | port    |          |
| s_out    | s_out_we0      | port    |          |
| s_out    | s_out_d0       | port    |          |
| q_out    | q_out_address0 | port    | offset   |
| q_out    | q_out_ce0      | port    |          |
| q_out    | q_out_we0      | port    |          |
| q_out    | q_out_d0       | port    |          |
+----------+----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                   | DSP | Pragma | Variable | Op   | Impl    | Latency |
+----------------------------------------+-----+--------+----------+------+---------+---------+
| + bicg                                 | 320 |        |          |      |         |         |
|  + bicg_Pipeline_lprd_1                | 0   |        |          |      |         |         |
|    add_ln13_fu_1761_p2                 | -   |        | add_ln13 | add  | fabric  | 0       |
|  + bicg_Pipeline_lp1                   | 0   |        |          |      |         |         |
|    add_ln23_fu_2178_p2                 | -   |        | add_ln23 | add  | fabric  | 0       |
|  + bicg_Pipeline_lp3                   | 151 |        |          |      |         |         |
|    add_ln29_fu_2113_p2                 | -   |        | add_ln29 | add  | fabric  | 0       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U197 | 2   |        | add1_2   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U198 | 2   |        | add1_3   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U199 | 2   |        | add1_4   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U200 | 2   |        | add1_5   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U201 | 2   |        | add1_6   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U202 | 2   |        | add1_7   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U203 | 2   |        | add1_8   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U204 | 2   |        | add1_9   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U205 | 2   |        | add1_s   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U206 | 2   |        | add1_10  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U207 | 2   |        | add1_11  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U208 | 2   |        | add1_12  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U209 | 2   |        | add1_13  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U210 | 2   |        | add1_14  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U211 | 2   |        | add1_15  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U212 | 2   |        | add1_16  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U213 | 2   |        | add1_17  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U214 | 2   |        | add1_18  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U215 | 2   |        | add1_19  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U216 | 2   |        | add1_20  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U217 | 2   |        | add1_21  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U218 | 2   |        | add1_22  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U219 | 2   |        | add1_23  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U220 | 2   |        | add1_24  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U221 | 2   |        | add1_25  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U222 | 2   |        | add1_26  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U223 | 2   |        | add1_27  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U224 | 2   |        | add1_28  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U225 | 2   |        | add1_29  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U226 | 2   |        | add1_30  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U227 | 2   |        | add1_31  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U228 | 2   |        | add1_32  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U229 | 2   |        | add1_33  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U230 | 2   |        | add1_34  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U231 | 2   |        | add1_35  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U232 | 2   |        | add1_36  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U233 | 2   |        | add1_37  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U234 | 2   |        | add1_38  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U235 | 2   |        | add1_39  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U236 | 2   |        | add1_40  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U237 | 2   |        | add1_41  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U238 | 2   |        | add1_42  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U239 | 2   |        | add1_43  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U240 | 2   |        | add1_44  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U241 | 2   |        | add1_45  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U242 | 2   |        | add1_46  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U243 | 2   |        | add1_47  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U244 | 2   |        | add1_48  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U245 | 2   |        | add1_49  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U246 | 2   |        | add1_50  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U247 | 2   |        | add1_51  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U248 | 2   |        | add1_52  | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U249 | 2   |        | add1_53  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U314  | 3   |        | mul1_54  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U250 | 2   |        | add1_54  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U315  | 3   |        | mul1_55  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U251 | 2   |        | add1_55  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U316  | 3   |        | mul1_56  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U252 | 2   |        | add1_56  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U317  | 3   |        | mul1_57  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U253 | 2   |        | add1_57  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U318  | 3   |        | mul1_58  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U254 | 2   |        | add1_58  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U319  | 3   |        | mul1_59  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U255 | 2   |        | add1_59  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U320  | 3   |        | mul1_60  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U256 | 2   |        | add1_60  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U321  | 3   |        | mul1_61  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U257 | 2   |        | add1_61  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U322  | 3   |        | mul1_62  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U258 | 2   |        | add1_62  | fadd | fulldsp | 4       |
|  + bicg_Pipeline_lpwr                  | 0   |        |          |      |         |         |
|    add_ln35_fu_110_p2                  | -   |        | add_ln35 | add  | fabric  | 0       |
+----------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+----------------+------+------+--------+------------+---------+------+---------+
| Name           | BRAM | URAM | Pragma | Variable   | Storage | Impl | Latency |
+----------------+------+------+--------+------------+---------+------+---------+
| + bicg         | 0    | 0    |        |            |         |      |         |
|   buff_A_0_U   | -    | -    |        | buff_A_0   | ram_1p  | auto | 1       |
|   buff_A_1_U   | -    | -    |        | buff_A_1   | ram_1p  | auto | 1       |
|   buff_A_2_U   | -    | -    |        | buff_A_2   | ram_1p  | auto | 1       |
|   buff_A_3_U   | -    | -    |        | buff_A_3   | ram_1p  | auto | 1       |
|   buff_A_4_U   | -    | -    |        | buff_A_4   | ram_1p  | auto | 1       |
|   buff_A_5_U   | -    | -    |        | buff_A_5   | ram_1p  | auto | 1       |
|   buff_A_6_U   | -    | -    |        | buff_A_6   | ram_1p  | auto | 1       |
|   buff_A_7_U   | -    | -    |        | buff_A_7   | ram_1p  | auto | 1       |
|   buff_A_8_U   | -    | -    |        | buff_A_8   | ram_1p  | auto | 1       |
|   buff_A_9_U   | -    | -    |        | buff_A_9   | ram_1p  | auto | 1       |
|   buff_A_10_U  | -    | -    |        | buff_A_10  | ram_1p  | auto | 1       |
|   buff_A_11_U  | -    | -    |        | buff_A_11  | ram_1p  | auto | 1       |
|   buff_A_12_U  | -    | -    |        | buff_A_12  | ram_1p  | auto | 1       |
|   buff_A_13_U  | -    | -    |        | buff_A_13  | ram_1p  | auto | 1       |
|   buff_A_14_U  | -    | -    |        | buff_A_14  | ram_1p  | auto | 1       |
|   buff_A_15_U  | -    | -    |        | buff_A_15  | ram_1p  | auto | 1       |
|   buff_A_16_U  | -    | -    |        | buff_A_16  | ram_1p  | auto | 1       |
|   buff_A_17_U  | -    | -    |        | buff_A_17  | ram_1p  | auto | 1       |
|   buff_A_18_U  | -    | -    |        | buff_A_18  | ram_1p  | auto | 1       |
|   buff_A_19_U  | -    | -    |        | buff_A_19  | ram_1p  | auto | 1       |
|   buff_A_20_U  | -    | -    |        | buff_A_20  | ram_1p  | auto | 1       |
|   buff_A_21_U  | -    | -    |        | buff_A_21  | ram_1p  | auto | 1       |
|   buff_A_22_U  | -    | -    |        | buff_A_22  | ram_1p  | auto | 1       |
|   buff_A_23_U  | -    | -    |        | buff_A_23  | ram_1p  | auto | 1       |
|   buff_A_24_U  | -    | -    |        | buff_A_24  | ram_1p  | auto | 1       |
|   buff_A_25_U  | -    | -    |        | buff_A_25  | ram_1p  | auto | 1       |
|   buff_A_26_U  | -    | -    |        | buff_A_26  | ram_1p  | auto | 1       |
|   buff_A_27_U  | -    | -    |        | buff_A_27  | ram_1p  | auto | 1       |
|   buff_A_28_U  | -    | -    |        | buff_A_28  | ram_1p  | auto | 1       |
|   buff_A_29_U  | -    | -    |        | buff_A_29  | ram_1p  | auto | 1       |
|   buff_A_30_U  | -    | -    |        | buff_A_30  | ram_1p  | auto | 1       |
|   buff_A_31_U  | -    | -    |        | buff_A_31  | ram_1p  | auto | 1       |
|   buff_A_32_U  | -    | -    |        | buff_A_32  | ram_1p  | auto | 1       |
|   buff_A_33_U  | -    | -    |        | buff_A_33  | ram_1p  | auto | 1       |
|   buff_A_34_U  | -    | -    |        | buff_A_34  | ram_1p  | auto | 1       |
|   buff_A_35_U  | -    | -    |        | buff_A_35  | ram_1p  | auto | 1       |
|   buff_A_36_U  | -    | -    |        | buff_A_36  | ram_1p  | auto | 1       |
|   buff_A_37_U  | -    | -    |        | buff_A_37  | ram_1p  | auto | 1       |
|   buff_A_38_U  | -    | -    |        | buff_A_38  | ram_1p  | auto | 1       |
|   buff_A_39_U  | -    | -    |        | buff_A_39  | ram_1p  | auto | 1       |
|   buff_A_40_U  | -    | -    |        | buff_A_40  | ram_1p  | auto | 1       |
|   buff_A_41_U  | -    | -    |        | buff_A_41  | ram_1p  | auto | 1       |
|   buff_A_42_U  | -    | -    |        | buff_A_42  | ram_1p  | auto | 1       |
|   buff_A_43_U  | -    | -    |        | buff_A_43  | ram_1p  | auto | 1       |
|   buff_A_44_U  | -    | -    |        | buff_A_44  | ram_1p  | auto | 1       |
|   buff_A_45_U  | -    | -    |        | buff_A_45  | ram_1p  | auto | 1       |
|   buff_A_46_U  | -    | -    |        | buff_A_46  | ram_1p  | auto | 1       |
|   buff_A_47_U  | -    | -    |        | buff_A_47  | ram_1p  | auto | 1       |
|   buff_A_48_U  | -    | -    |        | buff_A_48  | ram_1p  | auto | 1       |
|   buff_A_49_U  | -    | -    |        | buff_A_49  | ram_1p  | auto | 1       |
|   buff_A_50_U  | -    | -    |        | buff_A_50  | ram_1p  | auto | 1       |
|   buff_A_51_U  | -    | -    |        | buff_A_51  | ram_1p  | auto | 1       |
|   buff_A_52_U  | -    | -    |        | buff_A_52  | ram_1p  | auto | 1       |
|   buff_A_53_U  | -    | -    |        | buff_A_53  | ram_1p  | auto | 1       |
|   buff_A_54_U  | -    | -    |        | buff_A_54  | ram_1p  | auto | 1       |
|   buff_A_55_U  | -    | -    |        | buff_A_55  | ram_1p  | auto | 1       |
|   buff_A_56_U  | -    | -    |        | buff_A_56  | ram_1p  | auto | 1       |
|   buff_A_57_U  | -    | -    |        | buff_A_57  | ram_1p  | auto | 1       |
|   buff_A_58_U  | -    | -    |        | buff_A_58  | ram_1p  | auto | 1       |
|   buff_A_59_U  | -    | -    |        | buff_A_59  | ram_1p  | auto | 1       |
|   buff_A_60_U  | -    | -    |        | buff_A_60  | ram_1p  | auto | 1       |
|   buff_A_61_U  | -    | -    |        | buff_A_61  | ram_1p  | auto | 1       |
|   buff_A_62_U  | -    | -    |        | buff_A_62  | ram_1p  | auto | 1       |
|   buff_A_63_U  | -    | -    |        | buff_A_63  | ram_1p  | auto | 1       |
|   buff_p_U     | -    | -    |        | buff_p     | ram_s2p | auto | 1       |
|   buff_r_U     | -    | -    |        | buff_r     | ram_1p  | auto | 1       |
|   buff_s_out_U | -    | -    |        | buff_s_out | ram_t2p | auto | 1       |
|   buff_q_out_U | -    | -    |        | buff_q_out | ram_s2p | auto | 1       |
+----------------+------+------+--------+------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

