// Seed: 3459590747
module module_0 #(
    parameter id_1 = 32'd84
);
  wire _id_1;
  wire [id_1 : -1  +  id_1] \id_2 ;
  logic id_3;
  ;
endmodule
module module_1 #(
    parameter id_1  = 32'd19,
    parameter id_10 = 32'd24,
    parameter id_3  = 32'd28,
    parameter id_8  = 32'd71
) (
    input tri1 id_0,
    output uwire _id_1,
    input tri0 id_2,
    output tri0 _id_3,
    input wire id_4,
    input wire id_5,
    output wand id_6,
    input tri0 id_7,
    input supply0 _id_8
    , id_12,
    output tri1 id_9,
    input wor _id_10
);
  module_0 modCall_1 ();
  wire [1 : id_10] id_13;
  assign id_3 = id_7;
  struct packed {
    logic [id_3 : id_8] id_14;
    logic ["" : id_10]  id_15;
  } [1 : id_1] id_16;
  assign id_16.id_14 = 1;
endmodule
