

================================================================
== Vitis HLS Report for 'extract_LU'
================================================================
* Date:           Fri Oct 17 17:44:02 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LU_inversion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.322 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    3|    3|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     78|    -|
|Register         |        -|    -|     133|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     133|     80|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+----+---+----+------------+------------+
    | Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+----+---+----+------------+------------+
    |ap_enable_pp0  |       xor|   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+
    |Total          |          |   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_address0               |  20|          4|    4|         16|
    |A_address1               |  20|          4|    4|         16|
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  78|         16|   11|         40|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |A_load_10_reg_138            |  32|   0|   32|          0|
    |A_load_11_reg_153            |  32|   0|   32|          0|
    |A_load_12_reg_158            |  32|   0|   32|          0|
    |A_load_reg_133               |  32|   0|   32|          0|
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 133|   0|  133|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|    extract_LU|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|    extract_LU|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|    extract_LU|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|    extract_LU|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|    extract_LU|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|    extract_LU|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|    extract_LU|  return value|
|ap_return_1  |  out|   32|  ap_ctrl_hs|    extract_LU|  return value|
|ap_return_2  |  out|   32|  ap_ctrl_hs|    extract_LU|  return value|
|ap_return_3  |  out|   32|  ap_ctrl_hs|    extract_LU|  return value|
|ap_return_4  |  out|   32|  ap_ctrl_hs|    extract_LU|  return value|
|ap_return_5  |  out|   32|  ap_ctrl_hs|    extract_LU|  return value|
|A_address0   |  out|    4|   ap_memory|             A|         array|
|A_ce0        |  out|    1|   ap_memory|             A|         array|
|A_q0         |   in|   32|   ap_memory|             A|         array|
|A_address1   |  out|    4|   ap_memory|             A|         array|
|A_ce1        |  out|    1|   ap_memory|             A|         array|
|A_q1         |   in|   32|   ap_memory|             A|         array|
+-------------+-----+-----+------------+--------------+--------------+

