-- VHDL for IBM SMS ALD page 14.71.15.1
-- Title: E ADDRESS REGISTER SET CONTROLS-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/5/2020 1:45:36 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_71_15_1_E_ADDRESS_REGISTER_SET_CONTROLS_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MV_CONS_ADDRESS_ENTRY_E_AR:	 in STD_LOGIC;
		MS_STOPPED_AT_CYCLE_END:	 in STD_LOGIC;
		PS_E_CYCLE_CTRL:	 in STD_LOGIC;
		PS_LOGIC_GATE_S_OR_T:	 in STD_LOGIC;
		PS_E_CYCLE:	 in STD_LOGIC;
		PS_LOGIC_GATE_U_OR_V_OR_W:	 in STD_LOGIC;
		PS_INDEX_REQUIRED:	 in STD_LOGIC;
		PS_INDEX_GATE:	 in STD_LOGIC;
		PS_I_RING_10_TIME:	 in STD_LOGIC;
		PS_2ND_ADDRESS:	 in STD_LOGIC;
		PS_INSN_RO_GATE:	 in STD_LOGIC;
		PS_B_CH_NOT_WM_BIT:	 in STD_LOGIC;
		PS_I_O_COML_AT_LATCH:	 in STD_LOGIC;
		MS_UNIT_CTRL_OP_CODE:	 in STD_LOGIC;
		PS_SET_E_AR:	 out STD_LOGIC);
end ALD_14_71_15_1_E_ADDRESS_REGISTER_SET_CONTROLS_ACC;

architecture behavioral of ALD_14_71_15_1_E_ADDRESS_REGISTER_SET_CONTROLS_ACC is 

	signal OUT_4A_C: STD_LOGIC;
	signal OUT_5B_NoPin: STD_LOGIC;
	signal OUT_5C_NoPin: STD_LOGIC;
	signal OUT_4C_F: STD_LOGIC;
	signal OUT_2C_H: STD_LOGIC;
	signal OUT_5D_C: STD_LOGIC;
	signal OUT_4D_P: STD_LOGIC;
	signal OUT_5E_K: STD_LOGIC;
	signal OUT_5F_D: STD_LOGIC;
	signal OUT_5G_E: STD_LOGIC;
	signal OUT_DOT_4C: STD_LOGIC;
	signal OUT_DOT_5D: STD_LOGIC;
	signal OUT_DOT_5F: STD_LOGIC;

begin

	OUT_4A_C <= NOT(MV_CONS_ADDRESS_ENTRY_E_AR OR MS_STOPPED_AT_CYCLE_END );
	OUT_5B_NoPin <= NOT(PS_E_CYCLE_CTRL AND PS_LOGIC_GATE_S_OR_T );
	OUT_5C_NoPin <= NOT(PS_E_CYCLE AND PS_LOGIC_GATE_U_OR_V_OR_W );
	OUT_4C_F <= NOT(OUT_5B_NoPin AND OUT_5C_NoPin AND OUT_DOT_5D );
	OUT_2C_H <= OUT_DOT_4C;
	OUT_5D_C <= NOT(PS_INDEX_REQUIRED AND PS_INDEX_GATE );
	OUT_4D_P <= NOT(OUT_DOT_5F AND OUT_DOT_5F );
	OUT_5E_K <= NOT(PS_I_RING_10_TIME AND PS_I_O_COML_AT_LATCH );
	OUT_5F_D <= NOT(PS_2ND_ADDRESS AND PS_INSN_RO_GATE );
	OUT_5G_E <= NOT(PS_B_CH_NOT_WM_BIT AND PS_I_O_COML_AT_LATCH AND MS_UNIT_CTRL_OP_CODE );
	OUT_DOT_4C <= OUT_4A_C OR OUT_4C_F OR OUT_4D_P;
	OUT_DOT_5D <= OUT_5D_C OR OUT_5E_K;
	OUT_DOT_5F <= OUT_5F_D OR OUT_5G_E;

	PS_SET_E_AR <= OUT_2C_H;


end;
