# Verilog_Practice

Language: Verilog   
Platform: Vivado 2019.1  
Simulator: Vivado Simulator  
Synthesis: Vivado Synthesis

[01: Random Generator](https://github.com/ZongRuLi/Verilog_Practice/tree/main/01_Random_generator)