Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May 15 18:52:13 2025
| Host         : AlexLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a100t-csg324
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   26          
TIMING-20  Warning   Non-clocked latch               4           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (5)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: ssd1/count_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ssd1/count_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ssd1/count_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.843        0.000                      0                  860        0.170        0.000                      0                  860        3.870        0.000                       0                   187  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.843        0.000                      0                  860        0.170        0.000                      0                  860        3.870        0.000                       0                   187  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 ifetch1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch1/q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 4.373ns (47.668%)  route 4.801ns (52.332%))
  Logic Levels:           22  (CARRY4=15 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.373     4.583    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y75         FDCE                                         r  ifetch1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.433     5.016 f  ifetch1/q_reg[6]/Q
                         net (fo=79, routed)          1.141     6.158    ifetch1/CONV_INTEGER_0[4]
    SLICE_X5Y74          LUT5 (Prop_lut5_I4_O)        0.115     6.273 r  ifetch1/reg_file_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          0.833     7.106    id1/regf/reg_file_reg_r2_0_31_0_5/ADDRA3
    SLICE_X6Y72          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.295     7.401 r  id1/regf/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.455     7.855    ifetch1/rd2[0]
    SLICE_X3Y72          LUT6 (Prop_lut6_I0_O)        0.264     8.119 r  ifetch1/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.313     8.433    ex1/S[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     8.978 r  ex1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.978    ex1/p_2_out_carry_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.076 r  ex1/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.008     9.084    ex1/p_2_out_carry__0_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.182 r  ex1/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.182    ex1/p_2_out_carry__1_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.280 r  ex1/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.280    ex1/p_2_out_carry__2_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.378 r  ex1/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.378    ex1/p_2_out_carry__3_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.476 r  ex1/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.476    ex1/p_2_out_carry__4_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.574 r  ex1/p_2_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.574    ex1/p_2_out_carry__5_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.839 r  ex1/p_2_out_carry__6/O[1]
                         net (fo=3, routed)           0.548    10.386    ex1/data0[29]
    SLICE_X4Y79          LUT4 (Prop_lut4_I0_O)        0.250    10.636 r  ex1/plusOp_carry_i_12/O
                         net (fo=1, routed)           0.223    10.859    ex1/plusOp_carry_i_12_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.105    10.964 r  ex1/plusOp_carry_i_5/O
                         net (fo=30, routed)          0.703    11.668    ex1/plusOp_carry_i_5_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I3_O)        0.105    11.773 r  ex1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.773    ex1/plusOp_carry__0_i_3_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    12.217 r  ex1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.217    ex1/plusOp_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.317 r  ex1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.317    ex1/plusOp_carry__1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.417 r  ex1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.417    ex1/plusOp_carry__2_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.517 r  ex1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.517    ex1/plusOp_carry__3_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.617 r  ex1/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.617    ex1/plusOp_carry__4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.717 r  ex1/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.717    ex1/plusOp_carry__5_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    12.916 r  ex1/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.577    13.492    ifetch1/outmux1[29]
    SLICE_X11Y81         LUT3 (Prop_lut3_I0_O)        0.265    13.757 r  ifetch1/q[31]_i_2/O
                         net (fo=1, routed)           0.000    13.757    ifetch1/d[31]
    SLICE_X11Y81         FDCE                                         r  ifetch1/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.272    14.324    ifetch1/clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  ifetch1/q_reg[31]/C
                         clock pessimism              0.243    14.566    
                         clock uncertainty           -0.035    14.531    
    SLICE_X11Y81         FDCE (Setup_fdce_C_D)        0.069    14.600    ifetch1/q_reg[31]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -13.757    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 ifetch1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch1/q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.078ns  (logic 4.411ns (48.591%)  route 4.667ns (51.409%))
  Logic Levels:           22  (CARRY4=15 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.373     4.583    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y75         FDCE                                         r  ifetch1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.433     5.016 f  ifetch1/q_reg[6]/Q
                         net (fo=79, routed)          1.141     6.158    ifetch1/CONV_INTEGER_0[4]
    SLICE_X5Y74          LUT5 (Prop_lut5_I4_O)        0.115     6.273 r  ifetch1/reg_file_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          0.833     7.106    id1/regf/reg_file_reg_r2_0_31_0_5/ADDRA3
    SLICE_X6Y72          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.295     7.401 r  id1/regf/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.455     7.855    ifetch1/rd2[0]
    SLICE_X3Y72          LUT6 (Prop_lut6_I0_O)        0.264     8.119 r  ifetch1/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.313     8.433    ex1/S[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     8.978 r  ex1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.978    ex1/p_2_out_carry_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.076 r  ex1/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.008     9.084    ex1/p_2_out_carry__0_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.182 r  ex1/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.182    ex1/p_2_out_carry__1_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.280 r  ex1/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.280    ex1/p_2_out_carry__2_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.378 r  ex1/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.378    ex1/p_2_out_carry__3_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.476 r  ex1/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.476    ex1/p_2_out_carry__4_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.574 r  ex1/p_2_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.574    ex1/p_2_out_carry__5_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.839 r  ex1/p_2_out_carry__6/O[1]
                         net (fo=3, routed)           0.548    10.386    ex1/data0[29]
    SLICE_X4Y79          LUT4 (Prop_lut4_I0_O)        0.250    10.636 r  ex1/plusOp_carry_i_12/O
                         net (fo=1, routed)           0.223    10.859    ex1/plusOp_carry_i_12_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.105    10.964 r  ex1/plusOp_carry_i_5/O
                         net (fo=30, routed)          0.703    11.668    ex1/plusOp_carry_i_5_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I3_O)        0.105    11.773 r  ex1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.773    ex1/plusOp_carry__0_i_3_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    12.217 r  ex1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.217    ex1/plusOp_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.317 r  ex1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.317    ex1/plusOp_carry__1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.417 r  ex1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.417    ex1/plusOp_carry__2_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.517 r  ex1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.517    ex1/plusOp_carry__3_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.617 r  ex1/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.617    ex1/plusOp_carry__4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.717 r  ex1/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.717    ex1/plusOp_carry__5_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    12.974 r  ex1/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.443    13.416    ifetch1/outmux1[28]
    SLICE_X11Y81         LUT3 (Prop_lut3_I0_O)        0.245    13.661 r  ifetch1/q[30]_i_1/O
                         net (fo=1, routed)           0.000    13.661    ifetch1/d[30]
    SLICE_X11Y81         FDCE                                         r  ifetch1/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.272    14.324    ifetch1/clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  ifetch1/q_reg[30]/C
                         clock pessimism              0.243    14.566    
                         clock uncertainty           -0.035    14.531    
    SLICE_X11Y81         FDCE (Setup_fdce_C_D)        0.030    14.561    ifetch1/q_reg[30]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                         -13.661    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 ifetch1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch1/q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.033ns  (logic 4.321ns (47.838%)  route 4.712ns (52.162%))
  Logic Levels:           21  (CARRY4=14 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.373     4.583    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y75         FDCE                                         r  ifetch1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.433     5.016 f  ifetch1/q_reg[6]/Q
                         net (fo=79, routed)          1.141     6.158    ifetch1/CONV_INTEGER_0[4]
    SLICE_X5Y74          LUT5 (Prop_lut5_I4_O)        0.115     6.273 r  ifetch1/reg_file_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          0.833     7.106    id1/regf/reg_file_reg_r2_0_31_0_5/ADDRA3
    SLICE_X6Y72          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.295     7.401 r  id1/regf/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.455     7.855    ifetch1/rd2[0]
    SLICE_X3Y72          LUT6 (Prop_lut6_I0_O)        0.264     8.119 r  ifetch1/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.313     8.433    ex1/S[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     8.978 r  ex1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.978    ex1/p_2_out_carry_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.076 r  ex1/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.008     9.084    ex1/p_2_out_carry__0_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.182 r  ex1/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.182    ex1/p_2_out_carry__1_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.280 r  ex1/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.280    ex1/p_2_out_carry__2_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.378 r  ex1/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.378    ex1/p_2_out_carry__3_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.476 r  ex1/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.476    ex1/p_2_out_carry__4_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.574 r  ex1/p_2_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.574    ex1/p_2_out_carry__5_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.839 r  ex1/p_2_out_carry__6/O[1]
                         net (fo=3, routed)           0.548    10.386    ex1/data0[29]
    SLICE_X4Y79          LUT4 (Prop_lut4_I0_O)        0.250    10.636 r  ex1/plusOp_carry_i_12/O
                         net (fo=1, routed)           0.223    10.859    ex1/plusOp_carry_i_12_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.105    10.964 r  ex1/plusOp_carry_i_5/O
                         net (fo=30, routed)          0.703    11.668    ex1/plusOp_carry_i_5_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I3_O)        0.105    11.773 r  ex1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.773    ex1/plusOp_carry__0_i_3_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    12.217 r  ex1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.217    ex1/plusOp_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.317 r  ex1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.317    ex1/plusOp_carry__1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.417 r  ex1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.417    ex1/plusOp_carry__2_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.517 r  ex1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.517    ex1/plusOp_carry__3_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.617 r  ex1/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.617    ex1/plusOp_carry__4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    12.879 r  ex1/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.487    13.366    ifetch1/outmux1[26]
    SLICE_X10Y80         LUT3 (Prop_lut3_I0_O)        0.250    13.616 r  ifetch1/q[28]_i_1/O
                         net (fo=1, routed)           0.000    13.616    ifetch1/d[28]
    SLICE_X10Y80         FDCE                                         r  ifetch1/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.271    14.323    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y80         FDCE                                         r  ifetch1/q_reg[28]/C
                         clock pessimism              0.243    14.565    
                         clock uncertainty           -0.035    14.530    
    SLICE_X10Y80         FDCE (Setup_fdce_C_D)        0.074    14.604    ifetch1/q_reg[28]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -13.616    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 ifetch1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch1/q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 4.326ns (47.785%)  route 4.727ns (52.215%))
  Logic Levels:           22  (CARRY4=15 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.373     4.583    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y75         FDCE                                         r  ifetch1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.433     5.016 f  ifetch1/q_reg[6]/Q
                         net (fo=79, routed)          1.141     6.158    ifetch1/CONV_INTEGER_0[4]
    SLICE_X5Y74          LUT5 (Prop_lut5_I4_O)        0.115     6.273 r  ifetch1/reg_file_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          0.833     7.106    id1/regf/reg_file_reg_r2_0_31_0_5/ADDRA3
    SLICE_X6Y72          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.295     7.401 r  id1/regf/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.455     7.855    ifetch1/rd2[0]
    SLICE_X3Y72          LUT6 (Prop_lut6_I0_O)        0.264     8.119 r  ifetch1/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.313     8.433    ex1/S[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     8.978 r  ex1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.978    ex1/p_2_out_carry_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.076 r  ex1/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.008     9.084    ex1/p_2_out_carry__0_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.182 r  ex1/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.182    ex1/p_2_out_carry__1_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.280 r  ex1/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.280    ex1/p_2_out_carry__2_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.378 r  ex1/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.378    ex1/p_2_out_carry__3_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.476 r  ex1/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.476    ex1/p_2_out_carry__4_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.574 r  ex1/p_2_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.574    ex1/p_2_out_carry__5_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.839 r  ex1/p_2_out_carry__6/O[1]
                         net (fo=3, routed)           0.548    10.386    ex1/data0[29]
    SLICE_X4Y79          LUT4 (Prop_lut4_I0_O)        0.250    10.636 r  ex1/plusOp_carry_i_12/O
                         net (fo=1, routed)           0.223    10.859    ex1/plusOp_carry_i_12_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.105    10.964 r  ex1/plusOp_carry_i_5/O
                         net (fo=30, routed)          0.703    11.668    ex1/plusOp_carry_i_5_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I3_O)        0.105    11.773 r  ex1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.773    ex1/plusOp_carry__0_i_3_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    12.217 r  ex1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.217    ex1/plusOp_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.317 r  ex1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.317    ex1/plusOp_carry__1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.417 r  ex1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.417    ex1/plusOp_carry__2_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.517 r  ex1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.517    ex1/plusOp_carry__3_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.617 r  ex1/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.617    ex1/plusOp_carry__4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.717 r  ex1/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.717    ex1/plusOp_carry__5_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    12.895 r  ex1/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.503    13.397    ifetch1/outmux1[27]
    SLICE_X10Y80         LUT3 (Prop_lut3_I0_O)        0.239    13.636 r  ifetch1/q[29]_i_1/O
                         net (fo=1, routed)           0.000    13.636    ifetch1/d[29]
    SLICE_X10Y80         FDCE                                         r  ifetch1/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.271    14.323    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y80         FDCE                                         r  ifetch1/q_reg[29]/C
                         clock pessimism              0.243    14.565    
                         clock uncertainty           -0.035    14.530    
    SLICE_X10Y80         FDCE (Setup_fdce_C_D)        0.106    14.636    ifetch1/q_reg[29]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                         -13.636    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.120ns  (required time - arrival time)
  Source:                 ifetch1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch1/q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.900ns  (logic 4.311ns (48.440%)  route 4.589ns (51.560%))
  Logic Levels:           21  (CARRY4=14 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.373     4.583    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y75         FDCE                                         r  ifetch1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.433     5.016 f  ifetch1/q_reg[6]/Q
                         net (fo=79, routed)          1.141     6.158    ifetch1/CONV_INTEGER_0[4]
    SLICE_X5Y74          LUT5 (Prop_lut5_I4_O)        0.115     6.273 r  ifetch1/reg_file_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          0.833     7.106    id1/regf/reg_file_reg_r2_0_31_0_5/ADDRA3
    SLICE_X6Y72          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.295     7.401 r  id1/regf/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.455     7.855    ifetch1/rd2[0]
    SLICE_X3Y72          LUT6 (Prop_lut6_I0_O)        0.264     8.119 r  ifetch1/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.313     8.433    ex1/S[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     8.978 r  ex1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.978    ex1/p_2_out_carry_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.076 r  ex1/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.008     9.084    ex1/p_2_out_carry__0_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.182 r  ex1/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.182    ex1/p_2_out_carry__1_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.280 r  ex1/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.280    ex1/p_2_out_carry__2_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.378 r  ex1/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.378    ex1/p_2_out_carry__3_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.476 r  ex1/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.476    ex1/p_2_out_carry__4_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.574 r  ex1/p_2_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.574    ex1/p_2_out_carry__5_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.839 r  ex1/p_2_out_carry__6/O[1]
                         net (fo=3, routed)           0.548    10.386    ex1/data0[29]
    SLICE_X4Y79          LUT4 (Prop_lut4_I0_O)        0.250    10.636 r  ex1/plusOp_carry_i_12/O
                         net (fo=1, routed)           0.223    10.859    ex1/plusOp_carry_i_12_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.105    10.964 r  ex1/plusOp_carry_i_5/O
                         net (fo=30, routed)          0.703    11.668    ex1/plusOp_carry_i_5_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I3_O)        0.105    11.773 r  ex1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.773    ex1/plusOp_carry__0_i_3_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    12.217 r  ex1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.217    ex1/plusOp_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.317 r  ex1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.317    ex1/plusOp_carry__1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.417 r  ex1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.417    ex1/plusOp_carry__2_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.517 r  ex1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.517    ex1/plusOp_carry__3_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.617 r  ex1/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.617    ex1/plusOp_carry__4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    12.874 r  ex1/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.364    13.238    ifetch1/outmux1[24]
    SLICE_X10Y81         LUT6 (Prop_lut6_I0_O)        0.245    13.483 r  ifetch1/q[26]_i_1/O
                         net (fo=1, routed)           0.000    13.483    ifetch1/d[26]
    SLICE_X10Y81         FDCE                                         r  ifetch1/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.272    14.324    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y81         FDCE                                         r  ifetch1/q_reg[26]/C
                         clock pessimism              0.243    14.566    
                         clock uncertainty           -0.035    14.531    
    SLICE_X10Y81         FDCE (Setup_fdce_C_D)        0.072    14.603    ifetch1/q_reg[26]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 ifetch1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch1/q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.827ns  (logic 4.225ns (47.863%)  route 4.602ns (52.137%))
  Logic Levels:           21  (CARRY4=14 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.373     4.583    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y75         FDCE                                         r  ifetch1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.433     5.016 f  ifetch1/q_reg[6]/Q
                         net (fo=79, routed)          1.141     6.158    ifetch1/CONV_INTEGER_0[4]
    SLICE_X5Y74          LUT5 (Prop_lut5_I4_O)        0.115     6.273 r  ifetch1/reg_file_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          0.833     7.106    id1/regf/reg_file_reg_r2_0_31_0_5/ADDRA3
    SLICE_X6Y72          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.295     7.401 r  id1/regf/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.455     7.855    ifetch1/rd2[0]
    SLICE_X3Y72          LUT6 (Prop_lut6_I0_O)        0.264     8.119 r  ifetch1/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.313     8.433    ex1/S[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     8.978 r  ex1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.978    ex1/p_2_out_carry_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.076 r  ex1/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.008     9.084    ex1/p_2_out_carry__0_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.182 r  ex1/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.182    ex1/p_2_out_carry__1_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.280 r  ex1/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.280    ex1/p_2_out_carry__2_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.378 r  ex1/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.378    ex1/p_2_out_carry__3_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.476 r  ex1/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.476    ex1/p_2_out_carry__4_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.574 r  ex1/p_2_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.574    ex1/p_2_out_carry__5_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.839 r  ex1/p_2_out_carry__6/O[1]
                         net (fo=3, routed)           0.548    10.386    ex1/data0[29]
    SLICE_X4Y79          LUT4 (Prop_lut4_I0_O)        0.250    10.636 r  ex1/plusOp_carry_i_12/O
                         net (fo=1, routed)           0.223    10.859    ex1/plusOp_carry_i_12_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.105    10.964 r  ex1/plusOp_carry_i_5/O
                         net (fo=30, routed)          0.703    11.668    ex1/plusOp_carry_i_5_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I3_O)        0.105    11.773 r  ex1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.773    ex1/plusOp_carry__0_i_3_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    12.217 r  ex1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.217    ex1/plusOp_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.317 r  ex1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.317    ex1/plusOp_carry__1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.417 r  ex1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.417    ex1/plusOp_carry__2_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.517 r  ex1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.517    ex1/plusOp_carry__3_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.617 r  ex1/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.617    ex1/plusOp_carry__4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    12.795 r  ex1/plusOp_carry__5/O[0]
                         net (fo=1, routed)           0.378    13.173    ifetch1/outmux1[23]
    SLICE_X10Y80         LUT6 (Prop_lut6_I0_O)        0.238    13.411 r  ifetch1/q[25]_i_1/O
                         net (fo=1, routed)           0.000    13.411    ifetch1/d[25]
    SLICE_X10Y80         FDCE                                         r  ifetch1/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.271    14.323    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y80         FDCE                                         r  ifetch1/q_reg[25]/C
                         clock pessimism              0.243    14.565    
                         clock uncertainty           -0.035    14.530    
    SLICE_X10Y80         FDCE (Setup_fdce_C_D)        0.072    14.602    ifetch1/q_reg[25]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -13.411    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 ifetch1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch1/q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.808ns  (logic 4.221ns (47.922%)  route 4.587ns (52.078%))
  Logic Levels:           20  (CARRY4=13 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 14.322 - 10.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.373     4.583    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y75         FDCE                                         r  ifetch1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.433     5.016 f  ifetch1/q_reg[6]/Q
                         net (fo=79, routed)          1.141     6.158    ifetch1/CONV_INTEGER_0[4]
    SLICE_X5Y74          LUT5 (Prop_lut5_I4_O)        0.115     6.273 r  ifetch1/reg_file_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          0.833     7.106    id1/regf/reg_file_reg_r2_0_31_0_5/ADDRA3
    SLICE_X6Y72          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.295     7.401 r  id1/regf/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.455     7.855    ifetch1/rd2[0]
    SLICE_X3Y72          LUT6 (Prop_lut6_I0_O)        0.264     8.119 r  ifetch1/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.313     8.433    ex1/S[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     8.978 r  ex1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.978    ex1/p_2_out_carry_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.076 r  ex1/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.008     9.084    ex1/p_2_out_carry__0_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.182 r  ex1/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.182    ex1/p_2_out_carry__1_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.280 r  ex1/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.280    ex1/p_2_out_carry__2_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.378 r  ex1/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.378    ex1/p_2_out_carry__3_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.476 r  ex1/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.476    ex1/p_2_out_carry__4_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.574 r  ex1/p_2_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.574    ex1/p_2_out_carry__5_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.839 r  ex1/p_2_out_carry__6/O[1]
                         net (fo=3, routed)           0.548    10.386    ex1/data0[29]
    SLICE_X4Y79          LUT4 (Prop_lut4_I0_O)        0.250    10.636 r  ex1/plusOp_carry_i_12/O
                         net (fo=1, routed)           0.223    10.859    ex1/plusOp_carry_i_12_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.105    10.964 r  ex1/plusOp_carry_i_5/O
                         net (fo=30, routed)          0.703    11.668    ex1/plusOp_carry_i_5_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I3_O)        0.105    11.773 r  ex1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.773    ex1/plusOp_carry__0_i_3_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    12.217 r  ex1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.217    ex1/plusOp_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.317 r  ex1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.317    ex1/plusOp_carry__1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.417 r  ex1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.417    ex1/plusOp_carry__2_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.517 r  ex1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.517    ex1/plusOp_carry__3_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    12.779 r  ex1/plusOp_carry__4/O[3]
                         net (fo=1, routed)           0.363    13.141    ifetch1/outmux1[22]
    SLICE_X10Y79         LUT6 (Prop_lut6_I0_O)        0.250    13.391 r  ifetch1/q[24]_i_1/O
                         net (fo=1, routed)           0.000    13.391    ifetch1/d[24]
    SLICE_X10Y79         FDCE                                         r  ifetch1/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.270    14.322    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y79         FDCE                                         r  ifetch1/q_reg[24]/C
                         clock pessimism              0.243    14.564    
                         clock uncertainty           -0.035    14.529    
    SLICE_X10Y79         FDCE (Setup_fdce_C_D)        0.074    14.603    ifetch1/q_reg[24]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -13.391    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.266ns  (required time - arrival time)
  Source:                 ifetch1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch1/q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.711ns  (logic 4.121ns (47.311%)  route 4.590ns (52.689%))
  Logic Levels:           19  (CARRY4=12 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 14.320 - 10.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.373     4.583    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y75         FDCE                                         r  ifetch1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.433     5.016 f  ifetch1/q_reg[6]/Q
                         net (fo=79, routed)          1.141     6.158    ifetch1/CONV_INTEGER_0[4]
    SLICE_X5Y74          LUT5 (Prop_lut5_I4_O)        0.115     6.273 r  ifetch1/reg_file_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          0.833     7.106    id1/regf/reg_file_reg_r2_0_31_0_5/ADDRA3
    SLICE_X6Y72          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.295     7.401 r  id1/regf/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.455     7.855    ifetch1/rd2[0]
    SLICE_X3Y72          LUT6 (Prop_lut6_I0_O)        0.264     8.119 r  ifetch1/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.313     8.433    ex1/S[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     8.978 r  ex1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.978    ex1/p_2_out_carry_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.076 r  ex1/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.008     9.084    ex1/p_2_out_carry__0_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.182 r  ex1/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.182    ex1/p_2_out_carry__1_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.280 r  ex1/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.280    ex1/p_2_out_carry__2_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.378 r  ex1/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.378    ex1/p_2_out_carry__3_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.476 r  ex1/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.476    ex1/p_2_out_carry__4_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.574 r  ex1/p_2_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.574    ex1/p_2_out_carry__5_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.839 r  ex1/p_2_out_carry__6/O[1]
                         net (fo=3, routed)           0.548    10.386    ex1/data0[29]
    SLICE_X4Y79          LUT4 (Prop_lut4_I0_O)        0.250    10.636 r  ex1/plusOp_carry_i_12/O
                         net (fo=1, routed)           0.223    10.859    ex1/plusOp_carry_i_12_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.105    10.964 r  ex1/plusOp_carry_i_5/O
                         net (fo=30, routed)          0.703    11.668    ex1/plusOp_carry_i_5_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I3_O)        0.105    11.773 r  ex1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.773    ex1/plusOp_carry__0_i_3_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    12.217 r  ex1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.217    ex1/plusOp_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.317 r  ex1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.317    ex1/plusOp_carry__1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.417 r  ex1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.417    ex1/plusOp_carry__2_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    12.679 r  ex1/plusOp_carry__3/O[3]
                         net (fo=1, routed)           0.365    13.044    ifetch1/outmux1[18]
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.250    13.294 r  ifetch1/q[20]_i_1/O
                         net (fo=1, routed)           0.000    13.294    ifetch1/d[20]
    SLICE_X11Y78         FDCE                                         r  ifetch1/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.268    14.320    ifetch1/clk_IBUF_BUFG
    SLICE_X11Y78         FDCE                                         r  ifetch1/q_reg[20]/C
                         clock pessimism              0.243    14.562    
                         clock uncertainty           -0.035    14.527    
    SLICE_X11Y78         FDCE (Setup_fdce_C_D)        0.033    14.560    ifetch1/q_reg[20]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                         -13.294    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.290ns  (required time - arrival time)
  Source:                 ifetch1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch1/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 4.125ns (47.265%)  route 4.602ns (52.735%))
  Logic Levels:           20  (CARRY4=13 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 14.322 - 10.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.373     4.583    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y75         FDCE                                         r  ifetch1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.433     5.016 f  ifetch1/q_reg[6]/Q
                         net (fo=79, routed)          1.141     6.158    ifetch1/CONV_INTEGER_0[4]
    SLICE_X5Y74          LUT5 (Prop_lut5_I4_O)        0.115     6.273 r  ifetch1/reg_file_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          0.833     7.106    id1/regf/reg_file_reg_r2_0_31_0_5/ADDRA3
    SLICE_X6Y72          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.295     7.401 r  id1/regf/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.455     7.855    ifetch1/rd2[0]
    SLICE_X3Y72          LUT6 (Prop_lut6_I0_O)        0.264     8.119 r  ifetch1/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.313     8.433    ex1/S[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     8.978 r  ex1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.978    ex1/p_2_out_carry_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.076 r  ex1/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.008     9.084    ex1/p_2_out_carry__0_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.182 r  ex1/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.182    ex1/p_2_out_carry__1_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.280 r  ex1/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.280    ex1/p_2_out_carry__2_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.378 r  ex1/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.378    ex1/p_2_out_carry__3_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.476 r  ex1/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.476    ex1/p_2_out_carry__4_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.574 r  ex1/p_2_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.574    ex1/p_2_out_carry__5_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.839 r  ex1/p_2_out_carry__6/O[1]
                         net (fo=3, routed)           0.548    10.386    ex1/data0[29]
    SLICE_X4Y79          LUT4 (Prop_lut4_I0_O)        0.250    10.636 r  ex1/plusOp_carry_i_12/O
                         net (fo=1, routed)           0.223    10.859    ex1/plusOp_carry_i_12_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.105    10.964 r  ex1/plusOp_carry_i_5/O
                         net (fo=30, routed)          0.703    11.668    ex1/plusOp_carry_i_5_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I3_O)        0.105    11.773 r  ex1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.773    ex1/plusOp_carry__0_i_3_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    12.217 r  ex1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.217    ex1/plusOp_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.317 r  ex1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.317    ex1/plusOp_carry__1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.417 r  ex1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.417    ex1/plusOp_carry__2_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.517 r  ex1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.517    ex1/plusOp_carry__3_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    12.695 r  ex1/plusOp_carry__4/O[0]
                         net (fo=1, routed)           0.378    13.073    ifetch1/outmux1[19]
    SLICE_X10Y79         LUT6 (Prop_lut6_I0_O)        0.238    13.311 r  ifetch1/q[21]_i_1/O
                         net (fo=1, routed)           0.000    13.311    ifetch1/d[21]
    SLICE_X10Y79         FDCE                                         r  ifetch1/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.270    14.322    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y79         FDCE                                         r  ifetch1/q_reg[21]/C
                         clock pessimism              0.243    14.564    
                         clock uncertainty           -0.035    14.529    
    SLICE_X10Y79         FDCE (Setup_fdce_C_D)        0.072    14.601    ifetch1/q_reg[21]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -13.311    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 ifetch1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch1/q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.729ns  (logic 4.252ns (48.709%)  route 4.477ns (51.291%))
  Logic Levels:           21  (CARRY4=14 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.373     4.583    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y75         FDCE                                         r  ifetch1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.433     5.016 f  ifetch1/q_reg[6]/Q
                         net (fo=79, routed)          1.141     6.158    ifetch1/CONV_INTEGER_0[4]
    SLICE_X5Y74          LUT5 (Prop_lut5_I4_O)        0.115     6.273 r  ifetch1/reg_file_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          0.833     7.106    id1/regf/reg_file_reg_r2_0_31_0_5/ADDRA3
    SLICE_X6Y72          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.295     7.401 r  id1/regf/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.455     7.855    ifetch1/rd2[0]
    SLICE_X3Y72          LUT6 (Prop_lut6_I0_O)        0.264     8.119 r  ifetch1/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.313     8.433    ex1/S[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     8.978 r  ex1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.978    ex1/p_2_out_carry_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.076 r  ex1/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.008     9.084    ex1/p_2_out_carry__0_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.182 r  ex1/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.182    ex1/p_2_out_carry__1_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.280 r  ex1/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.280    ex1/p_2_out_carry__2_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.378 r  ex1/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.378    ex1/p_2_out_carry__3_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.476 r  ex1/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.476    ex1/p_2_out_carry__4_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.574 r  ex1/p_2_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.574    ex1/p_2_out_carry__5_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.839 r  ex1/p_2_out_carry__6/O[1]
                         net (fo=3, routed)           0.548    10.386    ex1/data0[29]
    SLICE_X4Y79          LUT4 (Prop_lut4_I0_O)        0.250    10.636 r  ex1/plusOp_carry_i_12/O
                         net (fo=1, routed)           0.223    10.859    ex1/plusOp_carry_i_12_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.105    10.964 r  ex1/plusOp_carry_i_5/O
                         net (fo=30, routed)          0.703    11.668    ex1/plusOp_carry_i_5_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I3_O)        0.105    11.773 r  ex1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.773    ex1/plusOp_carry__0_i_3_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    12.217 r  ex1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.217    ex1/plusOp_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.317 r  ex1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.317    ex1/plusOp_carry__1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.417 r  ex1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.417    ex1/plusOp_carry__2_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.517 r  ex1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.517    ex1/plusOp_carry__3_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.617 r  ex1/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.617    ex1/plusOp_carry__4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    12.816 r  ex1/plusOp_carry__5/O[2]
                         net (fo=1, routed)           0.253    13.069    ifetch1/outmux1[25]
    SLICE_X10Y80         LUT6 (Prop_lut6_I5_O)        0.244    13.313 r  ifetch1/q[27]_i_1/O
                         net (fo=1, routed)           0.000    13.313    ifetch1/d[27]
    SLICE_X10Y80         FDCE                                         r  ifetch1/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.271    14.323    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y80         FDCE                                         r  ifetch1/q_reg[27]/C
                         clock pessimism              0.243    14.565    
                         clock uncertainty           -0.035    14.530    
    SLICE_X10Y80         FDCE (Setup_fdce_C_D)        0.076    14.606    ifetch1/q_reg[27]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                         -13.313    
  -------------------------------------------------------------------
                         slack                                  1.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 mpg1/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg1/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.136%)  route 0.115ns (44.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.598     1.517    mpg1/clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  mpg1/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  mpg1/q1_reg/Q
                         net (fo=1, routed)           0.115     1.773    mpg1/q1
    SLICE_X1Y84          FDRE                                         r  mpg1/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.871     2.036    mpg1/clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  mpg1/q2_reg/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.070     1.603    mpg1/q2_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ssd1/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.596     1.515    ssd1/clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  ssd1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ssd1/count_reg[10]/Q
                         net (fo=1, routed)           0.118     1.774    ssd1/count_reg[10]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.885 r  ssd1/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.885    ssd1/count_reg[8]_i_1__0_n_5
    SLICE_X0Y69          FDRE                                         r  ssd1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.867     2.032    ssd1/clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  ssd1/count_reg[10]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.105     1.620    ssd1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ssd1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.598     1.517    ssd1/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  ssd1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ssd1/count_reg[2]/Q
                         net (fo=1, routed)           0.118     1.776    ssd1/count_reg_n_0_[2]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.887 r  ssd1/count_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.887    ssd1/count_reg[0]_i_1__0_n_5
    SLICE_X0Y67          FDRE                                         r  ssd1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.869     2.034    ssd1/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  ssd1/count_reg[2]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.105     1.622    ssd1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ssd1/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.597     1.516    ssd1/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  ssd1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  ssd1/count_reg[6]/Q
                         net (fo=1, routed)           0.118     1.775    ssd1/count_reg[6]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.886 r  ssd1/count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.886    ssd1/count_reg[4]_i_1__0_n_5
    SLICE_X0Y68          FDRE                                         r  ssd1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.868     2.033    ssd1/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  ssd1/count_reg[6]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.105     1.621    ssd1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 mpg1/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg1/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.252ns (66.407%)  route 0.127ns (33.593%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.598     1.517    mpg1/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  mpg1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  mpg1/count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.786    mpg1/count_reg[6]
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.897 r  mpg1/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.897    mpg1/count_reg[4]_i_1_n_5
    SLICE_X0Y82          FDRE                                         r  mpg1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.869     2.034    mpg1/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  mpg1/count_reg[6]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    mpg1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 mpg1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg1/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.252ns (66.407%)  route 0.127ns (33.593%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.600     1.519    mpg1/clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  mpg1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  mpg1/count_reg[14]/Q
                         net (fo=2, routed)           0.127     1.788    mpg1/count_reg[14]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.899 r  mpg1/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.899    mpg1/count_reg[12]_i_1_n_5
    SLICE_X0Y84          FDRE                                         r  mpg1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.871     2.036    mpg1/clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  mpg1/count_reg[14]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    mpg1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 mpg1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.252ns (66.297%)  route 0.128ns (33.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.597     1.516    mpg1/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  mpg1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  mpg1/count_reg[2]/Q
                         net (fo=2, routed)           0.128     1.785    mpg1/count_reg[2]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.896 r  mpg1/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.896    mpg1/count_reg[0]_i_1_n_5
    SLICE_X0Y81          FDRE                                         r  mpg1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.868     2.033    mpg1/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  mpg1/count_reg[2]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    mpg1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 mpg1/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg1/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.099%)  route 0.129ns (33.901%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.599     1.518    mpg1/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  mpg1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  mpg1/count_reg[10]/Q
                         net (fo=2, routed)           0.129     1.789    mpg1/count_reg[10]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.900 r  mpg1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.900    mpg1/count_reg[8]_i_1_n_5
    SLICE_X0Y83          FDRE                                         r  mpg1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.870     2.035    mpg1/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  mpg1/count_reg[10]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    mpg1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 ifetch1/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch1/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.539%)  route 0.174ns (45.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.563     1.482    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y76         FDCE                                         r  ifetch1/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDCE (Prop_fdce_C_Q)         0.164     1.646 f  ifetch1/q_reg[2]/Q
                         net (fo=80, routed)          0.174     1.821    ifetch1/CONV_INTEGER_0[0]
    SLICE_X11Y76         LUT6 (Prop_lut6_I2_O)        0.045     1.866 r  ifetch1/q[12]_i_1/O
                         net (fo=1, routed)           0.000     1.866    ifetch1/d[12]
    SLICE_X11Y76         FDCE                                         r  ifetch1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.831     1.996    ifetch1/clk_IBUF_BUFG
    SLICE_X11Y76         FDCE                                         r  ifetch1/q_reg[12]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X11Y76         FDCE (Hold_fdce_C_D)         0.091     1.586    ifetch1/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 ssd1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.252ns (63.803%)  route 0.143ns (36.197%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.595     1.514    ssd1/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  ssd1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  ssd1/count_reg[14]/Q
                         net (fo=62, routed)          0.143     1.798    ssd1/L[14]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.909 r  ssd1/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.909    ssd1/count_reg[12]_i_1__0_n_5
    SLICE_X0Y70          FDRE                                         r  ssd1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.866     2.031    ssd1/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  ssd1/count_reg[14]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.105     1.619    ssd1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X10Y76    ifetch1/q_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X10Y74    ifetch1/q_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y76    ifetch1/q_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y77    ifetch1/q_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y77    ifetch1/q_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X10Y77    ifetch1/q_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X10Y77    ifetch1/q_reg[16]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y78    ifetch1/q_reg[17]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y78    ifetch1/q_reg[18]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y73     id1/regf/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y73     id1/regf/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y73     id1/regf/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y73     id1/regf/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y73     id1/regf/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y73     id1/regf/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y73     id1/regf/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y73     id1/regf/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y73     id1/regf/reg_file_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y73     id1/regf/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y73     id1/regf/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y73     id1/regf/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y73     id1/regf/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y73     id1/regf/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y73     id1/regf/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y73     id1/regf/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y73     id1/regf/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y73     id1/regf/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y73     id1/regf/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y73     id1/regf/reg_file_reg_r1_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            ssd1/outmuxcat_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.498ns  (logic 1.845ns (21.713%)  route 6.653ns (78.287%))
  Logic Levels:           5  (IBUF=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  sw_IBUF[6]_inst/O
                         net (fo=35, routed)          2.634     4.059    ifetch1/sw_IBUF[1]
    SLICE_X4Y82          LUT6 (Prop_lut6_I1_O)        0.105     4.164 r  ifetch1/outmuxcat_reg[1]_i_21/O
                         net (fo=12, routed)          1.787     5.951    ssd1/outmuxcat_reg[0]_i_4_0
    SLICE_X4Y73          LUT6 (Prop_lut6_I2_O)        0.105     6.056 r  ssd1/outmuxcat_reg[0]_i_16/O
                         net (fo=1, routed)           0.957     7.013    ssd1/outmuxcat_reg[0]_i_16_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I5_O)        0.105     7.118 r  ssd1/outmuxcat_reg[0]_i_5/O
                         net (fo=1, routed)           0.678     7.796    ssd1/outmuxcat_reg[0]_i_5_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I3_O)        0.105     7.901 r  ssd1/outmuxcat_reg[0]_i_1/O
                         net (fo=1, routed)           0.597     8.498    ssd1/outmuxcat_reg[0]_i_1_n_0
    SLICE_X12Y78         LDCE                                         r  ssd1/outmuxcat_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            ssd1/outmuxcat_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.224ns  (logic 1.859ns (22.603%)  route 6.365ns (77.397%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.439     1.439 r  sw_IBUF[7]_inst/O
                         net (fo=41, routed)          3.266     4.705    ssd1/sw_IBUF[2]
    SLICE_X5Y76          LUT6 (Prop_lut6_I2_O)        0.105     4.810 r  ssd1/outmuxcat_reg[3]_i_47/O
                         net (fo=4, routed)           0.858     5.668    ssd1/outmuxcat_reg[3]_i_47_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I2_O)        0.105     5.773 r  ssd1/outmuxcat_reg[1]_i_15/O
                         net (fo=1, routed)           0.683     6.456    ssd1/outmuxcat_reg[1]_i_15_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I0_O)        0.105     6.561 r  ssd1/outmuxcat_reg[1]_i_4/O
                         net (fo=1, routed)           0.710     7.271    ssd1/outmuxcat_reg[1]_i_4_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I2_O)        0.105     7.376 r  ssd1/outmuxcat_reg[1]_i_1/O
                         net (fo=1, routed)           0.848     8.224    ssd1/outmuxcat_reg[1]_i_1_n_0
    SLICE_X9Y79          LDCE                                         r  ssd1/outmuxcat_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            ssd1/outmuxcat_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.196ns  (logic 1.845ns (22.513%)  route 6.351ns (77.487%))
  Logic Levels:           5  (IBUF=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  sw_IBUF[6]_inst/O
                         net (fo=35, routed)          2.634     4.059    ifetch1/sw_IBUF[1]
    SLICE_X4Y82          LUT6 (Prop_lut6_I1_O)        0.105     4.164 r  ifetch1/outmuxcat_reg[1]_i_21/O
                         net (fo=12, routed)          1.548     5.713    ssd1/outmuxcat_reg[0]_i_4_0
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.105     5.818 r  ssd1/outmuxcat_reg[3]_i_16/O
                         net (fo=1, routed)           1.017     6.835    ssd1/outmuxcat_reg[3]_i_16_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.105     6.940 r  ssd1/outmuxcat_reg[3]_i_3/O
                         net (fo=1, routed)           0.434     7.374    ssd1/outmuxcat_reg[3]_i_3_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I1_O)        0.105     7.479 r  ssd1/outmuxcat_reg[3]_i_1/O
                         net (fo=1, routed)           0.716     8.196    ssd1/outmuxcat_reg[3]_i_1_n_0
    SLICE_X9Y78          LDCE                                         r  ssd1/outmuxcat_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            ssd1/outmuxcat_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.970ns  (logic 2.031ns (25.481%)  route 5.939ns (74.519%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.439     1.439 r  sw_IBUF[7]_inst/O
                         net (fo=41, routed)          3.410     4.849    ssd1/sw_IBUF[2]
    SLICE_X5Y74          LUT5 (Prop_lut5_I2_O)        0.115     4.964 r  ssd1/outmuxcat_reg[2]_i_36/O
                         net (fo=2, routed)           0.559     5.522    ex1/outmuxcat_reg[2]_i_6_1
    SLICE_X4Y74          LUT5 (Prop_lut5_I3_O)        0.267     5.789 r  ex1/outmuxcat_reg[2]_i_28/O
                         net (fo=1, routed)           0.720     6.510    ex1/outmuxcat_reg[2]_i_28_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I5_O)        0.105     6.615 r  ex1/outmuxcat_reg[2]_i_6/O
                         net (fo=1, routed)           0.757     7.372    ssd1/outmuxcat_reg[2]_1
    SLICE_X7Y78          LUT6 (Prop_lut6_I4_O)        0.105     7.477 r  ssd1/outmuxcat_reg[2]_i_1/O
                         net (fo=1, routed)           0.493     7.970    ssd1/outmuxcat_reg[2]_i_1_n_0
    SLICE_X12Y78         LDCE                                         r  ssd1/outmuxcat_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd1/outmuxcat_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.743ns  (logic 4.223ns (54.537%)  route 3.520ns (45.463%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          LDCE                         0.000     0.000 r  ssd1/outmuxcat_reg[1]/G
    SLICE_X9Y79          LDCE (EnToQ_ldce_G_Q)        0.626     0.626 r  ssd1/outmuxcat_reg[1]/Q
                         net (fo=7, routed)           1.057     1.683    ssd1/outmuxcat[1]
    SLICE_X12Y76         LUT4 (Prop_lut4_I3_O)        0.115     1.798 r  ssd1/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.463     4.261    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.482     7.743 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.743    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd1/outmuxcat_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.630ns  (logic 4.253ns (55.739%)  route 3.377ns (44.261%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         LDCE                         0.000     0.000 r  ssd1/outmuxcat_reg[2]/G
    SLICE_X12Y78         LDCE (EnToQ_ldce_G_Q)        0.683     0.683 r  ssd1/outmuxcat_reg[2]/Q
                         net (fo=7, routed)           0.678     1.361    ssd1/outmuxcat[2]
    SLICE_X12Y79         LUT4 (Prop_lut4_I1_O)        0.115     1.476 r  ssd1/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.699     4.175    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.455     7.630 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.630    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd1/outmuxcat_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.429ns  (logic 4.226ns (56.887%)  route 3.203ns (43.113%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          LDCE                         0.000     0.000 r  ssd1/outmuxcat_reg[1]/G
    SLICE_X9Y79          LDCE (EnToQ_ldce_G_Q)        0.626     0.626 r  ssd1/outmuxcat_reg[1]/Q
                         net (fo=7, routed)           1.051     1.677    ssd1/outmuxcat[1]
    SLICE_X12Y76         LUT4 (Prop_lut4_I3_O)        0.116     1.793 r  ssd1/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.152     3.945    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.484     7.429 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.429    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd1/outmuxcat_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.215ns  (logic 4.032ns (55.886%)  route 3.183ns (44.114%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          LDCE                         0.000     0.000 r  ssd1/outmuxcat_reg[1]/G
    SLICE_X9Y79          LDCE (EnToQ_ldce_G_Q)        0.626     0.626 r  ssd1/outmuxcat_reg[1]/Q
                         net (fo=7, routed)           1.057     1.683    ssd1/outmuxcat[1]
    SLICE_X12Y76         LUT4 (Prop_lut4_I2_O)        0.105     1.788 r  ssd1/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.126     3.914    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.301     7.215 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.215    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd1/outmuxcat_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.987ns  (logic 4.027ns (57.628%)  route 2.961ns (42.372%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         LDCE                         0.000     0.000 r  ssd1/outmuxcat_reg[2]/G
    SLICE_X12Y78         LDCE (EnToQ_ldce_G_Q)        0.683     0.683 r  ssd1/outmuxcat_reg[2]/Q
                         net (fo=7, routed)           0.678     1.361    ssd1/outmuxcat[2]
    SLICE_X12Y79         LUT4 (Prop_lut4_I3_O)        0.105     1.466 r  ssd1/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.282     3.749    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.239     6.987 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.987    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd1/outmuxcat_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.840ns  (logic 4.010ns (58.625%)  route 2.830ns (41.375%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          LDCE                         0.000     0.000 r  ssd1/outmuxcat_reg[1]/G
    SLICE_X9Y79          LDCE (EnToQ_ldce_G_Q)        0.626     0.626 f  ssd1/outmuxcat_reg[1]/Q
                         net (fo=7, routed)           1.051     1.677    ssd1/outmuxcat[1]
    SLICE_X12Y76         LUT4 (Prop_lut4_I1_O)        0.105     1.782 r  ssd1/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.779     3.561    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.279     6.840 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.840    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            ssd1/outmuxcat_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.656ns  (logic 0.400ns (24.162%)  route 1.256ns (75.838%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sw_IBUF[5]_inst/O
                         net (fo=42, routed)          0.498     0.763    ssd1/sw_IBUF[0]
    SLICE_X4Y81          LUT4 (Prop_lut4_I3_O)        0.045     0.808 r  ssd1/outmuxcat_reg[2]_i_21/O
                         net (fo=4, routed)           0.272     1.080    id1/regf/outmuxcat_reg[0]_i_6_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I1_O)        0.045     1.125 r  id1/regf/outmuxcat_reg[2]_i_5/O
                         net (fo=1, routed)           0.220     1.345    ssd1/outmuxcat_reg[2]_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I3_O)        0.045     1.390 r  ssd1/outmuxcat_reg[2]_i_1/O
                         net (fo=1, routed)           0.265     1.656    ssd1/outmuxcat_reg[2]_i_1_n_0
    SLICE_X12Y78         LDCE                                         r  ssd1/outmuxcat_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            ssd1/outmuxcat_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.795ns  (logic 0.400ns (22.289%)  route 1.395ns (77.711%))
  Logic Levels:           4  (IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 f  sw_IBUF[5]_inst/O
                         net (fo=42, routed)          0.696     0.961    ssd1/sw_IBUF[0]
    SLICE_X7Y81          LUT6 (Prop_lut6_I0_O)        0.045     1.006 r  ssd1/outmuxcat_reg[3]_i_26/O
                         net (fo=4, routed)           0.109     1.115    ssd1/outmuxcat_reg[3]_i_26_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I2_O)        0.045     1.160 r  ssd1/outmuxcat_reg[3]_i_6/O
                         net (fo=1, routed)           0.260     1.420    ssd1/outmuxcat_reg[3]_i_6_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I4_O)        0.045     1.465 r  ssd1/outmuxcat_reg[3]_i_1/O
                         net (fo=1, routed)           0.329     1.795    ssd1/outmuxcat_reg[3]_i_1_n_0
    SLICE_X9Y78          LDCE                                         r  ssd1/outmuxcat_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            ssd1/outmuxcat_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 0.400ns (21.781%)  route 1.437ns (78.219%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 f  sw_IBUF[5]_inst/O
                         net (fo=42, routed)          0.599     0.864    ifetch1/sw_IBUF[0]
    SLICE_X4Y82          LUT6 (Prop_lut6_I2_O)        0.045     0.909 r  ifetch1/outmuxcat_reg[1]_i_21/O
                         net (fo=12, routed)          0.270     1.180    ssd1/outmuxcat_reg[0]_i_4_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I1_O)        0.045     1.225 r  ssd1/outmuxcat_reg[1]_i_5/O
                         net (fo=1, routed)           0.159     1.383    ssd1/outmuxcat_reg[1]_i_5_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I3_O)        0.045     1.428 r  ssd1/outmuxcat_reg[1]_i_1/O
                         net (fo=1, routed)           0.408     1.837    ssd1/outmuxcat_reg[1]_i_1_n_0
    SLICE_X9Y79          LDCE                                         r  ssd1/outmuxcat_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            ssd1/outmuxcat_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 0.461ns (23.837%)  route 1.473ns (76.163%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sw_IBUF[5]_inst/O
                         net (fo=42, routed)          0.567     0.832    ssd1/sw_IBUF[0]
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.044     0.876 r  ssd1/outmuxcat_reg[3]_i_15/O
                         net (fo=4, routed)           0.298     1.175    ssd1/outmuxcat_reg[3]_i_15_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I3_O)        0.107     1.282 r  ssd1/outmuxcat_reg[0]_i_5/O
                         net (fo=1, routed)           0.288     1.569    ssd1/outmuxcat_reg[0]_i_5_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I3_O)        0.045     1.614 r  ssd1/outmuxcat_reg[0]_i_1/O
                         net (fo=1, routed)           0.320     1.934    ssd1/outmuxcat_reg[0]_i_1_n_0
    SLICE_X12Y78         LDCE                                         r  ssd1/outmuxcat_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd1/outmuxcat_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.280ns  (logic 1.519ns (66.629%)  route 0.761ns (33.371%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         LDCE                         0.000     0.000 r  ssd1/outmuxcat_reg[0]/G
    SLICE_X12Y78         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  ssd1/outmuxcat_reg[0]/Q
                         net (fo=7, routed)           0.170     0.410    ssd1/outmuxcat[0]
    SLICE_X12Y76         LUT4 (Prop_lut4_I3_O)        0.045     0.455 r  ssd1/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.591     1.046    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.280 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.280    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd1/outmuxcat_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.371ns  (logic 1.503ns (63.401%)  route 0.868ns (36.599%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          LDCE                         0.000     0.000 r  ssd1/outmuxcat_reg[1]/G
    SLICE_X9Y79          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  ssd1/outmuxcat_reg[1]/Q
                         net (fo=7, routed)           0.200     0.420    ssd1/outmuxcat[1]
    SLICE_X12Y79         LUT4 (Prop_lut4_I3_O)        0.045     0.465 r  ssd1/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.668     1.133    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.371 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.371    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd1/outmuxcat_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.506ns  (logic 1.459ns (58.244%)  route 1.046ns (41.756%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          LDCE                         0.000     0.000 r  ssd1/outmuxcat_reg[3]/G
    SLICE_X9Y78          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  ssd1/outmuxcat_reg[3]/Q
                         net (fo=7, routed)           0.230     0.450    ssd1/outmuxcat[3]
    SLICE_X12Y79         LUT4 (Prop_lut4_I0_O)        0.045     0.495 r  ssd1/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.816     1.311    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.506 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.506    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd1/outmuxcat_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.515ns  (logic 1.541ns (61.285%)  route 0.974ns (38.715%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         LDCE                         0.000     0.000 r  ssd1/outmuxcat_reg[2]/G
    SLICE_X12Y78         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  ssd1/outmuxcat_reg[2]/Q
                         net (fo=7, routed)           0.219     0.459    ssd1/outmuxcat[2]
    SLICE_X12Y76         LUT4 (Prop_lut4_I1_O)        0.045     0.504 r  ssd1/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.755     1.259    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     2.515 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.515    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd1/outmuxcat_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.571ns  (logic 1.622ns (63.099%)  route 0.949ns (36.901%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         LDCE                         0.000     0.000 r  ssd1/outmuxcat_reg[0]/G
    SLICE_X12Y78         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  ssd1/outmuxcat_reg[0]/Q
                         net (fo=7, routed)           0.170     0.410    ssd1/outmuxcat[0]
    SLICE_X12Y76         LUT4 (Prop_lut4_I2_O)        0.048     0.458 r  ssd1/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.779     1.237    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.334     2.571 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.571    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd1/outmuxcat_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.773ns  (logic 1.629ns (58.756%)  route 1.144ns (41.244%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         LDCE                         0.000     0.000 r  ssd1/outmuxcat_reg[2]/G
    SLICE_X12Y78         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  ssd1/outmuxcat_reg[2]/Q
                         net (fo=7, routed)           0.219     0.459    ssd1/outmuxcat[2]
    SLICE_X12Y76         LUT4 (Prop_lut4_I1_O)        0.046     0.505 r  ssd1/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.925     1.430    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.343     2.773 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.773    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.670ns  (logic 3.747ns (35.117%)  route 6.923ns (64.883%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.448     4.658    ssd1/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  ssd1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.379     5.037 f  ssd1/count_reg[15]/Q
                         net (fo=60, routed)          2.851     7.888    ssd1/L[15]
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.105     7.993 r  ssd1/an_OBUF[6]_inst_i_1/O
                         net (fo=6, routed)           4.073    12.066    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.263    15.329 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.329    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ifetch1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/outmuxcat_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.073ns  (logic 2.962ns (29.410%)  route 7.110ns (70.590%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=4 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.373     4.583    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y75         FDCE                                         r  ifetch1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.433     5.016 f  ifetch1/q_reg[6]/Q
                         net (fo=79, routed)          1.141     6.158    ifetch1/CONV_INTEGER_0[4]
    SLICE_X5Y74          LUT5 (Prop_lut5_I4_O)        0.115     6.273 r  ifetch1/reg_file_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          0.833     7.106    id1/regf/reg_file_reg_r2_0_31_0_5/ADDRA3
    SLICE_X6Y72          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.295     7.401 r  id1/regf/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.455     7.855    ifetch1/rd2[0]
    SLICE_X3Y72          LUT6 (Prop_lut6_I0_O)        0.264     8.119 r  ifetch1/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.313     8.433    ex1/S[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     8.978 r  ex1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.978    ex1/p_2_out_carry_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.178 r  ex1/p_2_out_carry__0/O[2]
                         net (fo=4, routed)           0.496     9.674    ifetch1/data0[6]
    SLICE_X4Y74          LUT3 (Prop_lut3_I2_O)        0.274     9.948 r  ifetch1/mem_reg_0_63_0_0_i_6/O
                         net (fo=32, routed)          0.571    10.518    mem1/mem_reg_0_63_3_3/A4
    SLICE_X6Y74          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.521    11.040 r  mem1/mem_reg_0_63_3_3/SP/O
                         net (fo=2, routed)           1.134    12.173    ssd1/memData[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I1_O)        0.105    12.278 r  ssd1/outmuxcat_reg[3]_i_16/O
                         net (fo=1, routed)           1.017    13.296    ssd1/outmuxcat_reg[3]_i_16_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.105    13.401 r  ssd1/outmuxcat_reg[3]_i_3/O
                         net (fo=1, routed)           0.434    13.835    ssd1/outmuxcat_reg[3]_i_3_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I1_O)        0.105    13.940 r  ssd1/outmuxcat_reg[3]_i_1/O
                         net (fo=1, routed)           0.716    14.656    ssd1/outmuxcat_reg[3]_i_1_n_0
    SLICE_X9Y78          LDCE                                         r  ssd1/outmuxcat_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ifetch1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/outmuxcat_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.905ns  (logic 2.392ns (24.150%)  route 7.513ns (75.850%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=2 LUT6=3 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.373     4.583    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y75         FDCE                                         r  ifetch1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.433     5.016 f  ifetch1/q_reg[6]/Q
                         net (fo=79, routed)          1.141     6.158    ifetch1/CONV_INTEGER_0[4]
    SLICE_X5Y74          LUT5 (Prop_lut5_I4_O)        0.115     6.273 r  ifetch1/reg_file_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          0.833     7.106    id1/regf/reg_file_reg_r2_0_31_0_5/ADDRA3
    SLICE_X6Y72          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.295     7.401 r  id1/regf/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.455     7.855    ifetch1/rd2[0]
    SLICE_X3Y72          LUT6 (Prop_lut6_I0_O)        0.264     8.119 r  ifetch1/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.313     8.433    ex1/S[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.041 r  ex1/p_2_out_carry/O[3]
                         net (fo=4, routed)           0.550     9.591    ifetch1/data0[3]
    SLICE_X5Y73          LUT3 (Prop_lut3_I0_O)        0.257     9.848 r  ifetch1/mem_reg_0_63_0_0_i_3/O
                         net (fo=32, routed)          1.156    11.003    mem1/mem_reg_0_63_13_13/A1
    SLICE_X6Y75          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.105    11.108 r  mem1/mem_reg_0_63_13_13/SP/O
                         net (fo=2, routed)           0.852    11.960    ssd1/memData[9]
    SLICE_X4Y76          LUT6 (Prop_lut6_I0_O)        0.105    12.065 r  ssd1/outmuxcat_reg[1]_i_23/O
                         net (fo=1, routed)           0.540    12.605    ssd1/outmuxcat_reg[1]_i_23_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I2_O)        0.105    12.710 r  ssd1/outmuxcat_reg[1]_i_6/O
                         net (fo=1, routed)           0.825    13.535    ssd1/outmuxcat_reg[1]_i_6_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I4_O)        0.105    13.640 r  ssd1/outmuxcat_reg[1]_i_1/O
                         net (fo=1, routed)           0.848    14.488    ssd1/outmuxcat_reg[1]_i_1_n_0
    SLICE_X9Y79          LDCE                                         r  ssd1/outmuxcat_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ifetch1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/outmuxcat_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.753ns  (logic 2.532ns (25.956%)  route 7.222ns (74.044%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.373     4.583    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y75         FDCE                                         r  ifetch1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.433     5.016 f  ifetch1/q_reg[6]/Q
                         net (fo=79, routed)          1.141     6.158    ifetch1/CONV_INTEGER_0[4]
    SLICE_X5Y74          LUT5 (Prop_lut5_I4_O)        0.115     6.273 r  ifetch1/reg_file_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          0.833     7.106    id1/regf/reg_file_reg_r2_0_31_0_5/ADDRA3
    SLICE_X6Y72          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.295     7.401 r  id1/regf/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.455     7.855    ifetch1/rd2[0]
    SLICE_X3Y72          LUT6 (Prop_lut6_I0_O)        0.264     8.119 r  ifetch1/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.313     8.433    ex1/S[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.041 r  ex1/p_2_out_carry/O[3]
                         net (fo=4, routed)           0.550     9.591    ifetch1/data0[3]
    SLICE_X5Y73          LUT3 (Prop_lut3_I0_O)        0.257     9.848 r  ifetch1/mem_reg_0_63_0_0_i_3/O
                         net (fo=32, routed)          0.869    10.717    mem1/mem_reg_0_63_4_4/A1
    SLICE_X6Y74          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.245    10.961 r  mem1/mem_reg_0_63_4_4/SP/O
                         net (fo=2, routed)           0.829    11.790    ssd1/memData[4]
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.105    11.895 r  ssd1/outmuxcat_reg[0]_i_16/O
                         net (fo=1, routed)           0.957    12.852    ssd1/outmuxcat_reg[0]_i_16_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I5_O)        0.105    12.957 r  ssd1/outmuxcat_reg[0]_i_5/O
                         net (fo=1, routed)           0.678    13.635    ssd1/outmuxcat_reg[0]_i_5_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I3_O)        0.105    13.740 r  ssd1/outmuxcat_reg[0]_i_1/O
                         net (fo=1, routed)           0.597    14.337    ssd1/outmuxcat_reg[0]_i_1_n_0
    SLICE_X12Y78         LDCE                                         r  ssd1/outmuxcat_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.642ns  (logic 3.783ns (39.235%)  route 5.859ns (60.765%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.448     4.658    ssd1/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  ssd1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.379     5.037 f  ssd1/count_reg[15]/Q
                         net (fo=60, routed)          3.723     8.761    ssd1/L[15]
    SLICE_X1Y80          LUT3 (Prop_lut3_I1_O)        0.105     8.866 r  ssd1/an_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.136    11.001    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.299    14.300 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.300    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.350ns  (logic 3.765ns (40.269%)  route 5.585ns (59.731%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.448     4.658    ssd1/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  ssd1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.379     5.037 r  ssd1/count_reg[15]/Q
                         net (fo=60, routed)          3.667     8.704    ssd1/L[15]
    SLICE_X1Y81          LUT3 (Prop_lut3_I1_O)        0.105     8.809 r  ssd1/an_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.918    10.727    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.281    14.009 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.009    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.292ns  (logic 3.782ns (40.697%)  route 5.511ns (59.303%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.448     4.658    ssd1/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  ssd1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.379     5.037 f  ssd1/count_reg[15]/Q
                         net (fo=60, routed)          3.268     8.306    ssd1/L[15]
    SLICE_X3Y82          LUT3 (Prop_lut3_I0_O)        0.105     8.411 r  ssd1/an_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.242    10.653    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.298    13.951 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.951    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ifetch1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/outmuxcat_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.207ns  (logic 2.618ns (28.438%)  route 6.589ns (71.562%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.373     4.583    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y75         FDCE                                         r  ifetch1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.433     5.016 f  ifetch1/q_reg[6]/Q
                         net (fo=79, routed)          1.141     6.158    ifetch1/CONV_INTEGER_0[4]
    SLICE_X5Y74          LUT5 (Prop_lut5_I4_O)        0.115     6.273 r  ifetch1/reg_file_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          0.833     7.106    id1/regf/reg_file_reg_r2_0_31_0_5/ADDRA3
    SLICE_X6Y72          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.295     7.401 r  id1/regf/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.455     7.855    ifetch1/rd2[0]
    SLICE_X3Y72          LUT6 (Prop_lut6_I0_O)        0.264     8.119 r  ifetch1/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.313     8.433    ex1/S[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.558     8.991 r  ex1/p_2_out_carry/O[2]
                         net (fo=4, routed)           0.570     9.561    ifetch1/data0[2]
    SLICE_X4Y74          LUT3 (Prop_lut3_I0_O)        0.253     9.814 r  ifetch1/mem_reg_0_63_0_0_i_2/O
                         net (fo=32, routed)          1.060    10.874    mem1/mem_reg_0_63_22_22/A0
    SLICE_X6Y78          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.385    11.260 r  mem1/mem_reg_0_63_22_22/SP/O
                         net (fo=2, routed)           0.845    12.105    ssd1/memData[18]
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.105    12.210 r  ssd1/outmuxcat_reg[2]_i_13/O
                         net (fo=1, routed)           0.224    12.434    ssd1/outmuxcat_reg[2]_i_13_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I2_O)        0.105    12.539 r  ssd1/outmuxcat_reg[2]_i_3/O
                         net (fo=1, routed)           0.653    13.192    ssd1/outmuxcat_reg[2]_i_3_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I1_O)        0.105    13.297 r  ssd1/outmuxcat_reg[2]_i_1/O
                         net (fo=1, routed)           0.493    13.790    ssd1/outmuxcat_reg[2]_i_1_n_0
    SLICE_X12Y78         LDCE                                         r  ssd1/outmuxcat_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.999ns  (logic 3.980ns (44.226%)  route 5.019ns (55.774%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.448     4.658    ssd1/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  ssd1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.379     5.037 f  ssd1/count_reg[15]/Q
                         net (fo=60, routed)          2.493     7.530    ssd1/L[15]
    SLICE_X11Y79         LUT3 (Prop_lut3_I0_O)        0.119     7.649 r  ssd1/an_OBUF[2]_inst_i_1/O
                         net (fo=5, routed)           2.526    10.176    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.482    13.658 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.658    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.764ns  (logic 3.765ns (42.962%)  route 4.999ns (57.038%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.448     4.658    ssd1/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  ssd1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.379     5.037 r  ssd1/count_reg[15]/Q
                         net (fo=60, routed)          3.078     8.116    ssd1/L[15]
    SLICE_X4Y82          LUT3 (Prop_lut3_I1_O)        0.105     8.221 r  ssd1/an_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.920    10.141    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.281    13.422 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.422    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem1/mem_reg_0_63_24_24/SP/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/outmuxcat_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.103ns  (logic 0.483ns (43.773%)  route 0.620ns (56.227%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.594     1.513    mem1/mem_reg_0_63_24_24/WCLK
    SLICE_X6Y79          RAMS64E                                      r  mem1/mem_reg_0_63_24_24/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          RAMS64E (Prop_rams64e_CLK_O)
                                                      0.393     1.906 r  mem1/mem_reg_0_63_24_24/SP/O
                         net (fo=2, routed)           0.149     2.055    ssd1/memData[20]
    SLICE_X4Y80          LUT6 (Prop_lut6_I2_O)        0.045     2.100 r  ssd1/outmuxcat_reg[0]_i_4/O
                         net (fo=1, routed)           0.152     2.252    ssd1/outmuxcat_reg[0]_i_4_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I2_O)        0.045     2.297 r  ssd1/outmuxcat_reg[0]_i_1/O
                         net (fo=1, routed)           0.320     2.617    ssd1/outmuxcat_reg[0]_i_1_n_0
    SLICE_X12Y78         LDCE                                         r  ssd1/outmuxcat_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem1/mem_reg_0_63_19_19/SP/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/outmuxcat_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.206ns  (logic 0.478ns (39.648%)  route 0.728ns (60.352%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.591     1.510    mem1/mem_reg_0_63_19_19/WCLK
    SLICE_X6Y76          RAMS64E                                      r  mem1/mem_reg_0_63_19_19/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.898 r  mem1/mem_reg_0_63_19_19/SP/O
                         net (fo=2, routed)           0.204     2.103    ssd1/memData[15]
    SLICE_X7Y76          LUT6 (Prop_lut6_I1_O)        0.045     2.148 r  ssd1/outmuxcat_reg[3]_i_3/O
                         net (fo=1, routed)           0.194     2.342    ssd1/outmuxcat_reg[3]_i_3_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I1_O)        0.045     2.387 r  ssd1/outmuxcat_reg[3]_i_1/O
                         net (fo=1, routed)           0.329     2.716    ssd1/outmuxcat_reg[3]_i_1_n_0
    SLICE_X9Y78          LDCE                                         r  ssd1/outmuxcat_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem1/mem_reg_0_63_26_26/SP/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/outmuxcat_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.246ns  (logic 0.478ns (38.358%)  route 0.768ns (61.642%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.594     1.513    mem1/mem_reg_0_63_26_26/WCLK
    SLICE_X6Y79          RAMS64E                                      r  mem1/mem_reg_0_63_26_26/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.901 r  mem1/mem_reg_0_63_26_26/SP/O
                         net (fo=2, routed)           0.230     2.131    ssd1/memData[22]
    SLICE_X7Y79          LUT6 (Prop_lut6_I1_O)        0.045     2.176 r  ssd1/outmuxcat_reg[2]_i_3/O
                         net (fo=1, routed)           0.273     2.449    ssd1/outmuxcat_reg[2]_i_3_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I1_O)        0.045     2.494 r  ssd1/outmuxcat_reg[2]_i_1/O
                         net (fo=1, routed)           0.265     2.759    ssd1/outmuxcat_reg[2]_i_1_n_0
    SLICE_X12Y78         LDCE                                         r  ssd1/outmuxcat_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem1/mem_reg_0_63_21_21/SP/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/outmuxcat_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.368ns  (logic 0.568ns (41.534%)  route 0.800ns (58.466%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.593     1.512    mem1/mem_reg_0_63_21_21/WCLK
    SLICE_X6Y78          RAMS64E                                      r  mem1/mem_reg_0_63_21_21/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          RAMS64E (Prop_rams64e_CLK_O)
                                                      0.478     1.990 r  mem1/mem_reg_0_63_21_21/SP/O
                         net (fo=2, routed)           0.233     2.223    ssd1/memData[17]
    SLICE_X6Y80          LUT6 (Prop_lut6_I2_O)        0.045     2.268 r  ssd1/outmuxcat_reg[1]_i_5/O
                         net (fo=1, routed)           0.159     2.427    ssd1/outmuxcat_reg[1]_i_5_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I3_O)        0.045     2.472 r  ssd1/outmuxcat_reg[1]_i_1/O
                         net (fo=1, routed)           0.408     2.880    ssd1/outmuxcat_reg[1]_i_1_n_0
    SLICE_X9Y79          LDCE                                         r  ssd1/outmuxcat_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ifetch1/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.504ns (64.230%)  route 0.838ns (35.770%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.591     1.510    ifetch1/clk_IBUF_BUFG
    SLICE_X7Y73          FDCE                                         r  ifetch1/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  ifetch1/q_reg[3]/Q
                         net (fo=79, routed)          0.511     2.162    ifetch1/CONV_INTEGER_0[1]
    SLICE_X1Y71          LUT5 (Prop_lut5_I2_O)        0.046     2.208 r  ifetch1/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.326     2.535    led_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.317     3.852 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.852    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ifetch1/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.438ns (60.904%)  route 0.923ns (39.096%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.590     1.509    ifetch1/clk_IBUF_BUFG
    SLICE_X7Y74          FDCE                                         r  ifetch1/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  ifetch1/q_reg[4]/Q
                         net (fo=77, routed)          0.515     2.166    ifetch1/CONV_INTEGER_0[2]
    SLICE_X7Y81          LUT5 (Prop_lut5_I1_O)        0.045     2.211 r  ifetch1/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.408     2.619    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.871 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.871    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ifetch1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.400ns  (logic 1.460ns (60.846%)  route 0.940ns (39.154%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.562     1.481    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y75         FDCE                                         r  ifetch1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.164     1.645 f  ifetch1/q_reg[6]/Q
                         net (fo=79, routed)          0.508     2.154    ifetch1/CONV_INTEGER_0[4]
    SLICE_X0Y75          LUT5 (Prop_lut5_I0_O)        0.045     2.199 r  ifetch1/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.431     2.630    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.881 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.881    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ifetch1/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.464ns  (logic 1.439ns (58.407%)  route 1.025ns (41.593%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.591     1.510    ifetch1/clk_IBUF_BUFG
    SLICE_X7Y73          FDCE                                         r  ifetch1/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDCE (Prop_fdce_C_Q)         0.141     1.651 f  ifetch1/q_reg[3]/Q
                         net (fo=79, routed)          0.511     2.162    ifetch1/CONV_INTEGER_0[1]
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.045     2.207 r  ifetch1/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.514     2.721    led_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.974 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.974    led[10]
    U14                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ifetch1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.564ns  (logic 1.530ns (59.671%)  route 1.034ns (40.329%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.562     1.481    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y75         FDCE                                         r  ifetch1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.164     1.645 r  ifetch1/q_reg[6]/Q
                         net (fo=79, routed)          0.508     2.154    ifetch1/CONV_INTEGER_0[4]
    SLICE_X0Y75          LUT5 (Prop_lut5_I0_O)        0.048     2.202 r  ifetch1/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.526     2.727    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.318     4.045 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.045    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ifetch1/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.602ns  (logic 1.434ns (55.123%)  route 1.168ns (44.877%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.590     1.509    ifetch1/clk_IBUF_BUFG
    SLICE_X7Y74          FDCE                                         r  ifetch1/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  ifetch1/q_reg[4]/Q
                         net (fo=77, routed)          0.524     2.175    ifetch1/CONV_INTEGER_0[2]
    SLICE_X3Y82          LUT5 (Prop_lut5_I3_O)        0.045     2.220 r  ifetch1/led_OBUF[8]_inst_i_1/O
                         net (fo=3, routed)           0.643     2.863    led_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     4.111 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.111    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ifetch1/q_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.743ns  (logic 1.417ns (37.855%)  route 2.326ns (62.145%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.417     1.417 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          2.326     3.743    ifetch1/AR[0]
    SLICE_X10Y75         FDCE                                         f  ifetch1/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.265     4.317    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y75         FDCE                                         r  ifetch1/q_reg[6]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ifetch1/q_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.743ns  (logic 1.417ns (37.855%)  route 2.326ns (62.145%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.417     1.417 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          2.326     3.743    ifetch1/AR[0]
    SLICE_X10Y75         FDCE                                         f  ifetch1/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.265     4.317    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y75         FDCE                                         r  ifetch1/q_reg[7]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ifetch1/q_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.743ns  (logic 1.417ns (37.855%)  route 2.326ns (62.145%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.417     1.417 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          2.326     3.743    ifetch1/AR[0]
    SLICE_X10Y75         FDCE                                         f  ifetch1/q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.265     4.317    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y75         FDCE                                         r  ifetch1/q_reg[8]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ifetch1/q_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.629ns  (logic 1.417ns (39.038%)  route 2.212ns (60.962%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.417     1.417 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          2.212     3.629    ifetch1/AR[0]
    SLICE_X10Y76         FDCE                                         f  ifetch1/q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.266     4.318    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y76         FDCE                                         r  ifetch1/q_reg[10]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ifetch1/q_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.629ns  (logic 1.417ns (39.038%)  route 2.212ns (60.962%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.417     1.417 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          2.212     3.629    ifetch1/AR[0]
    SLICE_X11Y76         FDCE                                         f  ifetch1/q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.266     4.318    ifetch1/clk_IBUF_BUFG
    SLICE_X11Y76         FDCE                                         r  ifetch1/q_reg[12]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ifetch1/q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.629ns  (logic 1.417ns (39.038%)  route 2.212ns (60.962%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.417     1.417 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          2.212     3.629    ifetch1/AR[0]
    SLICE_X10Y76         FDCE                                         f  ifetch1/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.266     4.318    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y76         FDCE                                         r  ifetch1/q_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ifetch1/q_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.629ns  (logic 1.417ns (39.038%)  route 2.212ns (60.962%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.417     1.417 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          2.212     3.629    ifetch1/AR[0]
    SLICE_X10Y76         FDCE                                         f  ifetch1/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.266     4.318    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y76         FDCE                                         r  ifetch1/q_reg[9]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ifetch1/q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.503ns  (logic 1.417ns (40.446%)  route 2.086ns (59.554%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.417     1.417 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          2.086     3.503    ifetch1/AR[0]
    SLICE_X7Y73          FDCE                                         f  ifetch1/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.333     4.385    ifetch1/clk_IBUF_BUFG
    SLICE_X7Y73          FDCE                                         r  ifetch1/q_reg[3]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ifetch1/q_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.467ns  (logic 1.417ns (40.870%)  route 2.050ns (59.130%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.417     1.417 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          2.050     3.467    ifetch1/AR[0]
    SLICE_X10Y74         FDCE                                         f  ifetch1/q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.265     4.317    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y74         FDCE                                         r  ifetch1/q_reg[11]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ifetch1/q_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.467ns  (logic 1.417ns (40.870%)  route 2.050ns (59.130%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.417     1.417 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          2.050     3.467    ifetch1/AR[0]
    SLICE_X10Y74         FDCE                                         f  ifetch1/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.265     4.317    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y74         FDCE                                         r  ifetch1/q_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            mpg1/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.531ns  (logic 0.244ns (46.036%)  route 0.287ns (53.964%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.287     0.531    mpg1/btn_IBUF[0]
    SLICE_X1Y82          FDRE                                         r  mpg1/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.869     2.034    mpg1/clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  mpg1/q1_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ifetch1/q_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.254ns (27.432%)  route 0.671ns (72.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          0.671     0.924    ifetch1/AR[0]
    SLICE_X10Y81         FDCE                                         f  ifetch1/q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.837     2.002    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y81         FDCE                                         r  ifetch1/q_reg[26]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ifetch1/q_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.254ns (27.432%)  route 0.671ns (72.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          0.671     0.924    ifetch1/AR[0]
    SLICE_X11Y81         FDCE                                         f  ifetch1/q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.837     2.002    ifetch1/clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  ifetch1/q_reg[30]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ifetch1/q_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.254ns (27.432%)  route 0.671ns (72.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          0.671     0.924    ifetch1/AR[0]
    SLICE_X11Y81         FDCE                                         f  ifetch1/q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.837     2.002    ifetch1/clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  ifetch1/q_reg[31]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ifetch1/q_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.042ns  (logic 0.254ns (24.342%)  route 0.788ns (75.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          0.788     1.042    ifetch1/AR[0]
    SLICE_X10Y79         FDCE                                         f  ifetch1/q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.835     2.000    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y79         FDCE                                         r  ifetch1/q_reg[21]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ifetch1/q_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.042ns  (logic 0.254ns (24.342%)  route 0.788ns (75.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          0.788     1.042    ifetch1/AR[0]
    SLICE_X10Y79         FDCE                                         f  ifetch1/q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.835     2.000    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y79         FDCE                                         r  ifetch1/q_reg[22]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ifetch1/q_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.042ns  (logic 0.254ns (24.342%)  route 0.788ns (75.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          0.788     1.042    ifetch1/AR[0]
    SLICE_X10Y79         FDCE                                         f  ifetch1/q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.835     2.000    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y79         FDCE                                         r  ifetch1/q_reg[23]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ifetch1/q_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.042ns  (logic 0.254ns (24.342%)  route 0.788ns (75.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          0.788     1.042    ifetch1/AR[0]
    SLICE_X10Y79         FDCE                                         f  ifetch1/q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.835     2.000    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y79         FDCE                                         r  ifetch1/q_reg[24]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ifetch1/q_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.254ns (23.176%)  route 0.841ns (76.824%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          0.841     1.094    ifetch1/AR[0]
    SLICE_X10Y80         FDCE                                         f  ifetch1/q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.836     2.001    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y80         FDCE                                         r  ifetch1/q_reg[25]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ifetch1/q_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.254ns (23.176%)  route 0.841ns (76.824%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          0.841     1.094    ifetch1/AR[0]
    SLICE_X10Y80         FDCE                                         f  ifetch1/q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.836     2.001    ifetch1/clk_IBUF_BUFG
    SLICE_X10Y80         FDCE                                         r  ifetch1/q_reg[27]/C





