{:input (genetic.crossover/dumb-crossover 2139143595 (genetic.mutation/change-names-remove-clause 62385258 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-names-remove-clause 953128598 (genetic.mutation/change-names-remove-clause 2140632132 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_10_12_:missing , \\wire1_11_:missing , \\wire2_:missing , \\wire:missing_edge , \\wire24_34_:missing );\n  wire \\:missing_edge ;\n  input \\wire0_10_12_:missing ;\n  wire \\wire0_10_12_:missing ;\n  wire wire10_11;\n  wire \\wire11_:missing ;\n  wire wire13_18;\n  wire \\wire13_:missing_15_34 ;\n  wire \\wire14_:missing_7 ;\n  wire \\wire15_:missing ;\n  wire wire19_23;\n  input \\wire1_11_:missing ;\n  wire \\wire1_11_:missing ;\n  wire wire20_7;\n  input \\wire24_34_:missing ;\n  wire \\wire24_34_:missing ;\n  wire \\wire27_:missing_39_42 ;\n  wire wire28_7;\n  wire \\wire28_:missing ;\n  wire \\wire29_:missing ;\n  input \\wire2_:missing ;\n  wire \\wire2_:missing ;\n  wire \\wire30_7_:missing ;\n  wire wire31_41;\n  wire \\wire31_:missing ;\n  wire wire32_36;\n  wire \\wire32_:missing ;\n  wire \\wire33_7_:missing ;\n  wire \\wire33_:missing ;\n  wire \\wire35_:missing ;\n  wire \\wire35_:missing_37_34 ;\n  wire \\wire36_:missing_7 ;\n  wire \\wire37_:missing ;\n  wire \\wire40_17_:missing_21 ;\n  wire \\wire40_34_:missing ;\n  wire wire40_36;\n  wire \\wire40_38_:missing ;\n  wire wire41_7;\n  wire wire42;\n  wire \\wire4_:missing_22 ;\n  wire wire5_7;\n  wire \\wire5_:missing ;\n  wire wire6_7;\n  wire \\wire6_:missing ;\n  wire wire7_16;\n  wire wire8_20;\n  wire \\wire8_:missing ;\n  wire wire9_14;\n  wire wire9_7;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_14 ;\n  wire \\wire:missing_18 ;\n  wire \\wire:missing_7_23 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire5_:missing  = 2'h1 >> wire5_7;\n  assign \\wire:missing_14  = 4'h6 >> { wire9_14, \\wire14_:missing_7  };\n  assign \\wire15_:missing  = 4'h8 >> { \\wire13_:missing_15_34 , \\wire13_:missing_15_34  };\n  assign \\wire:missing_edge  = 2'hx >> \\wire4_:missing_22 ;\n  assign \\wire6_:missing  = 2'h1 >> wire6_7;\n  assign \\wire28_:missing  = 2'h1 >> wire28_7;\n  assign \\wire29_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire30_7_:missing ;\n  assign \\wire31_:missing  = 2'h1 >> wire31_41;\n  assign \\wire32_:missing  = 2'h1 >> wire32_36;\n  assign \\wire33_:missing  = 2'h1 >> \\wire33_7_:missing ;\n  assign \\wire13_:missing_15_34  = 4'h6 >> { \\wire24_34_:missing , \\wire40_34_:missing  };\n  assign \\wire35_:missing  = 4'h6 >> { \\wire35_:missing_37_34 , \\wire35_:missing_37_34  };\n  assign wire32_36 = 4'h6 >> { wire40_36, \\wire36_:missing_7  };\n  assign \\wire37_:missing  = 4'h8 >> { \\wire35_:missing_37_34 , \\wire35_:missing_37_34  };\n  assign wire5_7 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'hx >> \\wire40_38_:missing ;\n  assign \\wire8_:missing  = 2'h1 >> wire8_20;\n  assign wire9_14 = 2'h1 >> wire9_7;\n  assign wire10_11 = 4'h6 >> { \\wire0_10_12_:missing , \\wire:missing_edge  };\n  assign \\wire11_:missing  = 4'h2 >> { \\wire1_11_:missing , wire10_11 };\n  assign \\wire:missing_12  = 4'h8 >> { \\wire0_10_12_:missing , \\wire:missing_edge  };\n  assign wire13_18 = 4'h4 >> { \\wire13_:missing_15_34 , \\wire13_:missing_15_34  };\n  assign \\wire4_:missing_22  = 1'h1;\n  assign \\wire27_:missing_39_42  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire42 = \\wire27_:missing_39_42 ;\n  assign wire31_41 = wire41_7;\n  assign \\wire40_17_:missing_21  = \\wire40_38_:missing ;\n  assign \\wire:missing_edge  = \\wire27_:missing_39_42 ;\n  assign wire19_23 = \\wire:missing_7_23 ;\n  assign \\wire:missing_edge  = \\wire40_17_:missing_21 ;\n  assign wire8_20 = wire20_7;\n  assign \\wire:missing_edge  = wire19_23;\n  assign \\wire:missing_18  = wire13_18;\n  assign \\wire:missing_edge  = \\wire40_17_:missing_21 ;\n  assign \\wire:missing_edge  = wire7_16;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/9DFD61E8.v:3.1-95.10\" *)\nmodule postsynth(\\wire0_10_12_:missing , \\wire1_11_:missing , \\wire2_:missing , \\wire:missing_edge , \\wire24_34_:missing );\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9DFD61E8.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9DFD61E8.v:5.9-5.30\" *)\n  input \\wire0_10_12_:missing ;\n  wire \\wire0_10_12_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9DFD61E8.v:13.8-13.17\" *)\n  wire wire19_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9DFD61E8.v:14.9-14.27\" *)\n  input \\wire1_11_:missing ;\n  wire \\wire1_11_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9DFD61E8.v:17.9-17.28\" *)\n  input \\wire24_34_:missing ;\n  wire \\wire24_34_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9DFD61E8.v:19.8-19.30\" *)\n  wire \\wire27_:missing_39_42 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9DFD61E8.v:22.8-22.24\" *)\n  wire \\wire29_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9DFD61E8.v:23.9-23.24\" *)\n  input \\wire2_:missing ;\n  wire \\wire2_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9DFD61E8.v:36.8-36.30\" *)\n  wire \\wire40_17_:missing_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9DFD61E8.v:39.8-39.27\" *)\n  wire \\wire40_38_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9DFD61E8.v:41.8-41.14\" *)\n  wire wire42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9DFD61E8.v:42.8-42.26\" *)\n  wire \\wire4_:missing_22 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9DFD61E8.v:43.8-43.15\" *)\n  wire wire5_7;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9DFD61E8.v:44.8-44.23\" *)\n  wire \\wire5_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9DFD61E8.v:47.8-47.16\" *)\n  wire wire7_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9DFD61E8.v:55.8-55.26\" *)\n  wire \\wire:missing_7_23 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9DFD61E8.v:56.9-56.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire19_23 = 1'h0;\n  assign \\wire27_:missing_39_42  = 1'h0;\n  assign \\wire29_:missing  = 1'h1;\n  assign \\wire40_17_:missing_21  = 1'h0;\n  assign \\wire40_38_:missing  = 1'h0;\n  assign wire42 = 1'h0;\n  assign \\wire4_:missing_22  = 1'h1;\n  assign wire5_7 = 1'h1;\n  assign \\wire5_:missing  = 1'h0;\n  assign wire7_16 = 1'h0;\n  assign \\wire:missing_7_23  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:19:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm_hj6gm4] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm_hj6gm4/src/top.v'.\nSBY  2:19:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm_hj6gm4] Copy '/tmp/fuzzmount2DDF5D8C/9DFD61E8.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm_hj6gm4/src/9DFD61E8.v'.\nSBY  2:19:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm_hj6gm4] Copy '/tmp/fuzzmount2DDF5D8C/9DFD61E8.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm_hj6gm4/src/9DFD61E8.post.v'.\nSBY  2:19:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm_hj6gm4] engine_0: abc pdr\nSBY  2:19:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm_hj6gm4] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm_hj6gm4/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:19:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm_hj6gm4] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/9DFD61E8.v:65$23_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/9DFD61E8.v:65$23.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:19:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm_hj6gm4] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  2:19:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm_hj6gm4] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  2:19:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm_hj6gm4] base: finished (returncode=0)\nSBY  2:19:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm_hj6gm4] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm_hj6gm4/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:19:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm_hj6gm4] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  2:19:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm_hj6gm4] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  2:19:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm_hj6gm4] aig: finished (returncode=0)\nSBY  2:19:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm_hj6gm4] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm_hj6gm4; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:19:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm_hj6gm4] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:19:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm_hj6gm4] engine_0: Warning: The network has no constraints.\nSBY  2:19:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm_hj6gm4] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:19:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm_hj6gm4] engine_0: finished (returncode=0)\nSBY  2:19:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm_hj6gm4] engine_0: Status returned by engine: FAIL\nSBY  2:19:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm_hj6gm4] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  2:19:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm_hj6gm4] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:19:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm_hj6gm4] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:19:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm_hj6gm4] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm_hj6gm4'.\nSBY  2:19:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm_hj6gm4] DONE (FAIL, rc=2)\n", :err ""}}}