#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000023a31c5f250 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000023a31c9caf0_0 .net "PC", 31 0, v0000023a31c97d80_0;  1 drivers
v0000023a31c9cff0_0 .var "clk", 0 0;
v0000023a31c9d090_0 .net "clkout", 0 0, L_0000023a31cd6ba0;  1 drivers
v0000023a31c9d270_0 .net "cycles_consumed", 31 0, v0000023a31c9ce10_0;  1 drivers
v0000023a31c9de50_0 .var "rst", 0 0;
S_0000023a31c5f570 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000023a31c5f250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000023a31c71810 .param/l "RType" 0 4 2, C4<000000>;
P_0000023a31c71848 .param/l "add" 0 4 5, C4<100000>;
P_0000023a31c71880 .param/l "addi" 0 4 8, C4<001000>;
P_0000023a31c718b8 .param/l "addu" 0 4 5, C4<100001>;
P_0000023a31c718f0 .param/l "and_" 0 4 5, C4<100100>;
P_0000023a31c71928 .param/l "andi" 0 4 8, C4<001100>;
P_0000023a31c71960 .param/l "beq" 0 4 10, C4<000100>;
P_0000023a31c71998 .param/l "bne" 0 4 10, C4<000101>;
P_0000023a31c719d0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000023a31c71a08 .param/l "j" 0 4 12, C4<000010>;
P_0000023a31c71a40 .param/l "jal" 0 4 12, C4<000011>;
P_0000023a31c71a78 .param/l "jr" 0 4 6, C4<001000>;
P_0000023a31c71ab0 .param/l "lw" 0 4 8, C4<100011>;
P_0000023a31c71ae8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000023a31c71b20 .param/l "or_" 0 4 5, C4<100101>;
P_0000023a31c71b58 .param/l "ori" 0 4 8, C4<001101>;
P_0000023a31c71b90 .param/l "sgt" 0 4 6, C4<101011>;
P_0000023a31c71bc8 .param/l "sll" 0 4 6, C4<000000>;
P_0000023a31c71c00 .param/l "slt" 0 4 5, C4<101010>;
P_0000023a31c71c38 .param/l "slti" 0 4 8, C4<101010>;
P_0000023a31c71c70 .param/l "srl" 0 4 6, C4<000010>;
P_0000023a31c71ca8 .param/l "sub" 0 4 5, C4<100010>;
P_0000023a31c71ce0 .param/l "subu" 0 4 5, C4<100011>;
P_0000023a31c71d18 .param/l "sw" 0 4 8, C4<101011>;
P_0000023a31c71d50 .param/l "xor_" 0 4 5, C4<100110>;
P_0000023a31c71d88 .param/l "xori" 0 4 8, C4<001110>;
L_0000023a31cd6b30 .functor NOT 1, v0000023a31c9de50_0, C4<0>, C4<0>, C4<0>;
L_0000023a31cd60b0 .functor NOT 1, v0000023a31c9de50_0, C4<0>, C4<0>, C4<0>;
L_0000023a31cd6430 .functor NOT 1, v0000023a31c9de50_0, C4<0>, C4<0>, C4<0>;
L_0000023a31cd65f0 .functor NOT 1, v0000023a31c9de50_0, C4<0>, C4<0>, C4<0>;
L_0000023a31cd6200 .functor NOT 1, v0000023a31c9de50_0, C4<0>, C4<0>, C4<0>;
L_0000023a31cd5ef0 .functor NOT 1, v0000023a31c9de50_0, C4<0>, C4<0>, C4<0>;
L_0000023a31cd6ac0 .functor NOT 1, v0000023a31c9de50_0, C4<0>, C4<0>, C4<0>;
L_0000023a31cd6580 .functor NOT 1, v0000023a31c9de50_0, C4<0>, C4<0>, C4<0>;
L_0000023a31cd6ba0 .functor OR 1, v0000023a31c9cff0_0, v0000023a31c66e60_0, C4<0>, C4<0>;
L_0000023a31cd6c80 .functor OR 1, L_0000023a31d20af0, L_0000023a31d1ffb0, C4<0>, C4<0>;
L_0000023a31cd64a0 .functor AND 1, L_0000023a31d1f150, L_0000023a31d1f3d0, C4<1>, C4<1>;
L_0000023a31cd6900 .functor NOT 1, v0000023a31c9de50_0, C4<0>, C4<0>, C4<0>;
L_0000023a31cd5f60 .functor OR 1, L_0000023a31d1ee30, L_0000023a31d1f6f0, C4<0>, C4<0>;
L_0000023a31cd6a50 .functor OR 1, L_0000023a31cd5f60, L_0000023a31d1f830, C4<0>, C4<0>;
L_0000023a31cd6190 .functor OR 1, L_0000023a31d20050, L_0000023a31d32610, C4<0>, C4<0>;
L_0000023a31cd5e80 .functor AND 1, L_0000023a31d1fd30, L_0000023a31cd6190, C4<1>, C4<1>;
L_0000023a31cd6040 .functor OR 1, L_0000023a31d324d0, L_0000023a31d32a70, C4<0>, C4<0>;
L_0000023a31cd6c10 .functor AND 1, L_0000023a31d31350, L_0000023a31cd6040, C4<1>, C4<1>;
L_0000023a31cd67b0 .functor NOT 1, L_0000023a31cd6ba0, C4<0>, C4<0>, C4<0>;
v0000023a31c96b60_0 .net "ALUOp", 3 0, v0000023a31c66aa0_0;  1 drivers
v0000023a31c96c00_0 .net "ALUResult", 31 0, v0000023a31c96480_0;  1 drivers
v0000023a31c96e80_0 .net "ALUSrc", 0 0, v0000023a31c68300_0;  1 drivers
v0000023a31c98ad0_0 .net "ALUin2", 31 0, L_0000023a31d32430;  1 drivers
v0000023a31c98e90_0 .net "MemReadEn", 0 0, v0000023a31c67860_0;  1 drivers
v0000023a31c98c10_0 .net "MemWriteEn", 0 0, v0000023a31c66dc0_0;  1 drivers
v0000023a31c99110_0 .net "MemtoReg", 0 0, v0000023a31c66b40_0;  1 drivers
v0000023a31c97f90_0 .net "PC", 31 0, v0000023a31c97d80_0;  alias, 1 drivers
v0000023a31c98530_0 .net "PCPlus1", 31 0, L_0000023a31d1f0b0;  1 drivers
v0000023a31c98cb0_0 .net "PCsrc", 0 0, v0000023a31c972e0_0;  1 drivers
v0000023a31c991b0_0 .net "RegDst", 0 0, v0000023a31c677c0_0;  1 drivers
v0000023a31c99d90_0 .net "RegWriteEn", 0 0, v0000023a31c66be0_0;  1 drivers
v0000023a31c99750_0 .net "WriteRegister", 4 0, L_0000023a31d1f650;  1 drivers
v0000023a31c98df0_0 .net *"_ivl_0", 0 0, L_0000023a31cd6b30;  1 drivers
L_0000023a31cd6e20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023a31c98210_0 .net/2u *"_ivl_10", 4 0, L_0000023a31cd6e20;  1 drivers
L_0000023a31cd7210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a31c99250_0 .net *"_ivl_101", 15 0, L_0000023a31cd7210;  1 drivers
v0000023a31c985d0_0 .net *"_ivl_102", 31 0, L_0000023a31d204b0;  1 drivers
L_0000023a31cd7258 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a31c99610_0 .net *"_ivl_105", 25 0, L_0000023a31cd7258;  1 drivers
L_0000023a31cd72a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a31c99930_0 .net/2u *"_ivl_106", 31 0, L_0000023a31cd72a0;  1 drivers
v0000023a31c98170_0 .net *"_ivl_108", 0 0, L_0000023a31d1f150;  1 drivers
L_0000023a31cd72e8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000023a31c983f0_0 .net/2u *"_ivl_110", 5 0, L_0000023a31cd72e8;  1 drivers
v0000023a31c98a30_0 .net *"_ivl_112", 0 0, L_0000023a31d1f3d0;  1 drivers
v0000023a31c98b70_0 .net *"_ivl_115", 0 0, L_0000023a31cd64a0;  1 drivers
v0000023a31c982b0_0 .net *"_ivl_116", 47 0, L_0000023a31d20690;  1 drivers
L_0000023a31cd7330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a31c98fd0_0 .net *"_ivl_119", 15 0, L_0000023a31cd7330;  1 drivers
L_0000023a31cd6e68 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023a31c996b0_0 .net/2u *"_ivl_12", 5 0, L_0000023a31cd6e68;  1 drivers
v0000023a31c98670_0 .net *"_ivl_120", 47 0, L_0000023a31d205f0;  1 drivers
L_0000023a31cd7378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a31c99070_0 .net *"_ivl_123", 15 0, L_0000023a31cd7378;  1 drivers
v0000023a31c99c50_0 .net *"_ivl_125", 0 0, L_0000023a31d1fbf0;  1 drivers
v0000023a31c992f0_0 .net *"_ivl_126", 31 0, L_0000023a31d1fdd0;  1 drivers
v0000023a31c98030_0 .net *"_ivl_128", 47 0, L_0000023a31d207d0;  1 drivers
v0000023a31c98490_0 .net *"_ivl_130", 47 0, L_0000023a31d20a50;  1 drivers
v0000023a31c99570_0 .net *"_ivl_132", 47 0, L_0000023a31d1f1f0;  1 drivers
v0000023a31c99a70_0 .net *"_ivl_134", 47 0, L_0000023a31d1f470;  1 drivers
v0000023a31c98d50_0 .net *"_ivl_14", 0 0, L_0000023a31c9d310;  1 drivers
v0000023a31c99cf0_0 .net *"_ivl_140", 0 0, L_0000023a31cd6900;  1 drivers
L_0000023a31cd7408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a31c99b10_0 .net/2u *"_ivl_142", 31 0, L_0000023a31cd7408;  1 drivers
L_0000023a31cd74e0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000023a31c99390_0 .net/2u *"_ivl_146", 5 0, L_0000023a31cd74e0;  1 drivers
v0000023a31c997f0_0 .net *"_ivl_148", 0 0, L_0000023a31d1ee30;  1 drivers
L_0000023a31cd7528 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000023a31c98f30_0 .net/2u *"_ivl_150", 5 0, L_0000023a31cd7528;  1 drivers
v0000023a31c99430_0 .net *"_ivl_152", 0 0, L_0000023a31d1f6f0;  1 drivers
v0000023a31c994d0_0 .net *"_ivl_155", 0 0, L_0000023a31cd5f60;  1 drivers
L_0000023a31cd7570 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000023a31c98710_0 .net/2u *"_ivl_156", 5 0, L_0000023a31cd7570;  1 drivers
v0000023a31c980d0_0 .net *"_ivl_158", 0 0, L_0000023a31d1f830;  1 drivers
L_0000023a31cd6eb0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000023a31c99890_0 .net/2u *"_ivl_16", 4 0, L_0000023a31cd6eb0;  1 drivers
v0000023a31c999d0_0 .net *"_ivl_161", 0 0, L_0000023a31cd6a50;  1 drivers
L_0000023a31cd75b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a31c99bb0_0 .net/2u *"_ivl_162", 15 0, L_0000023a31cd75b8;  1 drivers
v0000023a31c99e30_0 .net *"_ivl_164", 31 0, L_0000023a31d1f8d0;  1 drivers
v0000023a31c988f0_0 .net *"_ivl_167", 0 0, L_0000023a31d1f970;  1 drivers
v0000023a31c98350_0 .net *"_ivl_168", 15 0, L_0000023a31d1fa10;  1 drivers
v0000023a31c987b0_0 .net *"_ivl_170", 31 0, L_0000023a31d1fab0;  1 drivers
v0000023a31c98850_0 .net *"_ivl_174", 31 0, L_0000023a31d1fc90;  1 drivers
L_0000023a31cd7600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a31c98990_0 .net *"_ivl_177", 25 0, L_0000023a31cd7600;  1 drivers
L_0000023a31cd7648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a31c9b080_0 .net/2u *"_ivl_178", 31 0, L_0000023a31cd7648;  1 drivers
v0000023a31c9b620_0 .net *"_ivl_180", 0 0, L_0000023a31d1fd30;  1 drivers
L_0000023a31cd7690 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023a31c9bda0_0 .net/2u *"_ivl_182", 5 0, L_0000023a31cd7690;  1 drivers
v0000023a31c9a0e0_0 .net *"_ivl_184", 0 0, L_0000023a31d20050;  1 drivers
L_0000023a31cd76d8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023a31c9bc60_0 .net/2u *"_ivl_186", 5 0, L_0000023a31cd76d8;  1 drivers
v0000023a31c9a7c0_0 .net *"_ivl_188", 0 0, L_0000023a31d32610;  1 drivers
v0000023a31c9bd00_0 .net *"_ivl_19", 4 0, L_0000023a31c9d8b0;  1 drivers
v0000023a31c9b580_0 .net *"_ivl_191", 0 0, L_0000023a31cd6190;  1 drivers
v0000023a31c9b6c0_0 .net *"_ivl_193", 0 0, L_0000023a31cd5e80;  1 drivers
L_0000023a31cd7720 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023a31c9af40_0 .net/2u *"_ivl_194", 5 0, L_0000023a31cd7720;  1 drivers
v0000023a31c9a360_0 .net *"_ivl_196", 0 0, L_0000023a31d31f30;  1 drivers
L_0000023a31cd7768 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023a31c9ae00_0 .net/2u *"_ivl_198", 31 0, L_0000023a31cd7768;  1 drivers
L_0000023a31cd6dd8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023a31c9a900_0 .net/2u *"_ivl_2", 5 0, L_0000023a31cd6dd8;  1 drivers
v0000023a31c9a180_0 .net *"_ivl_20", 4 0, L_0000023a31c9d590;  1 drivers
v0000023a31c9aa40_0 .net *"_ivl_200", 31 0, L_0000023a31d32570;  1 drivers
v0000023a31c9a220_0 .net *"_ivl_204", 31 0, L_0000023a31d32390;  1 drivers
L_0000023a31cd77b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a31c9bb20_0 .net *"_ivl_207", 25 0, L_0000023a31cd77b0;  1 drivers
L_0000023a31cd77f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a31c9a400_0 .net/2u *"_ivl_208", 31 0, L_0000023a31cd77f8;  1 drivers
v0000023a31c9be40_0 .net *"_ivl_210", 0 0, L_0000023a31d31350;  1 drivers
L_0000023a31cd7840 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023a31c9a4a0_0 .net/2u *"_ivl_212", 5 0, L_0000023a31cd7840;  1 drivers
v0000023a31c9a2c0_0 .net *"_ivl_214", 0 0, L_0000023a31d324d0;  1 drivers
L_0000023a31cd7888 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023a31c9b760_0 .net/2u *"_ivl_216", 5 0, L_0000023a31cd7888;  1 drivers
v0000023a31c9b4e0_0 .net *"_ivl_218", 0 0, L_0000023a31d32a70;  1 drivers
v0000023a31c9a540_0 .net *"_ivl_221", 0 0, L_0000023a31cd6040;  1 drivers
v0000023a31c9b800_0 .net *"_ivl_223", 0 0, L_0000023a31cd6c10;  1 drivers
L_0000023a31cd78d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023a31c9b8a0_0 .net/2u *"_ivl_224", 5 0, L_0000023a31cd78d0;  1 drivers
v0000023a31c9ad60_0 .net *"_ivl_226", 0 0, L_0000023a31d327f0;  1 drivers
v0000023a31c9a720_0 .net *"_ivl_228", 31 0, L_0000023a31d32930;  1 drivers
v0000023a31c9bbc0_0 .net *"_ivl_24", 0 0, L_0000023a31cd6430;  1 drivers
L_0000023a31cd6ef8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023a31c9a9a0_0 .net/2u *"_ivl_26", 4 0, L_0000023a31cd6ef8;  1 drivers
v0000023a31c9ba80_0 .net *"_ivl_29", 4 0, L_0000023a31c9d6d0;  1 drivers
v0000023a31c9b940_0 .net *"_ivl_32", 0 0, L_0000023a31cd65f0;  1 drivers
L_0000023a31cd6f40 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023a31c9b9e0_0 .net/2u *"_ivl_34", 4 0, L_0000023a31cd6f40;  1 drivers
v0000023a31c9aae0_0 .net *"_ivl_37", 4 0, L_0000023a31c9db30;  1 drivers
v0000023a31c99fa0_0 .net *"_ivl_40", 0 0, L_0000023a31cd6200;  1 drivers
L_0000023a31cd6f88 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a31c9a040_0 .net/2u *"_ivl_42", 15 0, L_0000023a31cd6f88;  1 drivers
v0000023a31c9a5e0_0 .net *"_ivl_45", 15 0, L_0000023a31d20190;  1 drivers
v0000023a31c9ab80_0 .net *"_ivl_48", 0 0, L_0000023a31cd5ef0;  1 drivers
v0000023a31c9b440_0 .net *"_ivl_5", 5 0, L_0000023a31c9cc30;  1 drivers
L_0000023a31cd6fd0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a31c9a680_0 .net/2u *"_ivl_50", 36 0, L_0000023a31cd6fd0;  1 drivers
L_0000023a31cd7018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a31c9a860_0 .net/2u *"_ivl_52", 31 0, L_0000023a31cd7018;  1 drivers
v0000023a31c9afe0_0 .net *"_ivl_55", 4 0, L_0000023a31d1ff10;  1 drivers
v0000023a31c9ac20_0 .net *"_ivl_56", 36 0, L_0000023a31d20370;  1 drivers
v0000023a31c9acc0_0 .net *"_ivl_58", 36 0, L_0000023a31d20230;  1 drivers
v0000023a31c9aea0_0 .net *"_ivl_62", 0 0, L_0000023a31cd6ac0;  1 drivers
L_0000023a31cd7060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023a31c9b120_0 .net/2u *"_ivl_64", 5 0, L_0000023a31cd7060;  1 drivers
v0000023a31c9b1c0_0 .net *"_ivl_67", 5 0, L_0000023a31d20c30;  1 drivers
v0000023a31c9b260_0 .net *"_ivl_70", 0 0, L_0000023a31cd6580;  1 drivers
L_0000023a31cd70a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a31c9b300_0 .net/2u *"_ivl_72", 57 0, L_0000023a31cd70a8;  1 drivers
L_0000023a31cd70f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a31c9b3a0_0 .net/2u *"_ivl_74", 31 0, L_0000023a31cd70f0;  1 drivers
v0000023a31c9d130_0 .net *"_ivl_77", 25 0, L_0000023a31d202d0;  1 drivers
v0000023a31c9cf50_0 .net *"_ivl_78", 57 0, L_0000023a31d20410;  1 drivers
v0000023a31c9dbd0_0 .net *"_ivl_8", 0 0, L_0000023a31cd60b0;  1 drivers
v0000023a31c9cd70_0 .net *"_ivl_80", 57 0, L_0000023a31d1f010;  1 drivers
L_0000023a31cd7138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023a31c9d770_0 .net/2u *"_ivl_84", 31 0, L_0000023a31cd7138;  1 drivers
L_0000023a31cd7180 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023a31c9dc70_0 .net/2u *"_ivl_88", 5 0, L_0000023a31cd7180;  1 drivers
v0000023a31c9c050_0 .net *"_ivl_90", 0 0, L_0000023a31d20af0;  1 drivers
L_0000023a31cd71c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023a31c9d450_0 .net/2u *"_ivl_92", 5 0, L_0000023a31cd71c8;  1 drivers
v0000023a31c9d950_0 .net *"_ivl_94", 0 0, L_0000023a31d1ffb0;  1 drivers
v0000023a31c9c2d0_0 .net *"_ivl_97", 0 0, L_0000023a31cd6c80;  1 drivers
v0000023a31c9bfb0_0 .net *"_ivl_98", 47 0, L_0000023a31d1f330;  1 drivers
v0000023a31c9d9f0_0 .net "adderResult", 31 0, L_0000023a31d20730;  1 drivers
v0000023a31c9c910_0 .net "address", 31 0, L_0000023a31d20550;  1 drivers
v0000023a31c9dd10_0 .net "clk", 0 0, L_0000023a31cd6ba0;  alias, 1 drivers
v0000023a31c9ce10_0 .var "cycles_consumed", 31 0;
v0000023a31c9d3b0_0 .net "extImm", 31 0, L_0000023a31d1fb50;  1 drivers
v0000023a31c9c190_0 .net "funct", 5 0, L_0000023a31d1ef70;  1 drivers
v0000023a31c9ccd0_0 .net "hlt", 0 0, v0000023a31c66e60_0;  1 drivers
v0000023a31c9c0f0_0 .net "imm", 15 0, L_0000023a31d1eed0;  1 drivers
v0000023a31c9d4f0_0 .net "immediate", 31 0, L_0000023a31d31030;  1 drivers
v0000023a31c9c550_0 .net "input_clk", 0 0, v0000023a31c9cff0_0;  1 drivers
v0000023a31c9c230_0 .net "instruction", 31 0, L_0000023a31d20b90;  1 drivers
v0000023a31c9c9b0_0 .net "memoryReadData", 31 0, v0000023a31c97ce0_0;  1 drivers
v0000023a31c9c370_0 .net "nextPC", 31 0, L_0000023a31d1f790;  1 drivers
v0000023a31c9ceb0_0 .net "opcode", 5 0, L_0000023a31c9cb90;  1 drivers
v0000023a31c9ca50_0 .net "rd", 4 0, L_0000023a31c9d630;  1 drivers
v0000023a31c9d1d0_0 .net "readData1", 31 0, L_0000023a31cd6740;  1 drivers
v0000023a31c9c410_0 .net "readData1_w", 31 0, L_0000023a31d310d0;  1 drivers
v0000023a31c9c4b0_0 .net "readData2", 31 0, L_0000023a31cd6120;  1 drivers
v0000023a31c9c5f0_0 .net "rs", 4 0, L_0000023a31c9da90;  1 drivers
v0000023a31c9c690_0 .net "rst", 0 0, v0000023a31c9de50_0;  1 drivers
v0000023a31c9d810_0 .net "rt", 4 0, L_0000023a31d200f0;  1 drivers
v0000023a31c9ddb0_0 .net "shamt", 31 0, L_0000023a31d1f290;  1 drivers
v0000023a31c9c730_0 .net "wire_instruction", 31 0, L_0000023a31cd6510;  1 drivers
v0000023a31c9c7d0_0 .net "writeData", 31 0, L_0000023a31d32c50;  1 drivers
v0000023a31c9c870_0 .net "zero", 0 0, L_0000023a31d32b10;  1 drivers
L_0000023a31c9cc30 .part L_0000023a31d20b90, 26, 6;
L_0000023a31c9cb90 .functor MUXZ 6, L_0000023a31c9cc30, L_0000023a31cd6dd8, L_0000023a31cd6b30, C4<>;
L_0000023a31c9d310 .cmp/eq 6, L_0000023a31c9cb90, L_0000023a31cd6e68;
L_0000023a31c9d8b0 .part L_0000023a31d20b90, 11, 5;
L_0000023a31c9d590 .functor MUXZ 5, L_0000023a31c9d8b0, L_0000023a31cd6eb0, L_0000023a31c9d310, C4<>;
L_0000023a31c9d630 .functor MUXZ 5, L_0000023a31c9d590, L_0000023a31cd6e20, L_0000023a31cd60b0, C4<>;
L_0000023a31c9d6d0 .part L_0000023a31d20b90, 21, 5;
L_0000023a31c9da90 .functor MUXZ 5, L_0000023a31c9d6d0, L_0000023a31cd6ef8, L_0000023a31cd6430, C4<>;
L_0000023a31c9db30 .part L_0000023a31d20b90, 16, 5;
L_0000023a31d200f0 .functor MUXZ 5, L_0000023a31c9db30, L_0000023a31cd6f40, L_0000023a31cd65f0, C4<>;
L_0000023a31d20190 .part L_0000023a31d20b90, 0, 16;
L_0000023a31d1eed0 .functor MUXZ 16, L_0000023a31d20190, L_0000023a31cd6f88, L_0000023a31cd6200, C4<>;
L_0000023a31d1ff10 .part L_0000023a31d20b90, 6, 5;
L_0000023a31d20370 .concat [ 5 32 0 0], L_0000023a31d1ff10, L_0000023a31cd7018;
L_0000023a31d20230 .functor MUXZ 37, L_0000023a31d20370, L_0000023a31cd6fd0, L_0000023a31cd5ef0, C4<>;
L_0000023a31d1f290 .part L_0000023a31d20230, 0, 32;
L_0000023a31d20c30 .part L_0000023a31d20b90, 0, 6;
L_0000023a31d1ef70 .functor MUXZ 6, L_0000023a31d20c30, L_0000023a31cd7060, L_0000023a31cd6ac0, C4<>;
L_0000023a31d202d0 .part L_0000023a31d20b90, 0, 26;
L_0000023a31d20410 .concat [ 26 32 0 0], L_0000023a31d202d0, L_0000023a31cd70f0;
L_0000023a31d1f010 .functor MUXZ 58, L_0000023a31d20410, L_0000023a31cd70a8, L_0000023a31cd6580, C4<>;
L_0000023a31d20550 .part L_0000023a31d1f010, 0, 32;
L_0000023a31d1f0b0 .arith/sum 32, v0000023a31c97d80_0, L_0000023a31cd7138;
L_0000023a31d20af0 .cmp/eq 6, L_0000023a31c9cb90, L_0000023a31cd7180;
L_0000023a31d1ffb0 .cmp/eq 6, L_0000023a31c9cb90, L_0000023a31cd71c8;
L_0000023a31d1f330 .concat [ 32 16 0 0], L_0000023a31d20550, L_0000023a31cd7210;
L_0000023a31d204b0 .concat [ 6 26 0 0], L_0000023a31c9cb90, L_0000023a31cd7258;
L_0000023a31d1f150 .cmp/eq 32, L_0000023a31d204b0, L_0000023a31cd72a0;
L_0000023a31d1f3d0 .cmp/eq 6, L_0000023a31d1ef70, L_0000023a31cd72e8;
L_0000023a31d20690 .concat [ 32 16 0 0], L_0000023a31cd6740, L_0000023a31cd7330;
L_0000023a31d205f0 .concat [ 32 16 0 0], v0000023a31c97d80_0, L_0000023a31cd7378;
L_0000023a31d1fbf0 .part L_0000023a31d1eed0, 15, 1;
LS_0000023a31d1fdd0_0_0 .concat [ 1 1 1 1], L_0000023a31d1fbf0, L_0000023a31d1fbf0, L_0000023a31d1fbf0, L_0000023a31d1fbf0;
LS_0000023a31d1fdd0_0_4 .concat [ 1 1 1 1], L_0000023a31d1fbf0, L_0000023a31d1fbf0, L_0000023a31d1fbf0, L_0000023a31d1fbf0;
LS_0000023a31d1fdd0_0_8 .concat [ 1 1 1 1], L_0000023a31d1fbf0, L_0000023a31d1fbf0, L_0000023a31d1fbf0, L_0000023a31d1fbf0;
LS_0000023a31d1fdd0_0_12 .concat [ 1 1 1 1], L_0000023a31d1fbf0, L_0000023a31d1fbf0, L_0000023a31d1fbf0, L_0000023a31d1fbf0;
LS_0000023a31d1fdd0_0_16 .concat [ 1 1 1 1], L_0000023a31d1fbf0, L_0000023a31d1fbf0, L_0000023a31d1fbf0, L_0000023a31d1fbf0;
LS_0000023a31d1fdd0_0_20 .concat [ 1 1 1 1], L_0000023a31d1fbf0, L_0000023a31d1fbf0, L_0000023a31d1fbf0, L_0000023a31d1fbf0;
LS_0000023a31d1fdd0_0_24 .concat [ 1 1 1 1], L_0000023a31d1fbf0, L_0000023a31d1fbf0, L_0000023a31d1fbf0, L_0000023a31d1fbf0;
LS_0000023a31d1fdd0_0_28 .concat [ 1 1 1 1], L_0000023a31d1fbf0, L_0000023a31d1fbf0, L_0000023a31d1fbf0, L_0000023a31d1fbf0;
LS_0000023a31d1fdd0_1_0 .concat [ 4 4 4 4], LS_0000023a31d1fdd0_0_0, LS_0000023a31d1fdd0_0_4, LS_0000023a31d1fdd0_0_8, LS_0000023a31d1fdd0_0_12;
LS_0000023a31d1fdd0_1_4 .concat [ 4 4 4 4], LS_0000023a31d1fdd0_0_16, LS_0000023a31d1fdd0_0_20, LS_0000023a31d1fdd0_0_24, LS_0000023a31d1fdd0_0_28;
L_0000023a31d1fdd0 .concat [ 16 16 0 0], LS_0000023a31d1fdd0_1_0, LS_0000023a31d1fdd0_1_4;
L_0000023a31d207d0 .concat [ 16 32 0 0], L_0000023a31d1eed0, L_0000023a31d1fdd0;
L_0000023a31d20a50 .arith/sum 48, L_0000023a31d205f0, L_0000023a31d207d0;
L_0000023a31d1f1f0 .functor MUXZ 48, L_0000023a31d20a50, L_0000023a31d20690, L_0000023a31cd64a0, C4<>;
L_0000023a31d1f470 .functor MUXZ 48, L_0000023a31d1f1f0, L_0000023a31d1f330, L_0000023a31cd6c80, C4<>;
L_0000023a31d20730 .part L_0000023a31d1f470, 0, 32;
L_0000023a31d1f790 .functor MUXZ 32, L_0000023a31d1f0b0, L_0000023a31d20730, v0000023a31c972e0_0, C4<>;
L_0000023a31d20b90 .functor MUXZ 32, L_0000023a31cd6510, L_0000023a31cd7408, L_0000023a31cd6900, C4<>;
L_0000023a31d1ee30 .cmp/eq 6, L_0000023a31c9cb90, L_0000023a31cd74e0;
L_0000023a31d1f6f0 .cmp/eq 6, L_0000023a31c9cb90, L_0000023a31cd7528;
L_0000023a31d1f830 .cmp/eq 6, L_0000023a31c9cb90, L_0000023a31cd7570;
L_0000023a31d1f8d0 .concat [ 16 16 0 0], L_0000023a31d1eed0, L_0000023a31cd75b8;
L_0000023a31d1f970 .part L_0000023a31d1eed0, 15, 1;
LS_0000023a31d1fa10_0_0 .concat [ 1 1 1 1], L_0000023a31d1f970, L_0000023a31d1f970, L_0000023a31d1f970, L_0000023a31d1f970;
LS_0000023a31d1fa10_0_4 .concat [ 1 1 1 1], L_0000023a31d1f970, L_0000023a31d1f970, L_0000023a31d1f970, L_0000023a31d1f970;
LS_0000023a31d1fa10_0_8 .concat [ 1 1 1 1], L_0000023a31d1f970, L_0000023a31d1f970, L_0000023a31d1f970, L_0000023a31d1f970;
LS_0000023a31d1fa10_0_12 .concat [ 1 1 1 1], L_0000023a31d1f970, L_0000023a31d1f970, L_0000023a31d1f970, L_0000023a31d1f970;
L_0000023a31d1fa10 .concat [ 4 4 4 4], LS_0000023a31d1fa10_0_0, LS_0000023a31d1fa10_0_4, LS_0000023a31d1fa10_0_8, LS_0000023a31d1fa10_0_12;
L_0000023a31d1fab0 .concat [ 16 16 0 0], L_0000023a31d1eed0, L_0000023a31d1fa10;
L_0000023a31d1fb50 .functor MUXZ 32, L_0000023a31d1fab0, L_0000023a31d1f8d0, L_0000023a31cd6a50, C4<>;
L_0000023a31d1fc90 .concat [ 6 26 0 0], L_0000023a31c9cb90, L_0000023a31cd7600;
L_0000023a31d1fd30 .cmp/eq 32, L_0000023a31d1fc90, L_0000023a31cd7648;
L_0000023a31d20050 .cmp/eq 6, L_0000023a31d1ef70, L_0000023a31cd7690;
L_0000023a31d32610 .cmp/eq 6, L_0000023a31d1ef70, L_0000023a31cd76d8;
L_0000023a31d31f30 .cmp/eq 6, L_0000023a31c9cb90, L_0000023a31cd7720;
L_0000023a31d32570 .functor MUXZ 32, L_0000023a31d1fb50, L_0000023a31cd7768, L_0000023a31d31f30, C4<>;
L_0000023a31d31030 .functor MUXZ 32, L_0000023a31d32570, L_0000023a31d1f290, L_0000023a31cd5e80, C4<>;
L_0000023a31d32390 .concat [ 6 26 0 0], L_0000023a31c9cb90, L_0000023a31cd77b0;
L_0000023a31d31350 .cmp/eq 32, L_0000023a31d32390, L_0000023a31cd77f8;
L_0000023a31d324d0 .cmp/eq 6, L_0000023a31d1ef70, L_0000023a31cd7840;
L_0000023a31d32a70 .cmp/eq 6, L_0000023a31d1ef70, L_0000023a31cd7888;
L_0000023a31d327f0 .cmp/eq 6, L_0000023a31c9cb90, L_0000023a31cd78d0;
L_0000023a31d32930 .functor MUXZ 32, L_0000023a31cd6740, v0000023a31c97d80_0, L_0000023a31d327f0, C4<>;
L_0000023a31d310d0 .functor MUXZ 32, L_0000023a31d32930, L_0000023a31cd6120, L_0000023a31cd6c10, C4<>;
S_0000023a31c5f700 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000023a31c5f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000023a31c54610 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000023a31cd62e0 .functor NOT 1, v0000023a31c68300_0, C4<0>, C4<0>, C4<0>;
v0000023a31c66780_0 .net *"_ivl_0", 0 0, L_0000023a31cd62e0;  1 drivers
v0000023a31c66960_0 .net "in1", 31 0, L_0000023a31cd6120;  alias, 1 drivers
v0000023a31c66a00_0 .net "in2", 31 0, L_0000023a31d31030;  alias, 1 drivers
v0000023a31c675e0_0 .net "out", 31 0, L_0000023a31d32430;  alias, 1 drivers
v0000023a31c68260_0 .net "s", 0 0, v0000023a31c68300_0;  alias, 1 drivers
L_0000023a31d32430 .functor MUXZ 32, L_0000023a31d31030, L_0000023a31cd6120, L_0000023a31cd62e0, C4<>;
S_0000023a31c70b80 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000023a31c5f570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000023a31cd0090 .param/l "RType" 0 4 2, C4<000000>;
P_0000023a31cd00c8 .param/l "add" 0 4 5, C4<100000>;
P_0000023a31cd0100 .param/l "addi" 0 4 8, C4<001000>;
P_0000023a31cd0138 .param/l "addu" 0 4 5, C4<100001>;
P_0000023a31cd0170 .param/l "and_" 0 4 5, C4<100100>;
P_0000023a31cd01a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000023a31cd01e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000023a31cd0218 .param/l "bne" 0 4 10, C4<000101>;
P_0000023a31cd0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000023a31cd0288 .param/l "j" 0 4 12, C4<000010>;
P_0000023a31cd02c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000023a31cd02f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000023a31cd0330 .param/l "lw" 0 4 8, C4<100011>;
P_0000023a31cd0368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000023a31cd03a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000023a31cd03d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000023a31cd0410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000023a31cd0448 .param/l "sll" 0 4 6, C4<000000>;
P_0000023a31cd0480 .param/l "slt" 0 4 5, C4<101010>;
P_0000023a31cd04b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000023a31cd04f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000023a31cd0528 .param/l "sub" 0 4 5, C4<100010>;
P_0000023a31cd0560 .param/l "subu" 0 4 5, C4<100011>;
P_0000023a31cd0598 .param/l "sw" 0 4 8, C4<101011>;
P_0000023a31cd05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000023a31cd0608 .param/l "xori" 0 4 8, C4<001110>;
v0000023a31c66aa0_0 .var "ALUOp", 3 0;
v0000023a31c68300_0 .var "ALUSrc", 0 0;
v0000023a31c67860_0 .var "MemReadEn", 0 0;
v0000023a31c66dc0_0 .var "MemWriteEn", 0 0;
v0000023a31c66b40_0 .var "MemtoReg", 0 0;
v0000023a31c677c0_0 .var "RegDst", 0 0;
v0000023a31c66be0_0 .var "RegWriteEn", 0 0;
v0000023a31c67040_0 .net "funct", 5 0, L_0000023a31d1ef70;  alias, 1 drivers
v0000023a31c66e60_0 .var "hlt", 0 0;
v0000023a31c67400_0 .net "opcode", 5 0, L_0000023a31c9cb90;  alias, 1 drivers
v0000023a31c672c0_0 .net "rst", 0 0, v0000023a31c9de50_0;  alias, 1 drivers
E_0000023a31c54350 .event anyedge, v0000023a31c672c0_0, v0000023a31c67400_0, v0000023a31c67040_0;
S_0000023a31c70d10 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000023a31c5f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000023a31c53a10 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000023a31cd6510 .functor BUFZ 32, L_0000023a31d20870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023a31c67360_0 .net "Data_Out", 31 0, L_0000023a31cd6510;  alias, 1 drivers
v0000023a31c674a0 .array "InstMem", 0 1023, 31 0;
v0000023a31c67540_0 .net *"_ivl_0", 31 0, L_0000023a31d20870;  1 drivers
v0000023a31c67680_0 .net *"_ivl_3", 9 0, L_0000023a31d20910;  1 drivers
v0000023a31c67b80_0 .net *"_ivl_4", 11 0, L_0000023a31d209b0;  1 drivers
L_0000023a31cd73c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a31c67720_0 .net *"_ivl_7", 1 0, L_0000023a31cd73c0;  1 drivers
v0000023a31c67900_0 .net "addr", 31 0, v0000023a31c97d80_0;  alias, 1 drivers
v0000023a31c67a40_0 .var/i "i", 31 0;
L_0000023a31d20870 .array/port v0000023a31c674a0, L_0000023a31d209b0;
L_0000023a31d20910 .part v0000023a31c97d80_0, 0, 10;
L_0000023a31d209b0 .concat [ 10 2 0 0], L_0000023a31d20910, L_0000023a31cd73c0;
S_0000023a31c06550 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000023a31c5f570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000023a31cd6740 .functor BUFZ 32, L_0000023a31d1fe70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023a31cd6120 .functor BUFZ 32, L_0000023a31d1f5b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023a31c67cc0_0 .net *"_ivl_0", 31 0, L_0000023a31d1fe70;  1 drivers
v0000023a31c67d60_0 .net *"_ivl_10", 6 0, L_0000023a31d20cd0;  1 drivers
L_0000023a31cd7498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a31c460e0_0 .net *"_ivl_13", 1 0, L_0000023a31cd7498;  1 drivers
v0000023a31c453c0_0 .net *"_ivl_2", 6 0, L_0000023a31d1f510;  1 drivers
L_0000023a31cd7450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a31c960c0_0 .net *"_ivl_5", 1 0, L_0000023a31cd7450;  1 drivers
v0000023a31c96de0_0 .net *"_ivl_8", 31 0, L_0000023a31d1f5b0;  1 drivers
v0000023a31c96a20_0 .net "clk", 0 0, L_0000023a31cd6ba0;  alias, 1 drivers
v0000023a31c96160_0 .var/i "i", 31 0;
v0000023a31c96f20_0 .net "readData1", 31 0, L_0000023a31cd6740;  alias, 1 drivers
v0000023a31c96200_0 .net "readData2", 31 0, L_0000023a31cd6120;  alias, 1 drivers
v0000023a31c97e20_0 .net "readRegister1", 4 0, L_0000023a31c9da90;  alias, 1 drivers
v0000023a31c96020_0 .net "readRegister2", 4 0, L_0000023a31d200f0;  alias, 1 drivers
v0000023a31c96fc0 .array "registers", 31 0, 31 0;
v0000023a31c97060_0 .net "rst", 0 0, v0000023a31c9de50_0;  alias, 1 drivers
v0000023a31c97100_0 .net "we", 0 0, v0000023a31c66be0_0;  alias, 1 drivers
v0000023a31c97920_0 .net "writeData", 31 0, L_0000023a31d32c50;  alias, 1 drivers
v0000023a31c97a60_0 .net "writeRegister", 4 0, L_0000023a31d1f650;  alias, 1 drivers
E_0000023a31c53ad0/0 .event negedge, v0000023a31c672c0_0;
E_0000023a31c53ad0/1 .event posedge, v0000023a31c96a20_0;
E_0000023a31c53ad0 .event/or E_0000023a31c53ad0/0, E_0000023a31c53ad0/1;
L_0000023a31d1fe70 .array/port v0000023a31c96fc0, L_0000023a31d1f510;
L_0000023a31d1f510 .concat [ 5 2 0 0], L_0000023a31c9da90, L_0000023a31cd7450;
L_0000023a31d1f5b0 .array/port v0000023a31c96fc0, L_0000023a31d20cd0;
L_0000023a31d20cd0 .concat [ 5 2 0 0], L_0000023a31d200f0, L_0000023a31cd7498;
S_0000023a31c066e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000023a31c06550;
 .timescale 0 0;
v0000023a31c67c20_0 .var/i "i", 31 0;
S_0000023a31b269c0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000023a31c5f570;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000023a31c55590 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000023a31cd6270 .functor NOT 1, v0000023a31c677c0_0, C4<0>, C4<0>, C4<0>;
v0000023a31c97420_0 .net *"_ivl_0", 0 0, L_0000023a31cd6270;  1 drivers
v0000023a31c96ca0_0 .net "in1", 4 0, L_0000023a31d200f0;  alias, 1 drivers
v0000023a31c971a0_0 .net "in2", 4 0, L_0000023a31c9d630;  alias, 1 drivers
v0000023a31c97b00_0 .net "out", 4 0, L_0000023a31d1f650;  alias, 1 drivers
v0000023a31c97560_0 .net "s", 0 0, v0000023a31c677c0_0;  alias, 1 drivers
L_0000023a31d1f650 .functor MUXZ 5, L_0000023a31c9d630, L_0000023a31d200f0, L_0000023a31cd6270, C4<>;
S_0000023a31b26b50 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000023a31c5f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000023a31c550d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000023a31cd6970 .functor NOT 1, v0000023a31c66b40_0, C4<0>, C4<0>, C4<0>;
v0000023a31c962a0_0 .net *"_ivl_0", 0 0, L_0000023a31cd6970;  1 drivers
v0000023a31c96700_0 .net "in1", 31 0, v0000023a31c96480_0;  alias, 1 drivers
v0000023a31c96d40_0 .net "in2", 31 0, v0000023a31c97ce0_0;  alias, 1 drivers
v0000023a31c97240_0 .net "out", 31 0, L_0000023a31d32c50;  alias, 1 drivers
v0000023a31c97ba0_0 .net "s", 0 0, v0000023a31c66b40_0;  alias, 1 drivers
L_0000023a31d32c50 .functor MUXZ 32, v0000023a31c97ce0_0, v0000023a31c96480_0, L_0000023a31cd6970, C4<>;
S_0000023a31c04c00 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000023a31c5f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000023a31c04d90 .param/l "ADD" 0 9 12, C4<0000>;
P_0000023a31c04dc8 .param/l "AND" 0 9 12, C4<0010>;
P_0000023a31c04e00 .param/l "NOR" 0 9 12, C4<0101>;
P_0000023a31c04e38 .param/l "OR" 0 9 12, C4<0011>;
P_0000023a31c04e70 .param/l "SGT" 0 9 12, C4<0111>;
P_0000023a31c04ea8 .param/l "SLL" 0 9 12, C4<1000>;
P_0000023a31c04ee0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000023a31c04f18 .param/l "SRL" 0 9 12, C4<1001>;
P_0000023a31c04f50 .param/l "SUB" 0 9 12, C4<0001>;
P_0000023a31c04f88 .param/l "XOR" 0 9 12, C4<0100>;
P_0000023a31c04fc0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000023a31c04ff8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000023a31cd7918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a31c96340_0 .net/2u *"_ivl_0", 31 0, L_0000023a31cd7918;  1 drivers
v0000023a31c96520_0 .net "opSel", 3 0, v0000023a31c66aa0_0;  alias, 1 drivers
v0000023a31c95f80_0 .net "operand1", 31 0, L_0000023a31d310d0;  alias, 1 drivers
v0000023a31c963e0_0 .net "operand2", 31 0, L_0000023a31d32430;  alias, 1 drivers
v0000023a31c96480_0 .var "result", 31 0;
v0000023a31c97600_0 .net "zero", 0 0, L_0000023a31d32b10;  alias, 1 drivers
E_0000023a31c54790 .event anyedge, v0000023a31c66aa0_0, v0000023a31c95f80_0, v0000023a31c675e0_0;
L_0000023a31d32b10 .cmp/eq 32, v0000023a31c96480_0, L_0000023a31cd7918;
S_0000023a31beed90 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000023a31c5f570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000023a31cd1660 .param/l "RType" 0 4 2, C4<000000>;
P_0000023a31cd1698 .param/l "add" 0 4 5, C4<100000>;
P_0000023a31cd16d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000023a31cd1708 .param/l "addu" 0 4 5, C4<100001>;
P_0000023a31cd1740 .param/l "and_" 0 4 5, C4<100100>;
P_0000023a31cd1778 .param/l "andi" 0 4 8, C4<001100>;
P_0000023a31cd17b0 .param/l "beq" 0 4 10, C4<000100>;
P_0000023a31cd17e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000023a31cd1820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000023a31cd1858 .param/l "j" 0 4 12, C4<000010>;
P_0000023a31cd1890 .param/l "jal" 0 4 12, C4<000011>;
P_0000023a31cd18c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000023a31cd1900 .param/l "lw" 0 4 8, C4<100011>;
P_0000023a31cd1938 .param/l "nor_" 0 4 5, C4<100111>;
P_0000023a31cd1970 .param/l "or_" 0 4 5, C4<100101>;
P_0000023a31cd19a8 .param/l "ori" 0 4 8, C4<001101>;
P_0000023a31cd19e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000023a31cd1a18 .param/l "sll" 0 4 6, C4<000000>;
P_0000023a31cd1a50 .param/l "slt" 0 4 5, C4<101010>;
P_0000023a31cd1a88 .param/l "slti" 0 4 8, C4<101010>;
P_0000023a31cd1ac0 .param/l "srl" 0 4 6, C4<000010>;
P_0000023a31cd1af8 .param/l "sub" 0 4 5, C4<100010>;
P_0000023a31cd1b30 .param/l "subu" 0 4 5, C4<100011>;
P_0000023a31cd1b68 .param/l "sw" 0 4 8, C4<101011>;
P_0000023a31cd1ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000023a31cd1bd8 .param/l "xori" 0 4 8, C4<001110>;
v0000023a31c972e0_0 .var "PCsrc", 0 0;
v0000023a31c97380_0 .net "funct", 5 0, L_0000023a31d1ef70;  alias, 1 drivers
v0000023a31c974c0_0 .net "opcode", 5 0, L_0000023a31c9cb90;  alias, 1 drivers
v0000023a31c977e0_0 .net "operand1", 31 0, L_0000023a31cd6740;  alias, 1 drivers
v0000023a31c965c0_0 .net "operand2", 31 0, L_0000023a31d32430;  alias, 1 drivers
v0000023a31c96660_0 .net "rst", 0 0, v0000023a31c9de50_0;  alias, 1 drivers
E_0000023a31c55410/0 .event anyedge, v0000023a31c672c0_0, v0000023a31c67400_0, v0000023a31c96f20_0, v0000023a31c675e0_0;
E_0000023a31c55410/1 .event anyedge, v0000023a31c67040_0;
E_0000023a31c55410 .event/or E_0000023a31c55410/0, E_0000023a31c55410/1;
S_0000023a31beef20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000023a31c5f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000023a31c979c0 .array "DataMem", 0 1023, 31 0;
v0000023a31c97c40_0 .net "address", 31 0, v0000023a31c96480_0;  alias, 1 drivers
v0000023a31c97880_0 .net "clock", 0 0, L_0000023a31cd67b0;  1 drivers
v0000023a31c97740_0 .net "data", 31 0, L_0000023a31cd6120;  alias, 1 drivers
v0000023a31c976a0_0 .var/i "i", 31 0;
v0000023a31c97ce0_0 .var "q", 31 0;
v0000023a31c96ac0_0 .net "rden", 0 0, v0000023a31c67860_0;  alias, 1 drivers
v0000023a31c967a0_0 .net "wren", 0 0, v0000023a31c66dc0_0;  alias, 1 drivers
E_0000023a31c54e10 .event posedge, v0000023a31c97880_0;
S_0000023a31cd1c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000023a31c5f570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000023a31c55550 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000023a31c96840_0 .net "PCin", 31 0, L_0000023a31d1f790;  alias, 1 drivers
v0000023a31c97d80_0 .var "PCout", 31 0;
v0000023a31c968e0_0 .net "clk", 0 0, L_0000023a31cd6ba0;  alias, 1 drivers
v0000023a31c96980_0 .net "rst", 0 0, v0000023a31c9de50_0;  alias, 1 drivers
    .scope S_0000023a31beed90;
T_0 ;
    %wait E_0000023a31c55410;
    %load/vec4 v0000023a31c96660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a31c972e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023a31c974c0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000023a31c977e0_0;
    %load/vec4 v0000023a31c965c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000023a31c974c0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000023a31c977e0_0;
    %load/vec4 v0000023a31c965c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000023a31c974c0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000023a31c974c0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000023a31c974c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000023a31c97380_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000023a31c972e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000023a31cd1c20;
T_1 ;
    %wait E_0000023a31c53ad0;
    %load/vec4 v0000023a31c96980_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000023a31c97d80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000023a31c96840_0;
    %assign/vec4 v0000023a31c97d80_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023a31c70d10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a31c67a40_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000023a31c67a40_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023a31c67a40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c674a0, 0, 4;
    %load/vec4 v0000023a31c67a40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a31c67a40_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c674a0, 0, 4;
    %pushi/vec4 537067530, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c674a0, 0, 4;
    %pushi/vec4 807337984, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c674a0, 0, 4;
    %pushi/vec4 260128, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c674a0, 0, 4;
    %pushi/vec4 137248, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c674a0, 0, 4;
    %pushi/vec4 2035744, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c674a0, 0, 4;
    %pushi/vec4 2885812225, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c674a0, 0, 4;
    %pushi/vec4 2885877762, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c674a0, 0, 4;
    %pushi/vec4 537133071, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c674a0, 0, 4;
    %pushi/vec4 537198612, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c674a0, 0, 4;
    %pushi/vec4 8726560, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c674a0, 0, 4;
    %pushi/vec4 10756130, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c674a0, 0, 4;
    %pushi/vec4 10758178, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c674a0, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c674a0, 0, 4;
    %pushi/vec4 2886008836, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c674a0, 0, 4;
    %pushi/vec4 537264153, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c674a0, 0, 4;
    %pushi/vec4 537329694, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c674a0, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c674a0, 0, 4;
    %pushi/vec4 13056038, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c674a0, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c674a0, 0, 4;
    %pushi/vec4 2886074373, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c674a0, 0, 4;
    %pushi/vec4 2886139910, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c674a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c674a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c674a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c674a0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c674a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c674a0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000023a31c70b80;
T_3 ;
    %wait E_0000023a31c54350;
    %load/vec4 v0000023a31c672c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000023a31c66e60_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000023a31c66aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023a31c68300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023a31c66be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023a31c66dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023a31c66b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023a31c67860_0, 0;
    %assign/vec4 v0000023a31c677c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000023a31c66e60_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000023a31c66aa0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000023a31c68300_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023a31c66be0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023a31c66dc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023a31c66b40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023a31c67860_0, 0, 1;
    %store/vec4 v0000023a31c677c0_0, 0, 1;
    %load/vec4 v0000023a31c67400_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a31c66e60_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a31c677c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a31c66be0_0, 0;
    %load/vec4 v0000023a31c67040_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023a31c66aa0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023a31c66aa0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023a31c66aa0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023a31c66aa0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023a31c66aa0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000023a31c66aa0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000023a31c66aa0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000023a31c66aa0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023a31c66aa0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000023a31c66aa0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a31c68300_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000023a31c66aa0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a31c68300_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000023a31c66aa0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023a31c66aa0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a31c66be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a31c677c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a31c68300_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a31c66be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a31c677c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a31c68300_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023a31c66aa0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a31c66be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a31c68300_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023a31c66aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a31c66be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a31c68300_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000023a31c66aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a31c66be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a31c68300_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000023a31c66aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a31c66be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a31c68300_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a31c67860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a31c66be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a31c68300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a31c66b40_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a31c66dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a31c68300_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023a31c66aa0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023a31c66aa0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000023a31c06550;
T_4 ;
    %wait E_0000023a31c53ad0;
    %fork t_1, S_0000023a31c066e0;
    %jmp t_0;
    .scope S_0000023a31c066e0;
t_1 ;
    %load/vec4 v0000023a31c97060_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a31c67c20_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000023a31c67c20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023a31c67c20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c96fc0, 0, 4;
    %load/vec4 v0000023a31c67c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a31c67c20_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000023a31c97100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000023a31c97920_0;
    %load/vec4 v0000023a31c97a60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c96fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c96fc0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000023a31c06550;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000023a31c06550;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a31c96160_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000023a31c96160_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000023a31c96160_0;
    %ix/getv/s 4, v0000023a31c96160_0;
    %load/vec4a v0000023a31c96fc0, 4;
    %ix/getv/s 4, v0000023a31c96160_0;
    %load/vec4a v0000023a31c96fc0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000023a31c96160_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a31c96160_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000023a31c04c00;
T_6 ;
    %wait E_0000023a31c54790;
    %load/vec4 v0000023a31c96520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000023a31c96480_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000023a31c95f80_0;
    %load/vec4 v0000023a31c963e0_0;
    %add;
    %assign/vec4 v0000023a31c96480_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000023a31c95f80_0;
    %load/vec4 v0000023a31c963e0_0;
    %sub;
    %assign/vec4 v0000023a31c96480_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000023a31c95f80_0;
    %load/vec4 v0000023a31c963e0_0;
    %and;
    %assign/vec4 v0000023a31c96480_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000023a31c95f80_0;
    %load/vec4 v0000023a31c963e0_0;
    %or;
    %assign/vec4 v0000023a31c96480_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000023a31c95f80_0;
    %load/vec4 v0000023a31c963e0_0;
    %xor;
    %assign/vec4 v0000023a31c96480_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000023a31c95f80_0;
    %load/vec4 v0000023a31c963e0_0;
    %or;
    %inv;
    %assign/vec4 v0000023a31c96480_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000023a31c95f80_0;
    %load/vec4 v0000023a31c963e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000023a31c96480_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000023a31c963e0_0;
    %load/vec4 v0000023a31c95f80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000023a31c96480_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000023a31c95f80_0;
    %ix/getv 4, v0000023a31c963e0_0;
    %shiftl 4;
    %assign/vec4 v0000023a31c96480_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000023a31c95f80_0;
    %ix/getv 4, v0000023a31c963e0_0;
    %shiftr 4;
    %assign/vec4 v0000023a31c96480_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000023a31beef20;
T_7 ;
    %wait E_0000023a31c54e10;
    %load/vec4 v0000023a31c96ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000023a31c97c40_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000023a31c979c0, 4;
    %assign/vec4 v0000023a31c97ce0_0, 0;
T_7.0 ;
    %load/vec4 v0000023a31c967a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000023a31c97740_0;
    %ix/getv 3, v0000023a31c97c40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c979c0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000023a31beef20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a31c976a0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000023a31c976a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023a31c976a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a31c979c0, 0, 4;
    %load/vec4 v0000023a31c976a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a31c976a0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000023a31beef20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a31c976a0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000023a31c976a0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000023a31c976a0_0;
    %load/vec4a v0000023a31c979c0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000023a31c976a0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000023a31c976a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a31c976a0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000023a31c5f570;
T_10 ;
    %wait E_0000023a31c53ad0;
    %load/vec4 v0000023a31c9c690_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023a31c9ce10_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000023a31c9ce10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000023a31c9ce10_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000023a31c5f250;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a31c9cff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a31c9de50_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000023a31c5f250;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000023a31c9cff0_0;
    %inv;
    %assign/vec4 v0000023a31c9cff0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000023a31c5f250;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Swapping/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a31c9de50_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a31c9de50_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000023a31c9d270_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
