# Hi, I'm Abhishek! 👋

Welcome to my GitHub profile! I'm a passionate developer working on **Digital Design** and **Verification**. I specialize in **Design**, **SystemVerilog**, and **UVM-based verification**.

## 🚀 About Me:
- 🔭 I’m currently working on **Design and Verification Projects**
- 🌱 I’m learning more about **Verilog, UVM, and FPGA Design**
- 👯 I’m looking to collaborate on **FPGA Design, Verification Frameworks, and VLSI Projects**
- 💬 Ask me about **Digital Design, Verification, and Simulation Tools**
- 📫 How to reach me: **abhishek09241@gmail.com**

## 🛠️ Technologies & Tools:
- **Languages**: Verilog, SystemVerilog, Python
- **Tools**: ModelSim, Questa, UVM, Xilinx Vivado
- **Other**: Git, Docker

## 🏆 GitHub Stats:
![GitHub Stats](https://github-readme-stats.vercel.app/api?username=abhishek09241&show_icons=true&hide_title=true)

## 📈 My GitHub Contributions:
![GitHub Activity Graph](https://activity-graph.herokuapp.com/graph?username=abhishek09241&theme=github)

## 🔗 Connect with Me:
- [LinkedIn](https://www.linkedin.com/in/abhishek-kushwaha-911b171b7/)
- [Email](mailto:abhishek09241@gmail.com)

## 🔧 Pinned Repositories:
- [DFF Design and Verification](https://github.com/abhishek09241/DFF-design-and-Verification)

## 🎉 Fun Fact:
I love solving complex verification problems and optimizing simulation speeds! 😄
