#-----------------------------------------------------------
# Vivado v2023.2.1 (64-bit)
# SW Build 4081461 on Thu Dec 14 12:24:51 MST 2023
# IP Build 4080415 on Thu Dec 14 21:01:57 MST 2023
# SharedData Build 4077621 on Mon Dec 11 00:23:44 MST 2023
# Start of session at: Thu Feb 29 09:37:30 2024
# Process ID: 40736
# Current directory: C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.runs/synth_1
# Command line: vivado.exe -log project_reti_logiche.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_reti_logiche.tcl
# Log file: C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.runs/synth_1/project_reti_logiche.vds
# Journal file: C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.runs/synth_1\vivado.jou
# Running On: DESKTOP-6G38AS2, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 16388 MB
#-----------------------------------------------------------
source project_reti_logiche.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 487.160 ; gain = 180.980
Command: read_checkpoint -auto_incremental -incremental C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/utils_1/imports/synth_1/project_reti_logiche.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/utils_1/imports/synth_1/project_reti_logiche.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top project_reti_logiche -part xc7a200tfbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 50680
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 936.766 ; gain = 438.078
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_reti_logiche' [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:30]
INFO: [Synth 8-3491] module 'CounterAdd' declared at 'C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:632' bound to instance 'CounterAdd_inst' of component 'CounterAdd' [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:170]
INFO: [Synth 8-638] synthesizing module 'CounterAdd' [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:642]
INFO: [Synth 8-226] default block is never used [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:658]
INFO: [Synth 8-226] default block is never used [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:660]
INFO: [Synth 8-226] default block is never used [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:662]
INFO: [Synth 8-226] default block is never used [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:681]
INFO: [Synth 8-226] default block is never used [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:710]
INFO: [Synth 8-256] done synthesizing module 'CounterAdd' (0#1) [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:642]
INFO: [Synth 8-3491] module 'CounterK' declared at 'C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:755' bound to instance 'CounterK_inst' of component 'CounterK' [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:179]
INFO: [Synth 8-638] synthesizing module 'CounterK' [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:766]
INFO: [Synth 8-226] default block is never used [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:796]
INFO: [Synth 8-226] default block is never used [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:798]
INFO: [Synth 8-256] done synthesizing module 'CounterK' (0#1) [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:766]
INFO: [Synth 8-3491] module 'ZeroReading' declared at 'C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:919' bound to instance 'ZeroReading_inst' of component 'ZeroReading' [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:188]
INFO: [Synth 8-638] synthesizing module 'ZeroReading' [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:927]
INFO: [Synth 8-256] done synthesizing module 'ZeroReading' (0#1) [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:927]
INFO: [Synth 8-3491] module 'LVR' declared at 'C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:1063' bound to instance 'LVR_inst' of component 'LVR' [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:194]
INFO: [Synth 8-638] synthesizing module 'LVR' [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:1073]
INFO: [Synth 8-256] done synthesizing module 'LVR' (0#1) [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:1073]
INFO: [Synth 8-3491] module 'CredibilityT' declared at 'C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:940' bound to instance 'Credibility_inst' of component 'CredibilityT' [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:204]
INFO: [Synth 8-638] synthesizing module 'CredibilityT' [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:950]
INFO: [Synth 8-3491] module 'FlipFlopT' declared at 'C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:1026' bound to instance 't0' of component 'FlipFlopT' [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:969]
INFO: [Synth 8-638] synthesizing module 'FlipFlopT' [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:1034]
INFO: [Synth 8-256] done synthesizing module 'FlipFlopT' (0#1) [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:1034]
INFO: [Synth 8-3491] module 'FlipFlopT' declared at 'C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:1026' bound to instance 't1' of component 'FlipFlopT' [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:970]
INFO: [Synth 8-3491] module 'FlipFlopT' declared at 'C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:1026' bound to instance 't2' of component 'FlipFlopT' [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:971]
INFO: [Synth 8-3491] module 'FlipFlopT' declared at 'C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:1026' bound to instance 't3' of component 'FlipFlopT' [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:972]
INFO: [Synth 8-3491] module 'FlipFlopT' declared at 'C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:1026' bound to instance 't4' of component 'FlipFlopT' [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:973]
WARNING: [Synth 8-614] signal 'word' is read in the process but is not in the sensitivity list [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:988]
WARNING: [Synth 8-614] signal 'minus' is read in the process but is not in the sensitivity list [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:988]
INFO: [Synth 8-256] done synthesizing module 'CredibilityT' (0#1) [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:950]
INFO: [Synth 8-3491] module 'Mux' declared at 'C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:887' bound to instance 'Mux_inst' of component 'Mux' [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:215]
INFO: [Synth 8-638] synthesizing module 'Mux' [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:897]
INFO: [Synth 8-226] default block is never used [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:901]
INFO: [Synth 8-256] done synthesizing module 'Mux' (0#1) [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:897]
INFO: [Synth 8-256] done synthesizing module 'project_reti_logiche' (0#1) [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:30]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1046.023 ; gain = 547.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1046.023 ; gain = 547.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1046.023 ; gain = 547.336
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Synth 8-802] inferred FSM for state register 'controller_state_reg' in module 'project_reti_logiche'
WARNING: [Synth 8-327] inferring latch for variable 'togg_reg' [C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd:969]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             status_init |                             0000 |                             0000
            status_start |                             0001 |                             0001
             status_load |                             0010 |                             0010
           status_read_w |                             0011 |                             0011
           status_read_0 |                             0100 |                             0100
   status_increase_add_0 |                             0101 |                             0110
       status_read_not_0 |                             0110 |                             0101
status_write_credibility |                             0111 |                             0111
              status_end |                             1000 |                             1001
status_increase_add_even |                             1001 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'controller_state_reg' using encoding 'sequential' in module 'project_reti_logiche'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1046.023 ; gain = 547.336
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	  10 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	   8 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (Credibility_inst/togg_reg[4]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (Credibility_inst/togg_reg[3]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (Credibility_inst/togg_reg[2]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (Credibility_inst/togg_reg[1]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (Credibility_inst/togg_reg[0]) is unused and will be removed from module project_reti_logiche.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1280.285 ; gain = 781.598
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1280.285 ; gain = 781.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1280.285 ; gain = 781.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1280.285 ; gain = 781.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1280.285 ; gain = 781.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1280.285 ; gain = 781.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1280.285 ; gain = 781.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1280.285 ; gain = 781.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1280.285 ; gain = 781.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT2   |     6|
|4     |LUT3   |    27|
|5     |LUT4   |    16|
|6     |LUT5   |     9|
|7     |LUT6   |    15|
|8     |FDCE   |    13|
|9     |FDRE   |    43|
|10    |IBUF   |    37|
|11    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-------------+------+
|      |Instance           |Module       |Cells |
+------+-------------------+-------------+------+
|1     |top                |             |   198|
|2     |  CounterAdd_inst  |CounterAdd   |    42|
|3     |  CounterK_inst    |CounterK     |    40|
|4     |  Credibility_inst |CredibilityT |    19|
|5     |    t0             |FlipFlopT    |     4|
|6     |    t1             |FlipFlopT_0  |     6|
|7     |    t2             |FlipFlopT_1  |     2|
|8     |    t3             |FlipFlopT_2  |     5|
|9     |    t4             |FlipFlopT_3  |     2|
|10    |  LVR_inst         |LVR          |    11|
+------+-------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1280.285 ; gain = 781.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1280.285 ; gain = 781.598
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1280.285 ; gain = 781.598
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1290.211 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1392.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a8482e9
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1392.543 ; gain = 901.434
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1392.543 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.runs/synth_1/project_reti_logiche.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_reti_logiche_utilization_synth.rpt -pb project_reti_logiche_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 29 09:38:18 2024...
