$comment
	File created using the following command:
		vcd file nsubburaj_lab6_VHDL.msim.vcd -direction
$end
$date
	Tue Nov 02 11:29:54 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module nsubburaj_lab6_vhdl_vhd_vec_tst $end
$var wire 1 ! led [7] $end
$var wire 1 " led [6] $end
$var wire 1 # led [5] $end
$var wire 1 $ led [4] $end
$var wire 1 % led [3] $end
$var wire 1 & led [2] $end
$var wire 1 ' led [1] $end
$var wire 1 ( led [0] $end
$var wire 1 ) sw [7] $end
$var wire 1 * sw [6] $end
$var wire 1 + sw [5] $end
$var wire 1 , sw [4] $end
$var wire 1 - sw [3] $end
$var wire 1 . sw [2] $end
$var wire 1 / sw [1] $end
$var wire 1 0 sw [0] $end

$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var wire 1 4 devoe $end
$var wire 1 5 devclrn $end
$var wire 1 6 devpor $end
$var wire 1 7 ww_devoe $end
$var wire 1 8 ww_devclrn $end
$var wire 1 9 ww_devpor $end
$var wire 1 : ww_sw [7] $end
$var wire 1 ; ww_sw [6] $end
$var wire 1 < ww_sw [5] $end
$var wire 1 = ww_sw [4] $end
$var wire 1 > ww_sw [3] $end
$var wire 1 ? ww_sw [2] $end
$var wire 1 @ ww_sw [1] $end
$var wire 1 A ww_sw [0] $end
$var wire 1 B ww_led [7] $end
$var wire 1 C ww_led [6] $end
$var wire 1 D ww_led [5] $end
$var wire 1 E ww_led [4] $end
$var wire 1 F ww_led [3] $end
$var wire 1 G ww_led [2] $end
$var wire 1 H ww_led [1] $end
$var wire 1 I ww_led [0] $end
$var wire 1 J \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 K \sw[0]~input_o\ $end
$var wire 1 L \sw[4]~input_o\ $end
$var wire 1 M \Sum~0_combout\ $end
$var wire 1 N \sw[1]~input_o\ $end
$var wire 1 O \sw[5]~input_o\ $end
$var wire 1 P \Sum~1_combout\ $end
$var wire 1 Q \sw[6]~input_o\ $end
$var wire 1 R \sw[2]~input_o\ $end
$var wire 1 S \Sum~2_combout\ $end
$var wire 1 T \sw[3]~input_o\ $end
$var wire 1 U \sw[7]~input_o\ $end
$var wire 1 V \Sum~3_combout\ $end
$var wire 1 W \C~0_combout\ $end
$var wire 1 X \C~1_combout\ $end
$var wire 1 Y \C~2_combout\ $end
$var wire 1 Z \C~3_combout\ $end
$var wire 1 [ \ALT_INV_sw[7]~input_o\ $end
$var wire 1 \ \ALT_INV_sw[3]~input_o\ $end
$var wire 1 ] \ALT_INV_sw[6]~input_o\ $end
$var wire 1 ^ \ALT_INV_sw[2]~input_o\ $end
$var wire 1 _ \ALT_INV_sw[5]~input_o\ $end
$var wire 1 ` \ALT_INV_sw[1]~input_o\ $end
$var wire 1 a \ALT_INV_sw[4]~input_o\ $end
$var wire 1 b \ALT_INV_sw[0]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
01
12
x3
14
15
16
17
18
19
xJ
1K
0L
1M
1N
0O
1P
0Q
1R
1S
1T
1U
0V
0W
0X
0Y
1Z
0[
0\
1]
0^
1_
0`
1a
0b
1)
0*
0+
0,
1-
1.
1/
10
1!
0"
0#
0$
0%
1&
1'
1(
1:
0;
0<
0=
1>
1?
1@
1A
1B
0C
0D
0E
0F
1G
1H
1I
$end
#1000000
