
// Verilog stimulus file.
// Please do not create a module in this file.


// Default verilog stimulus. 

initial
begin 

   A[3:0] = 4'b0000;

   B[3:0] = 4'b0000;

   Cin = 1'b0;
end 
