library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity RR_EX_reg is
	port(
		clock, reset, RR_EX_EN : in std_logic;
		result_in, imm9_16_in : in std_logic_vector(15 downto 0);
		ra_in, rb_in, rc_in : in std_logic_vector(2 downto 0);
		OP_code_in: in std_logic_vector(3 downto 0);
		flags_in: in std_logic_vector(1 downto 0);

		result_out, imm9_16_out : in std_logic_vector(15 downto 0);
		ra_out, rb_out, rc_out : in std_logic_vector(2 downto 0);
		OP_code_out: in std_logic_vector(3 downto 0);
		flags_out: in std_logic_vector(1 downto 0)
	);
end entity;

architecture reg of RR_EX_reg is
	signal buffer_1, buffer_2 : std_logic_vector(15 downto 0);
	signal buffer_3, buffer_4, buffer_5 : std_logic_vector(2 downto 0);
	signal buffer_6: in std_logic_vector(3 downto 0);
	signal buffer_7: in std_logic_vector(1 downto 0);
begin	
	
	buffer_1 <= result_in when RR_EX_EN = '1';
    buffer_2 <= imm9_16_in when RR_EX_EN = '1';
    buffer_3 <= ra_in when RR_EX_EN = '1';
	buffer_4 <= rb_in when RR_EX_EN = '1';
    buffer_5 <= rc_in when RR_EX_EN = '1';
	buffer_6 <= OP_code_in when RR_EX_EN = '1';
    buffer_7 <= flags_in when RR_EX_EN = '1';

	
	write: process(clock,RR_EX_EN,reset, result_in, imm9_16_in, ra_in, rb_in, rc_in, OP_code_in, flags_in)
    begin
		if(reset = '1') then 
			result_out <= (others => '0');
			imm9_16_out <= (others => '0');
			ra_out <= (others => '0');
			rb_out <= (others => '0');
			rc_out <= (others => '0');
			OP_code_out <= (others => '0');
			flags_out <= (others => '0');

        elsif (clk'event and clk = '0') then  
			result_out <= buffer_1;
			imm9_16_out <= buffer_2;
			ra_out <= buffer_3;
			rb_out <= buffer_4;
			rc_out <= buffer_5;
			OP_code_out <= buffer_6;
			flags_out <= buffer_7;
        end if;
    end process write;
	
end architecture;