Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Dec 15 18:20:03 2023
| Host         : 3115A0202 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_top_control_sets_placed.rpt
| Design       : uart_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            5 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |              82 |           22 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------------------+------------------+------------------+----------------+--------------+
|         Clock Signal         |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+---------------------------+------------------+------------------+----------------+--------------+
|  CLKDIV/CLKGEN/inst/clk_out1 |                           |                  |                2 |              2 |         1.00 |
|  CLKDIV/CLKGEN/inst/clk_out1 |                           | tx/reset_n       |                2 |              2 |         1.00 |
|  CLKDIV/CLKGEN/inst/clk_out1 | rx/rx_cnt[3]_P_i_1_n_0    |                  |                1 |              4 |         4.00 |
|  rx/E[0]                     |                           |                  |                3 |              8 |         2.67 |
|  CLKDIV/CLKGEN/inst/clk_out1 | rx/shift_reg              | tx/reset_n       |                3 |              8 |         2.67 |
|  CLKDIV/CLKGEN/inst/clk_out1 | tx/shift_reg[9]_i_1_n_0   | tx/reset_n       |                2 |             10 |         5.00 |
|  CLKDIV/CLKGEN/inst/clk_out1 | rx/counter[31]_i_1__0_n_0 | tx/reset_n       |               11 |             32 |         2.91 |
|  CLKDIV/CLKGEN/inst/clk_out1 | tx/counter[31]_i_1_n_0    | tx/reset_n       |                6 |             32 |         5.33 |
+------------------------------+---------------------------+------------------+------------------+----------------+--------------+


