{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1397713655097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1397713655097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 17 00:47:34 2014 " "Processing started: Thu Apr 17 00:47:34 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1397713655097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1397713655097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 2048 -c 2048 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 2048 -c 2048" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1397713655097 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1397713655317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ece385/ece385/lab9_vga_vhdl_spring2014/dreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/ece385/ece385/lab9_vga_vhdl_spring2014/dreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dreg-Behavioral " "Found design unit 1: Dreg-Behavioral" {  } { { "../lab9_vga_vhdl_Spring2014/dreg.vhd" "" { Text "E:/Documents/ECE385/ECE385/lab9_vga_vhdl_Spring2014/dreg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397713655756 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dreg " "Found entity 1: Dreg" {  } { { "../lab9_vga_vhdl_Spring2014/dreg.vhd" "" { Text "E:/Documents/ECE385/ECE385/lab9_vga_vhdl_Spring2014/dreg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397713655756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397713655756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ece385/ece385/lab9_vga_vhdl_spring2014/psclksample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/ece385/ece385/lab9_vga_vhdl_spring2014/psclksample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 psclk-Behavioral " "Found design unit 1: psclk-Behavioral" {  } { { "../lab9_vga_vhdl_Spring2014/psclkSample.vhd" "" { Text "E:/Documents/ECE385/ECE385/lab9_vga_vhdl_Spring2014/psclkSample.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397713655757 ""} { "Info" "ISGN_ENTITY_NAME" "1 psclk " "Found entity 1: psclk" {  } { { "../lab9_vga_vhdl_Spring2014/psclkSample.vhd" "" { Text "E:/Documents/ECE385/ECE385/lab9_vga_vhdl_Spring2014/psclkSample.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397713655757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397713655757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ece385/ece385/lab9_vga_vhdl_spring2014/clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/ece385/ece385/lab9_vga_vhdl_spring2014/clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkDiv-Behavioral " "Found design unit 1: clkDiv-Behavioral" {  } { { "../lab9_vga_vhdl_Spring2014/clkDiv.vhd" "" { Text "E:/Documents/ECE385/ECE385/lab9_vga_vhdl_Spring2014/clkDiv.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397713655759 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkDiv " "Found entity 1: clkDiv" {  } { { "../lab9_vga_vhdl_Spring2014/clkDiv.vhd" "" { Text "E:/Documents/ECE385/ECE385/lab9_vga_vhdl_Spring2014/clkDiv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397713655759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397713655759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ece385/ece385/lab9/hexdriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/ece385/ece385/lab9/hexdriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexDriver-behavioral " "Found design unit 1: hexDriver-behavioral" {  } { { "../lab9/hexDriver.vhd" "" { Text "E:/Documents/ECE385/ECE385/lab9/hexDriver.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397713655761 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexDriver " "Found entity 1: hexDriver" {  } { { "../lab9/hexDriver.vhd" "" { Text "E:/Documents/ECE385/ECE385/lab9/hexDriver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397713655761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397713655761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ece385/ece385/lab9_vga_vhdl_spring2014/keyboard.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /documents/ece385/ece385/lab9_vga_vhdl_spring2014/keyboard.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "../lab9_vga_vhdl_Spring2014/keyboard.bdf" "" { Schematic "E:/Documents/ECE385/ECE385/lab9_vga_vhdl_Spring2014/keyboard.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397713655762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397713655762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ece385/ece385/lab9_vga_vhdl_spring2014/keymap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/ece385/ece385/lab9_vga_vhdl_spring2014/keymap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyMap-Behavioral " "Found design unit 1: keyMap-Behavioral" {  } { { "../lab9_vga_vhdl_Spring2014/keymap.vhd" "" { Text "E:/Documents/ECE385/ECE385/lab9_vga_vhdl_Spring2014/keymap.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397713655764 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyMap " "Found entity 1: keyMap" {  } { { "../lab9_vga_vhdl_Spring2014/keymap.vhd" "" { Text "E:/Documents/ECE385/ECE385/lab9_vga_vhdl_Spring2014/keymap.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397713655764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397713655764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ece385/ece385/lab9_vga_vhdl_spring2014/keycapt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/ece385/ece385/lab9_vga_vhdl_spring2014/keycapt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyCapture-Behavioral " "Found design unit 1: keyCapture-Behavioral" {  } { { "../lab9_vga_vhdl_Spring2014/keyCapt.vhd" "" { Text "E:/Documents/ECE385/ECE385/lab9_vga_vhdl_Spring2014/keyCapt.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397713655766 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyCapture " "Found entity 1: keyCapture" {  } { { "../lab9_vga_vhdl_Spring2014/keyCapt.vhd" "" { Text "E:/Documents/ECE385/ECE385/lab9_vga_vhdl_Spring2014/keyCapt.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397713655766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397713655766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ece385/ece385/lab9_vga_vhdl_spring2014/vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/ece385/ece385/lab9_vga_vhdl_spring2014/vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-Behavioral " "Found design unit 1: vga_controller-Behavioral" {  } { { "../lab9_vga_vhdl_Spring2014/VGA_controller.vhd" "" { Text "E:/Documents/ECE385/ECE385/lab9_vga_vhdl_Spring2014/VGA_controller.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397713655768 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../lab9_vga_vhdl_Spring2014/VGA_controller.vhd" "" { Text "E:/Documents/ECE385/ECE385/lab9_vga_vhdl_Spring2014/VGA_controller.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397713655768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397713655768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2048.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2048.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2048 " "Found entity 1: 2048" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385/ECE385/2048/2048.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397713655769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397713655769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameboardh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gameboardh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gameBoardH-behavioral " "Found design unit 1: gameBoardH-behavioral" {  } { { "gameBoardH.vhd" "" { Text "E:/Documents/ECE385/ECE385/2048/gameBoardH.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397713655771 ""} { "Info" "ISGN_ENTITY_NAME" "1 gameBoardH " "Found entity 1: gameBoardH" {  } { { "gameBoardH.vhd" "" { Text "E:/Documents/ECE385/ECE385/2048/gameBoardH.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397713655771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397713655771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newtile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file newtile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 newTile-behavioral " "Found design unit 1: newTile-behavioral" {  } { { "newTile.vhd" "" { Text "E:/Documents/ECE385/ECE385/2048/newTile.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397713655773 ""} { "Info" "ISGN_ENTITY_NAME" "1 newTile " "Found entity 1: newTile" {  } { { "newTile.vhd" "" { Text "E:/Documents/ECE385/ECE385/2048/newTile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397713655773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397713655773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyinterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyinterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyInterface-behavioral " "Found design unit 1: keyInterface-behavioral" {  } { { "keyInterface.vhd" "" { Text "E:/Documents/ECE385/ECE385/2048/keyInterface.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397713655775 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyInterface " "Found entity 1: keyInterface" {  } { { "keyInterface.vhd" "" { Text "E:/Documents/ECE385/ECE385/2048/keyInterface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397713655775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397713655775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamelogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gamelogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gameLogic-behavioral " "Found design unit 1: gameLogic-behavioral" {  } { { "gameLogic.vhd" "" { Text "E:/Documents/ECE385/ECE385/2048/gameLogic.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397713655776 ""} { "Info" "ISGN_ENTITY_NAME" "1 gameLogic " "Found entity 1: gameLogic" {  } { { "gameLogic.vhd" "" { Text "E:/Documents/ECE385/ECE385/2048/gameLogic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397713655776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397713655776 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "2048 " "Elaborating entity \"2048\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1397713655804 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "moveAck " "Pin \"moveAck\" not connected" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385/ECE385/2048/2048.bdf" { { 312 -112 56 328 "moveAck" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1397713655805 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst5 " "Primitive \"NOT\" of instance \"inst5\" not used" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385/ECE385/2048/2048.bdf" { { 304 136 184 336 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1397713655805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:inst " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:inst\"" {  } { { "2048.bdf" "inst" { Schematic "E:/Documents/ECE385/ECE385/2048/2048.bdf" { { 152 184 368 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397713655806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyInterface keyboard:inst\|keyInterface:inst1 " "Elaborating entity \"keyInterface\" for hierarchy \"keyboard:inst\|keyInterface:inst1\"" {  } { { "../lab9_vga_vhdl_Spring2014/keyboard.bdf" "inst1" { Schematic "E:/Documents/ECE385/ECE385/lab9_vga_vhdl_Spring2014/keyboard.bdf" { { 128 1480 1696 240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397713655807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyMap keyboard:inst\|keyMap:inst3 " "Elaborating entity \"keyMap\" for hierarchy \"keyboard:inst\|keyMap:inst3\"" {  } { { "../lab9_vga_vhdl_Spring2014/keyboard.bdf" "inst3" { Schematic "E:/Documents/ECE385/ECE385/lab9_vga_vhdl_Spring2014/keyboard.bdf" { { 56 1032 1224 200 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397713655809 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key keymap.vhd(28) " "VHDL Process Statement warning at keymap.vhd(28): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab9_vga_vhdl_Spring2014/keymap.vhd" "" { Text "E:/Documents/ECE385/ECE385/lab9_vga_vhdl_Spring2014/keymap.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1397713655810 "|2048|keyboard:inst|keyMap:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkDiv keyboard:inst\|clkDiv:inst " "Elaborating entity \"clkDiv\" for hierarchy \"keyboard:inst\|clkDiv:inst\"" {  } { { "../lab9_vga_vhdl_Spring2014/keyboard.bdf" "inst" { Schematic "E:/Documents/ECE385/ECE385/lab9_vga_vhdl_Spring2014/keyboard.bdf" { { 136 320 472 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397713655811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyCapture keyboard:inst\|keyCapture:ins3t " "Elaborating entity \"keyCapture\" for hierarchy \"keyboard:inst\|keyCapture:ins3t\"" {  } { { "../lab9_vga_vhdl_Spring2014/keyboard.bdf" "ins3t" { Schematic "E:/Documents/ECE385/ECE385/lab9_vga_vhdl_Spring2014/keyboard.bdf" { { 104 792 984 216 "ins3t" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397713655813 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keyRed keyCapt.vhd(35) " "VHDL Process Statement warning at keyCapt.vhd(35): signal \"keyRed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab9_vga_vhdl_Spring2014/keyCapt.vhd" "" { Text "E:/Documents/ECE385/ECE385/lab9_vga_vhdl_Spring2014/keyCapt.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1397713655813 "|2048|keyboard:inst|keyCapture:ins3t"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keyAck keyCapt.vhd(38) " "VHDL Process Statement warning at keyCapt.vhd(38): signal \"keyAck\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab9_vga_vhdl_Spring2014/keyCapt.vhd" "" { Text "E:/Documents/ECE385/ECE385/lab9_vga_vhdl_Spring2014/keyCapt.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1397713655813 "|2048|keyboard:inst|keyCapture:ins3t"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "keyReady keyCapt.vhd(18) " "VHDL Process Statement warning at keyCapt.vhd(18): inferring latch(es) for signal or variable \"keyReady\", which holds its previous value in one or more paths through the process" {  } { { "../lab9_vga_vhdl_Spring2014/keyCapt.vhd" "" { Text "E:/Documents/ECE385/ECE385/lab9_vga_vhdl_Spring2014/keyCapt.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1397713655814 "|2048|keyboard:inst|keyCapture:ins3t"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyReady keyCapt.vhd(18) " "Inferred latch for \"keyReady\" at keyCapt.vhd(18)" {  } { { "../lab9_vga_vhdl_Spring2014/keyCapt.vhd" "" { Text "E:/Documents/ECE385/ECE385/lab9_vga_vhdl_Spring2014/keyCapt.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397713655814 "|2048|keyboard:inst|keyCapture:ins3t"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "psclk keyboard:inst\|psclk:inst2 " "Elaborating entity \"psclk\" for hierarchy \"keyboard:inst\|psclk:inst2\"" {  } { { "../lab9_vga_vhdl_Spring2014/keyboard.bdf" "inst2" { Schematic "E:/Documents/ECE385/ECE385/lab9_vga_vhdl_Spring2014/keyboard.bdf" { { 120 560 720 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397713655815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dreg keyboard:inst\|psclk:inst2\|Dreg:reg1 " "Elaborating entity \"Dreg\" for hierarchy \"keyboard:inst\|psclk:inst2\|Dreg:reg1\"" {  } { { "../lab9_vga_vhdl_Spring2014/psclkSample.vhd" "reg1" { Text "E:/Documents/ECE385/ECE385/lab9_vga_vhdl_Spring2014/psclkSample.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397713655816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameBoardH gameBoardH:inst8 " "Elaborating entity \"gameBoardH\" for hierarchy \"gameBoardH:inst8\"" {  } { { "2048.bdf" "inst8" { Schematic "E:/Documents/ECE385/ECE385/2048/2048.bdf" { { 264 672 880 440 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397713655819 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "gameBoardH.vhd(21) " "VHDL Subtype or Type Declaration warning at gameBoardH.vhd(21): subtype or type has null range" {  } { { "gameBoardH.vhd" "" { Text "E:/Documents/ECE385/ECE385/2048/gameBoardH.vhd" 21 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1397713655820 "|2048|gameBoardH:inst8"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "needTile gameBoardH.vhd(13) " "VHDL Signal Declaration warning at gameBoardH.vhd(13): used implicit default value for signal \"needTile\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "gameBoardH.vhd" "" { Text "E:/Documents/ECE385/ECE385/2048/gameBoardH.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1397713655820 "|2048|gameBoardH:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk gameBoardH.vhd(37) " "VHDL Process Statement warning at gameBoardH.vhd(37): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gameBoardH.vhd" "" { Text "E:/Documents/ECE385/ECE385/2048/gameBoardH.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1397713655820 "|2048|gameBoardH:inst8"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gb " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gb\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1397713655820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexDriver hexDriver:inst3 " "Elaborating entity \"hexDriver\" for hierarchy \"hexDriver:inst3\"" {  } { { "2048.bdf" "inst3" { Schematic "E:/Documents/ECE385/ECE385/2048/2048.bdf" { { 600 528 720 680 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397713655821 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[15\] GND " "Pin \"freeTiles\[15\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385/ECE385/2048/2048.bdf" { { 288 984 1160 304 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397713656210 "|2048|freeTiles[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[14\] GND " "Pin \"freeTiles\[14\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385/ECE385/2048/2048.bdf" { { 288 984 1160 304 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397713656210 "|2048|freeTiles[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[13\] GND " "Pin \"freeTiles\[13\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385/ECE385/2048/2048.bdf" { { 288 984 1160 304 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397713656210 "|2048|freeTiles[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[11\] GND " "Pin \"freeTiles\[11\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385/ECE385/2048/2048.bdf" { { 288 984 1160 304 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397713656210 "|2048|freeTiles[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[10\] GND " "Pin \"freeTiles\[10\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385/ECE385/2048/2048.bdf" { { 288 984 1160 304 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397713656210 "|2048|freeTiles[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[9\] GND " "Pin \"freeTiles\[9\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385/ECE385/2048/2048.bdf" { { 288 984 1160 304 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397713656210 "|2048|freeTiles[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[7\] GND " "Pin \"freeTiles\[7\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385/ECE385/2048/2048.bdf" { { 288 984 1160 304 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397713656210 "|2048|freeTiles[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[6\] GND " "Pin \"freeTiles\[6\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385/ECE385/2048/2048.bdf" { { 288 984 1160 304 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397713656210 "|2048|freeTiles[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[5\] GND " "Pin \"freeTiles\[5\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385/ECE385/2048/2048.bdf" { { 288 984 1160 304 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397713656210 "|2048|freeTiles[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[3\] GND " "Pin \"freeTiles\[3\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385/ECE385/2048/2048.bdf" { { 288 984 1160 304 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397713656210 "|2048|freeTiles[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[2\] GND " "Pin \"freeTiles\[2\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385/ECE385/2048/2048.bdf" { { 288 984 1160 304 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397713656210 "|2048|freeTiles[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[1\] GND " "Pin \"freeTiles\[1\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385/ECE385/2048/2048.bdf" { { 288 984 1160 304 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397713656210 "|2048|freeTiles[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "keyPressH\[1\] GND " "Pin \"keyPressH\[1\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385/ECE385/2048/2048.bdf" { { 624 768 945 640 "keyPressH\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397713656210 "|2048|keyPressH[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "keyPressL\[3\] GND " "Pin \"keyPressL\[3\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385/ECE385/2048/2048.bdf" { { 536 768 944 552 "keyPressL\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397713656210 "|2048|keyPressL[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1397713656210 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1397713656405 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397713656405 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "moveAck " "No output dependent on input pin \"moveAck\"" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385/ECE385/2048/2048.bdf" { { 312 -112 56 328 "moveAck" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397713656459 "|2048|moveAck"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1397713656459 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "134 " "Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1397713656459 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1397713656459 ""} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Implemented 96 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1397713656459 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1397713656459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397713656482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 17 00:47:36 2014 " "Processing ended: Thu Apr 17 00:47:36 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397713656482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397713656482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397713656482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1397713656482 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1397713657402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1397713657402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 17 00:47:37 2014 " "Processing started: Thu Apr 17 00:47:37 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1397713657402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1397713657402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 2048 -c 2048 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off 2048 -c 2048" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1397713657402 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1397713657452 ""}
{ "Info" "0" "" "Project  = 2048" {  } {  } 0 0 "Project  = 2048" 0 0 "Fitter" 0 0 1397713657452 ""}
{ "Info" "0" "" "Revision = 2048" {  } {  } 0 0 "Revision = 2048" 0 0 "Fitter" 0 0 1397713657452 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1397713657511 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "2048 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"2048\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1397713657516 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1397713657543 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1397713657543 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1397713657600 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1397713657608 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1397713658084 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1397713658084 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1397713658084 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/ECE385/ECE385/2048/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1397713658086 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/ECE385/ECE385/2048/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1397713658086 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/ECE385/ECE385/2048/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1397713658086 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1397713658086 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1397713658286 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "2048.sdc " "Synopsys Design Constraints File file not found: '2048.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1397713658287 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1397713658287 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1397713658289 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1397713658297 ""}  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { clk } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "2048.bdf" "" { Schematic "E:/Documents/ECE385/ECE385/2048/2048.bdf" { { 208 -80 88 224 "clk" "" } } } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/ECE385/ECE385/2048/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1397713658297 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keyboard:inst\|psclk:inst2\|fall_edge  " "Automatically promoted node keyboard:inst\|psclk:inst2\|fall_edge " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1397713658297 ""}  } { { "../lab9_vga_vhdl_Spring2014/psclkSample.vhd" "" { Text "E:/Documents/ECE385/ECE385/lab9_vga_vhdl_Spring2014/psclkSample.vhd" 8 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard:inst|psclk:inst2|fall_edge } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/ECE385/ECE385/2048/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1397713658297 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keyboard:inst\|clkDiv:inst\|temp  " "Automatically promoted node keyboard:inst\|clkDiv:inst\|temp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1397713658297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard:inst\|clkDiv:inst\|temp~0 " "Destination node keyboard:inst\|clkDiv:inst\|temp~0" {  } { { "../lab9_vga_vhdl_Spring2014/clkDiv.vhd" "" { Text "E:/Documents/ECE385/ECE385/lab9_vga_vhdl_Spring2014/clkDiv.vhd" 18 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard:inst|clkDiv:inst|temp~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/ECE385/ECE385/2048/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1397713658297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard:inst\|psclk:inst2\|Dreg:reg2\|Q " "Destination node keyboard:inst\|psclk:inst2\|Dreg:reg2\|Q" {  } { { "../lab9_vga_vhdl_Spring2014/dreg.vhd" "" { Text "E:/Documents/ECE385/ECE385/lab9_vga_vhdl_Spring2014/dreg.vhd" 8 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard:inst|psclk:inst2|Dreg:reg2|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/ECE385/ECE385/2048/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1397713658297 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1397713658297 ""}  } { { "../lab9_vga_vhdl_Spring2014/clkDiv.vhd" "" { Text "E:/Documents/ECE385/ECE385/lab9_vga_vhdl_Spring2014/clkDiv.vhd" 18 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard:inst|clkDiv:inst|temp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/ECE385/ECE385/2048/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1397713658297 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1397713658353 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1397713658354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1397713658354 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1397713658355 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1397713658355 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1397713658355 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1397713658355 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1397713658356 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1397713658412 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1397713658412 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1397713658412 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397713658428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1397713659859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397713659973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1397713659981 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1397713660935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397713660935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1397713660988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y0 X65_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11" {  } { { "loc" "" { Generic "E:/Documents/ECE385/ECE385/2048/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11"} 55 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1397713662967 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1397713662967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397713663402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1397713663404 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1397713663404 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1397713663411 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1397713663413 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "33 " "Found 33 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "newMove 0 " "Pin \"newMove\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dir\[1\] 0 " "Pin \"dir\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dir\[0\] 0 " "Pin \"dir\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeTiles\[15\] 0 " "Pin \"freeTiles\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeTiles\[14\] 0 " "Pin \"freeTiles\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeTiles\[13\] 0 " "Pin \"freeTiles\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeTiles\[12\] 0 " "Pin \"freeTiles\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeTiles\[11\] 0 " "Pin \"freeTiles\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeTiles\[10\] 0 " "Pin \"freeTiles\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeTiles\[9\] 0 " "Pin \"freeTiles\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeTiles\[8\] 0 " "Pin \"freeTiles\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeTiles\[7\] 0 " "Pin \"freeTiles\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeTiles\[6\] 0 " "Pin \"freeTiles\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeTiles\[5\] 0 " "Pin \"freeTiles\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeTiles\[4\] 0 " "Pin \"freeTiles\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeTiles\[3\] 0 " "Pin \"freeTiles\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeTiles\[2\] 0 " "Pin \"freeTiles\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeTiles\[1\] 0 " "Pin \"freeTiles\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeTiles\[0\] 0 " "Pin \"freeTiles\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyPressH\[6\] 0 " "Pin \"keyPressH\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyPressH\[5\] 0 " "Pin \"keyPressH\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyPressH\[4\] 0 " "Pin \"keyPressH\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyPressH\[3\] 0 " "Pin \"keyPressH\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyPressH\[2\] 0 " "Pin \"keyPressH\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyPressH\[1\] 0 " "Pin \"keyPressH\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyPressH\[0\] 0 " "Pin \"keyPressH\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyPressL\[6\] 0 " "Pin \"keyPressL\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyPressL\[5\] 0 " "Pin \"keyPressL\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyPressL\[4\] 0 " "Pin \"keyPressL\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyPressL\[3\] 0 " "Pin \"keyPressL\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyPressL\[2\] 0 " "Pin \"keyPressL\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyPressL\[1\] 0 " "Pin \"keyPressL\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyPressL\[0\] 0 " "Pin \"keyPressL\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1397713663417 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1397713663417 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1397713663522 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1397713663533 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1397713663642 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397713663950 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1397713664047 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Documents/ECE385/ECE385/2048/output_files/2048.fit.smsg " "Generated suppressed messages file E:/Documents/ECE385/ECE385/2048/output_files/2048.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1397713664115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "660 " "Peak virtual memory: 660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397713664252 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 17 00:47:44 2014 " "Processing ended: Thu Apr 17 00:47:44 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397713664252 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397713664252 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397713664252 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1397713664252 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1397713665140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1397713665140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 17 00:47:44 2014 " "Processing started: Thu Apr 17 00:47:44 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1397713665140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1397713665140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 2048 -c 2048 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off 2048 -c 2048" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1397713665140 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1397713666305 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1397713666356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "422 " "Peak virtual memory: 422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397713666808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 17 00:47:46 2014 " "Processing ended: Thu Apr 17 00:47:46 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397713666808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397713666808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397713666808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1397713666808 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1397713667390 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1397713667748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1397713667748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 17 00:47:47 2014 " "Processing started: Thu Apr 17 00:47:47 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1397713667748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1397713667748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 2048 -c 2048 " "Command: quartus_sta 2048 -c 2048" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1397713667748 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1397713667802 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1397713667895 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1397713667924 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1397713667924 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1397713667988 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "2048.sdc " "Synopsys Design Constraints File file not found: '2048.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1397713667997 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1397713667997 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1397713667998 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keyboard:inst\|clkDiv:inst\|temp keyboard:inst\|clkDiv:inst\|temp " "create_clock -period 1.000 -name keyboard:inst\|clkDiv:inst\|temp keyboard:inst\|clkDiv:inst\|temp" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1397713667998 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q " "create_clock -period 1.000 -name keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1397713667998 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1397713667998 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1397713668000 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1397713668006 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1397713668012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.124 " "Worst-case setup slack is -4.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.124       -38.774 keyboard:inst\|clkDiv:inst\|temp  " "   -4.124       -38.774 keyboard:inst\|clkDiv:inst\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.456       -14.603 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q  " "   -1.456       -14.603 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.940        -8.116 clk  " "   -0.940        -8.116 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397713668015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.549 " "Worst-case hold slack is -2.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.549        -2.549 clk  " "   -2.549        -2.549 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.271        -0.271 keyboard:inst\|clkDiv:inst\|temp  " "   -0.271        -0.271 keyboard:inst\|clkDiv:inst\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q  " "    0.391         0.000 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397713668018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.269 " "Worst-case recovery slack is -0.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.269        -0.269 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q  " "   -0.269        -0.269 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397713668034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.039 " "Worst-case removal slack is 1.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.039         0.000 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q  " "    1.039         0.000 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397713668037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -15.380 clk  " "   -1.380       -15.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -22.000 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q  " "   -0.500       -22.000 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -16.000 keyboard:inst\|clkDiv:inst\|temp  " "   -0.500       -16.000 keyboard:inst\|clkDiv:inst\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397713668042 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1397713668108 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1397713668110 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1397713668120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.564 " "Worst-case setup slack is -1.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.564       -13.035 keyboard:inst\|clkDiv:inst\|temp  " "   -1.564       -13.035 keyboard:inst\|clkDiv:inst\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.179        -1.460 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q  " "   -0.179        -1.460 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107         0.000 clk  " "    0.107         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397713668125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.592 " "Worst-case hold slack is -1.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.592        -1.592 clk  " "   -1.592        -1.592 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.211        -0.211 keyboard:inst\|clkDiv:inst\|temp  " "   -0.211        -0.211 keyboard:inst\|clkDiv:inst\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q  " "    0.215         0.000 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397713668137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.294 " "Worst-case recovery slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294         0.000 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q  " "    0.294         0.000 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397713668144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.586 " "Worst-case removal slack is 0.586" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.586         0.000 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q  " "    0.586         0.000 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397713668152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -15.380 clk  " "   -1.380       -15.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -22.000 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q  " "   -0.500       -22.000 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -16.000 keyboard:inst\|clkDiv:inst\|temp  " "   -0.500       -16.000 keyboard:inst\|clkDiv:inst\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397713668156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397713668156 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1397713668244 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1397713668272 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1397713668272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397713668373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 17 00:47:48 2014 " "Processing ended: Thu Apr 17 00:47:48 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397713668373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397713668373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397713668373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1397713668373 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1397713669333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1397713669333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 17 00:47:49 2014 " "Processing started: Thu Apr 17 00:47:49 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1397713669333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1397713669333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off 2048 -c 2048 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off 2048 -c 2048" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1397713669333 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "2048.vho\", \"2048_fast.vho 2048_vhd.sdo 2048_vhd_fast.sdo E:/Documents/ECE385/ECE385/2048/simulation/modelsim/ simulation " "Generated files \"2048.vho\", \"2048_fast.vho\", \"2048_vhd.sdo\" and \"2048_vhd_fast.sdo\" in directory \"E:/Documents/ECE385/ECE385/2048/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1397713669641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "380 " "Peak virtual memory: 380 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397713669670 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 17 00:47:49 2014 " "Processing ended: Thu Apr 17 00:47:49 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397713669670 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397713669670 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397713669670 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1397713669670 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 38 s " "Quartus II Full Compilation was successful. 0 errors, 38 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1397713670261 ""}
