# systolic-array-multiplier-4bit
Implementation of a systolic array multiplier for two 4-bit numbers in Verilog/VHDL.
This design demonstrates pipelining of partial product computation  across multiple stages of the array.



