#! /usr/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x560c32832480 .scope module, "tb" "tb" 2 3;
 .timescale -9 -12;
v0x560c32862e00_0 .var "back", 7 0;
v0x560c32862ee0_0 .var "clk", 0 0;
v0x560c32862ff0_0 .var "dequeue", 0 0;
v0x560c32863090_0 .net "empty", 0 0, L_0x560c32873af0;  1 drivers
v0x560c32863160_0 .var "enqueue", 0 0;
v0x560c32863250_0 .net "front", 7 0, L_0x560c328634c0;  1 drivers
v0x560c32863320_0 .net "full", 0 0, L_0x560c328737f0;  1 drivers
v0x560c328633f0_0 .var "rst_n", 0 0;
S_0x560c32828c50 .scope module, "inst" "FIFO" 2 16, 3 15 0, S_0x560c32832480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "enqueue"
    .port_info 3 /INPUT 1 "dequeue"
    .port_info 4 /INPUT 8 "back"
    .port_info 5 /OUTPUT 8 "front"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x560c32839940 .param/l "DATA_WIDTH" 0 3 17, +C4<00000000000000000000000000001000>;
P_0x560c32839980 .param/l "SIZE" 0 3 16, +C4<00000000000000000000000000000100>;
L_0x560c32828f90 .functor AND 1, v0x560c32863160_0, L_0x560c32873c80, C4<1>, C4<1>;
L_0x560c328290b0 .functor AND 1, v0x560c32862ff0_0, L_0x560c32873e50, C4<1>, C4<1>;
L_0x7fbfa64240a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560c32860e30_0 .net/2u *"_s10", 31 0, L_0x7fbfa64240a8;  1 drivers
v0x560c32860f30_0 .net *"_s12", 31 0, L_0x560c32873980;  1 drivers
L_0x7fbfa64240f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560c32861010_0 .net *"_s15", 28 0, L_0x7fbfa64240f0;  1 drivers
v0x560c328610d0_0 .net *"_s19", 0 0, L_0x560c32873c80;  1 drivers
L_0x7fbfa6424018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560c32861190_0 .net/2u *"_s2", 31 0, L_0x7fbfa6424018;  1 drivers
v0x560c32861270_0 .net *"_s23", 0 0, L_0x560c32873e50;  1 drivers
L_0x7fbfa6424138 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560c32861330_0 .net/2u *"_s26", 31 0, L_0x7fbfa6424138;  1 drivers
v0x560c32861410_0 .net *"_s28", 31 0, L_0x560c32873fe0;  1 drivers
L_0x7fbfa6424180 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560c328614f0_0 .net *"_s31", 29 0, L_0x7fbfa6424180;  1 drivers
v0x560c328615d0_0 .net *"_s32", 0 0, L_0x560c32874120;  1 drivers
L_0x7fbfa64241c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x560c32861690_0 .net/2u *"_s34", 3 0, L_0x7fbfa64241c8;  1 drivers
v0x560c32861770_0 .net *"_s36", 3 0, L_0x560c32874260;  1 drivers
L_0x7fbfa6424210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560c32861850_0 .net *"_s39", 1 0, L_0x7fbfa6424210;  1 drivers
v0x560c32861930_0 .net *"_s4", 31 0, L_0x560c32873670;  1 drivers
L_0x7fbfa6424258 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x560c32861a10_0 .net/2u *"_s40", 3 0, L_0x7fbfa6424258;  1 drivers
v0x560c32861af0_0 .net *"_s42", 3 0, L_0x560c328743b0;  1 drivers
v0x560c32861bd0_0 .net *"_s44", 3 0, L_0x560c328744a0;  1 drivers
v0x560c32861cb0_0 .net *"_s46", 3 0, L_0x560c328746a0;  1 drivers
L_0x7fbfa64242a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560c32861d90_0 .net *"_s49", 1 0, L_0x7fbfa64242a0;  1 drivers
v0x560c32861e70_0 .net *"_s50", 3 0, L_0x560c32874790;  1 drivers
L_0x7fbfa6424060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560c32861f50_0 .net *"_s7", 28 0, L_0x7fbfa6424060;  1 drivers
v0x560c32862030_0 .net "back", 7 0, v0x560c32862e00_0;  1 drivers
v0x560c328620f0_0 .var "backPointer", 1 0;
v0x560c32862190_0 .net "clk", 0 0, v0x560c32862ee0_0;  1 drivers
v0x560c32862230_0 .net "commitDequeue", 0 0, L_0x560c328290b0;  1 drivers
v0x560c328622d0_0 .net "commitEnqueue", 0 0, L_0x560c32828f90;  1 drivers
v0x560c328623a0_0 .net "dequeue", 0 0, v0x560c32862ff0_0;  1 drivers
v0x560c32862440_0 .net "empty", 0 0, L_0x560c32873af0;  alias, 1 drivers
v0x560c328624e0_0 .net "enqueue", 0 0, v0x560c32863160_0;  1 drivers
v0x560c328625a0_0 .net "front", 7 0, L_0x560c328634c0;  alias, 1 drivers
v0x560c32862680_0 .var "frontPointer", 1 0;
v0x560c32862760_0 .net "frontPointerNow", 1 0, L_0x560c328749a0;  1 drivers
v0x560c32862850_0 .net "full", 0 0, L_0x560c328737f0;  alias, 1 drivers
v0x560c328628f0_0 .var "occupied", 2 0;
v0x560c328629d0_0 .net "ramReadData", 7 0, v0x560c3283aeb0_0;  1 drivers
v0x560c32862ac0_0 .var "rawDetected", 0 0;
v0x560c32862b60_0 .var "rawReg", 7 0;
v0x560c32862c40_0 .net "rst_n", 0 0, v0x560c328633f0_0;  1 drivers
L_0x560c328634c0 .functor MUXZ 8, v0x560c3283aeb0_0, v0x560c32862b60_0, v0x560c32862ac0_0, C4<>;
L_0x560c32873670 .concat [ 3 29 0 0], v0x560c328628f0_0, L_0x7fbfa6424060;
L_0x560c328737f0 .cmp/eq 32, L_0x7fbfa6424018, L_0x560c32873670;
L_0x560c32873980 .concat [ 3 29 0 0], v0x560c328628f0_0, L_0x7fbfa64240f0;
L_0x560c32873af0 .cmp/eq 32, L_0x7fbfa64240a8, L_0x560c32873980;
L_0x560c32873c80 .reduce/nor L_0x560c328737f0;
L_0x560c32873e50 .reduce/nor L_0x560c32873af0;
L_0x560c32873fe0 .concat [ 2 30 0 0], v0x560c32862680_0, L_0x7fbfa6424180;
L_0x560c32874120 .cmp/eq 32, L_0x7fbfa6424138, L_0x560c32873fe0;
L_0x560c32874260 .concat [ 2 2 0 0], v0x560c32862680_0, L_0x7fbfa6424210;
L_0x560c328743b0 .arith/sum 4, L_0x560c32874260, L_0x7fbfa6424258;
L_0x560c328744a0 .functor MUXZ 4, L_0x560c328743b0, L_0x7fbfa64241c8, L_0x560c32874120, C4<>;
L_0x560c328746a0 .concat [ 2 2 0 0], v0x560c32862680_0, L_0x7fbfa64242a0;
L_0x560c32874790 .functor MUXZ 4, L_0x560c328746a0, L_0x560c328744a0, L_0x560c328290b0, C4<>;
L_0x560c328749a0 .part L_0x560c32874790, 0, 2;
S_0x560c327d8090 .scope module, "ram" "SyncRAMSimpleDualPort" 3 67, 4 3 0, S_0x560c32828c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enA"
    .port_info 2 /INPUT 1 "writeA"
    .port_info 3 /INPUT 2 "addressA"
    .port_info 4 /INPUT 8 "writeDataA"
    .port_info 5 /INPUT 1 "enB"
    .port_info 6 /INPUT 2 "addressB"
    .port_info 7 /OUTPUT 8 "readDataB"
P_0x560c328397d0 .param/l "ADDR_WIDTH" 0 4 4, +C4<00000000000000000000000000000010>;
P_0x560c32839810 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000001000>;
v0x560c328415b0_0 .net "addressA", 1 0, v0x560c328620f0_0;  1 drivers
v0x560c32841b70_0 .net "addressB", 1 0, L_0x560c328749a0;  alias, 1 drivers
v0x560c32841ff0_0 .net "clk", 0 0, v0x560c32862ee0_0;  alias, 1 drivers
L_0x7fbfa64242e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560c32842590_0 .net "enA", 0 0, L_0x7fbfa64242e8;  1 drivers
L_0x7fbfa6424330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560c32842a10_0 .net "enB", 0 0, L_0x7fbfa6424330;  1 drivers
v0x560c3283aeb0_0 .var "intReadDataB", 7 0;
v0x560c32838340 .array "mem", 3 0, 7 0;
v0x560c32860ab0_0 .net "readDataB", 7 0, v0x560c3283aeb0_0;  alias, 1 drivers
v0x560c32860b90_0 .net "writeA", 0 0, L_0x560c32828f90;  alias, 1 drivers
v0x560c32860c50_0 .net "writeDataA", 7 0, v0x560c32862e00_0;  alias, 1 drivers
E_0x560c3281ff90 .event posedge, v0x560c32841ff0_0;
    .scope S_0x560c327d8090;
T_0 ;
    %wait E_0x560c3281ff90;
    %load/vec4 v0x560c32842590_0;
    %load/vec4 v0x560c32860b90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x560c32860c50_0;
    %load/vec4 v0x560c328415b0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c32838340, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x560c327d8090;
T_1 ;
    %wait E_0x560c3281ff90;
    %load/vec4 v0x560c32842a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x560c32841b70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x560c32838340, 4;
    %assign/vec4 v0x560c3283aeb0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x560c32828c50;
T_2 ;
    %wait E_0x560c3281ff90;
    %load/vec4 v0x560c32862c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560c328620f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560c32862680_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560c328628f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560c32862ac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560c32862b60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x560c328622d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x560c328620f0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.4, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %load/vec4 v0x560c328620f0_0;
    %pad/u 4;
    %addi 1, 0, 4;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %pad/u 2;
    %assign/vec4 v0x560c328620f0_0, 0;
T_2.2 ;
    %load/vec4 v0x560c32862230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x560c32862760_0;
    %assign/vec4 v0x560c32862680_0, 0;
T_2.6 ;
    %load/vec4 v0x560c328622d0_0;
    %load/vec4 v0x560c32862230_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x560c328628f0_0;
    %pad/u 4;
    %addi 1, 0, 4;
    %pad/u 3;
    %assign/vec4 v0x560c328628f0_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x560c328622d0_0;
    %nor/r;
    %load/vec4 v0x560c32862230_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v0x560c328628f0_0;
    %pad/u 4;
    %subi 1, 0, 4;
    %pad/u 3;
    %assign/vec4 v0x560c328628f0_0, 0;
T_2.10 ;
T_2.9 ;
    %load/vec4 v0x560c328622d0_0;
    %load/vec4 v0x560c32862760_0;
    %load/vec4 v0x560c328620f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560c32862ac0_0, 0;
    %load/vec4 v0x560c32862030_0;
    %assign/vec4 v0x560c32862b60_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560c32862ac0_0, 0;
T_2.13 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x560c32832480;
T_3 ;
    %vpi_call 2 29 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000001, v0x560c32862ee0_0, v0x560c328633f0_0, v0x560c32863160_0, v0x560c32862ff0_0, v0x560c32862e00_0, v0x560c32863250_0, v0x560c32863320_0, v0x560c32863090_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560c32862ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560c328633f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560c32863160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560c32862ff0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560c32862e00_0, 0;
    %delay 200000, 0;
    %wait E_0x560c3281ff90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560c328633f0_0, 0;
    %delay 200000, 0;
    %wait E_0x560c3281ff90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560c32863160_0, 0;
    %pushi/vec4 222, 0, 8;
    %assign/vec4 v0x560c32862e00_0, 0;
    %delay 50000, 0;
    %wait E_0x560c3281ff90;
    %pushi/vec4 173, 0, 8;
    %assign/vec4 v0x560c32862e00_0, 0;
    %delay 50000, 0;
    %wait E_0x560c3281ff90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560c32863160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560c32862ff0_0, 0;
    %delay 50000, 0;
    %wait E_0x560c3281ff90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560c32863160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560c32862ff0_0, 0;
    %pushi/vec4 174, 0, 8;
    %assign/vec4 v0x560c32862e00_0, 0;
    %delay 50000, 0;
    %wait E_0x560c3281ff90;
    %pushi/vec4 202, 0, 8;
    %assign/vec4 v0x560c32862e00_0, 0;
    %delay 50000, 0;
    %wait E_0x560c3281ff90;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v0x560c32862e00_0, 0;
    %delay 50000, 0;
    %wait E_0x560c3281ff90;
    %pushi/vec4 170, 0, 8;
    %assign/vec4 v0x560c32862e00_0, 0;
    %delay 50000, 0;
    %wait E_0x560c3281ff90;
    %pushi/vec4 187, 0, 8;
    %assign/vec4 v0x560c32862e00_0, 0;
    %delay 50000, 0;
    %wait E_0x560c3281ff90;
    %pushi/vec4 204, 0, 8;
    %assign/vec4 v0x560c32862e00_0, 0;
    %delay 50000, 0;
    %wait E_0x560c3281ff90;
    %pushi/vec4 221, 0, 8;
    %assign/vec4 v0x560c32862e00_0, 0;
    %delay 50000, 0;
    %wait E_0x560c3281ff90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560c32863160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560c32862ff0_0, 0;
    %delay 400000, 0;
    %wait E_0x560c3281ff90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560c32863160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560c32862ff0_0, 0;
    %pushi/vec4 171, 0, 8;
    %assign/vec4 v0x560c32862e00_0, 0;
    %delay 50000, 0;
    %wait E_0x560c3281ff90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560c32863160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560c32862ff0_0, 0;
    %pushi/vec4 205, 0, 8;
    %assign/vec4 v0x560c32862e00_0, 0;
    %delay 50000, 0;
    %wait E_0x560c3281ff90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560c32863160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560c32862ff0_0, 0;
    %pushi/vec4 173, 0, 8;
    %assign/vec4 v0x560c32862e00_0, 0;
    %delay 50000, 0;
    %wait E_0x560c3281ff90;
    %pushi/vec4 202, 0, 8;
    %assign/vec4 v0x560c32862e00_0, 0;
    %delay 50000, 0;
    %wait E_0x560c3281ff90;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v0x560c32862e00_0, 0;
    %delay 50000, 0;
    %wait E_0x560c3281ff90;
    %pushi/vec4 170, 0, 8;
    %assign/vec4 v0x560c32862e00_0, 0;
    %delay 50000, 0;
    %wait E_0x560c3281ff90;
    %pushi/vec4 187, 0, 8;
    %assign/vec4 v0x560c32862e00_0, 0;
    %delay 50000, 0;
    %wait E_0x560c3281ff90;
    %pushi/vec4 204, 0, 8;
    %assign/vec4 v0x560c32862e00_0, 0;
    %delay 50000, 0;
    %wait E_0x560c3281ff90;
    %pushi/vec4 221, 0, 8;
    %assign/vec4 v0x560c32862e00_0, 0;
    %delay 50000, 0;
    %wait E_0x560c3281ff90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560c32863160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560c32862ff0_0, 0;
    %pushi/vec4 239, 0, 8;
    %assign/vec4 v0x560c32862e00_0, 0;
    %delay 50000, 0;
    %wait E_0x560c3281ff90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560c32863160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560c32862ff0_0, 0;
    %delay 200000, 0;
    %wait E_0x560c3281ff90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560c32863160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560c32862ff0_0, 0;
    %pushi/vec4 174, 0, 8;
    %assign/vec4 v0x560c32862e00_0, 0;
    %delay 50000, 0;
    %wait E_0x560c3281ff90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560c32863160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560c32862ff0_0, 0;
    %delay 400000, 0;
    %wait E_0x560c3281ff90;
    %vpi_call 2 155 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x560c32832480;
T_4 ;
    %delay 50000, 0;
    %load/vec4 v0x560c32862ee0_0;
    %inv;
    %assign/vec4 v0x560c32862ee0_0, 0;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb.v";
    "../FIFO.v";
    "../SyncRAMSimpleDualPort.v";
