
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /local-scratch/Xilinx/Vitis/2020.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/local-scratch/Xilinx/Vitis/2020.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'yza616' on host 'ensc-hacc-6.research.sfu.ca' (Linux_x86_64 version 5.4.0-49-generic) on Tue May 18 19:40:44 PDT 2021
INFO: [HLS 200-10] On os Ubuntu 18.04.2 LTS
INFO: [HLS 200-10] In directory '/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline'
Sourcing Tcl script 'test.tcl'
INFO: [HLS 200-10] Opening project '/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/hotspot_2_kernel'.
INFO: [HLS 200-10] Adding design file '/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp' to the project
INFO: [HLS 200-10] Opening solution '/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/hotspot_2_kernel/solution'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.9ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -vivado_optimization_level=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=workload
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
WARNING: [HLS 200-483] The 'config_flow -target' command is deprecated and will be removed in a future release. Use 'open_solution -flow_target' as its replacement.
INFO: [HLS 200-10] Analyzing design file '/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_4' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:38:19) in function 'hotspot' completely with a factor of 16 (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:38:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_5' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:55:26) in function 'hotspot' completely with a factor of 16 (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:55:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_6' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:57:19) in function 'hotspot' completely with a factor of 64 (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:57:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_6' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:57:19) in function 'hotspot' completely with a factor of 64 (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:57:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_6' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:57:19) in function 'hotspot' completely with a factor of 64 (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:57:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_6' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:57:19) in function 'hotspot' completely with a factor of 64 (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:57:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_6' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:57:19) in function 'hotspot' completely with a factor of 64 (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:57:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_6' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:57:19) in function 'hotspot' completely with a factor of 64 (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:57:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_6' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:57:19) in function 'hotspot' completely with a factor of 64 (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:57:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_6' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:57:19) in function 'hotspot' completely with a factor of 64 (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:57:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_6' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:57:19) in function 'hotspot' completely with a factor of 64 (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:57:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_6' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:57:19) in function 'hotspot' completely with a factor of 64 (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:57:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_6' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:57:19) in function 'hotspot' completely with a factor of 64 (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:57:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_6' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:57:19) in function 'hotspot' completely with a factor of 64 (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:57:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_6' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:57:19) in function 'hotspot' completely with a factor of 64 (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:57:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_6' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:57:19) in function 'hotspot' completely with a factor of 64 (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:57:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_6' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:57:19) in function 'hotspot' completely with a factor of 64 (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:57:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_6' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:57:19) in function 'hotspot' completely with a factor of 64 (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:57:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_2' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:30:19) in function 'hotspot' completely with a factor of 16 (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:30:19)
WARNING: [HLS 214-167] The program may have out of bound array access (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:62:40)
WARNING: [HLS 214-167] The program may have out of bound array access (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:62:40)
WARNING: [HLS 214-167] The program may have out of bound array access (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:62:40)
WARNING: [HLS 214-167] The program may have out of bound array access (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:62:40)
WARNING: [HLS 214-167] The program may have out of bound array access (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:62:40)
WARNING: [HLS 214-167] The program may have out of bound array access (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:62:40)
WARNING: [HLS 214-167] The program may have out of bound array access (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:62:40)
WARNING: [HLS 214-167] The program may have out of bound array access (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:62:40)
WARNING: [HLS 214-167] The program may have out of bound array access (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:62:40)
WARNING: [HLS 214-167] The program may have out of bound array access (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:62:40)
WARNING: [HLS 214-167] The program may have out of bound array access (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:62:40)
WARNING: [HLS 214-167] The program may have out of bound array access (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:62:40)
WARNING: [HLS 214-167] The program may have out of bound array access (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:62:40)
WARNING: [HLS 214-167] The program may have out of bound array access (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:62:40)
WARNING: [HLS 214-167] The program may have out of bound array access (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:62:40)
WARNING: [HLS 214-167] The program may have out of bound array access (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:62:40)
INFO: [HLS 214-115] Burst read of length 2112 and bit width 512 has been inferred on port 'gmem1' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:106:13)
INFO: [HLS 214-115] Burst read of length 2048 and bit width 512 has been inferred on port 'gmem2' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:107:13)
INFO: [HLS 214-115] Burst write of length 2048 and bit width 512 has been inferred on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:111:13)
INFO: [HLS 214-115] Burst read of length 2112 and bit width 512 has been inferred on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:115:13)
INFO: [HLS 214-115] Burst read of length 2048 and bit width 512 has been inferred on port 'gmem2' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:116:13)
INFO: [HLS 214-115] Burst write of length 2048 and bit width 512 has been inferred on port 'gmem1' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:120:13)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1620.457 ; gain = 1171.910 ; free physical = 38316 ; free virtual = 186840
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1620.457 ; gain = 1171.910 ; free physical = 38316 ; free virtual = 186840
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1620.457 ; gain = 1171.910 ; free physical = 38314 ; free virtual = 186838
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1620.457 ; gain = 1171.910 ; free physical = 38311 ; free virtual = 186835
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.1' in function 'workload' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.2' in function 'workload' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.3' in function 'workload' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.2.1' in function 'workload' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.2.2' in function 'workload' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.2.3' in function 'workload' automatically.
INFO: [XFORM 203-101] Partitioning array 'temp_rf' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:25) in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'temp_rf' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:25) accessed through non-constant indices on dimension 1 (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:32:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-914.html
INFO: [XFORM 203-101] Partitioning array 'temp_rf' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:25) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1620.457 ; gain = 1171.910 ; free physical = 38273 ; free virtual = 186793
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_105_2' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:102:9) in function 'workload' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_114_3' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:102:9) in function 'workload' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_104_1' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:101:9) in function 'workload' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'temp_inner' 
INFO: [HLS 200-472] Inferring partial write operation for 'power_inner' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp_inner' 
INFO: [HLS 200-472] Inferring partial write operation for 'power_inner' 
INFO: [HLS 200-472] Inferring partial write operation for 'result' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:52:32)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1620.457 ; gain = 1171.910 ; free physical = 38227 ; free virtual = 186747
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'workload' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hotspot_stencil_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'hotspot_stencil_core'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 50.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.46 seconds; current allocated memory: 262.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 262.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hotspot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('temp_rf[2][0]', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:32) on array 'temp' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'temp'.
Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_3'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('power_center', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_2_pipeline/src/hotspot.cpp:50) on array 'power' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'power'.
Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 61.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.41 seconds; current allocated memory: 280.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.37 seconds; current allocated memory: 316.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'workload' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_2.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_2.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_2.3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_3.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_3.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_3.3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 317.976 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 320.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hotspot_stencil_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_0': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_7_full_dsp_0': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hotspot_stencil_core'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 321.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hotspot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'hotspot' is 33298 from HDL expression: (1'b1 == ap_CS_fsm_state11)
INFO: [RTGEN 206-100] Finished creating RTL model for 'hotspot'.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 340.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'workload' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'workload/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'workload/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'workload/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'workload/result' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'workload/temp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'workload/power' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'workload' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'result', 'temp', 'power' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'workload'.
INFO: [HLS 200-111]  Elapsed time: 3.81 seconds; current allocated memory: 430.102 MB.
INFO: [RTMG 210-278] Implementing memory 'workload_result_inner_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'workload_temp_inner_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'workload_power_inner_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 1620.457 ; gain = 1171.910 ; free physical = 38032 ; free virtual = 186558
INFO: [VHDL 208-304] Generating VHDL RTL for workload.
INFO: [VLOG 209-307] Generating Verilog RTL for workload.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 411.02 MHz
HLS completed successfully
INFO: [HLS 200-112] Total elapsed time: 98.32 seconds; peak allocated memory: 430.102 MB.
INFO: [Common 17-206] Exiting vitis_hls at Tue May 18 19:42:22 2021...
