**Mark / ì´ì¬í›ˆ**
====================


### ğŸ«Major
- Information and Communication engineering & Electrical and Electronic Engineering (2020.03 ~

### ğŸ‘¨ğŸ½â€ğŸ’»Academic Experience
- Undergraduate Internship - Lab of Intergrated Circuits Research Group in Seoul National University Dept. ECE (2024.01 ~ 02)  

### ğŸ’¼Project Experience
- Design of analog-to-digital converters using diodes
- Optical Receiver Eye Diagram Design and Signal Quality Measurement using MOSFET
- Logic Device & Adder Layout Design

### ğŸ”¬Interest Research
- Data Converter
- Analog & Mixed Integrated Circuits Design
- Deep learning & Machine learning
- Digital & Deep learning Signal Processing

### ğŸ’»ToolğŸ’»
<img src="https://img.shields.io/badge/Python-3766AB?style=plastic&logo=Python&logoColor=white"/></a>
<img src="https://img.shields.io/badge/MATLAB-FF6600?style=plastic&logo=Atlassian&logoColor=blue"/>
<img src="https://img.shields.io/badge/PSPICE-red?style=plastic&logo=Amazon EC2&logoColor=black"/>
<img src="https://img.shields.io/badge/HSPICE-hotpink?style=plastic&logo=CircuitVerse&logoColor=green"/>
<img src="https://img.shields.io/badge/Verilog-black?style=flat&logo=AMD&logoColor=ED1C24"/>

