INTSTYLE=ise
INFILE=C:\Xilinx\projects\verilog_1\fiftheen_bit_adder.ncd
OUTFILE=C:\Xilinx\projects\verilog_1\fiftheen_bit_adder.bit
FAMILY=Spartan3E
PART=xc3s100e-4tq144
WORKINGDIR=C:\Xilinx\projects\verilog_1
LICENSE=WebPack
USER_INFO=211817004_0_0_150
