Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a843c47662f3449f8b801672b6a89da3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port ALUOp [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/Controller.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add_PC
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext16
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
