<html><head><title>Icestorm: MLA (by element, 2S) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>MLA (by element, 2S)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  mla v0.2s, v1.2s, v2.s[1]</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2
  movi v2.16b, 3</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 1.000</p><p>Issues: 1.000</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 0.000</p><p>SIMD/FP unit issues: 1.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch simd uop (57)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map simd uop (7e)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td></tr></thead><tr><td>1004</td><td>3033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>75905</td><td>1000</td><td>1000</td><td>3000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>3033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>75905</td><td>1000</td><td>1000</td><td>3000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>3033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>75905</td><td>1000</td><td>1000</td><td>3000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>3033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>75905</td><td>1000</td><td>1000</td><td>3000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>3033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>75905</td><td>1000</td><td>1000</td><td>3000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>3033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>75905</td><td>1000</td><td>1000</td><td>3000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>3033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>75905</td><td>1000</td><td>1000</td><td>3000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>3033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>75905</td><td>1000</td><td>1000</td><td>3000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>3033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>75905</td><td>1000</td><td>1000</td><td>3000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>3033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>75905</td><td>1000</td><td>1000</td><td>3000</td><td>1</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->1</h2><div style="margin-left: 40px"><p>Code:</p><pre>  mla v0.2s, v1.2s, v2.s[1]</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2
  movi v2.16b, 3</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 3.0033</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>10204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>307</td><td>769247</td><td>10133</td><td>202</td><td>10046</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 3.0033</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>10024</td><td>30033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>768905</td><td>10020</td><td>20</td><td>10004</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>768905</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>768905</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>768905</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>768905</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>768905</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>768905</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>768905</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>768905</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>768905</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr></table></div></div></div></div><h2>Test 3: Latency 1->2</h2><div style="margin-left: 40px"><p>Code:</p><pre>  mla v0.2s, v0.2s, v1.s[1]</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 3.0033</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>10204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>10006</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>306</td><td>769589</td><td>10164</td><td>202</td><td>10088</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>10006</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 3.0033</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>10024</td><td>30033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>768905</td><td>10020</td><td>20</td><td>10004</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>768905</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>768905</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>768905</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>768905</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>768905</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>768905</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>768905</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>768905</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>768905</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr></table></div></div></div></div><h2>Test 4: Latency 1->3</h2><div style="margin-left: 40px"><p>Code:</p><pre>  mla v0.2s, v1.2s, v0.s[1]</pre><div><input type="checkbox" id="checkbox-8" checked="checked"><label for="checkbox-8"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 3.0033</p><div><input type="checkbox" id="checkbox-9" checked="checked"><label for="checkbox-9"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>10204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>10006</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>10004</td><td>202</td><td>30138</td><td>2</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 3.0033</p><div><input type="checkbox" id="checkbox-10" checked="checked"><label for="checkbox-10"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>10024</td><td>30033</td><td>10021</td><td>21</td><td>10000</td><td>0</td><td>20</td><td>10000</td><td>70</td><td>768905</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10025</td><td>30066</td><td>10027</td><td>21</td><td>10006</td><td>0</td><td>20</td><td>10031</td><td>70</td><td>768905</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30033</td><td>10021</td><td>21</td><td>10000</td><td>0</td><td>20</td><td>10000</td><td>70</td><td>768905</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30033</td><td>10021</td><td>21</td><td>10000</td><td>0</td><td>20</td><td>10000</td><td>70</td><td>768905</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30033</td><td>10021</td><td>21</td><td>10000</td><td>0</td><td>20</td><td>10000</td><td>70</td><td>768905</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30033</td><td>10021</td><td>21</td><td>10000</td><td>0</td><td>20</td><td>10000</td><td>70</td><td>768905</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30033</td><td>10021</td><td>21</td><td>10000</td><td>0</td><td>20</td><td>10000</td><td>70</td><td>768905</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30033</td><td>10021</td><td>21</td><td>10000</td><td>0</td><td>20</td><td>10000</td><td>70</td><td>768905</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30033</td><td>10021</td><td>21</td><td>10000</td><td>0</td><td>20</td><td>10000</td><td>70</td><td>768905</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30033</td><td>10021</td><td>21</td><td>10000</td><td>0</td><td>20</td><td>10000</td><td>70</td><td>768905</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr></table></div></div></div></div><h2>Test 5: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  movi v0.16b, 0
  mla v0.2s, v8.2s, v9.s[1]
  movi v1.16b, 0
  mla v1.2s, v8.2s, v9.s[1]
  movi v2.16b, 0
  mla v2.2s, v8.2s, v9.s[1]
  movi v3.16b, 0
  mla v3.2s, v8.2s, v9.s[1]
  movi v4.16b, 0
  mla v4.2s, v8.2s, v9.s[1]
  movi v5.16b, 0
  mla v5.2s, v8.2s, v9.s[1]
  movi v6.16b, 0
  mla v6.2s, v8.2s, v9.s[1]
  movi v7.16b, 0
  mla v7.2s, v8.2s, v9.s[1]</pre><div><input type="checkbox" id="checkbox-11" checked="checked"><label for="checkbox-11"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v8.16b, 9
  movi v9.16b, 10</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5011</p><div><input type="checkbox" id="checkbox-12" checked="checked"><label for="checkbox-12"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>160204</td><td>40467</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>320056</td><td>80113</td><td>200</td><td>80013</td><td>200</td><td>240036</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160205</td><td>40152</td><td>80143</td><td>101</td><td>80042</td><td>100</td><td>80046</td><td>300</td><td>320052</td><td>80112</td><td>200</td><td>80012</td><td>200</td><td>240036</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>40096</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>320052</td><td>80112</td><td>200</td><td>80012</td><td>200</td><td>240036</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>40086</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>320052</td><td>80112</td><td>200</td><td>80012</td><td>200</td><td>240036</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>40086</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>320052</td><td>80112</td><td>200</td><td>80012</td><td>200</td><td>240036</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>40086</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>320052</td><td>80112</td><td>200</td><td>80012</td><td>200</td><td>240036</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>40086</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>320052</td><td>80112</td><td>200</td><td>80012</td><td>200</td><td>240036</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>40086</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>320052</td><td>80112</td><td>200</td><td>80012</td><td>200</td><td>240036</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>40086</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>320052</td><td>80112</td><td>200</td><td>80012</td><td>200</td><td>240036</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>40086</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>320052</td><td>80112</td><td>200</td><td>80012</td><td>200</td><td>240036</td><td>1</td><td>160000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5055</p><div><input type="checkbox" id="checkbox-13" checked="checked"><label for="checkbox-13"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>160024</td><td>43836</td><td>80020</td><td>11</td><td>80009</td><td>10</td><td>80013</td><td>30</td><td>320056</td><td>80023</td><td>20</td><td>80013</td><td>20</td><td>240000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>41248</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>30</td><td>320000</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>240000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>40415</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>30</td><td>320000</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>240000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>40435</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>30</td><td>320192</td><td>80057</td><td>20</td><td>80047</td><td>20</td><td>240000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>40447</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>30</td><td>320000</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>240000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>40446</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>30</td><td>320000</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>240000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>40446</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>30</td><td>320000</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>240000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160025</td><td>40579</td><td>80056</td><td>11</td><td>80045</td><td>10</td><td>80049</td><td>30</td><td>320000</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>240000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>40419</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>30</td><td>320000</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>240000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>40439</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>30</td><td>320000</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>240000</td><td>1</td><td>160000</td><td>10</td></tr></table></div></div></div></div><h2>Test 6: throughput</h2><div style="margin-left: 40px"><p>Count: 12</p><p>Code:</p><pre>  mla v0.2s, v12.2s, v13.s[1]
  mla v1.2s, v12.2s, v13.s[1]
  mla v2.2s, v12.2s, v13.s[1]
  mla v3.2s, v12.2s, v13.s[1]
  mla v4.2s, v12.2s, v13.s[1]
  mla v5.2s, v12.2s, v13.s[1]
  mla v6.2s, v12.2s, v13.s[1]
  mla v7.2s, v12.2s, v13.s[1]
  mla v8.2s, v12.2s, v13.s[1]
  mla v9.2s, v12.2s, v13.s[1]
  mla v10.2s, v12.2s, v13.s[1]
  mla v11.2s, v12.2s, v13.s[1]</pre><div><input type="checkbox" id="checkbox-14" checked="checked"><label for="checkbox-14"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v12.16b, 13
  movi v13.16b, 14</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5003</p><div><input type="checkbox" id="checkbox-15" checked="checked"><label for="checkbox-15"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>120204</td><td>60038</td><td>120107</td><td>101</td><td>120006</td><td>100</td><td>120010</td><td>300</td><td>480044</td><td>120110</td><td>200</td><td>120014</td><td>200</td><td>360042</td><td>1</td><td>120000</td><td>100</td></tr><tr><td>120204</td><td>60035</td><td>120107</td><td>101</td><td>120006</td><td>100</td><td>120010</td><td>300</td><td>480036</td><td>120108</td><td>200</td><td>120012</td><td>200</td><td>360036</td><td>1</td><td>120000</td><td>100</td></tr><tr><td>120204</td><td>60035</td><td>120105</td><td>101</td><td>120004</td><td>100</td><td>120008</td><td>300</td><td>480036</td><td>120108</td><td>200</td><td>120012</td><td>200</td><td>360036</td><td>1</td><td>120000</td><td>100</td></tr><tr><td>120204</td><td>60035</td><td>120105</td><td>101</td><td>120004</td><td>100</td><td>120008</td><td>300</td><td>480036</td><td>120108</td><td>200</td><td>120012</td><td>200</td><td>360036</td><td>1</td><td>120000</td><td>100</td></tr><tr><td>120204</td><td>60035</td><td>120105</td><td>101</td><td>120004</td><td>100</td><td>120008</td><td>300</td><td>480036</td><td>120108</td><td>200</td><td>120012</td><td>200</td><td>360036</td><td>1</td><td>120000</td><td>100</td></tr><tr><td>120204</td><td>60035</td><td>120105</td><td>101</td><td>120004</td><td>100</td><td>120008</td><td>300</td><td>480036</td><td>120108</td><td>200</td><td>120012</td><td>200</td><td>360036</td><td>1</td><td>120000</td><td>100</td></tr><tr><td>120204</td><td>60035</td><td>120105</td><td>101</td><td>120004</td><td>100</td><td>120008</td><td>300</td><td>480208</td><td>120154</td><td>200</td><td>120062</td><td>200</td><td>360036</td><td>1</td><td>120000</td><td>100</td></tr><tr><td>120204</td><td>60035</td><td>120105</td><td>101</td><td>120004</td><td>100</td><td>120008</td><td>300</td><td>480036</td><td>120108</td><td>200</td><td>120012</td><td>200</td><td>360036</td><td>1</td><td>120000</td><td>100</td></tr><tr><td>120204</td><td>60035</td><td>120105</td><td>101</td><td>120004</td><td>100</td><td>120008</td><td>300</td><td>480036</td><td>120108</td><td>200</td><td>120012</td><td>200</td><td>360036</td><td>1</td><td>120000</td><td>100</td></tr><tr><td>120204</td><td>60035</td><td>120105</td><td>101</td><td>120004</td><td>100</td><td>120008</td><td>300</td><td>480036</td><td>120108</td><td>200</td><td>120012</td><td>200</td><td>360036</td><td>1</td><td>120000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5003</p><div><input type="checkbox" id="checkbox-16" checked="checked"><label for="checkbox-16"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>120024</td><td>60214</td><td>120018</td><td>11</td><td>120007</td><td>0</td><td>10</td><td>120011</td><td>30</td><td>480044</td><td>120020</td><td>20</td><td>120014</td><td>20</td><td>360000</td><td>1</td><td>120000</td><td>10</td></tr><tr><td>120024</td><td>60035</td><td>120011</td><td>11</td><td>120000</td><td>0</td><td>10</td><td>120000</td><td>30</td><td>480000</td><td>120010</td><td>20</td><td>120000</td><td>20</td><td>360777</td><td>1</td><td>120000</td><td>10</td></tr><tr><td>120024</td><td>60035</td><td>120011</td><td>11</td><td>120000</td><td>0</td><td>10</td><td>120000</td><td>30</td><td>480000</td><td>120010</td><td>20</td><td>120000</td><td>20</td><td>360000</td><td>1</td><td>120000</td><td>10</td></tr><tr><td>120025</td><td>60080</td><td>120051</td><td>11</td><td>120040</td><td>0</td><td>10</td><td>120052</td><td>30</td><td>480000</td><td>120010</td><td>20</td><td>120000</td><td>20</td><td>360000</td><td>1</td><td>120000</td><td>10</td></tr><tr><td>120024</td><td>60035</td><td>120011</td><td>11</td><td>120000</td><td>0</td><td>10</td><td>120000</td><td>30</td><td>480000</td><td>120010</td><td>20</td><td>120000</td><td>20</td><td>360000</td><td>1</td><td>120000</td><td>10</td></tr><tr><td>120024</td><td>60035</td><td>120011</td><td>11</td><td>120000</td><td>0</td><td>10</td><td>120000</td><td>30</td><td>480000</td><td>120010</td><td>20</td><td>120000</td><td>20</td><td>360000</td><td>1</td><td>120000</td><td>10</td></tr><tr><td>120024</td><td>60035</td><td>120011</td><td>11</td><td>120000</td><td>0</td><td>10</td><td>120000</td><td>30</td><td>480788</td><td>120207</td><td>20</td><td>120197</td><td>20</td><td>360000</td><td>1</td><td>120000</td><td>10</td></tr><tr><td>120024</td><td>60035</td><td>120011</td><td>11</td><td>120000</td><td>0</td><td>10</td><td>120000</td><td>30</td><td>480000</td><td>120010</td><td>20</td><td>120000</td><td>20</td><td>360000</td><td>1</td><td>120000</td><td>10</td></tr><tr><td>120024</td><td>60035</td><td>120011</td><td>11</td><td>120000</td><td>0</td><td>10</td><td>120000</td><td>30</td><td>480000</td><td>120010</td><td>20</td><td>120000</td><td>20</td><td>360000</td><td>1</td><td>120000</td><td>10</td></tr><tr><td>120024</td><td>60035</td><td>120011</td><td>11</td><td>120000</td><td>0</td><td>10</td><td>120000</td><td>30</td><td>480000</td><td>120010</td><td>20</td><td>120000</td><td>20</td><td>360000</td><td>1</td><td>120000</td><td>10</td></tr></table></div></div></div></div></body></html>