Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Apr 24 20:17:27 2021
| Host         : LAPTOP-TFTI2QQT running 64-bit major release  (build 9200)
| Command      : report_methodology -file inter_top_methodology_drc_routed.rpt -pb inter_top_methodology_drc_routed.pb -rpx inter_top_methodology_drc_routed.rpx
| Design       : inter_top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 40
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 15         |
| TIMING-20 | Warning  | Non-clocked latch             | 25         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on collision_sensor relative to clock(s) sysclk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on dark relative to clock(s) sysclk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on enter relative to clock(s) sysclk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on entering relative to clock(s) sysclk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on four relative to clock(s) sysclk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on master_off relative to clock(s) sysclk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on master_on relative to clock(s) sysclk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on motion relative to clock(s) sysclk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on one relative to clock(s) sysclk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on remote_control relative to clock(s) sysclk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sysclk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on switch relative to clock(s) sysclk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on two relative to clock(s) sysclk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on LED_bath relative to clock(s) sysclk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on LED_out relative to clock(s) sysclk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch cc/FSM/ssdAnode_reg[0] cannot be properly analyzed as its control pin cc/FSM/ssdAnode_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch cc/FSM/ssdAnode_reg[1] cannot be properly analyzed as its control pin cc/FSM/ssdAnode_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch cc/FSM/ssdValue_reg[0] cannot be properly analyzed as its control pin cc/FSM/ssdValue_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch cc/FSM/ssdValue_reg[1] cannot be properly analyzed as its control pin cc/FSM/ssdValue_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch cc/FSM/ssdValue_reg[2] cannot be properly analyzed as its control pin cc/FSM/ssdValue_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch cc/FSM/ssdValue_reg[3] cannot be properly analyzed as its control pin cc/FSM/ssdValue_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch gd/fsm/LEDs_reg[0] cannot be properly analyzed as its control pin gd/fsm/LEDs_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch gd/fsm/LEDs_reg[1] cannot be properly analyzed as its control pin gd/fsm/LEDs_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch gd/fsm/LEDs_reg[2] cannot be properly analyzed as its control pin gd/fsm/LEDs_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch gd/fsm/LEDs_reg[3] cannot be properly analyzed as its control pin gd/fsm/LEDs_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch gd/fsm/LEDs_reg[4] cannot be properly analyzed as its control pin gd/fsm/LEDs_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch gd/fsm/LEDs_reg[5] cannot be properly analyzed as its control pin gd/fsm/LEDs_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch gd/fsm/LEDs_reg[6] cannot be properly analyzed as its control pin gd/fsm/LEDs_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch gd/fsm/LEDs_reg[7] cannot be properly analyzed as its control pin gd/fsm/LEDs_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch gd/fsm/LEDs_reg[8] cannot be properly analyzed as its control pin gd/fsm/LEDs_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch gd/fsm/LEDs_reg[9] cannot be properly analyzed as its control pin gd/fsm/LEDs_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch gd/fsm/Motor_reg cannot be properly analyzed as its control pin gd/fsm/Motor_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch inter_fsm/FSM_onehot_nextstate_reg[0] cannot be properly analyzed as its control pin inter_fsm/FSM_onehot_nextstate_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch inter_fsm/FSM_onehot_nextstate_reg[1] cannot be properly analyzed as its control pin inter_fsm/FSM_onehot_nextstate_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch inter_fsm/FSM_onehot_nextstate_reg[2] cannot be properly analyzed as its control pin inter_fsm/FSM_onehot_nextstate_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch inter_fsm/FSM_onehot_nextstate_reg[3] cannot be properly analyzed as its control pin inter_fsm/FSM_onehot_nextstate_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch inter_fsm/FSM_onehot_nextstate_reg[4] cannot be properly analyzed as its control pin inter_fsm/FSM_onehot_nextstate_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch inter_fsm/index_reg[0] cannot be properly analyzed as its control pin inter_fsm/index_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch inter_fsm/index_reg[1] cannot be properly analyzed as its control pin inter_fsm/index_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch inter_fsm/index_reg[2] cannot be properly analyzed as its control pin inter_fsm/index_reg[2]/G is not reached by a timing clock
Related violations: <none>


