============================================================
   Tang Dynasty, V4.6.13941
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.6.1/bin/td.exe
   Built at =   17:07:14 Aug 27 2019
   Run by =     zhang
   Run Date =   Thu Oct 17 10:07:54 2019

   Run on =     DESKTOP-0KK6GHJ
============================================================
RUN-1002 : start command "open_project cam.al"
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db cam_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.13941.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-8007 ERROR: syntax error near 'non-printable character with the hex value '0xef'' in ../RTL/test_camera.v(15)
HDL-1007 : Verilog file '../RTL/test_camera.v' ignored due to errors
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-8007 ERROR: syntax error near 'localparam' in ../RTL/test_camera.v(41)
HDL-8007 ERROR: Verilog 2000 keyword localparam used in incorrect context in ../RTL/test_camera.v(41)
HDL-8007 ERROR: syntax error near 'localparam' in ../RTL/test_camera.v(42)
HDL-8007 ERROR: Verilog 2000 keyword localparam used in incorrect context in ../RTL/test_camera.v(42)
HDL-8007 ERROR: syntax error near 'localparam' in ../RTL/test_camera.v(43)
HDL-8007 ERROR: Verilog 2000 keyword localparam used in incorrect context in ../RTL/test_camera.v(43)
HDL-8007 ERROR: syntax error near 'wire' in ../RTL/test_camera.v(45)
HDL-8007 ERROR: Verilog 2000 keyword wire used in incorrect context in ../RTL/test_camera.v(45)
HDL-8007 ERROR: ignore module module due to previous errors in ../RTL/test_camera.v(196)
HDL-1007 : Verilog file '../RTL/test_camera.v' ignored due to errors
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-8007 ERROR: procedural assignment to a non-register 'vga_rdaddr' is not permitted in ../RTL/test_camera.v(152)
HDL-8007 ERROR: ignore module module due to previous errors in ../RTL/test_camera.v(196)
HDL-1007 : Verilog file '../RTL/test_camera.v' ignored due to errors
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in ../RTL/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=3,CLKC0_DIV=12,CLKC1_DIV=25,CLKC2_DIV=75,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=11,CLKC1_CPHASE=24,CLKC2_CPHASE=74,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../RTL/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in ../RTL/i2c_module.v(2)
HDL-1007 : elaborate module Driver in ../RTL/Driver.v(11)
HDL-1007 : elaborate module camera_reader in ../RTL/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/img_cache.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../RTL/test_camera.v(189)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-8007 ERROR: 'read_addr' is not declared in ../RTL/test_camera.v(162)
HDL-8007 ERROR: ignore module module due to previous errors in ../RTL/test_camera.v(199)
HDL-1007 : Verilog file '../RTL/test_camera.v' ignored due to errors
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in ../RTL/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=3,CLKC0_DIV=12,CLKC1_DIV=25,CLKC2_DIV=75,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=11,CLKC1_CPHASE=24,CLKC2_CPHASE=74,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../RTL/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in ../RTL/i2c_module.v(2)
HDL-1007 : elaborate module Driver in ../RTL/Driver.v(11)
HDL-1007 : elaborate module camera_reader in ../RTL/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/img_cache.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../RTL/test_camera.v(187)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4127/127 useful/useless nets, 3936/58 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 938 distributor mux.
SYN-1016 : Merged 3316 instances.
SYN-1015 : Optimize round 1, 4555 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4520/229 useful/useless nets, 4332/2139 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2220 better
SYN-1014 : Optimize round 3
SYN-1032 : 4519/0 useful/useless nets, 4331/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.070125s wall, 1.046875s user + 0.046875s system = 1.093750s CPU (102.2%)

RUN-1004 : used memory is 201 MB, reserved memory is 178 MB, peak memory is 218 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3533
  #and               1931
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                285
  #bufif1               1
  #MX21               521
  #FADD                 0
  #DFF                215
  #LATCH                0
#MACRO_ADD             25
#MACRO_EQ             236
#MACRO_MULT             1
#MACRO_MUX            531

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3317   |215    |264    |
+----------------------------------------------+

RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5154/8 useful/useless nets, 4710/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4938/0 useful/useless nets, 4494/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7243/0 useful/useless nets, 6826/0 useful/useless insts
SYN-1016 : Merged 1953 instances.
SYN-2501 : Optimize round 1, 3781 better
SYN-2501 : Optimize round 2
SYN-1032 : 5290/0 useful/useless nets, 4873/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 7599/12 useful/useless nets, 7182/12 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1506 (3.28), #lev = 29 (4.11)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.12 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6520 instances into 997 LUTs, name keeping = 27%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2059/0 useful/useless nets, 1642/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2056/0 useful/useless nets, 1639/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 218 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 176 adder to BLE ...
SYN-4008 : Packed 176 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 992 LUT to BLE ...
SYN-4008 : Packed 992 LUT and 108 SEQ to BLE.
SYN-4003 : Packing 110 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (110 nodes)...
SYN-4004 : #1: Packed 36 SEQ (1156 nodes)...
SYN-4005 : Packed 36 SEQ with LUT/SLICE
SYN-4006 : 856 single LUT's are left
SYN-4006 : 74 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 1066/1309 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1254   out of  19600    6.40%
#reg                  218   out of  19600    1.11%
#le                  1328
  #lut only          1110   out of   1328   83.58%
  #reg only            74   out of   1328    5.57%
  #lut&reg            144   out of   1328   10.84%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1328  |1254  |218   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  5.317868s wall, 5.218750s user + 0.062500s system = 5.281250s CPU (99.3%)

RUN-1004 : used memory is 237 MB, reserved memory is 212 MB, peak memory is 239 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (86 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 25 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 15 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 783 instances
RUN-1001 : 334 mslices, 334 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1770 nets
RUN-1001 : 1325 nets have 2 pins
RUN-1001 : 267 nets have [3 - 5] pins
RUN-1001 : 72 nets have [6 - 10] pins
RUN-1001 : 30 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 781 instances, 668 slices, 23 macros(131 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8270, tnet num: 1768, tinst num: 781, tnode num: 9015, tedge num: 13854.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1768 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 518 clock pins, and constraint 743 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.155148s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (100.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 550408
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 400871, overlap = 137.25
PHY-3002 : Step(2): len = 327207, overlap = 139.5
PHY-3002 : Step(3): len = 305331, overlap = 137.25
PHY-3002 : Step(4): len = 270317, overlap = 139.5
PHY-3002 : Step(5): len = 248325, overlap = 139.5
PHY-3002 : Step(6): len = 226437, overlap = 137.25
PHY-3002 : Step(7): len = 206733, overlap = 137.25
PHY-3002 : Step(8): len = 197711, overlap = 135
PHY-3002 : Step(9): len = 178191, overlap = 142.5
PHY-3002 : Step(10): len = 159732, overlap = 148.5
PHY-3002 : Step(11): len = 153272, overlap = 149.5
PHY-3002 : Step(12): len = 149518, overlap = 150.25
PHY-3002 : Step(13): len = 141954, overlap = 150.25
PHY-3002 : Step(14): len = 137803, overlap = 153.5
PHY-3002 : Step(15): len = 133943, overlap = 153
PHY-3002 : Step(16): len = 127743, overlap = 155.25
PHY-3002 : Step(17): len = 123658, overlap = 153.25
PHY-3002 : Step(18): len = 119691, overlap = 156
PHY-3002 : Step(19): len = 114185, overlap = 154.75
PHY-3002 : Step(20): len = 109423, overlap = 159
PHY-3002 : Step(21): len = 105986, overlap = 157.25
PHY-3002 : Step(22): len = 102253, overlap = 162.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.14531e-06
PHY-3002 : Step(23): len = 101548, overlap = 162
PHY-3002 : Step(24): len = 99823.4, overlap = 152
PHY-3002 : Step(25): len = 99276.2, overlap = 154.5
PHY-3002 : Step(26): len = 98087, overlap = 149.25
PHY-3002 : Step(27): len = 96534.9, overlap = 152
PHY-3002 : Step(28): len = 94050.2, overlap = 154.75
PHY-3002 : Step(29): len = 91544.3, overlap = 158
PHY-3002 : Step(30): len = 89013.4, overlap = 159
PHY-3002 : Step(31): len = 85993.8, overlap = 164.25
PHY-3002 : Step(32): len = 82296.6, overlap = 163.75
PHY-3002 : Step(33): len = 78794.6, overlap = 161.25
PHY-3002 : Step(34): len = 75699.6, overlap = 162.5
PHY-3002 : Step(35): len = 72341.9, overlap = 167
PHY-3002 : Step(36): len = 68629.1, overlap = 165.75
PHY-3002 : Step(37): len = 66304.9, overlap = 168.5
PHY-3002 : Step(38): len = 63445, overlap = 167
PHY-3002 : Step(39): len = 58039.1, overlap = 167.5
PHY-3002 : Step(40): len = 55357.3, overlap = 167.5
PHY-3002 : Step(41): len = 54163.4, overlap = 169.75
PHY-3002 : Step(42): len = 47958.3, overlap = 174
PHY-3002 : Step(43): len = 46353.5, overlap = 175
PHY-3002 : Step(44): len = 45661.9, overlap = 170.25
PHY-3002 : Step(45): len = 44687.7, overlap = 173.5
PHY-3002 : Step(46): len = 43932.7, overlap = 174
PHY-3002 : Step(47): len = 43287.5, overlap = 171.25
PHY-3002 : Step(48): len = 41084.4, overlap = 175.75
PHY-3002 : Step(49): len = 40683.8, overlap = 176.5
PHY-3002 : Step(50): len = 40411.5, overlap = 178.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.29061e-06
PHY-3002 : Step(51): len = 43761.7, overlap = 171
PHY-3002 : Step(52): len = 45659.6, overlap = 173
PHY-3002 : Step(53): len = 49220.9, overlap = 180
PHY-3002 : Step(54): len = 49427.2, overlap = 178.75
PHY-3002 : Step(55): len = 48664.7, overlap = 179
PHY-3002 : Step(56): len = 47761.7, overlap = 179.25
PHY-3002 : Step(57): len = 47383, overlap = 178.75
PHY-3002 : Step(58): len = 47551.2, overlap = 177
PHY-3002 : Step(59): len = 47507.5, overlap = 178.25
PHY-3002 : Step(60): len = 46979.1, overlap = 175.5
PHY-3002 : Step(61): len = 46246.5, overlap = 177.75
PHY-3002 : Step(62): len = 45370.9, overlap = 175.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.25812e-05
PHY-3002 : Step(63): len = 51835.1, overlap = 171.5
PHY-3002 : Step(64): len = 52588.8, overlap = 162.5
PHY-3002 : Step(65): len = 53218.6, overlap = 159.5
PHY-3002 : Step(66): len = 54034.5, overlap = 166
PHY-3002 : Step(67): len = 54622.1, overlap = 172.25
PHY-3002 : Step(68): len = 54697, overlap = 165.25
PHY-3002 : Step(69): len = 54594.4, overlap = 165.25
PHY-3002 : Step(70): len = 55012.2, overlap = 158.5
PHY-3002 : Step(71): len = 55690.4, overlap = 150.75
PHY-3002 : Step(72): len = 55769, overlap = 153.25
PHY-3002 : Step(73): len = 55768.6, overlap = 151
PHY-3002 : Step(74): len = 55824.2, overlap = 148
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.51625e-05
PHY-3002 : Step(75): len = 59971.8, overlap = 154.5
PHY-3002 : Step(76): len = 61048.1, overlap = 160.25
PHY-3002 : Step(77): len = 62023.3, overlap = 162
PHY-3002 : Step(78): len = 62455.7, overlap = 164
PHY-3002 : Step(79): len = 62576, overlap = 163.75
PHY-3002 : Step(80): len = 62995.5, overlap = 153.25
PHY-3002 : Step(81): len = 63906.5, overlap = 159.25
PHY-3002 : Step(82): len = 63821.6, overlap = 157.25
PHY-3002 : Step(83): len = 63804.7, overlap = 159.25
PHY-3002 : Step(84): len = 63700.4, overlap = 159.25
PHY-3002 : Step(85): len = 63544.7, overlap = 159
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.03249e-05
PHY-3002 : Step(86): len = 66581.4, overlap = 154.75
PHY-3002 : Step(87): len = 68295.8, overlap = 150.25
PHY-3002 : Step(88): len = 70085.9, overlap = 143.5
PHY-3002 : Step(89): len = 70189, overlap = 150
PHY-3002 : Step(90): len = 70038, overlap = 147.25
PHY-3002 : Step(91): len = 70487, overlap = 142.75
PHY-3002 : Step(92): len = 71045.2, overlap = 147.25
PHY-3002 : Step(93): len = 71320.8, overlap = 151.75
PHY-3002 : Step(94): len = 71449.3, overlap = 152
PHY-3002 : Step(95): len = 71546.4, overlap = 152
PHY-3002 : Step(96): len = 71554, overlap = 151.75
PHY-3002 : Step(97): len = 71499.5, overlap = 151.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00010065
PHY-3002 : Step(98): len = 73601.2, overlap = 149.25
PHY-3002 : Step(99): len = 74479.9, overlap = 149.25
PHY-3002 : Step(100): len = 75612, overlap = 144.75
PHY-3002 : Step(101): len = 76684.5, overlap = 144.75
PHY-3002 : Step(102): len = 76992.3, overlap = 144.5
PHY-3002 : Step(103): len = 77021.3, overlap = 144.75
PHY-3002 : Step(104): len = 77153.2, overlap = 142.75
PHY-3002 : Step(105): len = 77229.4, overlap = 147.25
PHY-3002 : Step(106): len = 77402.4, overlap = 142.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0002013
PHY-3002 : Step(107): len = 78083.3, overlap = 147
PHY-3002 : Step(108): len = 78768, overlap = 146.75
PHY-3002 : Step(109): len = 79383.5, overlap = 146.5
PHY-3002 : Step(110): len = 79763.5, overlap = 144.5
PHY-3002 : Step(111): len = 80432.3, overlap = 142.5
PHY-3002 : Step(112): len = 80775.9, overlap = 144.75
PHY-3002 : Step(113): len = 81154.6, overlap = 144.75
PHY-3002 : Step(114): len = 81618.4, overlap = 147
PHY-3002 : Step(115): len = 82172.3, overlap = 147
PHY-3002 : Step(116): len = 82413.4, overlap = 142
PHY-3002 : Step(117): len = 82686.7, overlap = 142.25
PHY-3002 : Step(118): len = 83341.9, overlap = 146.25
PHY-3002 : Step(119): len = 83626, overlap = 134.75
PHY-3002 : Step(120): len = 83690.5, overlap = 134.5
PHY-3002 : Step(121): len = 83808.6, overlap = 134.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000348708
PHY-3002 : Step(122): len = 84101.1, overlap = 132.25
PHY-3002 : Step(123): len = 84658.8, overlap = 134.5
PHY-3002 : Step(124): len = 85301.1, overlap = 136.75
PHY-3002 : Step(125): len = 85712.9, overlap = 132
PHY-3002 : Step(126): len = 85981.9, overlap = 136.25
PHY-3002 : Step(127): len = 86239.6, overlap = 136.25
PHY-3002 : Step(128): len = 86433.1, overlap = 136.75
PHY-3002 : Step(129): len = 86564.1, overlap = 136.75
PHY-3002 : Step(130): len = 86865.6, overlap = 136.5
PHY-3002 : Step(131): len = 86996.8, overlap = 136.5
PHY-3002 : Step(132): len = 87195.1, overlap = 136.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000548005
PHY-3002 : Step(133): len = 87369.5, overlap = 136
PHY-3002 : Step(134): len = 88018.8, overlap = 136.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000726402
PHY-3002 : Step(135): len = 88135.3, overlap = 136.5
PHY-3002 : Step(136): len = 88925.6, overlap = 134
PHY-3002 : Step(137): len = 89792.2, overlap = 127.25
PHY-3002 : Step(138): len = 89974.3, overlap = 127
PHY-3002 : Step(139): len = 90074.6, overlap = 122.5
PHY-3002 : Step(140): len = 90268.6, overlap = 122.5
PHY-3002 : Step(141): len = 90548.3, overlap = 122.5
PHY-3002 : Step(142): len = 90922.8, overlap = 122
PHY-3002 : Step(143): len = 91112.5, overlap = 122
PHY-3002 : Step(144): len = 91392.4, overlap = 121.75
PHY-3002 : Step(145): len = 91581.4, overlap = 119.5
PHY-3002 : Step(146): len = 91818.6, overlap = 117
PHY-3002 : Step(147): len = 91967.6, overlap = 119
PHY-3002 : Step(148): len = 92142.9, overlap = 118.75
PHY-3002 : Step(149): len = 92204.2, overlap = 118.5
PHY-3002 : Step(150): len = 92414.3, overlap = 118
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00096929
PHY-3002 : Step(151): len = 92511, overlap = 117.75
PHY-3002 : Step(152): len = 92895.5, overlap = 117.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00120984
PHY-3002 : Step(153): len = 92968.4, overlap = 117.25
PHY-3002 : Step(154): len = 93457.3, overlap = 114.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016091s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (97.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.46518e-06
PHY-3002 : Step(155): len = 111266, overlap = 54
PHY-3002 : Step(156): len = 107209, overlap = 53.5
PHY-3002 : Step(157): len = 105486, overlap = 52.75
PHY-3002 : Step(158): len = 103406, overlap = 53.75
PHY-3002 : Step(159): len = 101620, overlap = 51.25
PHY-3002 : Step(160): len = 98754.3, overlap = 50.25
PHY-3002 : Step(161): len = 96657.2, overlap = 49.25
PHY-3002 : Step(162): len = 94941.1, overlap = 46.75
PHY-3002 : Step(163): len = 93561.7, overlap = 46.25
PHY-3002 : Step(164): len = 91625.2, overlap = 46.25
PHY-3002 : Step(165): len = 90470.4, overlap = 46.25
PHY-3002 : Step(166): len = 89777.6, overlap = 47.75
PHY-3002 : Step(167): len = 89285, overlap = 47.5
PHY-3002 : Step(168): len = 88720.5, overlap = 48.5
PHY-3002 : Step(169): len = 88240.6, overlap = 48.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.93035e-06
PHY-3002 : Step(170): len = 87952.8, overlap = 48
PHY-3002 : Step(171): len = 87920.6, overlap = 48
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.78607e-05
PHY-3002 : Step(172): len = 87847.7, overlap = 48.25
PHY-3002 : Step(173): len = 88234.2, overlap = 47.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.57214e-05
PHY-3002 : Step(174): len = 88388.7, overlap = 48.75
PHY-3002 : Step(175): len = 89190.2, overlap = 49
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.14428e-05
PHY-3002 : Step(176): len = 89569.2, overlap = 50
PHY-3002 : Step(177): len = 91142.2, overlap = 50.25
PHY-3002 : Step(178): len = 92178.6, overlap = 50
PHY-3002 : Step(179): len = 91860.7, overlap = 49.25
PHY-3002 : Step(180): len = 91762.1, overlap = 49
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000142886
PHY-3002 : Step(181): len = 92465.1, overlap = 48.75
PHY-3002 : Step(182): len = 95130.5, overlap = 45.75
PHY-3002 : Step(183): len = 96993.5, overlap = 42.25
PHY-3002 : Step(184): len = 96728.6, overlap = 41.25
PHY-3002 : Step(185): len = 96830.4, overlap = 40
PHY-3002 : Step(186): len = 97367.8, overlap = 38
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.07459e-05
PHY-3002 : Step(187): len = 97211.3, overlap = 54.75
PHY-3002 : Step(188): len = 97443.2, overlap = 49.75
PHY-3002 : Step(189): len = 97583.4, overlap = 46.75
PHY-3002 : Step(190): len = 97583.2, overlap = 45.25
PHY-3002 : Step(191): len = 97671.3, overlap = 42
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.14918e-05
PHY-3002 : Step(192): len = 98912.3, overlap = 39.75
PHY-3002 : Step(193): len = 99605.3, overlap = 36.5
PHY-3002 : Step(194): len = 99467.1, overlap = 36
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000122984
PHY-3002 : Step(195): len = 101121, overlap = 32.75
PHY-3002 : Step(196): len = 101630, overlap = 31
PHY-3002 : Step(197): len = 102056, overlap = 29
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000245967
PHY-3002 : Step(198): len = 103527, overlap = 25.25
PHY-3002 : Step(199): len = 104327, overlap = 23.25
PHY-3002 : Step(200): len = 104495, overlap = 22.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.143362s wall, 0.125000s user + 0.171875s system = 0.296875s CPU (207.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00046515
PHY-3002 : Step(201): len = 109324, overlap = 11.5
PHY-3002 : Step(202): len = 108095, overlap = 15.75
PHY-3002 : Step(203): len = 107186, overlap = 18.75
PHY-3002 : Step(204): len = 106710, overlap = 20.25
PHY-3002 : Step(205): len = 106222, overlap = 21.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000930301
PHY-3002 : Step(206): len = 107018, overlap = 20
PHY-3002 : Step(207): len = 107131, overlap = 20.25
PHY-3002 : Step(208): len = 106789, overlap = 20.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00170984
PHY-3002 : Step(209): len = 107240, overlap = 18.5
PHY-3002 : Step(210): len = 107425, overlap = 18.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008323s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (187.7%)

PHY-3001 : Legalized: Len = 110757, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : 6 instances has been re-located, deltaX = 6, deltaY = 1.
PHY-3001 : Final: Len = 110807, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 412288, over cnt = 43(0%), over = 56, worst = 3
PHY-1002 : len = 412560, over cnt = 27(0%), over = 35, worst = 2
PHY-1002 : len = 412552, over cnt = 23(0%), over = 30, worst = 2
PHY-1002 : len = 412584, over cnt = 18(0%), over = 25, worst = 2
PHY-1002 : len = 383488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.092270s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (84.7%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 719 has valid locations, 56 needs to be replaced
PHY-3001 : design contains 826 instances, 713 slices, 23 macros(131 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8552, tnet num: 1813, tinst num: 826, tnode num: 9477, tedge num: 14316.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1813 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 608 clock pins, and constraint 923 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.175865s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 120507
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.956347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(211): len = 119620, overlap = 0.5
PHY-3002 : Step(212): len = 119584, overlap = 1
PHY-3002 : Step(213): len = 119340, overlap = 0.5
PHY-3002 : Step(214): len = 119327, overlap = 0
PHY-3002 : Step(215): len = 119206, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003979s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (392.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.956347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.31329e-05
PHY-3002 : Step(216): len = 119163, overlap = 4.5
PHY-3002 : Step(217): len = 119163, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.62658e-05
PHY-3002 : Step(218): len = 119123, overlap = 3.5
PHY-3002 : Step(219): len = 119123, overlap = 3.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000172532
PHY-3002 : Step(220): len = 119132, overlap = 3
PHY-3002 : Step(221): len = 119132, overlap = 3
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.956347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.0864e-05
PHY-3002 : Step(222): len = 119097, overlap = 6
PHY-3002 : Step(223): len = 119097, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000133308
PHY-3002 : Step(224): len = 119156, overlap = 6
PHY-3002 : Step(225): len = 119156, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000266615
PHY-3002 : Step(226): len = 119196, overlap = 5.25
PHY-3002 : Step(227): len = 119219, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022957s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (476.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.956347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000611403
PHY-3002 : Step(228): len = 119523, overlap = 0.25
PHY-3002 : Step(229): len = 119504, overlap = 2.25
PHY-3002 : Step(230): len = 119501, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005549s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 119699, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 3.
PHY-3001 : Final: Len = 119777, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  5.862240s wall, 14.078125s user + 4.421875s system = 18.500000s CPU (315.6%)

RUN-1004 : used memory is 278 MB, reserved memory is 256 MB, peak memory is 307 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 592 to 437
PHY-1001 : Pin misalignment score is improved from 437 to 431
PHY-1001 : Pin misalignment score is improved from 431 to 430
PHY-1001 : Pin misalignment score is improved from 430 to 430
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 828 instances
RUN-1001 : 361 mslices, 352 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1815 nets
RUN-1001 : 1304 nets have 2 pins
RUN-1001 : 279 nets have [3 - 5] pins
RUN-1001 : 97 nets have [6 - 10] pins
RUN-1001 : 46 nets have [11 - 20] pins
RUN-1001 : 84 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 390016, over cnt = 65(0%), over = 79, worst = 2
PHY-1002 : len = 390232, over cnt = 52(0%), over = 61, worst = 2
PHY-1002 : len = 388936, over cnt = 30(0%), over = 31, worst = 2
PHY-1002 : len = 389000, over cnt = 20(0%), over = 21, worst = 2
PHY-1002 : len = 379648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.081853s wall, 0.171875s user + 0.062500s system = 0.234375s CPU (286.3%)

PHY-1001 : End global routing;  0.180599s wall, 0.281250s user + 0.062500s system = 0.343750s CPU (190.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.468944s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 91% nets.
PHY-1002 : len = 565512, over cnt = 59(0%), over = 59, worst = 1
PHY-1001 : End Routed; 6.336423s wall, 7.468750s user + 0.265625s system = 7.734375s CPU (122.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 563648, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 1; 0.136542s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (103.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 563304, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.023282s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 563280, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 563280
PHY-1001 : End DR Iter 3; 0.016647s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  12.323357s wall, 13.140625s user + 0.593750s system = 13.734375s CPU (111.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.748908s wall, 13.671875s user + 0.656250s system = 14.328125s CPU (112.4%)

RUN-1004 : used memory is 384 MB, reserved memory is 364 MB, peak memory is 798 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1302   out of  19600    6.64%
#reg                  263   out of  19600    1.34%
#le                  1397
  #lut only          1134   out of   1397   81.17%
  #reg only            95   out of   1397    6.80%
  #lut&reg            168   out of   1397   12.03%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 828
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1815, pip num: 26993
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1648 valid insts, and 67279 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  3.985201s wall, 23.468750s user + 0.078125s system = 23.546875s CPU (590.9%)

RUN-1004 : used memory is 410 MB, reserved memory is 396 MB, peak memory is 798 MB
