# compile vhdl design source files
vhdl xil_defaultlib  \
"test_pwm_func_synth.vhd" \
"../../../../../pwm.srcs/sim_1/imports/Downloads/test_pwm.vhd" \

# Do not sort compile order
nosort
