// Seed: 878477495
module module_0;
  assign id_1 = 1 == 1;
  wire id_2;
  assign id_1 = 1;
endmodule
module module_1;
  uwire id_1;
  reg   id_2;
  module_0();
  always @(posedge id_2) begin
    id_2 <= 1;
    $display(1, id_1);
    id_2 <= 1;
  end
  wor id_3 = id_1 == 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wor id_5 = 1'b0;
  genvar id_6;
  module_0();
  assign id_3 = 1;
endmodule
