Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Jun 14 18:01:11 2016
| Host         : ilim-Lenovo-YOGA-700-14ISK running 64-bit Ubuntu 14.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z030-fbg676
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 342 register/latch pins with no clock driven by root clock pin: design_1_i/bus_doubler_0/inst/out_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.301        0.000                      0                19254        0.042        0.000                      0                19092        0.264        0.000                       0                  7527  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
channel_x_clk_p                    {0.000 15.384}       30.769          32.500          
  rx_mmcmout_x1                    {15.384 30.769}      30.769          32.500          
  rx_mmcmout_xs                    {2.198 4.396}        4.396           227.502         
clk_fpga_0                         {0.000 5.000}        10.000          100.000         
clk_fpga_1                         {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 12.302}       24.603          40.645          
  clk_out2_design_1_clk_wiz_0_0    {0.000 6.349}        12.698          78.750          
  clkfbout_design_1_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
diff_clock_clk_p                   {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
channel_x_clk_p                                                                                                                                                                     10.384        0.000                       0                     1  
  rx_mmcmout_x1                         25.864        0.000                      0                 2957        0.080        0.000                      0                 2831       14.605        0.000                       0                  1483  
  rx_mmcmout_xs                                                                                                                                                                      2.796        0.000                       0                    56  
clk_fpga_0                               1.354        0.000                      0                 8818        0.042        0.000                      0                 8818        4.220        0.000                       0                  3707  
clk_fpga_1                                                                                                                                                                           8.400        0.000                       0                     1  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         12.823        0.000                      0                 3370        0.085        0.000                      0                 3334       11.522        0.000                       0                  1476  
  clk_out2_design_1_clk_wiz_0_0          0.301        0.000                      0                 4099        0.075        0.000                      0                 4099        5.569        0.000                       0                   797  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      2.633        0.000                       0                     3  
diff_clock_clk_p                                                                                                                                                                     0.264        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       22.956        0.000                      0                    4        0.344        0.000                      0                    4  
**async_default**              clk_out2_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0       11.134        0.000                      0                    4        0.325        0.000                      0                    4  
**async_default**              rx_mmcmout_x1                  rx_mmcmout_x1                       29.193        0.000                      0                    2        0.468        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  channel_x_clk_p
  To Clock:  channel_x_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.384ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         channel_x_clk_p
Waveform(ns):       { 0.000 15.384 }
Period(ns):         30.769
Sources:            { channel_x_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         30.769      29.520     MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       30.769      69.231     MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         15.384      10.384     MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         15.384      10.384     MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         15.385      10.385     MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         15.385      10.385     MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  rx_mmcmout_x1
  To Clock:  rx_mmcmout_x1

Setup :            0  Failing Endpoints,  Worst Slack       25.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.605ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.864ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/mdataoutc_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        4.460ns  (logic 0.371ns (8.319%)  route 4.089ns (91.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.510ns = ( 45.644 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.735ns = ( 14.649 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.506    14.649    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/s_state_reg[0]
    SLICE_X2Y78          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.308    14.957 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/Q
                         net (fo=130, routed)         2.214    17.171    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/not_bs_finished_reg
    SLICE_X4Y98          LUT1 (Prop_lut1_I0_O)        0.063    17.234 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/pd_min_i_1/O
                         net (fo=68, routed)          1.874    19.109    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/p_12_in
    SLICE_X4Y87          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/mdataoutc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.406    45.644    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/c_delay_in_reg[4]
    SLICE_X4Y87          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/mdataoutc_reg[0]/C
                         clock pessimism             -0.244    45.400    
                         clock uncertainty           -0.093    45.307    
    SLICE_X4Y87          FDRE (Setup_fdre_C_CE)      -0.334    44.973    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/mdataoutc_reg[0]
  -------------------------------------------------------------------
                         required time                         44.973    
                         arrival time                         -19.109    
  -------------------------------------------------------------------
                         slack                                 25.864    

Slack (MET) :             25.864ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/sdataoutc_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        4.460ns  (logic 0.371ns (8.319%)  route 4.089ns (91.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.510ns = ( 45.644 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.735ns = ( 14.649 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.506    14.649    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/s_state_reg[0]
    SLICE_X2Y78          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.308    14.957 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/Q
                         net (fo=130, routed)         2.214    17.171    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/not_bs_finished_reg
    SLICE_X4Y98          LUT1 (Prop_lut1_I0_O)        0.063    17.234 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/pd_min_i_1/O
                         net (fo=68, routed)          1.874    19.109    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/p_12_in
    SLICE_X4Y87          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/sdataoutc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.406    45.644    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/c_delay_in_reg[4]
    SLICE_X4Y87          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/sdataoutc_reg[0]/C
                         clock pessimism             -0.244    45.400    
                         clock uncertainty           -0.093    45.307    
    SLICE_X4Y87          FDRE (Setup_fdre_C_CE)      -0.334    44.973    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/sdataoutc_reg[0]
  -------------------------------------------------------------------
                         required time                         44.973    
                         arrival time                         -19.109    
  -------------------------------------------------------------------
                         slack                                 25.864    

Slack (MET) :             25.864ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/sdataoutc_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        4.460ns  (logic 0.371ns (8.319%)  route 4.089ns (91.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.510ns = ( 45.644 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.735ns = ( 14.649 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.506    14.649    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/s_state_reg[0]
    SLICE_X2Y78          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.308    14.957 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/Q
                         net (fo=130, routed)         2.214    17.171    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/not_bs_finished_reg
    SLICE_X4Y98          LUT1 (Prop_lut1_I0_O)        0.063    17.234 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/pd_min_i_1/O
                         net (fo=68, routed)          1.874    19.109    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/p_12_in
    SLICE_X4Y87          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/sdataoutc_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.406    45.644    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/c_delay_in_reg[4]
    SLICE_X4Y87          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/sdataoutc_reg[1]/C
                         clock pessimism             -0.244    45.400    
                         clock uncertainty           -0.093    45.307    
    SLICE_X4Y87          FDRE (Setup_fdre_C_CE)      -0.334    44.973    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/sdataoutc_reg[1]
  -------------------------------------------------------------------
                         required time                         44.973    
                         arrival time                         -19.109    
  -------------------------------------------------------------------
                         slack                                 25.864    

Slack (MET) :             25.928ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/mdataoutc_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        4.394ns  (logic 0.371ns (8.443%)  route 4.023ns (91.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.511ns = ( 45.643 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.735ns = ( 14.649 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.506    14.649    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/s_state_reg[0]
    SLICE_X2Y78          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.308    14.957 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/Q
                         net (fo=130, routed)         2.214    17.171    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/not_bs_finished_reg
    SLICE_X4Y98          LUT1 (Prop_lut1_I0_O)        0.063    17.234 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/pd_min_i_1/O
                         net (fo=68, routed)          1.809    19.043    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/p_12_in
    SLICE_X4Y86          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/mdataoutc_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.405    45.643    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/c_delay_in_reg[4]
    SLICE_X4Y86          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/mdataoutc_reg[2]/C
                         clock pessimism             -0.244    45.399    
                         clock uncertainty           -0.093    45.306    
    SLICE_X4Y86          FDRE (Setup_fdre_C_CE)      -0.334    44.972    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/mdataoutc_reg[2]
  -------------------------------------------------------------------
                         required time                         44.972    
                         arrival time                         -19.043    
  -------------------------------------------------------------------
                         slack                                 25.928    

Slack (MET) :             25.928ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/mdataoutc_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        4.394ns  (logic 0.371ns (8.443%)  route 4.023ns (91.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.511ns = ( 45.643 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.735ns = ( 14.649 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.506    14.649    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/s_state_reg[0]
    SLICE_X2Y78          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.308    14.957 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/Q
                         net (fo=130, routed)         2.214    17.171    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/not_bs_finished_reg
    SLICE_X4Y98          LUT1 (Prop_lut1_I0_O)        0.063    17.234 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/pd_min_i_1/O
                         net (fo=68, routed)          1.809    19.043    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/p_12_in
    SLICE_X4Y86          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/mdataoutc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.405    45.643    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/c_delay_in_reg[4]
    SLICE_X4Y86          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/mdataoutc_reg[3]/C
                         clock pessimism             -0.244    45.399    
                         clock uncertainty           -0.093    45.306    
    SLICE_X4Y86          FDRE (Setup_fdre_C_CE)      -0.334    44.972    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/mdataoutc_reg[3]
  -------------------------------------------------------------------
                         required time                         44.972    
                         arrival time                         -19.043    
  -------------------------------------------------------------------
                         slack                                 25.928    

Slack (MET) :             25.928ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/sdataoutc_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        4.394ns  (logic 0.371ns (8.443%)  route 4.023ns (91.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.511ns = ( 45.643 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.735ns = ( 14.649 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.506    14.649    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/s_state_reg[0]
    SLICE_X2Y78          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.308    14.957 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/Q
                         net (fo=130, routed)         2.214    17.171    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/not_bs_finished_reg
    SLICE_X4Y98          LUT1 (Prop_lut1_I0_O)        0.063    17.234 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/pd_min_i_1/O
                         net (fo=68, routed)          1.809    19.043    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/p_12_in
    SLICE_X4Y86          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/sdataoutc_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.405    45.643    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/c_delay_in_reg[4]
    SLICE_X4Y86          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/sdataoutc_reg[2]/C
                         clock pessimism             -0.244    45.399    
                         clock uncertainty           -0.093    45.306    
    SLICE_X4Y86          FDRE (Setup_fdre_C_CE)      -0.334    44.972    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/sdataoutc_reg[2]
  -------------------------------------------------------------------
                         required time                         44.972    
                         arrival time                         -19.043    
  -------------------------------------------------------------------
                         slack                                 25.928    

Slack (MET) :             25.928ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/sdataoutc_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        4.394ns  (logic 0.371ns (8.443%)  route 4.023ns (91.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.511ns = ( 45.643 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.735ns = ( 14.649 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.506    14.649    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/s_state_reg[0]
    SLICE_X2Y78          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.308    14.957 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/Q
                         net (fo=130, routed)         2.214    17.171    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/not_bs_finished_reg
    SLICE_X4Y98          LUT1 (Prop_lut1_I0_O)        0.063    17.234 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/pd_min_i_1/O
                         net (fo=68, routed)          1.809    19.043    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/p_12_in
    SLICE_X4Y86          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/sdataoutc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.405    45.643    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/c_delay_in_reg[4]
    SLICE_X4Y86          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/sdataoutc_reg[3]/C
                         clock pessimism             -0.244    45.399    
                         clock uncertainty           -0.093    45.306    
    SLICE_X4Y86          FDRE (Setup_fdre_C_CE)      -0.334    44.972    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/sdataoutc_reg[3]
  -------------------------------------------------------------------
                         required time                         44.972    
                         arrival time                         -19.043    
  -------------------------------------------------------------------
                         slack                                 25.928    

Slack (MET) :             25.991ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/pd_max_reg/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        4.337ns  (logic 0.371ns (8.555%)  route 3.966ns (91.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.511ns = ( 45.643 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.735ns = ( 14.649 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.506    14.649    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/s_state_reg[0]
    SLICE_X2Y78          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.308    14.957 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/Q
                         net (fo=130, routed)         2.214    17.171    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/not_bs_finished_reg
    SLICE_X4Y98          LUT1 (Prop_lut1_I0_O)        0.063    17.234 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/pd_min_i_1/O
                         net (fo=68, routed)          1.752    18.986    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/p_12_in
    SLICE_X2Y83          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/pd_max_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.405    45.643    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/c_delay_in_reg[4]
    SLICE_X2Y83          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/pd_max_reg/C
                         clock pessimism             -0.239    45.404    
                         clock uncertainty           -0.093    45.311    
    SLICE_X2Y83          FDRE (Setup_fdre_C_CE)      -0.334    44.977    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/pd_max_reg
  -------------------------------------------------------------------
                         required time                         44.977    
                         arrival time                         -18.986    
  -------------------------------------------------------------------
                         slack                                 25.991    

Slack (MET) :             25.991ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/pd_min_reg/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        4.337ns  (logic 0.371ns (8.555%)  route 3.966ns (91.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.511ns = ( 45.643 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.735ns = ( 14.649 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.506    14.649    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/s_state_reg[0]
    SLICE_X2Y78          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.308    14.957 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/Q
                         net (fo=130, routed)         2.214    17.171    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/not_bs_finished_reg
    SLICE_X4Y98          LUT1 (Prop_lut1_I0_O)        0.063    17.234 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/pd_min_i_1/O
                         net (fo=68, routed)          1.752    18.986    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/p_12_in
    SLICE_X2Y83          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/pd_min_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.405    45.643    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/c_delay_in_reg[4]
    SLICE_X2Y83          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/pd_min_reg/C
                         clock pessimism             -0.239    45.404    
                         clock uncertainty           -0.093    45.311    
    SLICE_X2Y83          FDRE (Setup_fdre_C_CE)      -0.334    44.977    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/pd_min_reg
  -------------------------------------------------------------------
                         required time                         44.977    
                         arrival time                         -18.986    
  -------------------------------------------------------------------
                         slack                                 25.991    

Slack (MET) :             26.012ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/meq_max_reg/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        4.317ns  (logic 0.371ns (8.594%)  route 3.946ns (91.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.510ns = ( 45.644 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.735ns = ( 14.649 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.506    14.649    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/s_state_reg[0]
    SLICE_X2Y78          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.308    14.957 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/Q
                         net (fo=130, routed)         2.214    17.171    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/not_bs_finished_reg
    SLICE_X4Y98          LUT1 (Prop_lut1_I0_O)        0.063    17.234 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/pd_min_i_1/O
                         net (fo=68, routed)          1.732    18.966    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/p_12_in
    SLICE_X2Y84          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/meq_max_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.406    45.644    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/c_delay_in_reg[4]
    SLICE_X2Y84          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/meq_max_reg/C
                         clock pessimism             -0.239    45.405    
                         clock uncertainty           -0.093    45.312    
    SLICE_X2Y84          FDRE (Setup_fdre_C_CE)      -0.334    44.978    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/meq_max_reg
  -------------------------------------------------------------------
                         required time                         44.978    
                         arrival time                         -18.966    
  -------------------------------------------------------------------
                         slack                                 26.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[0].dc_inst/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.130%)  route 0.149ns (55.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.338ns = ( 15.722 - 15.384 ) 
    Source Clock Delay      (SCD):    0.142ns = ( 15.527 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.584    15.527    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[0].dc_inst/c_delay_in_reg[4]
    SLICE_X10Y93         FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[0].dc_inst/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.118    15.645 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[0].dc_inst/data_out_reg[0]/Q
                         net (fo=1, routed)           0.149    15.794    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_data[7]
    SLICE_X8Y91          SRL16E                                       r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.785    15.722    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_io_in_clk
    SLICE_X8Y91          SRL16E                                       r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[7]_srl2/CLK
                         clock pessimism             -0.163    15.560    
    SLICE_X8Y91          SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    15.714    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                        -15.714    
                         arrival time                          15.794    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/old_c_delay_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/c_delay_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.837%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.355ns = ( 15.739 - 15.384 ) 
    Source Clock Delay      (SCD):    0.161ns = ( 15.546 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.603    15.546    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/c_delay_in_reg[4]_0
    SLICE_X5Y73          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/old_c_delay_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.100    15.646 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/old_c_delay_in_reg[2]/Q
                         net (fo=1, routed)           0.055    15.701    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/old_c_delay_in_reg_n_0_[2]
    SLICE_X4Y73          LUT6 (Prop_lut6_I1_O)        0.028    15.729 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/c_delay_in[2]_i_1__1/O
                         net (fo=1, routed)           0.000    15.729    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/c_delay_in[2]_i_1__1_n_0
    SLICE_X4Y73          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/c_delay_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.802    15.739    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/c_delay_in_reg[4]_0
    SLICE_X4Y73          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/c_delay_in_reg[2]/C
                         clock pessimism             -0.183    15.557    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.087    15.644    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/c_delay_in_reg[2]
  -------------------------------------------------------------------
                         required time                        -15.644    
                         arrival time                          15.729    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/mdataoutc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.458%)  route 0.056ns (30.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.329ns = ( 15.713 - 15.384 ) 
    Source Clock Delay      (SCD):    0.134ns = ( 15.519 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.576    15.519    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/c_delay_in_reg[4]
    SLICE_X11Y69         FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/mdataoutc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.100    15.619 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/mdataoutc_reg[0]/Q
                         net (fo=1, routed)           0.056    15.675    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/mdataoutc[0]
    SLICE_X10Y69         LUT3 (Prop_lut3_I2_O)        0.028    15.703 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out[0]_i_1__3/O
                         net (fo=1, routed)           0.000    15.703    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out[0]_i_1__3_n_0
    SLICE_X10Y69         FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.776    15.713    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/c_delay_in_reg[4]
    SLICE_X10Y69         FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out_reg[0]/C
                         clock pessimism             -0.184    15.530    
    SLICE_X10Y69         FDRE (Hold_fdre_C_D)         0.087    15.617    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                        -15.617    
                         arrival time                          15.703    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/mdataoutc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.529%)  route 0.081ns (38.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.369ns = ( 15.753 - 15.384 ) 
    Source Clock Delay      (SCD):    0.172ns = ( 15.557 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.614    15.557    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/c_delay_in_reg[4]
    SLICE_X5Y59          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/mdataoutc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.100    15.657 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/mdataoutc_reg[6]/Q
                         net (fo=1, routed)           0.081    15.738    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/mdataoutc[6]
    SLICE_X4Y59          LUT3 (Prop_lut3_I2_O)        0.030    15.768 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/data_out[6]_i_1__7/O
                         net (fo=1, routed)           0.000    15.768    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/data_out[6]_i_1__7_n_0
    SLICE_X4Y59          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.816    15.753    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/c_delay_in_reg[4]
    SLICE_X4Y59          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/data_out_reg[6]/C
                         clock pessimism             -0.186    15.568    
    SLICE_X4Y59          FDRE (Hold_fdre_C_D)         0.096    15.664    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                        -15.664    
                         arrival time                          15.768    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/req_wr_dom_1_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/req_wr_dom_2_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.360ns = ( 15.744 - 15.384 ) 
    Source Clock Delay      (SCD):    0.165ns = ( 15.550 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.607    15.550    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/vid_io_in_clk
    SLICE_X1Y79          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/req_wr_dom_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.100    15.650 r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/req_wr_dom_1_reg/Q
                         net (fo=1, routed)           0.055    15.705    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/req_wr_dom_1
    SLICE_X1Y79          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/req_wr_dom_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.807    15.744    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/vid_io_in_clk
    SLICE_X1Y79          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/req_wr_dom_2_reg/C
                         clock pessimism             -0.195    15.550    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.047    15.597    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/req_wr_dom_2_reg
  -------------------------------------------------------------------
                         required time                        -15.597    
                         arrival time                          15.705    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_wr_1_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_wr_2_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns = ( 15.747 - 15.384 ) 
    Source Clock Delay      (SCD):    0.168ns = ( 15.553 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.610    15.553    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/vid_io_in_clk
    SLICE_X5Y83          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_wr_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.100    15.653 r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_wr_1_reg/Q
                         net (fo=1, routed)           0.055    15.708    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_wr_1
    SLICE_X5Y83          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_wr_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.810    15.747    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/vid_io_in_clk
    SLICE_X5Y83          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_wr_2_reg/C
                         clock pessimism             -0.195    15.553    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.047    15.600    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_wr_2_reg
  -------------------------------------------------------------------
                         required time                        -15.600    
                         arrival time                          15.708    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].dc_inst/mdataoutc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].dc_inst/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.215ns  (logic 0.132ns (61.315%)  route 0.083ns (38.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns = ( 15.747 - 15.384 ) 
    Source Clock Delay      (SCD):    0.168ns = ( 15.553 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.610    15.553    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].dc_inst/c_delay_in_reg[4]
    SLICE_X7Y66          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].dc_inst/mdataoutc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.100    15.653 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].dc_inst/mdataoutc_reg[4]/Q
                         net (fo=1, routed)           0.083    15.736    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].dc_inst/mdataoutc[4]
    SLICE_X6Y66          LUT3 (Prop_lut3_I2_O)        0.032    15.768 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].dc_inst/data_out[4]_i_1__10/O
                         net (fo=1, routed)           0.000    15.768    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].dc_inst/data_out[4]_i_1__10_n_0
    SLICE_X6Y66          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].dc_inst/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.810    15.747    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].dc_inst/c_delay_in_reg[4]
    SLICE_X6Y66          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].dc_inst/data_out_reg[4]/C
                         clock pessimism             -0.184    15.564    
    SLICE_X6Y66          FDRE (Hold_fdre_C_D)         0.096    15.660    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].dc_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                        -15.660    
                         arrival time                          15.768    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/mdataoutc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.358ns = ( 15.742 - 15.384 ) 
    Source Clock Delay      (SCD):    0.163ns = ( 15.548 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.605    15.548    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/c_delay_in_reg[4]
    SLICE_X7Y71          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/mdataoutc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.100    15.648 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/mdataoutc_reg[0]/Q
                         net (fo=1, routed)           0.081    15.729    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/mdataoutc[0]
    SLICE_X6Y71          LUT3 (Prop_lut3_I2_O)        0.028    15.757 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/data_out[0]_i_1__5/O
                         net (fo=1, routed)           0.000    15.757    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/data_out[0]_i_1__5_n_0
    SLICE_X6Y71          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.805    15.742    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/c_delay_in_reg[4]
    SLICE_X6Y71          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/data_out_reg[0]/C
                         clock pessimism             -0.184    15.559    
    SLICE_X6Y71          FDRE (Hold_fdre_C_D)         0.087    15.646    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                        -15.646    
                         arrival time                          15.757    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/old_c_delay_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/c_delay_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.582%)  route 0.083ns (39.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.355ns = ( 15.739 - 15.384 ) 
    Source Clock Delay      (SCD):    0.161ns = ( 15.546 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.603    15.546    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/c_delay_in_reg[4]_0
    SLICE_X5Y73          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/old_c_delay_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.100    15.646 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/old_c_delay_in_reg[3]/Q
                         net (fo=1, routed)           0.083    15.729    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/old_c_delay_in_reg_n_0_[3]
    SLICE_X4Y73          LUT6 (Prop_lut6_I1_O)        0.028    15.757 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/c_delay_in[3]_i_1__1/O
                         net (fo=1, routed)           0.000    15.757    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/c_delay_in[3]_i_1__1_n_0
    SLICE_X4Y73          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/c_delay_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.802    15.739    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/c_delay_in_reg[4]_0
    SLICE_X4Y73          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/c_delay_in_reg[3]/C
                         clock pessimism             -0.183    15.557    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.087    15.644    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/c_delay_in_reg[3]
  -------------------------------------------------------------------
                         required time                        -15.644    
                         arrival time                          15.757    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/mdataoutc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.582%)  route 0.083ns (39.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.330ns = ( 15.714 - 15.384 ) 
    Source Clock Delay      (SCD):    0.135ns = ( 15.520 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.577    15.520    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/c_delay_in_reg[4]
    SLICE_X11Y68         FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/mdataoutc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.100    15.620 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/mdataoutc_reg[2]/Q
                         net (fo=1, routed)           0.083    15.703    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/mdataoutc[2]
    SLICE_X10Y68         LUT3 (Prop_lut3_I2_O)        0.028    15.731 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out[2]_i_1__3/O
                         net (fo=1, routed)           0.000    15.731    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out[2]_i_1__3_n_0
    SLICE_X10Y68         FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.777    15.714    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/c_delay_in_reg[4]
    SLICE_X10Y68         FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out_reg[2]/C
                         clock pessimism             -0.184    15.531    
    SLICE_X10Y68         FDRE (Hold_fdre_C_D)         0.087    15.618    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                        -15.618    
                         arrival time                          15.731    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_mmcmout_x1
Waveform(ns):       { 15.384 30.769 }
Period(ns):         30.769
Sources:            { design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK   n/a            2.183         30.769      28.586     RAMB36_X0Y18     design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK   n/a            2.183         30.769      28.586     RAMB36_X0Y15     design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK   n/a            2.183         30.769      28.586     RAMB18_X0Y38     design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_2/CLKARDCLK
Min Period        n/a     IDELAYE2/C           n/a            2.000         30.769      28.769     IDELAY_X0Y74     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/idelay_cm/C
Min Period        n/a     IDELAYE2/C           n/a            2.000         30.769      28.769     IDELAY_X0Y58     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].idelay_m/C
Min Period        n/a     IDELAYE2/C           n/a            2.000         30.769      28.769     IDELAY_X0Y57     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].idelay_s/C
Min Period        n/a     IDELAYE2/C           n/a            2.000         30.769      28.769     IDELAY_X0Y56     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].idelay_m/C
Min Period        n/a     IDELAYE2/C           n/a            2.000         30.769      28.769     IDELAY_X0Y55     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].idelay_s/C
Min Period        n/a     IDELAYE2/C           n/a            2.000         30.769      28.769     IDELAY_X0Y52     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].idelay_m/C
Min Period        n/a     IDELAYE2/C           n/a            2.000         30.769      28.769     IDELAY_X0Y51     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].idelay_s/C
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       30.769      69.231     MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       30.769      182.591    MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y91      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y91      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y91      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[12]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y91      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[13]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y91      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[14]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y91      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[15]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y93      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[16]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y93      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[17]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y93      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[18]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y93      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[19]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y74      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[32]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y74      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[33]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y74      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[34]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y74      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[35]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y74      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[36]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y74      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[37]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y74      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[38]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y74      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[39]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X8Y91      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y93      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[16]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_mmcmout_xs
  To Clock:  rx_mmcmout_xs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.796ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_mmcmout_xs
Waveform(ns):       { 2.198 4.396 }
Period(ns):         4.396
Sources:            { design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         4.396       2.796      BUFGCTRL_X0Y1    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_xn/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         4.396       3.147      ILOGIC_X0Y74     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/iserdes_cm/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         4.396       3.147      ILOGIC_X0Y74     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/iserdes_cm/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         4.396       3.147      ILOGIC_X0Y58     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_m/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         4.396       3.147      ILOGIC_X0Y58     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_m/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         4.396       3.147      ILOGIC_X0Y57     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_s/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         4.396       3.147      ILOGIC_X0Y57     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_s/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         4.396       3.147      ILOGIC_X0Y56     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].iserdes_m/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         4.396       3.147      ILOGIC_X0Y56     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].iserdes_m/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         4.396       3.147      ILOGIC_X0Y55     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].iserdes_s/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.396       208.964    MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.001ns  (logic 0.308ns (3.850%)  route 7.693ns (96.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.383ns = ( 12.383 - 10.000 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        1.389     2.445    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X50Y148        FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y148        FDRE (Prop_fdre_C_Q)         0.308     2.753 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/Q
                         net (fo=33, routed)          7.693    10.446    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X7Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        1.367    12.383    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.050    12.433    
                         clock uncertainty           -0.154    12.278    
    RAMB36_X7Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.479    11.799    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.799    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                  1.354    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.906ns  (logic 0.269ns (3.403%)  route 7.637ns (96.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.383ns = ( 12.383 - 10.000 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        1.389     2.445    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X51Y147        FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y147        FDRE (Prop_fdre_C_Q)         0.269     2.714 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/Q
                         net (fo=35, routed)          7.637    10.351    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X7Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        1.367    12.383    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.050    12.433    
                         clock uncertainty           -0.154    12.278    
    RAMB36_X7Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.479    11.799    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.799    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.648ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.703ns  (logic 0.308ns (3.998%)  route 7.395ns (96.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.379ns = ( 12.379 - 10.000 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        1.389     2.445    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X50Y148        FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y148        FDRE (Prop_fdre_C_Q)         0.308     2.753 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/Q
                         net (fo=33, routed)          7.395    10.148    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X7Y23         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        1.363    12.379    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y23         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.050    12.429    
                         clock uncertainty           -0.154    12.274    
    RAMB36_X7Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.479    11.795    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.795    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  1.648    

Slack (MET) :             1.664ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.689ns  (logic 0.269ns (3.498%)  route 7.420ns (96.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.383ns = ( 12.383 - 10.000 ) 
    Source Clock Delay      (SCD):    2.446ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        1.390     2.446    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X45Y147        FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y147        FDRE (Prop_fdre_C_Q)         0.269     2.715 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[16]/Q
                         net (fo=32, routed)          7.420    10.135    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X7Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        1.367    12.383    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.050    12.433    
                         clock uncertainty           -0.154    12.278    
    RAMB36_X7Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.479    11.799    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.799    
                         arrival time                         -10.135    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.792ns  (logic 0.361ns (4.633%)  route 7.431ns (95.367%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.383ns = ( 12.383 - 10.000 ) 
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        1.412     2.468    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X30Y129        FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y129        FDRE (Prop_fdre_C_Q)         0.308     2.776 f  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=44, routed)          3.112     5.888    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X62Y149        LUT1 (Prop_lut1_I0_O)        0.053     5.941 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=170, routed)         4.319    10.260    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/rsta
    RAMB36_X7Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        1.367    12.383    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.050    12.433    
                         clock uncertainty           -0.154    12.278    
    RAMB36_X7Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.304    11.974    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.974    
                         arrival time                         -10.260    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.740ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.774ns  (logic 0.361ns (4.644%)  route 7.413ns (95.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.312ns = ( 12.312 - 10.000 ) 
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        1.412     2.468    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X30Y129        FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y129        FDRE (Prop_fdre_C_Q)         0.308     2.776 f  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=44, routed)          3.218     5.994    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X64Y152        LUT1 (Prop_lut1_I0_O)        0.053     6.047 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=170, routed)         4.195    10.242    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/rsta
    RAMB36_X2Y23         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        1.296    12.312    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y23         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.129    12.441    
                         clock uncertainty           -0.154    12.286    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.304    11.982    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.982    
                         arrival time                         -10.242    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.608ns  (logic 0.269ns (3.536%)  route 7.339ns (96.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.379ns = ( 12.379 - 10.000 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        1.389     2.445    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X51Y147        FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y147        FDRE (Prop_fdre_C_Q)         0.269     2.714 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/Q
                         net (fo=35, routed)          7.339    10.053    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X7Y23         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        1.363    12.379    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y23         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.050    12.429    
                         clock uncertainty           -0.154    12.274    
    RAMB36_X7Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.479    11.795    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.795    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.601ns  (logic 0.269ns (3.539%)  route 7.332ns (96.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.383ns = ( 12.383 - 10.000 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        1.389     2.445    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X51Y147        FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y147        FDRE (Prop_fdre_C_Q)         0.269     2.714 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/Q
                         net (fo=38, routed)          7.332    10.046    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X7Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        1.367    12.383    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.050    12.433    
                         clock uncertainty           -0.154    12.278    
    RAMB36_X7Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.479    11.799    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.799    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             1.829ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.674ns  (logic 0.361ns (4.704%)  route 7.313ns (95.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.379ns = ( 12.379 - 10.000 ) 
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        1.412     2.468    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X30Y129        FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y129        FDRE (Prop_fdre_C_Q)         0.308     2.776 f  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=44, routed)          3.112     5.888    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X62Y149        LUT1 (Prop_lut1_I0_O)        0.053     5.941 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=170, routed)         4.201    10.142    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/rsta
    RAMB36_X7Y23         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        1.363    12.379    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y23         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.050    12.429    
                         clock uncertainty           -0.154    12.274    
    RAMB36_X7Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.304    11.970    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.970    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.941ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.405ns  (logic 0.308ns (4.159%)  route 7.097ns (95.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.374ns = ( 12.374 - 10.000 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        1.389     2.445    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X50Y148        FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y148        FDRE (Prop_fdre_C_Q)         0.308     2.753 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/Q
                         net (fo=33, routed)          7.097     9.850    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X7Y24         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        1.358    12.374    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y24         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.050    12.424    
                         clock uncertainty           -0.154    12.269    
    RAMB36_X7Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.479    11.790    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.790    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                  1.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.105ns
    Source Clock Delay      (SCD):    0.863ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        0.521     0.863    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y132        FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y132        FDRE (Prop_fdre_C_Q)         0.100     0.963 r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/Q
                         net (fo=1, routed)           0.055     1.018    design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X54Y132        SRLC32E                                      r  design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        0.725     1.105    design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X54Y132        SRLC32E                                      r  design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.231     0.874    
    SLICE_X54Y132        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     0.976    design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        0.547     0.889    design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y133        FDRE                                         r  design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y133        FDRE (Prop_fdre_C_Q)         0.100     0.989 r  design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/Q
                         net (fo=1, routed)           0.055     1.044    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X30Y133        SRLC32E                                      r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        0.750     1.130    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y133        SRLC32E                                      r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.230     0.900    
    SLICE_X30Y133        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.002    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.100ns (33.747%)  route 0.196ns (66.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.108ns
    Source Clock Delay      (SCD):    0.866ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        0.524     0.866    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X59Y140        FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y140        FDRE (Prop_fdre_C_Q)         0.100     0.966 r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/Q
                         net (fo=1, routed)           0.196     1.162    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[28][3]
    SLICE_X56Y142        FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        0.728     1.108    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X56Y142        FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism             -0.046     1.062    
    SLICE_X56Y142        FDRE (Hold_fdre_C_D)         0.043     1.105    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.374%)  route 0.055ns (37.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        0.612     0.954    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X43Y152        FDRE                                         r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y152        FDRE (Prop_fdre_C_Q)         0.091     1.045 r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.055     1.100    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[19]
    SLICE_X42Y152        SRL16E                                       r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        0.838     1.218    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X42Y152        SRL16E                                       r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.253     0.965    
    SLICE_X42Y152        SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.021    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.107ns (51.210%)  route 0.102ns (48.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.107ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        0.523     0.865    design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X50Y131        FDRE                                         r  design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y131        FDRE (Prop_fdre_C_Q)         0.107     0.972 r  design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.102     1.074    design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X50Y132        SRLC32E                                      r  design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        0.727     1.107    design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X50Y132        SRLC32E                                      r  design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.229     0.878    
    SLICE_X50Y132        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.116     0.994    design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__3/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.173%)  route 0.207ns (61.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.103ns
    Source Clock Delay      (SCD):    0.863ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        0.521     0.863    design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X59Y136        FDSE                                         r  design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y136        FDSE (Prop_fdse_C_Q)         0.100     0.963 r  design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3/Q
                         net (fo=6, routed)           0.207     1.170    design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3_n_0
    SLICE_X57Y134        LUT5 (Prop_lut5_I2_O)        0.028     1.198 r  design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_rep__3_i_1/O
                         net (fo=1, routed)           0.000     1.198    design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_rep__3_i_1_n_0
    SLICE_X57Y134        FDSE                                         r  design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        0.723     1.103    design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X57Y134        FDSE                                         r  design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__3/C
                         clock pessimism             -0.046     1.057    
    SLICE_X57Y134        FDSE (Hold_fdse_C_D)         0.061     1.118    design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__3
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.911%)  route 0.164ns (62.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.108ns
    Source Clock Delay      (SCD):    0.866ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        0.524     0.866    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X59Y142        FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y142        FDRE (Prop_fdre_C_Q)         0.100     0.966 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=35, routed)          0.164     1.130    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR
    SLICE_X56Y142        FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        0.728     1.108    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X56Y142        FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.046     1.062    
    SLICE_X56Y142        FDRE (Hold_fdre_C_R)        -0.014     1.048    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.911%)  route 0.164ns (62.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.108ns
    Source Clock Delay      (SCD):    0.866ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        0.524     0.866    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X59Y142        FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y142        FDRE (Prop_fdre_C_Q)         0.100     0.966 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=35, routed)          0.164     1.130    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR
    SLICE_X56Y142        FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        0.728     1.108    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X56Y142        FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.046     1.062    
    SLICE_X56Y142        FDRE (Hold_fdre_C_R)        -0.014     1.048    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.911%)  route 0.164ns (62.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.108ns
    Source Clock Delay      (SCD):    0.866ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        0.524     0.866    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X59Y142        FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y142        FDRE (Prop_fdre_C_Q)         0.100     0.966 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=35, routed)          0.164     1.130    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR
    SLICE_X56Y142        FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        0.728     1.108    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X56Y142        FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism             -0.046     1.062    
    SLICE_X56Y142        FDRE (Hold_fdre_C_R)        -0.014     1.048    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.911%)  route 0.164ns (62.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.108ns
    Source Clock Delay      (SCD):    0.866ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        0.524     0.866    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X59Y142        FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y142        FDRE (Prop_fdre_C_Q)         0.100     0.966 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=35, routed)          0.164     1.130    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR
    SLICE_X56Y142        FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3707, routed)        0.728     1.108    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X56Y142        FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism             -0.046     1.062    
    SLICE_X56Y142        FDRE (Hold_fdre_C_R)        -0.014     1.048    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X2Y29   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X4Y30   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X4Y26   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X4Y24   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X6Y29   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X4Y31   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X4Y29   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X6Y32   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X5Y31   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X5Y27   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y157  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y158  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y158  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y157  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y157  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y157  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y157  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y157  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[5].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y157  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[6].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y157  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[7].SRL16E_I/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X52Y139  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X52Y139  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X52Y139  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X54Y140  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X54Y140  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X54Y141  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X54Y142  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X54Y140  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X54Y141  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X54Y141  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.823ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.522ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.823ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_reg[82]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.248ns  (logic 0.884ns (7.859%)  route 10.364ns (92.141%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 25.867 - 24.603 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        1.437     1.439    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X28Y77         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.269     1.708 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/Q
                         net (fo=148, routed)         3.603     5.311    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[1]
    SLICE_X14Y79         LUT5 (Prop_lut5_I1_O)        0.053     5.364 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.437     5.801    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[8]_INST_0_i_1_n_0
    SLICE_X14Y80         LUT6 (Prop_lut6_I5_O)        0.053     5.854 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[8]_INST_0/O
                         net (fo=2, routed)           0.752     6.606    design_1_i/hls_threshold_1/inst/src_TDATA[8]
    SLICE_X16Y87         LUT4 (Prop_lut4_I0_O)        0.053     6.659 r  design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.659    design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_9_n_0
    SLICE_X16Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     6.956 r  design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_1/CO[3]
                         net (fo=2, routed)           0.999     7.954    design_1_i/address_gen_param_0/inst/data_in[6]
    SLICE_X30Y85         LUT6 (Prop_lut6_I2_O)        0.053     8.007 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_11/O
                         net (fo=1, routed)           0.459     8.466    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_11_n_0
    SLICE_X30Y85         LUT3 (Prop_lut3_I2_O)        0.053     8.519 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_4/O
                         net (fo=122, routed)         1.430     9.949    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_4_n_0
    SLICE_X43Y115        LUT4 (Prop_lut4_I0_O)        0.053    10.002 r  design_1_i/address_gen_param_0/inst/flag_blackout[119]_i_1/O
                         net (fo=120, routed)         2.685    12.687    design_1_i/address_gen_param_0/inst/flag_blackout[119]_i_1_n_0
    SLICE_X40Y129        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[82]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        1.262    25.867    design_1_i/address_gen_param_0/inst/clk
    SLICE_X40Y129        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[82]/C
                         clock pessimism              0.000    25.867    
                         clock uncertainty           -0.113    25.754    
    SLICE_X40Y129        FDRE (Setup_fdre_C_CE)      -0.244    25.510    design_1_i/address_gen_param_0/inst/flag_blackout_reg[82]
  -------------------------------------------------------------------
                         required time                         25.510    
                         arrival time                         -12.687    
  -------------------------------------------------------------------
                         slack                                 12.823    

Slack (MET) :             12.823ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_reg[85]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.248ns  (logic 0.884ns (7.859%)  route 10.364ns (92.141%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 25.867 - 24.603 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        1.437     1.439    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X28Y77         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.269     1.708 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/Q
                         net (fo=148, routed)         3.603     5.311    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[1]
    SLICE_X14Y79         LUT5 (Prop_lut5_I1_O)        0.053     5.364 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.437     5.801    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[8]_INST_0_i_1_n_0
    SLICE_X14Y80         LUT6 (Prop_lut6_I5_O)        0.053     5.854 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[8]_INST_0/O
                         net (fo=2, routed)           0.752     6.606    design_1_i/hls_threshold_1/inst/src_TDATA[8]
    SLICE_X16Y87         LUT4 (Prop_lut4_I0_O)        0.053     6.659 r  design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.659    design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_9_n_0
    SLICE_X16Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     6.956 r  design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_1/CO[3]
                         net (fo=2, routed)           0.999     7.954    design_1_i/address_gen_param_0/inst/data_in[6]
    SLICE_X30Y85         LUT6 (Prop_lut6_I2_O)        0.053     8.007 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_11/O
                         net (fo=1, routed)           0.459     8.466    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_11_n_0
    SLICE_X30Y85         LUT3 (Prop_lut3_I2_O)        0.053     8.519 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_4/O
                         net (fo=122, routed)         1.430     9.949    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_4_n_0
    SLICE_X43Y115        LUT4 (Prop_lut4_I0_O)        0.053    10.002 r  design_1_i/address_gen_param_0/inst/flag_blackout[119]_i_1/O
                         net (fo=120, routed)         2.685    12.687    design_1_i/address_gen_param_0/inst/flag_blackout[119]_i_1_n_0
    SLICE_X40Y129        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[85]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        1.262    25.867    design_1_i/address_gen_param_0/inst/clk
    SLICE_X40Y129        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[85]/C
                         clock pessimism              0.000    25.867    
                         clock uncertainty           -0.113    25.754    
    SLICE_X40Y129        FDRE (Setup_fdre_C_CE)      -0.244    25.510    design_1_i/address_gen_param_0/inst/flag_blackout_reg[85]
  -------------------------------------------------------------------
                         required time                         25.510    
                         arrival time                         -12.687    
  -------------------------------------------------------------------
                         slack                                 12.823    

Slack (MET) :             12.823ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_reg[86]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.248ns  (logic 0.884ns (7.859%)  route 10.364ns (92.141%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 25.867 - 24.603 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        1.437     1.439    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X28Y77         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.269     1.708 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/Q
                         net (fo=148, routed)         3.603     5.311    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[1]
    SLICE_X14Y79         LUT5 (Prop_lut5_I1_O)        0.053     5.364 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.437     5.801    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[8]_INST_0_i_1_n_0
    SLICE_X14Y80         LUT6 (Prop_lut6_I5_O)        0.053     5.854 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[8]_INST_0/O
                         net (fo=2, routed)           0.752     6.606    design_1_i/hls_threshold_1/inst/src_TDATA[8]
    SLICE_X16Y87         LUT4 (Prop_lut4_I0_O)        0.053     6.659 r  design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.659    design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_9_n_0
    SLICE_X16Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     6.956 r  design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_1/CO[3]
                         net (fo=2, routed)           0.999     7.954    design_1_i/address_gen_param_0/inst/data_in[6]
    SLICE_X30Y85         LUT6 (Prop_lut6_I2_O)        0.053     8.007 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_11/O
                         net (fo=1, routed)           0.459     8.466    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_11_n_0
    SLICE_X30Y85         LUT3 (Prop_lut3_I2_O)        0.053     8.519 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_4/O
                         net (fo=122, routed)         1.430     9.949    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_4_n_0
    SLICE_X43Y115        LUT4 (Prop_lut4_I0_O)        0.053    10.002 r  design_1_i/address_gen_param_0/inst/flag_blackout[119]_i_1/O
                         net (fo=120, routed)         2.685    12.687    design_1_i/address_gen_param_0/inst/flag_blackout[119]_i_1_n_0
    SLICE_X40Y129        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[86]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        1.262    25.867    design_1_i/address_gen_param_0/inst/clk
    SLICE_X40Y129        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[86]/C
                         clock pessimism              0.000    25.867    
                         clock uncertainty           -0.113    25.754    
    SLICE_X40Y129        FDRE (Setup_fdre_C_CE)      -0.244    25.510    design_1_i/address_gen_param_0/inst/flag_blackout_reg[86]
  -------------------------------------------------------------------
                         required time                         25.510    
                         arrival time                         -12.687    
  -------------------------------------------------------------------
                         slack                                 12.823    

Slack (MET) :             13.020ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.367ns  (logic 0.587ns (5.164%)  route 10.780ns (94.836%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 25.867 - 24.603 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        1.437     1.439    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X28Y77         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.269     1.708 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/Q
                         net (fo=149, routed)         2.928     4.636    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[2]
    SLICE_X27Y89         LUT5 (Prop_lut5_I3_O)        0.053     4.689 f  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.710     5.399    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[6]_INST_0_i_1_n_0
    SLICE_X27Y90         LUT6 (Prop_lut6_I5_O)        0.053     5.452 f  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[6]_INST_0/O
                         net (fo=1, routed)           0.441     5.893    design_1_i/util_reduced_logic_0/Op1[6]
    SLICE_X27Y91         LUT6 (Prop_lut6_I2_O)        0.053     5.946 f  design_1_i/util_reduced_logic_0/Res_INST_0_i_1/O
                         net (fo=1, routed)           0.194     6.140    design_1_i/util_reduced_logic_0/Res_INST_0_i_1_n_0
    SLICE_X27Y91         LUT3 (Prop_lut3_I0_O)        0.053     6.193 f  design_1_i/util_reduced_logic_0/Res_INST_0/O
                         net (fo=2, routed)           0.716     6.909    design_1_i/address_gen_param_0/inst/sof
    SLICE_X32Y90         LUT3 (Prop_lut3_I2_O)        0.053     6.962 f  design_1_i/address_gen_param_0/inst/write_enable_INST_0/O
                         net (fo=194, routed)         5.791    12.753    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[0]_0
    SLICE_X46Y130        LUT5 (Prop_lut5_I4_O)        0.053    12.806 r  design_1_i/address_gen_param_0/inst/flag_blackout[103]_i_1/O
                         net (fo=1, routed)           0.000    12.806    design_1_i/address_gen_param_0/inst/flag_blackout[103]_i_1_n_0
    SLICE_X46Y130        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        1.262    25.867    design_1_i/address_gen_param_0/inst/clk
    SLICE_X46Y130        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[103]/C
                         clock pessimism              0.000    25.867    
                         clock uncertainty           -0.113    25.754    
    SLICE_X46Y130        FDRE (Setup_fdre_C_D)        0.071    25.825    design_1_i/address_gen_param_0/inst/flag_blackout_reg[103]
  -------------------------------------------------------------------
                         required time                         25.825    
                         arrival time                         -12.806    
  -------------------------------------------------------------------
                         slack                                 13.020    

Slack (MET) :             13.043ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_reg[91]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.030ns  (logic 0.884ns (8.015%)  route 10.146ns (91.985%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 25.869 - 24.603 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        1.437     1.439    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X28Y77         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.269     1.708 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/Q
                         net (fo=148, routed)         3.603     5.311    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[1]
    SLICE_X14Y79         LUT5 (Prop_lut5_I1_O)        0.053     5.364 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.437     5.801    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[8]_INST_0_i_1_n_0
    SLICE_X14Y80         LUT6 (Prop_lut6_I5_O)        0.053     5.854 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[8]_INST_0/O
                         net (fo=2, routed)           0.752     6.606    design_1_i/hls_threshold_1/inst/src_TDATA[8]
    SLICE_X16Y87         LUT4 (Prop_lut4_I0_O)        0.053     6.659 r  design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.659    design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_9_n_0
    SLICE_X16Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     6.956 r  design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_1/CO[3]
                         net (fo=2, routed)           0.999     7.954    design_1_i/address_gen_param_0/inst/data_in[6]
    SLICE_X30Y85         LUT6 (Prop_lut6_I2_O)        0.053     8.007 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_11/O
                         net (fo=1, routed)           0.459     8.466    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_11_n_0
    SLICE_X30Y85         LUT3 (Prop_lut3_I2_O)        0.053     8.519 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_4/O
                         net (fo=122, routed)         1.430     9.949    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_4_n_0
    SLICE_X43Y115        LUT4 (Prop_lut4_I0_O)        0.053    10.002 r  design_1_i/address_gen_param_0/inst/flag_blackout[119]_i_1/O
                         net (fo=120, routed)         2.467    12.469    design_1_i/address_gen_param_0/inst/flag_blackout[119]_i_1_n_0
    SLICE_X37Y130        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[91]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        1.264    25.869    design_1_i/address_gen_param_0/inst/clk
    SLICE_X37Y130        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[91]/C
                         clock pessimism              0.000    25.869    
                         clock uncertainty           -0.113    25.756    
    SLICE_X37Y130        FDRE (Setup_fdre_C_CE)      -0.244    25.512    design_1_i/address_gen_param_0/inst/flag_blackout_reg[91]
  -------------------------------------------------------------------
                         required time                         25.512    
                         arrival time                         -12.469    
  -------------------------------------------------------------------
                         slack                                 13.043    

Slack (MET) :             13.092ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.295ns  (logic 0.587ns (5.197%)  route 10.708ns (94.803%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 25.866 - 24.603 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        1.437     1.439    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X28Y77         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.269     1.708 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/Q
                         net (fo=149, routed)         2.928     4.636    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[2]
    SLICE_X27Y89         LUT5 (Prop_lut5_I3_O)        0.053     4.689 f  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.710     5.399    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[6]_INST_0_i_1_n_0
    SLICE_X27Y90         LUT6 (Prop_lut6_I5_O)        0.053     5.452 f  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[6]_INST_0/O
                         net (fo=1, routed)           0.441     5.893    design_1_i/util_reduced_logic_0/Op1[6]
    SLICE_X27Y91         LUT6 (Prop_lut6_I2_O)        0.053     5.946 f  design_1_i/util_reduced_logic_0/Res_INST_0_i_1/O
                         net (fo=1, routed)           0.194     6.140    design_1_i/util_reduced_logic_0/Res_INST_0_i_1_n_0
    SLICE_X27Y91         LUT3 (Prop_lut3_I0_O)        0.053     6.193 f  design_1_i/util_reduced_logic_0/Res_INST_0/O
                         net (fo=2, routed)           0.716     6.909    design_1_i/address_gen_param_0/inst/sof
    SLICE_X32Y90         LUT3 (Prop_lut3_I2_O)        0.053     6.962 f  design_1_i/address_gen_param_0/inst/write_enable_INST_0/O
                         net (fo=194, routed)         5.719    12.681    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[0]_0
    SLICE_X48Y130        LUT5 (Prop_lut5_I4_O)        0.053    12.734 r  design_1_i/address_gen_param_0/inst/flag_blackout[119]_i_2/O
                         net (fo=1, routed)           0.000    12.734    design_1_i/address_gen_param_0/inst/flag_blackout[119]_i_2_n_0
    SLICE_X48Y130        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        1.261    25.866    design_1_i/address_gen_param_0/inst/clk
    SLICE_X48Y130        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[119]/C
                         clock pessimism              0.000    25.866    
                         clock uncertainty           -0.113    25.753    
    SLICE_X48Y130        FDRE (Setup_fdre_C_D)        0.072    25.825    design_1_i/address_gen_param_0/inst/flag_blackout_reg[119]
  -------------------------------------------------------------------
                         required time                         25.825    
                         arrival time                         -12.734    
  -------------------------------------------------------------------
                         slack                                 13.092    

Slack (MET) :             13.175ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.172ns  (logic 0.587ns (5.254%)  route 10.585ns (94.746%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 25.865 - 24.603 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        1.437     1.439    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X28Y77         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.269     1.708 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/Q
                         net (fo=149, routed)         2.928     4.636    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[2]
    SLICE_X27Y89         LUT5 (Prop_lut5_I3_O)        0.053     4.689 f  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.710     5.399    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[6]_INST_0_i_1_n_0
    SLICE_X27Y90         LUT6 (Prop_lut6_I5_O)        0.053     5.452 f  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[6]_INST_0/O
                         net (fo=1, routed)           0.441     5.893    design_1_i/util_reduced_logic_0/Op1[6]
    SLICE_X27Y91         LUT6 (Prop_lut6_I2_O)        0.053     5.946 f  design_1_i/util_reduced_logic_0/Res_INST_0_i_1/O
                         net (fo=1, routed)           0.194     6.140    design_1_i/util_reduced_logic_0/Res_INST_0_i_1_n_0
    SLICE_X27Y91         LUT3 (Prop_lut3_I0_O)        0.053     6.193 f  design_1_i/util_reduced_logic_0/Res_INST_0/O
                         net (fo=2, routed)           0.716     6.909    design_1_i/address_gen_param_0/inst/sof
    SLICE_X32Y90         LUT3 (Prop_lut3_I2_O)        0.053     6.962 f  design_1_i/address_gen_param_0/inst/write_enable_INST_0/O
                         net (fo=194, routed)         5.596    12.558    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[0]_0
    SLICE_X37Y126        LUT5 (Prop_lut5_I4_O)        0.053    12.611 r  design_1_i/address_gen_param_0/inst/flag_blackout[67]_i_1/O
                         net (fo=1, routed)           0.000    12.611    design_1_i/address_gen_param_0/inst/flag_blackout[67]_i_1_n_0
    SLICE_X37Y126        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        1.260    25.865    design_1_i/address_gen_param_0/inst/clk
    SLICE_X37Y126        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[67]/C
                         clock pessimism              0.000    25.865    
                         clock uncertainty           -0.113    25.752    
    SLICE_X37Y126        FDRE (Setup_fdre_C_D)        0.034    25.786    design_1_i/address_gen_param_0/inst/flag_blackout_reg[67]
  -------------------------------------------------------------------
                         required time                         25.786    
                         arrival time                         -12.611    
  -------------------------------------------------------------------
                         slack                                 13.175    

Slack (MET) :             13.177ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.171ns  (logic 0.587ns (5.254%)  route 10.584ns (94.746%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 25.865 - 24.603 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        1.437     1.439    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X28Y77         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.269     1.708 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/Q
                         net (fo=149, routed)         2.928     4.636    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[2]
    SLICE_X27Y89         LUT5 (Prop_lut5_I3_O)        0.053     4.689 f  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.710     5.399    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[6]_INST_0_i_1_n_0
    SLICE_X27Y90         LUT6 (Prop_lut6_I5_O)        0.053     5.452 f  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[6]_INST_0/O
                         net (fo=1, routed)           0.441     5.893    design_1_i/util_reduced_logic_0/Op1[6]
    SLICE_X27Y91         LUT6 (Prop_lut6_I2_O)        0.053     5.946 f  design_1_i/util_reduced_logic_0/Res_INST_0_i_1/O
                         net (fo=1, routed)           0.194     6.140    design_1_i/util_reduced_logic_0/Res_INST_0_i_1_n_0
    SLICE_X27Y91         LUT3 (Prop_lut3_I0_O)        0.053     6.193 f  design_1_i/util_reduced_logic_0/Res_INST_0/O
                         net (fo=2, routed)           0.716     6.909    design_1_i/address_gen_param_0/inst/sof
    SLICE_X32Y90         LUT3 (Prop_lut3_I2_O)        0.053     6.962 f  design_1_i/address_gen_param_0/inst/write_enable_INST_0/O
                         net (fo=194, routed)         5.595    12.557    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[0]_0
    SLICE_X37Y126        LUT5 (Prop_lut5_I4_O)        0.053    12.610 r  design_1_i/address_gen_param_0/inst/flag_blackout[66]_i_1/O
                         net (fo=1, routed)           0.000    12.610    design_1_i/address_gen_param_0/inst/flag_blackout[66]_i_1_n_0
    SLICE_X37Y126        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        1.260    25.865    design_1_i/address_gen_param_0/inst/clk
    SLICE_X37Y126        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[66]/C
                         clock pessimism              0.000    25.865    
                         clock uncertainty           -0.113    25.752    
    SLICE_X37Y126        FDRE (Setup_fdre_C_D)        0.035    25.787    design_1_i/address_gen_param_0/inst/flag_blackout_reg[66]
  -------------------------------------------------------------------
                         required time                         25.787    
                         arrival time                         -12.610    
  -------------------------------------------------------------------
                         slack                                 13.177    

Slack (MET) :             13.181ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.171ns  (logic 0.587ns (5.255%)  route 10.584ns (94.745%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 25.868 - 24.603 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        1.437     1.439    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X28Y77         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.269     1.708 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/Q
                         net (fo=149, routed)         2.928     4.636    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[2]
    SLICE_X27Y89         LUT5 (Prop_lut5_I3_O)        0.053     4.689 f  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.710     5.399    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[6]_INST_0_i_1_n_0
    SLICE_X27Y90         LUT6 (Prop_lut6_I5_O)        0.053     5.452 f  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[6]_INST_0/O
                         net (fo=1, routed)           0.441     5.893    design_1_i/util_reduced_logic_0/Op1[6]
    SLICE_X27Y91         LUT6 (Prop_lut6_I2_O)        0.053     5.946 f  design_1_i/util_reduced_logic_0/Res_INST_0_i_1/O
                         net (fo=1, routed)           0.194     6.140    design_1_i/util_reduced_logic_0/Res_INST_0_i_1_n_0
    SLICE_X27Y91         LUT3 (Prop_lut3_I0_O)        0.053     6.193 f  design_1_i/util_reduced_logic_0/Res_INST_0/O
                         net (fo=2, routed)           0.716     6.909    design_1_i/address_gen_param_0/inst/sof
    SLICE_X32Y90         LUT3 (Prop_lut3_I2_O)        0.053     6.962 f  design_1_i/address_gen_param_0/inst/write_enable_INST_0/O
                         net (fo=194, routed)         5.595    12.557    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[0]_0
    SLICE_X39Y129        LUT5 (Prop_lut5_I4_O)        0.053    12.610 r  design_1_i/address_gen_param_0/inst/flag_blackout[94]_i_1/O
                         net (fo=1, routed)           0.000    12.610    design_1_i/address_gen_param_0/inst/flag_blackout[94]_i_1_n_0
    SLICE_X39Y129        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        1.263    25.868    design_1_i/address_gen_param_0/inst/clk
    SLICE_X39Y129        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[94]/C
                         clock pessimism              0.000    25.868    
                         clock uncertainty           -0.113    25.755    
    SLICE_X39Y129        FDRE (Setup_fdre_C_D)        0.035    25.790    design_1_i/address_gen_param_0/inst/flag_blackout_reg[94]
  -------------------------------------------------------------------
                         required time                         25.790    
                         arrival time                         -12.610    
  -------------------------------------------------------------------
                         slack                                 13.181    

Slack (MET) :             13.183ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_reg[92]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.889ns  (logic 0.884ns (8.118%)  route 10.005ns (91.882%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 25.868 - 24.603 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        1.437     1.439    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X28Y77         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.269     1.708 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/Q
                         net (fo=148, routed)         3.603     5.311    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[1]
    SLICE_X14Y79         LUT5 (Prop_lut5_I1_O)        0.053     5.364 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.437     5.801    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[8]_INST_0_i_1_n_0
    SLICE_X14Y80         LUT6 (Prop_lut6_I5_O)        0.053     5.854 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[8]_INST_0/O
                         net (fo=2, routed)           0.752     6.606    design_1_i/hls_threshold_1/inst/src_TDATA[8]
    SLICE_X16Y87         LUT4 (Prop_lut4_I0_O)        0.053     6.659 r  design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.659    design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_9_n_0
    SLICE_X16Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     6.956 r  design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_1/CO[3]
                         net (fo=2, routed)           0.999     7.954    design_1_i/address_gen_param_0/inst/data_in[6]
    SLICE_X30Y85         LUT6 (Prop_lut6_I2_O)        0.053     8.007 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_11/O
                         net (fo=1, routed)           0.459     8.466    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_11_n_0
    SLICE_X30Y85         LUT3 (Prop_lut3_I2_O)        0.053     8.519 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_4/O
                         net (fo=122, routed)         1.430     9.949    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_4_n_0
    SLICE_X43Y115        LUT4 (Prop_lut4_I0_O)        0.053    10.002 r  design_1_i/address_gen_param_0/inst/flag_blackout[119]_i_1/O
                         net (fo=120, routed)         2.326    12.328    design_1_i/address_gen_param_0/inst/flag_blackout[119]_i_1_n_0
    SLICE_X39Y129        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[92]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        1.263    25.868    design_1_i/address_gen_param_0/inst/clk
    SLICE_X39Y129        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[92]/C
                         clock pessimism              0.000    25.868    
                         clock uncertainty           -0.113    25.755    
    SLICE_X39Y129        FDRE (Setup_fdre_C_CE)      -0.244    25.511    design_1_i/address_gen_param_0/inst/flag_blackout_reg[92]
  -------------------------------------------------------------------
                         required time                         25.511    
                         arrival time                         -12.328    
  -------------------------------------------------------------------
                         slack                                 13.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        0.523     0.525    design_1_i/address_gen_param_0/inst/clk
    SLICE_X43Y128        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y128        FDRE (Prop_fdre_C_Q)         0.100     0.625 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[84]/Q
                         net (fo=1, routed)           0.055     0.680    design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg_n_0_[84]
    SLICE_X42Y128        LUT5 (Prop_lut5_I1_O)        0.028     0.708 r  design_1_i/address_gen_param_0/inst/flag_blackout[84]_i_1/O
                         net (fo=1, routed)           0.000     0.708    design_1_i/address_gen_param_0/inst/flag_blackout[84]_i_1_n_0
    SLICE_X42Y128        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        0.727     0.729    design_1_i/address_gen_param_0/inst/clk
    SLICE_X42Y128        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[84]/C
                         clock pessimism             -0.193     0.536    
    SLICE_X42Y128        FDRE (Hold_fdre_C_D)         0.087     0.623    design_1_i/address_gen_param_0/inst/flag_blackout_reg[84]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.726ns
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        0.521     0.523    design_1_i/address_gen_param_0/inst/clk
    SLICE_X49Y122        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y122        FDRE (Prop_fdre_C_Q)         0.100     0.623 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[23]/Q
                         net (fo=1, routed)           0.055     0.678    design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg_n_0_[23]
    SLICE_X48Y122        LUT5 (Prop_lut5_I1_O)        0.028     0.706 r  design_1_i/address_gen_param_0/inst/flag_blackout[23]_i_1/O
                         net (fo=1, routed)           0.000     0.706    design_1_i/address_gen_param_0/inst/flag_blackout[23]_i_1_n_0
    SLICE_X48Y122        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        0.724     0.726    design_1_i/address_gen_param_0/inst/clk
    SLICE_X48Y122        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[23]/C
                         clock pessimism             -0.192     0.534    
    SLICE_X48Y122        FDRE (Hold_fdre_C_D)         0.087     0.621    design_1_i/address_gen_param_0/inst/flag_blackout_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.621    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.731ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        0.526     0.528    design_1_i/address_gen_param_0/inst/clk
    SLICE_X49Y117        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_fdre_C_Q)         0.100     0.628 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[6]/Q
                         net (fo=1, routed)           0.055     0.683    design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg_n_0_[6]
    SLICE_X48Y117        LUT5 (Prop_lut5_I1_O)        0.028     0.711 r  design_1_i/address_gen_param_0/inst/flag_blackout[6]_i_1/O
                         net (fo=1, routed)           0.000     0.711    design_1_i/address_gen_param_0/inst/flag_blackout[6]_i_1_n_0
    SLICE_X48Y117        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        0.729     0.731    design_1_i/address_gen_param_0/inst/clk
    SLICE_X48Y117        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[6]/C
                         clock pessimism             -0.192     0.539    
    SLICE_X48Y117        FDRE (Hold_fdre_C_D)         0.087     0.626    design_1_i/address_gen_param_0/inst/flag_blackout_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.459%)  route 0.056ns (30.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.768ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        0.568     0.570    design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X31Y78         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.100     0.670 f  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep_reg[32]/Q
                         net (fo=1, routed)           0.056     0.726    design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_keep_reg[39][32]
    SLICE_X30Y78         LUT3 (Prop_lut3_I1_O)        0.028     0.754 r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_is_null_r[4]_i_2/O
                         net (fo=1, routed)           0.000     0.754    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/D[3]
    SLICE_X30Y78         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        0.766     0.768    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X30Y78         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r_reg[4]/C
                         clock pessimism             -0.187     0.581    
    SLICE_X30Y78         FDRE (Hold_fdre_C_D)         0.087     0.668    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.118ns (34.982%)  route 0.219ns (65.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.777ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        0.535     0.537    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X34Y101        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDCE (Prop_fdce_C_Q)         0.118     0.655 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=3, routed)           0.219     0.874    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[3][1]
    RAMB18_X2Y40         RAMB18E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        0.775     0.777    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y40         RAMB18E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.173     0.604    
    RAMB18_X2Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.787    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/address_gen_param_0/inst/bram_addr_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.100ns (31.703%)  route 0.215ns (68.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.770ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        0.565     0.567    design_1_i/address_gen_param_0/inst/clk
    SLICE_X31Y74         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.100     0.667 r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[11]/Q
                         net (fo=4, routed)           0.215     0.882    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        0.768     0.770    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.168     0.602    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.785    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/address_gen_param_0/inst/bram_addr_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.100ns (31.868%)  route 0.214ns (68.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.770ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        0.567     0.569    design_1_i/address_gen_param_0/inst/clk
    SLICE_X31Y72         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.100     0.669 r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[2]/Q
                         net (fo=4, routed)           0.214     0.883    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        0.768     0.770    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.168     0.602    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.785    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.741ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        0.533     0.535    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X43Y106        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.100     0.635 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     0.690    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/D
    SLICE_X43Y106        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        0.739     0.741    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X43Y106        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.206     0.535    
    SLICE_X43Y106        FDRE (Hold_fdre_C_D)         0.047     0.582    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.582    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.752ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        0.549     0.551    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X35Y99         FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.100     0.651 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     0.706    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[2]
    SLICE_X35Y99         FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        0.750     0.752    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X35Y99         FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.201     0.551    
    SLICE_X35Y99         FDCE (Hold_fdce_C_D)         0.047     0.598    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.598    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.752ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        0.549     0.551    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X33Y98         FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDCE (Prop_fdce_C_Q)         0.100     0.651 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     0.706    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[3]
    SLICE_X33Y98         FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        0.750     0.752    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X33Y98         FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.201     0.551    
    SLICE_X33Y98         FDCE (Hold_fdce_C_D)         0.047     0.598    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.598    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 12.302 }
Period(ns):         24.603
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         24.603      22.420     RAMB36_X2Y15    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         24.603      22.420     RAMB36_X2Y14    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         24.603      22.420     RAMB36_X0Y18    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         24.603      22.420     RAMB36_X0Y15    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         24.603      22.420     RAMB18_X0Y38    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         24.603      22.420     RAMB18_X2Y40    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.600         24.603      23.003     BUFGCTRL_X0Y3   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         24.603      23.354     PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         24.603      23.853     SLICE_X20Y75    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[214]/C
Min Period        n/a     FDRE/C              n/a            0.750         24.603      23.853     SLICE_X28Y83    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[23]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       24.603      135.397    PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         12.302      11.522     SLICE_X42Y106   design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         12.302      11.522     SLICE_X42Y106   design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.302      11.902     SLICE_X20Y75    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[214]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.302      11.902     SLICE_X28Y83    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.302      11.902     SLICE_X17Y75    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.302      11.902     SLICE_X20Y75    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[278]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.302      11.902     SLICE_X28Y83    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[279]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.302      11.902     SLICE_X14Y74    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[282]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.302      11.902     SLICE_X22Y87    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[286]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.302      11.902     SLICE_X22Y75    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[294]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         12.302      11.522     SLICE_X42Y106   design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         12.302      11.522     SLICE_X42Y106   design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.302      11.952     SLICE_X31Y72    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.302      11.952     SLICE_X31Y72    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.302      11.952     SLICE_X31Y72    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.302      11.952     SLICE_X31Y72    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.302      11.952     SLICE_X31Y73    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.302      11.952     SLICE_X31Y73    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.302      11.952     SLICE_X31Y73    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.302      11.952     SLICE_X31Y73    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.569ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[0].flag_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.941ns  (logic 3.735ns (31.279%)  route 8.206ns (68.720%))
  Logic Levels:           20  (CARRY4=5 LUT2=2 LUT4=1 LUT5=4 LUT6=7 RAMB36E1=1)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 13.972 - 12.698 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         1.670     1.672    design_1_i/homography_latest_0/inst/lut_bram_inst/clk
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.870     2.542 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.607    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0_n_0
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.361     2.968 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_0/DOADO[0]
                         net (fo=2, routed)           1.273     4.240    design_1_i/homography_latest_0/inst/lut_offsets_inst/doa[0]
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.053     4.293 r  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[7].y_a_val_reg[7][3]_i_14/O
                         net (fo=1, routed)           0.000     4.293    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_67[0]
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     4.606 r  design_1_i/homography_latest_0/inst/lut_bram_inst/genblk2[7].y_a_val_reg_reg[7][3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.606    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1_2_1[0]
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.819 f  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[7].y_a_val_reg_reg[7][7]_i_4/O[1]
                         net (fo=2, routed)           0.775     5.594    design_1_i/homography_latest_0/inst/lut_offsets_inst/doLookUpInst/y_a_val30_out[5]
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.152     5.746 f  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[7].y_a_val_reg[7][5]_i_2/O
                         net (fo=1, routed)           0.710     6.456    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].y_a_val_reg_reg[7][6]_0
    SLICE_X43Y64         LUT4 (Prop_lut4_I0_O)        0.063     6.519 f  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].y_a_val_reg[7][5]_i_1/O
                         net (fo=2, routed)           0.446     6.966    design_1_i/homography_latest_0/inst/doLookUpInst/data7[5]
    SLICE_X41Y64         LUT6 (Prop_lut6_I1_O)        0.165     7.131 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_64/O
                         net (fo=2, routed)           0.586     7.716    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_64_n_0
    SLICE_X38Y65         LUT5 (Prop_lut5_I1_O)        0.053     7.769 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_35/O
                         net (fo=8, routed)           0.477     8.246    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_35_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I5_O)        0.053     8.299 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_7/O
                         net (fo=1, routed)           0.391     8.691    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_7_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     8.993 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.993    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     9.206 r  design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q_reg[0]_i_25/O[1]
                         net (fo=1, routed)           0.380     9.586    design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b21_out[13]
    SLICE_X36Y65         LUT5 (Prop_lut5_I0_O)        0.152     9.738 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[0]_i_14/O
                         net (fo=24, routed)          0.549    10.287    design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b[15]
    SLICE_X35Y67         LUT2 (Prop_lut2_I1_O)        0.053    10.340 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[5]_i_5/O
                         net (fo=1, routed)           0.000    10.340    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[5]_i_5_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.302    10.642 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[5]_i_2/CO[1]
                         net (fo=3, routed)           0.622    11.264    design_1_i/homography_latest_0/inst/doLookUpInst/flag214_out
    SLICE_X38Y71         LUT5 (Prop_lut5_I1_O)        0.152    11.416 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_17/O
                         net (fo=1, routed)           0.561    11.977    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_17_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I0_O)        0.053    12.030 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_15/O
                         net (fo=1, routed)           0.136    12.166    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_15_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I1_O)        0.053    12.219 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_8/O
                         net (fo=1, routed)           0.354    12.573    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_8_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.053    12.626 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_2/O
                         net (fo=21, routed)          0.407    13.033    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_2_n_0
    SLICE_X37Y70         LUT5 (Prop_lut5_I1_O)        0.053    13.086 r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].flag_reg[7]_i_3/O
                         net (fo=8, routed)           0.473    13.559    design_1_i/homography_latest_0/inst/doLookUpInst_n_10
    SLICE_X33Y71         LUT6 (Prop_lut6_I3_O)        0.053    13.612 r  design_1_i/homography_latest_0/inst/genblk2[0].flag_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.612    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA_reg[0]_rep__0_7
    SLICE_X33Y71         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[0].flag_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         1.272    13.972    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X33Y71         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[0].flag_reg_reg[0]/C
                         clock pessimism              0.010    13.982    
                         clock uncertainty           -0.104    13.878    
    SLICE_X33Y71         FDSE (Setup_fdse_C_D)        0.035    13.913    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[0].flag_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                         -13.612    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[4].flag_reg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.926ns  (logic 3.735ns (31.319%)  route 8.191ns (68.681%))
  Logic Levels:           20  (CARRY4=5 LUT2=2 LUT4=1 LUT5=4 LUT6=7 RAMB36E1=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 13.973 - 12.698 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         1.670     1.672    design_1_i/homography_latest_0/inst/lut_bram_inst/clk
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.870     2.542 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.607    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0_n_0
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.361     2.968 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_0/DOADO[0]
                         net (fo=2, routed)           1.273     4.240    design_1_i/homography_latest_0/inst/lut_offsets_inst/doa[0]
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.053     4.293 r  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[7].y_a_val_reg[7][3]_i_14/O
                         net (fo=1, routed)           0.000     4.293    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_67[0]
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     4.606 r  design_1_i/homography_latest_0/inst/lut_bram_inst/genblk2[7].y_a_val_reg_reg[7][3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.606    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1_2_1[0]
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.819 f  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[7].y_a_val_reg_reg[7][7]_i_4/O[1]
                         net (fo=2, routed)           0.775     5.594    design_1_i/homography_latest_0/inst/lut_offsets_inst/doLookUpInst/y_a_val30_out[5]
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.152     5.746 f  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[7].y_a_val_reg[7][5]_i_2/O
                         net (fo=1, routed)           0.710     6.456    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].y_a_val_reg_reg[7][6]_0
    SLICE_X43Y64         LUT4 (Prop_lut4_I0_O)        0.063     6.519 f  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].y_a_val_reg[7][5]_i_1/O
                         net (fo=2, routed)           0.446     6.966    design_1_i/homography_latest_0/inst/doLookUpInst/data7[5]
    SLICE_X41Y64         LUT6 (Prop_lut6_I1_O)        0.165     7.131 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_64/O
                         net (fo=2, routed)           0.586     7.716    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_64_n_0
    SLICE_X38Y65         LUT5 (Prop_lut5_I1_O)        0.053     7.769 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_35/O
                         net (fo=8, routed)           0.477     8.246    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_35_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I5_O)        0.053     8.299 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_7/O
                         net (fo=1, routed)           0.391     8.691    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_7_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     8.993 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.993    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     9.206 r  design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q_reg[0]_i_25/O[1]
                         net (fo=1, routed)           0.380     9.586    design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b21_out[13]
    SLICE_X36Y65         LUT5 (Prop_lut5_I0_O)        0.152     9.738 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[0]_i_14/O
                         net (fo=24, routed)          0.549    10.287    design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b[15]
    SLICE_X35Y67         LUT2 (Prop_lut2_I1_O)        0.053    10.340 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[5]_i_5/O
                         net (fo=1, routed)           0.000    10.340    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[5]_i_5_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.302    10.642 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[5]_i_2/CO[1]
                         net (fo=3, routed)           0.622    11.264    design_1_i/homography_latest_0/inst/doLookUpInst/flag214_out
    SLICE_X38Y71         LUT5 (Prop_lut5_I1_O)        0.152    11.416 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_17/O
                         net (fo=1, routed)           0.561    11.977    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_17_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I0_O)        0.053    12.030 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_15/O
                         net (fo=1, routed)           0.136    12.166    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_15_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I1_O)        0.053    12.219 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_8/O
                         net (fo=1, routed)           0.354    12.573    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_8_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.053    12.626 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_2/O
                         net (fo=21, routed)          0.407    13.033    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_2_n_0
    SLICE_X37Y70         LUT5 (Prop_lut5_I1_O)        0.053    13.086 r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].flag_reg[7]_i_3/O
                         net (fo=8, routed)           0.458    13.544    design_1_i/homography_latest_0/inst/doLookUpInst_n_10
    SLICE_X39Y71         LUT6 (Prop_lut6_I3_O)        0.053    13.597 r  design_1_i/homography_latest_0/inst/genblk2[4].flag_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.597    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA_reg[0]_rep__0_3
    SLICE_X39Y71         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[4].flag_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         1.273    13.973    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X39Y71         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[4].flag_reg_reg[4]/C
                         clock pessimism              0.010    13.983    
                         clock uncertainty           -0.104    13.879    
    SLICE_X39Y71         FDSE (Setup_fdse_C_D)        0.035    13.914    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[4].flag_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.914    
                         arrival time                         -13.597    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[5].flag_reg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.916ns  (logic 3.735ns (31.344%)  route 8.181ns (68.656%))
  Logic Levels:           20  (CARRY4=5 LUT2=2 LUT4=1 LUT5=4 LUT6=7 RAMB36E1=1)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 13.972 - 12.698 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         1.670     1.672    design_1_i/homography_latest_0/inst/lut_bram_inst/clk
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.870     2.542 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.607    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0_n_0
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.361     2.968 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_0/DOADO[0]
                         net (fo=2, routed)           1.273     4.240    design_1_i/homography_latest_0/inst/lut_offsets_inst/doa[0]
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.053     4.293 r  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[7].y_a_val_reg[7][3]_i_14/O
                         net (fo=1, routed)           0.000     4.293    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_67[0]
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     4.606 r  design_1_i/homography_latest_0/inst/lut_bram_inst/genblk2[7].y_a_val_reg_reg[7][3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.606    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1_2_1[0]
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.819 f  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[7].y_a_val_reg_reg[7][7]_i_4/O[1]
                         net (fo=2, routed)           0.775     5.594    design_1_i/homography_latest_0/inst/lut_offsets_inst/doLookUpInst/y_a_val30_out[5]
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.152     5.746 f  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[7].y_a_val_reg[7][5]_i_2/O
                         net (fo=1, routed)           0.710     6.456    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].y_a_val_reg_reg[7][6]_0
    SLICE_X43Y64         LUT4 (Prop_lut4_I0_O)        0.063     6.519 f  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].y_a_val_reg[7][5]_i_1/O
                         net (fo=2, routed)           0.446     6.966    design_1_i/homography_latest_0/inst/doLookUpInst/data7[5]
    SLICE_X41Y64         LUT6 (Prop_lut6_I1_O)        0.165     7.131 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_64/O
                         net (fo=2, routed)           0.586     7.716    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_64_n_0
    SLICE_X38Y65         LUT5 (Prop_lut5_I1_O)        0.053     7.769 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_35/O
                         net (fo=8, routed)           0.477     8.246    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_35_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I5_O)        0.053     8.299 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_7/O
                         net (fo=1, routed)           0.391     8.691    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_7_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     8.993 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.993    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     9.206 r  design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q_reg[0]_i_25/O[1]
                         net (fo=1, routed)           0.380     9.586    design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b21_out[13]
    SLICE_X36Y65         LUT5 (Prop_lut5_I0_O)        0.152     9.738 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[0]_i_14/O
                         net (fo=24, routed)          0.549    10.287    design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b[15]
    SLICE_X35Y67         LUT2 (Prop_lut2_I1_O)        0.053    10.340 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[5]_i_5/O
                         net (fo=1, routed)           0.000    10.340    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[5]_i_5_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.302    10.642 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[5]_i_2/CO[1]
                         net (fo=3, routed)           0.622    11.264    design_1_i/homography_latest_0/inst/doLookUpInst/flag214_out
    SLICE_X38Y71         LUT5 (Prop_lut5_I1_O)        0.152    11.416 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_17/O
                         net (fo=1, routed)           0.561    11.977    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_17_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I0_O)        0.053    12.030 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_15/O
                         net (fo=1, routed)           0.136    12.166    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_15_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I1_O)        0.053    12.219 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_8/O
                         net (fo=1, routed)           0.354    12.573    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_8_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.053    12.626 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_2/O
                         net (fo=21, routed)          0.407    13.033    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_2_n_0
    SLICE_X37Y70         LUT5 (Prop_lut5_I1_O)        0.053    13.086 r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].flag_reg[7]_i_3/O
                         net (fo=8, routed)           0.449    13.535    design_1_i/homography_latest_0/inst/doLookUpInst_n_10
    SLICE_X37Y72         LUT6 (Prop_lut6_I3_O)        0.053    13.588 r  design_1_i/homography_latest_0/inst/genblk2[5].flag_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.588    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA_reg[0]_rep__0_2
    SLICE_X37Y72         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[5].flag_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         1.272    13.972    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X37Y72         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[5].flag_reg_reg[5]/C
                         clock pessimism              0.010    13.982    
                         clock uncertainty           -0.104    13.878    
    SLICE_X37Y72         FDSE (Setup_fdse_C_D)        0.035    13.913    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[5].flag_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                         -13.588    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].flag_reg_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.005ns  (logic 3.735ns (31.113%)  route 8.270ns (68.887%))
  Logic Levels:           20  (CARRY4=5 LUT2=2 LUT4=1 LUT5=4 LUT6=7 RAMB36E1=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.334ns = ( 14.032 - 12.698 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         1.670     1.672    design_1_i/homography_latest_0/inst/lut_bram_inst/clk
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.870     2.542 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.607    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0_n_0
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.361     2.968 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_0/DOADO[0]
                         net (fo=2, routed)           1.273     4.240    design_1_i/homography_latest_0/inst/lut_offsets_inst/doa[0]
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.053     4.293 r  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[7].y_a_val_reg[7][3]_i_14/O
                         net (fo=1, routed)           0.000     4.293    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_67[0]
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     4.606 r  design_1_i/homography_latest_0/inst/lut_bram_inst/genblk2[7].y_a_val_reg_reg[7][3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.606    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1_2_1[0]
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.819 f  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[7].y_a_val_reg_reg[7][7]_i_4/O[1]
                         net (fo=2, routed)           0.775     5.594    design_1_i/homography_latest_0/inst/lut_offsets_inst/doLookUpInst/y_a_val30_out[5]
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.152     5.746 f  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[7].y_a_val_reg[7][5]_i_2/O
                         net (fo=1, routed)           0.710     6.456    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].y_a_val_reg_reg[7][6]_0
    SLICE_X43Y64         LUT4 (Prop_lut4_I0_O)        0.063     6.519 f  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].y_a_val_reg[7][5]_i_1/O
                         net (fo=2, routed)           0.446     6.966    design_1_i/homography_latest_0/inst/doLookUpInst/data7[5]
    SLICE_X41Y64         LUT6 (Prop_lut6_I1_O)        0.165     7.131 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_64/O
                         net (fo=2, routed)           0.586     7.716    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_64_n_0
    SLICE_X38Y65         LUT5 (Prop_lut5_I1_O)        0.053     7.769 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_35/O
                         net (fo=8, routed)           0.477     8.246    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_35_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I5_O)        0.053     8.299 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_7/O
                         net (fo=1, routed)           0.391     8.691    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_7_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     8.993 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.993    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     9.206 r  design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q_reg[0]_i_25/O[1]
                         net (fo=1, routed)           0.380     9.586    design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b21_out[13]
    SLICE_X36Y65         LUT5 (Prop_lut5_I0_O)        0.152     9.738 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[0]_i_14/O
                         net (fo=24, routed)          0.549    10.287    design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b[15]
    SLICE_X35Y67         LUT2 (Prop_lut2_I1_O)        0.053    10.340 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[5]_i_5/O
                         net (fo=1, routed)           0.000    10.340    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[5]_i_5_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.302    10.642 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[5]_i_2/CO[1]
                         net (fo=3, routed)           0.622    11.264    design_1_i/homography_latest_0/inst/doLookUpInst/flag214_out
    SLICE_X38Y71         LUT5 (Prop_lut5_I1_O)        0.152    11.416 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_17/O
                         net (fo=1, routed)           0.561    11.977    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_17_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I0_O)        0.053    12.030 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_15/O
                         net (fo=1, routed)           0.136    12.166    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_15_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I1_O)        0.053    12.219 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_8/O
                         net (fo=1, routed)           0.354    12.573    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_8_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.053    12.626 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_2/O
                         net (fo=21, routed)          0.407    13.033    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_2_n_0
    SLICE_X37Y70         LUT5 (Prop_lut5_I1_O)        0.053    13.086 r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].flag_reg[7]_i_3/O
                         net (fo=8, routed)           0.537    13.623    design_1_i/homography_latest_0/inst/doLookUpInst_n_10
    SLICE_X30Y70         LUT6 (Prop_lut6_I3_O)        0.053    13.676 r  design_1_i/homography_latest_0/inst/genblk2[7].flag_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.676    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA_reg[0]_rep__0_0
    SLICE_X30Y70         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].flag_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         1.332    14.032    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X30Y70         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].flag_reg_reg[7]/C
                         clock pessimism              0.010    14.042    
                         clock uncertainty           -0.104    13.938    
    SLICE_X30Y70         FDSE (Setup_fdse_C_D)        0.072    14.010    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].flag_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.010    
                         arrival time                         -13.676    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[1].flag_reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.908ns  (logic 3.735ns (31.364%)  route 8.173ns (68.636%))
  Logic Levels:           20  (CARRY4=5 LUT2=2 LUT4=1 LUT5=3 LUT6=8 RAMB36E1=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 13.973 - 12.698 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         1.670     1.672    design_1_i/homography_latest_0/inst/lut_bram_inst/clk
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.870     2.542 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.607    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0_n_0
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.361     2.968 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_0/DOADO[0]
                         net (fo=2, routed)           1.273     4.240    design_1_i/homography_latest_0/inst/lut_offsets_inst/doa[0]
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.053     4.293 r  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[7].y_a_val_reg[7][3]_i_14/O
                         net (fo=1, routed)           0.000     4.293    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_67[0]
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     4.606 r  design_1_i/homography_latest_0/inst/lut_bram_inst/genblk2[7].y_a_val_reg_reg[7][3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.606    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1_2_1[0]
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.819 f  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[7].y_a_val_reg_reg[7][7]_i_4/O[1]
                         net (fo=2, routed)           0.775     5.594    design_1_i/homography_latest_0/inst/lut_offsets_inst/doLookUpInst/y_a_val30_out[5]
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.152     5.746 f  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[7].y_a_val_reg[7][5]_i_2/O
                         net (fo=1, routed)           0.710     6.456    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].y_a_val_reg_reg[7][6]_0
    SLICE_X43Y64         LUT4 (Prop_lut4_I0_O)        0.063     6.519 f  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].y_a_val_reg[7][5]_i_1/O
                         net (fo=2, routed)           0.446     6.966    design_1_i/homography_latest_0/inst/doLookUpInst/data7[5]
    SLICE_X41Y64         LUT6 (Prop_lut6_I1_O)        0.165     7.131 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_64/O
                         net (fo=2, routed)           0.586     7.716    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_64_n_0
    SLICE_X38Y65         LUT5 (Prop_lut5_I1_O)        0.053     7.769 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_35/O
                         net (fo=8, routed)           0.477     8.246    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_35_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I5_O)        0.053     8.299 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_7/O
                         net (fo=1, routed)           0.391     8.691    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_7_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     8.993 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.993    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     9.206 r  design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q_reg[0]_i_25/O[1]
                         net (fo=1, routed)           0.380     9.586    design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b21_out[13]
    SLICE_X36Y65         LUT5 (Prop_lut5_I0_O)        0.152     9.738 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[0]_i_14/O
                         net (fo=24, routed)          0.549    10.287    design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b[15]
    SLICE_X35Y67         LUT2 (Prop_lut2_I1_O)        0.053    10.340 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[5]_i_5/O
                         net (fo=1, routed)           0.000    10.340    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[5]_i_5_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.302    10.642 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[5]_i_2/CO[1]
                         net (fo=3, routed)           0.622    11.264    design_1_i/homography_latest_0/inst/doLookUpInst/flag214_out
    SLICE_X38Y71         LUT5 (Prop_lut5_I1_O)        0.152    11.416 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_17/O
                         net (fo=1, routed)           0.561    11.977    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_17_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I0_O)        0.053    12.030 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_15/O
                         net (fo=1, routed)           0.136    12.166    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_15_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I1_O)        0.053    12.219 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_8/O
                         net (fo=1, routed)           0.354    12.573    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_8_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.053    12.626 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_2/O
                         net (fo=21, routed)          0.513    13.138    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_2_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I2_O)        0.053    13.191 r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[1].flag_reg[1]_i_3/O
                         net (fo=1, routed)           0.336    13.527    design_1_i/homography_latest_0/inst/doLookUpInst_n_13
    SLICE_X39Y71         LUT6 (Prop_lut6_I4_O)        0.053    13.580 r  design_1_i/homography_latest_0/inst/genblk2[1].flag_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.580    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA_reg[0]_rep__0_6
    SLICE_X39Y71         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[1].flag_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         1.273    13.973    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X39Y71         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[1].flag_reg_reg[1]/C
                         clock pessimism              0.010    13.983    
                         clock uncertainty           -0.104    13.879    
    SLICE_X39Y71         FDSE (Setup_fdse_C_D)        0.035    13.914    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[1].flag_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.914    
                         arrival time                         -13.580    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.890ns  (logic 3.735ns (31.413%)  route 8.155ns (68.587%))
  Logic Levels:           20  (CARRY4=5 LUT2=2 LUT4=1 LUT5=3 LUT6=8 RAMB36E1=1)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 13.972 - 12.698 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         1.670     1.672    design_1_i/homography_latest_0/inst/lut_bram_inst/clk
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.870     2.542 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.607    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0_n_0
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.361     2.968 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_0/DOADO[0]
                         net (fo=2, routed)           1.273     4.240    design_1_i/homography_latest_0/inst/lut_offsets_inst/doa[0]
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.053     4.293 r  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[7].y_a_val_reg[7][3]_i_14/O
                         net (fo=1, routed)           0.000     4.293    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_67[0]
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     4.606 r  design_1_i/homography_latest_0/inst/lut_bram_inst/genblk2[7].y_a_val_reg_reg[7][3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.606    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1_2_1[0]
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.819 f  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[7].y_a_val_reg_reg[7][7]_i_4/O[1]
                         net (fo=2, routed)           0.775     5.594    design_1_i/homography_latest_0/inst/lut_offsets_inst/doLookUpInst/y_a_val30_out[5]
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.152     5.746 f  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[7].y_a_val_reg[7][5]_i_2/O
                         net (fo=1, routed)           0.710     6.456    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].y_a_val_reg_reg[7][6]_0
    SLICE_X43Y64         LUT4 (Prop_lut4_I0_O)        0.063     6.519 f  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].y_a_val_reg[7][5]_i_1/O
                         net (fo=2, routed)           0.446     6.966    design_1_i/homography_latest_0/inst/doLookUpInst/data7[5]
    SLICE_X41Y64         LUT6 (Prop_lut6_I1_O)        0.165     7.131 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_64/O
                         net (fo=2, routed)           0.586     7.716    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_64_n_0
    SLICE_X38Y65         LUT5 (Prop_lut5_I1_O)        0.053     7.769 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_35/O
                         net (fo=8, routed)           0.477     8.246    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_35_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I5_O)        0.053     8.299 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_7/O
                         net (fo=1, routed)           0.391     8.691    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_7_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     8.993 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.993    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     9.206 r  design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q_reg[0]_i_25/O[1]
                         net (fo=1, routed)           0.380     9.586    design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b21_out[13]
    SLICE_X36Y65         LUT5 (Prop_lut5_I0_O)        0.152     9.738 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[0]_i_14/O
                         net (fo=24, routed)          0.549    10.287    design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b[15]
    SLICE_X35Y67         LUT2 (Prop_lut2_I1_O)        0.053    10.340 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[5]_i_5/O
                         net (fo=1, routed)           0.000    10.340    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[5]_i_5_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.302    10.642 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[5]_i_2/CO[1]
                         net (fo=3, routed)           0.622    11.264    design_1_i/homography_latest_0/inst/doLookUpInst/flag214_out
    SLICE_X38Y71         LUT5 (Prop_lut5_I1_O)        0.152    11.416 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_17/O
                         net (fo=1, routed)           0.561    11.977    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_17_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I0_O)        0.053    12.030 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_15/O
                         net (fo=1, routed)           0.136    12.166    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_15_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I1_O)        0.053    12.219 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_8/O
                         net (fo=1, routed)           0.354    12.573    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_8_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.053    12.626 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_2/O
                         net (fo=21, routed)          0.531    13.157    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_2_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I1_O)        0.053    13.210 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX[0]_i_2/O
                         net (fo=1, routed)           0.299    13.509    design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX[0]_i_2_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I0_O)        0.053    13.562 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX[0]_i_1/O
                         net (fo=1, routed)           0.000    13.562    design_1_i/homography_latest_0/inst/doLookUpInst/next_state_GPX[0]
    SLICE_X41Y71         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         1.272    13.972    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X41Y71         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX_reg[0]/C
                         clock pessimism              0.010    13.982    
                         clock uncertainty           -0.104    13.878    
    SLICE_X41Y71         FDSE (Setup_fdse_C_D)        0.034    13.912    design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX_reg[0]
  -------------------------------------------------------------------
                         required time                         13.912    
                         arrival time                         -13.562    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[2].flag_reg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.817ns  (logic 3.735ns (31.608%)  route 8.082ns (68.392%))
  Logic Levels:           20  (CARRY4=5 LUT2=2 LUT4=1 LUT5=3 LUT6=8 RAMB36E1=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 13.974 - 12.698 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         1.670     1.672    design_1_i/homography_latest_0/inst/lut_bram_inst/clk
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.870     2.542 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.607    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0_n_0
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.361     2.968 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_0/DOADO[0]
                         net (fo=2, routed)           1.273     4.240    design_1_i/homography_latest_0/inst/lut_offsets_inst/doa[0]
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.053     4.293 r  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[7].y_a_val_reg[7][3]_i_14/O
                         net (fo=1, routed)           0.000     4.293    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_67[0]
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     4.606 r  design_1_i/homography_latest_0/inst/lut_bram_inst/genblk2[7].y_a_val_reg_reg[7][3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.606    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1_2_1[0]
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.819 f  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[7].y_a_val_reg_reg[7][7]_i_4/O[1]
                         net (fo=2, routed)           0.775     5.594    design_1_i/homography_latest_0/inst/lut_offsets_inst/doLookUpInst/y_a_val30_out[5]
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.152     5.746 f  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[7].y_a_val_reg[7][5]_i_2/O
                         net (fo=1, routed)           0.710     6.456    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].y_a_val_reg_reg[7][6]_0
    SLICE_X43Y64         LUT4 (Prop_lut4_I0_O)        0.063     6.519 f  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].y_a_val_reg[7][5]_i_1/O
                         net (fo=2, routed)           0.446     6.966    design_1_i/homography_latest_0/inst/doLookUpInst/data7[5]
    SLICE_X41Y64         LUT6 (Prop_lut6_I1_O)        0.165     7.131 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_64/O
                         net (fo=2, routed)           0.586     7.716    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_64_n_0
    SLICE_X38Y65         LUT5 (Prop_lut5_I1_O)        0.053     7.769 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_35/O
                         net (fo=8, routed)           0.477     8.246    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_35_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I5_O)        0.053     8.299 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_7/O
                         net (fo=1, routed)           0.391     8.691    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_7_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     8.993 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.993    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     9.206 r  design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q_reg[0]_i_25/O[1]
                         net (fo=1, routed)           0.380     9.586    design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b21_out[13]
    SLICE_X36Y65         LUT5 (Prop_lut5_I0_O)        0.152     9.738 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[0]_i_14/O
                         net (fo=24, routed)          0.549    10.287    design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b[15]
    SLICE_X35Y67         LUT2 (Prop_lut2_I1_O)        0.053    10.340 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[5]_i_5/O
                         net (fo=1, routed)           0.000    10.340    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[5]_i_5_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.302    10.642 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[5]_i_2/CO[1]
                         net (fo=3, routed)           0.622    11.264    design_1_i/homography_latest_0/inst/doLookUpInst/flag214_out
    SLICE_X38Y71         LUT5 (Prop_lut5_I1_O)        0.152    11.416 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_17/O
                         net (fo=1, routed)           0.561    11.977    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_17_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I0_O)        0.053    12.030 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_15/O
                         net (fo=1, routed)           0.136    12.166    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_15_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I1_O)        0.053    12.219 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_8/O
                         net (fo=1, routed)           0.354    12.573    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_8_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.053    12.626 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_2/O
                         net (fo=21, routed)          0.484    13.110    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_2_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I2_O)        0.053    13.163 r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[2].flag_reg[2]_i_3/O
                         net (fo=1, routed)           0.273    13.435    design_1_i/homography_latest_0/inst/doLookUpInst_n_14
    SLICE_X39Y70         LUT6 (Prop_lut6_I4_O)        0.053    13.488 r  design_1_i/homography_latest_0/inst/genblk2[2].flag_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    13.488    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA_reg[0]_rep__0_5
    SLICE_X39Y70         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[2].flag_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         1.274    13.974    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X39Y70         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[2].flag_reg_reg[2]/C
                         clock pessimism              0.010    13.984    
                         clock uncertainty           -0.104    13.880    
    SLICE_X39Y70         FDSE (Setup_fdse_C_D)        0.034    13.914    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[2].flag_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.914    
                         arrival time                         -13.488    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].flag_reg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.841ns  (logic 3.735ns (31.542%)  route 8.106ns (68.458%))
  Logic Levels:           20  (CARRY4=5 LUT2=2 LUT4=1 LUT5=4 LUT6=7 RAMB36E1=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 13.974 - 12.698 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         1.670     1.672    design_1_i/homography_latest_0/inst/lut_bram_inst/clk
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.870     2.542 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.607    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0_n_0
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.361     2.968 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_0/DOADO[0]
                         net (fo=2, routed)           1.273     4.240    design_1_i/homography_latest_0/inst/lut_offsets_inst/doa[0]
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.053     4.293 r  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[7].y_a_val_reg[7][3]_i_14/O
                         net (fo=1, routed)           0.000     4.293    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_67[0]
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     4.606 r  design_1_i/homography_latest_0/inst/lut_bram_inst/genblk2[7].y_a_val_reg_reg[7][3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.606    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1_2_1[0]
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.819 f  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[7].y_a_val_reg_reg[7][7]_i_4/O[1]
                         net (fo=2, routed)           0.775     5.594    design_1_i/homography_latest_0/inst/lut_offsets_inst/doLookUpInst/y_a_val30_out[5]
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.152     5.746 f  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[7].y_a_val_reg[7][5]_i_2/O
                         net (fo=1, routed)           0.710     6.456    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].y_a_val_reg_reg[7][6]_0
    SLICE_X43Y64         LUT4 (Prop_lut4_I0_O)        0.063     6.519 f  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].y_a_val_reg[7][5]_i_1/O
                         net (fo=2, routed)           0.446     6.966    design_1_i/homography_latest_0/inst/doLookUpInst/data7[5]
    SLICE_X41Y64         LUT6 (Prop_lut6_I1_O)        0.165     7.131 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_64/O
                         net (fo=2, routed)           0.586     7.716    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_64_n_0
    SLICE_X38Y65         LUT5 (Prop_lut5_I1_O)        0.053     7.769 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_35/O
                         net (fo=8, routed)           0.477     8.246    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_35_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I5_O)        0.053     8.299 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_7/O
                         net (fo=1, routed)           0.391     8.691    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_7_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     8.993 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.993    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     9.206 r  design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q_reg[0]_i_25/O[1]
                         net (fo=1, routed)           0.380     9.586    design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b21_out[13]
    SLICE_X36Y65         LUT5 (Prop_lut5_I0_O)        0.152     9.738 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[0]_i_14/O
                         net (fo=24, routed)          0.549    10.287    design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b[15]
    SLICE_X35Y67         LUT2 (Prop_lut2_I1_O)        0.053    10.340 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[5]_i_5/O
                         net (fo=1, routed)           0.000    10.340    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[5]_i_5_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.302    10.642 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[5]_i_2/CO[1]
                         net (fo=3, routed)           0.622    11.264    design_1_i/homography_latest_0/inst/doLookUpInst/flag214_out
    SLICE_X38Y71         LUT5 (Prop_lut5_I1_O)        0.152    11.416 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_17/O
                         net (fo=1, routed)           0.561    11.977    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_17_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I0_O)        0.053    12.030 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_15/O
                         net (fo=1, routed)           0.136    12.166    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_15_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I1_O)        0.053    12.219 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_8/O
                         net (fo=1, routed)           0.354    12.573    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_8_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.053    12.626 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_2/O
                         net (fo=21, routed)          0.407    13.033    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_2_n_0
    SLICE_X37Y70         LUT5 (Prop_lut5_I1_O)        0.053    13.086 r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].flag_reg[7]_i_3/O
                         net (fo=8, routed)           0.374    13.460    design_1_i/homography_latest_0/inst/doLookUpInst_n_10
    SLICE_X38Y70         LUT6 (Prop_lut6_I3_O)        0.053    13.513 r  design_1_i/homography_latest_0/inst/genblk2[3].flag_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.513    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA_reg[0]_rep__0_4
    SLICE_X38Y70         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].flag_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         1.274    13.974    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X38Y70         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].flag_reg_reg[3]/C
                         clock pessimism              0.010    13.984    
                         clock uncertainty           -0.104    13.880    
    SLICE_X38Y70         FDSE (Setup_fdse_C_D)        0.073    13.953    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].flag_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.953    
                         arrival time                         -13.513    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[6].flag_reg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.783ns  (logic 3.735ns (31.697%)  route 8.048ns (68.303%))
  Logic Levels:           20  (CARRY4=5 LUT2=2 LUT4=1 LUT5=3 LUT6=8 RAMB36E1=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 13.973 - 12.698 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         1.670     1.672    design_1_i/homography_latest_0/inst/lut_bram_inst/clk
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.870     2.542 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.607    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0_n_0
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.361     2.968 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_0/DOADO[0]
                         net (fo=2, routed)           1.273     4.240    design_1_i/homography_latest_0/inst/lut_offsets_inst/doa[0]
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.053     4.293 r  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[7].y_a_val_reg[7][3]_i_14/O
                         net (fo=1, routed)           0.000     4.293    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_67[0]
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     4.606 r  design_1_i/homography_latest_0/inst/lut_bram_inst/genblk2[7].y_a_val_reg_reg[7][3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.606    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1_2_1[0]
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.819 f  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[7].y_a_val_reg_reg[7][7]_i_4/O[1]
                         net (fo=2, routed)           0.775     5.594    design_1_i/homography_latest_0/inst/lut_offsets_inst/doLookUpInst/y_a_val30_out[5]
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.152     5.746 f  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[7].y_a_val_reg[7][5]_i_2/O
                         net (fo=1, routed)           0.710     6.456    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].y_a_val_reg_reg[7][6]_0
    SLICE_X43Y64         LUT4 (Prop_lut4_I0_O)        0.063     6.519 f  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].y_a_val_reg[7][5]_i_1/O
                         net (fo=2, routed)           0.446     6.966    design_1_i/homography_latest_0/inst/doLookUpInst/data7[5]
    SLICE_X41Y64         LUT6 (Prop_lut6_I1_O)        0.165     7.131 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_64/O
                         net (fo=2, routed)           0.586     7.716    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_64_n_0
    SLICE_X38Y65         LUT5 (Prop_lut5_I1_O)        0.053     7.769 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_35/O
                         net (fo=8, routed)           0.477     8.246    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_35_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I5_O)        0.053     8.299 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_7/O
                         net (fo=1, routed)           0.391     8.691    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_7_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     8.993 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.993    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     9.206 r  design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q_reg[0]_i_25/O[1]
                         net (fo=1, routed)           0.380     9.586    design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b21_out[13]
    SLICE_X36Y65         LUT5 (Prop_lut5_I0_O)        0.152     9.738 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[0]_i_14/O
                         net (fo=24, routed)          0.549    10.287    design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b[15]
    SLICE_X35Y67         LUT2 (Prop_lut2_I1_O)        0.053    10.340 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[5]_i_5/O
                         net (fo=1, routed)           0.000    10.340    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[5]_i_5_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.302    10.642 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[5]_i_2/CO[1]
                         net (fo=3, routed)           0.622    11.264    design_1_i/homography_latest_0/inst/doLookUpInst/flag214_out
    SLICE_X38Y71         LUT5 (Prop_lut5_I1_O)        0.152    11.416 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_17/O
                         net (fo=1, routed)           0.561    11.977    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_17_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I0_O)        0.053    12.030 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_15/O
                         net (fo=1, routed)           0.136    12.166    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_15_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I1_O)        0.053    12.219 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_8/O
                         net (fo=1, routed)           0.354    12.573    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_8_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.053    12.626 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_2/O
                         net (fo=21, routed)          0.431    13.056    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_2_n_0
    SLICE_X37Y71         LUT6 (Prop_lut6_I2_O)        0.053    13.109 r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[6].flag_reg[6]_i_3/O
                         net (fo=1, routed)           0.293    13.402    design_1_i/homography_latest_0/inst/doLookUpInst_n_18
    SLICE_X39Y71         LUT6 (Prop_lut6_I4_O)        0.053    13.455 r  design_1_i/homography_latest_0/inst/genblk2[6].flag_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    13.455    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA_reg[0]_rep__0_1
    SLICE_X39Y71         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[6].flag_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         1.273    13.973    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X39Y71         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[6].flag_reg_reg[6]/C
                         clock pessimism              0.010    13.983    
                         clock uncertainty           -0.104    13.879    
    SLICE_X39Y71         FDSE (Setup_fdse_C_D)        0.034    13.913    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[6].flag_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                         -13.455    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/doLookUpInst/stateCLA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.705ns  (logic 3.735ns (31.909%)  route 7.970ns (68.091%))
  Logic Levels:           20  (CARRY4=5 LUT2=2 LUT4=2 LUT5=3 LUT6=7 RAMB36E1=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 13.974 - 12.698 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         1.670     1.672    design_1_i/homography_latest_0/inst/lut_bram_inst/clk
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.870     2.542 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.607    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0_n_0
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.361     2.968 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_0/DOADO[0]
                         net (fo=2, routed)           1.273     4.240    design_1_i/homography_latest_0/inst/lut_offsets_inst/doa[0]
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.053     4.293 r  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[7].y_a_val_reg[7][3]_i_14/O
                         net (fo=1, routed)           0.000     4.293    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_67[0]
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     4.606 r  design_1_i/homography_latest_0/inst/lut_bram_inst/genblk2[7].y_a_val_reg_reg[7][3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.606    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1_2_1[0]
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.819 f  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[7].y_a_val_reg_reg[7][7]_i_4/O[1]
                         net (fo=2, routed)           0.775     5.594    design_1_i/homography_latest_0/inst/lut_offsets_inst/doLookUpInst/y_a_val30_out[5]
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.152     5.746 f  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[7].y_a_val_reg[7][5]_i_2/O
                         net (fo=1, routed)           0.710     6.456    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].y_a_val_reg_reg[7][6]_0
    SLICE_X43Y64         LUT4 (Prop_lut4_I0_O)        0.063     6.519 f  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].y_a_val_reg[7][5]_i_1/O
                         net (fo=2, routed)           0.446     6.966    design_1_i/homography_latest_0/inst/doLookUpInst/data7[5]
    SLICE_X41Y64         LUT6 (Prop_lut6_I1_O)        0.165     7.131 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_64/O
                         net (fo=2, routed)           0.586     7.716    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_64_n_0
    SLICE_X38Y65         LUT5 (Prop_lut5_I1_O)        0.053     7.769 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_35/O
                         net (fo=8, routed)           0.477     8.246    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_35_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I5_O)        0.053     8.299 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_7/O
                         net (fo=1, routed)           0.391     8.691    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_7_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     8.993 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.993    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     9.206 r  design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q_reg[0]_i_25/O[1]
                         net (fo=1, routed)           0.380     9.586    design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b21_out[13]
    SLICE_X36Y65         LUT5 (Prop_lut5_I0_O)        0.152     9.738 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[0]_i_14/O
                         net (fo=24, routed)          0.549    10.287    design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b[15]
    SLICE_X35Y67         LUT2 (Prop_lut2_I1_O)        0.053    10.340 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[5]_i_5/O
                         net (fo=1, routed)           0.000    10.340    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[5]_i_5_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.302    10.642 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[5]_i_2/CO[1]
                         net (fo=3, routed)           0.622    11.264    design_1_i/homography_latest_0/inst/doLookUpInst/flag214_out
    SLICE_X38Y71         LUT5 (Prop_lut5_I1_O)        0.152    11.416 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_17/O
                         net (fo=1, routed)           0.561    11.977    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_17_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I0_O)        0.053    12.030 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_15/O
                         net (fo=1, routed)           0.136    12.166    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_15_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I1_O)        0.053    12.219 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_8/O
                         net (fo=1, routed)           0.354    12.573    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_8_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.053    12.626 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_2/O
                         net (fo=21, routed)          0.329    12.955    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_2_n_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I1_O)        0.053    13.008 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateCLA[2]_i_2/O
                         net (fo=2, routed)           0.316    13.324    design_1_i/homography_latest_0/inst/doLookUpInst/stall_gla2up[0]
    SLICE_X40Y69         LUT6 (Prop_lut6_I1_O)        0.053    13.377 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateCLA[1]_i_1/O
                         net (fo=1, routed)           0.000    13.377    design_1_i/homography_latest_0/inst/doLookUpInst/stateCLA[1]_i_1_n_0
    SLICE_X40Y69         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/stateCLA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         1.274    13.974    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X40Y69         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/stateCLA_reg[1]/C
                         clock pessimism              0.010    13.984    
                         clock uncertainty           -0.104    13.880    
    SLICE_X40Y69         FDRE (Setup_fdre_C_D)        0.034    13.914    design_1_i/homography_latest_0/inst/doLookUpInst/stateCLA_reg[1]
  -------------------------------------------------------------------
                         required time                         13.914    
                         arrival time                         -13.377    
  -------------------------------------------------------------------
                         slack                                  0.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.156ns (41.432%)  route 0.221ns (58.568%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.752ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         0.535     0.537    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X33Y100        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDCE (Prop_fdce_C_Q)         0.100     0.637 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/Q
                         net (fo=2, routed)           0.165     0.802    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/p_1_out[1]
    SLICE_X32Y99         LUT4 (Prop_lut4_I0_O)        0.028     0.830 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_4/O
                         net (fo=1, routed)           0.056     0.886    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_4_n_0
    SLICE_X32Y99         LUT6 (Prop_lut6_I2_O)        0.028     0.914 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_1/O
                         net (fo=1, routed)           0.000     0.914    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X32Y99         FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         0.750     0.752    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X32Y99         FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.000     0.752    
    SLICE_X32Y99         FDPE (Hold_fdpe_C_D)         0.087     0.839    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[13]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.100ns (28.749%)  route 0.248ns (71.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         0.592     0.594    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X56Y48         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[13]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.100     0.694 r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[13]_rep__1/Q
                         net (fo=20, routed)          0.248     0.942    design_1_i/homography_latest_0/inst/lut_bram_inst/lut_ptr_reg[15]_rep__1[13]
    RAMB36_X3Y9          RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         0.851     0.853    design_1_i/homography_latest_0/inst/lut_bram_inst/clk
    RAMB36_X3Y9          RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_2/CLKARDCLK
                         clock pessimism             -0.188     0.665    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.848    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_2
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.118ns (35.616%)  route 0.213ns (64.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         0.535     0.537    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y100        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.118     0.655 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.213     0.868    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][0]
    RAMB18_X2Y40         RAMB18E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         0.774     0.776    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X2Y40         RAMB18E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.192     0.584    
    RAMB18_X2Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.767    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.118ns (35.045%)  route 0.219ns (64.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         0.535     0.537    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y100        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.118     0.655 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=4, routed)           0.219     0.874    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][1]
    RAMB18_X2Y40         RAMB18E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         0.774     0.776    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X2Y40         RAMB18E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.192     0.584    
    RAMB18_X2Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.767    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         0.535     0.537    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X33Y100        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDCE (Prop_fdce_C_Q)         0.100     0.637 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     0.692    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X33Y100        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         0.741     0.743    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X33Y100        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.206     0.537    
    SLICE_X33Y100        FDCE (Hold_fdce_C_D)         0.047     0.584    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.584    
                         arrival time                           0.692    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         0.535     0.537    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X33Y101        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDCE (Prop_fdce_C_Q)         0.100     0.637 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     0.692    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X33Y101        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         0.741     0.743    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X33Y101        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.206     0.537    
    SLICE_X33Y101        FDCE (Hold_fdce_C_D)         0.047     0.584    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.584    
                         arrival time                           0.692    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         0.535     0.537    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X33Y101        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDCE (Prop_fdce_C_Q)         0.100     0.637 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     0.692    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X33Y101        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         0.741     0.743    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X33Y101        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.206     0.537    
    SLICE_X33Y101        FDCE (Hold_fdce_C_D)         0.047     0.584    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.584    
                         arrival time                           0.692    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         0.530     0.532    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X45Y110        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y110        FDRE (Prop_fdre_C_Q)         0.100     0.632 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     0.687    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/D
    SLICE_X45Y110        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         0.736     0.738    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X45Y110        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.206     0.532    
    SLICE_X45Y110        FDRE (Hold_fdre_C_D)         0.047     0.579    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.579    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         0.535     0.537    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X33Y101        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDCE (Prop_fdce_C_Q)         0.100     0.637 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     0.692    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[2]
    SLICE_X33Y101        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         0.741     0.743    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X33Y101        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.206     0.537    
    SLICE_X33Y101        FDCE (Hold_fdce_C_D)         0.044     0.581    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.581    
                         arrival time                           0.692    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_2/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.091ns (27.426%)  route 0.241ns (72.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         0.592     0.594    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X56Y48         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.091     0.685 r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[2]_rep__2/Q
                         net (fo=19, routed)          0.241     0.926    design_1_i/homography_latest_0/inst/lut_bram_inst/lut_ptr_reg[15]_rep__1[2]
    RAMB36_X3Y9          RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_2/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         0.851     0.853    design_1_i/homography_latest_0/inst/lut_bram_inst/clk
    RAMB36_X3Y9          RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_2/CLKARDCLK
                         clock pessimism             -0.188     0.665    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.147     0.812    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_2
  -------------------------------------------------------------------
                         required time                         -0.812    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 6.349 }
Period(ns):         12.698
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         12.698      10.247     RAMB36_X1Y4     design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         12.698      10.247     RAMB36_X2Y7     design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         12.698      10.247     RAMB36_X2Y9     design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         12.698      10.247     RAMB36_X5Y9     design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         12.698      10.247     RAMB36_X4Y4     design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         12.698      10.247     RAMB36_X4Y0     design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         12.698      10.247     RAMB36_X6Y9     design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         12.698      10.247     RAMB36_X6Y5     design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         12.698      10.247     RAMB36_X4Y6     design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         12.698      10.247     RAMB36_X3Y4     design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_17/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       12.698      147.302    PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         6.349       5.569      SLICE_X46Y109   design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         6.349       5.569      SLICE_X46Y109   design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.349       5.949      SLICE_X63Y114   design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.349       5.949      SLICE_X63Y114   design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         6.349       5.949      SLICE_X29Y65    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[2].addr_reg_reg[2][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         6.349       5.949      SLICE_X28Y66    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[2].addr_reg_reg[2][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         6.349       5.949      SLICE_X29Y66    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[2].addr_reg_reg[2][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         6.349       5.949      SLICE_X39Y66    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[5].addr_reg_reg[5][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         6.349       5.949      SLICE_X29Y66    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[5].addr_reg_reg[5][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.349       5.949      SLICE_X45Y110   design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         6.349       5.569      SLICE_X46Y109   design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         6.349       5.569      SLICE_X46Y109   design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.349       5.999      SLICE_X69Y115   design_1_i/bus_doubler_0/inst/out_data_temp_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.349       5.999      SLICE_X69Y115   design_1_i/bus_doubler_0/inst/out_data_temp_q_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.349       5.999      SLICE_X64Y114   design_1_i/bus_doubler_0/inst/out_data_temp_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.349       5.999      SLICE_X67Y115   design_1_i/bus_doubler_0/inst/out_data_temp_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.349       5.999      SLICE_X64Y114   design_1_i/bus_doubler_0/inst/out_data_temp_q_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.349       5.999      SLICE_X64Y114   design_1_i/bus_doubler_0/inst/out_data_temp_q_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.349       5.999      SLICE_X64Y114   design_1_i/bus_doubler_0/inst/out_data_temp_q_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.349       5.999      SLICE_X60Y70    design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.600         50.000      48.400     BUFGCTRL_X0Y6   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  diff_clock_clk_p
  To Clock:  diff_clock_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         diff_clock_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { diff_clock_clk_p }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/icontrol/REFCLK
Min Period  n/a     BUFG/I             n/a            1.600         5.000       3.400      BUFGCTRL_X0Y2    design_1_i/cameralink_to_axis_1/refclk_out_BUFG_inst/I
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/icontrol/REFCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       22.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.344ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.956ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.361ns (28.051%)  route 0.926ns (71.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 25.879 - 24.603 ) 
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        1.393     1.395    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y100        FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.308     1.703 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.444     2.147    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X36Y100        LUT2 (Prop_lut2_I1_O)        0.053     2.200 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.482     2.682    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X35Y101        FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        1.274    25.879    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y101        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.089    25.968    
                         clock uncertainty           -0.113    25.855    
    SLICE_X35Y101        FDPE (Recov_fdpe_C_PRE)     -0.217    25.638    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.638    
                         arrival time                          -2.682    
  -------------------------------------------------------------------
                         slack                                 22.956    

Slack (MET) :             22.956ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.361ns (28.051%)  route 0.926ns (71.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 25.879 - 24.603 ) 
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        1.393     1.395    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y100        FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.308     1.703 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.444     2.147    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X36Y100        LUT2 (Prop_lut2_I1_O)        0.053     2.200 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.482     2.682    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X35Y101        FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        1.274    25.879    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y101        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.089    25.968    
                         clock uncertainty           -0.113    25.855    
    SLICE_X35Y101        FDPE (Recov_fdpe_C_PRE)     -0.217    25.638    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.638    
                         arrival time                          -2.682    
  -------------------------------------------------------------------
                         slack                                 22.956    

Slack (MET) :             23.427ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.246ns (34.219%)  route 0.473ns (65.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 25.879 - 24.603 ) 
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        1.393     1.395    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X37Y102        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDPE (Prop_fdpe_C_Q)         0.246     1.641 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.473     2.114    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X37Y100        FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        1.274    25.879    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X37Y100        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.097    25.976    
                         clock uncertainty           -0.113    25.863    
    SLICE_X37Y100        FDPE (Recov_fdpe_C_PRE)     -0.322    25.541    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         25.541    
                         arrival time                          -2.114    
  -------------------------------------------------------------------
                         slack                                 23.427    

Slack (MET) :             23.432ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.282ns (39.835%)  route 0.426ns (60.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 25.879 - 24.603 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        1.394     1.396    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y102        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDPE (Prop_fdpe_C_Q)         0.282     1.678 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.426     2.104    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X34Y100        FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        1.274    25.879    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X34Y100        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.098    25.977    
                         clock uncertainty           -0.113    25.864    
    SLICE_X34Y100        FDPE (Recov_fdpe_C_PRE)     -0.328    25.536    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         25.536    
                         arrival time                          -2.104    
  -------------------------------------------------------------------
                         slack                                 23.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.107ns (39.641%)  route 0.163ns (60.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        0.535     0.537    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y102        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDPE (Prop_fdpe_C_Q)         0.107     0.644 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.163     0.807    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X34Y100        FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        0.741     0.743    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X34Y100        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.192     0.551    
    SLICE_X34Y100        FDPE (Remov_fdpe_C_PRE)     -0.088     0.463    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.463    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.091ns (33.346%)  route 0.182ns (66.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.742ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        0.535     0.537    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X37Y102        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDPE (Prop_fdpe_C_Q)         0.091     0.628 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.182     0.810    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X37Y100        FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        0.740     0.742    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X37Y100        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.191     0.551    
    SLICE_X37Y100        FDPE (Remov_fdpe_C_PRE)     -0.110     0.441    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.441    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.128ns (30.300%)  route 0.294ns (69.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        0.535     0.537    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X37Y100        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDPE (Prop_fdpe_C_Q)         0.100     0.637 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.102     0.739    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X36Y100        LUT2 (Prop_lut2_I0_O)        0.028     0.767 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.193     0.959    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X35Y101        FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        0.741     0.743    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y101        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.173     0.570    
    SLICE_X35Y101        FDPE (Remov_fdpe_C_PRE)     -0.072     0.498    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.128ns (30.300%)  route 0.294ns (69.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        0.535     0.537    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X37Y100        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDPE (Prop_fdpe_C_Q)         0.100     0.637 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.102     0.739    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X36Y100        LUT2 (Prop_lut2_I0_O)        0.028     0.767 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.193     0.959    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X35Y101        FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1474, routed)        0.741     0.743    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y101        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.173     0.570    
    SLICE_X35Y101        FDPE (Remov_fdpe_C_PRE)     -0.072     0.498    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.461    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.134ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.361ns (29.855%)  route 0.848ns (70.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 13.972 - 12.698 ) 
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         1.393     1.395    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y102        FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.308     1.703 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.443     2.146    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.053     2.199 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.405     2.604    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X32Y103        FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         1.272    13.972    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y103        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.098    14.070    
                         clock uncertainty           -0.104    13.966    
    SLICE_X32Y103        FDPE (Recov_fdpe_C_PRE)     -0.228    13.738    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.738    
                         arrival time                          -2.604    
  -------------------------------------------------------------------
                         slack                                 11.134    

Slack (MET) :             11.134ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.361ns (29.855%)  route 0.848ns (70.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 13.972 - 12.698 ) 
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         1.393     1.395    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y102        FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.308     1.703 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.443     2.146    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.053     2.199 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.405     2.604    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X32Y103        FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         1.272    13.972    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y103        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.098    14.070    
                         clock uncertainty           -0.104    13.966    
    SLICE_X32Y103        FDPE (Recov_fdpe_C_PRE)     -0.228    13.738    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.738    
                         arrival time                          -2.604    
  -------------------------------------------------------------------
                         slack                                 11.134    

Slack (MET) :             11.134ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.361ns (29.855%)  route 0.848ns (70.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 13.972 - 12.698 ) 
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         1.393     1.395    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y102        FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.308     1.703 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.443     2.146    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.053     2.199 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.405     2.604    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X32Y103        FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         1.272    13.972    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y103        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.098    14.070    
                         clock uncertainty           -0.104    13.966    
    SLICE_X32Y103        FDPE (Recov_fdpe_C_PRE)     -0.228    13.738    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.738    
                         arrival time                          -2.604    
  -------------------------------------------------------------------
                         slack                                 11.134    

Slack (MET) :             11.593ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.282ns (43.175%)  route 0.371ns (56.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 13.973 - 12.698 ) 
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         1.393     1.395    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y103        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDPE (Prop_fdpe_C_Q)         0.282     1.677 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.371     2.048    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X33Y102        FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         1.273    13.973    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y102        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.089    14.062    
                         clock uncertainty           -0.104    13.958    
    SLICE_X33Y102        FDPE (Recov_fdpe_C_PRE)     -0.317    13.641    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         13.641    
                         arrival time                          -2.048    
  -------------------------------------------------------------------
                         slack                                 11.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.107ns (42.603%)  route 0.144ns (57.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         0.534     0.536    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y103        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDPE (Prop_fdpe_C_Q)         0.107     0.643 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.144     0.787    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X33Y102        FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         0.741     0.743    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y102        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.173     0.570    
    SLICE_X33Y102        FDPE (Remov_fdpe_C_PRE)     -0.108     0.462    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.462    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.104%)  route 0.259ns (66.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.742ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         0.535     0.537    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y102        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDPE (Prop_fdpe_C_Q)         0.100     0.637 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.104     0.741    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X32Y102        LUT2 (Prop_lut2_I0_O)        0.028     0.769 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.155     0.924    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X32Y103        FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         0.740     0.742    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y103        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.192     0.550    
    SLICE_X32Y103        FDPE (Remov_fdpe_C_PRE)     -0.052     0.498    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.104%)  route 0.259ns (66.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.742ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         0.535     0.537    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y102        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDPE (Prop_fdpe_C_Q)         0.100     0.637 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.104     0.741    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X32Y102        LUT2 (Prop_lut2_I0_O)        0.028     0.769 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.155     0.924    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X32Y103        FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         0.740     0.742    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y103        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.192     0.550    
    SLICE_X32Y103        FDPE (Remov_fdpe_C_PRE)     -0.052     0.498    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.104%)  route 0.259ns (66.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.742ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         0.535     0.537    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y102        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDPE (Prop_fdpe_C_Q)         0.100     0.637 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.104     0.741    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X32Y102        LUT2 (Prop_lut2_I0_O)        0.028     0.769 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.155     0.924    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X32Y103        FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=795, routed)         0.740     0.742    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y103        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.192     0.550    
    SLICE_X32Y103        FDPE (Remov_fdpe_C_PRE)     -0.052     0.498    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.426    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_mmcmout_x1
  To Clock:  rx_mmcmout_x1

Setup :            0  Failing Endpoints,  Worst Slack       29.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.193ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/PRE
                            (recovery check against rising-edge clock rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        1.229ns  (logic 0.322ns (26.198%)  route 0.907ns (73.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.522ns = ( 45.632 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 14.644 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.501    14.644    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/s_state_reg[0]
    SLICE_X3Y75          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.269    14.913 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/Q
                         net (fo=32, routed)          0.500    15.413    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.053    15.466 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/local_reset_i_2/O
                         net (fo=2, routed)           0.407    15.873    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_rx_mmcm_lckd_int_reg
    SLICE_X4Y75          FDPE                                         f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.394    45.632    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/c_delay_in_reg[4]_0
    SLICE_X4Y75          FDPE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/C
                         clock pessimism             -0.244    45.388    
                         clock uncertainty           -0.093    45.295    
    SLICE_X4Y75          FDPE (Recov_fdpe_C_PRE)     -0.228    45.067    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg
  -------------------------------------------------------------------
                         required time                         45.067    
                         arrival time                         -15.873    
  -------------------------------------------------------------------
                         slack                                 29.193    

Slack (MET) :             29.193ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/local_reset_reg/PRE
                            (recovery check against rising-edge clock rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        1.229ns  (logic 0.322ns (26.198%)  route 0.907ns (73.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.522ns = ( 45.632 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 14.644 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.501    14.644    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/s_state_reg[0]
    SLICE_X3Y75          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.269    14.913 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/Q
                         net (fo=32, routed)          0.500    15.413    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.053    15.466 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/local_reset_i_2/O
                         net (fo=2, routed)           0.407    15.873    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/not_rx_mmcm_lckd_int_reg
    SLICE_X4Y75          FDPE                                         f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/local_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.394    45.632    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/c_delay_in_reg[4]_0
    SLICE_X4Y75          FDPE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/local_reset_reg/C
                         clock pessimism             -0.244    45.388    
                         clock uncertainty           -0.093    45.295    
    SLICE_X4Y75          FDPE (Recov_fdpe_C_PRE)     -0.228    45.067    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/local_reset_reg
  -------------------------------------------------------------------
                         required time                         45.067    
                         arrival time                         -15.873    
  -------------------------------------------------------------------
                         slack                                 29.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/PRE
                            (removal check against rising-edge clock rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.446ns  (logic 0.146ns (32.704%)  route 0.300ns (67.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 15.738 - 15.384 ) 
    Source Clock Delay      (SCD):    0.161ns = ( 15.546 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.603    15.546    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/s_state_reg[0]
    SLICE_X0Y75          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.118    15.664 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/Q
                         net (fo=10, routed)          0.151    15.815    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg_n_0
    SLICE_X5Y75          LUT3 (Prop_lut3_I2_O)        0.028    15.843 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/local_reset_i_2/O
                         net (fo=2, routed)           0.149    15.992    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_rx_mmcm_lckd_int_reg
    SLICE_X4Y75          FDPE                                         f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.801    15.738    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/c_delay_in_reg[4]_0
    SLICE_X4Y75          FDPE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/C
                         clock pessimism             -0.163    15.576    
    SLICE_X4Y75          FDPE (Remov_fdpe_C_PRE)     -0.052    15.524    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg
  -------------------------------------------------------------------
                         required time                        -15.524    
                         arrival time                          15.992    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/local_reset_reg/PRE
                            (removal check against rising-edge clock rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.446ns  (logic 0.146ns (32.704%)  route 0.300ns (67.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 15.738 - 15.384 ) 
    Source Clock Delay      (SCD):    0.161ns = ( 15.546 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.603    15.546    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/s_state_reg[0]
    SLICE_X0Y75          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.118    15.664 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/Q
                         net (fo=10, routed)          0.151    15.815    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg_n_0
    SLICE_X5Y75          LUT3 (Prop_lut3_I2_O)        0.028    15.843 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/local_reset_i_2/O
                         net (fo=2, routed)           0.149    15.992    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/not_rx_mmcm_lckd_int_reg
    SLICE_X4Y75          FDPE                                         f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/local_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.801    15.738    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/c_delay_in_reg[4]_0
    SLICE_X4Y75          FDPE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/local_reset_reg/C
                         clock pessimism             -0.163    15.576    
    SLICE_X4Y75          FDPE (Remov_fdpe_C_PRE)     -0.052    15.524    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/local_reset_reg
  -------------------------------------------------------------------
                         required time                        -15.524    
                         arrival time                          15.992    
  -------------------------------------------------------------------
                         slack                                  0.468    





