(export (version "E")
  (design
    (source "D:\\soft_a\\verilog\\KiCadLogicalSchemeSimulator\\schemaParts\\jkTrigger\\test\\resources\\jkTrigger.kicad_sch")
    (date "26/08/2024 03:40:00")
    (tool "Eeschema 7.0.9")
    (sheet (number "1") (name "/") (tstamps "/")
      (title_block
        (title)
        (company)
        (rev)
        (date)
        (source "jkTrigger.kicad_sch")
        (comment (number "1") (value ""))
        (comment (number "2") (value ""))
        (comment (number "3") (value ""))
        (comment (number "4") (value ""))
        (comment (number "5") (value ""))
        (comment (number "6") (value ""))
        (comment (number "7") (value ""))
        (comment (number "8") (value ""))
        (comment (number "9") (value "")))))
  (components
    (comp (ref "C1")
      (value "OutPin")
      (libsource (lib "Tests") (part "OutPin") (description ""))
      (property (name "Sheetname") (value ""))
      (property (name "Sheetfile") (value "jkTrigger.kicad_sch"))
      (sheetpath (names "/") (tstamps "/"))
      (tstamps "b07be54f-d40f-454a-a483-354dd8025e4c"))
    (comp (ref "J1")
      (value "OutPin")
      (libsource (lib "Tests") (part "OutPin") (description ""))
      (property (name "Sheetname") (value ""))
      (property (name "Sheetfile") (value "jkTrigger.kicad_sch"))
      (sheetpath (names "/") (tstamps "/"))
      (tstamps "e705a69d-2e14-4396-ae22-fcd8646fcf00"))
    (comp (ref "K1")
      (value "OutPin")
      (libsource (lib "Tests") (part "OutPin") (description ""))
      (property (name "Sheetname") (value ""))
      (property (name "Sheetfile") (value "jkTrigger.kicad_sch"))
      (sheetpath (names "/") (tstamps "/"))
      (tstamps "6b67e16e-8d1c-4625-b2b9-27fbf8cefc52"))
    (comp (ref "Q1")
      (value "InPin")
      (libsource (lib "Tests") (part "InPin") (description ""))
      (property (name "Sheetname") (value ""))
      (property (name "Sheetfile") (value "jkTrigger.kicad_sch"))
      (sheetpath (names "/") (tstamps "/"))
      (tstamps "5f67e9cc-65fa-4dca-8c7a-7edfa23a88b4"))
    (comp (ref "R1")
      (value "OutPin")
      (libsource (lib "Tests") (part "OutPin") (description ""))
      (property (name "Sheetname") (value ""))
      (property (name "Sheetfile") (value "jkTrigger.kicad_sch"))
      (sheetpath (names "/") (tstamps "/"))
      (tstamps "5a4b65a8-c05f-47e6-8e35-280c93258e2f"))
    (comp (ref "S1")
      (value "OutPin")
      (libsource (lib "Tests") (part "OutPin") (description ""))
      (property (name "Sheetname") (value ""))
      (property (name "Sheetfile") (value "jkTrigger.kicad_sch"))
      (sheetpath (names "/") (tstamps "/"))
      (tstamps "5cf33bc0-7023-4e95-b47a-e700b4171ddc"))
    (comp (ref "U1")
      (value "4027")
      (datasheet "http://www.intersil.com/content/dam/Intersil/documents/cd40/cd4027bms.pdf")
      (libsource (lib "4xxx") (part "4027") (description "Dual JK FlipFlop, set & reset"))
      (property (name "Sheetname") (value ""))
      (property (name "Sheetfile") (value "jkTrigger.kicad_sch"))
      (property (name "ki_description") (value "Dual JK FlipFlop, set & reset"))
      (property (name "ki_keywords") (value "CMOS JK JKFF"))
      (sheetpath (names "/") (tstamps "/"))
      (tstamps "f2d51fcf-2d1a-489c-bee3-8c9d552554eb"))
    (comp (ref "~{Q}1")
      (value "InPin")
      (libsource (lib "Tests") (part "InPin") (description ""))
      (property (name "Sheetname") (value ""))
      (property (name "Sheetfile") (value "jkTrigger.kicad_sch"))
      (sheetpath (names "/") (tstamps "/"))
      (tstamps "7038e3cd-76b9-4ad1-b4af-7e209815a4a3")))
  (libparts
    (libpart (lib "4xxx") (part "4027")
      (description "Dual JK FlipFlop, set & reset")
      (docs "http://www.intersil.com/content/dam/Intersil/documents/cd40/cd4027bms.pdf")
      (footprints
        (fp "DIP*W7.62mm*")
        (fp "SOIC*3.9x9.9mm*P1.27mm*")
        (fp "TSSOP*4.4x5mm*P0.65mm*"))
      (fields
        (field (name "Reference") "U")
        (field (name "Value") "4027")
        (field (name "Datasheet") "http://www.intersil.com/content/dam/Intersil/documents/cd40/cd4027bms.pdf"))
      (pins
        (pin (num "1") (name "Q") (type "output"))
        (pin (num "2") (name "~{Q}") (type "output"))
        (pin (num "3") (name "C") (type "input"))
        (pin (num "4") (name "R") (type "input"))
        (pin (num "5") (name "K") (type "input"))
        (pin (num "6") (name "J") (type "input"))
        (pin (num "7") (name "S") (type "input"))
        (pin (num "8") (name "VSS") (type "power_in"))
        (pin (num "9") (name "S") (type "input"))
        (pin (num "10") (name "J") (type "input"))
        (pin (num "11") (name "K") (type "input"))
        (pin (num "12") (name "R") (type "input"))
        (pin (num "13") (name "C") (type "input"))
        (pin (num "14") (name "~{Q}") (type "output"))
        (pin (num "15") (name "Q") (type "output"))
        (pin (num "16") (name "VDD") (type "power_in"))))
    (libpart (lib "Tests") (part "InPin")
      (fields
        (field (name "Reference") "InPin")
        (field (name "Value") "InPin"))
      (pins
        (pin (num "1") (name "In") (type "input"))))
    (libpart (lib "Tests") (part "OutPin")
      (fields
        (field (name "Reference") "OutPin")
        (field (name "Value") "OutPin"))
      (pins
        (pin (num "1") (name "Out") (type "output")))))
  (libraries
    (library (logical "4xxx")
      (uri "C:\\Program Files\\KiCad\\7.0\\share\\kicad\\symbols\\/4xxx.kicad_sym"))
    (library (logical "Tests")
      (uri "D:/soft_a/verilog/kikad/Tests/Tests.kicad_sym")))
  (nets
    (net (code "1") (name "Net-(C1-Out)")
      (node (ref "C1") (pin "1") (pinfunction "Out") (pintype "output"))
      (node (ref "U1") (pin "3") (pinfunction "C") (pintype "input")))
    (net (code "2") (name "Net-(J1-Out)")
      (node (ref "J1") (pin "1") (pinfunction "Out") (pintype "output"))
      (node (ref "U1") (pin "6") (pinfunction "J") (pintype "input")))
    (net (code "3") (name "Net-(K1-Out)")
      (node (ref "K1") (pin "1") (pinfunction "Out") (pintype "output"))
      (node (ref "U1") (pin "5") (pinfunction "K") (pintype "input")))
    (net (code "4") (name "Net-(Q1-In)")
      (node (ref "Q1") (pin "1") (pinfunction "In") (pintype "input"))
      (node (ref "U1") (pin "1") (pinfunction "Q") (pintype "output")))
    (net (code "5") (name "Net-(R1-Out)")
      (node (ref "R1") (pin "1") (pinfunction "Out") (pintype "output"))
      (node (ref "U1") (pin "4") (pinfunction "R") (pintype "input")))
    (net (code "6") (name "Net-(S1-Out)")
      (node (ref "S1") (pin "1") (pinfunction "Out") (pintype "output"))
      (node (ref "U1") (pin "7") (pinfunction "S") (pintype "input")))
    (net (code "7") (name "Net-(U1A-~{Q})")
      (node (ref "U1") (pin "2") (pinfunction "~{Q}") (pintype "output"))
      (node (ref "~{Q}1") (pin "1") (pinfunction "In") (pintype "input")))))