$date
    Mon Apr 11 19:57:25 2022
$end
$version
    MyHDL 0.11
$end
$timescale
    1ns
$end

$scope module test_binaryDigit $end
$var reg 1 ! clk $end
$var reg 1 " i $end
$var reg 1 # load $end
$var reg 1 $ output $end
$scope module binaryDigit_0 $end
$var reg 1 ! clk $end
$var reg 1 " i $end
$var reg 1 # load $end
$var reg 1 $ output $end
$var reg 1 % clear $end
$var reg 1 & presset $end
$var reg 1 ' d $end
$var reg 1 ( q $end
$scope module dff_1 $end
$var reg 1 ! clk $end
$var reg 1 % clear $end
$var reg 1 ' d $end
$var reg 1 & presset $end
$var reg 1 ( q $end
$upscope $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
$end
#10
1!
#20
0!
#30
1!
1"
1#
1'
#40
0!
#50
1!
1(
1$
#55
0#
#60
0!
#70
1!
#80
0!
0"
1#
0'
#90
1!
0(
0$
#100
0!
0#
#110
1!
#120
0!
#130
1!
#140
0!
#150
1!
#160
0!
#170
1!
#180
0!
#190
1!
#200
0!
