<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Asgn3_Part2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CLA_16_bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CLA_16_bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CLA_16_bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CLA_16_bit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CLA_16_bit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CLA_16_bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CLA_16_bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CLA_16_bit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CLA_16_bit_envsettings.html"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CLA_16_bit_ripple.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CLA_16_bit_ripple.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CLA_16_bit_ripple.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CLA_16_bit_ripple.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CLA_16_bit_ripple.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CLA_16_bit_ripple.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CLA_16_bit_ripple.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CLA_16_bit_ripple.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CLA_16_bit_ripple_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CLA_16_bit_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CLA_16_bit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CLA_4_bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CLA_4_bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CLA_4_bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CLA_4_bit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CLA_4_bit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CLA_4_bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CLA_4_bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CLA_4_bit.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CLA_4_bit_augmented.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CLA_4_bit_augmented.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CLA_4_bit_augmented.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CLA_4_bit_augmented.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CLA_4_bit_augmented.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CLA_4_bit_augmented.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CLA_4_bit_augmented.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CLA_4_bit_augmented.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CLA_4_bit_augmented_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CLA_4_bit_augmented_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CLA_4_bit_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CLA_4_bit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="carry_look_ahead.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="carry_look_ahead.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="carry_look_ahead.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="carry_look_ahead.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="carry_look_ahead.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="carry_look_ahead.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="carry_look_ahead.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="carry_look_ahead.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="carry_look_ahead_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="carry_look_ahead_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="carry_look_ahead_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_CLA_16_bit_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_CLA_16_bit_ripple_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_CLA_4_bit_augmented_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_CLA_4_bit_augmented_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_CLA_4_bit_augmented_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_CLA_4_bit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_carry_look_ahead_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_carry_look_ahead_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_carry_look_ahead_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="wrapper_CLA_16_bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="wrapper_CLA_16_bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="wrapper_CLA_16_bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="wrapper_CLA_16_bit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="wrapper_CLA_16_bit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="wrapper_CLA_16_bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="wrapper_CLA_16_bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="wrapper_CLA_16_bit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="wrapper_CLA_16_bit_envsettings.html"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="wrapper_CLA_16_bit_ripple.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="wrapper_CLA_16_bit_ripple.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="wrapper_CLA_16_bit_ripple.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="wrapper_CLA_16_bit_ripple.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="wrapper_CLA_16_bit_ripple.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="wrapper_CLA_16_bit_ripple.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="wrapper_CLA_16_bit_ripple.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="wrapper_CLA_16_bit_ripple.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="wrapper_CLA_16_bit_ripple_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="wrapper_CLA_16_bit_ripple_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="wrapper_CLA_16_bit_ripple_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="wrapper_CLA_16_bit_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="wrapper_CLA_16_bit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="wrapper_CLA_4_bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="wrapper_CLA_4_bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="wrapper_CLA_4_bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="wrapper_CLA_4_bit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="wrapper_CLA_4_bit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="wrapper_CLA_4_bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="wrapper_CLA_4_bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="wrapper_CLA_4_bit.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="wrapper_CLA_4_bit_augmented.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="wrapper_CLA_4_bit_augmented.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="wrapper_CLA_4_bit_augmented.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="wrapper_CLA_4_bit_augmented.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="wrapper_CLA_4_bit_augmented.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="wrapper_CLA_4_bit_augmented.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="wrapper_CLA_4_bit_augmented.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="wrapper_CLA_4_bit_augmented.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="wrapper_CLA_4_bit_augmented_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="wrapper_CLA_4_bit_augmented_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="wrapper_CLA_4_bit_augmented_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="wrapper_CLA_4_bit_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="wrapper_CLA_4_bit_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="wrapper_CLA_4_bit_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1661940857" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1661940857">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1661941661" xil_pn:in_ck="9179442490530173147" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1661941661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CLA_16_bit.v"/>
      <outfile xil_pn:name="CLA_16_bit_ripple.v"/>
      <outfile xil_pn:name="CLA_4_bit.v"/>
      <outfile xil_pn:name="CLA_4_bit_augmented.v"/>
      <outfile xil_pn:name="carry_look_ahead.v"/>
      <outfile xil_pn:name="tb_CLA_16_bit.v"/>
      <outfile xil_pn:name="tb_CLA_16_bit_ripple.v"/>
      <outfile xil_pn:name="tb_CLA_4_bit.v"/>
      <outfile xil_pn:name="tb_CLA_4_bit_augmented.v"/>
      <outfile xil_pn:name="tb_carry_look_ahead.v"/>
    </transform>
    <transform xil_pn:end_ts="1661941661" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4511907604676746253" xil_pn:start_ts="1661941661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661941661" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1317244496062050961" xil_pn:start_ts="1661941661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661941413" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-558474532724265073" xil_pn:start_ts="1661941413">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1661941661" xil_pn:in_ck="9179442490530173147" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1661941661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CLA_16_bit.v"/>
      <outfile xil_pn:name="CLA_16_bit_ripple.v"/>
      <outfile xil_pn:name="CLA_4_bit.v"/>
      <outfile xil_pn:name="CLA_4_bit_augmented.v"/>
      <outfile xil_pn:name="carry_look_ahead.v"/>
      <outfile xil_pn:name="tb_CLA_16_bit.v"/>
      <outfile xil_pn:name="tb_CLA_16_bit_ripple.v"/>
      <outfile xil_pn:name="tb_CLA_4_bit.v"/>
      <outfile xil_pn:name="tb_CLA_4_bit_augmented.v"/>
      <outfile xil_pn:name="tb_carry_look_ahead.v"/>
    </transform>
    <transform xil_pn:end_ts="1661941663" xil_pn:in_ck="9179442490530173147" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4048104616762735179" xil_pn:start_ts="1661941661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_carry_look_ahead_beh.prj"/>
      <outfile xil_pn:name="tb_carry_look_ahead_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1661941663" xil_pn:in_ck="5005478879052366251" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7153801349717756456" xil_pn:start_ts="1661941663">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_carry_look_ahead_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1661940746" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1661940746">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1661943904" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2614012300752758897" xil_pn:start_ts="1661943904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661943904" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2214195728283103499" xil_pn:start_ts="1661943904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661943904" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1661943904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661943904" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6333245067514933647" xil_pn:start_ts="1661943904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661943904" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1661943904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661943904" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7658466230046777025" xil_pn:start_ts="1661943904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661943930" xil_pn:in_ck="5919483313666668071" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-881123840427849838" xil_pn:start_ts="1661943923">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CLA_4_bit_augmented.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="wrapper_CLA_4_bit_augmented.lso"/>
      <outfile xil_pn:name="wrapper_CLA_4_bit_augmented.ngc"/>
      <outfile xil_pn:name="wrapper_CLA_4_bit_augmented.ngr"/>
      <outfile xil_pn:name="wrapper_CLA_4_bit_augmented.prj"/>
      <outfile xil_pn:name="wrapper_CLA_4_bit_augmented.stx"/>
      <outfile xil_pn:name="wrapper_CLA_4_bit_augmented.syr"/>
      <outfile xil_pn:name="wrapper_CLA_4_bit_augmented.xst"/>
      <outfile xil_pn:name="wrapper_CLA_4_bit_augmented_xst.xrpt"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
