
microApi3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f844  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000404  0800f9dc  0800f9dc  0001f9dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fde0  0800fde0  000205e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800fde0  0800fde0  0001fde0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fde8  0800fde8  000205e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fde8  0800fde8  0001fde8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fdec  0800fdec  0001fdec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000005e8  20000000  0800fdf0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000046c4  200005e8  080103d8  000205e8  2**2
                  ALLOC
 10 ._user_heap_stack 00006004  20004cac  080103d8  00024cac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000205e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002250e  00000000  00000000  00020618  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004d77  00000000  00000000  00042b26  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001970  00000000  00000000  000478a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001720  00000000  00000000  00049210  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001cf20  00000000  00000000  0004a930  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001d818  00000000  00000000  00067850  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000967ff  00000000  00000000  00085068  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000fa  00000000  00000000  0011b867  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006e08  00000000  00000000  0011b964  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	200005e8 	.word	0x200005e8
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800f9c4 	.word	0x0800f9c4

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	200005ec 	.word	0x200005ec
 80001d4:	0800f9c4 	.word	0x0800f9c4

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2f>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ab8:	bf24      	itt	cs
 8000aba:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000abe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ac2:	d90d      	bls.n	8000ae0 <__aeabi_d2f+0x30>
 8000ac4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ac8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000acc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ad0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ad4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ad8:	bf08      	it	eq
 8000ada:	f020 0001 	biceq.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ae4:	d121      	bne.n	8000b2a <__aeabi_d2f+0x7a>
 8000ae6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aea:	bfbc      	itt	lt
 8000aec:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	4770      	bxlt	lr
 8000af2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000af6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000afa:	f1c2 0218 	rsb	r2, r2, #24
 8000afe:	f1c2 0c20 	rsb	ip, r2, #32
 8000b02:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b06:	fa20 f002 	lsr.w	r0, r0, r2
 8000b0a:	bf18      	it	ne
 8000b0c:	f040 0001 	orrne.w	r0, r0, #1
 8000b10:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b14:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b18:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b1c:	ea40 000c 	orr.w	r0, r0, ip
 8000b20:	fa23 f302 	lsr.w	r3, r3, r2
 8000b24:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b28:	e7cc      	b.n	8000ac4 <__aeabi_d2f+0x14>
 8000b2a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b2e:	d107      	bne.n	8000b40 <__aeabi_d2f+0x90>
 8000b30:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b34:	bf1e      	ittt	ne
 8000b36:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b3a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b3e:	4770      	bxne	lr
 8000b40:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b44:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b48:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop

08000b50 <__aeabi_uldivmod>:
 8000b50:	b953      	cbnz	r3, 8000b68 <__aeabi_uldivmod+0x18>
 8000b52:	b94a      	cbnz	r2, 8000b68 <__aeabi_uldivmod+0x18>
 8000b54:	2900      	cmp	r1, #0
 8000b56:	bf08      	it	eq
 8000b58:	2800      	cmpeq	r0, #0
 8000b5a:	bf1c      	itt	ne
 8000b5c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b60:	f04f 30ff 	movne.w	r0, #4294967295
 8000b64:	f000 b972 	b.w	8000e4c <__aeabi_idiv0>
 8000b68:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b6c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b70:	f000 f806 	bl	8000b80 <__udivmoddi4>
 8000b74:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b7c:	b004      	add	sp, #16
 8000b7e:	4770      	bx	lr

08000b80 <__udivmoddi4>:
 8000b80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b84:	9e08      	ldr	r6, [sp, #32]
 8000b86:	4604      	mov	r4, r0
 8000b88:	4688      	mov	r8, r1
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d14b      	bne.n	8000c26 <__udivmoddi4+0xa6>
 8000b8e:	428a      	cmp	r2, r1
 8000b90:	4615      	mov	r5, r2
 8000b92:	d967      	bls.n	8000c64 <__udivmoddi4+0xe4>
 8000b94:	fab2 f282 	clz	r2, r2
 8000b98:	b14a      	cbz	r2, 8000bae <__udivmoddi4+0x2e>
 8000b9a:	f1c2 0720 	rsb	r7, r2, #32
 8000b9e:	fa01 f302 	lsl.w	r3, r1, r2
 8000ba2:	fa20 f707 	lsr.w	r7, r0, r7
 8000ba6:	4095      	lsls	r5, r2
 8000ba8:	ea47 0803 	orr.w	r8, r7, r3
 8000bac:	4094      	lsls	r4, r2
 8000bae:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bb2:	0c23      	lsrs	r3, r4, #16
 8000bb4:	fbb8 f7fe 	udiv	r7, r8, lr
 8000bb8:	fa1f fc85 	uxth.w	ip, r5
 8000bbc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000bc0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bc4:	fb07 f10c 	mul.w	r1, r7, ip
 8000bc8:	4299      	cmp	r1, r3
 8000bca:	d909      	bls.n	8000be0 <__udivmoddi4+0x60>
 8000bcc:	18eb      	adds	r3, r5, r3
 8000bce:	f107 30ff 	add.w	r0, r7, #4294967295
 8000bd2:	f080 811b 	bcs.w	8000e0c <__udivmoddi4+0x28c>
 8000bd6:	4299      	cmp	r1, r3
 8000bd8:	f240 8118 	bls.w	8000e0c <__udivmoddi4+0x28c>
 8000bdc:	3f02      	subs	r7, #2
 8000bde:	442b      	add	r3, r5
 8000be0:	1a5b      	subs	r3, r3, r1
 8000be2:	b2a4      	uxth	r4, r4
 8000be4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000be8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000bec:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bf0:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bf4:	45a4      	cmp	ip, r4
 8000bf6:	d909      	bls.n	8000c0c <__udivmoddi4+0x8c>
 8000bf8:	192c      	adds	r4, r5, r4
 8000bfa:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bfe:	f080 8107 	bcs.w	8000e10 <__udivmoddi4+0x290>
 8000c02:	45a4      	cmp	ip, r4
 8000c04:	f240 8104 	bls.w	8000e10 <__udivmoddi4+0x290>
 8000c08:	3802      	subs	r0, #2
 8000c0a:	442c      	add	r4, r5
 8000c0c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c10:	eba4 040c 	sub.w	r4, r4, ip
 8000c14:	2700      	movs	r7, #0
 8000c16:	b11e      	cbz	r6, 8000c20 <__udivmoddi4+0xa0>
 8000c18:	40d4      	lsrs	r4, r2
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	e9c6 4300 	strd	r4, r3, [r6]
 8000c20:	4639      	mov	r1, r7
 8000c22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c26:	428b      	cmp	r3, r1
 8000c28:	d909      	bls.n	8000c3e <__udivmoddi4+0xbe>
 8000c2a:	2e00      	cmp	r6, #0
 8000c2c:	f000 80eb 	beq.w	8000e06 <__udivmoddi4+0x286>
 8000c30:	2700      	movs	r7, #0
 8000c32:	e9c6 0100 	strd	r0, r1, [r6]
 8000c36:	4638      	mov	r0, r7
 8000c38:	4639      	mov	r1, r7
 8000c3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c3e:	fab3 f783 	clz	r7, r3
 8000c42:	2f00      	cmp	r7, #0
 8000c44:	d147      	bne.n	8000cd6 <__udivmoddi4+0x156>
 8000c46:	428b      	cmp	r3, r1
 8000c48:	d302      	bcc.n	8000c50 <__udivmoddi4+0xd0>
 8000c4a:	4282      	cmp	r2, r0
 8000c4c:	f200 80fa 	bhi.w	8000e44 <__udivmoddi4+0x2c4>
 8000c50:	1a84      	subs	r4, r0, r2
 8000c52:	eb61 0303 	sbc.w	r3, r1, r3
 8000c56:	2001      	movs	r0, #1
 8000c58:	4698      	mov	r8, r3
 8000c5a:	2e00      	cmp	r6, #0
 8000c5c:	d0e0      	beq.n	8000c20 <__udivmoddi4+0xa0>
 8000c5e:	e9c6 4800 	strd	r4, r8, [r6]
 8000c62:	e7dd      	b.n	8000c20 <__udivmoddi4+0xa0>
 8000c64:	b902      	cbnz	r2, 8000c68 <__udivmoddi4+0xe8>
 8000c66:	deff      	udf	#255	; 0xff
 8000c68:	fab2 f282 	clz	r2, r2
 8000c6c:	2a00      	cmp	r2, #0
 8000c6e:	f040 808f 	bne.w	8000d90 <__udivmoddi4+0x210>
 8000c72:	1b49      	subs	r1, r1, r5
 8000c74:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c78:	fa1f f885 	uxth.w	r8, r5
 8000c7c:	2701      	movs	r7, #1
 8000c7e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c82:	0c23      	lsrs	r3, r4, #16
 8000c84:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c88:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8c:	fb08 f10c 	mul.w	r1, r8, ip
 8000c90:	4299      	cmp	r1, r3
 8000c92:	d907      	bls.n	8000ca4 <__udivmoddi4+0x124>
 8000c94:	18eb      	adds	r3, r5, r3
 8000c96:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c9a:	d202      	bcs.n	8000ca2 <__udivmoddi4+0x122>
 8000c9c:	4299      	cmp	r1, r3
 8000c9e:	f200 80cd 	bhi.w	8000e3c <__udivmoddi4+0x2bc>
 8000ca2:	4684      	mov	ip, r0
 8000ca4:	1a59      	subs	r1, r3, r1
 8000ca6:	b2a3      	uxth	r3, r4
 8000ca8:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cac:	fb0e 1410 	mls	r4, lr, r0, r1
 8000cb0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cb4:	fb08 f800 	mul.w	r8, r8, r0
 8000cb8:	45a0      	cmp	r8, r4
 8000cba:	d907      	bls.n	8000ccc <__udivmoddi4+0x14c>
 8000cbc:	192c      	adds	r4, r5, r4
 8000cbe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cc2:	d202      	bcs.n	8000cca <__udivmoddi4+0x14a>
 8000cc4:	45a0      	cmp	r8, r4
 8000cc6:	f200 80b6 	bhi.w	8000e36 <__udivmoddi4+0x2b6>
 8000cca:	4618      	mov	r0, r3
 8000ccc:	eba4 0408 	sub.w	r4, r4, r8
 8000cd0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cd4:	e79f      	b.n	8000c16 <__udivmoddi4+0x96>
 8000cd6:	f1c7 0c20 	rsb	ip, r7, #32
 8000cda:	40bb      	lsls	r3, r7
 8000cdc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000ce0:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ce4:	fa01 f407 	lsl.w	r4, r1, r7
 8000ce8:	fa20 f50c 	lsr.w	r5, r0, ip
 8000cec:	fa21 f30c 	lsr.w	r3, r1, ip
 8000cf0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000cf4:	4325      	orrs	r5, r4
 8000cf6:	fbb3 f9f8 	udiv	r9, r3, r8
 8000cfa:	0c2c      	lsrs	r4, r5, #16
 8000cfc:	fb08 3319 	mls	r3, r8, r9, r3
 8000d00:	fa1f fa8e 	uxth.w	sl, lr
 8000d04:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d08:	fb09 f40a 	mul.w	r4, r9, sl
 8000d0c:	429c      	cmp	r4, r3
 8000d0e:	fa02 f207 	lsl.w	r2, r2, r7
 8000d12:	fa00 f107 	lsl.w	r1, r0, r7
 8000d16:	d90b      	bls.n	8000d30 <__udivmoddi4+0x1b0>
 8000d18:	eb1e 0303 	adds.w	r3, lr, r3
 8000d1c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d20:	f080 8087 	bcs.w	8000e32 <__udivmoddi4+0x2b2>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f240 8084 	bls.w	8000e32 <__udivmoddi4+0x2b2>
 8000d2a:	f1a9 0902 	sub.w	r9, r9, #2
 8000d2e:	4473      	add	r3, lr
 8000d30:	1b1b      	subs	r3, r3, r4
 8000d32:	b2ad      	uxth	r5, r5
 8000d34:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d38:	fb08 3310 	mls	r3, r8, r0, r3
 8000d3c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d40:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d44:	45a2      	cmp	sl, r4
 8000d46:	d908      	bls.n	8000d5a <__udivmoddi4+0x1da>
 8000d48:	eb1e 0404 	adds.w	r4, lr, r4
 8000d4c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d50:	d26b      	bcs.n	8000e2a <__udivmoddi4+0x2aa>
 8000d52:	45a2      	cmp	sl, r4
 8000d54:	d969      	bls.n	8000e2a <__udivmoddi4+0x2aa>
 8000d56:	3802      	subs	r0, #2
 8000d58:	4474      	add	r4, lr
 8000d5a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d5e:	fba0 8902 	umull	r8, r9, r0, r2
 8000d62:	eba4 040a 	sub.w	r4, r4, sl
 8000d66:	454c      	cmp	r4, r9
 8000d68:	46c2      	mov	sl, r8
 8000d6a:	464b      	mov	r3, r9
 8000d6c:	d354      	bcc.n	8000e18 <__udivmoddi4+0x298>
 8000d6e:	d051      	beq.n	8000e14 <__udivmoddi4+0x294>
 8000d70:	2e00      	cmp	r6, #0
 8000d72:	d069      	beq.n	8000e48 <__udivmoddi4+0x2c8>
 8000d74:	ebb1 050a 	subs.w	r5, r1, sl
 8000d78:	eb64 0403 	sbc.w	r4, r4, r3
 8000d7c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d80:	40fd      	lsrs	r5, r7
 8000d82:	40fc      	lsrs	r4, r7
 8000d84:	ea4c 0505 	orr.w	r5, ip, r5
 8000d88:	e9c6 5400 	strd	r5, r4, [r6]
 8000d8c:	2700      	movs	r7, #0
 8000d8e:	e747      	b.n	8000c20 <__udivmoddi4+0xa0>
 8000d90:	f1c2 0320 	rsb	r3, r2, #32
 8000d94:	fa20 f703 	lsr.w	r7, r0, r3
 8000d98:	4095      	lsls	r5, r2
 8000d9a:	fa01 f002 	lsl.w	r0, r1, r2
 8000d9e:	fa21 f303 	lsr.w	r3, r1, r3
 8000da2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000da6:	4338      	orrs	r0, r7
 8000da8:	0c01      	lsrs	r1, r0, #16
 8000daa:	fbb3 f7fe 	udiv	r7, r3, lr
 8000dae:	fa1f f885 	uxth.w	r8, r5
 8000db2:	fb0e 3317 	mls	r3, lr, r7, r3
 8000db6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dba:	fb07 f308 	mul.w	r3, r7, r8
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	fa04 f402 	lsl.w	r4, r4, r2
 8000dc4:	d907      	bls.n	8000dd6 <__udivmoddi4+0x256>
 8000dc6:	1869      	adds	r1, r5, r1
 8000dc8:	f107 3cff 	add.w	ip, r7, #4294967295
 8000dcc:	d22f      	bcs.n	8000e2e <__udivmoddi4+0x2ae>
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d92d      	bls.n	8000e2e <__udivmoddi4+0x2ae>
 8000dd2:	3f02      	subs	r7, #2
 8000dd4:	4429      	add	r1, r5
 8000dd6:	1acb      	subs	r3, r1, r3
 8000dd8:	b281      	uxth	r1, r0
 8000dda:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dde:	fb0e 3310 	mls	r3, lr, r0, r3
 8000de2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000de6:	fb00 f308 	mul.w	r3, r0, r8
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d907      	bls.n	8000dfe <__udivmoddi4+0x27e>
 8000dee:	1869      	adds	r1, r5, r1
 8000df0:	f100 3cff 	add.w	ip, r0, #4294967295
 8000df4:	d217      	bcs.n	8000e26 <__udivmoddi4+0x2a6>
 8000df6:	428b      	cmp	r3, r1
 8000df8:	d915      	bls.n	8000e26 <__udivmoddi4+0x2a6>
 8000dfa:	3802      	subs	r0, #2
 8000dfc:	4429      	add	r1, r5
 8000dfe:	1ac9      	subs	r1, r1, r3
 8000e00:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e04:	e73b      	b.n	8000c7e <__udivmoddi4+0xfe>
 8000e06:	4637      	mov	r7, r6
 8000e08:	4630      	mov	r0, r6
 8000e0a:	e709      	b.n	8000c20 <__udivmoddi4+0xa0>
 8000e0c:	4607      	mov	r7, r0
 8000e0e:	e6e7      	b.n	8000be0 <__udivmoddi4+0x60>
 8000e10:	4618      	mov	r0, r3
 8000e12:	e6fb      	b.n	8000c0c <__udivmoddi4+0x8c>
 8000e14:	4541      	cmp	r1, r8
 8000e16:	d2ab      	bcs.n	8000d70 <__udivmoddi4+0x1f0>
 8000e18:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e1c:	eb69 020e 	sbc.w	r2, r9, lr
 8000e20:	3801      	subs	r0, #1
 8000e22:	4613      	mov	r3, r2
 8000e24:	e7a4      	b.n	8000d70 <__udivmoddi4+0x1f0>
 8000e26:	4660      	mov	r0, ip
 8000e28:	e7e9      	b.n	8000dfe <__udivmoddi4+0x27e>
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	e795      	b.n	8000d5a <__udivmoddi4+0x1da>
 8000e2e:	4667      	mov	r7, ip
 8000e30:	e7d1      	b.n	8000dd6 <__udivmoddi4+0x256>
 8000e32:	4681      	mov	r9, r0
 8000e34:	e77c      	b.n	8000d30 <__udivmoddi4+0x1b0>
 8000e36:	3802      	subs	r0, #2
 8000e38:	442c      	add	r4, r5
 8000e3a:	e747      	b.n	8000ccc <__udivmoddi4+0x14c>
 8000e3c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e40:	442b      	add	r3, r5
 8000e42:	e72f      	b.n	8000ca4 <__udivmoddi4+0x124>
 8000e44:	4638      	mov	r0, r7
 8000e46:	e708      	b.n	8000c5a <__udivmoddi4+0xda>
 8000e48:	4637      	mov	r7, r6
 8000e4a:	e6e9      	b.n	8000c20 <__udivmoddi4+0xa0>

08000e4c <__aeabi_idiv0>:
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop

08000e50 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0

  hcrc.Instance = CRC;
 8000e54:	4b06      	ldr	r3, [pc, #24]	; (8000e70 <MX_CRC_Init+0x20>)
 8000e56:	4a07      	ldr	r2, [pc, #28]	; (8000e74 <MX_CRC_Init+0x24>)
 8000e58:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000e5a:	4805      	ldr	r0, [pc, #20]	; (8000e70 <MX_CRC_Init+0x20>)
 8000e5c:	f001 fe08 	bl	8002a70 <HAL_CRC_Init>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d001      	beq.n	8000e6a <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000e66:	f001 f9b7 	bl	80021d8 <Error_Handler>
  }

}
 8000e6a:	bf00      	nop
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	20000674 	.word	0x20000674
 8000e74:	40023000 	.word	0x40023000

08000e78 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b085      	sub	sp, #20
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4a0b      	ldr	r2, [pc, #44]	; (8000eb4 <HAL_CRC_MspInit+0x3c>)
 8000e86:	4293      	cmp	r3, r2
 8000e88:	d10d      	bne.n	8000ea6 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	60fb      	str	r3, [r7, #12]
 8000e8e:	4b0a      	ldr	r3, [pc, #40]	; (8000eb8 <HAL_CRC_MspInit+0x40>)
 8000e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e92:	4a09      	ldr	r2, [pc, #36]	; (8000eb8 <HAL_CRC_MspInit+0x40>)
 8000e94:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000e98:	6313      	str	r3, [r2, #48]	; 0x30
 8000e9a:	4b07      	ldr	r3, [pc, #28]	; (8000eb8 <HAL_CRC_MspInit+0x40>)
 8000e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e9e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000ea2:	60fb      	str	r3, [r7, #12]
 8000ea4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000ea6:	bf00      	nop
 8000ea8:	3714      	adds	r7, #20
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop
 8000eb4:	40023000 	.word	0x40023000
 8000eb8:	40023800 	.word	0x40023800

08000ebc <write_register>:

//(1): Functions definitions
//-------------- Static Functions ---------------//
// Function(1): Write to register
static void write_register(uint8_t reg, uint8_t *data)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b084      	sub	sp, #16
 8000ec0:	af02      	add	r7, sp, #8
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	6039      	str	r1, [r7, #0]
 8000ec6:	71fb      	strb	r3, [r7, #7]
	iData[0] = reg;
 8000ec8:	4a09      	ldr	r2, [pc, #36]	; (8000ef0 <write_register+0x34>)
 8000eca:	79fb      	ldrb	r3, [r7, #7]
 8000ecc:	7013      	strb	r3, [r2, #0]
	iData[1] = data[0];
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	781a      	ldrb	r2, [r3, #0]
 8000ed2:	4b07      	ldr	r3, [pc, #28]	; (8000ef0 <write_register+0x34>)
 8000ed4:	705a      	strb	r2, [r3, #1]
	HAL_I2C_Master_Transmit(&i2cx, DAC_I2C_ADDR, iData, 2, 100);
 8000ed6:	2364      	movs	r3, #100	; 0x64
 8000ed8:	9300      	str	r3, [sp, #0]
 8000eda:	2302      	movs	r3, #2
 8000edc:	4a04      	ldr	r2, [pc, #16]	; (8000ef0 <write_register+0x34>)
 8000ede:	2194      	movs	r1, #148	; 0x94
 8000ee0:	4804      	ldr	r0, [pc, #16]	; (8000ef4 <write_register+0x38>)
 8000ee2:	f002 ff73 	bl	8003dcc <HAL_I2C_Master_Transmit>
	//HAL_I2C_Master_Transmit(&i2cx, DAC_I2C_ADDR, data, size, 100);
}
 8000ee6:	bf00      	nop
 8000ee8:	3708      	adds	r7, #8
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	20000608 	.word	0x20000608
 8000ef4:	2000060c 	.word	0x2000060c

08000ef8 <read_register>:
// Function(2): Read from register
static void read_register(uint8_t reg, uint8_t *data)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b084      	sub	sp, #16
 8000efc:	af02      	add	r7, sp, #8
 8000efe:	4603      	mov	r3, r0
 8000f00:	6039      	str	r1, [r7, #0]
 8000f02:	71fb      	strb	r3, [r7, #7]
	iData[0] = reg;
 8000f04:	4a0b      	ldr	r2, [pc, #44]	; (8000f34 <read_register+0x3c>)
 8000f06:	79fb      	ldrb	r3, [r7, #7]
 8000f08:	7013      	strb	r3, [r2, #0]
	HAL_I2C_Master_Transmit(&i2cx, DAC_I2C_ADDR, iData, 1, 100);
 8000f0a:	2364      	movs	r3, #100	; 0x64
 8000f0c:	9300      	str	r3, [sp, #0]
 8000f0e:	2301      	movs	r3, #1
 8000f10:	4a08      	ldr	r2, [pc, #32]	; (8000f34 <read_register+0x3c>)
 8000f12:	2194      	movs	r1, #148	; 0x94
 8000f14:	4808      	ldr	r0, [pc, #32]	; (8000f38 <read_register+0x40>)
 8000f16:	f002 ff59 	bl	8003dcc <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&i2cx, DAC_I2C_ADDR, data, 1, 100);
 8000f1a:	2364      	movs	r3, #100	; 0x64
 8000f1c:	9300      	str	r3, [sp, #0]
 8000f1e:	2301      	movs	r3, #1
 8000f20:	683a      	ldr	r2, [r7, #0]
 8000f22:	2194      	movs	r1, #148	; 0x94
 8000f24:	4804      	ldr	r0, [pc, #16]	; (8000f38 <read_register+0x40>)
 8000f26:	f003 f84f 	bl	8003fc8 <HAL_I2C_Master_Receive>
}
 8000f2a:	bf00      	nop
 8000f2c:	3708      	adds	r7, #8
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	20000608 	.word	0x20000608
 8000f38:	2000060c 	.word	0x2000060c

08000f3c <CS43_Init>:

//-------------- Public Functions ----------------//
// Function(1): Initialisation
void CS43_Init(I2C_HandleTypeDef i2c_handle, CS43_MODE outputMode)
{
 8000f3c:	b084      	sub	sp, #16
 8000f3e:	b580      	push	{r7, lr}
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	f107 0c08 	add.w	ip, r7, #8
 8000f46:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	__HAL_UNLOCK(&hi2s3);     // THIS IS EXTREMELY IMPORTANT FOR I2S3 TO WORK!!
 8000f4a:	4b81      	ldr	r3, [pc, #516]	; (8001150 <CS43_Init+0x214>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	__HAL_I2S_ENABLE(&hi2s3); // THIS IS EXTREMELY IMPORTANT FOR I2S3 TO WORK!!
 8000f52:	4b7f      	ldr	r3, [pc, #508]	; (8001150 <CS43_Init+0x214>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	69da      	ldr	r2, [r3, #28]
 8000f58:	4b7d      	ldr	r3, [pc, #500]	; (8001150 <CS43_Init+0x214>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000f60:	61da      	str	r2, [r3, #28]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_SET);
 8000f62:	2201      	movs	r2, #1
 8000f64:	2110      	movs	r1, #16
 8000f66:	487b      	ldr	r0, [pc, #492]	; (8001154 <CS43_Init+0x218>)
 8000f68:	f002 fd3e 	bl	80039e8 <HAL_GPIO_WritePin>
	//(1): Get the I2C handle
	i2cx = i2c_handle;
 8000f6c:	4b7a      	ldr	r3, [pc, #488]	; (8001158 <CS43_Init+0x21c>)
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f107 0108 	add.w	r1, r7, #8
 8000f74:	2354      	movs	r3, #84	; 0x54
 8000f76:	461a      	mov	r2, r3
 8000f78:	f00d fe20 	bl	800ebbc <memcpy>
	//(2): Power down
	iData[1] = 0x01;
 8000f7c:	4b77      	ldr	r3, [pc, #476]	; (800115c <CS43_Init+0x220>)
 8000f7e:	2201      	movs	r2, #1
 8000f80:	705a      	strb	r2, [r3, #1]
	write_register(POWER_CONTROL1,iData);
 8000f82:	4976      	ldr	r1, [pc, #472]	; (800115c <CS43_Init+0x220>)
 8000f84:	2002      	movs	r0, #2
 8000f86:	f7ff ff99 	bl	8000ebc <write_register>
	//(3): Enable Right and Left headphones
	iData[1] =  (2 << 6);  // PDN_HPB[0:1]  = 10 (HP-B always onCon)
 8000f8a:	4b74      	ldr	r3, [pc, #464]	; (800115c <CS43_Init+0x220>)
 8000f8c:	2280      	movs	r2, #128	; 0x80
 8000f8e:	705a      	strb	r2, [r3, #1]
	iData[1] |= (2 << 4);  // PDN_HPA[0:1]  = 10 (HP-A always on)
 8000f90:	4b72      	ldr	r3, [pc, #456]	; (800115c <CS43_Init+0x220>)
 8000f92:	785b      	ldrb	r3, [r3, #1]
 8000f94:	f043 0320 	orr.w	r3, r3, #32
 8000f98:	b2da      	uxtb	r2, r3
 8000f9a:	4b70      	ldr	r3, [pc, #448]	; (800115c <CS43_Init+0x220>)
 8000f9c:	705a      	strb	r2, [r3, #1]
	iData[1] |= (3 << 2);  // PDN_SPKB[0:1] = 11 (Speaker B always off)
 8000f9e:	4b6f      	ldr	r3, [pc, #444]	; (800115c <CS43_Init+0x220>)
 8000fa0:	785b      	ldrb	r3, [r3, #1]
 8000fa2:	f043 030c 	orr.w	r3, r3, #12
 8000fa6:	b2da      	uxtb	r2, r3
 8000fa8:	4b6c      	ldr	r3, [pc, #432]	; (800115c <CS43_Init+0x220>)
 8000faa:	705a      	strb	r2, [r3, #1]
	iData[1] |= (3 << 0);  // PDN_SPKA[0:1] = 11 (Speaker A always off)
 8000fac:	4b6b      	ldr	r3, [pc, #428]	; (800115c <CS43_Init+0x220>)
 8000fae:	785b      	ldrb	r3, [r3, #1]
 8000fb0:	f043 0303 	orr.w	r3, r3, #3
 8000fb4:	b2da      	uxtb	r2, r3
 8000fb6:	4b69      	ldr	r3, [pc, #420]	; (800115c <CS43_Init+0x220>)
 8000fb8:	705a      	strb	r2, [r3, #1]
	write_register(POWER_CONTROL2,&iData[1]);
 8000fba:	4969      	ldr	r1, [pc, #420]	; (8001160 <CS43_Init+0x224>)
 8000fbc:	2004      	movs	r0, #4
 8000fbe:	f7ff ff7d 	bl	8000ebc <write_register>
	//(4): Automatic clock detection
	iData[1] = (1 << 7);
 8000fc2:	4b66      	ldr	r3, [pc, #408]	; (800115c <CS43_Init+0x220>)
 8000fc4:	2280      	movs	r2, #128	; 0x80
 8000fc6:	705a      	strb	r2, [r3, #1]
	write_register(CLOCKING_CONTROL,&iData[1]);
 8000fc8:	4965      	ldr	r1, [pc, #404]	; (8001160 <CS43_Init+0x224>)
 8000fca:	2005      	movs	r0, #5
 8000fcc:	f7ff ff76 	bl	8000ebc <write_register>
	//(5): Interface control 1
	read_register(INTERFACE_CONTROL1, iData);
 8000fd0:	4962      	ldr	r1, [pc, #392]	; (800115c <CS43_Init+0x220>)
 8000fd2:	2006      	movs	r0, #6
 8000fd4:	f7ff ff90 	bl	8000ef8 <read_register>
	iData[1] &= (1 << 5); // Clear all bits except bit 5 which is reserved
 8000fd8:	4b60      	ldr	r3, [pc, #384]	; (800115c <CS43_Init+0x220>)
 8000fda:	785b      	ldrb	r3, [r3, #1]
 8000fdc:	f003 0320 	and.w	r3, r3, #32
 8000fe0:	b2da      	uxtb	r2, r3
 8000fe2:	4b5e      	ldr	r3, [pc, #376]	; (800115c <CS43_Init+0x220>)
 8000fe4:	705a      	strb	r2, [r3, #1]
	iData[1] &= ~(1 << 7);  // Slave
 8000fe6:	4b5d      	ldr	r3, [pc, #372]	; (800115c <CS43_Init+0x220>)
 8000fe8:	785b      	ldrb	r3, [r3, #1]
 8000fea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000fee:	b2da      	uxtb	r2, r3
 8000ff0:	4b5a      	ldr	r3, [pc, #360]	; (800115c <CS43_Init+0x220>)
 8000ff2:	705a      	strb	r2, [r3, #1]
	iData[1] &= ~(1 << 6);  // Clock polarity: Not inverted
 8000ff4:	4b59      	ldr	r3, [pc, #356]	; (800115c <CS43_Init+0x220>)
 8000ff6:	785b      	ldrb	r3, [r3, #1]
 8000ff8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000ffc:	b2da      	uxtb	r2, r3
 8000ffe:	4b57      	ldr	r3, [pc, #348]	; (800115c <CS43_Init+0x220>)
 8001000:	705a      	strb	r2, [r3, #1]
	iData[1] &= ~(1 << 4);  // No DSP mode
 8001002:	4b56      	ldr	r3, [pc, #344]	; (800115c <CS43_Init+0x220>)
 8001004:	785b      	ldrb	r3, [r3, #1]
 8001006:	f023 0310 	bic.w	r3, r3, #16
 800100a:	b2da      	uxtb	r2, r3
 800100c:	4b53      	ldr	r3, [pc, #332]	; (800115c <CS43_Init+0x220>)
 800100e:	705a      	strb	r2, [r3, #1]
	iData[1] &= ~(1 << 2);  // Left justified, up to 24 bit (default)
 8001010:	4b52      	ldr	r3, [pc, #328]	; (800115c <CS43_Init+0x220>)
 8001012:	785b      	ldrb	r3, [r3, #1]
 8001014:	f023 0304 	bic.w	r3, r3, #4
 8001018:	b2da      	uxtb	r2, r3
 800101a:	4b50      	ldr	r3, [pc, #320]	; (800115c <CS43_Init+0x220>)
 800101c:	705a      	strb	r2, [r3, #1]
	iData[1] |= (1 << 2);
 800101e:	4b4f      	ldr	r3, [pc, #316]	; (800115c <CS43_Init+0x220>)
 8001020:	785b      	ldrb	r3, [r3, #1]
 8001022:	f043 0304 	orr.w	r3, r3, #4
 8001026:	b2da      	uxtb	r2, r3
 8001028:	4b4c      	ldr	r3, [pc, #304]	; (800115c <CS43_Init+0x220>)
 800102a:	705a      	strb	r2, [r3, #1]
	
	iData[1] |=  (3 << 0);  // 16-bit audio word length for I2S interface
 800102c:	4b4b      	ldr	r3, [pc, #300]	; (800115c <CS43_Init+0x220>)
 800102e:	785b      	ldrb	r3, [r3, #1]
 8001030:	f043 0303 	orr.w	r3, r3, #3
 8001034:	b2da      	uxtb	r2, r3
 8001036:	4b49      	ldr	r3, [pc, #292]	; (800115c <CS43_Init+0x220>)
 8001038:	705a      	strb	r2, [r3, #1]
	write_register(INTERFACE_CONTROL1,&iData[1]);
 800103a:	4949      	ldr	r1, [pc, #292]	; (8001160 <CS43_Init+0x224>)
 800103c:	2006      	movs	r0, #6
 800103e:	f7ff ff3d 	bl	8000ebc <write_register>
	//(6): Passthrough A settings
	read_register(PASSTHROUGH_A, &iData[1]);
 8001042:	4947      	ldr	r1, [pc, #284]	; (8001160 <CS43_Init+0x224>)
 8001044:	2008      	movs	r0, #8
 8001046:	f7ff ff57 	bl	8000ef8 <read_register>
	iData[1] &= 0xF0;      // Bits [4-7] are reserved
 800104a:	4b44      	ldr	r3, [pc, #272]	; (800115c <CS43_Init+0x220>)
 800104c:	785b      	ldrb	r3, [r3, #1]
 800104e:	f023 030f 	bic.w	r3, r3, #15
 8001052:	b2da      	uxtb	r2, r3
 8001054:	4b41      	ldr	r3, [pc, #260]	; (800115c <CS43_Init+0x220>)
 8001056:	705a      	strb	r2, [r3, #1]
	iData[1] |=  (1 << 0); // Use AIN1A as source for passthrough
 8001058:	4b40      	ldr	r3, [pc, #256]	; (800115c <CS43_Init+0x220>)
 800105a:	785b      	ldrb	r3, [r3, #1]
 800105c:	f043 0301 	orr.w	r3, r3, #1
 8001060:	b2da      	uxtb	r2, r3
 8001062:	4b3e      	ldr	r3, [pc, #248]	; (800115c <CS43_Init+0x220>)
 8001064:	705a      	strb	r2, [r3, #1]
	write_register(PASSTHROUGH_A,&iData[1]);
 8001066:	493e      	ldr	r1, [pc, #248]	; (8001160 <CS43_Init+0x224>)
 8001068:	2008      	movs	r0, #8
 800106a:	f7ff ff27 	bl	8000ebc <write_register>
	//(7): Passthrough B settings
	read_register(PASSTHROUGH_B, &iData[1]);
 800106e:	493c      	ldr	r1, [pc, #240]	; (8001160 <CS43_Init+0x224>)
 8001070:	2009      	movs	r0, #9
 8001072:	f7ff ff41 	bl	8000ef8 <read_register>
	iData[1] &= 0xF0;      // Bits [4-7] are reserved
 8001076:	4b39      	ldr	r3, [pc, #228]	; (800115c <CS43_Init+0x220>)
 8001078:	785b      	ldrb	r3, [r3, #1]
 800107a:	f023 030f 	bic.w	r3, r3, #15
 800107e:	b2da      	uxtb	r2, r3
 8001080:	4b36      	ldr	r3, [pc, #216]	; (800115c <CS43_Init+0x220>)
 8001082:	705a      	strb	r2, [r3, #1]
	iData[1] |=  (1 << 0); // Use AIN1B as source for passthrough
 8001084:	4b35      	ldr	r3, [pc, #212]	; (800115c <CS43_Init+0x220>)
 8001086:	785b      	ldrb	r3, [r3, #1]
 8001088:	f043 0301 	orr.w	r3, r3, #1
 800108c:	b2da      	uxtb	r2, r3
 800108e:	4b33      	ldr	r3, [pc, #204]	; (800115c <CS43_Init+0x220>)
 8001090:	705a      	strb	r2, [r3, #1]
	write_register(PASSTHROUGH_B,&iData[1]);
 8001092:	4933      	ldr	r1, [pc, #204]	; (8001160 <CS43_Init+0x224>)
 8001094:	2009      	movs	r0, #9
 8001096:	f7ff ff11 	bl	8000ebc <write_register>
	//(8): Miscellaneous register settings
	read_register(MISCELLANEOUS_CONTRLS, &iData[1]);
 800109a:	4931      	ldr	r1, [pc, #196]	; (8001160 <CS43_Init+0x224>)
 800109c:	200e      	movs	r0, #14
 800109e:	f7ff ff2b 	bl	8000ef8 <read_register>
	if(outputMode == MODE_ANALOG)
 80010a2:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 80010a6:	2b01      	cmp	r3, #1
 80010a8:	d123      	bne.n	80010f2 <CS43_Init+0x1b6>
	{
		iData[1] |=  (1 << 7);   // Enable passthrough for AIN-A
 80010aa:	4b2c      	ldr	r3, [pc, #176]	; (800115c <CS43_Init+0x220>)
 80010ac:	785b      	ldrb	r3, [r3, #1]
 80010ae:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80010b2:	b2da      	uxtb	r2, r3
 80010b4:	4b29      	ldr	r3, [pc, #164]	; (800115c <CS43_Init+0x220>)
 80010b6:	705a      	strb	r2, [r3, #1]
		iData[1] |=  (1 << 6);   // Enable passthrough for AIN-B
 80010b8:	4b28      	ldr	r3, [pc, #160]	; (800115c <CS43_Init+0x220>)
 80010ba:	785b      	ldrb	r3, [r3, #1]
 80010bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80010c0:	b2da      	uxtb	r2, r3
 80010c2:	4b26      	ldr	r3, [pc, #152]	; (800115c <CS43_Init+0x220>)
 80010c4:	705a      	strb	r2, [r3, #1]
		iData[1] &= ~(1 << 5);   // Unmute passthrough on AIN-A
 80010c6:	4b25      	ldr	r3, [pc, #148]	; (800115c <CS43_Init+0x220>)
 80010c8:	785b      	ldrb	r3, [r3, #1]
 80010ca:	f023 0320 	bic.w	r3, r3, #32
 80010ce:	b2da      	uxtb	r2, r3
 80010d0:	4b22      	ldr	r3, [pc, #136]	; (800115c <CS43_Init+0x220>)
 80010d2:	705a      	strb	r2, [r3, #1]
		iData[1] &= ~(1 << 4);   // Unmute passthrough on AIN-B
 80010d4:	4b21      	ldr	r3, [pc, #132]	; (800115c <CS43_Init+0x220>)
 80010d6:	785b      	ldrb	r3, [r3, #1]
 80010d8:	f023 0310 	bic.w	r3, r3, #16
 80010dc:	b2da      	uxtb	r2, r3
 80010de:	4b1f      	ldr	r3, [pc, #124]	; (800115c <CS43_Init+0x220>)
 80010e0:	705a      	strb	r2, [r3, #1]
		iData[1] &= ~(1 << 3);   // Changed settings take affect immediately
 80010e2:	4b1e      	ldr	r3, [pc, #120]	; (800115c <CS43_Init+0x220>)
 80010e4:	785b      	ldrb	r3, [r3, #1]
 80010e6:	f023 0308 	bic.w	r3, r3, #8
 80010ea:	b2da      	uxtb	r2, r3
 80010ec:	4b1b      	ldr	r3, [pc, #108]	; (800115c <CS43_Init+0x220>)
 80010ee:	705a      	strb	r2, [r3, #1]
 80010f0:	e006      	b.n	8001100 <CS43_Init+0x1c4>
	}
	else if(outputMode == MODE_I2S)
 80010f2:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d102      	bne.n	8001100 <CS43_Init+0x1c4>
	{
		iData[1] = 0x02;
 80010fa:	4b18      	ldr	r3, [pc, #96]	; (800115c <CS43_Init+0x220>)
 80010fc:	2202      	movs	r2, #2
 80010fe:	705a      	strb	r2, [r3, #1]
	}
	write_register(MISCELLANEOUS_CONTRLS,&iData[1]);
 8001100:	4917      	ldr	r1, [pc, #92]	; (8001160 <CS43_Init+0x224>)
 8001102:	200e      	movs	r0, #14
 8001104:	f7ff feda 	bl	8000ebc <write_register>
	//(9): Unmute headphone and speaker
	read_register(PLAYBACK_CONTROL, &iData[1]);
 8001108:	4915      	ldr	r1, [pc, #84]	; (8001160 <CS43_Init+0x224>)
 800110a:	200f      	movs	r0, #15
 800110c:	f7ff fef4 	bl	8000ef8 <read_register>
	iData[1] = 0x00;
 8001110:	4b12      	ldr	r3, [pc, #72]	; (800115c <CS43_Init+0x220>)
 8001112:	2200      	movs	r2, #0
 8001114:	705a      	strb	r2, [r3, #1]
	write_register(PLAYBACK_CONTROL,&iData[1]);
 8001116:	4912      	ldr	r1, [pc, #72]	; (8001160 <CS43_Init+0x224>)
 8001118:	200f      	movs	r0, #15
 800111a:	f7ff fecf 	bl	8000ebc <write_register>
	//(10): Set volume to default (0dB)
	iData[1] = 0x00;
 800111e:	4b0f      	ldr	r3, [pc, #60]	; (800115c <CS43_Init+0x220>)
 8001120:	2200      	movs	r2, #0
 8001122:	705a      	strb	r2, [r3, #1]
	write_register(PASSTHROUGH_VOLUME_A,&iData[1]);
 8001124:	490e      	ldr	r1, [pc, #56]	; (8001160 <CS43_Init+0x224>)
 8001126:	2014      	movs	r0, #20
 8001128:	f7ff fec8 	bl	8000ebc <write_register>
	write_register(PASSTHROUGH_VOLUME_B,&iData[1]);
 800112c:	490c      	ldr	r1, [pc, #48]	; (8001160 <CS43_Init+0x224>)
 800112e:	2015      	movs	r0, #21
 8001130:	f7ff fec4 	bl	8000ebc <write_register>
	write_register(PCM_VOLUME_A,&iData[1]);
 8001134:	490a      	ldr	r1, [pc, #40]	; (8001160 <CS43_Init+0x224>)
 8001136:	201a      	movs	r0, #26
 8001138:	f7ff fec0 	bl	8000ebc <write_register>
	write_register(PCM_VOLUME_B,&iData[1]);
 800113c:	4908      	ldr	r1, [pc, #32]	; (8001160 <CS43_Init+0x224>)
 800113e:	201b      	movs	r0, #27
 8001140:	f7ff febc 	bl	8000ebc <write_register>
}
 8001144:	bf00      	nop
 8001146:	46bd      	mov	sp, r7
 8001148:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800114c:	b004      	add	sp, #16
 800114e:	4770      	bx	lr
 8001150:	20000778 	.word	0x20000778
 8001154:	40020c00 	.word	0x40020c00
 8001158:	2000060c 	.word	0x2000060c
 800115c:	20000608 	.word	0x20000608
 8001160:	20000609 	.word	0x20000609

08001164 <CS43_Enable_RightLeft>:

// Function(2): Enable Right and Left headphones
void CS43_Enable_RightLeft(uint8_t side)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	4603      	mov	r3, r0
 800116c:	71fb      	strb	r3, [r7, #7]
	switch (side)
 800116e:	79fb      	ldrb	r3, [r7, #7]
 8001170:	2b03      	cmp	r3, #3
 8001172:	d837      	bhi.n	80011e4 <CS43_Enable_RightLeft+0x80>
 8001174:	a201      	add	r2, pc, #4	; (adr r2, 800117c <CS43_Enable_RightLeft+0x18>)
 8001176:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800117a:	bf00      	nop
 800117c:	0800118d 	.word	0x0800118d
 8001180:	080011a3 	.word	0x080011a3
 8001184:	080011b9 	.word	0x080011b9
 8001188:	080011cf 	.word	0x080011cf
	{
		case 0:
			iData[1] =  (3 << 6);  // PDN_HPB[0:1]  = 10 (HP-B always onCon)
 800118c:	4b21      	ldr	r3, [pc, #132]	; (8001214 <CS43_Enable_RightLeft+0xb0>)
 800118e:	22c0      	movs	r2, #192	; 0xc0
 8001190:	705a      	strb	r2, [r3, #1]
			iData[1] |= (3 << 4);  // PDN_HPA[0:1]  = 10 (HP-A always on)
 8001192:	4b20      	ldr	r3, [pc, #128]	; (8001214 <CS43_Enable_RightLeft+0xb0>)
 8001194:	785b      	ldrb	r3, [r3, #1]
 8001196:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800119a:	b2da      	uxtb	r2, r3
 800119c:	4b1d      	ldr	r3, [pc, #116]	; (8001214 <CS43_Enable_RightLeft+0xb0>)
 800119e:	705a      	strb	r2, [r3, #1]
			break;
 80011a0:	e021      	b.n	80011e6 <CS43_Enable_RightLeft+0x82>
		case 1:
			iData[1] =  (2 << 6);  // PDN_HPB[0:1]  = 10 (HP-B always onCon)
 80011a2:	4b1c      	ldr	r3, [pc, #112]	; (8001214 <CS43_Enable_RightLeft+0xb0>)
 80011a4:	2280      	movs	r2, #128	; 0x80
 80011a6:	705a      	strb	r2, [r3, #1]
			iData[1] |= (3 << 4);  // PDN_HPA[0:1]  = 10 (HP-A always on)
 80011a8:	4b1a      	ldr	r3, [pc, #104]	; (8001214 <CS43_Enable_RightLeft+0xb0>)
 80011aa:	785b      	ldrb	r3, [r3, #1]
 80011ac:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80011b0:	b2da      	uxtb	r2, r3
 80011b2:	4b18      	ldr	r3, [pc, #96]	; (8001214 <CS43_Enable_RightLeft+0xb0>)
 80011b4:	705a      	strb	r2, [r3, #1]
			break;
 80011b6:	e016      	b.n	80011e6 <CS43_Enable_RightLeft+0x82>
		case 2:
			iData[1] =  (3 << 6);  // PDN_HPB[0:1]  = 10 (HP-B always onCon)
 80011b8:	4b16      	ldr	r3, [pc, #88]	; (8001214 <CS43_Enable_RightLeft+0xb0>)
 80011ba:	22c0      	movs	r2, #192	; 0xc0
 80011bc:	705a      	strb	r2, [r3, #1]
			iData[1] |= (2 << 4);  // PDN_HPA[0:1]  = 10 (HP-A always on)
 80011be:	4b15      	ldr	r3, [pc, #84]	; (8001214 <CS43_Enable_RightLeft+0xb0>)
 80011c0:	785b      	ldrb	r3, [r3, #1]
 80011c2:	f043 0320 	orr.w	r3, r3, #32
 80011c6:	b2da      	uxtb	r2, r3
 80011c8:	4b12      	ldr	r3, [pc, #72]	; (8001214 <CS43_Enable_RightLeft+0xb0>)
 80011ca:	705a      	strb	r2, [r3, #1]
			break;
 80011cc:	e00b      	b.n	80011e6 <CS43_Enable_RightLeft+0x82>
		case 3:
			iData[1] =  (2 << 6);  // PDN_HPB[0:1]  = 10 (HP-B always onCon)
 80011ce:	4b11      	ldr	r3, [pc, #68]	; (8001214 <CS43_Enable_RightLeft+0xb0>)
 80011d0:	2280      	movs	r2, #128	; 0x80
 80011d2:	705a      	strb	r2, [r3, #1]
			iData[1] |= (2 << 4);  // PDN_HPA[0:1]  = 10 (HP-A always on)
 80011d4:	4b0f      	ldr	r3, [pc, #60]	; (8001214 <CS43_Enable_RightLeft+0xb0>)
 80011d6:	785b      	ldrb	r3, [r3, #1]
 80011d8:	f043 0320 	orr.w	r3, r3, #32
 80011dc:	b2da      	uxtb	r2, r3
 80011de:	4b0d      	ldr	r3, [pc, #52]	; (8001214 <CS43_Enable_RightLeft+0xb0>)
 80011e0:	705a      	strb	r2, [r3, #1]
			break;
 80011e2:	e000      	b.n	80011e6 <CS43_Enable_RightLeft+0x82>
		default:
			break;
 80011e4:	bf00      	nop
	}
	iData[1] |= (3 << 2);  // PDN_SPKB[0:1] = 11 (Speaker B always off)
 80011e6:	4b0b      	ldr	r3, [pc, #44]	; (8001214 <CS43_Enable_RightLeft+0xb0>)
 80011e8:	785b      	ldrb	r3, [r3, #1]
 80011ea:	f043 030c 	orr.w	r3, r3, #12
 80011ee:	b2da      	uxtb	r2, r3
 80011f0:	4b08      	ldr	r3, [pc, #32]	; (8001214 <CS43_Enable_RightLeft+0xb0>)
 80011f2:	705a      	strb	r2, [r3, #1]
	iData[1] |= (3 << 0);  // PDN_SPKA[0:1] = 11 (Speaker A always off)
 80011f4:	4b07      	ldr	r3, [pc, #28]	; (8001214 <CS43_Enable_RightLeft+0xb0>)
 80011f6:	785b      	ldrb	r3, [r3, #1]
 80011f8:	f043 0303 	orr.w	r3, r3, #3
 80011fc:	b2da      	uxtb	r2, r3
 80011fe:	4b05      	ldr	r3, [pc, #20]	; (8001214 <CS43_Enable_RightLeft+0xb0>)
 8001200:	705a      	strb	r2, [r3, #1]
	write_register(POWER_CONTROL2,&iData[1]);
 8001202:	4905      	ldr	r1, [pc, #20]	; (8001218 <CS43_Enable_RightLeft+0xb4>)
 8001204:	2004      	movs	r0, #4
 8001206:	f7ff fe59 	bl	8000ebc <write_register>
}
 800120a:	bf00      	nop
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	20000608 	.word	0x20000608
 8001218:	20000609 	.word	0x20000609

0800121c <CS43_SetVolume>:

// Function(3): Set Volume Level
void CS43_SetVolume(uint8_t volume)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b084      	sub	sp, #16
 8001220:	af00      	add	r7, sp, #0
 8001222:	4603      	mov	r3, r0
 8001224:	71fb      	strb	r3, [r7, #7]
	int8_t tempVol = volume - 50;
 8001226:	79fb      	ldrb	r3, [r7, #7]
 8001228:	3b32      	subs	r3, #50	; 0x32
 800122a:	b2db      	uxtb	r3, r3
 800122c:	73fb      	strb	r3, [r7, #15]
	tempVol = tempVol*(127/50);
 800122e:	7bfb      	ldrb	r3, [r7, #15]
 8001230:	005b      	lsls	r3, r3, #1
 8001232:	b2db      	uxtb	r3, r3
 8001234:	73fb      	strb	r3, [r7, #15]
	uint8_t myVolume =  (uint8_t )tempVol;
 8001236:	7bfb      	ldrb	r3, [r7, #15]
 8001238:	73bb      	strb	r3, [r7, #14]
	iData[1] = myVolume;
 800123a:	4a16      	ldr	r2, [pc, #88]	; (8001294 <CS43_SetVolume+0x78>)
 800123c:	7bbb      	ldrb	r3, [r7, #14]
 800123e:	7053      	strb	r3, [r2, #1]
	write_register(PASSTHROUGH_VOLUME_A,&iData[1]);
 8001240:	4915      	ldr	r1, [pc, #84]	; (8001298 <CS43_SetVolume+0x7c>)
 8001242:	2014      	movs	r0, #20
 8001244:	f7ff fe3a 	bl	8000ebc <write_register>
	write_register(PASSTHROUGH_VOLUME_B,&iData[1]);
 8001248:	4913      	ldr	r1, [pc, #76]	; (8001298 <CS43_SetVolume+0x7c>)
 800124a:	2015      	movs	r0, #21
 800124c:	f7ff fe36 	bl	8000ebc <write_register>
	
	iData[1] = VOLUME_CONVERT_D(volume);
 8001250:	79fb      	ldrb	r3, [r7, #7]
 8001252:	2b64      	cmp	r3, #100	; 0x64
 8001254:	d80e      	bhi.n	8001274 <CS43_SetVolume+0x58>
 8001256:	79fa      	ldrb	r2, [r7, #7]
 8001258:	4613      	mov	r3, r2
 800125a:	005b      	lsls	r3, r3, #1
 800125c:	4413      	add	r3, r2
 800125e:	011b      	lsls	r3, r3, #4
 8001260:	4a0e      	ldr	r2, [pc, #56]	; (800129c <CS43_SetVolume+0x80>)
 8001262:	fb82 1203 	smull	r1, r2, r2, r3
 8001266:	1152      	asrs	r2, r2, #5
 8001268:	17db      	asrs	r3, r3, #31
 800126a:	1ad3      	subs	r3, r2, r3
 800126c:	b2db      	uxtb	r3, r3
 800126e:	3b18      	subs	r3, #24
 8001270:	b2db      	uxtb	r3, r3
 8001272:	e000      	b.n	8001276 <CS43_SetVolume+0x5a>
 8001274:	2318      	movs	r3, #24
 8001276:	4a07      	ldr	r2, [pc, #28]	; (8001294 <CS43_SetVolume+0x78>)
 8001278:	7053      	strb	r3, [r2, #1]
	
	/* Set the Master volume */ 
	write_register(CS43L22_REG_MASTER_A_VOL,&iData[1]);
 800127a:	4907      	ldr	r1, [pc, #28]	; (8001298 <CS43_SetVolume+0x7c>)
 800127c:	2020      	movs	r0, #32
 800127e:	f7ff fe1d 	bl	8000ebc <write_register>
	write_register(CS43L22_REG_MASTER_B_VOL,&iData[1]);
 8001282:	4905      	ldr	r1, [pc, #20]	; (8001298 <CS43_SetVolume+0x7c>)
 8001284:	2021      	movs	r0, #33	; 0x21
 8001286:	f7ff fe19 	bl	8000ebc <write_register>
}
 800128a:	bf00      	nop
 800128c:	3710      	adds	r7, #16
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	20000608 	.word	0x20000608
 8001298:	20000609 	.word	0x20000609
 800129c:	51eb851f 	.word	0x51eb851f

080012a0 <CS43_Start>:

// Function(4): Start the Audio DAC
void CS43_Start(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
	// Write 0x99 to register 0x00.
	iData[1] = 0x99;
 80012a4:	4b1d      	ldr	r3, [pc, #116]	; (800131c <CS43_Start+0x7c>)
 80012a6:	2299      	movs	r2, #153	; 0x99
 80012a8:	705a      	strb	r2, [r3, #1]
	write_register(CONFIG_00,&iData[1]);
 80012aa:	491d      	ldr	r1, [pc, #116]	; (8001320 <CS43_Start+0x80>)
 80012ac:	2000      	movs	r0, #0
 80012ae:	f7ff fe05 	bl	8000ebc <write_register>
	// Write 0x80 to register 0x47.
	iData[1] = 0x80;
 80012b2:	4b1a      	ldr	r3, [pc, #104]	; (800131c <CS43_Start+0x7c>)
 80012b4:	2280      	movs	r2, #128	; 0x80
 80012b6:	705a      	strb	r2, [r3, #1]
	write_register(CONFIG_47,&iData[1]);
 80012b8:	4919      	ldr	r1, [pc, #100]	; (8001320 <CS43_Start+0x80>)
 80012ba:	2047      	movs	r0, #71	; 0x47
 80012bc:	f7ff fdfe 	bl	8000ebc <write_register>
	// Write '1'b to bit 7 in register 0x32.
	read_register(CONFIG_32, &iData[1]);
 80012c0:	4917      	ldr	r1, [pc, #92]	; (8001320 <CS43_Start+0x80>)
 80012c2:	2032      	movs	r0, #50	; 0x32
 80012c4:	f7ff fe18 	bl	8000ef8 <read_register>
	iData[1] |= 0x80;
 80012c8:	4b14      	ldr	r3, [pc, #80]	; (800131c <CS43_Start+0x7c>)
 80012ca:	785b      	ldrb	r3, [r3, #1]
 80012cc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80012d0:	b2da      	uxtb	r2, r3
 80012d2:	4b12      	ldr	r3, [pc, #72]	; (800131c <CS43_Start+0x7c>)
 80012d4:	705a      	strb	r2, [r3, #1]
	write_register(CONFIG_32,&iData[1]);
 80012d6:	4912      	ldr	r1, [pc, #72]	; (8001320 <CS43_Start+0x80>)
 80012d8:	2032      	movs	r0, #50	; 0x32
 80012da:	f7ff fdef 	bl	8000ebc <write_register>
	// Write '0'b to bit 7 in register 0x32.
	read_register(CONFIG_32, &iData[1]);
 80012de:	4910      	ldr	r1, [pc, #64]	; (8001320 <CS43_Start+0x80>)
 80012e0:	2032      	movs	r0, #50	; 0x32
 80012e2:	f7ff fe09 	bl	8000ef8 <read_register>
	iData[1] &= ~(0x80);
 80012e6:	4b0d      	ldr	r3, [pc, #52]	; (800131c <CS43_Start+0x7c>)
 80012e8:	785b      	ldrb	r3, [r3, #1]
 80012ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80012ee:	b2da      	uxtb	r2, r3
 80012f0:	4b0a      	ldr	r3, [pc, #40]	; (800131c <CS43_Start+0x7c>)
 80012f2:	705a      	strb	r2, [r3, #1]
	write_register(CONFIG_32,&iData[1]);
 80012f4:	490a      	ldr	r1, [pc, #40]	; (8001320 <CS43_Start+0x80>)
 80012f6:	2032      	movs	r0, #50	; 0x32
 80012f8:	f7ff fde0 	bl	8000ebc <write_register>
	// Write 0x00 to register 0x00.
	iData[1] = 0x00;
 80012fc:	4b07      	ldr	r3, [pc, #28]	; (800131c <CS43_Start+0x7c>)
 80012fe:	2200      	movs	r2, #0
 8001300:	705a      	strb	r2, [r3, #1]
	write_register(CONFIG_00,&iData[1]);
 8001302:	4907      	ldr	r1, [pc, #28]	; (8001320 <CS43_Start+0x80>)
 8001304:	2000      	movs	r0, #0
 8001306:	f7ff fdd9 	bl	8000ebc <write_register>
	//Set the "Power Ctl 1" register (0x02) to 0x9E
	iData[1] = 0x9E;
 800130a:	4b04      	ldr	r3, [pc, #16]	; (800131c <CS43_Start+0x7c>)
 800130c:	229e      	movs	r2, #158	; 0x9e
 800130e:	705a      	strb	r2, [r3, #1]
	write_register(POWER_CONTROL1,&iData[1]);
 8001310:	4903      	ldr	r1, [pc, #12]	; (8001320 <CS43_Start+0x80>)
 8001312:	2002      	movs	r0, #2
 8001314:	f7ff fdd2 	bl	8000ebc <write_register>
}
 8001318:	bf00      	nop
 800131a:	bd80      	pop	{r7, pc}
 800131c:	20000608 	.word	0x20000608
 8001320:	20000609 	.word	0x20000609

08001324 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800132a:	2300      	movs	r3, #0
 800132c:	607b      	str	r3, [r7, #4]
 800132e:	4b0c      	ldr	r3, [pc, #48]	; (8001360 <MX_DMA_Init+0x3c>)
 8001330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001332:	4a0b      	ldr	r2, [pc, #44]	; (8001360 <MX_DMA_Init+0x3c>)
 8001334:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001338:	6313      	str	r3, [r2, #48]	; 0x30
 800133a:	4b09      	ldr	r3, [pc, #36]	; (8001360 <MX_DMA_Init+0x3c>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001342:	607b      	str	r3, [r7, #4]
 8001344:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001346:	2200      	movs	r2, #0
 8001348:	2100      	movs	r1, #0
 800134a:	2010      	movs	r0, #16
 800134c:	f001 fb40 	bl	80029d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001350:	2010      	movs	r0, #16
 8001352:	f001 fb69 	bl	8002a28 <HAL_NVIC_EnableIRQ>

}
 8001356:	bf00      	nop
 8001358:	3708      	adds	r7, #8
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	40023800 	.word	0x40023800

08001364 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b08c      	sub	sp, #48	; 0x30
 8001368:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800136a:	f107 031c 	add.w	r3, r7, #28
 800136e:	2200      	movs	r2, #0
 8001370:	601a      	str	r2, [r3, #0]
 8001372:	605a      	str	r2, [r3, #4]
 8001374:	609a      	str	r2, [r3, #8]
 8001376:	60da      	str	r2, [r3, #12]
 8001378:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800137a:	2300      	movs	r3, #0
 800137c:	61bb      	str	r3, [r7, #24]
 800137e:	4b5f      	ldr	r3, [pc, #380]	; (80014fc <MX_GPIO_Init+0x198>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001382:	4a5e      	ldr	r2, [pc, #376]	; (80014fc <MX_GPIO_Init+0x198>)
 8001384:	f043 0310 	orr.w	r3, r3, #16
 8001388:	6313      	str	r3, [r2, #48]	; 0x30
 800138a:	4b5c      	ldr	r3, [pc, #368]	; (80014fc <MX_GPIO_Init+0x198>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138e:	f003 0310 	and.w	r3, r3, #16
 8001392:	61bb      	str	r3, [r7, #24]
 8001394:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001396:	2300      	movs	r3, #0
 8001398:	617b      	str	r3, [r7, #20]
 800139a:	4b58      	ldr	r3, [pc, #352]	; (80014fc <MX_GPIO_Init+0x198>)
 800139c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139e:	4a57      	ldr	r2, [pc, #348]	; (80014fc <MX_GPIO_Init+0x198>)
 80013a0:	f043 0304 	orr.w	r3, r3, #4
 80013a4:	6313      	str	r3, [r2, #48]	; 0x30
 80013a6:	4b55      	ldr	r3, [pc, #340]	; (80014fc <MX_GPIO_Init+0x198>)
 80013a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013aa:	f003 0304 	and.w	r3, r3, #4
 80013ae:	617b      	str	r3, [r7, #20]
 80013b0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013b2:	2300      	movs	r3, #0
 80013b4:	613b      	str	r3, [r7, #16]
 80013b6:	4b51      	ldr	r3, [pc, #324]	; (80014fc <MX_GPIO_Init+0x198>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ba:	4a50      	ldr	r2, [pc, #320]	; (80014fc <MX_GPIO_Init+0x198>)
 80013bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013c0:	6313      	str	r3, [r2, #48]	; 0x30
 80013c2:	4b4e      	ldr	r3, [pc, #312]	; (80014fc <MX_GPIO_Init+0x198>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013ca:	613b      	str	r3, [r7, #16]
 80013cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ce:	2300      	movs	r3, #0
 80013d0:	60fb      	str	r3, [r7, #12]
 80013d2:	4b4a      	ldr	r3, [pc, #296]	; (80014fc <MX_GPIO_Init+0x198>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d6:	4a49      	ldr	r2, [pc, #292]	; (80014fc <MX_GPIO_Init+0x198>)
 80013d8:	f043 0301 	orr.w	r3, r3, #1
 80013dc:	6313      	str	r3, [r2, #48]	; 0x30
 80013de:	4b47      	ldr	r3, [pc, #284]	; (80014fc <MX_GPIO_Init+0x198>)
 80013e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e2:	f003 0301 	and.w	r3, r3, #1
 80013e6:	60fb      	str	r3, [r7, #12]
 80013e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ea:	2300      	movs	r3, #0
 80013ec:	60bb      	str	r3, [r7, #8]
 80013ee:	4b43      	ldr	r3, [pc, #268]	; (80014fc <MX_GPIO_Init+0x198>)
 80013f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f2:	4a42      	ldr	r2, [pc, #264]	; (80014fc <MX_GPIO_Init+0x198>)
 80013f4:	f043 0302 	orr.w	r3, r3, #2
 80013f8:	6313      	str	r3, [r2, #48]	; 0x30
 80013fa:	4b40      	ldr	r3, [pc, #256]	; (80014fc <MX_GPIO_Init+0x198>)
 80013fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fe:	f003 0302 	and.w	r3, r3, #2
 8001402:	60bb      	str	r3, [r7, #8]
 8001404:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001406:	2300      	movs	r3, #0
 8001408:	607b      	str	r3, [r7, #4]
 800140a:	4b3c      	ldr	r3, [pc, #240]	; (80014fc <MX_GPIO_Init+0x198>)
 800140c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140e:	4a3b      	ldr	r2, [pc, #236]	; (80014fc <MX_GPIO_Init+0x198>)
 8001410:	f043 0308 	orr.w	r3, r3, #8
 8001414:	6313      	str	r3, [r2, #48]	; 0x30
 8001416:	4b39      	ldr	r3, [pc, #228]	; (80014fc <MX_GPIO_Init+0x198>)
 8001418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141a:	f003 0308 	and.w	r3, r3, #8
 800141e:	607b      	str	r3, [r7, #4]
 8001420:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001422:	2200      	movs	r2, #0
 8001424:	2108      	movs	r1, #8
 8001426:	4836      	ldr	r0, [pc, #216]	; (8001500 <MX_GPIO_Init+0x19c>)
 8001428:	f002 fade 	bl	80039e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800142c:	2201      	movs	r2, #1
 800142e:	2101      	movs	r1, #1
 8001430:	4834      	ldr	r0, [pc, #208]	; (8001504 <MX_GPIO_Init+0x1a0>)
 8001432:	f002 fad9 	bl	80039e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Audio_RST_GPIO_Port, Audio_RST_Pin, GPIO_PIN_RESET);
 8001436:	2200      	movs	r2, #0
 8001438:	2110      	movs	r1, #16
 800143a:	4833      	ldr	r0, [pc, #204]	; (8001508 <MX_GPIO_Init+0x1a4>)
 800143c:	f002 fad4 	bl	80039e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DATA_Ready_Pin;
 8001440:	2304      	movs	r3, #4
 8001442:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001444:	2300      	movs	r3, #0
 8001446:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001448:	2300      	movs	r3, #0
 800144a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DATA_Ready_GPIO_Port, &GPIO_InitStruct);
 800144c:	f107 031c 	add.w	r3, r7, #28
 8001450:	4619      	mov	r1, r3
 8001452:	482b      	ldr	r0, [pc, #172]	; (8001500 <MX_GPIO_Init+0x19c>)
 8001454:	f002 f820 	bl	8003498 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001458:	2308      	movs	r3, #8
 800145a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800145c:	2301      	movs	r3, #1
 800145e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001460:	2300      	movs	r3, #0
 8001462:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001464:	2300      	movs	r3, #0
 8001466:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001468:	f107 031c 	add.w	r3, r7, #28
 800146c:	4619      	mov	r1, r3
 800146e:	4824      	ldr	r0, [pc, #144]	; (8001500 <MX_GPIO_Init+0x19c>)
 8001470:	f002 f812 	bl	8003498 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin|MEMS_INT2_Pin;
 8001474:	2332      	movs	r3, #50	; 0x32
 8001476:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001478:	4b24      	ldr	r3, [pc, #144]	; (800150c <MX_GPIO_Init+0x1a8>)
 800147a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147c:	2300      	movs	r3, #0
 800147e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001480:	f107 031c 	add.w	r3, r7, #28
 8001484:	4619      	mov	r1, r3
 8001486:	481e      	ldr	r0, [pc, #120]	; (8001500 <MX_GPIO_Init+0x19c>)
 8001488:	f002 f806 	bl	8003498 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800148c:	2301      	movs	r3, #1
 800148e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001490:	2301      	movs	r3, #1
 8001492:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001494:	2300      	movs	r3, #0
 8001496:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001498:	2300      	movs	r3, #0
 800149a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800149c:	f107 031c 	add.w	r3, r7, #28
 80014a0:	4619      	mov	r1, r3
 80014a2:	4818      	ldr	r0, [pc, #96]	; (8001504 <MX_GPIO_Init+0x1a0>)
 80014a4:	f001 fff8 	bl	8003498 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80014a8:	2301      	movs	r3, #1
 80014aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80014ac:	4b17      	ldr	r3, [pc, #92]	; (800150c <MX_GPIO_Init+0x1a8>)
 80014ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b0:	2300      	movs	r3, #0
 80014b2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014b4:	f107 031c 	add.w	r3, r7, #28
 80014b8:	4619      	mov	r1, r3
 80014ba:	4815      	ldr	r0, [pc, #84]	; (8001510 <MX_GPIO_Init+0x1ac>)
 80014bc:	f001 ffec 	bl	8003498 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Audio_RST_Pin;
 80014c0:	2310      	movs	r3, #16
 80014c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014c4:	2301      	movs	r3, #1
 80014c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c8:	2300      	movs	r3, #0
 80014ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014cc:	2300      	movs	r3, #0
 80014ce:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(Audio_RST_GPIO_Port, &GPIO_InitStruct);
 80014d0:	f107 031c 	add.w	r3, r7, #28
 80014d4:	4619      	mov	r1, r3
 80014d6:	480c      	ldr	r0, [pc, #48]	; (8001508 <MX_GPIO_Init+0x1a4>)
 80014d8:	f001 ffde 	bl	8003498 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80014dc:	2320      	movs	r3, #32
 80014de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014e0:	2300      	movs	r3, #0
 80014e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e4:	2300      	movs	r3, #0
 80014e6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80014e8:	f107 031c 	add.w	r3, r7, #28
 80014ec:	4619      	mov	r1, r3
 80014ee:	4806      	ldr	r0, [pc, #24]	; (8001508 <MX_GPIO_Init+0x1a4>)
 80014f0:	f001 ffd2 	bl	8003498 <HAL_GPIO_Init>

}
 80014f4:	bf00      	nop
 80014f6:	3730      	adds	r7, #48	; 0x30
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	40023800 	.word	0x40023800
 8001500:	40021000 	.word	0x40021000
 8001504:	40020800 	.word	0x40020800
 8001508:	40020c00 	.word	0x40020c00
 800150c:	10120000 	.word	0x10120000
 8001510:	40020000 	.word	0x40020000

08001514 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001518:	4b12      	ldr	r3, [pc, #72]	; (8001564 <MX_I2C1_Init+0x50>)
 800151a:	4a13      	ldr	r2, [pc, #76]	; (8001568 <MX_I2C1_Init+0x54>)
 800151c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800151e:	4b11      	ldr	r3, [pc, #68]	; (8001564 <MX_I2C1_Init+0x50>)
 8001520:	4a12      	ldr	r2, [pc, #72]	; (800156c <MX_I2C1_Init+0x58>)
 8001522:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001524:	4b0f      	ldr	r3, [pc, #60]	; (8001564 <MX_I2C1_Init+0x50>)
 8001526:	2200      	movs	r2, #0
 8001528:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800152a:	4b0e      	ldr	r3, [pc, #56]	; (8001564 <MX_I2C1_Init+0x50>)
 800152c:	2200      	movs	r2, #0
 800152e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001530:	4b0c      	ldr	r3, [pc, #48]	; (8001564 <MX_I2C1_Init+0x50>)
 8001532:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001536:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001538:	4b0a      	ldr	r3, [pc, #40]	; (8001564 <MX_I2C1_Init+0x50>)
 800153a:	2200      	movs	r2, #0
 800153c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800153e:	4b09      	ldr	r3, [pc, #36]	; (8001564 <MX_I2C1_Init+0x50>)
 8001540:	2200      	movs	r2, #0
 8001542:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001544:	4b07      	ldr	r3, [pc, #28]	; (8001564 <MX_I2C1_Init+0x50>)
 8001546:	2200      	movs	r2, #0
 8001548:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800154a:	4b06      	ldr	r3, [pc, #24]	; (8001564 <MX_I2C1_Init+0x50>)
 800154c:	2200      	movs	r2, #0
 800154e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001550:	4804      	ldr	r0, [pc, #16]	; (8001564 <MX_I2C1_Init+0x50>)
 8001552:	f002 fa7b 	bl	8003a4c <HAL_I2C_Init>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800155c:	f000 fe3c 	bl	80021d8 <Error_Handler>
  }

}
 8001560:	bf00      	nop
 8001562:	bd80      	pop	{r7, pc}
 8001564:	2000067c 	.word	0x2000067c
 8001568:	40005400 	.word	0x40005400
 800156c:	000186a0 	.word	0x000186a0

08001570 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b08a      	sub	sp, #40	; 0x28
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001578:	f107 0314 	add.w	r3, r7, #20
 800157c:	2200      	movs	r2, #0
 800157e:	601a      	str	r2, [r3, #0]
 8001580:	605a      	str	r2, [r3, #4]
 8001582:	609a      	str	r2, [r3, #8]
 8001584:	60da      	str	r2, [r3, #12]
 8001586:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	4a19      	ldr	r2, [pc, #100]	; (80015f4 <HAL_I2C_MspInit+0x84>)
 800158e:	4293      	cmp	r3, r2
 8001590:	d12c      	bne.n	80015ec <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001592:	2300      	movs	r3, #0
 8001594:	613b      	str	r3, [r7, #16]
 8001596:	4b18      	ldr	r3, [pc, #96]	; (80015f8 <HAL_I2C_MspInit+0x88>)
 8001598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800159a:	4a17      	ldr	r2, [pc, #92]	; (80015f8 <HAL_I2C_MspInit+0x88>)
 800159c:	f043 0302 	orr.w	r3, r3, #2
 80015a0:	6313      	str	r3, [r2, #48]	; 0x30
 80015a2:	4b15      	ldr	r3, [pc, #84]	; (80015f8 <HAL_I2C_MspInit+0x88>)
 80015a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a6:	f003 0302 	and.w	r3, r3, #2
 80015aa:	613b      	str	r3, [r7, #16]
 80015ac:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80015ae:	f44f 7310 	mov.w	r3, #576	; 0x240
 80015b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015b4:	2312      	movs	r3, #18
 80015b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015b8:	2301      	movs	r3, #1
 80015ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015bc:	2300      	movs	r3, #0
 80015be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80015c0:	2304      	movs	r3, #4
 80015c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015c4:	f107 0314 	add.w	r3, r7, #20
 80015c8:	4619      	mov	r1, r3
 80015ca:	480c      	ldr	r0, [pc, #48]	; (80015fc <HAL_I2C_MspInit+0x8c>)
 80015cc:	f001 ff64 	bl	8003498 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015d0:	2300      	movs	r3, #0
 80015d2:	60fb      	str	r3, [r7, #12]
 80015d4:	4b08      	ldr	r3, [pc, #32]	; (80015f8 <HAL_I2C_MspInit+0x88>)
 80015d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015d8:	4a07      	ldr	r2, [pc, #28]	; (80015f8 <HAL_I2C_MspInit+0x88>)
 80015da:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80015de:	6413      	str	r3, [r2, #64]	; 0x40
 80015e0:	4b05      	ldr	r3, [pc, #20]	; (80015f8 <HAL_I2C_MspInit+0x88>)
 80015e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015e8:	60fb      	str	r3, [r7, #12]
 80015ea:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80015ec:	bf00      	nop
 80015ee:	3728      	adds	r7, #40	; 0x28
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	40005400 	.word	0x40005400
 80015f8:	40023800 	.word	0x40023800
 80015fc:	40020400 	.word	0x40020400

08001600 <MX_I2S2_Init>:
I2S_HandleTypeDef hi2s3;
DMA_HandleTypeDef hdma_spi3_tx;

/* I2S2 init function */
void MX_I2S2_Init(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0

  hi2s2.Instance = SPI2;
 8001604:	4b12      	ldr	r3, [pc, #72]	; (8001650 <MX_I2S2_Init+0x50>)
 8001606:	4a13      	ldr	r2, [pc, #76]	; (8001654 <MX_I2S2_Init+0x54>)
 8001608:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 800160a:	4b11      	ldr	r3, [pc, #68]	; (8001650 <MX_I2S2_Init+0x50>)
 800160c:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001610:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8001612:	4b0f      	ldr	r3, [pc, #60]	; (8001650 <MX_I2S2_Init+0x50>)
 8001614:	2200      	movs	r2, #0
 8001616:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 8001618:	4b0d      	ldr	r3, [pc, #52]	; (8001650 <MX_I2S2_Init+0x50>)
 800161a:	2203      	movs	r2, #3
 800161c:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 800161e:	4b0c      	ldr	r3, [pc, #48]	; (8001650 <MX_I2S2_Init+0x50>)
 8001620:	2200      	movs	r2, #0
 8001622:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8001624:	4b0a      	ldr	r3, [pc, #40]	; (8001650 <MX_I2S2_Init+0x50>)
 8001626:	4a0c      	ldr	r2, [pc, #48]	; (8001658 <MX_I2S2_Init+0x58>)
 8001628:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 800162a:	4b09      	ldr	r3, [pc, #36]	; (8001650 <MX_I2S2_Init+0x50>)
 800162c:	2200      	movs	r2, #0
 800162e:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8001630:	4b07      	ldr	r3, [pc, #28]	; (8001650 <MX_I2S2_Init+0x50>)
 8001632:	2200      	movs	r2, #0
 8001634:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 8001636:	4b06      	ldr	r3, [pc, #24]	; (8001650 <MX_I2S2_Init+0x50>)
 8001638:	2201      	movs	r2, #1
 800163a:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 800163c:	4804      	ldr	r0, [pc, #16]	; (8001650 <MX_I2S2_Init+0x50>)
 800163e:	f003 fa17 	bl	8004a70 <HAL_I2S_Init>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <MX_I2S2_Init+0x4c>
  {
    Error_Handler();
 8001648:	f000 fdc6 	bl	80021d8 <Error_Handler>
  }

}
 800164c:	bf00      	nop
 800164e:	bd80      	pop	{r7, pc}
 8001650:	20000730 	.word	0x20000730
 8001654:	40003800 	.word	0x40003800
 8001658:	00017700 	.word	0x00017700

0800165c <MX_I2S3_Init>:
/* I2S3 init function */
void MX_I2S3_Init(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0

  hi2s3.Instance = SPI3;
 8001660:	4b13      	ldr	r3, [pc, #76]	; (80016b0 <MX_I2S3_Init+0x54>)
 8001662:	4a14      	ldr	r2, [pc, #80]	; (80016b4 <MX_I2S3_Init+0x58>)
 8001664:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001666:	4b12      	ldr	r3, [pc, #72]	; (80016b0 <MX_I2S3_Init+0x54>)
 8001668:	f44f 7200 	mov.w	r2, #512	; 0x200
 800166c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800166e:	4b10      	ldr	r3, [pc, #64]	; (80016b0 <MX_I2S3_Init+0x54>)
 8001670:	2200      	movs	r2, #0
 8001672:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_24B;
 8001674:	4b0e      	ldr	r3, [pc, #56]	; (80016b0 <MX_I2S3_Init+0x54>)
 8001676:	2203      	movs	r2, #3
 8001678:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800167a:	4b0d      	ldr	r3, [pc, #52]	; (80016b0 <MX_I2S3_Init+0x54>)
 800167c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001680:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8001682:	4b0b      	ldr	r3, [pc, #44]	; (80016b0 <MX_I2S3_Init+0x54>)
 8001684:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8001688:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800168a:	4b09      	ldr	r3, [pc, #36]	; (80016b0 <MX_I2S3_Init+0x54>)
 800168c:	2200      	movs	r2, #0
 800168e:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001690:	4b07      	ldr	r3, [pc, #28]	; (80016b0 <MX_I2S3_Init+0x54>)
 8001692:	2200      	movs	r2, #0
 8001694:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001696:	4b06      	ldr	r3, [pc, #24]	; (80016b0 <MX_I2S3_Init+0x54>)
 8001698:	2200      	movs	r2, #0
 800169a:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800169c:	4804      	ldr	r0, [pc, #16]	; (80016b0 <MX_I2S3_Init+0x54>)
 800169e:	f003 f9e7 	bl	8004a70 <HAL_I2S_Init>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 80016a8:	f000 fd96 	bl	80021d8 <Error_Handler>
  }

}
 80016ac:	bf00      	nop
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	20000778 	.word	0x20000778
 80016b4:	40003c00 	.word	0x40003c00

080016b8 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b08e      	sub	sp, #56	; 0x38
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016c4:	2200      	movs	r2, #0
 80016c6:	601a      	str	r2, [r3, #0]
 80016c8:	605a      	str	r2, [r3, #4]
 80016ca:	609a      	str	r2, [r3, #8]
 80016cc:	60da      	str	r2, [r3, #12]
 80016ce:	611a      	str	r2, [r3, #16]
  if(i2sHandle->Instance==SPI2)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4a79      	ldr	r2, [pc, #484]	; (80018bc <HAL_I2S_MspInit+0x204>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d163      	bne.n	80017a2 <HAL_I2S_MspInit+0xea>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* I2S2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80016da:	2300      	movs	r3, #0
 80016dc:	623b      	str	r3, [r7, #32]
 80016de:	4b78      	ldr	r3, [pc, #480]	; (80018c0 <HAL_I2S_MspInit+0x208>)
 80016e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e2:	4a77      	ldr	r2, [pc, #476]	; (80018c0 <HAL_I2S_MspInit+0x208>)
 80016e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016e8:	6413      	str	r3, [r2, #64]	; 0x40
 80016ea:	4b75      	ldr	r3, [pc, #468]	; (80018c0 <HAL_I2S_MspInit+0x208>)
 80016ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016f2:	623b      	str	r3, [r7, #32]
 80016f4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016f6:	2300      	movs	r3, #0
 80016f8:	61fb      	str	r3, [r7, #28]
 80016fa:	4b71      	ldr	r3, [pc, #452]	; (80018c0 <HAL_I2S_MspInit+0x208>)
 80016fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fe:	4a70      	ldr	r2, [pc, #448]	; (80018c0 <HAL_I2S_MspInit+0x208>)
 8001700:	f043 0304 	orr.w	r3, r3, #4
 8001704:	6313      	str	r3, [r2, #48]	; 0x30
 8001706:	4b6e      	ldr	r3, [pc, #440]	; (80018c0 <HAL_I2S_MspInit+0x208>)
 8001708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170a:	f003 0304 	and.w	r3, r3, #4
 800170e:	61fb      	str	r3, [r7, #28]
 8001710:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001712:	2300      	movs	r3, #0
 8001714:	61bb      	str	r3, [r7, #24]
 8001716:	4b6a      	ldr	r3, [pc, #424]	; (80018c0 <HAL_I2S_MspInit+0x208>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171a:	4a69      	ldr	r2, [pc, #420]	; (80018c0 <HAL_I2S_MspInit+0x208>)
 800171c:	f043 0302 	orr.w	r3, r3, #2
 8001720:	6313      	str	r3, [r2, #48]	; 0x30
 8001722:	4b67      	ldr	r3, [pc, #412]	; (80018c0 <HAL_I2S_MspInit+0x208>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001726:	f003 0302 	and.w	r3, r3, #2
 800172a:	61bb      	str	r3, [r7, #24]
 800172c:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> I2S2_ext_SD
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800172e:	2304      	movs	r3, #4
 8001730:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001732:	2302      	movs	r3, #2
 8001734:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001736:	2300      	movs	r3, #0
 8001738:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800173a:	2300      	movs	r3, #0
 800173c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 800173e:	2306      	movs	r3, #6
 8001740:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001742:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001746:	4619      	mov	r1, r3
 8001748:	485e      	ldr	r0, [pc, #376]	; (80018c4 <HAL_I2S_MspInit+0x20c>)
 800174a:	f001 fea5 	bl	8003498 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800174e:	2308      	movs	r3, #8
 8001750:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001752:	2302      	movs	r3, #2
 8001754:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001756:	2300      	movs	r3, #0
 8001758:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800175a:	2300      	movs	r3, #0
 800175c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800175e:	2305      	movs	r3, #5
 8001760:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001762:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001766:	4619      	mov	r1, r3
 8001768:	4856      	ldr	r0, [pc, #344]	; (80018c4 <HAL_I2S_MspInit+0x20c>)
 800176a:	f001 fe95 	bl	8003498 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 800176e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001772:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001774:	2302      	movs	r3, #2
 8001776:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001778:	2300      	movs	r3, #0
 800177a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800177c:	2300      	movs	r3, #0
 800177e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001780:	2305      	movs	r3, #5
 8001782:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001784:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001788:	4619      	mov	r1, r3
 800178a:	484f      	ldr	r0, [pc, #316]	; (80018c8 <HAL_I2S_MspInit+0x210>)
 800178c:	f001 fe84 	bl	8003498 <HAL_GPIO_Init>

    /* I2S2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8001790:	2200      	movs	r2, #0
 8001792:	2100      	movs	r1, #0
 8001794:	2024      	movs	r0, #36	; 0x24
 8001796:	f001 f91b 	bl	80029d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800179a:	2024      	movs	r0, #36	; 0x24
 800179c:	f001 f944 	bl	8002a28 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80017a0:	e088      	b.n	80018b4 <HAL_I2S_MspInit+0x1fc>
  else if(i2sHandle->Instance==SPI3)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4a49      	ldr	r2, [pc, #292]	; (80018cc <HAL_I2S_MspInit+0x214>)
 80017a8:	4293      	cmp	r3, r2
 80017aa:	f040 8083 	bne.w	80018b4 <HAL_I2S_MspInit+0x1fc>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80017ae:	2300      	movs	r3, #0
 80017b0:	617b      	str	r3, [r7, #20]
 80017b2:	4b43      	ldr	r3, [pc, #268]	; (80018c0 <HAL_I2S_MspInit+0x208>)
 80017b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017b6:	4a42      	ldr	r2, [pc, #264]	; (80018c0 <HAL_I2S_MspInit+0x208>)
 80017b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017bc:	6413      	str	r3, [r2, #64]	; 0x40
 80017be:	4b40      	ldr	r3, [pc, #256]	; (80018c0 <HAL_I2S_MspInit+0x208>)
 80017c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017c2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80017c6:	617b      	str	r3, [r7, #20]
 80017c8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ca:	2300      	movs	r3, #0
 80017cc:	613b      	str	r3, [r7, #16]
 80017ce:	4b3c      	ldr	r3, [pc, #240]	; (80018c0 <HAL_I2S_MspInit+0x208>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d2:	4a3b      	ldr	r2, [pc, #236]	; (80018c0 <HAL_I2S_MspInit+0x208>)
 80017d4:	f043 0301 	orr.w	r3, r3, #1
 80017d8:	6313      	str	r3, [r2, #48]	; 0x30
 80017da:	4b39      	ldr	r3, [pc, #228]	; (80018c0 <HAL_I2S_MspInit+0x208>)
 80017dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017de:	f003 0301 	and.w	r3, r3, #1
 80017e2:	613b      	str	r3, [r7, #16]
 80017e4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017e6:	2300      	movs	r3, #0
 80017e8:	60fb      	str	r3, [r7, #12]
 80017ea:	4b35      	ldr	r3, [pc, #212]	; (80018c0 <HAL_I2S_MspInit+0x208>)
 80017ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ee:	4a34      	ldr	r2, [pc, #208]	; (80018c0 <HAL_I2S_MspInit+0x208>)
 80017f0:	f043 0304 	orr.w	r3, r3, #4
 80017f4:	6313      	str	r3, [r2, #48]	; 0x30
 80017f6:	4b32      	ldr	r3, [pc, #200]	; (80018c0 <HAL_I2S_MspInit+0x208>)
 80017f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fa:	f003 0304 	and.w	r3, r3, #4
 80017fe:	60fb      	str	r3, [r7, #12]
 8001800:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001802:	2310      	movs	r3, #16
 8001804:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001806:	2302      	movs	r3, #2
 8001808:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180a:	2300      	movs	r3, #0
 800180c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800180e:	2300      	movs	r3, #0
 8001810:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001812:	2306      	movs	r3, #6
 8001814:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001816:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800181a:	4619      	mov	r1, r3
 800181c:	482c      	ldr	r0, [pc, #176]	; (80018d0 <HAL_I2S_MspInit+0x218>)
 800181e:	f001 fe3b 	bl	8003498 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001822:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8001826:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001828:	2302      	movs	r3, #2
 800182a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182c:	2300      	movs	r3, #0
 800182e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001830:	2300      	movs	r3, #0
 8001832:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001834:	2306      	movs	r3, #6
 8001836:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001838:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800183c:	4619      	mov	r1, r3
 800183e:	4821      	ldr	r0, [pc, #132]	; (80018c4 <HAL_I2S_MspInit+0x20c>)
 8001840:	f001 fe2a 	bl	8003498 <HAL_GPIO_Init>
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8001844:	4b23      	ldr	r3, [pc, #140]	; (80018d4 <HAL_I2S_MspInit+0x21c>)
 8001846:	4a24      	ldr	r2, [pc, #144]	; (80018d8 <HAL_I2S_MspInit+0x220>)
 8001848:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 800184a:	4b22      	ldr	r3, [pc, #136]	; (80018d4 <HAL_I2S_MspInit+0x21c>)
 800184c:	2200      	movs	r2, #0
 800184e:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001850:	4b20      	ldr	r3, [pc, #128]	; (80018d4 <HAL_I2S_MspInit+0x21c>)
 8001852:	2240      	movs	r2, #64	; 0x40
 8001854:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001856:	4b1f      	ldr	r3, [pc, #124]	; (80018d4 <HAL_I2S_MspInit+0x21c>)
 8001858:	2200      	movs	r2, #0
 800185a:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800185c:	4b1d      	ldr	r3, [pc, #116]	; (80018d4 <HAL_I2S_MspInit+0x21c>)
 800185e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001862:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001864:	4b1b      	ldr	r3, [pc, #108]	; (80018d4 <HAL_I2S_MspInit+0x21c>)
 8001866:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800186a:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800186c:	4b19      	ldr	r3, [pc, #100]	; (80018d4 <HAL_I2S_MspInit+0x21c>)
 800186e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001872:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8001874:	4b17      	ldr	r3, [pc, #92]	; (80018d4 <HAL_I2S_MspInit+0x21c>)
 8001876:	f44f 7280 	mov.w	r2, #256	; 0x100
 800187a:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800187c:	4b15      	ldr	r3, [pc, #84]	; (80018d4 <HAL_I2S_MspInit+0x21c>)
 800187e:	2200      	movs	r2, #0
 8001880:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001882:	4b14      	ldr	r3, [pc, #80]	; (80018d4 <HAL_I2S_MspInit+0x21c>)
 8001884:	2200      	movs	r2, #0
 8001886:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8001888:	4812      	ldr	r0, [pc, #72]	; (80018d4 <HAL_I2S_MspInit+0x21c>)
 800188a:	f001 f91b 	bl	8002ac4 <HAL_DMA_Init>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d001      	beq.n	8001898 <HAL_I2S_MspInit+0x1e0>
      Error_Handler();
 8001894:	f000 fca0 	bl	80021d8 <Error_Handler>
    __HAL_LINKDMA(i2sHandle,hdmatx,hdma_spi3_tx);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	4a0e      	ldr	r2, [pc, #56]	; (80018d4 <HAL_I2S_MspInit+0x21c>)
 800189c:	639a      	str	r2, [r3, #56]	; 0x38
 800189e:	4a0d      	ldr	r2, [pc, #52]	; (80018d4 <HAL_I2S_MspInit+0x21c>)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 80018a4:	2200      	movs	r2, #0
 80018a6:	2100      	movs	r1, #0
 80018a8:	2033      	movs	r0, #51	; 0x33
 80018aa:	f001 f891 	bl	80029d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 80018ae:	2033      	movs	r0, #51	; 0x33
 80018b0:	f001 f8ba 	bl	8002a28 <HAL_NVIC_EnableIRQ>
}
 80018b4:	bf00      	nop
 80018b6:	3738      	adds	r7, #56	; 0x38
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	40003800 	.word	0x40003800
 80018c0:	40023800 	.word	0x40023800
 80018c4:	40020800 	.word	0x40020800
 80018c8:	40020400 	.word	0x40020400
 80018cc:	40003c00 	.word	0x40003c00
 80018d0:	40020000 	.word	0x40020000
 80018d4:	200006d0 	.word	0x200006d0
 80018d8:	40026088 	.word	0x40026088

080018dc <FFT>:

#define  NUMBER_IS_2_POW_K(x)   ((!((x)&((x)-1)))&&((x)>1))  // x is pow(2, k), k=1,2, ...
#define  FT_DIRECT        -1    // Direct transform.
#define  FT_INVERSE        1    // Inverse transform.

bool FFT(float *Rdat, float *Idat, int N, int LogN, int Ft_Flag) {
 80018dc:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
 80018e0:	b08f      	sub	sp, #60	; 0x3c
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	60f8      	str	r0, [r7, #12]
 80018e6:	60b9      	str	r1, [r7, #8]
 80018e8:	607a      	str	r2, [r7, #4]
 80018ea:	603b      	str	r3, [r7, #0]
    // parameters error check:
    if ((Rdat == NULL) || (Idat == NULL)) return false;
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d002      	beq.n	80018f8 <FFT+0x1c>
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d101      	bne.n	80018fc <FFT+0x20>
 80018f8:	2300      	movs	r3, #0
 80018fa:	e172      	b.n	8001be2 <FFT+0x306>
    if ((N > 16384) || (N < 1)) return false;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001902:	dc02      	bgt.n	800190a <FFT+0x2e>
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2b00      	cmp	r3, #0
 8001908:	dc01      	bgt.n	800190e <FFT+0x32>
 800190a:	2300      	movs	r3, #0
 800190c:	e169      	b.n	8001be2 <FFT+0x306>
    if (!NUMBER_IS_2_POW_K(N)) return false;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	1e5a      	subs	r2, r3, #1
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	4013      	ands	r3, r2
 8001916:	2b00      	cmp	r3, #0
 8001918:	d102      	bne.n	8001920 <FFT+0x44>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2b01      	cmp	r3, #1
 800191e:	dc01      	bgt.n	8001924 <FFT+0x48>
 8001920:	2300      	movs	r3, #0
 8001922:	e15e      	b.n	8001be2 <FFT+0x306>
    if ((LogN < 2) || (LogN > 14)) return false;
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	2b01      	cmp	r3, #1
 8001928:	dd02      	ble.n	8001930 <FFT+0x54>
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	2b0e      	cmp	r3, #14
 800192e:	dd01      	ble.n	8001934 <FFT+0x58>
 8001930:	2300      	movs	r3, #0
 8001932:	e156      	b.n	8001be2 <FFT+0x306>
    if ((Ft_Flag != FT_DIRECT) && (Ft_Flag != FT_INVERSE)) return false;
 8001934:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001936:	f1b3 3fff 	cmp.w	r3, #4294967295
 800193a:	d004      	beq.n	8001946 <FFT+0x6a>
 800193c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800193e:	2b01      	cmp	r3, #1
 8001940:	d001      	beq.n	8001946 <FFT+0x6a>
 8001942:	2300      	movs	r3, #0
 8001944:	e14d      	b.n	8001be2 <FFT+0x306>
             -0.0490676743274180F, -0.0245412285229122F, -0.0122715382857199F,
             -0.0061358846491544F, -0.0030679567629659F, -0.0015339801862847F,
             -0.0007669903187427F, -0.0003834951875714F
            };

    nn = N >> 1;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	ea4f 0a63 	mov.w	sl, r3, asr #1
    ie = N;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	4619      	mov	r1, r3
    for (n = 1; n <= LogN; n++) {
 8001950:	f04f 0801 	mov.w	r8, #1
 8001954:	e0ca      	b.n	8001aec <FFT+0x210>
        rw = Rcoef[LogN - n];
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	eba3 0308 	sub.w	r3, r3, r8
 800195c:	4aa4      	ldr	r2, [pc, #656]	; (8001bf0 <FFT+0x314>)
 800195e:	009b      	lsls	r3, r3, #2
 8001960:	4413      	add	r3, r2
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	62bb      	str	r3, [r7, #40]	; 0x28
        iw = Icoef[LogN - n];
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	eba3 0308 	sub.w	r3, r3, r8
 800196c:	4aa1      	ldr	r2, [pc, #644]	; (8001bf4 <FFT+0x318>)
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	4413      	add	r3, r2
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (Ft_Flag == FT_INVERSE) iw = -iw;
 8001976:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001978:	2b01      	cmp	r3, #1
 800197a:	d105      	bne.n	8001988 <FFT+0xac>
 800197c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001980:	eef1 7a67 	vneg.f32	s15, s15
 8001984:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
        in = ie >> 1;
 8001988:	460b      	mov	r3, r1
 800198a:	105e      	asrs	r6, r3, #1
        ru = 1.0F;
 800198c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001990:	637b      	str	r3, [r7, #52]	; 0x34
        iu = 0.0F;
 8001992:	f04f 0300 	mov.w	r3, #0
 8001996:	633b      	str	r3, [r7, #48]	; 0x30
        for (j = 0; j < in; j++) {
 8001998:	2500      	movs	r5, #0
 800199a:	e09f      	b.n	8001adc <FFT+0x200>
            for (i = j; i < N; i += ie) {
 800199c:	462c      	mov	r4, r5
 800199e:	e077      	b.n	8001a90 <FFT+0x1b4>
                io = i + in;
 80019a0:	eb04 0906 	add.w	r9, r4, r6
                rtp = Rdat[i] + Rdat[io];
 80019a4:	4623      	mov	r3, r4
 80019a6:	009b      	lsls	r3, r3, #2
 80019a8:	68fa      	ldr	r2, [r7, #12]
 80019aa:	4413      	add	r3, r2
 80019ac:	ed93 7a00 	vldr	s14, [r3]
 80019b0:	464b      	mov	r3, r9
 80019b2:	009b      	lsls	r3, r3, #2
 80019b4:	68fa      	ldr	r2, [r7, #12]
 80019b6:	4413      	add	r3, r2
 80019b8:	edd3 7a00 	vldr	s15, [r3]
 80019bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019c0:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
                itp = Idat[i] + Idat[io];
 80019c4:	4623      	mov	r3, r4
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	68ba      	ldr	r2, [r7, #8]
 80019ca:	4413      	add	r3, r2
 80019cc:	ed93 7a00 	vldr	s14, [r3]
 80019d0:	464b      	mov	r3, r9
 80019d2:	009b      	lsls	r3, r3, #2
 80019d4:	68ba      	ldr	r2, [r7, #8]
 80019d6:	4413      	add	r3, r2
 80019d8:	edd3 7a00 	vldr	s15, [r3]
 80019dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019e0:	edc7 7a08 	vstr	s15, [r7, #32]
                rtq = Rdat[i] - Rdat[io];
 80019e4:	4623      	mov	r3, r4
 80019e6:	009b      	lsls	r3, r3, #2
 80019e8:	68fa      	ldr	r2, [r7, #12]
 80019ea:	4413      	add	r3, r2
 80019ec:	ed93 7a00 	vldr	s14, [r3]
 80019f0:	464b      	mov	r3, r9
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	68fa      	ldr	r2, [r7, #12]
 80019f6:	4413      	add	r3, r2
 80019f8:	edd3 7a00 	vldr	s15, [r3]
 80019fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a00:	edc7 7a06 	vstr	s15, [r7, #24]
                itq = Idat[i] - Idat[io];
 8001a04:	4623      	mov	r3, r4
 8001a06:	009b      	lsls	r3, r3, #2
 8001a08:	68ba      	ldr	r2, [r7, #8]
 8001a0a:	4413      	add	r3, r2
 8001a0c:	ed93 7a00 	vldr	s14, [r3]
 8001a10:	464b      	mov	r3, r9
 8001a12:	009b      	lsls	r3, r3, #2
 8001a14:	68ba      	ldr	r2, [r7, #8]
 8001a16:	4413      	add	r3, r2
 8001a18:	edd3 7a00 	vldr	s15, [r3]
 8001a1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a20:	edc7 7a05 	vstr	s15, [r7, #20]
                Rdat[io] = rtq * ru - itq * iu;
 8001a24:	ed97 7a06 	vldr	s14, [r7, #24]
 8001a28:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001a2c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a30:	edd7 6a05 	vldr	s13, [r7, #20]
 8001a34:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001a38:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a3c:	464b      	mov	r3, r9
 8001a3e:	009b      	lsls	r3, r3, #2
 8001a40:	68fa      	ldr	r2, [r7, #12]
 8001a42:	4413      	add	r3, r2
 8001a44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a48:	edc3 7a00 	vstr	s15, [r3]
                Idat[io] = itq * ru + rtq * iu;
 8001a4c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001a50:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001a54:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a58:	edd7 6a06 	vldr	s13, [r7, #24]
 8001a5c:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001a60:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a64:	464b      	mov	r3, r9
 8001a66:	009b      	lsls	r3, r3, #2
 8001a68:	68ba      	ldr	r2, [r7, #8]
 8001a6a:	4413      	add	r3, r2
 8001a6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a70:	edc3 7a00 	vstr	s15, [r3]
                Rdat[i] = rtp;
 8001a74:	4623      	mov	r3, r4
 8001a76:	009b      	lsls	r3, r3, #2
 8001a78:	68fa      	ldr	r2, [r7, #12]
 8001a7a:	4413      	add	r3, r2
 8001a7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a7e:	601a      	str	r2, [r3, #0]
                Idat[i] = itp;
 8001a80:	4623      	mov	r3, r4
 8001a82:	009b      	lsls	r3, r3, #2
 8001a84:	68ba      	ldr	r2, [r7, #8]
 8001a86:	4413      	add	r3, r2
 8001a88:	6a3a      	ldr	r2, [r7, #32]
 8001a8a:	601a      	str	r2, [r3, #0]
            for (i = j; i < N; i += ie) {
 8001a8c:	460b      	mov	r3, r1
 8001a8e:	441c      	add	r4, r3
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	429c      	cmp	r4, r3
 8001a94:	db84      	blt.n	80019a0 <FFT+0xc4>
            }

            sr = ru;
 8001a96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a98:	61fb      	str	r3, [r7, #28]
            ru = ru * rw - iu * iw;
 8001a9a:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8001a9e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001aa2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001aa6:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8001aaa:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001aae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ab2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ab6:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
            iu = iu * rw + sr * iw;
 8001aba:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8001abe:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001ac2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ac6:	edd7 6a07 	vldr	s13, [r7, #28]
 8001aca:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001ace:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ad2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ad6:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
        for (j = 0; j < in; j++) {
 8001ada:	3501      	adds	r5, #1
 8001adc:	42b5      	cmp	r5, r6
 8001ade:	f6ff af5d 	blt.w	800199c <FFT+0xc0>
        }

        ie >>= 1;
 8001ae2:	460b      	mov	r3, r1
 8001ae4:	105b      	asrs	r3, r3, #1
 8001ae6:	4619      	mov	r1, r3
    for (n = 1; n <= LogN; n++) {
 8001ae8:	f108 0801 	add.w	r8, r8, #1
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	4598      	cmp	r8, r3
 8001af0:	f77f af31 	ble.w	8001956 <FFT+0x7a>
    }

    for (j = i = 1; i < N; i++) {
 8001af4:	2401      	movs	r4, #1
 8001af6:	4625      	mov	r5, r4
 8001af8:	e038      	b.n	8001b6c <FFT+0x290>
        if (i < j) {
 8001afa:	42ac      	cmp	r4, r5
 8001afc:	da2e      	bge.n	8001b5c <FFT+0x280>
            io = i - 1;
 8001afe:	f104 39ff 	add.w	r9, r4, #4294967295
            in = j - 1;
 8001b02:	1e6e      	subs	r6, r5, #1
            rtp = Rdat[in];
 8001b04:	4633      	mov	r3, r6
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	68fa      	ldr	r2, [r7, #12]
 8001b0a:	4413      	add	r3, r2
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	627b      	str	r3, [r7, #36]	; 0x24
            itp = Idat[in];
 8001b10:	4633      	mov	r3, r6
 8001b12:	009b      	lsls	r3, r3, #2
 8001b14:	68ba      	ldr	r2, [r7, #8]
 8001b16:	4413      	add	r3, r2
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	623b      	str	r3, [r7, #32]
            Rdat[in] = Rdat[io];
 8001b1c:	464b      	mov	r3, r9
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	68fa      	ldr	r2, [r7, #12]
 8001b22:	441a      	add	r2, r3
 8001b24:	4633      	mov	r3, r6
 8001b26:	009b      	lsls	r3, r3, #2
 8001b28:	68f9      	ldr	r1, [r7, #12]
 8001b2a:	440b      	add	r3, r1
 8001b2c:	6812      	ldr	r2, [r2, #0]
 8001b2e:	601a      	str	r2, [r3, #0]
            Idat[in] = Idat[io];
 8001b30:	464b      	mov	r3, r9
 8001b32:	009b      	lsls	r3, r3, #2
 8001b34:	68ba      	ldr	r2, [r7, #8]
 8001b36:	441a      	add	r2, r3
 8001b38:	4633      	mov	r3, r6
 8001b3a:	009b      	lsls	r3, r3, #2
 8001b3c:	68b9      	ldr	r1, [r7, #8]
 8001b3e:	440b      	add	r3, r1
 8001b40:	6812      	ldr	r2, [r2, #0]
 8001b42:	601a      	str	r2, [r3, #0]
            Rdat[io] = rtp;
 8001b44:	464b      	mov	r3, r9
 8001b46:	009b      	lsls	r3, r3, #2
 8001b48:	68fa      	ldr	r2, [r7, #12]
 8001b4a:	4413      	add	r3, r2
 8001b4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b4e:	601a      	str	r2, [r3, #0]
            Idat[io] = itp;
 8001b50:	464b      	mov	r3, r9
 8001b52:	009b      	lsls	r3, r3, #2
 8001b54:	68ba      	ldr	r2, [r7, #8]
 8001b56:	4413      	add	r3, r2
 8001b58:	6a3a      	ldr	r2, [r7, #32]
 8001b5a:	601a      	str	r2, [r3, #0]
        }

        k = nn;
 8001b5c:	4656      	mov	r6, sl

        while (k < j) {
 8001b5e:	e001      	b.n	8001b64 <FFT+0x288>
            j = j - k;
 8001b60:	1bad      	subs	r5, r5, r6
            k >>= 1;
 8001b62:	1076      	asrs	r6, r6, #1
        while (k < j) {
 8001b64:	42ae      	cmp	r6, r5
 8001b66:	dbfb      	blt.n	8001b60 <FFT+0x284>
        }

        j = j + k;
 8001b68:	4435      	add	r5, r6
    for (j = i = 1; i < N; i++) {
 8001b6a:	3401      	adds	r4, #1
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	429c      	cmp	r4, r3
 8001b70:	dbc3      	blt.n	8001afa <FFT+0x21e>
    }

    if (Ft_Flag == FT_DIRECT) return true;
 8001b72:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001b74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b78:	d101      	bne.n	8001b7e <FFT+0x2a2>
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e031      	b.n	8001be2 <FFT+0x306>

    rw = 1.0F / N;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	ee07 3a90 	vmov	s15, r3
 8001b84:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b88:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001b8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b90:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

    for (i = 0; i < N; i++) {
 8001b94:	2400      	movs	r4, #0
 8001b96:	e020      	b.n	8001bda <FFT+0x2fe>
        Rdat[i] *= rw;
 8001b98:	4623      	mov	r3, r4
 8001b9a:	009b      	lsls	r3, r3, #2
 8001b9c:	68fa      	ldr	r2, [r7, #12]
 8001b9e:	4413      	add	r3, r2
 8001ba0:	ed93 7a00 	vldr	s14, [r3]
 8001ba4:	4623      	mov	r3, r4
 8001ba6:	009b      	lsls	r3, r3, #2
 8001ba8:	68fa      	ldr	r2, [r7, #12]
 8001baa:	4413      	add	r3, r2
 8001bac:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001bb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bb4:	edc3 7a00 	vstr	s15, [r3]
        Idat[i] *= rw;
 8001bb8:	4623      	mov	r3, r4
 8001bba:	009b      	lsls	r3, r3, #2
 8001bbc:	68ba      	ldr	r2, [r7, #8]
 8001bbe:	4413      	add	r3, r2
 8001bc0:	ed93 7a00 	vldr	s14, [r3]
 8001bc4:	4623      	mov	r3, r4
 8001bc6:	009b      	lsls	r3, r3, #2
 8001bc8:	68ba      	ldr	r2, [r7, #8]
 8001bca:	4413      	add	r3, r2
 8001bcc:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001bd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bd4:	edc3 7a00 	vstr	s15, [r3]
    for (i = 0; i < N; i++) {
 8001bd8:	3401      	adds	r4, #1
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	429c      	cmp	r4, r3
 8001bde:	dbdb      	blt.n	8001b98 <FFT+0x2bc>
    }

    return true;
 8001be0:	2301      	movs	r3, #1
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	373c      	adds	r7, #60	; 0x3c
 8001be6:	46bd      	mov	sp, r7
 8001be8:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 8001bec:	4770      	bx	lr
 8001bee:	bf00      	nop
 8001bf0:	0800fd24 	.word	0x0800fd24
 8001bf4:	0800fd5c 	.word	0x0800fd5c

08001bf8 <start_vibro>:
int min(int a,int b){
	if(a>b) return b;
	return a;
}
void start_vibro()
{
 8001bf8:	b5b0      	push	{r4, r5, r7, lr}
 8001bfa:	b094      	sub	sp, #80	; 0x50
 8001bfc:	af00      	add	r7, sp, #0
	int vibros[4] = {10,50,200,1000};
 8001bfe:	4b6d      	ldr	r3, [pc, #436]	; (8001db4 <start_vibro+0x1bc>)
 8001c00:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8001c04:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c06:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	double sums[4] = {0,0,0,0};
 8001c0a:	f107 0310 	add.w	r3, r7, #16
 8001c0e:	2220      	movs	r2, #32
 8001c10:	2100      	movs	r1, #0
 8001c12:	4618      	mov	r0, r3
 8001c14:	f00c ffdd 	bl	800ebd2 <memset>
	int j =0;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	64fb      	str	r3, [r7, #76]	; 0x4c
	for(int i=1;i<256;i+=1){
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	64bb      	str	r3, [r7, #72]	; 0x48
 8001c20:	e044      	b.n	8001cac <start_vibro+0xb4>
		if(i > vibros[j]) j++;
 8001c22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001c24:	009b      	lsls	r3, r3, #2
 8001c26:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8001c2a:	4413      	add	r3, r2
 8001c2c:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8001c30:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001c32:	429a      	cmp	r2, r3
 8001c34:	dd02      	ble.n	8001c3c <start_vibro+0x44>
 8001c36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001c38:	3301      	adds	r3, #1
 8001c3a:	64fb      	str	r3, [r7, #76]	; 0x4c
		if(FFTBuffer[i]/100000 > sums[j])
 8001c3c:	4a5e      	ldr	r2, [pc, #376]	; (8001db8 <start_vibro+0x1c0>)
 8001c3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c40:	009b      	lsls	r3, r3, #2
 8001c42:	4413      	add	r3, r2
 8001c44:	edd3 7a00 	vldr	s15, [r3]
 8001c48:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 8001dbc <start_vibro+0x1c4>
 8001c4c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001c50:	ee16 0a90 	vmov	r0, s13
 8001c54:	f7fe fc24 	bl	80004a0 <__aeabi_f2d>
 8001c58:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001c5a:	00db      	lsls	r3, r3, #3
 8001c5c:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8001c60:	4413      	add	r3, r2
 8001c62:	3b40      	subs	r3, #64	; 0x40
 8001c64:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001c68:	461a      	mov	r2, r3
 8001c6a:	4623      	mov	r3, r4
 8001c6c:	f7fe ff00 	bl	8000a70 <__aeabi_dcmpgt>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d017      	beq.n	8001ca6 <start_vibro+0xae>
			sums[j] = FFTBuffer[i]/100000;
 8001c76:	4a50      	ldr	r2, [pc, #320]	; (8001db8 <start_vibro+0x1c0>)
 8001c78:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	4413      	add	r3, r2
 8001c7e:	edd3 7a00 	vldr	s15, [r3]
 8001c82:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 8001dbc <start_vibro+0x1c4>
 8001c86:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001c8a:	ee16 0a90 	vmov	r0, s13
 8001c8e:	f7fe fc07 	bl	80004a0 <__aeabi_f2d>
 8001c92:	4603      	mov	r3, r0
 8001c94:	460c      	mov	r4, r1
 8001c96:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001c98:	00d2      	lsls	r2, r2, #3
 8001c9a:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8001c9e:	440a      	add	r2, r1
 8001ca0:	3a40      	subs	r2, #64	; 0x40
 8001ca2:	e9c2 3400 	strd	r3, r4, [r2]
	for(int i=1;i<256;i+=1){
 8001ca6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001ca8:	3301      	adds	r3, #1
 8001caa:	64bb      	str	r3, [r7, #72]	; 0x48
 8001cac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001cae:	2bff      	cmp	r3, #255	; 0xff
 8001cb0:	ddb7      	ble.n	8001c22 <start_vibro+0x2a>

	}
	int diff[4] = {0,0,0,0};
 8001cb2:	463b      	mov	r3, r7
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	601a      	str	r2, [r3, #0]
 8001cb8:	605a      	str	r2, [r3, #4]
 8001cba:	609a      	str	r2, [r3, #8]
 8001cbc:	60da      	str	r2, [r3, #12]
	for(int i= 0;i<4;i++){
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	647b      	str	r3, [r7, #68]	; 0x44
 8001cc2:	e038      	b.n	8001d36 <start_vibro+0x13e>
		for(int j=0;j<4;j++){
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	643b      	str	r3, [r7, #64]	; 0x40
 8001cc8:	e02f      	b.n	8001d2a <start_vibro+0x132>
			if(sums[i] >= sums[j] - 0.5){
 8001cca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001ccc:	00db      	lsls	r3, r3, #3
 8001cce:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8001cd2:	4413      	add	r3, r2
 8001cd4:	3b40      	subs	r3, #64	; 0x40
 8001cd6:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001cda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001cdc:	00db      	lsls	r3, r3, #3
 8001cde:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8001ce2:	4413      	add	r3, r2
 8001ce4:	3b40      	subs	r3, #64	; 0x40
 8001ce6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001cea:	f04f 0200 	mov.w	r2, #0
 8001cee:	4b34      	ldr	r3, [pc, #208]	; (8001dc0 <start_vibro+0x1c8>)
 8001cf0:	f7fe fa76 	bl	80001e0 <__aeabi_dsub>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	460b      	mov	r3, r1
 8001cf8:	4620      	mov	r0, r4
 8001cfa:	4629      	mov	r1, r5
 8001cfc:	f7fe feae 	bl	8000a5c <__aeabi_dcmpge>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d00e      	beq.n	8001d24 <start_vibro+0x12c>
				diff[i]+=1;
 8001d06:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d08:	009b      	lsls	r3, r3, #2
 8001d0a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8001d0e:	4413      	add	r3, r2
 8001d10:	f853 3c50 	ldr.w	r3, [r3, #-80]
 8001d14:	1c5a      	adds	r2, r3, #1
 8001d16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d18:	009b      	lsls	r3, r3, #2
 8001d1a:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8001d1e:	440b      	add	r3, r1
 8001d20:	f843 2c50 	str.w	r2, [r3, #-80]
		for(int j=0;j<4;j++){
 8001d24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001d26:	3301      	adds	r3, #1
 8001d28:	643b      	str	r3, [r7, #64]	; 0x40
 8001d2a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001d2c:	2b03      	cmp	r3, #3
 8001d2e:	ddcc      	ble.n	8001cca <start_vibro+0xd2>
	for(int i= 0;i<4;i++){
 8001d30:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d32:	3301      	adds	r3, #1
 8001d34:	647b      	str	r3, [r7, #68]	; 0x44
 8001d36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d38:	2b03      	cmp	r3, #3
 8001d3a:	ddc3      	ble.n	8001cc4 <start_vibro+0xcc>
			}
			}
		}

	TIM4->CCR1 = diff[0] * 1024 - 1;
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	029b      	lsls	r3, r3, #10
 8001d40:	1e5a      	subs	r2, r3, #1
 8001d42:	4b20      	ldr	r3, [pc, #128]	; (8001dc4 <start_vibro+0x1cc>)
 8001d44:	635a      	str	r2, [r3, #52]	; 0x34
	if(TIM4->CCR1 != 4095){
 8001d46:	4b1f      	ldr	r3, [pc, #124]	; (8001dc4 <start_vibro+0x1cc>)
 8001d48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d4a:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d002      	beq.n	8001d58 <start_vibro+0x160>
		TIM4->CCR1 = 0;
 8001d52:	4b1c      	ldr	r3, [pc, #112]	; (8001dc4 <start_vibro+0x1cc>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	635a      	str	r2, [r3, #52]	; 0x34
	}
	TIM4->CCR2 = diff[1] * 1024 - 1;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	029b      	lsls	r3, r3, #10
 8001d5c:	1e5a      	subs	r2, r3, #1
 8001d5e:	4b19      	ldr	r3, [pc, #100]	; (8001dc4 <start_vibro+0x1cc>)
 8001d60:	639a      	str	r2, [r3, #56]	; 0x38
	if(TIM4->CCR2 != 4095){
 8001d62:	4b18      	ldr	r3, [pc, #96]	; (8001dc4 <start_vibro+0x1cc>)
 8001d64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d66:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d002      	beq.n	8001d74 <start_vibro+0x17c>
		TIM4->CCR2 = 0;
 8001d6e:	4b15      	ldr	r3, [pc, #84]	; (8001dc4 <start_vibro+0x1cc>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	639a      	str	r2, [r3, #56]	; 0x38
	}
	TIM4->CCR3 = diff[2] * 1024 - 1;
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	029b      	lsls	r3, r3, #10
 8001d78:	1e5a      	subs	r2, r3, #1
 8001d7a:	4b12      	ldr	r3, [pc, #72]	; (8001dc4 <start_vibro+0x1cc>)
 8001d7c:	63da      	str	r2, [r3, #60]	; 0x3c
	if(TIM4->CCR3 != 4095){
 8001d7e:	4b11      	ldr	r3, [pc, #68]	; (8001dc4 <start_vibro+0x1cc>)
 8001d80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d82:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d002      	beq.n	8001d90 <start_vibro+0x198>
		TIM4->CCR3 = 0;
 8001d8a:	4b0e      	ldr	r3, [pc, #56]	; (8001dc4 <start_vibro+0x1cc>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	63da      	str	r2, [r3, #60]	; 0x3c
	}
	TIM4->CCR4 = diff[3] * 1024 - 1;
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	029b      	lsls	r3, r3, #10
 8001d94:	1e5a      	subs	r2, r3, #1
 8001d96:	4b0b      	ldr	r3, [pc, #44]	; (8001dc4 <start_vibro+0x1cc>)
 8001d98:	641a      	str	r2, [r3, #64]	; 0x40
	if(TIM4->CCR4 != 4095){
 8001d9a:	4b0a      	ldr	r3, [pc, #40]	; (8001dc4 <start_vibro+0x1cc>)
 8001d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d9e:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d002      	beq.n	8001dac <start_vibro+0x1b4>
		TIM4->CCR4 = 0;
 8001da6:	4b07      	ldr	r3, [pc, #28]	; (8001dc4 <start_vibro+0x1cc>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	641a      	str	r2, [r3, #64]	; 0x40
	}
}
 8001dac:	bf00      	nop
 8001dae:	3750      	adds	r7, #80	; 0x50
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bdb0      	pop	{r4, r5, r7, pc}
 8001db4:	0800f9dc 	.word	0x0800f9dc
 8001db8:	200007c0 	.word	0x200007c0
 8001dbc:	47c35000 	.word	0x47c35000
 8001dc0:	3fe00000 	.word	0x3fe00000
 8001dc4:	40000800 	.word	0x40000800

08001dc8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001dc8:	b590      	push	{r4, r7, lr}
 8001dca:	b0dd      	sub	sp, #372	; 0x174
 8001dcc:	af12      	add	r7, sp, #72	; 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001dce:	f000 fc7b 	bl	80026c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001dd2:	f000 f94d 	bl	8002070 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001dd6:	f7ff fac5 	bl	8001364 <MX_GPIO_Init>
  MX_DMA_Init();
 8001dda:	f7ff faa3 	bl	8001324 <MX_DMA_Init>
  MX_I2C1_Init();
 8001dde:	f7ff fb99 	bl	8001514 <MX_I2C1_Init>
  MX_I2S2_Init();
 8001de2:	f7ff fc0d 	bl	8001600 <MX_I2S2_Init>
  MX_I2S3_Init();
 8001de6:	f7ff fc39 	bl	800165c <MX_I2S3_Init>
  MX_SPI1_Init();
 8001dea:	f000 fa07 	bl	80021fc <MX_SPI1_Init>
  MX_CRC_Init();
 8001dee:	f7ff f82f 	bl	8000e50 <MX_CRC_Init>
  MX_PDM2PCM_Init();
 8001df2:	f00a fa7b 	bl	800c2ec <MX_PDM2PCM_Init>
  MX_USB_DEVICE_Init();
 8001df6:	f00a faa3 	bl	800c340 <MX_USB_DEVICE_Init>
  MX_TIM4_Init();
 8001dfa:	f000 fb47 	bl	800248c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
	CS43_Init(hi2c1,MODE_I2S);
 8001dfe:	4c91      	ldr	r4, [pc, #580]	; (8002044 <main+0x27c>)
 8001e00:	2300      	movs	r3, #0
 8001e02:	9311      	str	r3, [sp, #68]	; 0x44
 8001e04:	4668      	mov	r0, sp
 8001e06:	f104 0310 	add.w	r3, r4, #16
 8001e0a:	2244      	movs	r2, #68	; 0x44
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	f00c fed5 	bl	800ebbc <memcpy>
 8001e12:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001e16:	f7ff f891 	bl	8000f3c <CS43_Init>
	CS43_SetVolume(60);//70
 8001e1a:	203c      	movs	r0, #60	; 0x3c
 8001e1c:	f7ff f9fe 	bl	800121c <CS43_SetVolume>
	CS43_Enable_RightLeft(CS43_RIGHT_LEFT);
 8001e20:	2003      	movs	r0, #3
 8001e22:	f7ff f99f 	bl	8001164 <CS43_Enable_RightLeft>
	CS43_Start();
 8001e26:	f7ff fa3b 	bl	80012a0 <CS43_Start>
  //HAL_I2S_Transmit_DMA(&hi2s3, &txBuf[0], 64);// 64-32 bit frames to external i2s DAC
  HAL_I2S_Receive_DMA(&hi2s2, &pdmRxBuf[0],64);//64-32 bit frames from PDM microphone
 8001e2a:	2240      	movs	r2, #64	; 0x40
 8001e2c:	4986      	ldr	r1, [pc, #536]	; (8002048 <main+0x280>)
 8001e2e:	4887      	ldr	r0, [pc, #540]	; (800204c <main+0x284>)
 8001e30:	f003 f8e6 	bl	8005000 <HAL_I2S_Receive_DMA>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_1);
 8001e34:	2100      	movs	r1, #0
 8001e36:	4886      	ldr	r0, [pc, #536]	; (8002050 <main+0x288>)
 8001e38:	f006 f9a6 	bl	8008188 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_2);
 8001e3c:	2104      	movs	r1, #4
 8001e3e:	4884      	ldr	r0, [pc, #528]	; (8002050 <main+0x288>)
 8001e40:	f006 f9a2 	bl	8008188 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_3);
 8001e44:	2108      	movs	r1, #8
 8001e46:	4882      	ldr	r0, [pc, #520]	; (8002050 <main+0x288>)
 8001e48:	f006 f99e 	bl	8008188 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_4);
 8001e4c:	210c      	movs	r1, #12
 8001e4e:	4880      	ldr	r0, [pc, #512]	; (8002050 <main+0x288>)
 8001e50:	f006 f99a 	bl	8008188 <HAL_TIM_PWM_Start>
  TIM4->CCR1 = 0;
 8001e54:	4b7f      	ldr	r3, [pc, #508]	; (8002054 <main+0x28c>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	635a      	str	r2, [r3, #52]	; 0x34
  TIM4->CCR2 = 0;
 8001e5a:	4b7e      	ldr	r3, [pc, #504]	; (8002054 <main+0x28c>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	639a      	str	r2, [r3, #56]	; 0x38
  TIM4->CCR3 = 0;
 8001e60:	4b7c      	ldr	r3, [pc, #496]	; (8002054 <main+0x28c>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	63da      	str	r2, [r3, #60]	; 0x3c
  TIM4->CCR4 = 0;
 8001e66:	4b7b      	ldr	r3, [pc, #492]	; (8002054 <main+0x28c>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	641a      	str	r2, [r3, #64]	; 0x40
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  const char str[] = "Hello!\n";
 8001e6c:	4a7a      	ldr	r2, [pc, #488]	; (8002058 <main+0x290>)
 8001e6e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001e72:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001e76:	e883 0003 	stmia.w	r3, {r0, r1}
  uint16_t data_in[128];
  int rxIter = 0;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  int k =0;
 8001e80:	2300      	movs	r3, #0
 8001e82:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120

	  HAL_Delay(500);
	*/


	  volatile HAL_StatusTypeDef result = HAL_I2S_Receive(&hi2s2, data_in,32,1000);
 8001e86:	f107 0108 	add.w	r1, r7, #8
 8001e8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e8e:	2220      	movs	r2, #32
 8001e90:	486e      	ldr	r0, [pc, #440]	; (800204c <main+0x284>)
 8001e92:	f002 ffeb 	bl	8004e6c <HAL_I2S_Receive>
 8001e96:	4603      	mov	r3, r0
 8001e98:	461a      	mov	r2, r3
 8001e9a:	1dfb      	adds	r3, r7, #7
 8001e9c:	701a      	strb	r2, [r3, #0]
	  if (result == HAL_OK) {
 8001e9e:	1dfb      	adds	r3, r7, #7
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	b2db      	uxtb	r3, r3
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d11a      	bne.n	8001ede <main+0x116>
		  for(int i=0;i<32;i+=2)
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001eae:	e012      	b.n	8001ed6 <main+0x10e>
			  pdmRxBuf[rxIter++] = (int16_t) data_in[i];
 8001eb0:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001eb4:	1c5a      	adds	r2, r3, #1
 8001eb6:	f8c7 2124 	str.w	r2, [r7, #292]	; 0x124
 8001eba:	f107 0208 	add.w	r2, r7, #8
 8001ebe:	f8d7 111c 	ldr.w	r1, [r7, #284]	; 0x11c
 8001ec2:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 8001ec6:	4a60      	ldr	r2, [pc, #384]	; (8002048 <main+0x280>)
 8001ec8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		  for(int i=0;i<32;i+=2)
 8001ecc:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8001ed0:	3302      	adds	r3, #2
 8001ed2:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001ed6:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8001eda:	2b1f      	cmp	r3, #31
 8001edc:	dde8      	ble.n	8001eb0 <main+0xe8>

	  }



		 if (rxIter == 512 * 4) {//RxHalfCpltCallba
 8001ede:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001ee2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001ee6:	d1ce      	bne.n	8001e86 <main+0xbe>
			for(int y =0;y<64*32;y+=64){
 8001ee8:	2300      	movs	r3, #0
 8001eea:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8001eee:	e033      	b.n	8001f58 <main+0x190>
				PDM_Filter(&pdmRxBuf[y],&MidBuffer[0], &PDM1_filter_handler);//filter first 64x16bit received PDM data
 8001ef0:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001ef4:	005b      	lsls	r3, r3, #1
 8001ef6:	4a54      	ldr	r2, [pc, #336]	; (8002048 <main+0x280>)
 8001ef8:	4413      	add	r3, r2
 8001efa:	4a58      	ldr	r2, [pc, #352]	; (800205c <main+0x294>)
 8001efc:	4958      	ldr	r1, [pc, #352]	; (8002060 <main+0x298>)
 8001efe:	4618      	mov	r0, r3
 8001f00:	f00c fdc8 	bl	800ea94 <PDM_Filter>
				for(int i=0;i<16;i++){
 8001f04:	2300      	movs	r3, #0
 8001f06:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8001f0a:	e01c      	b.n	8001f46 <main+0x17e>
					ReBuffer[i+y/4] = MidBuffer[i];
 8001f0c:	4a54      	ldr	r2, [pc, #336]	; (8002060 <main+0x298>)
 8001f0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001f12:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001f16:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	da00      	bge.n	8001f20 <main+0x158>
 8001f1e:	3303      	adds	r3, #3
 8001f20:	109b      	asrs	r3, r3, #2
 8001f22:	461a      	mov	r2, r3
 8001f24:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001f28:	4413      	add	r3, r2
 8001f2a:	ee07 1a90 	vmov	s15, r1
 8001f2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f32:	4a4c      	ldr	r2, [pc, #304]	; (8002064 <main+0x29c>)
 8001f34:	009b      	lsls	r3, r3, #2
 8001f36:	4413      	add	r3, r2
 8001f38:	edc3 7a00 	vstr	s15, [r3]
				for(int i=0;i<16;i++){
 8001f3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001f40:	3301      	adds	r3, #1
 8001f42:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8001f46:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001f4a:	2b0f      	cmp	r3, #15
 8001f4c:	ddde      	ble.n	8001f0c <main+0x144>
			for(int y =0;y<64*32;y+=64){
 8001f4e:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001f52:	3340      	adds	r3, #64	; 0x40
 8001f54:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8001f58:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001f5c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001f60:	dbc6      	blt.n	8001ef0 <main+0x128>
				}
			}
			FFT(ReBuffer, ImBuffer, 512, 9, -1);
 8001f62:	f04f 33ff 	mov.w	r3, #4294967295
 8001f66:	9300      	str	r3, [sp, #0]
 8001f68:	2309      	movs	r3, #9
 8001f6a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f6e:	493e      	ldr	r1, [pc, #248]	; (8002068 <main+0x2a0>)
 8001f70:	483c      	ldr	r0, [pc, #240]	; (8002064 <main+0x29c>)
 8001f72:	f7ff fcb3 	bl	80018dc <FFT>
			for(int i=0;i<512;i++){
 8001f76:	2300      	movs	r3, #0
 8001f78:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8001f7c:	e051      	b.n	8002022 <main+0x25a>
				FFTBuffer[i] = ReBuffer[i] * ReBuffer[i] + ImBuffer[i] * ImBuffer[i];
 8001f7e:	4a39      	ldr	r2, [pc, #228]	; (8002064 <main+0x29c>)
 8001f80:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001f84:	009b      	lsls	r3, r3, #2
 8001f86:	4413      	add	r3, r2
 8001f88:	ed93 7a00 	vldr	s14, [r3]
 8001f8c:	4a35      	ldr	r2, [pc, #212]	; (8002064 <main+0x29c>)
 8001f8e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001f92:	009b      	lsls	r3, r3, #2
 8001f94:	4413      	add	r3, r2
 8001f96:	edd3 7a00 	vldr	s15, [r3]
 8001f9a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f9e:	4a32      	ldr	r2, [pc, #200]	; (8002068 <main+0x2a0>)
 8001fa0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001fa4:	009b      	lsls	r3, r3, #2
 8001fa6:	4413      	add	r3, r2
 8001fa8:	edd3 6a00 	vldr	s13, [r3]
 8001fac:	4a2e      	ldr	r2, [pc, #184]	; (8002068 <main+0x2a0>)
 8001fae:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001fb2:	009b      	lsls	r3, r3, #2
 8001fb4:	4413      	add	r3, r2
 8001fb6:	edd3 7a00 	vldr	s15, [r3]
 8001fba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fc2:	4a2a      	ldr	r2, [pc, #168]	; (800206c <main+0x2a4>)
 8001fc4:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	4413      	add	r3, r2
 8001fcc:	edc3 7a00 	vstr	s15, [r3]
				FFTBuffer[i] = sqrt(FFTBuffer[i]);
 8001fd0:	4a26      	ldr	r2, [pc, #152]	; (800206c <main+0x2a4>)
 8001fd2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	4413      	add	r3, r2
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f7fe fa5f 	bl	80004a0 <__aeabi_f2d>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	460c      	mov	r4, r1
 8001fe6:	ec44 3b10 	vmov	d0, r3, r4
 8001fea:	f00c fedb 	bl	800eda4 <sqrt>
 8001fee:	ec54 3b10 	vmov	r3, r4, d0
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	4621      	mov	r1, r4
 8001ff6:	f7fe fd5b 	bl	8000ab0 <__aeabi_d2f>
 8001ffa:	4601      	mov	r1, r0
 8001ffc:	4a1b      	ldr	r2, [pc, #108]	; (800206c <main+0x2a4>)
 8001ffe:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002002:	009b      	lsls	r3, r3, #2
 8002004:	4413      	add	r3, r2
 8002006:	6019      	str	r1, [r3, #0]
				ImBuffer[i] = 0;
 8002008:	4a17      	ldr	r2, [pc, #92]	; (8002068 <main+0x2a0>)
 800200a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800200e:	009b      	lsls	r3, r3, #2
 8002010:	4413      	add	r3, r2
 8002012:	f04f 0200 	mov.w	r2, #0
 8002016:	601a      	str	r2, [r3, #0]
			for(int i=0;i<512;i++){
 8002018:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800201c:	3301      	adds	r3, #1
 800201e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002022:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002026:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800202a:	dba8      	blt.n	8001f7e <main+0x1b6>
			}
	    	rxIter = 0;
 800202c:	2300      	movs	r3, #0
 800202e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
	    	k+=1;
 8002032:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002036:	3301      	adds	r3, #1
 8002038:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
	    	start_vibro();
 800203c:	f7ff fddc 	bl	8001bf8 <start_vibro>
  {
 8002040:	e721      	b.n	8001e86 <main+0xbe>
 8002042:	bf00      	nop
 8002044:	2000067c 	.word	0x2000067c
 8002048:	200018e0 	.word	0x200018e0
 800204c:	20000730 	.word	0x20000730
 8002050:	20003338 	.word	0x20003338
 8002054:	40000800 	.word	0x40000800
 8002058:	0800f9ec 	.word	0x0800f9ec
 800205c:	20003384 	.word	0x20003384
 8002060:	200018c0 	.word	0x200018c0
 8002064:	200010c0 	.word	0x200010c0
 8002068:	200028e0 	.word	0x200028e0
 800206c:	200007c0 	.word	0x200007c0

08002070 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b09a      	sub	sp, #104	; 0x68
 8002074:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002076:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800207a:	2230      	movs	r2, #48	; 0x30
 800207c:	2100      	movs	r1, #0
 800207e:	4618      	mov	r0, r3
 8002080:	f00c fda7 	bl	800ebd2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002084:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002088:	2200      	movs	r2, #0
 800208a:	601a      	str	r2, [r3, #0]
 800208c:	605a      	str	r2, [r3, #4]
 800208e:	609a      	str	r2, [r3, #8]
 8002090:	60da      	str	r2, [r3, #12]
 8002092:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002094:	f107 030c 	add.w	r3, r7, #12
 8002098:	2200      	movs	r2, #0
 800209a:	601a      	str	r2, [r3, #0]
 800209c:	605a      	str	r2, [r3, #4]
 800209e:	609a      	str	r2, [r3, #8]
 80020a0:	60da      	str	r2, [r3, #12]
 80020a2:	611a      	str	r2, [r3, #16]
 80020a4:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80020a6:	2300      	movs	r3, #0
 80020a8:	60bb      	str	r3, [r7, #8]
 80020aa:	4b31      	ldr	r3, [pc, #196]	; (8002170 <SystemClock_Config+0x100>)
 80020ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ae:	4a30      	ldr	r2, [pc, #192]	; (8002170 <SystemClock_Config+0x100>)
 80020b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020b4:	6413      	str	r3, [r2, #64]	; 0x40
 80020b6:	4b2e      	ldr	r3, [pc, #184]	; (8002170 <SystemClock_Config+0x100>)
 80020b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020be:	60bb      	str	r3, [r7, #8]
 80020c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80020c2:	2300      	movs	r3, #0
 80020c4:	607b      	str	r3, [r7, #4]
 80020c6:	4b2b      	ldr	r3, [pc, #172]	; (8002174 <SystemClock_Config+0x104>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4a2a      	ldr	r2, [pc, #168]	; (8002174 <SystemClock_Config+0x104>)
 80020cc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80020d0:	6013      	str	r3, [r2, #0]
 80020d2:	4b28      	ldr	r3, [pc, #160]	; (8002174 <SystemClock_Config+0x104>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80020da:	607b      	str	r3, [r7, #4]
 80020dc:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80020de:	2301      	movs	r3, #1
 80020e0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80020e2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80020e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020e8:	2302      	movs	r3, #2
 80020ea:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80020ec:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80020f0:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLM = 4;
 80020f2:	2304      	movs	r3, #4
 80020f4:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLN = 192;
 80020f6:	23c0      	movs	r3, #192	; 0xc0
 80020f8:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80020fa:	2304      	movs	r3, #4
 80020fc:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80020fe:	2308      	movs	r3, #8
 8002100:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002102:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002106:	4618      	mov	r0, r3
 8002108:	f004 fdaa 	bl	8006c60 <HAL_RCC_OscConfig>
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	d001      	beq.n	8002116 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8002112:	f000 f861 	bl	80021d8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002116:	230f      	movs	r3, #15
 8002118:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800211a:	2302      	movs	r3, #2
 800211c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800211e:	2300      	movs	r3, #0
 8002120:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002122:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002126:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002128:	2300      	movs	r3, #0
 800212a:	637b      	str	r3, [r7, #52]	; 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800212c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002130:	2103      	movs	r1, #3
 8002132:	4618      	mov	r0, r3
 8002134:	f005 f8b4 	bl	80072a0 <HAL_RCC_ClockConfig>
 8002138:	4603      	mov	r3, r0
 800213a:	2b00      	cmp	r3, #0
 800213c:	d001      	beq.n	8002142 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800213e:	f000 f84b 	bl	80021d8 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8002142:	2301      	movs	r3, #1
 8002144:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 200;
 8002146:	23c8      	movs	r3, #200	; 0xc8
 8002148:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
 800214a:	2305      	movs	r3, #5
 800214c:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800214e:	2302      	movs	r3, #2
 8002150:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002152:	f107 030c 	add.w	r3, r7, #12
 8002156:	4618      	mov	r0, r3
 8002158:	f005 fb28 	bl	80077ac <HAL_RCCEx_PeriphCLKConfig>
 800215c:	4603      	mov	r3, r0
 800215e:	2b00      	cmp	r3, #0
 8002160:	d001      	beq.n	8002166 <SystemClock_Config+0xf6>
  {
    Error_Handler();
 8002162:	f000 f839 	bl	80021d8 <Error_Handler>
  }
}
 8002166:	bf00      	nop
 8002168:	3768      	adds	r7, #104	; 0x68
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	40023800 	.word	0x40023800
 8002174:	40007000 	.word	0x40007000

08002178 <HAL_I2S_TxCpltCallback>:
/* USER CODE BEGIN 4 */
void HAL_I2S_TxHalfCpltCallback (I2S_HandleTypeDef *hi2s) {
	txstate = 1;
}

void HAL_I2S_TxCpltCallback (I2S_HandleTypeDef *hi2s) {
 8002178:	b480      	push	{r7}
 800217a:	b083      	sub	sp, #12
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
	txstate = 2;
 8002180:	4b04      	ldr	r3, [pc, #16]	; (8002194 <HAL_I2S_TxCpltCallback+0x1c>)
 8002182:	2202      	movs	r2, #2
 8002184:	701a      	strb	r2, [r3, #0]
}
 8002186:	bf00      	nop
 8002188:	370c      	adds	r7, #12
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	20000660 	.word	0x20000660

08002198 <HAL_I2S_RxHalfCpltCallback>:

void HAL_I2S_RxHalfCpltCallback (I2S_HandleTypeDef *hi2s) {
 8002198:	b480      	push	{r7}
 800219a:	b083      	sub	sp, #12
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
	rxstate = 1;
 80021a0:	4b04      	ldr	r3, [pc, #16]	; (80021b4 <HAL_I2S_RxHalfCpltCallback+0x1c>)
 80021a2:	2201      	movs	r2, #1
 80021a4:	701a      	strb	r2, [r3, #0]
}
 80021a6:	bf00      	nop
 80021a8:	370c      	adds	r7, #12
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr
 80021b2:	bf00      	nop
 80021b4:	20000661 	.word	0x20000661

080021b8 <HAL_I2S_RxCpltCallback>:

void HAL_I2S_RxCpltCallback (I2S_HandleTypeDef *hi2s) {
 80021b8:	b480      	push	{r7}
 80021ba:	b083      	sub	sp, #12
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
	rxstate = 2;
 80021c0:	4b04      	ldr	r3, [pc, #16]	; (80021d4 <HAL_I2S_RxCpltCallback+0x1c>)
 80021c2:	2202      	movs	r2, #2
 80021c4:	701a      	strb	r2, [r3, #0]
}
 80021c6:	bf00      	nop
 80021c8:	370c      	adds	r7, #12
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr
 80021d2:	bf00      	nop
 80021d4:	20000661 	.word	0x20000661

080021d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021d8:	b480      	push	{r7}
 80021da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80021dc:	bf00      	nop
 80021de:	46bd      	mov	sp, r7
 80021e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e4:	4770      	bx	lr

080021e6 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 80021e6:	b480      	push	{r7}
 80021e8:	b083      	sub	sp, #12
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	6078      	str	r0, [r7, #4]
 80021ee:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 80021f0:	bf00      	nop
 80021f2:	370c      	adds	r7, #12
 80021f4:	46bd      	mov	sp, r7
 80021f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fa:	4770      	bx	lr

080021fc <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8002200:	4b17      	ldr	r3, [pc, #92]	; (8002260 <MX_SPI1_Init+0x64>)
 8002202:	4a18      	ldr	r2, [pc, #96]	; (8002264 <MX_SPI1_Init+0x68>)
 8002204:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002206:	4b16      	ldr	r3, [pc, #88]	; (8002260 <MX_SPI1_Init+0x64>)
 8002208:	f44f 7282 	mov.w	r2, #260	; 0x104
 800220c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800220e:	4b14      	ldr	r3, [pc, #80]	; (8002260 <MX_SPI1_Init+0x64>)
 8002210:	2200      	movs	r2, #0
 8002212:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002214:	4b12      	ldr	r3, [pc, #72]	; (8002260 <MX_SPI1_Init+0x64>)
 8002216:	2200      	movs	r2, #0
 8002218:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800221a:	4b11      	ldr	r3, [pc, #68]	; (8002260 <MX_SPI1_Init+0x64>)
 800221c:	2200      	movs	r2, #0
 800221e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002220:	4b0f      	ldr	r3, [pc, #60]	; (8002260 <MX_SPI1_Init+0x64>)
 8002222:	2200      	movs	r2, #0
 8002224:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002226:	4b0e      	ldr	r3, [pc, #56]	; (8002260 <MX_SPI1_Init+0x64>)
 8002228:	f44f 7200 	mov.w	r2, #512	; 0x200
 800222c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800222e:	4b0c      	ldr	r3, [pc, #48]	; (8002260 <MX_SPI1_Init+0x64>)
 8002230:	2200      	movs	r2, #0
 8002232:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002234:	4b0a      	ldr	r3, [pc, #40]	; (8002260 <MX_SPI1_Init+0x64>)
 8002236:	2200      	movs	r2, #0
 8002238:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800223a:	4b09      	ldr	r3, [pc, #36]	; (8002260 <MX_SPI1_Init+0x64>)
 800223c:	2200      	movs	r2, #0
 800223e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002240:	4b07      	ldr	r3, [pc, #28]	; (8002260 <MX_SPI1_Init+0x64>)
 8002242:	2200      	movs	r2, #0
 8002244:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002246:	4b06      	ldr	r3, [pc, #24]	; (8002260 <MX_SPI1_Init+0x64>)
 8002248:	220a      	movs	r2, #10
 800224a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800224c:	4804      	ldr	r0, [pc, #16]	; (8002260 <MX_SPI1_Init+0x64>)
 800224e:	f005 fd1f 	bl	8007c90 <HAL_SPI_Init>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d001      	beq.n	800225c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002258:	f7ff ffbe 	bl	80021d8 <Error_Handler>
  }

}
 800225c:	bf00      	nop
 800225e:	bd80      	pop	{r7, pc}
 8002260:	200032e0 	.word	0x200032e0
 8002264:	40013000 	.word	0x40013000

08002268 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b08a      	sub	sp, #40	; 0x28
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002270:	f107 0314 	add.w	r3, r7, #20
 8002274:	2200      	movs	r2, #0
 8002276:	601a      	str	r2, [r3, #0]
 8002278:	605a      	str	r2, [r3, #4]
 800227a:	609a      	str	r2, [r3, #8]
 800227c:	60da      	str	r2, [r3, #12]
 800227e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a19      	ldr	r2, [pc, #100]	; (80022ec <HAL_SPI_MspInit+0x84>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d12b      	bne.n	80022e2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800228a:	2300      	movs	r3, #0
 800228c:	613b      	str	r3, [r7, #16]
 800228e:	4b18      	ldr	r3, [pc, #96]	; (80022f0 <HAL_SPI_MspInit+0x88>)
 8002290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002292:	4a17      	ldr	r2, [pc, #92]	; (80022f0 <HAL_SPI_MspInit+0x88>)
 8002294:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002298:	6453      	str	r3, [r2, #68]	; 0x44
 800229a:	4b15      	ldr	r3, [pc, #84]	; (80022f0 <HAL_SPI_MspInit+0x88>)
 800229c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800229e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022a2:	613b      	str	r3, [r7, #16]
 80022a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022a6:	2300      	movs	r3, #0
 80022a8:	60fb      	str	r3, [r7, #12]
 80022aa:	4b11      	ldr	r3, [pc, #68]	; (80022f0 <HAL_SPI_MspInit+0x88>)
 80022ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ae:	4a10      	ldr	r2, [pc, #64]	; (80022f0 <HAL_SPI_MspInit+0x88>)
 80022b0:	f043 0301 	orr.w	r3, r3, #1
 80022b4:	6313      	str	r3, [r2, #48]	; 0x30
 80022b6:	4b0e      	ldr	r3, [pc, #56]	; (80022f0 <HAL_SPI_MspInit+0x88>)
 80022b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ba:	f003 0301 	and.w	r3, r3, #1
 80022be:	60fb      	str	r3, [r7, #12]
 80022c0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80022c2:	23e0      	movs	r3, #224	; 0xe0
 80022c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c6:	2302      	movs	r3, #2
 80022c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ca:	2300      	movs	r3, #0
 80022cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022ce:	2303      	movs	r3, #3
 80022d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80022d2:	2305      	movs	r3, #5
 80022d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022d6:	f107 0314 	add.w	r3, r7, #20
 80022da:	4619      	mov	r1, r3
 80022dc:	4805      	ldr	r0, [pc, #20]	; (80022f4 <HAL_SPI_MspInit+0x8c>)
 80022de:	f001 f8db 	bl	8003498 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80022e2:	bf00      	nop
 80022e4:	3728      	adds	r7, #40	; 0x28
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	40013000 	.word	0x40013000
 80022f0:	40023800 	.word	0x40023800
 80022f4:	40020000 	.word	0x40020000

080022f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022fe:	2300      	movs	r3, #0
 8002300:	607b      	str	r3, [r7, #4]
 8002302:	4b10      	ldr	r3, [pc, #64]	; (8002344 <HAL_MspInit+0x4c>)
 8002304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002306:	4a0f      	ldr	r2, [pc, #60]	; (8002344 <HAL_MspInit+0x4c>)
 8002308:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800230c:	6453      	str	r3, [r2, #68]	; 0x44
 800230e:	4b0d      	ldr	r3, [pc, #52]	; (8002344 <HAL_MspInit+0x4c>)
 8002310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002312:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002316:	607b      	str	r3, [r7, #4]
 8002318:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800231a:	2300      	movs	r3, #0
 800231c:	603b      	str	r3, [r7, #0]
 800231e:	4b09      	ldr	r3, [pc, #36]	; (8002344 <HAL_MspInit+0x4c>)
 8002320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002322:	4a08      	ldr	r2, [pc, #32]	; (8002344 <HAL_MspInit+0x4c>)
 8002324:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002328:	6413      	str	r3, [r2, #64]	; 0x40
 800232a:	4b06      	ldr	r3, [pc, #24]	; (8002344 <HAL_MspInit+0x4c>)
 800232c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800232e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002332:	603b      	str	r3, [r7, #0]
 8002334:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002336:	2007      	movs	r0, #7
 8002338:	f000 fb2a 	bl	8002990 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800233c:	bf00      	nop
 800233e:	3708      	adds	r7, #8
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}
 8002344:	40023800 	.word	0x40023800

08002348 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800234c:	bf00      	nop
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr

08002356 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002356:	b480      	push	{r7}
 8002358:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800235a:	e7fe      	b.n	800235a <HardFault_Handler+0x4>

0800235c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800235c:	b480      	push	{r7}
 800235e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002360:	e7fe      	b.n	8002360 <MemManage_Handler+0x4>

08002362 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002362:	b480      	push	{r7}
 8002364:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002366:	e7fe      	b.n	8002366 <BusFault_Handler+0x4>

08002368 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002368:	b480      	push	{r7}
 800236a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800236c:	e7fe      	b.n	800236c <UsageFault_Handler+0x4>

0800236e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800236e:	b480      	push	{r7}
 8002370:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002372:	bf00      	nop
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr

0800237c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002380:	bf00      	nop
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr

0800238a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800238a:	b480      	push	{r7}
 800238c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800238e:	bf00      	nop
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr

08002398 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800239c:	f000 f9e6 	bl	800276c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023a0:	bf00      	nop
 80023a2:	bd80      	pop	{r7, pc}

080023a4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80023a8:	4802      	ldr	r0, [pc, #8]	; (80023b4 <DMA1_Stream5_IRQHandler+0x10>)
 80023aa:	f000 fe0d 	bl	8002fc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80023ae:	bf00      	nop
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	200006d0 	.word	0x200006d0

080023b8 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s2);
 80023bc:	4802      	ldr	r0, [pc, #8]	; (80023c8 <SPI2_IRQHandler+0x10>)
 80023be:	f002 fedb 	bl	8005178 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80023c2:	bf00      	nop
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	20000730 	.word	0x20000730

080023cc <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s3);
 80023d0:	4802      	ldr	r0, [pc, #8]	; (80023dc <SPI3_IRQHandler+0x10>)
 80023d2:	f002 fed1 	bl	8005178 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 80023d6:	bf00      	nop
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	20000778 	.word	0x20000778

080023e0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80023e4:	4802      	ldr	r0, [pc, #8]	; (80023f0 <OTG_FS_IRQHandler+0x10>)
 80023e6:	f003 fc08 	bl	8005bfa <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80023ea:	bf00      	nop
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	200048a0 	.word	0x200048a0

080023f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b086      	sub	sp, #24
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023fc:	4a14      	ldr	r2, [pc, #80]	; (8002450 <_sbrk+0x5c>)
 80023fe:	4b15      	ldr	r3, [pc, #84]	; (8002454 <_sbrk+0x60>)
 8002400:	1ad3      	subs	r3, r2, r3
 8002402:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002408:	4b13      	ldr	r3, [pc, #76]	; (8002458 <_sbrk+0x64>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d102      	bne.n	8002416 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002410:	4b11      	ldr	r3, [pc, #68]	; (8002458 <_sbrk+0x64>)
 8002412:	4a12      	ldr	r2, [pc, #72]	; (800245c <_sbrk+0x68>)
 8002414:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002416:	4b10      	ldr	r3, [pc, #64]	; (8002458 <_sbrk+0x64>)
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	4413      	add	r3, r2
 800241e:	693a      	ldr	r2, [r7, #16]
 8002420:	429a      	cmp	r2, r3
 8002422:	d207      	bcs.n	8002434 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002424:	f00c fb90 	bl	800eb48 <__errno>
 8002428:	4602      	mov	r2, r0
 800242a:	230c      	movs	r3, #12
 800242c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800242e:	f04f 33ff 	mov.w	r3, #4294967295
 8002432:	e009      	b.n	8002448 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002434:	4b08      	ldr	r3, [pc, #32]	; (8002458 <_sbrk+0x64>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800243a:	4b07      	ldr	r3, [pc, #28]	; (8002458 <_sbrk+0x64>)
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	4413      	add	r3, r2
 8002442:	4a05      	ldr	r2, [pc, #20]	; (8002458 <_sbrk+0x64>)
 8002444:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002446:	68fb      	ldr	r3, [r7, #12]
}
 8002448:	4618      	mov	r0, r3
 800244a:	3718      	adds	r7, #24
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}
 8002450:	20020000 	.word	0x20020000
 8002454:	00004000 	.word	0x00004000
 8002458:	20000664 	.word	0x20000664
 800245c:	20004cb0 	.word	0x20004cb0

08002460 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002464:	4b08      	ldr	r3, [pc, #32]	; (8002488 <SystemInit+0x28>)
 8002466:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800246a:	4a07      	ldr	r2, [pc, #28]	; (8002488 <SystemInit+0x28>)
 800246c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002470:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002474:	4b04      	ldr	r3, [pc, #16]	; (8002488 <SystemInit+0x28>)
 8002476:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800247a:	609a      	str	r2, [r3, #8]
#endif
}
 800247c:	bf00      	nop
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	e000ed00 	.word	0xe000ed00

0800248c <MX_TIM4_Init>:

TIM_HandleTypeDef htim4;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b08e      	sub	sp, #56	; 0x38
 8002490:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002492:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002496:	2200      	movs	r2, #0
 8002498:	601a      	str	r2, [r3, #0]
 800249a:	605a      	str	r2, [r3, #4]
 800249c:	609a      	str	r2, [r3, #8]
 800249e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024a0:	f107 0320 	add.w	r3, r7, #32
 80024a4:	2200      	movs	r2, #0
 80024a6:	601a      	str	r2, [r3, #0]
 80024a8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80024aa:	1d3b      	adds	r3, r7, #4
 80024ac:	2200      	movs	r2, #0
 80024ae:	601a      	str	r2, [r3, #0]
 80024b0:	605a      	str	r2, [r3, #4]
 80024b2:	609a      	str	r2, [r3, #8]
 80024b4:	60da      	str	r2, [r3, #12]
 80024b6:	611a      	str	r2, [r3, #16]
 80024b8:	615a      	str	r2, [r3, #20]
 80024ba:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 80024bc:	4b3d      	ldr	r3, [pc, #244]	; (80025b4 <MX_TIM4_Init+0x128>)
 80024be:	4a3e      	ldr	r2, [pc, #248]	; (80025b8 <MX_TIM4_Init+0x12c>)
 80024c0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 8;
 80024c2:	4b3c      	ldr	r3, [pc, #240]	; (80025b4 <MX_TIM4_Init+0x128>)
 80024c4:	2208      	movs	r2, #8
 80024c6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024c8:	4b3a      	ldr	r3, [pc, #232]	; (80025b4 <MX_TIM4_Init+0x128>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 4096;
 80024ce:	4b39      	ldr	r3, [pc, #228]	; (80025b4 <MX_TIM4_Init+0x128>)
 80024d0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80024d4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024d6:	4b37      	ldr	r3, [pc, #220]	; (80025b4 <MX_TIM4_Init+0x128>)
 80024d8:	2200      	movs	r2, #0
 80024da:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024dc:	4b35      	ldr	r3, [pc, #212]	; (80025b4 <MX_TIM4_Init+0x128>)
 80024de:	2200      	movs	r2, #0
 80024e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80024e2:	4834      	ldr	r0, [pc, #208]	; (80025b4 <MX_TIM4_Init+0x128>)
 80024e4:	f005 fd02 	bl	8007eec <HAL_TIM_Base_Init>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80024ee:	f7ff fe73 	bl	80021d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024f6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80024f8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80024fc:	4619      	mov	r1, r3
 80024fe:	482d      	ldr	r0, [pc, #180]	; (80025b4 <MX_TIM4_Init+0x128>)
 8002500:	f006 f8a0 	bl	8008644 <HAL_TIM_ConfigClockSource>
 8002504:	4603      	mov	r3, r0
 8002506:	2b00      	cmp	r3, #0
 8002508:	d001      	beq.n	800250e <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 800250a:	f7ff fe65 	bl	80021d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800250e:	4829      	ldr	r0, [pc, #164]	; (80025b4 <MX_TIM4_Init+0x128>)
 8002510:	f005 fd8e 	bl	8008030 <HAL_TIM_PWM_Init>
 8002514:	4603      	mov	r3, r0
 8002516:	2b00      	cmp	r3, #0
 8002518:	d001      	beq.n	800251e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800251a:	f7ff fe5d 	bl	80021d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800251e:	2300      	movs	r3, #0
 8002520:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002522:	2300      	movs	r3, #0
 8002524:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002526:	f107 0320 	add.w	r3, r7, #32
 800252a:	4619      	mov	r1, r3
 800252c:	4821      	ldr	r0, [pc, #132]	; (80025b4 <MX_TIM4_Init+0x128>)
 800252e:	f006 ff1d 	bl	800936c <HAL_TIMEx_MasterConfigSynchronization>
 8002532:	4603      	mov	r3, r0
 8002534:	2b00      	cmp	r3, #0
 8002536:	d001      	beq.n	800253c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8002538:	f7ff fe4e 	bl	80021d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800253c:	2360      	movs	r3, #96	; 0x60
 800253e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002540:	2300      	movs	r3, #0
 8002542:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002544:	2300      	movs	r3, #0
 8002546:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002548:	2300      	movs	r3, #0
 800254a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800254c:	1d3b      	adds	r3, r7, #4
 800254e:	2200      	movs	r2, #0
 8002550:	4619      	mov	r1, r3
 8002552:	4818      	ldr	r0, [pc, #96]	; (80025b4 <MX_TIM4_Init+0x128>)
 8002554:	f005 fecc 	bl	80082f0 <HAL_TIM_PWM_ConfigChannel>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d001      	beq.n	8002562 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800255e:	f7ff fe3b 	bl	80021d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002562:	1d3b      	adds	r3, r7, #4
 8002564:	2204      	movs	r2, #4
 8002566:	4619      	mov	r1, r3
 8002568:	4812      	ldr	r0, [pc, #72]	; (80025b4 <MX_TIM4_Init+0x128>)
 800256a:	f005 fec1 	bl	80082f0 <HAL_TIM_PWM_ConfigChannel>
 800256e:	4603      	mov	r3, r0
 8002570:	2b00      	cmp	r3, #0
 8002572:	d001      	beq.n	8002578 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8002574:	f7ff fe30 	bl	80021d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002578:	1d3b      	adds	r3, r7, #4
 800257a:	2208      	movs	r2, #8
 800257c:	4619      	mov	r1, r3
 800257e:	480d      	ldr	r0, [pc, #52]	; (80025b4 <MX_TIM4_Init+0x128>)
 8002580:	f005 feb6 	bl	80082f0 <HAL_TIM_PWM_ConfigChannel>
 8002584:	4603      	mov	r3, r0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d001      	beq.n	800258e <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 800258a:	f7ff fe25 	bl	80021d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800258e:	1d3b      	adds	r3, r7, #4
 8002590:	220c      	movs	r2, #12
 8002592:	4619      	mov	r1, r3
 8002594:	4807      	ldr	r0, [pc, #28]	; (80025b4 <MX_TIM4_Init+0x128>)
 8002596:	f005 feab 	bl	80082f0 <HAL_TIM_PWM_ConfigChannel>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d001      	beq.n	80025a4 <MX_TIM4_Init+0x118>
  {
    Error_Handler();
 80025a0:	f7ff fe1a 	bl	80021d8 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim4);
 80025a4:	4803      	ldr	r0, [pc, #12]	; (80025b4 <MX_TIM4_Init+0x128>)
 80025a6:	f000 f82b 	bl	8002600 <HAL_TIM_MspPostInit>

}
 80025aa:	bf00      	nop
 80025ac:	3738      	adds	r7, #56	; 0x38
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	20003338 	.word	0x20003338
 80025b8:	40000800 	.word	0x40000800

080025bc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80025bc:	b480      	push	{r7}
 80025be:	b085      	sub	sp, #20
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a0b      	ldr	r2, [pc, #44]	; (80025f8 <HAL_TIM_Base_MspInit+0x3c>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d10d      	bne.n	80025ea <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80025ce:	2300      	movs	r3, #0
 80025d0:	60fb      	str	r3, [r7, #12]
 80025d2:	4b0a      	ldr	r3, [pc, #40]	; (80025fc <HAL_TIM_Base_MspInit+0x40>)
 80025d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d6:	4a09      	ldr	r2, [pc, #36]	; (80025fc <HAL_TIM_Base_MspInit+0x40>)
 80025d8:	f043 0304 	orr.w	r3, r3, #4
 80025dc:	6413      	str	r3, [r2, #64]	; 0x40
 80025de:	4b07      	ldr	r3, [pc, #28]	; (80025fc <HAL_TIM_Base_MspInit+0x40>)
 80025e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e2:	f003 0304 	and.w	r3, r3, #4
 80025e6:	60fb      	str	r3, [r7, #12]
 80025e8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80025ea:	bf00      	nop
 80025ec:	3714      	adds	r7, #20
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr
 80025f6:	bf00      	nop
 80025f8:	40000800 	.word	0x40000800
 80025fc:	40023800 	.word	0x40023800

08002600 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b088      	sub	sp, #32
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002608:	f107 030c 	add.w	r3, r7, #12
 800260c:	2200      	movs	r2, #0
 800260e:	601a      	str	r2, [r3, #0]
 8002610:	605a      	str	r2, [r3, #4]
 8002612:	609a      	str	r2, [r3, #8]
 8002614:	60da      	str	r2, [r3, #12]
 8002616:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a12      	ldr	r2, [pc, #72]	; (8002668 <HAL_TIM_MspPostInit+0x68>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d11e      	bne.n	8002660 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002622:	2300      	movs	r3, #0
 8002624:	60bb      	str	r3, [r7, #8]
 8002626:	4b11      	ldr	r3, [pc, #68]	; (800266c <HAL_TIM_MspPostInit+0x6c>)
 8002628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800262a:	4a10      	ldr	r2, [pc, #64]	; (800266c <HAL_TIM_MspPostInit+0x6c>)
 800262c:	f043 0308 	orr.w	r3, r3, #8
 8002630:	6313      	str	r3, [r2, #48]	; 0x30
 8002632:	4b0e      	ldr	r3, [pc, #56]	; (800266c <HAL_TIM_MspPostInit+0x6c>)
 8002634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002636:	f003 0308 	and.w	r3, r3, #8
 800263a:	60bb      	str	r3, [r7, #8]
 800263c:	68bb      	ldr	r3, [r7, #8]
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800263e:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8002642:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002644:	2302      	movs	r3, #2
 8002646:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002648:	2300      	movs	r3, #0
 800264a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800264c:	2300      	movs	r3, #0
 800264e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002650:	2302      	movs	r3, #2
 8002652:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002654:	f107 030c 	add.w	r3, r7, #12
 8002658:	4619      	mov	r1, r3
 800265a:	4805      	ldr	r0, [pc, #20]	; (8002670 <HAL_TIM_MspPostInit+0x70>)
 800265c:	f000 ff1c 	bl	8003498 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002660:	bf00      	nop
 8002662:	3720      	adds	r7, #32
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}
 8002668:	40000800 	.word	0x40000800
 800266c:	40023800 	.word	0x40023800
 8002670:	40020c00 	.word	0x40020c00

08002674 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002674:	f8df d034 	ldr.w	sp, [pc, #52]	; 80026ac <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002678:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800267a:	e003      	b.n	8002684 <LoopCopyDataInit>

0800267c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800267c:	4b0c      	ldr	r3, [pc, #48]	; (80026b0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800267e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002680:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002682:	3104      	adds	r1, #4

08002684 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002684:	480b      	ldr	r0, [pc, #44]	; (80026b4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002686:	4b0c      	ldr	r3, [pc, #48]	; (80026b8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002688:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800268a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800268c:	d3f6      	bcc.n	800267c <CopyDataInit>
  ldr  r2, =_sbss
 800268e:	4a0b      	ldr	r2, [pc, #44]	; (80026bc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002690:	e002      	b.n	8002698 <LoopFillZerobss>

08002692 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002692:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002694:	f842 3b04 	str.w	r3, [r2], #4

08002698 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002698:	4b09      	ldr	r3, [pc, #36]	; (80026c0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800269a:	429a      	cmp	r2, r3

  bcc  FillZerobss
 800269c:	d3f9      	bcc.n	8002692 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800269e:	f7ff fedf 	bl	8002460 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80026a2:	f00c fa57 	bl	800eb54 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026a6:	f7ff fb8f 	bl	8001dc8 <main>
  bx  lr    
 80026aa:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80026ac:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80026b0:	0800fdf0 	.word	0x0800fdf0
  ldr  r0, =_sdata
 80026b4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80026b8:	200005e8 	.word	0x200005e8
  ldr  r2, =_sbss
 80026bc:	200005e8 	.word	0x200005e8
  ldr  r3, = _ebss
 80026c0:	20004cac 	.word	0x20004cac

080026c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026c4:	e7fe      	b.n	80026c4 <ADC_IRQHandler>
	...

080026c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80026cc:	4b0e      	ldr	r3, [pc, #56]	; (8002708 <HAL_Init+0x40>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a0d      	ldr	r2, [pc, #52]	; (8002708 <HAL_Init+0x40>)
 80026d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80026d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80026d8:	4b0b      	ldr	r3, [pc, #44]	; (8002708 <HAL_Init+0x40>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a0a      	ldr	r2, [pc, #40]	; (8002708 <HAL_Init+0x40>)
 80026de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80026e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026e4:	4b08      	ldr	r3, [pc, #32]	; (8002708 <HAL_Init+0x40>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a07      	ldr	r2, [pc, #28]	; (8002708 <HAL_Init+0x40>)
 80026ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026f0:	2003      	movs	r0, #3
 80026f2:	f000 f94d 	bl	8002990 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026f6:	2000      	movs	r0, #0
 80026f8:	f000 f808 	bl	800270c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80026fc:	f7ff fdfc 	bl	80022f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002700:	2300      	movs	r3, #0
}
 8002702:	4618      	mov	r0, r3
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop
 8002708:	40023c00 	.word	0x40023c00

0800270c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b082      	sub	sp, #8
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002714:	4b12      	ldr	r3, [pc, #72]	; (8002760 <HAL_InitTick+0x54>)
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	4b12      	ldr	r3, [pc, #72]	; (8002764 <HAL_InitTick+0x58>)
 800271a:	781b      	ldrb	r3, [r3, #0]
 800271c:	4619      	mov	r1, r3
 800271e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002722:	fbb3 f3f1 	udiv	r3, r3, r1
 8002726:	fbb2 f3f3 	udiv	r3, r2, r3
 800272a:	4618      	mov	r0, r3
 800272c:	f000 f994 	bl	8002a58 <HAL_SYSTICK_Config>
 8002730:	4603      	mov	r3, r0
 8002732:	2b00      	cmp	r3, #0
 8002734:	d001      	beq.n	800273a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	e00e      	b.n	8002758 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2b0f      	cmp	r3, #15
 800273e:	d80a      	bhi.n	8002756 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002740:	2200      	movs	r2, #0
 8002742:	6879      	ldr	r1, [r7, #4]
 8002744:	f04f 30ff 	mov.w	r0, #4294967295
 8002748:	f000 f942 	bl	80029d0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800274c:	4a06      	ldr	r2, [pc, #24]	; (8002768 <HAL_InitTick+0x5c>)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002752:	2300      	movs	r3, #0
 8002754:	e000      	b.n	8002758 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002756:	2301      	movs	r3, #1
}
 8002758:	4618      	mov	r0, r3
 800275a:	3708      	adds	r7, #8
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}
 8002760:	20000400 	.word	0x20000400
 8002764:	20000408 	.word	0x20000408
 8002768:	20000404 	.word	0x20000404

0800276c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800276c:	b480      	push	{r7}
 800276e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002770:	4b06      	ldr	r3, [pc, #24]	; (800278c <HAL_IncTick+0x20>)
 8002772:	781b      	ldrb	r3, [r3, #0]
 8002774:	461a      	mov	r2, r3
 8002776:	4b06      	ldr	r3, [pc, #24]	; (8002790 <HAL_IncTick+0x24>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4413      	add	r3, r2
 800277c:	4a04      	ldr	r2, [pc, #16]	; (8002790 <HAL_IncTick+0x24>)
 800277e:	6013      	str	r3, [r2, #0]
}
 8002780:	bf00      	nop
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr
 800278a:	bf00      	nop
 800278c:	20000408 	.word	0x20000408
 8002790:	20003378 	.word	0x20003378

08002794 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002794:	b480      	push	{r7}
 8002796:	af00      	add	r7, sp, #0
  return uwTick;
 8002798:	4b03      	ldr	r3, [pc, #12]	; (80027a8 <HAL_GetTick+0x14>)
 800279a:	681b      	ldr	r3, [r3, #0]
}
 800279c:	4618      	mov	r0, r3
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr
 80027a6:	bf00      	nop
 80027a8:	20003378 	.word	0x20003378

080027ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b084      	sub	sp, #16
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027b4:	f7ff ffee 	bl	8002794 <HAL_GetTick>
 80027b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027c4:	d005      	beq.n	80027d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027c6:	4b09      	ldr	r3, [pc, #36]	; (80027ec <HAL_Delay+0x40>)
 80027c8:	781b      	ldrb	r3, [r3, #0]
 80027ca:	461a      	mov	r2, r3
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	4413      	add	r3, r2
 80027d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80027d2:	bf00      	nop
 80027d4:	f7ff ffde 	bl	8002794 <HAL_GetTick>
 80027d8:	4602      	mov	r2, r0
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	1ad3      	subs	r3, r2, r3
 80027de:	68fa      	ldr	r2, [r7, #12]
 80027e0:	429a      	cmp	r2, r3
 80027e2:	d8f7      	bhi.n	80027d4 <HAL_Delay+0x28>
  {
  }
}
 80027e4:	bf00      	nop
 80027e6:	3710      	adds	r7, #16
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	20000408 	.word	0x20000408

080027f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b085      	sub	sp, #20
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	f003 0307 	and.w	r3, r3, #7
 80027fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002800:	4b0c      	ldr	r3, [pc, #48]	; (8002834 <__NVIC_SetPriorityGrouping+0x44>)
 8002802:	68db      	ldr	r3, [r3, #12]
 8002804:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002806:	68ba      	ldr	r2, [r7, #8]
 8002808:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800280c:	4013      	ands	r3, r2
 800280e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002814:	68bb      	ldr	r3, [r7, #8]
 8002816:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002818:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800281c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002820:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002822:	4a04      	ldr	r2, [pc, #16]	; (8002834 <__NVIC_SetPriorityGrouping+0x44>)
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	60d3      	str	r3, [r2, #12]
}
 8002828:	bf00      	nop
 800282a:	3714      	adds	r7, #20
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr
 8002834:	e000ed00 	.word	0xe000ed00

08002838 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002838:	b480      	push	{r7}
 800283a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800283c:	4b04      	ldr	r3, [pc, #16]	; (8002850 <__NVIC_GetPriorityGrouping+0x18>)
 800283e:	68db      	ldr	r3, [r3, #12]
 8002840:	0a1b      	lsrs	r3, r3, #8
 8002842:	f003 0307 	and.w	r3, r3, #7
}
 8002846:	4618      	mov	r0, r3
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr
 8002850:	e000ed00 	.word	0xe000ed00

08002854 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	4603      	mov	r3, r0
 800285c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800285e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002862:	2b00      	cmp	r3, #0
 8002864:	db0b      	blt.n	800287e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002866:	79fb      	ldrb	r3, [r7, #7]
 8002868:	f003 021f 	and.w	r2, r3, #31
 800286c:	4907      	ldr	r1, [pc, #28]	; (800288c <__NVIC_EnableIRQ+0x38>)
 800286e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002872:	095b      	lsrs	r3, r3, #5
 8002874:	2001      	movs	r0, #1
 8002876:	fa00 f202 	lsl.w	r2, r0, r2
 800287a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800287e:	bf00      	nop
 8002880:	370c      	adds	r7, #12
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr
 800288a:	bf00      	nop
 800288c:	e000e100 	.word	0xe000e100

08002890 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002890:	b480      	push	{r7}
 8002892:	b083      	sub	sp, #12
 8002894:	af00      	add	r7, sp, #0
 8002896:	4603      	mov	r3, r0
 8002898:	6039      	str	r1, [r7, #0]
 800289a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800289c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	db0a      	blt.n	80028ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	b2da      	uxtb	r2, r3
 80028a8:	490c      	ldr	r1, [pc, #48]	; (80028dc <__NVIC_SetPriority+0x4c>)
 80028aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ae:	0112      	lsls	r2, r2, #4
 80028b0:	b2d2      	uxtb	r2, r2
 80028b2:	440b      	add	r3, r1
 80028b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028b8:	e00a      	b.n	80028d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	b2da      	uxtb	r2, r3
 80028be:	4908      	ldr	r1, [pc, #32]	; (80028e0 <__NVIC_SetPriority+0x50>)
 80028c0:	79fb      	ldrb	r3, [r7, #7]
 80028c2:	f003 030f 	and.w	r3, r3, #15
 80028c6:	3b04      	subs	r3, #4
 80028c8:	0112      	lsls	r2, r2, #4
 80028ca:	b2d2      	uxtb	r2, r2
 80028cc:	440b      	add	r3, r1
 80028ce:	761a      	strb	r2, [r3, #24]
}
 80028d0:	bf00      	nop
 80028d2:	370c      	adds	r7, #12
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr
 80028dc:	e000e100 	.word	0xe000e100
 80028e0:	e000ed00 	.word	0xe000ed00

080028e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b089      	sub	sp, #36	; 0x24
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	60f8      	str	r0, [r7, #12]
 80028ec:	60b9      	str	r1, [r7, #8]
 80028ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	f003 0307 	and.w	r3, r3, #7
 80028f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028f8:	69fb      	ldr	r3, [r7, #28]
 80028fa:	f1c3 0307 	rsb	r3, r3, #7
 80028fe:	2b04      	cmp	r3, #4
 8002900:	bf28      	it	cs
 8002902:	2304      	movcs	r3, #4
 8002904:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002906:	69fb      	ldr	r3, [r7, #28]
 8002908:	3304      	adds	r3, #4
 800290a:	2b06      	cmp	r3, #6
 800290c:	d902      	bls.n	8002914 <NVIC_EncodePriority+0x30>
 800290e:	69fb      	ldr	r3, [r7, #28]
 8002910:	3b03      	subs	r3, #3
 8002912:	e000      	b.n	8002916 <NVIC_EncodePriority+0x32>
 8002914:	2300      	movs	r3, #0
 8002916:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002918:	f04f 32ff 	mov.w	r2, #4294967295
 800291c:	69bb      	ldr	r3, [r7, #24]
 800291e:	fa02 f303 	lsl.w	r3, r2, r3
 8002922:	43da      	mvns	r2, r3
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	401a      	ands	r2, r3
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800292c:	f04f 31ff 	mov.w	r1, #4294967295
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	fa01 f303 	lsl.w	r3, r1, r3
 8002936:	43d9      	mvns	r1, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800293c:	4313      	orrs	r3, r2
         );
}
 800293e:	4618      	mov	r0, r3
 8002940:	3724      	adds	r7, #36	; 0x24
 8002942:	46bd      	mov	sp, r7
 8002944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002948:	4770      	bx	lr
	...

0800294c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	3b01      	subs	r3, #1
 8002958:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800295c:	d301      	bcc.n	8002962 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800295e:	2301      	movs	r3, #1
 8002960:	e00f      	b.n	8002982 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002962:	4a0a      	ldr	r2, [pc, #40]	; (800298c <SysTick_Config+0x40>)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	3b01      	subs	r3, #1
 8002968:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800296a:	210f      	movs	r1, #15
 800296c:	f04f 30ff 	mov.w	r0, #4294967295
 8002970:	f7ff ff8e 	bl	8002890 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002974:	4b05      	ldr	r3, [pc, #20]	; (800298c <SysTick_Config+0x40>)
 8002976:	2200      	movs	r2, #0
 8002978:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800297a:	4b04      	ldr	r3, [pc, #16]	; (800298c <SysTick_Config+0x40>)
 800297c:	2207      	movs	r2, #7
 800297e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002980:	2300      	movs	r3, #0
}
 8002982:	4618      	mov	r0, r3
 8002984:	3708      	adds	r7, #8
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}
 800298a:	bf00      	nop
 800298c:	e000e010 	.word	0xe000e010

08002990 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b082      	sub	sp, #8
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2b07      	cmp	r3, #7
 800299c:	d00f      	beq.n	80029be <HAL_NVIC_SetPriorityGrouping+0x2e>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2b06      	cmp	r3, #6
 80029a2:	d00c      	beq.n	80029be <HAL_NVIC_SetPriorityGrouping+0x2e>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2b05      	cmp	r3, #5
 80029a8:	d009      	beq.n	80029be <HAL_NVIC_SetPriorityGrouping+0x2e>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2b04      	cmp	r3, #4
 80029ae:	d006      	beq.n	80029be <HAL_NVIC_SetPriorityGrouping+0x2e>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2b03      	cmp	r3, #3
 80029b4:	d003      	beq.n	80029be <HAL_NVIC_SetPriorityGrouping+0x2e>
 80029b6:	2192      	movs	r1, #146	; 0x92
 80029b8:	4804      	ldr	r0, [pc, #16]	; (80029cc <HAL_NVIC_SetPriorityGrouping+0x3c>)
 80029ba:	f7ff fc14 	bl	80021e6 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029be:	6878      	ldr	r0, [r7, #4]
 80029c0:	f7ff ff16 	bl	80027f0 <__NVIC_SetPriorityGrouping>
}
 80029c4:	bf00      	nop
 80029c6:	3708      	adds	r7, #8
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	0800f9f4 	.word	0x0800f9f4

080029d0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b086      	sub	sp, #24
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	4603      	mov	r3, r0
 80029d8:	60b9      	str	r1, [r7, #8]
 80029da:	607a      	str	r2, [r7, #4]
 80029dc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029de:	2300      	movs	r3, #0
 80029e0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2b0f      	cmp	r3, #15
 80029e6:	d903      	bls.n	80029f0 <HAL_NVIC_SetPriority+0x20>
 80029e8:	21aa      	movs	r1, #170	; 0xaa
 80029ea:	480e      	ldr	r0, [pc, #56]	; (8002a24 <HAL_NVIC_SetPriority+0x54>)
 80029ec:	f7ff fbfb 	bl	80021e6 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	2b0f      	cmp	r3, #15
 80029f4:	d903      	bls.n	80029fe <HAL_NVIC_SetPriority+0x2e>
 80029f6:	21ab      	movs	r1, #171	; 0xab
 80029f8:	480a      	ldr	r0, [pc, #40]	; (8002a24 <HAL_NVIC_SetPriority+0x54>)
 80029fa:	f7ff fbf4 	bl	80021e6 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029fe:	f7ff ff1b 	bl	8002838 <__NVIC_GetPriorityGrouping>
 8002a02:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a04:	687a      	ldr	r2, [r7, #4]
 8002a06:	68b9      	ldr	r1, [r7, #8]
 8002a08:	6978      	ldr	r0, [r7, #20]
 8002a0a:	f7ff ff6b 	bl	80028e4 <NVIC_EncodePriority>
 8002a0e:	4602      	mov	r2, r0
 8002a10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a14:	4611      	mov	r1, r2
 8002a16:	4618      	mov	r0, r3
 8002a18:	f7ff ff3a 	bl	8002890 <__NVIC_SetPriority>
}
 8002a1c:	bf00      	nop
 8002a1e:	3718      	adds	r7, #24
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	0800f9f4 	.word	0x0800f9f4

08002a28 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b082      	sub	sp, #8
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	4603      	mov	r3, r0
 8002a30:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	da03      	bge.n	8002a42 <HAL_NVIC_EnableIRQ+0x1a>
 8002a3a:	21be      	movs	r1, #190	; 0xbe
 8002a3c:	4805      	ldr	r0, [pc, #20]	; (8002a54 <HAL_NVIC_EnableIRQ+0x2c>)
 8002a3e:	f7ff fbd2 	bl	80021e6 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a46:	4618      	mov	r0, r3
 8002a48:	f7ff ff04 	bl	8002854 <__NVIC_EnableIRQ>
}
 8002a4c:	bf00      	nop
 8002a4e:	3708      	adds	r7, #8
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	0800f9f4 	.word	0x0800f9f4

08002a58 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a60:	6878      	ldr	r0, [r7, #4]
 8002a62:	f7ff ff73 	bl	800294c <SysTick_Config>
 8002a66:	4603      	mov	r3, r0
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3708      	adds	r7, #8
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}

08002a70 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d101      	bne.n	8002a82 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e017      	b.n	8002ab2 <HAL_CRC_Init+0x42>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a0d      	ldr	r2, [pc, #52]	; (8002abc <HAL_CRC_Init+0x4c>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d003      	beq.n	8002a94 <HAL_CRC_Init+0x24>
 8002a8c:	2168      	movs	r1, #104	; 0x68
 8002a8e:	480c      	ldr	r0, [pc, #48]	; (8002ac0 <HAL_CRC_Init+0x50>)
 8002a90:	f7ff fba9 	bl	80021e6 <assert_failed>

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	795b      	ldrb	r3, [r3, #5]
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d105      	bne.n	8002aaa <HAL_CRC_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002aa4:	6878      	ldr	r0, [r7, #4]
 8002aa6:	f7fe f9e7 	bl	8000e78 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2201      	movs	r2, #1
 8002aae:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002ab0:	2300      	movs	r3, #0
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	3708      	adds	r7, #8
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	40023000 	.word	0x40023000
 8002ac0:	0800fa30 	.word	0x0800fa30

08002ac4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b086      	sub	sp, #24
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002acc:	2300      	movs	r3, #0
 8002ace:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002ad0:	f7ff fe60 	bl	8002794 <HAL_GetTick>
 8002ad4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d101      	bne.n	8002ae0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e204      	b.n	8002eea <HAL_DMA_Init+0x426>
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a97      	ldr	r2, [pc, #604]	; (8002d44 <HAL_DMA_Init+0x280>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d04e      	beq.n	8002b88 <HAL_DMA_Init+0xc4>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a96      	ldr	r2, [pc, #600]	; (8002d48 <HAL_DMA_Init+0x284>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d049      	beq.n	8002b88 <HAL_DMA_Init+0xc4>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a94      	ldr	r2, [pc, #592]	; (8002d4c <HAL_DMA_Init+0x288>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d044      	beq.n	8002b88 <HAL_DMA_Init+0xc4>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a93      	ldr	r2, [pc, #588]	; (8002d50 <HAL_DMA_Init+0x28c>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d03f      	beq.n	8002b88 <HAL_DMA_Init+0xc4>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a91      	ldr	r2, [pc, #580]	; (8002d54 <HAL_DMA_Init+0x290>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d03a      	beq.n	8002b88 <HAL_DMA_Init+0xc4>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a90      	ldr	r2, [pc, #576]	; (8002d58 <HAL_DMA_Init+0x294>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d035      	beq.n	8002b88 <HAL_DMA_Init+0xc4>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a8e      	ldr	r2, [pc, #568]	; (8002d5c <HAL_DMA_Init+0x298>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d030      	beq.n	8002b88 <HAL_DMA_Init+0xc4>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a8d      	ldr	r2, [pc, #564]	; (8002d60 <HAL_DMA_Init+0x29c>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d02b      	beq.n	8002b88 <HAL_DMA_Init+0xc4>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a8b      	ldr	r2, [pc, #556]	; (8002d64 <HAL_DMA_Init+0x2a0>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d026      	beq.n	8002b88 <HAL_DMA_Init+0xc4>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a8a      	ldr	r2, [pc, #552]	; (8002d68 <HAL_DMA_Init+0x2a4>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d021      	beq.n	8002b88 <HAL_DMA_Init+0xc4>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a88      	ldr	r2, [pc, #544]	; (8002d6c <HAL_DMA_Init+0x2a8>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d01c      	beq.n	8002b88 <HAL_DMA_Init+0xc4>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a87      	ldr	r2, [pc, #540]	; (8002d70 <HAL_DMA_Init+0x2ac>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d017      	beq.n	8002b88 <HAL_DMA_Init+0xc4>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a85      	ldr	r2, [pc, #532]	; (8002d74 <HAL_DMA_Init+0x2b0>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d012      	beq.n	8002b88 <HAL_DMA_Init+0xc4>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a84      	ldr	r2, [pc, #528]	; (8002d78 <HAL_DMA_Init+0x2b4>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d00d      	beq.n	8002b88 <HAL_DMA_Init+0xc4>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a82      	ldr	r2, [pc, #520]	; (8002d7c <HAL_DMA_Init+0x2b8>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d008      	beq.n	8002b88 <HAL_DMA_Init+0xc4>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a81      	ldr	r2, [pc, #516]	; (8002d80 <HAL_DMA_Init+0x2bc>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d003      	beq.n	8002b88 <HAL_DMA_Init+0xc4>
 8002b80:	21b8      	movs	r1, #184	; 0xb8
 8002b82:	4880      	ldr	r0, [pc, #512]	; (8002d84 <HAL_DMA_Init+0x2c0>)
 8002b84:	f7ff fb2f 	bl	80021e6 <assert_failed>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d026      	beq.n	8002bde <HAL_DMA_Init+0x11a>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002b98:	d021      	beq.n	8002bde <HAL_DMA_Init+0x11a>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002ba2:	d01c      	beq.n	8002bde <HAL_DMA_Init+0x11a>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8002bac:	d017      	beq.n	8002bde <HAL_DMA_Init+0x11a>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002bb6:	d012      	beq.n	8002bde <HAL_DMA_Init+0x11a>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 8002bc0:	d00d      	beq.n	8002bde <HAL_DMA_Init+0x11a>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8002bca:	d008      	beq.n	8002bde <HAL_DMA_Init+0x11a>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 8002bd4:	d003      	beq.n	8002bde <HAL_DMA_Init+0x11a>
 8002bd6:	21b9      	movs	r1, #185	; 0xb9
 8002bd8:	486a      	ldr	r0, [pc, #424]	; (8002d84 <HAL_DMA_Init+0x2c0>)
 8002bda:	f7ff fb04 	bl	80021e6 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d00b      	beq.n	8002bfe <HAL_DMA_Init+0x13a>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	2b40      	cmp	r3, #64	; 0x40
 8002bec:	d007      	beq.n	8002bfe <HAL_DMA_Init+0x13a>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	689b      	ldr	r3, [r3, #8]
 8002bf2:	2b80      	cmp	r3, #128	; 0x80
 8002bf4:	d003      	beq.n	8002bfe <HAL_DMA_Init+0x13a>
 8002bf6:	21ba      	movs	r1, #186	; 0xba
 8002bf8:	4862      	ldr	r0, [pc, #392]	; (8002d84 <HAL_DMA_Init+0x2c0>)
 8002bfa:	f7ff faf4 	bl	80021e6 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	68db      	ldr	r3, [r3, #12]
 8002c02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c06:	d007      	beq.n	8002c18 <HAL_DMA_Init+0x154>
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d003      	beq.n	8002c18 <HAL_DMA_Init+0x154>
 8002c10:	21bb      	movs	r1, #187	; 0xbb
 8002c12:	485c      	ldr	r0, [pc, #368]	; (8002d84 <HAL_DMA_Init+0x2c0>)
 8002c14:	f7ff fae7 	bl	80021e6 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	691b      	ldr	r3, [r3, #16]
 8002c1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c20:	d007      	beq.n	8002c32 <HAL_DMA_Init+0x16e>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	691b      	ldr	r3, [r3, #16]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d003      	beq.n	8002c32 <HAL_DMA_Init+0x16e>
 8002c2a:	21bc      	movs	r1, #188	; 0xbc
 8002c2c:	4855      	ldr	r0, [pc, #340]	; (8002d84 <HAL_DMA_Init+0x2c0>)
 8002c2e:	f7ff fada 	bl	80021e6 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	695b      	ldr	r3, [r3, #20]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d00d      	beq.n	8002c56 <HAL_DMA_Init+0x192>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	695b      	ldr	r3, [r3, #20]
 8002c3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002c42:	d008      	beq.n	8002c56 <HAL_DMA_Init+0x192>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	695b      	ldr	r3, [r3, #20]
 8002c48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c4c:	d003      	beq.n	8002c56 <HAL_DMA_Init+0x192>
 8002c4e:	21bd      	movs	r1, #189	; 0xbd
 8002c50:	484c      	ldr	r0, [pc, #304]	; (8002d84 <HAL_DMA_Init+0x2c0>)
 8002c52:	f7ff fac8 	bl	80021e6 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	699b      	ldr	r3, [r3, #24]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d00d      	beq.n	8002c7a <HAL_DMA_Init+0x1b6>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	699b      	ldr	r3, [r3, #24]
 8002c62:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c66:	d008      	beq.n	8002c7a <HAL_DMA_Init+0x1b6>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	699b      	ldr	r3, [r3, #24]
 8002c6c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002c70:	d003      	beq.n	8002c7a <HAL_DMA_Init+0x1b6>
 8002c72:	21be      	movs	r1, #190	; 0xbe
 8002c74:	4843      	ldr	r0, [pc, #268]	; (8002d84 <HAL_DMA_Init+0x2c0>)
 8002c76:	f7ff fab6 	bl	80021e6 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	69db      	ldr	r3, [r3, #28]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d00c      	beq.n	8002c9c <HAL_DMA_Init+0x1d8>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	69db      	ldr	r3, [r3, #28]
 8002c86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c8a:	d007      	beq.n	8002c9c <HAL_DMA_Init+0x1d8>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	69db      	ldr	r3, [r3, #28]
 8002c90:	2b20      	cmp	r3, #32
 8002c92:	d003      	beq.n	8002c9c <HAL_DMA_Init+0x1d8>
 8002c94:	21bf      	movs	r1, #191	; 0xbf
 8002c96:	483b      	ldr	r0, [pc, #236]	; (8002d84 <HAL_DMA_Init+0x2c0>)
 8002c98:	f7ff faa5 	bl	80021e6 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6a1b      	ldr	r3, [r3, #32]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d012      	beq.n	8002cca <HAL_DMA_Init+0x206>
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6a1b      	ldr	r3, [r3, #32]
 8002ca8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002cac:	d00d      	beq.n	8002cca <HAL_DMA_Init+0x206>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6a1b      	ldr	r3, [r3, #32]
 8002cb2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002cb6:	d008      	beq.n	8002cca <HAL_DMA_Init+0x206>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6a1b      	ldr	r3, [r3, #32]
 8002cbc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002cc0:	d003      	beq.n	8002cca <HAL_DMA_Init+0x206>
 8002cc2:	21c0      	movs	r1, #192	; 0xc0
 8002cc4:	482f      	ldr	r0, [pc, #188]	; (8002d84 <HAL_DMA_Init+0x2c0>)
 8002cc6:	f7ff fa8e 	bl	80021e6 <assert_failed>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d007      	beq.n	8002ce2 <HAL_DMA_Init+0x21e>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cd6:	2b04      	cmp	r3, #4
 8002cd8:	d003      	beq.n	8002ce2 <HAL_DMA_Init+0x21e>
 8002cda:	21c1      	movs	r1, #193	; 0xc1
 8002cdc:	4829      	ldr	r0, [pc, #164]	; (8002d84 <HAL_DMA_Init+0x2c0>)
 8002cde:	f7ff fa82 	bl	80021e6 <assert_failed>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d065      	beq.n	8002db6 <HAL_DMA_Init+0x2f2>
  {
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d00f      	beq.n	8002d12 <HAL_DMA_Init+0x24e>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cf6:	2b01      	cmp	r3, #1
 8002cf8:	d00b      	beq.n	8002d12 <HAL_DMA_Init+0x24e>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cfe:	2b02      	cmp	r3, #2
 8002d00:	d007      	beq.n	8002d12 <HAL_DMA_Init+0x24e>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d06:	2b03      	cmp	r3, #3
 8002d08:	d003      	beq.n	8002d12 <HAL_DMA_Init+0x24e>
 8002d0a:	21c6      	movs	r1, #198	; 0xc6
 8002d0c:	481d      	ldr	r0, [pc, #116]	; (8002d84 <HAL_DMA_Init+0x2c0>)
 8002d0e:	f7ff fa6a 	bl	80021e6 <assert_failed>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d036      	beq.n	8002d88 <HAL_DMA_Init+0x2c4>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d1e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002d22:	d031      	beq.n	8002d88 <HAL_DMA_Init+0x2c4>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d28:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d2c:	d02c      	beq.n	8002d88 <HAL_DMA_Init+0x2c4>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d32:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002d36:	d027      	beq.n	8002d88 <HAL_DMA_Init+0x2c4>
 8002d38:	21c7      	movs	r1, #199	; 0xc7
 8002d3a:	4812      	ldr	r0, [pc, #72]	; (8002d84 <HAL_DMA_Init+0x2c0>)
 8002d3c:	f7ff fa53 	bl	80021e6 <assert_failed>
 8002d40:	e022      	b.n	8002d88 <HAL_DMA_Init+0x2c4>
 8002d42:	bf00      	nop
 8002d44:	40026010 	.word	0x40026010
 8002d48:	40026028 	.word	0x40026028
 8002d4c:	40026040 	.word	0x40026040
 8002d50:	40026058 	.word	0x40026058
 8002d54:	40026070 	.word	0x40026070
 8002d58:	40026088 	.word	0x40026088
 8002d5c:	400260a0 	.word	0x400260a0
 8002d60:	400260b8 	.word	0x400260b8
 8002d64:	40026410 	.word	0x40026410
 8002d68:	40026428 	.word	0x40026428
 8002d6c:	40026440 	.word	0x40026440
 8002d70:	40026458 	.word	0x40026458
 8002d74:	40026470 	.word	0x40026470
 8002d78:	40026488 	.word	0x40026488
 8002d7c:	400264a0 	.word	0x400264a0
 8002d80:	400264b8 	.word	0x400264b8
 8002d84:	0800fa68 	.word	0x0800fa68
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d012      	beq.n	8002db6 <HAL_DMA_Init+0x2f2>
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d94:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002d98:	d00d      	beq.n	8002db6 <HAL_DMA_Init+0x2f2>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d9e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002da2:	d008      	beq.n	8002db6 <HAL_DMA_Init+0x2f2>
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8002dac:	d003      	beq.n	8002db6 <HAL_DMA_Init+0x2f2>
 8002dae:	21c8      	movs	r1, #200	; 0xc8
 8002db0:	4850      	ldr	r0, [pc, #320]	; (8002ef4 <HAL_DMA_Init+0x430>)
 8002db2:	f7ff fa18 	bl	80021e6 <assert_failed>
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2200      	movs	r2, #0
 8002dba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2202      	movs	r2, #2
 8002dc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f022 0201 	bic.w	r2, r2, #1
 8002dd4:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002dd6:	e00f      	b.n	8002df8 <HAL_DMA_Init+0x334>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002dd8:	f7ff fcdc 	bl	8002794 <HAL_GetTick>
 8002ddc:	4602      	mov	r2, r0
 8002dde:	693b      	ldr	r3, [r7, #16]
 8002de0:	1ad3      	subs	r3, r2, r3
 8002de2:	2b05      	cmp	r3, #5
 8002de4:	d908      	bls.n	8002df8 <HAL_DMA_Init+0x334>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2220      	movs	r2, #32
 8002dea:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2203      	movs	r2, #3
 8002df0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002df4:	2303      	movs	r3, #3
 8002df6:	e078      	b.n	8002eea <HAL_DMA_Init+0x426>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f003 0301 	and.w	r3, r3, #1
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d1e8      	bne.n	8002dd8 <HAL_DMA_Init+0x314>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002e0e:	697a      	ldr	r2, [r7, #20]
 8002e10:	4b39      	ldr	r3, [pc, #228]	; (8002ef8 <HAL_DMA_Init+0x434>)
 8002e12:	4013      	ands	r3, r2
 8002e14:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	685a      	ldr	r2, [r3, #4]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e24:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	691b      	ldr	r3, [r3, #16]
 8002e2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e30:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	699b      	ldr	r3, [r3, #24]
 8002e36:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e3c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6a1b      	ldr	r3, [r3, #32]
 8002e42:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e44:	697a      	ldr	r2, [r7, #20]
 8002e46:	4313      	orrs	r3, r2
 8002e48:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e4e:	2b04      	cmp	r3, #4
 8002e50:	d107      	bne.n	8002e62 <HAL_DMA_Init+0x39e>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	697a      	ldr	r2, [r7, #20]
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	697a      	ldr	r2, [r7, #20]
 8002e68:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	695b      	ldr	r3, [r3, #20]
 8002e70:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	f023 0307 	bic.w	r3, r3, #7
 8002e78:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e7e:	697a      	ldr	r2, [r7, #20]
 8002e80:	4313      	orrs	r3, r2
 8002e82:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e88:	2b04      	cmp	r3, #4
 8002e8a:	d117      	bne.n	8002ebc <HAL_DMA_Init+0x3f8>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e90:	697a      	ldr	r2, [r7, #20]
 8002e92:	4313      	orrs	r3, r2
 8002e94:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d00e      	beq.n	8002ebc <HAL_DMA_Init+0x3f8>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002e9e:	6878      	ldr	r0, [r7, #4]
 8002ea0:	f000 fa80 	bl	80033a4 <DMA_CheckFifoParam>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d008      	beq.n	8002ebc <HAL_DMA_Init+0x3f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2240      	movs	r2, #64	; 0x40
 8002eae:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002eb8:	2301      	movs	r3, #1
 8002eba:	e016      	b.n	8002eea <HAL_DMA_Init+0x426>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	697a      	ldr	r2, [r7, #20]
 8002ec2:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002ec4:	6878      	ldr	r0, [r7, #4]
 8002ec6:	f000 fa37 	bl	8003338 <DMA_CalcBaseAndBitshift>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ed2:	223f      	movs	r2, #63	; 0x3f
 8002ed4:	409a      	lsls	r2, r3
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2200      	movs	r2, #0
 8002ede:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002ee8:	2300      	movs	r3, #0
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3718      	adds	r7, #24
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop
 8002ef4:	0800fa68 	.word	0x0800fa68
 8002ef8:	f010803f 	.word	0xf010803f

08002efc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b086      	sub	sp, #24
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	60f8      	str	r0, [r7, #12]
 8002f04:	60b9      	str	r1, [r7, #8]
 8002f06:	607a      	str	r2, [r7, #4]
 8002f08:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f12:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d003      	beq.n	8002f22 <HAL_DMA_Start_IT+0x26>
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f20:	d304      	bcc.n	8002f2c <HAL_DMA_Start_IT+0x30>
 8002f22:	f44f 71e6 	mov.w	r1, #460	; 0x1cc
 8002f26:	4827      	ldr	r0, [pc, #156]	; (8002fc4 <HAL_DMA_Start_IT+0xc8>)
 8002f28:	f7ff f95d 	bl	80021e6 <assert_failed>
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002f32:	2b01      	cmp	r3, #1
 8002f34:	d101      	bne.n	8002f3a <HAL_DMA_Start_IT+0x3e>
 8002f36:	2302      	movs	r3, #2
 8002f38:	e040      	b.n	8002fbc <HAL_DMA_Start_IT+0xc0>
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d12f      	bne.n	8002fae <HAL_DMA_Start_IT+0xb2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	2202      	movs	r2, #2
 8002f52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	687a      	ldr	r2, [r7, #4]
 8002f60:	68b9      	ldr	r1, [r7, #8]
 8002f62:	68f8      	ldr	r0, [r7, #12]
 8002f64:	f000 f9ba 	bl	80032dc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f6c:	223f      	movs	r2, #63	; 0x3f
 8002f6e:	409a      	lsls	r2, r3
 8002f70:	693b      	ldr	r3, [r7, #16]
 8002f72:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f042 0216 	orr.w	r2, r2, #22
 8002f82:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d007      	beq.n	8002f9c <HAL_DMA_Start_IT+0xa0>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f042 0208 	orr.w	r2, r2, #8
 8002f9a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f042 0201 	orr.w	r2, r2, #1
 8002faa:	601a      	str	r2, [r3, #0]
 8002fac:	e005      	b.n	8002fba <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002fb6:	2302      	movs	r3, #2
 8002fb8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002fba:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	3718      	adds	r7, #24
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}
 8002fc4:	0800fa68 	.word	0x0800fa68

08002fc8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b086      	sub	sp, #24
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002fd4:	4b92      	ldr	r3, [pc, #584]	; (8003220 <HAL_DMA_IRQHandler+0x258>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a92      	ldr	r2, [pc, #584]	; (8003224 <HAL_DMA_IRQHandler+0x25c>)
 8002fda:	fba2 2303 	umull	r2, r3, r2, r3
 8002fde:	0a9b      	lsrs	r3, r3, #10
 8002fe0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fe6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ff2:	2208      	movs	r2, #8
 8002ff4:	409a      	lsls	r2, r3
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d01a      	beq.n	8003034 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 0304 	and.w	r3, r3, #4
 8003008:	2b00      	cmp	r3, #0
 800300a:	d013      	beq.n	8003034 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f022 0204 	bic.w	r2, r2, #4
 800301a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003020:	2208      	movs	r2, #8
 8003022:	409a      	lsls	r2, r3
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800302c:	f043 0201 	orr.w	r2, r3, #1
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003038:	2201      	movs	r2, #1
 800303a:	409a      	lsls	r2, r3
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	4013      	ands	r3, r2
 8003040:	2b00      	cmp	r3, #0
 8003042:	d012      	beq.n	800306a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	695b      	ldr	r3, [r3, #20]
 800304a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800304e:	2b00      	cmp	r3, #0
 8003050:	d00b      	beq.n	800306a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003056:	2201      	movs	r2, #1
 8003058:	409a      	lsls	r2, r3
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003062:	f043 0202 	orr.w	r2, r3, #2
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800306e:	2204      	movs	r2, #4
 8003070:	409a      	lsls	r2, r3
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	4013      	ands	r3, r2
 8003076:	2b00      	cmp	r3, #0
 8003078:	d012      	beq.n	80030a0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 0302 	and.w	r3, r3, #2
 8003084:	2b00      	cmp	r3, #0
 8003086:	d00b      	beq.n	80030a0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800308c:	2204      	movs	r2, #4
 800308e:	409a      	lsls	r2, r3
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003098:	f043 0204 	orr.w	r2, r3, #4
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030a4:	2210      	movs	r2, #16
 80030a6:	409a      	lsls	r2, r3
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	4013      	ands	r3, r2
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d043      	beq.n	8003138 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0308 	and.w	r3, r3, #8
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d03c      	beq.n	8003138 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030c2:	2210      	movs	r2, #16
 80030c4:	409a      	lsls	r2, r3
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d018      	beq.n	800310a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d108      	bne.n	80030f8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d024      	beq.n	8003138 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	4798      	blx	r3
 80030f6:	e01f      	b.n	8003138 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d01b      	beq.n	8003138 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003104:	6878      	ldr	r0, [r7, #4]
 8003106:	4798      	blx	r3
 8003108:	e016      	b.n	8003138 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003114:	2b00      	cmp	r3, #0
 8003116:	d107      	bne.n	8003128 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f022 0208 	bic.w	r2, r2, #8
 8003126:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312c:	2b00      	cmp	r3, #0
 800312e:	d003      	beq.n	8003138 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003134:	6878      	ldr	r0, [r7, #4]
 8003136:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800313c:	2220      	movs	r2, #32
 800313e:	409a      	lsls	r2, r3
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	4013      	ands	r3, r2
 8003144:	2b00      	cmp	r3, #0
 8003146:	f000 808e 	beq.w	8003266 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 0310 	and.w	r3, r3, #16
 8003154:	2b00      	cmp	r3, #0
 8003156:	f000 8086 	beq.w	8003266 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800315e:	2220      	movs	r2, #32
 8003160:	409a      	lsls	r2, r3
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800316c:	b2db      	uxtb	r3, r3
 800316e:	2b05      	cmp	r3, #5
 8003170:	d136      	bne.n	80031e0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f022 0216 	bic.w	r2, r2, #22
 8003180:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	695a      	ldr	r2, [r3, #20]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003190:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003196:	2b00      	cmp	r3, #0
 8003198:	d103      	bne.n	80031a2 <HAL_DMA_IRQHandler+0x1da>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d007      	beq.n	80031b2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f022 0208 	bic.w	r2, r2, #8
 80031b0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031b6:	223f      	movs	r2, #63	; 0x3f
 80031b8:	409a      	lsls	r2, r3
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2201      	movs	r2, #1
 80031ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d07d      	beq.n	80032d2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	4798      	blx	r3
        }
        return;
 80031de:	e078      	b.n	80032d2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d01c      	beq.n	8003228 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d108      	bne.n	800320e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003200:	2b00      	cmp	r3, #0
 8003202:	d030      	beq.n	8003266 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003208:	6878      	ldr	r0, [r7, #4]
 800320a:	4798      	blx	r3
 800320c:	e02b      	b.n	8003266 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003212:	2b00      	cmp	r3, #0
 8003214:	d027      	beq.n	8003266 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	4798      	blx	r3
 800321e:	e022      	b.n	8003266 <HAL_DMA_IRQHandler+0x29e>
 8003220:	20000400 	.word	0x20000400
 8003224:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003232:	2b00      	cmp	r3, #0
 8003234:	d10f      	bne.n	8003256 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f022 0210 	bic.w	r2, r2, #16
 8003244:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2200      	movs	r2, #0
 800324a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2201      	movs	r2, #1
 8003252:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800325a:	2b00      	cmp	r3, #0
 800325c:	d003      	beq.n	8003266 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800326a:	2b00      	cmp	r3, #0
 800326c:	d032      	beq.n	80032d4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003272:	f003 0301 	and.w	r3, r3, #1
 8003276:	2b00      	cmp	r3, #0
 8003278:	d022      	beq.n	80032c0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2205      	movs	r2, #5
 800327e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f022 0201 	bic.w	r2, r2, #1
 8003290:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	3301      	adds	r3, #1
 8003296:	60bb      	str	r3, [r7, #8]
 8003298:	697a      	ldr	r2, [r7, #20]
 800329a:	429a      	cmp	r2, r3
 800329c:	d307      	bcc.n	80032ae <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f003 0301 	and.w	r3, r3, #1
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d1f2      	bne.n	8003292 <HAL_DMA_IRQHandler+0x2ca>
 80032ac:	e000      	b.n	80032b0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80032ae:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2200      	movs	r2, #0
 80032b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2201      	movs	r2, #1
 80032bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d005      	beq.n	80032d4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032cc:	6878      	ldr	r0, [r7, #4]
 80032ce:	4798      	blx	r3
 80032d0:	e000      	b.n	80032d4 <HAL_DMA_IRQHandler+0x30c>
        return;
 80032d2:	bf00      	nop
    }
  }
}
 80032d4:	3718      	adds	r7, #24
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	bf00      	nop

080032dc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032dc:	b480      	push	{r7}
 80032de:	b085      	sub	sp, #20
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	60f8      	str	r0, [r7, #12]
 80032e4:	60b9      	str	r1, [r7, #8]
 80032e6:	607a      	str	r2, [r7, #4]
 80032e8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80032f8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	683a      	ldr	r2, [r7, #0]
 8003300:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	2b40      	cmp	r3, #64	; 0x40
 8003308:	d108      	bne.n	800331c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	687a      	ldr	r2, [r7, #4]
 8003310:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	68ba      	ldr	r2, [r7, #8]
 8003318:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800331a:	e007      	b.n	800332c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	68ba      	ldr	r2, [r7, #8]
 8003322:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	687a      	ldr	r2, [r7, #4]
 800332a:	60da      	str	r2, [r3, #12]
}
 800332c:	bf00      	nop
 800332e:	3714      	adds	r7, #20
 8003330:	46bd      	mov	sp, r7
 8003332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003336:	4770      	bx	lr

08003338 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003338:	b480      	push	{r7}
 800333a:	b085      	sub	sp, #20
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	b2db      	uxtb	r3, r3
 8003346:	3b10      	subs	r3, #16
 8003348:	4a14      	ldr	r2, [pc, #80]	; (800339c <DMA_CalcBaseAndBitshift+0x64>)
 800334a:	fba2 2303 	umull	r2, r3, r2, r3
 800334e:	091b      	lsrs	r3, r3, #4
 8003350:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003352:	4a13      	ldr	r2, [pc, #76]	; (80033a0 <DMA_CalcBaseAndBitshift+0x68>)
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	4413      	add	r3, r2
 8003358:	781b      	ldrb	r3, [r3, #0]
 800335a:	461a      	mov	r2, r3
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2b03      	cmp	r3, #3
 8003364:	d909      	bls.n	800337a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800336e:	f023 0303 	bic.w	r3, r3, #3
 8003372:	1d1a      	adds	r2, r3, #4
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	659a      	str	r2, [r3, #88]	; 0x58
 8003378:	e007      	b.n	800338a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003382:	f023 0303 	bic.w	r3, r3, #3
 8003386:	687a      	ldr	r2, [r7, #4]
 8003388:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800338e:	4618      	mov	r0, r3
 8003390:	3714      	adds	r7, #20
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop
 800339c:	aaaaaaab 	.word	0xaaaaaaab
 80033a0:	0800fdac 	.word	0x0800fdac

080033a4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b085      	sub	sp, #20
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033ac:	2300      	movs	r3, #0
 80033ae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033b4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	699b      	ldr	r3, [r3, #24]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d11f      	bne.n	80033fe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80033be:	68bb      	ldr	r3, [r7, #8]
 80033c0:	2b03      	cmp	r3, #3
 80033c2:	d855      	bhi.n	8003470 <DMA_CheckFifoParam+0xcc>
 80033c4:	a201      	add	r2, pc, #4	; (adr r2, 80033cc <DMA_CheckFifoParam+0x28>)
 80033c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033ca:	bf00      	nop
 80033cc:	080033dd 	.word	0x080033dd
 80033d0:	080033ef 	.word	0x080033ef
 80033d4:	080033dd 	.word	0x080033dd
 80033d8:	08003471 	.word	0x08003471
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d045      	beq.n	8003474 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033ec:	e042      	b.n	8003474 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033f2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80033f6:	d13f      	bne.n	8003478 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033fc:	e03c      	b.n	8003478 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	699b      	ldr	r3, [r3, #24]
 8003402:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003406:	d121      	bne.n	800344c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	2b03      	cmp	r3, #3
 800340c:	d836      	bhi.n	800347c <DMA_CheckFifoParam+0xd8>
 800340e:	a201      	add	r2, pc, #4	; (adr r2, 8003414 <DMA_CheckFifoParam+0x70>)
 8003410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003414:	08003425 	.word	0x08003425
 8003418:	0800342b 	.word	0x0800342b
 800341c:	08003425 	.word	0x08003425
 8003420:	0800343d 	.word	0x0800343d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003424:	2301      	movs	r3, #1
 8003426:	73fb      	strb	r3, [r7, #15]
      break;
 8003428:	e02f      	b.n	800348a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800342e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003432:	2b00      	cmp	r3, #0
 8003434:	d024      	beq.n	8003480 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800343a:	e021      	b.n	8003480 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003440:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003444:	d11e      	bne.n	8003484 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800344a:	e01b      	b.n	8003484 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	2b02      	cmp	r3, #2
 8003450:	d902      	bls.n	8003458 <DMA_CheckFifoParam+0xb4>
 8003452:	2b03      	cmp	r3, #3
 8003454:	d003      	beq.n	800345e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003456:	e018      	b.n	800348a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	73fb      	strb	r3, [r7, #15]
      break;
 800345c:	e015      	b.n	800348a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003462:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003466:	2b00      	cmp	r3, #0
 8003468:	d00e      	beq.n	8003488 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	73fb      	strb	r3, [r7, #15]
      break;
 800346e:	e00b      	b.n	8003488 <DMA_CheckFifoParam+0xe4>
      break;
 8003470:	bf00      	nop
 8003472:	e00a      	b.n	800348a <DMA_CheckFifoParam+0xe6>
      break;
 8003474:	bf00      	nop
 8003476:	e008      	b.n	800348a <DMA_CheckFifoParam+0xe6>
      break;
 8003478:	bf00      	nop
 800347a:	e006      	b.n	800348a <DMA_CheckFifoParam+0xe6>
      break;
 800347c:	bf00      	nop
 800347e:	e004      	b.n	800348a <DMA_CheckFifoParam+0xe6>
      break;
 8003480:	bf00      	nop
 8003482:	e002      	b.n	800348a <DMA_CheckFifoParam+0xe6>
      break;   
 8003484:	bf00      	nop
 8003486:	e000      	b.n	800348a <DMA_CheckFifoParam+0xe6>
      break;
 8003488:	bf00      	nop
    }
  } 
  
  return status; 
 800348a:	7bfb      	ldrb	r3, [r7, #15]
}
 800348c:	4618      	mov	r0, r3
 800348e:	3714      	adds	r7, #20
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr

08003498 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b088      	sub	sp, #32
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
 80034a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80034a2:	2300      	movs	r3, #0
 80034a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80034a6:	2300      	movs	r3, #0
 80034a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80034aa:	2300      	movs	r3, #0
 80034ac:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	4a3b      	ldr	r2, [pc, #236]	; (80035a0 <HAL_GPIO_Init+0x108>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d017      	beq.n	80034e6 <HAL_GPIO_Init+0x4e>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	4a3a      	ldr	r2, [pc, #232]	; (80035a4 <HAL_GPIO_Init+0x10c>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d013      	beq.n	80034e6 <HAL_GPIO_Init+0x4e>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	4a39      	ldr	r2, [pc, #228]	; (80035a8 <HAL_GPIO_Init+0x110>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d00f      	beq.n	80034e6 <HAL_GPIO_Init+0x4e>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	4a38      	ldr	r2, [pc, #224]	; (80035ac <HAL_GPIO_Init+0x114>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d00b      	beq.n	80034e6 <HAL_GPIO_Init+0x4e>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	4a37      	ldr	r2, [pc, #220]	; (80035b0 <HAL_GPIO_Init+0x118>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d007      	beq.n	80034e6 <HAL_GPIO_Init+0x4e>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	4a36      	ldr	r2, [pc, #216]	; (80035b4 <HAL_GPIO_Init+0x11c>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d003      	beq.n	80034e6 <HAL_GPIO_Init+0x4e>
 80034de:	21b3      	movs	r1, #179	; 0xb3
 80034e0:	4835      	ldr	r0, [pc, #212]	; (80035b8 <HAL_GPIO_Init+0x120>)
 80034e2:	f7fe fe80 	bl	80021e6 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	b29b      	uxth	r3, r3
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d005      	beq.n	80034fc <HAL_GPIO_Init+0x64>
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	0c1b      	lsrs	r3, r3, #16
 80034f6:	041b      	lsls	r3, r3, #16
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d003      	beq.n	8003504 <HAL_GPIO_Init+0x6c>
 80034fc:	21b4      	movs	r1, #180	; 0xb4
 80034fe:	482e      	ldr	r0, [pc, #184]	; (80035b8 <HAL_GPIO_Init+0x120>)
 8003500:	f7fe fe71 	bl	80021e6 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d035      	beq.n	8003578 <HAL_GPIO_Init+0xe0>
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	2b01      	cmp	r3, #1
 8003512:	d031      	beq.n	8003578 <HAL_GPIO_Init+0xe0>
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	2b11      	cmp	r3, #17
 800351a:	d02d      	beq.n	8003578 <HAL_GPIO_Init+0xe0>
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	2b02      	cmp	r3, #2
 8003522:	d029      	beq.n	8003578 <HAL_GPIO_Init+0xe0>
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	2b12      	cmp	r3, #18
 800352a:	d025      	beq.n	8003578 <HAL_GPIO_Init+0xe0>
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	4a22      	ldr	r2, [pc, #136]	; (80035bc <HAL_GPIO_Init+0x124>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d020      	beq.n	8003578 <HAL_GPIO_Init+0xe0>
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	4a21      	ldr	r2, [pc, #132]	; (80035c0 <HAL_GPIO_Init+0x128>)
 800353c:	4293      	cmp	r3, r2
 800353e:	d01b      	beq.n	8003578 <HAL_GPIO_Init+0xe0>
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	4a1f      	ldr	r2, [pc, #124]	; (80035c4 <HAL_GPIO_Init+0x12c>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d016      	beq.n	8003578 <HAL_GPIO_Init+0xe0>
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	4a1e      	ldr	r2, [pc, #120]	; (80035c8 <HAL_GPIO_Init+0x130>)
 8003550:	4293      	cmp	r3, r2
 8003552:	d011      	beq.n	8003578 <HAL_GPIO_Init+0xe0>
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	4a1c      	ldr	r2, [pc, #112]	; (80035cc <HAL_GPIO_Init+0x134>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d00c      	beq.n	8003578 <HAL_GPIO_Init+0xe0>
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	4a1b      	ldr	r2, [pc, #108]	; (80035d0 <HAL_GPIO_Init+0x138>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d007      	beq.n	8003578 <HAL_GPIO_Init+0xe0>
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	2b03      	cmp	r3, #3
 800356e:	d003      	beq.n	8003578 <HAL_GPIO_Init+0xe0>
 8003570:	21b5      	movs	r1, #181	; 0xb5
 8003572:	4811      	ldr	r0, [pc, #68]	; (80035b8 <HAL_GPIO_Init+0x120>)
 8003574:	f7fe fe37 	bl	80021e6 <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	689b      	ldr	r3, [r3, #8]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d00b      	beq.n	8003598 <HAL_GPIO_Init+0x100>
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	689b      	ldr	r3, [r3, #8]
 8003584:	2b01      	cmp	r3, #1
 8003586:	d007      	beq.n	8003598 <HAL_GPIO_Init+0x100>
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	2b02      	cmp	r3, #2
 800358e:	d003      	beq.n	8003598 <HAL_GPIO_Init+0x100>
 8003590:	21b6      	movs	r1, #182	; 0xb6
 8003592:	4809      	ldr	r0, [pc, #36]	; (80035b8 <HAL_GPIO_Init+0x120>)
 8003594:	f7fe fe27 	bl	80021e6 <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003598:	2300      	movs	r3, #0
 800359a:	61fb      	str	r3, [r7, #28]
 800359c:	e211      	b.n	80039c2 <HAL_GPIO_Init+0x52a>
 800359e:	bf00      	nop
 80035a0:	40020000 	.word	0x40020000
 80035a4:	40020400 	.word	0x40020400
 80035a8:	40020800 	.word	0x40020800
 80035ac:	40020c00 	.word	0x40020c00
 80035b0:	40021000 	.word	0x40021000
 80035b4:	40021c00 	.word	0x40021c00
 80035b8:	0800faa0 	.word	0x0800faa0
 80035bc:	10110000 	.word	0x10110000
 80035c0:	10210000 	.word	0x10210000
 80035c4:	10310000 	.word	0x10310000
 80035c8:	10120000 	.word	0x10120000
 80035cc:	10220000 	.word	0x10220000
 80035d0:	10320000 	.word	0x10320000
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80035d4:	2201      	movs	r2, #1
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	fa02 f303 	lsl.w	r3, r2, r3
 80035dc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	697a      	ldr	r2, [r7, #20]
 80035e4:	4013      	ands	r3, r2
 80035e6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80035e8:	693a      	ldr	r2, [r7, #16]
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	429a      	cmp	r2, r3
 80035ee:	f040 81e5 	bne.w	80039bc <HAL_GPIO_Init+0x524>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	d00b      	beq.n	8003612 <HAL_GPIO_Init+0x17a>
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	2b02      	cmp	r3, #2
 8003600:	d007      	beq.n	8003612 <HAL_GPIO_Init+0x17a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003606:	2b11      	cmp	r3, #17
 8003608:	d003      	beq.n	8003612 <HAL_GPIO_Init+0x17a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	2b12      	cmp	r3, #18
 8003610:	d144      	bne.n	800369c <HAL_GPIO_Init+0x204>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	68db      	ldr	r3, [r3, #12]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d00f      	beq.n	800363a <HAL_GPIO_Init+0x1a2>
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	68db      	ldr	r3, [r3, #12]
 800361e:	2b01      	cmp	r3, #1
 8003620:	d00b      	beq.n	800363a <HAL_GPIO_Init+0x1a2>
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	68db      	ldr	r3, [r3, #12]
 8003626:	2b02      	cmp	r3, #2
 8003628:	d007      	beq.n	800363a <HAL_GPIO_Init+0x1a2>
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	68db      	ldr	r3, [r3, #12]
 800362e:	2b03      	cmp	r3, #3
 8003630:	d003      	beq.n	800363a <HAL_GPIO_Init+0x1a2>
 8003632:	21c8      	movs	r1, #200	; 0xc8
 8003634:	489f      	ldr	r0, [pc, #636]	; (80038b4 <HAL_GPIO_Init+0x41c>)
 8003636:	f7fe fdd6 	bl	80021e6 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003640:	69fb      	ldr	r3, [r7, #28]
 8003642:	005b      	lsls	r3, r3, #1
 8003644:	2203      	movs	r2, #3
 8003646:	fa02 f303 	lsl.w	r3, r2, r3
 800364a:	43db      	mvns	r3, r3
 800364c:	69ba      	ldr	r2, [r7, #24]
 800364e:	4013      	ands	r3, r2
 8003650:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	68da      	ldr	r2, [r3, #12]
 8003656:	69fb      	ldr	r3, [r7, #28]
 8003658:	005b      	lsls	r3, r3, #1
 800365a:	fa02 f303 	lsl.w	r3, r2, r3
 800365e:	69ba      	ldr	r2, [r7, #24]
 8003660:	4313      	orrs	r3, r2
 8003662:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	69ba      	ldr	r2, [r7, #24]
 8003668:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003670:	2201      	movs	r2, #1
 8003672:	69fb      	ldr	r3, [r7, #28]
 8003674:	fa02 f303 	lsl.w	r3, r2, r3
 8003678:	43db      	mvns	r3, r3
 800367a:	69ba      	ldr	r2, [r7, #24]
 800367c:	4013      	ands	r3, r2
 800367e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	091b      	lsrs	r3, r3, #4
 8003686:	f003 0201 	and.w	r2, r3, #1
 800368a:	69fb      	ldr	r3, [r7, #28]
 800368c:	fa02 f303 	lsl.w	r3, r2, r3
 8003690:	69ba      	ldr	r2, [r7, #24]
 8003692:	4313      	orrs	r3, r2
 8003694:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	69ba      	ldr	r2, [r7, #24]
 800369a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	68db      	ldr	r3, [r3, #12]
 80036a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80036a2:	69fb      	ldr	r3, [r7, #28]
 80036a4:	005b      	lsls	r3, r3, #1
 80036a6:	2203      	movs	r2, #3
 80036a8:	fa02 f303 	lsl.w	r3, r2, r3
 80036ac:	43db      	mvns	r3, r3
 80036ae:	69ba      	ldr	r2, [r7, #24]
 80036b0:	4013      	ands	r3, r2
 80036b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	689a      	ldr	r2, [r3, #8]
 80036b8:	69fb      	ldr	r3, [r7, #28]
 80036ba:	005b      	lsls	r3, r3, #1
 80036bc:	fa02 f303 	lsl.w	r3, r2, r3
 80036c0:	69ba      	ldr	r2, [r7, #24]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	69ba      	ldr	r2, [r7, #24]
 80036ca:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	2b02      	cmp	r3, #2
 80036d2:	d004      	beq.n	80036de <HAL_GPIO_Init+0x246>
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	2b12      	cmp	r3, #18
 80036da:	f040 80a0 	bne.w	800381e <HAL_GPIO_Init+0x386>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	691b      	ldr	r3, [r3, #16]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d077      	beq.n	80037d6 <HAL_GPIO_Init+0x33e>
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	691b      	ldr	r3, [r3, #16]
 80036ea:	2b09      	cmp	r3, #9
 80036ec:	d073      	beq.n	80037d6 <HAL_GPIO_Init+0x33e>
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	691b      	ldr	r3, [r3, #16]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d06f      	beq.n	80037d6 <HAL_GPIO_Init+0x33e>
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	691b      	ldr	r3, [r3, #16]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d06b      	beq.n	80037d6 <HAL_GPIO_Init+0x33e>
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	691b      	ldr	r3, [r3, #16]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d067      	beq.n	80037d6 <HAL_GPIO_Init+0x33e>
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	691b      	ldr	r3, [r3, #16]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d063      	beq.n	80037d6 <HAL_GPIO_Init+0x33e>
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	691b      	ldr	r3, [r3, #16]
 8003712:	2b01      	cmp	r3, #1
 8003714:	d05f      	beq.n	80037d6 <HAL_GPIO_Init+0x33e>
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	691b      	ldr	r3, [r3, #16]
 800371a:	2b01      	cmp	r3, #1
 800371c:	d05b      	beq.n	80037d6 <HAL_GPIO_Init+0x33e>
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	691b      	ldr	r3, [r3, #16]
 8003722:	2b02      	cmp	r3, #2
 8003724:	d057      	beq.n	80037d6 <HAL_GPIO_Init+0x33e>
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	691b      	ldr	r3, [r3, #16]
 800372a:	2b02      	cmp	r3, #2
 800372c:	d053      	beq.n	80037d6 <HAL_GPIO_Init+0x33e>
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	691b      	ldr	r3, [r3, #16]
 8003732:	2b02      	cmp	r3, #2
 8003734:	d04f      	beq.n	80037d6 <HAL_GPIO_Init+0x33e>
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	691b      	ldr	r3, [r3, #16]
 800373a:	2b04      	cmp	r3, #4
 800373c:	d04b      	beq.n	80037d6 <HAL_GPIO_Init+0x33e>
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	691b      	ldr	r3, [r3, #16]
 8003742:	2b04      	cmp	r3, #4
 8003744:	d047      	beq.n	80037d6 <HAL_GPIO_Init+0x33e>
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	691b      	ldr	r3, [r3, #16]
 800374a:	2b04      	cmp	r3, #4
 800374c:	d043      	beq.n	80037d6 <HAL_GPIO_Init+0x33e>
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	691b      	ldr	r3, [r3, #16]
 8003752:	2b05      	cmp	r3, #5
 8003754:	d03f      	beq.n	80037d6 <HAL_GPIO_Init+0x33e>
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	691b      	ldr	r3, [r3, #16]
 800375a:	2b05      	cmp	r3, #5
 800375c:	d03b      	beq.n	80037d6 <HAL_GPIO_Init+0x33e>
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	691b      	ldr	r3, [r3, #16]
 8003762:	2b05      	cmp	r3, #5
 8003764:	d037      	beq.n	80037d6 <HAL_GPIO_Init+0x33e>
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	691b      	ldr	r3, [r3, #16]
 800376a:	2b06      	cmp	r3, #6
 800376c:	d033      	beq.n	80037d6 <HAL_GPIO_Init+0x33e>
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	691b      	ldr	r3, [r3, #16]
 8003772:	2b06      	cmp	r3, #6
 8003774:	d02f      	beq.n	80037d6 <HAL_GPIO_Init+0x33e>
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	691b      	ldr	r3, [r3, #16]
 800377a:	2b05      	cmp	r3, #5
 800377c:	d02b      	beq.n	80037d6 <HAL_GPIO_Init+0x33e>
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	691b      	ldr	r3, [r3, #16]
 8003782:	2b06      	cmp	r3, #6
 8003784:	d027      	beq.n	80037d6 <HAL_GPIO_Init+0x33e>
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	691b      	ldr	r3, [r3, #16]
 800378a:	2b07      	cmp	r3, #7
 800378c:	d023      	beq.n	80037d6 <HAL_GPIO_Init+0x33e>
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	691b      	ldr	r3, [r3, #16]
 8003792:	2b07      	cmp	r3, #7
 8003794:	d01f      	beq.n	80037d6 <HAL_GPIO_Init+0x33e>
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	691b      	ldr	r3, [r3, #16]
 800379a:	2b07      	cmp	r3, #7
 800379c:	d01b      	beq.n	80037d6 <HAL_GPIO_Init+0x33e>
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	691b      	ldr	r3, [r3, #16]
 80037a2:	2b08      	cmp	r3, #8
 80037a4:	d017      	beq.n	80037d6 <HAL_GPIO_Init+0x33e>
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	691b      	ldr	r3, [r3, #16]
 80037aa:	2b0a      	cmp	r3, #10
 80037ac:	d013      	beq.n	80037d6 <HAL_GPIO_Init+0x33e>
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	691b      	ldr	r3, [r3, #16]
 80037b2:	2b09      	cmp	r3, #9
 80037b4:	d00f      	beq.n	80037d6 <HAL_GPIO_Init+0x33e>
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	691b      	ldr	r3, [r3, #16]
 80037ba:	2b09      	cmp	r3, #9
 80037bc:	d00b      	beq.n	80037d6 <HAL_GPIO_Init+0x33e>
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	691b      	ldr	r3, [r3, #16]
 80037c2:	2b0c      	cmp	r3, #12
 80037c4:	d007      	beq.n	80037d6 <HAL_GPIO_Init+0x33e>
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	691b      	ldr	r3, [r3, #16]
 80037ca:	2b0f      	cmp	r3, #15
 80037cc:	d003      	beq.n	80037d6 <HAL_GPIO_Init+0x33e>
 80037ce:	21e0      	movs	r1, #224	; 0xe0
 80037d0:	4838      	ldr	r0, [pc, #224]	; (80038b4 <HAL_GPIO_Init+0x41c>)
 80037d2:	f7fe fd08 	bl	80021e6 <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80037d6:	69fb      	ldr	r3, [r7, #28]
 80037d8:	08da      	lsrs	r2, r3, #3
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	3208      	adds	r2, #8
 80037de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80037e4:	69fb      	ldr	r3, [r7, #28]
 80037e6:	f003 0307 	and.w	r3, r3, #7
 80037ea:	009b      	lsls	r3, r3, #2
 80037ec:	220f      	movs	r2, #15
 80037ee:	fa02 f303 	lsl.w	r3, r2, r3
 80037f2:	43db      	mvns	r3, r3
 80037f4:	69ba      	ldr	r2, [r7, #24]
 80037f6:	4013      	ands	r3, r2
 80037f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	691a      	ldr	r2, [r3, #16]
 80037fe:	69fb      	ldr	r3, [r7, #28]
 8003800:	f003 0307 	and.w	r3, r3, #7
 8003804:	009b      	lsls	r3, r3, #2
 8003806:	fa02 f303 	lsl.w	r3, r2, r3
 800380a:	69ba      	ldr	r2, [r7, #24]
 800380c:	4313      	orrs	r3, r2
 800380e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003810:	69fb      	ldr	r3, [r7, #28]
 8003812:	08da      	lsrs	r2, r3, #3
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	3208      	adds	r2, #8
 8003818:	69b9      	ldr	r1, [r7, #24]
 800381a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003824:	69fb      	ldr	r3, [r7, #28]
 8003826:	005b      	lsls	r3, r3, #1
 8003828:	2203      	movs	r2, #3
 800382a:	fa02 f303 	lsl.w	r3, r2, r3
 800382e:	43db      	mvns	r3, r3
 8003830:	69ba      	ldr	r2, [r7, #24]
 8003832:	4013      	ands	r3, r2
 8003834:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	f003 0203 	and.w	r2, r3, #3
 800383e:	69fb      	ldr	r3, [r7, #28]
 8003840:	005b      	lsls	r3, r3, #1
 8003842:	fa02 f303 	lsl.w	r3, r2, r3
 8003846:	69ba      	ldr	r2, [r7, #24]
 8003848:	4313      	orrs	r3, r2
 800384a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	69ba      	ldr	r2, [r7, #24]
 8003850:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800385a:	2b00      	cmp	r3, #0
 800385c:	f000 80ae 	beq.w	80039bc <HAL_GPIO_Init+0x524>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003860:	2300      	movs	r3, #0
 8003862:	60fb      	str	r3, [r7, #12]
 8003864:	4b14      	ldr	r3, [pc, #80]	; (80038b8 <HAL_GPIO_Init+0x420>)
 8003866:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003868:	4a13      	ldr	r2, [pc, #76]	; (80038b8 <HAL_GPIO_Init+0x420>)
 800386a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800386e:	6453      	str	r3, [r2, #68]	; 0x44
 8003870:	4b11      	ldr	r3, [pc, #68]	; (80038b8 <HAL_GPIO_Init+0x420>)
 8003872:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003874:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003878:	60fb      	str	r3, [r7, #12]
 800387a:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800387c:	4a0f      	ldr	r2, [pc, #60]	; (80038bc <HAL_GPIO_Init+0x424>)
 800387e:	69fb      	ldr	r3, [r7, #28]
 8003880:	089b      	lsrs	r3, r3, #2
 8003882:	3302      	adds	r3, #2
 8003884:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003888:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800388a:	69fb      	ldr	r3, [r7, #28]
 800388c:	f003 0303 	and.w	r3, r3, #3
 8003890:	009b      	lsls	r3, r3, #2
 8003892:	220f      	movs	r2, #15
 8003894:	fa02 f303 	lsl.w	r3, r2, r3
 8003898:	43db      	mvns	r3, r3
 800389a:	69ba      	ldr	r2, [r7, #24]
 800389c:	4013      	ands	r3, r2
 800389e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	4a07      	ldr	r2, [pc, #28]	; (80038c0 <HAL_GPIO_Init+0x428>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d025      	beq.n	80038f4 <HAL_GPIO_Init+0x45c>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	4a06      	ldr	r2, [pc, #24]	; (80038c4 <HAL_GPIO_Init+0x42c>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d01f      	beq.n	80038f0 <HAL_GPIO_Init+0x458>
 80038b0:	e00a      	b.n	80038c8 <HAL_GPIO_Init+0x430>
 80038b2:	bf00      	nop
 80038b4:	0800faa0 	.word	0x0800faa0
 80038b8:	40023800 	.word	0x40023800
 80038bc:	40013800 	.word	0x40013800
 80038c0:	40020000 	.word	0x40020000
 80038c4:	40020400 	.word	0x40020400
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	4a42      	ldr	r2, [pc, #264]	; (80039d4 <HAL_GPIO_Init+0x53c>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d00d      	beq.n	80038ec <HAL_GPIO_Init+0x454>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	4a41      	ldr	r2, [pc, #260]	; (80039d8 <HAL_GPIO_Init+0x540>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d007      	beq.n	80038e8 <HAL_GPIO_Init+0x450>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	4a40      	ldr	r2, [pc, #256]	; (80039dc <HAL_GPIO_Init+0x544>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d101      	bne.n	80038e4 <HAL_GPIO_Init+0x44c>
 80038e0:	2304      	movs	r3, #4
 80038e2:	e008      	b.n	80038f6 <HAL_GPIO_Init+0x45e>
 80038e4:	2307      	movs	r3, #7
 80038e6:	e006      	b.n	80038f6 <HAL_GPIO_Init+0x45e>
 80038e8:	2303      	movs	r3, #3
 80038ea:	e004      	b.n	80038f6 <HAL_GPIO_Init+0x45e>
 80038ec:	2302      	movs	r3, #2
 80038ee:	e002      	b.n	80038f6 <HAL_GPIO_Init+0x45e>
 80038f0:	2301      	movs	r3, #1
 80038f2:	e000      	b.n	80038f6 <HAL_GPIO_Init+0x45e>
 80038f4:	2300      	movs	r3, #0
 80038f6:	69fa      	ldr	r2, [r7, #28]
 80038f8:	f002 0203 	and.w	r2, r2, #3
 80038fc:	0092      	lsls	r2, r2, #2
 80038fe:	4093      	lsls	r3, r2
 8003900:	69ba      	ldr	r2, [r7, #24]
 8003902:	4313      	orrs	r3, r2
 8003904:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003906:	4936      	ldr	r1, [pc, #216]	; (80039e0 <HAL_GPIO_Init+0x548>)
 8003908:	69fb      	ldr	r3, [r7, #28]
 800390a:	089b      	lsrs	r3, r3, #2
 800390c:	3302      	adds	r3, #2
 800390e:	69ba      	ldr	r2, [r7, #24]
 8003910:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003914:	4b33      	ldr	r3, [pc, #204]	; (80039e4 <HAL_GPIO_Init+0x54c>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	43db      	mvns	r3, r3
 800391e:	69ba      	ldr	r2, [r7, #24]
 8003920:	4013      	ands	r3, r2
 8003922:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800392c:	2b00      	cmp	r3, #0
 800392e:	d003      	beq.n	8003938 <HAL_GPIO_Init+0x4a0>
        {
          temp |= iocurrent;
 8003930:	69ba      	ldr	r2, [r7, #24]
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	4313      	orrs	r3, r2
 8003936:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003938:	4a2a      	ldr	r2, [pc, #168]	; (80039e4 <HAL_GPIO_Init+0x54c>)
 800393a:	69bb      	ldr	r3, [r7, #24]
 800393c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800393e:	4b29      	ldr	r3, [pc, #164]	; (80039e4 <HAL_GPIO_Init+0x54c>)
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	43db      	mvns	r3, r3
 8003948:	69ba      	ldr	r2, [r7, #24]
 800394a:	4013      	ands	r3, r2
 800394c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003956:	2b00      	cmp	r3, #0
 8003958:	d003      	beq.n	8003962 <HAL_GPIO_Init+0x4ca>
        {
          temp |= iocurrent;
 800395a:	69ba      	ldr	r2, [r7, #24]
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	4313      	orrs	r3, r2
 8003960:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003962:	4a20      	ldr	r2, [pc, #128]	; (80039e4 <HAL_GPIO_Init+0x54c>)
 8003964:	69bb      	ldr	r3, [r7, #24]
 8003966:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003968:	4b1e      	ldr	r3, [pc, #120]	; (80039e4 <HAL_GPIO_Init+0x54c>)
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	43db      	mvns	r3, r3
 8003972:	69ba      	ldr	r2, [r7, #24]
 8003974:	4013      	ands	r3, r2
 8003976:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003980:	2b00      	cmp	r3, #0
 8003982:	d003      	beq.n	800398c <HAL_GPIO_Init+0x4f4>
        {
          temp |= iocurrent;
 8003984:	69ba      	ldr	r2, [r7, #24]
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	4313      	orrs	r3, r2
 800398a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800398c:	4a15      	ldr	r2, [pc, #84]	; (80039e4 <HAL_GPIO_Init+0x54c>)
 800398e:	69bb      	ldr	r3, [r7, #24]
 8003990:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003992:	4b14      	ldr	r3, [pc, #80]	; (80039e4 <HAL_GPIO_Init+0x54c>)
 8003994:	68db      	ldr	r3, [r3, #12]
 8003996:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	43db      	mvns	r3, r3
 800399c:	69ba      	ldr	r2, [r7, #24]
 800399e:	4013      	ands	r3, r2
 80039a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d003      	beq.n	80039b6 <HAL_GPIO_Init+0x51e>
        {
          temp |= iocurrent;
 80039ae:	69ba      	ldr	r2, [r7, #24]
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80039b6:	4a0b      	ldr	r2, [pc, #44]	; (80039e4 <HAL_GPIO_Init+0x54c>)
 80039b8:	69bb      	ldr	r3, [r7, #24]
 80039ba:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039bc:	69fb      	ldr	r3, [r7, #28]
 80039be:	3301      	adds	r3, #1
 80039c0:	61fb      	str	r3, [r7, #28]
 80039c2:	69fb      	ldr	r3, [r7, #28]
 80039c4:	2b0f      	cmp	r3, #15
 80039c6:	f67f ae05 	bls.w	80035d4 <HAL_GPIO_Init+0x13c>
      }
    }
  }
}
 80039ca:	bf00      	nop
 80039cc:	3720      	adds	r7, #32
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}
 80039d2:	bf00      	nop
 80039d4:	40020800 	.word	0x40020800
 80039d8:	40020c00 	.word	0x40020c00
 80039dc:	40021000 	.word	0x40021000
 80039e0:	40013800 	.word	0x40013800
 80039e4:	40013c00 	.word	0x40013c00

080039e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b082      	sub	sp, #8
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
 80039f0:	460b      	mov	r3, r1
 80039f2:	807b      	strh	r3, [r7, #2]
 80039f4:	4613      	mov	r3, r2
 80039f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80039f8:	887b      	ldrh	r3, [r7, #2]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d004      	beq.n	8003a08 <HAL_GPIO_WritePin+0x20>
 80039fe:	887b      	ldrh	r3, [r7, #2]
 8003a00:	0c1b      	lsrs	r3, r3, #16
 8003a02:	041b      	lsls	r3, r3, #16
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d004      	beq.n	8003a12 <HAL_GPIO_WritePin+0x2a>
 8003a08:	f240 119f 	movw	r1, #415	; 0x19f
 8003a0c:	480e      	ldr	r0, [pc, #56]	; (8003a48 <HAL_GPIO_WritePin+0x60>)
 8003a0e:	f7fe fbea 	bl	80021e6 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8003a12:	787b      	ldrb	r3, [r7, #1]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d007      	beq.n	8003a28 <HAL_GPIO_WritePin+0x40>
 8003a18:	787b      	ldrb	r3, [r7, #1]
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d004      	beq.n	8003a28 <HAL_GPIO_WritePin+0x40>
 8003a1e:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 8003a22:	4809      	ldr	r0, [pc, #36]	; (8003a48 <HAL_GPIO_WritePin+0x60>)
 8003a24:	f7fe fbdf 	bl	80021e6 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8003a28:	787b      	ldrb	r3, [r7, #1]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d003      	beq.n	8003a36 <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a2e:	887a      	ldrh	r2, [r7, #2]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003a34:	e003      	b.n	8003a3e <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003a36:	887b      	ldrh	r3, [r7, #2]
 8003a38:	041a      	lsls	r2, r3, #16
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	619a      	str	r2, [r3, #24]
}
 8003a3e:	bf00      	nop
 8003a40:	3708      	adds	r7, #8
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}
 8003a46:	bf00      	nop
 8003a48:	0800faa0 	.word	0x0800faa0

08003a4c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b084      	sub	sp, #16
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d101      	bne.n	8003a5e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e1b1      	b.n	8003dc2 <HAL_I2C_Init+0x376>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4aa2      	ldr	r2, [pc, #648]	; (8003cec <HAL_I2C_Init+0x2a0>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d00e      	beq.n	8003a86 <HAL_I2C_Init+0x3a>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4aa0      	ldr	r2, [pc, #640]	; (8003cf0 <HAL_I2C_Init+0x2a4>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d009      	beq.n	8003a86 <HAL_I2C_Init+0x3a>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a9f      	ldr	r2, [pc, #636]	; (8003cf4 <HAL_I2C_Init+0x2a8>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d004      	beq.n	8003a86 <HAL_I2C_Init+0x3a>
 8003a7c:	f240 11bf 	movw	r1, #447	; 0x1bf
 8003a80:	489d      	ldr	r0, [pc, #628]	; (8003cf8 <HAL_I2C_Init+0x2ac>)
 8003a82:	f7fe fbb0 	bl	80021e6 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d004      	beq.n	8003a98 <HAL_I2C_Init+0x4c>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	4a9a      	ldr	r2, [pc, #616]	; (8003cfc <HAL_I2C_Init+0x2b0>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d904      	bls.n	8003aa2 <HAL_I2C_Init+0x56>
 8003a98:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8003a9c:	4896      	ldr	r0, [pc, #600]	; (8003cf8 <HAL_I2C_Init+0x2ac>)
 8003a9e:	f7fe fba2 	bl	80021e6 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d009      	beq.n	8003abe <HAL_I2C_Init+0x72>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	689b      	ldr	r3, [r3, #8]
 8003aae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003ab2:	d004      	beq.n	8003abe <HAL_I2C_Init+0x72>
 8003ab4:	f240 11c1 	movw	r1, #449	; 0x1c1
 8003ab8:	488f      	ldr	r0, [pc, #572]	; (8003cf8 <HAL_I2C_Init+0x2ac>)
 8003aba:	f7fe fb94 	bl	80021e6 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	68db      	ldr	r3, [r3, #12]
 8003ac2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003ac6:	f023 0303 	bic.w	r3, r3, #3
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d004      	beq.n	8003ad8 <HAL_I2C_Init+0x8c>
 8003ace:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 8003ad2:	4889      	ldr	r0, [pc, #548]	; (8003cf8 <HAL_I2C_Init+0x2ac>)
 8003ad4:	f7fe fb87 	bl	80021e6 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	691b      	ldr	r3, [r3, #16]
 8003adc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003ae0:	d009      	beq.n	8003af6 <HAL_I2C_Init+0xaa>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	691b      	ldr	r3, [r3, #16]
 8003ae6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003aea:	d004      	beq.n	8003af6 <HAL_I2C_Init+0xaa>
 8003aec:	f240 11c3 	movw	r1, #451	; 0x1c3
 8003af0:	4881      	ldr	r0, [pc, #516]	; (8003cf8 <HAL_I2C_Init+0x2ac>)
 8003af2:	f7fe fb78 	bl	80021e6 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	695b      	ldr	r3, [r3, #20]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d008      	beq.n	8003b10 <HAL_I2C_Init+0xc4>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	695b      	ldr	r3, [r3, #20]
 8003b02:	2b01      	cmp	r3, #1
 8003b04:	d004      	beq.n	8003b10 <HAL_I2C_Init+0xc4>
 8003b06:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 8003b0a:	487b      	ldr	r0, [pc, #492]	; (8003cf8 <HAL_I2C_Init+0x2ac>)
 8003b0c:	f7fe fb6b 	bl	80021e6 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	699b      	ldr	r3, [r3, #24]
 8003b14:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d004      	beq.n	8003b26 <HAL_I2C_Init+0xda>
 8003b1c:	f240 11c5 	movw	r1, #453	; 0x1c5
 8003b20:	4875      	ldr	r0, [pc, #468]	; (8003cf8 <HAL_I2C_Init+0x2ac>)
 8003b22:	f7fe fb60 	bl	80021e6 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	69db      	ldr	r3, [r3, #28]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d008      	beq.n	8003b40 <HAL_I2C_Init+0xf4>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	69db      	ldr	r3, [r3, #28]
 8003b32:	2b40      	cmp	r3, #64	; 0x40
 8003b34:	d004      	beq.n	8003b40 <HAL_I2C_Init+0xf4>
 8003b36:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 8003b3a:	486f      	ldr	r0, [pc, #444]	; (8003cf8 <HAL_I2C_Init+0x2ac>)
 8003b3c:	f7fe fb53 	bl	80021e6 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6a1b      	ldr	r3, [r3, #32]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d008      	beq.n	8003b5a <HAL_I2C_Init+0x10e>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6a1b      	ldr	r3, [r3, #32]
 8003b4c:	2b80      	cmp	r3, #128	; 0x80
 8003b4e:	d004      	beq.n	8003b5a <HAL_I2C_Init+0x10e>
 8003b50:	f240 11c7 	movw	r1, #455	; 0x1c7
 8003b54:	4868      	ldr	r0, [pc, #416]	; (8003cf8 <HAL_I2C_Init+0x2ac>)
 8003b56:	f7fe fb46 	bl	80021e6 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d106      	bne.n	8003b74 <HAL_I2C_Init+0x128>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003b6e:	6878      	ldr	r0, [r7, #4]
 8003b70:	f7fd fcfe 	bl	8001570 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2224      	movs	r2, #36	; 0x24
 8003b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	681a      	ldr	r2, [r3, #0]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f022 0201 	bic.w	r2, r2, #1
 8003b8a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b9a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003baa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003bac:	f003 fdea 	bl	8007784 <HAL_RCC_GetPCLK1Freq>
 8003bb0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	4a52      	ldr	r2, [pc, #328]	; (8003d00 <HAL_I2C_Init+0x2b4>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d807      	bhi.n	8003bcc <HAL_I2C_Init+0x180>
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	4a51      	ldr	r2, [pc, #324]	; (8003d04 <HAL_I2C_Init+0x2b8>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	bf94      	ite	ls
 8003bc4:	2301      	movls	r3, #1
 8003bc6:	2300      	movhi	r3, #0
 8003bc8:	b2db      	uxtb	r3, r3
 8003bca:	e006      	b.n	8003bda <HAL_I2C_Init+0x18e>
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	4a4e      	ldr	r2, [pc, #312]	; (8003d08 <HAL_I2C_Init+0x2bc>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	bf94      	ite	ls
 8003bd4:	2301      	movls	r3, #1
 8003bd6:	2300      	movhi	r3, #0
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d001      	beq.n	8003be2 <HAL_I2C_Init+0x196>
  {
    return HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	e0ef      	b.n	8003dc2 <HAL_I2C_Init+0x376>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	4a49      	ldr	r2, [pc, #292]	; (8003d0c <HAL_I2C_Init+0x2c0>)
 8003be6:	fba2 2303 	umull	r2, r3, r2, r3
 8003bea:	0c9b      	lsrs	r3, r3, #18
 8003bec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	68ba      	ldr	r2, [r7, #8]
 8003bfe:	430a      	orrs	r2, r1
 8003c00:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	6a1b      	ldr	r3, [r3, #32]
 8003c08:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	4a3b      	ldr	r2, [pc, #236]	; (8003d00 <HAL_I2C_Init+0x2b4>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d802      	bhi.n	8003c1c <HAL_I2C_Init+0x1d0>
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	3301      	adds	r3, #1
 8003c1a:	e009      	b.n	8003c30 <HAL_I2C_Init+0x1e4>
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003c22:	fb02 f303 	mul.w	r3, r2, r3
 8003c26:	4a3a      	ldr	r2, [pc, #232]	; (8003d10 <HAL_I2C_Init+0x2c4>)
 8003c28:	fba2 2303 	umull	r2, r3, r2, r3
 8003c2c:	099b      	lsrs	r3, r3, #6
 8003c2e:	3301      	adds	r3, #1
 8003c30:	687a      	ldr	r2, [r7, #4]
 8003c32:	6812      	ldr	r2, [r2, #0]
 8003c34:	430b      	orrs	r3, r1
 8003c36:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	69db      	ldr	r3, [r3, #28]
 8003c3e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003c42:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	492d      	ldr	r1, [pc, #180]	; (8003d00 <HAL_I2C_Init+0x2b4>)
 8003c4c:	428b      	cmp	r3, r1
 8003c4e:	d80d      	bhi.n	8003c6c <HAL_I2C_Init+0x220>
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	1e59      	subs	r1, r3, #1
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	005b      	lsls	r3, r3, #1
 8003c5a:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c5e:	3301      	adds	r3, #1
 8003c60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c64:	2b04      	cmp	r3, #4
 8003c66:	bf38      	it	cc
 8003c68:	2304      	movcc	r3, #4
 8003c6a:	e063      	b.n	8003d34 <HAL_I2C_Init+0x2e8>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	689b      	ldr	r3, [r3, #8]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d111      	bne.n	8003c98 <HAL_I2C_Init+0x24c>
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	1e58      	subs	r0, r3, #1
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6859      	ldr	r1, [r3, #4]
 8003c7c:	460b      	mov	r3, r1
 8003c7e:	005b      	lsls	r3, r3, #1
 8003c80:	440b      	add	r3, r1
 8003c82:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c86:	3301      	adds	r3, #1
 8003c88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	bf0c      	ite	eq
 8003c90:	2301      	moveq	r3, #1
 8003c92:	2300      	movne	r3, #0
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	e012      	b.n	8003cbe <HAL_I2C_Init+0x272>
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	1e58      	subs	r0, r3, #1
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6859      	ldr	r1, [r3, #4]
 8003ca0:	460b      	mov	r3, r1
 8003ca2:	009b      	lsls	r3, r3, #2
 8003ca4:	440b      	add	r3, r1
 8003ca6:	0099      	lsls	r1, r3, #2
 8003ca8:	440b      	add	r3, r1
 8003caa:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cae:	3301      	adds	r3, #1
 8003cb0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	bf0c      	ite	eq
 8003cb8:	2301      	moveq	r3, #1
 8003cba:	2300      	movne	r3, #0
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d001      	beq.n	8003cc6 <HAL_I2C_Init+0x27a>
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e036      	b.n	8003d34 <HAL_I2C_Init+0x2e8>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	689b      	ldr	r3, [r3, #8]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d122      	bne.n	8003d14 <HAL_I2C_Init+0x2c8>
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	1e58      	subs	r0, r3, #1
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6859      	ldr	r1, [r3, #4]
 8003cd6:	460b      	mov	r3, r1
 8003cd8:	005b      	lsls	r3, r3, #1
 8003cda:	440b      	add	r3, r1
 8003cdc:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ce0:	3301      	adds	r3, #1
 8003ce2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ce6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003cea:	e023      	b.n	8003d34 <HAL_I2C_Init+0x2e8>
 8003cec:	40005400 	.word	0x40005400
 8003cf0:	40005800 	.word	0x40005800
 8003cf4:	40005c00 	.word	0x40005c00
 8003cf8:	0800fadc 	.word	0x0800fadc
 8003cfc:	00061a80 	.word	0x00061a80
 8003d00:	000186a0 	.word	0x000186a0
 8003d04:	001e847f 	.word	0x001e847f
 8003d08:	003d08ff 	.word	0x003d08ff
 8003d0c:	431bde83 	.word	0x431bde83
 8003d10:	10624dd3 	.word	0x10624dd3
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	1e58      	subs	r0, r3, #1
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6859      	ldr	r1, [r3, #4]
 8003d1c:	460b      	mov	r3, r1
 8003d1e:	009b      	lsls	r3, r3, #2
 8003d20:	440b      	add	r3, r1
 8003d22:	0099      	lsls	r1, r3, #2
 8003d24:	440b      	add	r3, r1
 8003d26:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d2a:	3301      	adds	r3, #1
 8003d2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d30:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003d34:	6879      	ldr	r1, [r7, #4]
 8003d36:	6809      	ldr	r1, [r1, #0]
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	69da      	ldr	r2, [r3, #28]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6a1b      	ldr	r3, [r3, #32]
 8003d4e:	431a      	orrs	r2, r3
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	430a      	orrs	r2, r1
 8003d56:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	689b      	ldr	r3, [r3, #8]
 8003d5e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003d62:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003d66:	687a      	ldr	r2, [r7, #4]
 8003d68:	6911      	ldr	r1, [r2, #16]
 8003d6a:	687a      	ldr	r2, [r7, #4]
 8003d6c:	68d2      	ldr	r2, [r2, #12]
 8003d6e:	4311      	orrs	r1, r2
 8003d70:	687a      	ldr	r2, [r7, #4]
 8003d72:	6812      	ldr	r2, [r2, #0]
 8003d74:	430b      	orrs	r3, r1
 8003d76:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	68db      	ldr	r3, [r3, #12]
 8003d7e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	695a      	ldr	r2, [r3, #20]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	699b      	ldr	r3, [r3, #24]
 8003d8a:	431a      	orrs	r2, r3
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	430a      	orrs	r2, r1
 8003d92:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	681a      	ldr	r2, [r3, #0]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f042 0201 	orr.w	r2, r2, #1
 8003da2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2200      	movs	r2, #0
 8003da8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2220      	movs	r2, #32
 8003dae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2200      	movs	r2, #0
 8003db6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003dc0:	2300      	movs	r3, #0
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	3710      	adds	r7, #16
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}
 8003dca:	bf00      	nop

08003dcc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b088      	sub	sp, #32
 8003dd0:	af02      	add	r7, sp, #8
 8003dd2:	60f8      	str	r0, [r7, #12]
 8003dd4:	607a      	str	r2, [r7, #4]
 8003dd6:	461a      	mov	r2, r3
 8003dd8:	460b      	mov	r3, r1
 8003dda:	817b      	strh	r3, [r7, #10]
 8003ddc:	4613      	mov	r3, r2
 8003dde:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003de0:	f7fe fcd8 	bl	8002794 <HAL_GetTick>
 8003de4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dec:	b2db      	uxtb	r3, r3
 8003dee:	2b20      	cmp	r3, #32
 8003df0:	f040 80e0 	bne.w	8003fb4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003df4:	697b      	ldr	r3, [r7, #20]
 8003df6:	9300      	str	r3, [sp, #0]
 8003df8:	2319      	movs	r3, #25
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	4970      	ldr	r1, [pc, #448]	; (8003fc0 <HAL_I2C_Master_Transmit+0x1f4>)
 8003dfe:	68f8      	ldr	r0, [r7, #12]
 8003e00:	f000 fc58 	bl	80046b4 <I2C_WaitOnFlagUntilTimeout>
 8003e04:	4603      	mov	r3, r0
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d001      	beq.n	8003e0e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003e0a:	2302      	movs	r3, #2
 8003e0c:	e0d3      	b.n	8003fb6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d101      	bne.n	8003e1c <HAL_I2C_Master_Transmit+0x50>
 8003e18:	2302      	movs	r3, #2
 8003e1a:	e0cc      	b.n	8003fb6 <HAL_I2C_Master_Transmit+0x1ea>
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2201      	movs	r2, #1
 8003e20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 0301 	and.w	r3, r3, #1
 8003e2e:	2b01      	cmp	r3, #1
 8003e30:	d007      	beq.n	8003e42 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f042 0201 	orr.w	r2, r2, #1
 8003e40:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e50:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2221      	movs	r2, #33	; 0x21
 8003e56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2210      	movs	r2, #16
 8003e5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2200      	movs	r2, #0
 8003e66:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	687a      	ldr	r2, [r7, #4]
 8003e6c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	893a      	ldrh	r2, [r7, #8]
 8003e72:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e78:	b29a      	uxth	r2, r3
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	4a50      	ldr	r2, [pc, #320]	; (8003fc4 <HAL_I2C_Master_Transmit+0x1f8>)
 8003e82:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003e84:	8979      	ldrh	r1, [r7, #10]
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	6a3a      	ldr	r2, [r7, #32]
 8003e8a:	68f8      	ldr	r0, [r7, #12]
 8003e8c:	f000 fac2 	bl	8004414 <I2C_MasterRequestWrite>
 8003e90:	4603      	mov	r3, r0
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d001      	beq.n	8003e9a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e08d      	b.n	8003fb6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	613b      	str	r3, [r7, #16]
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	695b      	ldr	r3, [r3, #20]
 8003ea4:	613b      	str	r3, [r7, #16]
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	699b      	ldr	r3, [r3, #24]
 8003eac:	613b      	str	r3, [r7, #16]
 8003eae:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003eb0:	e066      	b.n	8003f80 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003eb2:	697a      	ldr	r2, [r7, #20]
 8003eb4:	6a39      	ldr	r1, [r7, #32]
 8003eb6:	68f8      	ldr	r0, [r7, #12]
 8003eb8:	f000 fcd2 	bl	8004860 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d00d      	beq.n	8003ede <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec6:	2b04      	cmp	r3, #4
 8003ec8:	d107      	bne.n	8003eda <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ed8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003eda:	2301      	movs	r3, #1
 8003edc:	e06b      	b.n	8003fb6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee2:	781a      	ldrb	r2, [r3, #0]
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eee:	1c5a      	adds	r2, r3, #1
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ef8:	b29b      	uxth	r3, r3
 8003efa:	3b01      	subs	r3, #1
 8003efc:	b29a      	uxth	r2, r3
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f06:	3b01      	subs	r3, #1
 8003f08:	b29a      	uxth	r2, r3
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	695b      	ldr	r3, [r3, #20]
 8003f14:	f003 0304 	and.w	r3, r3, #4
 8003f18:	2b04      	cmp	r3, #4
 8003f1a:	d11b      	bne.n	8003f54 <HAL_I2C_Master_Transmit+0x188>
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d017      	beq.n	8003f54 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f28:	781a      	ldrb	r2, [r3, #0]
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f34:	1c5a      	adds	r2, r3, #1
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	3b01      	subs	r3, #1
 8003f42:	b29a      	uxth	r2, r3
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f4c:	3b01      	subs	r3, #1
 8003f4e:	b29a      	uxth	r2, r3
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f54:	697a      	ldr	r2, [r7, #20]
 8003f56:	6a39      	ldr	r1, [r7, #32]
 8003f58:	68f8      	ldr	r0, [r7, #12]
 8003f5a:	f000 fcc2 	bl	80048e2 <I2C_WaitOnBTFFlagUntilTimeout>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d00d      	beq.n	8003f80 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f68:	2b04      	cmp	r3, #4
 8003f6a:	d107      	bne.n	8003f7c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f7a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e01a      	b.n	8003fb6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d194      	bne.n	8003eb2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	2220      	movs	r2, #32
 8003f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2200      	movs	r2, #0
 8003fac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	e000      	b.n	8003fb6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003fb4:	2302      	movs	r3, #2
  }
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	3718      	adds	r7, #24
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bd80      	pop	{r7, pc}
 8003fbe:	bf00      	nop
 8003fc0:	00100002 	.word	0x00100002
 8003fc4:	ffff0000 	.word	0xffff0000

08003fc8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b08c      	sub	sp, #48	; 0x30
 8003fcc:	af02      	add	r7, sp, #8
 8003fce:	60f8      	str	r0, [r7, #12]
 8003fd0:	607a      	str	r2, [r7, #4]
 8003fd2:	461a      	mov	r2, r3
 8003fd4:	460b      	mov	r3, r1
 8003fd6:	817b      	strh	r3, [r7, #10]
 8003fd8:	4613      	mov	r3, r2
 8003fda:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003fdc:	f7fe fbda 	bl	8002794 <HAL_GetTick>
 8003fe0:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	2b20      	cmp	r3, #32
 8003fec:	f040 820b 	bne.w	8004406 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ff2:	9300      	str	r3, [sp, #0]
 8003ff4:	2319      	movs	r3, #25
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	497c      	ldr	r1, [pc, #496]	; (80041ec <HAL_I2C_Master_Receive+0x224>)
 8003ffa:	68f8      	ldr	r0, [r7, #12]
 8003ffc:	f000 fb5a 	bl	80046b4 <I2C_WaitOnFlagUntilTimeout>
 8004000:	4603      	mov	r3, r0
 8004002:	2b00      	cmp	r3, #0
 8004004:	d001      	beq.n	800400a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004006:	2302      	movs	r3, #2
 8004008:	e1fe      	b.n	8004408 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004010:	2b01      	cmp	r3, #1
 8004012:	d101      	bne.n	8004018 <HAL_I2C_Master_Receive+0x50>
 8004014:	2302      	movs	r3, #2
 8004016:	e1f7      	b.n	8004408 <HAL_I2C_Master_Receive+0x440>
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	2201      	movs	r2, #1
 800401c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f003 0301 	and.w	r3, r3, #1
 800402a:	2b01      	cmp	r3, #1
 800402c:	d007      	beq.n	800403e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f042 0201 	orr.w	r2, r2, #1
 800403c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	681a      	ldr	r2, [r3, #0]
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800404c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2222      	movs	r2, #34	; 0x22
 8004052:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	2210      	movs	r2, #16
 800405a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	2200      	movs	r2, #0
 8004062:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	687a      	ldr	r2, [r7, #4]
 8004068:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	893a      	ldrh	r2, [r7, #8]
 800406e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004074:	b29a      	uxth	r2, r3
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	4a5c      	ldr	r2, [pc, #368]	; (80041f0 <HAL_I2C_Master_Receive+0x228>)
 800407e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004080:	8979      	ldrh	r1, [r7, #10]
 8004082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004084:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004086:	68f8      	ldr	r0, [r7, #12]
 8004088:	f000 fa46 	bl	8004518 <I2C_MasterRequestRead>
 800408c:	4603      	mov	r3, r0
 800408e:	2b00      	cmp	r3, #0
 8004090:	d001      	beq.n	8004096 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	e1b8      	b.n	8004408 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800409a:	2b00      	cmp	r3, #0
 800409c:	d113      	bne.n	80040c6 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800409e:	2300      	movs	r3, #0
 80040a0:	623b      	str	r3, [r7, #32]
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	695b      	ldr	r3, [r3, #20]
 80040a8:	623b      	str	r3, [r7, #32]
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	699b      	ldr	r3, [r3, #24]
 80040b0:	623b      	str	r3, [r7, #32]
 80040b2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040c2:	601a      	str	r2, [r3, #0]
 80040c4:	e18c      	b.n	80043e0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040ca:	2b01      	cmp	r3, #1
 80040cc:	d11b      	bne.n	8004106 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040dc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040de:	2300      	movs	r3, #0
 80040e0:	61fb      	str	r3, [r7, #28]
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	695b      	ldr	r3, [r3, #20]
 80040e8:	61fb      	str	r3, [r7, #28]
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	699b      	ldr	r3, [r3, #24]
 80040f0:	61fb      	str	r3, [r7, #28]
 80040f2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	681a      	ldr	r2, [r3, #0]
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004102:	601a      	str	r2, [r3, #0]
 8004104:	e16c      	b.n	80043e0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800410a:	2b02      	cmp	r3, #2
 800410c:	d11b      	bne.n	8004146 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	681a      	ldr	r2, [r3, #0]
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800411c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800412c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800412e:	2300      	movs	r3, #0
 8004130:	61bb      	str	r3, [r7, #24]
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	695b      	ldr	r3, [r3, #20]
 8004138:	61bb      	str	r3, [r7, #24]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	699b      	ldr	r3, [r3, #24]
 8004140:	61bb      	str	r3, [r7, #24]
 8004142:	69bb      	ldr	r3, [r7, #24]
 8004144:	e14c      	b.n	80043e0 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681a      	ldr	r2, [r3, #0]
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004154:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004156:	2300      	movs	r3, #0
 8004158:	617b      	str	r3, [r7, #20]
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	695b      	ldr	r3, [r3, #20]
 8004160:	617b      	str	r3, [r7, #20]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	699b      	ldr	r3, [r3, #24]
 8004168:	617b      	str	r3, [r7, #20]
 800416a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800416c:	e138      	b.n	80043e0 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004172:	2b03      	cmp	r3, #3
 8004174:	f200 80f1 	bhi.w	800435a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800417c:	2b01      	cmp	r3, #1
 800417e:	d123      	bne.n	80041c8 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004180:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004182:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004184:	68f8      	ldr	r0, [r7, #12]
 8004186:	f000 fbed 	bl	8004964 <I2C_WaitOnRXNEFlagUntilTimeout>
 800418a:	4603      	mov	r3, r0
 800418c:	2b00      	cmp	r3, #0
 800418e:	d001      	beq.n	8004194 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	e139      	b.n	8004408 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	691a      	ldr	r2, [r3, #16]
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800419e:	b2d2      	uxtb	r2, r2
 80041a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a6:	1c5a      	adds	r2, r3, #1
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041b0:	3b01      	subs	r3, #1
 80041b2:	b29a      	uxth	r2, r3
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041bc:	b29b      	uxth	r3, r3
 80041be:	3b01      	subs	r3, #1
 80041c0:	b29a      	uxth	r2, r3
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80041c6:	e10b      	b.n	80043e0 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041cc:	2b02      	cmp	r3, #2
 80041ce:	d14e      	bne.n	800426e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80041d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d2:	9300      	str	r3, [sp, #0]
 80041d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041d6:	2200      	movs	r2, #0
 80041d8:	4906      	ldr	r1, [pc, #24]	; (80041f4 <HAL_I2C_Master_Receive+0x22c>)
 80041da:	68f8      	ldr	r0, [r7, #12]
 80041dc:	f000 fa6a 	bl	80046b4 <I2C_WaitOnFlagUntilTimeout>
 80041e0:	4603      	mov	r3, r0
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d008      	beq.n	80041f8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	e10e      	b.n	8004408 <HAL_I2C_Master_Receive+0x440>
 80041ea:	bf00      	nop
 80041ec:	00100002 	.word	0x00100002
 80041f0:	ffff0000 	.word	0xffff0000
 80041f4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004206:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	691a      	ldr	r2, [r3, #16]
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004212:	b2d2      	uxtb	r2, r2
 8004214:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800421a:	1c5a      	adds	r2, r3, #1
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004224:	3b01      	subs	r3, #1
 8004226:	b29a      	uxth	r2, r3
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004230:	b29b      	uxth	r3, r3
 8004232:	3b01      	subs	r3, #1
 8004234:	b29a      	uxth	r2, r3
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	691a      	ldr	r2, [r3, #16]
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004244:	b2d2      	uxtb	r2, r2
 8004246:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800424c:	1c5a      	adds	r2, r3, #1
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004256:	3b01      	subs	r3, #1
 8004258:	b29a      	uxth	r2, r3
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004262:	b29b      	uxth	r3, r3
 8004264:	3b01      	subs	r3, #1
 8004266:	b29a      	uxth	r2, r3
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800426c:	e0b8      	b.n	80043e0 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800426e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004270:	9300      	str	r3, [sp, #0]
 8004272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004274:	2200      	movs	r2, #0
 8004276:	4966      	ldr	r1, [pc, #408]	; (8004410 <HAL_I2C_Master_Receive+0x448>)
 8004278:	68f8      	ldr	r0, [r7, #12]
 800427a:	f000 fa1b 	bl	80046b4 <I2C_WaitOnFlagUntilTimeout>
 800427e:	4603      	mov	r3, r0
 8004280:	2b00      	cmp	r3, #0
 8004282:	d001      	beq.n	8004288 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004284:	2301      	movs	r3, #1
 8004286:	e0bf      	b.n	8004408 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004296:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	691a      	ldr	r2, [r3, #16]
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a2:	b2d2      	uxtb	r2, r2
 80042a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042aa:	1c5a      	adds	r2, r3, #1
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042b4:	3b01      	subs	r3, #1
 80042b6:	b29a      	uxth	r2, r3
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042c0:	b29b      	uxth	r3, r3
 80042c2:	3b01      	subs	r3, #1
 80042c4:	b29a      	uxth	r2, r3
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80042ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042cc:	9300      	str	r3, [sp, #0]
 80042ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042d0:	2200      	movs	r2, #0
 80042d2:	494f      	ldr	r1, [pc, #316]	; (8004410 <HAL_I2C_Master_Receive+0x448>)
 80042d4:	68f8      	ldr	r0, [r7, #12]
 80042d6:	f000 f9ed 	bl	80046b4 <I2C_WaitOnFlagUntilTimeout>
 80042da:	4603      	mov	r3, r0
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d001      	beq.n	80042e4 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80042e0:	2301      	movs	r3, #1
 80042e2:	e091      	b.n	8004408 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681a      	ldr	r2, [r3, #0]
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	691a      	ldr	r2, [r3, #16]
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042fe:	b2d2      	uxtb	r2, r2
 8004300:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004306:	1c5a      	adds	r2, r3, #1
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004310:	3b01      	subs	r3, #1
 8004312:	b29a      	uxth	r2, r3
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800431c:	b29b      	uxth	r3, r3
 800431e:	3b01      	subs	r3, #1
 8004320:	b29a      	uxth	r2, r3
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	691a      	ldr	r2, [r3, #16]
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004330:	b2d2      	uxtb	r2, r2
 8004332:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004338:	1c5a      	adds	r2, r3, #1
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004342:	3b01      	subs	r3, #1
 8004344:	b29a      	uxth	r2, r3
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800434e:	b29b      	uxth	r3, r3
 8004350:	3b01      	subs	r3, #1
 8004352:	b29a      	uxth	r2, r3
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004358:	e042      	b.n	80043e0 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800435a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800435c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800435e:	68f8      	ldr	r0, [r7, #12]
 8004360:	f000 fb00 	bl	8004964 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004364:	4603      	mov	r3, r0
 8004366:	2b00      	cmp	r3, #0
 8004368:	d001      	beq.n	800436e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	e04c      	b.n	8004408 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	691a      	ldr	r2, [r3, #16]
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004378:	b2d2      	uxtb	r2, r2
 800437a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004380:	1c5a      	adds	r2, r3, #1
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800438a:	3b01      	subs	r3, #1
 800438c:	b29a      	uxth	r2, r3
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004396:	b29b      	uxth	r3, r3
 8004398:	3b01      	subs	r3, #1
 800439a:	b29a      	uxth	r2, r3
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	695b      	ldr	r3, [r3, #20]
 80043a6:	f003 0304 	and.w	r3, r3, #4
 80043aa:	2b04      	cmp	r3, #4
 80043ac:	d118      	bne.n	80043e0 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	691a      	ldr	r2, [r3, #16]
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043b8:	b2d2      	uxtb	r2, r2
 80043ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043c0:	1c5a      	adds	r2, r3, #1
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043ca:	3b01      	subs	r3, #1
 80043cc:	b29a      	uxth	r2, r3
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043d6:	b29b      	uxth	r3, r3
 80043d8:	3b01      	subs	r3, #1
 80043da:	b29a      	uxth	r2, r3
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	f47f aec2 	bne.w	800416e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	2220      	movs	r2, #32
 80043ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	2200      	movs	r2, #0
 80043f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2200      	movs	r2, #0
 80043fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004402:	2300      	movs	r3, #0
 8004404:	e000      	b.n	8004408 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004406:	2302      	movs	r3, #2
  }
}
 8004408:	4618      	mov	r0, r3
 800440a:	3728      	adds	r7, #40	; 0x28
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}
 8004410:	00010004 	.word	0x00010004

08004414 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b088      	sub	sp, #32
 8004418:	af02      	add	r7, sp, #8
 800441a:	60f8      	str	r0, [r7, #12]
 800441c:	607a      	str	r2, [r7, #4]
 800441e:	603b      	str	r3, [r7, #0]
 8004420:	460b      	mov	r3, r1
 8004422:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004428:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	2b08      	cmp	r3, #8
 800442e:	d006      	beq.n	800443e <I2C_MasterRequestWrite+0x2a>
 8004430:	697b      	ldr	r3, [r7, #20]
 8004432:	2b01      	cmp	r3, #1
 8004434:	d003      	beq.n	800443e <I2C_MasterRequestWrite+0x2a>
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800443c:	d108      	bne.n	8004450 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800444c:	601a      	str	r2, [r3, #0]
 800444e:	e00b      	b.n	8004468 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004454:	2b12      	cmp	r3, #18
 8004456:	d107      	bne.n	8004468 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	681a      	ldr	r2, [r3, #0]
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004466:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	9300      	str	r3, [sp, #0]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2200      	movs	r2, #0
 8004470:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004474:	68f8      	ldr	r0, [r7, #12]
 8004476:	f000 f91d 	bl	80046b4 <I2C_WaitOnFlagUntilTimeout>
 800447a:	4603      	mov	r3, r0
 800447c:	2b00      	cmp	r3, #0
 800447e:	d00d      	beq.n	800449c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800448a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800448e:	d103      	bne.n	8004498 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004496:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004498:	2303      	movs	r3, #3
 800449a:	e035      	b.n	8004508 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	691b      	ldr	r3, [r3, #16]
 80044a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80044a4:	d108      	bne.n	80044b8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80044a6:	897b      	ldrh	r3, [r7, #10]
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	461a      	mov	r2, r3
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80044b4:	611a      	str	r2, [r3, #16]
 80044b6:	e01b      	b.n	80044f0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80044b8:	897b      	ldrh	r3, [r7, #10]
 80044ba:	11db      	asrs	r3, r3, #7
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	f003 0306 	and.w	r3, r3, #6
 80044c2:	b2db      	uxtb	r3, r3
 80044c4:	f063 030f 	orn	r3, r3, #15
 80044c8:	b2da      	uxtb	r2, r3
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	687a      	ldr	r2, [r7, #4]
 80044d4:	490e      	ldr	r1, [pc, #56]	; (8004510 <I2C_MasterRequestWrite+0xfc>)
 80044d6:	68f8      	ldr	r0, [r7, #12]
 80044d8:	f000 f943 	bl	8004762 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80044dc:	4603      	mov	r3, r0
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d001      	beq.n	80044e6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	e010      	b.n	8004508 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80044e6:	897b      	ldrh	r3, [r7, #10]
 80044e8:	b2da      	uxtb	r2, r3
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	687a      	ldr	r2, [r7, #4]
 80044f4:	4907      	ldr	r1, [pc, #28]	; (8004514 <I2C_MasterRequestWrite+0x100>)
 80044f6:	68f8      	ldr	r0, [r7, #12]
 80044f8:	f000 f933 	bl	8004762 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80044fc:	4603      	mov	r3, r0
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d001      	beq.n	8004506 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	e000      	b.n	8004508 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004506:	2300      	movs	r3, #0
}
 8004508:	4618      	mov	r0, r3
 800450a:	3718      	adds	r7, #24
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}
 8004510:	00010008 	.word	0x00010008
 8004514:	00010002 	.word	0x00010002

08004518 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b088      	sub	sp, #32
 800451c:	af02      	add	r7, sp, #8
 800451e:	60f8      	str	r0, [r7, #12]
 8004520:	607a      	str	r2, [r7, #4]
 8004522:	603b      	str	r3, [r7, #0]
 8004524:	460b      	mov	r3, r1
 8004526:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800452c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800453c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	2b08      	cmp	r3, #8
 8004542:	d006      	beq.n	8004552 <I2C_MasterRequestRead+0x3a>
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	2b01      	cmp	r3, #1
 8004548:	d003      	beq.n	8004552 <I2C_MasterRequestRead+0x3a>
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004550:	d108      	bne.n	8004564 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	681a      	ldr	r2, [r3, #0]
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004560:	601a      	str	r2, [r3, #0]
 8004562:	e00b      	b.n	800457c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004568:	2b11      	cmp	r3, #17
 800456a:	d107      	bne.n	800457c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800457a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	9300      	str	r3, [sp, #0]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2200      	movs	r2, #0
 8004584:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004588:	68f8      	ldr	r0, [r7, #12]
 800458a:	f000 f893 	bl	80046b4 <I2C_WaitOnFlagUntilTimeout>
 800458e:	4603      	mov	r3, r0
 8004590:	2b00      	cmp	r3, #0
 8004592:	d00d      	beq.n	80045b0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800459e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045a2:	d103      	bne.n	80045ac <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80045aa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80045ac:	2303      	movs	r3, #3
 80045ae:	e079      	b.n	80046a4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	691b      	ldr	r3, [r3, #16]
 80045b4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80045b8:	d108      	bne.n	80045cc <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80045ba:	897b      	ldrh	r3, [r7, #10]
 80045bc:	b2db      	uxtb	r3, r3
 80045be:	f043 0301 	orr.w	r3, r3, #1
 80045c2:	b2da      	uxtb	r2, r3
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	611a      	str	r2, [r3, #16]
 80045ca:	e05f      	b.n	800468c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80045cc:	897b      	ldrh	r3, [r7, #10]
 80045ce:	11db      	asrs	r3, r3, #7
 80045d0:	b2db      	uxtb	r3, r3
 80045d2:	f003 0306 	and.w	r3, r3, #6
 80045d6:	b2db      	uxtb	r3, r3
 80045d8:	f063 030f 	orn	r3, r3, #15
 80045dc:	b2da      	uxtb	r2, r3
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	687a      	ldr	r2, [r7, #4]
 80045e8:	4930      	ldr	r1, [pc, #192]	; (80046ac <I2C_MasterRequestRead+0x194>)
 80045ea:	68f8      	ldr	r0, [r7, #12]
 80045ec:	f000 f8b9 	bl	8004762 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80045f0:	4603      	mov	r3, r0
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d001      	beq.n	80045fa <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80045f6:	2301      	movs	r3, #1
 80045f8:	e054      	b.n	80046a4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80045fa:	897b      	ldrh	r3, [r7, #10]
 80045fc:	b2da      	uxtb	r2, r3
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	687a      	ldr	r2, [r7, #4]
 8004608:	4929      	ldr	r1, [pc, #164]	; (80046b0 <I2C_MasterRequestRead+0x198>)
 800460a:	68f8      	ldr	r0, [r7, #12]
 800460c:	f000 f8a9 	bl	8004762 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004610:	4603      	mov	r3, r0
 8004612:	2b00      	cmp	r3, #0
 8004614:	d001      	beq.n	800461a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8004616:	2301      	movs	r3, #1
 8004618:	e044      	b.n	80046a4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800461a:	2300      	movs	r3, #0
 800461c:	613b      	str	r3, [r7, #16]
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	695b      	ldr	r3, [r3, #20]
 8004624:	613b      	str	r3, [r7, #16]
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	699b      	ldr	r3, [r3, #24]
 800462c:	613b      	str	r3, [r7, #16]
 800462e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	681a      	ldr	r2, [r3, #0]
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800463e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	9300      	str	r3, [sp, #0]
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2200      	movs	r2, #0
 8004648:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800464c:	68f8      	ldr	r0, [r7, #12]
 800464e:	f000 f831 	bl	80046b4 <I2C_WaitOnFlagUntilTimeout>
 8004652:	4603      	mov	r3, r0
 8004654:	2b00      	cmp	r3, #0
 8004656:	d00d      	beq.n	8004674 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004662:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004666:	d103      	bne.n	8004670 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800466e:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8004670:	2303      	movs	r3, #3
 8004672:	e017      	b.n	80046a4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004674:	897b      	ldrh	r3, [r7, #10]
 8004676:	11db      	asrs	r3, r3, #7
 8004678:	b2db      	uxtb	r3, r3
 800467a:	f003 0306 	and.w	r3, r3, #6
 800467e:	b2db      	uxtb	r3, r3
 8004680:	f063 030e 	orn	r3, r3, #14
 8004684:	b2da      	uxtb	r2, r3
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	687a      	ldr	r2, [r7, #4]
 8004690:	4907      	ldr	r1, [pc, #28]	; (80046b0 <I2C_MasterRequestRead+0x198>)
 8004692:	68f8      	ldr	r0, [r7, #12]
 8004694:	f000 f865 	bl	8004762 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004698:	4603      	mov	r3, r0
 800469a:	2b00      	cmp	r3, #0
 800469c:	d001      	beq.n	80046a2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e000      	b.n	80046a4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80046a2:	2300      	movs	r3, #0
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	3718      	adds	r7, #24
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}
 80046ac:	00010008 	.word	0x00010008
 80046b0:	00010002 	.word	0x00010002

080046b4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b084      	sub	sp, #16
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	60f8      	str	r0, [r7, #12]
 80046bc:	60b9      	str	r1, [r7, #8]
 80046be:	603b      	str	r3, [r7, #0]
 80046c0:	4613      	mov	r3, r2
 80046c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80046c4:	e025      	b.n	8004712 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046cc:	d021      	beq.n	8004712 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046ce:	f7fe f861 	bl	8002794 <HAL_GetTick>
 80046d2:	4602      	mov	r2, r0
 80046d4:	69bb      	ldr	r3, [r7, #24]
 80046d6:	1ad3      	subs	r3, r2, r3
 80046d8:	683a      	ldr	r2, [r7, #0]
 80046da:	429a      	cmp	r2, r3
 80046dc:	d302      	bcc.n	80046e4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d116      	bne.n	8004712 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2200      	movs	r2, #0
 80046e8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2220      	movs	r2, #32
 80046ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2200      	movs	r2, #0
 80046f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046fe:	f043 0220 	orr.w	r2, r3, #32
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2200      	movs	r2, #0
 800470a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	e023      	b.n	800475a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	0c1b      	lsrs	r3, r3, #16
 8004716:	b2db      	uxtb	r3, r3
 8004718:	2b01      	cmp	r3, #1
 800471a:	d10d      	bne.n	8004738 <I2C_WaitOnFlagUntilTimeout+0x84>
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	695b      	ldr	r3, [r3, #20]
 8004722:	43da      	mvns	r2, r3
 8004724:	68bb      	ldr	r3, [r7, #8]
 8004726:	4013      	ands	r3, r2
 8004728:	b29b      	uxth	r3, r3
 800472a:	2b00      	cmp	r3, #0
 800472c:	bf0c      	ite	eq
 800472e:	2301      	moveq	r3, #1
 8004730:	2300      	movne	r3, #0
 8004732:	b2db      	uxtb	r3, r3
 8004734:	461a      	mov	r2, r3
 8004736:	e00c      	b.n	8004752 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	699b      	ldr	r3, [r3, #24]
 800473e:	43da      	mvns	r2, r3
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	4013      	ands	r3, r2
 8004744:	b29b      	uxth	r3, r3
 8004746:	2b00      	cmp	r3, #0
 8004748:	bf0c      	ite	eq
 800474a:	2301      	moveq	r3, #1
 800474c:	2300      	movne	r3, #0
 800474e:	b2db      	uxtb	r3, r3
 8004750:	461a      	mov	r2, r3
 8004752:	79fb      	ldrb	r3, [r7, #7]
 8004754:	429a      	cmp	r2, r3
 8004756:	d0b6      	beq.n	80046c6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004758:	2300      	movs	r3, #0
}
 800475a:	4618      	mov	r0, r3
 800475c:	3710      	adds	r7, #16
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}

08004762 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004762:	b580      	push	{r7, lr}
 8004764:	b084      	sub	sp, #16
 8004766:	af00      	add	r7, sp, #0
 8004768:	60f8      	str	r0, [r7, #12]
 800476a:	60b9      	str	r1, [r7, #8]
 800476c:	607a      	str	r2, [r7, #4]
 800476e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004770:	e051      	b.n	8004816 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	695b      	ldr	r3, [r3, #20]
 8004778:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800477c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004780:	d123      	bne.n	80047ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004790:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800479a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2200      	movs	r2, #0
 80047a0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2220      	movs	r2, #32
 80047a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2200      	movs	r2, #0
 80047ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b6:	f043 0204 	orr.w	r2, r3, #4
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	2200      	movs	r2, #0
 80047c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80047c6:	2301      	movs	r3, #1
 80047c8:	e046      	b.n	8004858 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047d0:	d021      	beq.n	8004816 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047d2:	f7fd ffdf 	bl	8002794 <HAL_GetTick>
 80047d6:	4602      	mov	r2, r0
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	1ad3      	subs	r3, r2, r3
 80047dc:	687a      	ldr	r2, [r7, #4]
 80047de:	429a      	cmp	r2, r3
 80047e0:	d302      	bcc.n	80047e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d116      	bne.n	8004816 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	2200      	movs	r2, #0
 80047ec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	2220      	movs	r2, #32
 80047f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	2200      	movs	r2, #0
 80047fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004802:	f043 0220 	orr.w	r2, r3, #32
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2200      	movs	r2, #0
 800480e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004812:	2301      	movs	r3, #1
 8004814:	e020      	b.n	8004858 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	0c1b      	lsrs	r3, r3, #16
 800481a:	b2db      	uxtb	r3, r3
 800481c:	2b01      	cmp	r3, #1
 800481e:	d10c      	bne.n	800483a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	695b      	ldr	r3, [r3, #20]
 8004826:	43da      	mvns	r2, r3
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	4013      	ands	r3, r2
 800482c:	b29b      	uxth	r3, r3
 800482e:	2b00      	cmp	r3, #0
 8004830:	bf14      	ite	ne
 8004832:	2301      	movne	r3, #1
 8004834:	2300      	moveq	r3, #0
 8004836:	b2db      	uxtb	r3, r3
 8004838:	e00b      	b.n	8004852 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	699b      	ldr	r3, [r3, #24]
 8004840:	43da      	mvns	r2, r3
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	4013      	ands	r3, r2
 8004846:	b29b      	uxth	r3, r3
 8004848:	2b00      	cmp	r3, #0
 800484a:	bf14      	ite	ne
 800484c:	2301      	movne	r3, #1
 800484e:	2300      	moveq	r3, #0
 8004850:	b2db      	uxtb	r3, r3
 8004852:	2b00      	cmp	r3, #0
 8004854:	d18d      	bne.n	8004772 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004856:	2300      	movs	r3, #0
}
 8004858:	4618      	mov	r0, r3
 800485a:	3710      	adds	r7, #16
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}

08004860 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b084      	sub	sp, #16
 8004864:	af00      	add	r7, sp, #0
 8004866:	60f8      	str	r0, [r7, #12]
 8004868:	60b9      	str	r1, [r7, #8]
 800486a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800486c:	e02d      	b.n	80048ca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800486e:	68f8      	ldr	r0, [r7, #12]
 8004870:	f000 f8ce 	bl	8004a10 <I2C_IsAcknowledgeFailed>
 8004874:	4603      	mov	r3, r0
 8004876:	2b00      	cmp	r3, #0
 8004878:	d001      	beq.n	800487e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800487a:	2301      	movs	r3, #1
 800487c:	e02d      	b.n	80048da <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004884:	d021      	beq.n	80048ca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004886:	f7fd ff85 	bl	8002794 <HAL_GetTick>
 800488a:	4602      	mov	r2, r0
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	1ad3      	subs	r3, r2, r3
 8004890:	68ba      	ldr	r2, [r7, #8]
 8004892:	429a      	cmp	r2, r3
 8004894:	d302      	bcc.n	800489c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d116      	bne.n	80048ca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2200      	movs	r2, #0
 80048a0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	2220      	movs	r2, #32
 80048a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	2200      	movs	r2, #0
 80048ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048b6:	f043 0220 	orr.w	r2, r3, #32
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	2200      	movs	r2, #0
 80048c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	e007      	b.n	80048da <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	695b      	ldr	r3, [r3, #20]
 80048d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048d4:	2b80      	cmp	r3, #128	; 0x80
 80048d6:	d1ca      	bne.n	800486e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80048d8:	2300      	movs	r3, #0
}
 80048da:	4618      	mov	r0, r3
 80048dc:	3710      	adds	r7, #16
 80048de:	46bd      	mov	sp, r7
 80048e0:	bd80      	pop	{r7, pc}

080048e2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80048e2:	b580      	push	{r7, lr}
 80048e4:	b084      	sub	sp, #16
 80048e6:	af00      	add	r7, sp, #0
 80048e8:	60f8      	str	r0, [r7, #12]
 80048ea:	60b9      	str	r1, [r7, #8]
 80048ec:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80048ee:	e02d      	b.n	800494c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80048f0:	68f8      	ldr	r0, [r7, #12]
 80048f2:	f000 f88d 	bl	8004a10 <I2C_IsAcknowledgeFailed>
 80048f6:	4603      	mov	r3, r0
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d001      	beq.n	8004900 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80048fc:	2301      	movs	r3, #1
 80048fe:	e02d      	b.n	800495c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004906:	d021      	beq.n	800494c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004908:	f7fd ff44 	bl	8002794 <HAL_GetTick>
 800490c:	4602      	mov	r2, r0
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	68ba      	ldr	r2, [r7, #8]
 8004914:	429a      	cmp	r2, r3
 8004916:	d302      	bcc.n	800491e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d116      	bne.n	800494c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2200      	movs	r2, #0
 8004922:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2220      	movs	r2, #32
 8004928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	2200      	movs	r2, #0
 8004930:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004938:	f043 0220 	orr.w	r2, r3, #32
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2200      	movs	r2, #0
 8004944:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004948:	2301      	movs	r3, #1
 800494a:	e007      	b.n	800495c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	695b      	ldr	r3, [r3, #20]
 8004952:	f003 0304 	and.w	r3, r3, #4
 8004956:	2b04      	cmp	r3, #4
 8004958:	d1ca      	bne.n	80048f0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800495a:	2300      	movs	r3, #0
}
 800495c:	4618      	mov	r0, r3
 800495e:	3710      	adds	r7, #16
 8004960:	46bd      	mov	sp, r7
 8004962:	bd80      	pop	{r7, pc}

08004964 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b084      	sub	sp, #16
 8004968:	af00      	add	r7, sp, #0
 800496a:	60f8      	str	r0, [r7, #12]
 800496c:	60b9      	str	r1, [r7, #8]
 800496e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004970:	e042      	b.n	80049f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	695b      	ldr	r3, [r3, #20]
 8004978:	f003 0310 	and.w	r3, r3, #16
 800497c:	2b10      	cmp	r3, #16
 800497e:	d119      	bne.n	80049b4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f06f 0210 	mvn.w	r2, #16
 8004988:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	2200      	movs	r2, #0
 800498e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2220      	movs	r2, #32
 8004994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2200      	movs	r2, #0
 800499c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2200      	movs	r2, #0
 80049ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80049b0:	2301      	movs	r3, #1
 80049b2:	e029      	b.n	8004a08 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049b4:	f7fd feee 	bl	8002794 <HAL_GetTick>
 80049b8:	4602      	mov	r2, r0
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	1ad3      	subs	r3, r2, r3
 80049be:	68ba      	ldr	r2, [r7, #8]
 80049c0:	429a      	cmp	r2, r3
 80049c2:	d302      	bcc.n	80049ca <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d116      	bne.n	80049f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2200      	movs	r2, #0
 80049ce:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2220      	movs	r2, #32
 80049d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	2200      	movs	r2, #0
 80049dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e4:	f043 0220 	orr.w	r2, r3, #32
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	2200      	movs	r2, #0
 80049f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80049f4:	2301      	movs	r3, #1
 80049f6:	e007      	b.n	8004a08 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	695b      	ldr	r3, [r3, #20]
 80049fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a02:	2b40      	cmp	r3, #64	; 0x40
 8004a04:	d1b5      	bne.n	8004972 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004a06:	2300      	movs	r3, #0
}
 8004a08:	4618      	mov	r0, r3
 8004a0a:	3710      	adds	r7, #16
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bd80      	pop	{r7, pc}

08004a10 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004a10:	b480      	push	{r7}
 8004a12:	b083      	sub	sp, #12
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	695b      	ldr	r3, [r3, #20]
 8004a1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a26:	d11b      	bne.n	8004a60 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004a30:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2200      	movs	r2, #0
 8004a36:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2220      	movs	r2, #32
 8004a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2200      	movs	r2, #0
 8004a44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a4c:	f043 0204 	orr.w	r2, r3, #4
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2200      	movs	r2, #0
 8004a58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	e000      	b.n	8004a62 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004a60:	2300      	movs	r3, #0
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	370c      	adds	r7, #12
 8004a66:	46bd      	mov	sp, r7
 8004a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6c:	4770      	bx	lr
	...

08004a70 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b088      	sub	sp, #32
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d101      	bne.n	8004a82 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e1e7      	b.n	8004e52 <HAL_I2S_Init+0x3e2>
  }

  /* Check the I2S parameters */
  assert_param(IS_I2S_ALL_INSTANCE(hi2s->Instance));
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a9b      	ldr	r2, [pc, #620]	; (8004cf4 <HAL_I2S_Init+0x284>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d018      	beq.n	8004abe <HAL_I2S_Init+0x4e>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a99      	ldr	r2, [pc, #612]	; (8004cf8 <HAL_I2S_Init+0x288>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d013      	beq.n	8004abe <HAL_I2S_Init+0x4e>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a98      	ldr	r2, [pc, #608]	; (8004cfc <HAL_I2S_Init+0x28c>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d00e      	beq.n	8004abe <HAL_I2S_Init+0x4e>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a96      	ldr	r2, [pc, #600]	; (8004d00 <HAL_I2S_Init+0x290>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d009      	beq.n	8004abe <HAL_I2S_Init+0x4e>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a95      	ldr	r2, [pc, #596]	; (8004d04 <HAL_I2S_Init+0x294>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d004      	beq.n	8004abe <HAL_I2S_Init+0x4e>
 8004ab4:	f240 111b 	movw	r1, #283	; 0x11b
 8004ab8:	4893      	ldr	r0, [pc, #588]	; (8004d08 <HAL_I2S_Init+0x298>)
 8004aba:	f7fd fb94 	bl	80021e6 <assert_failed>
  assert_param(IS_I2S_MODE(hi2s->Init.Mode));
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d013      	beq.n	8004aee <HAL_I2S_Init+0x7e>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ace:	d00e      	beq.n	8004aee <HAL_I2S_Init+0x7e>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ad8:	d009      	beq.n	8004aee <HAL_I2S_Init+0x7e>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004ae2:	d004      	beq.n	8004aee <HAL_I2S_Init+0x7e>
 8004ae4:	f44f 718e 	mov.w	r1, #284	; 0x11c
 8004ae8:	4887      	ldr	r0, [pc, #540]	; (8004d08 <HAL_I2S_Init+0x298>)
 8004aea:	f7fd fb7c 	bl	80021e6 <assert_failed>
  assert_param(IS_I2S_STANDARD(hi2s->Init.Standard));
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d014      	beq.n	8004b20 <HAL_I2S_Init+0xb0>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	2b10      	cmp	r3, #16
 8004afc:	d010      	beq.n	8004b20 <HAL_I2S_Init+0xb0>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	689b      	ldr	r3, [r3, #8]
 8004b02:	2b20      	cmp	r3, #32
 8004b04:	d00c      	beq.n	8004b20 <HAL_I2S_Init+0xb0>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	2b30      	cmp	r3, #48	; 0x30
 8004b0c:	d008      	beq.n	8004b20 <HAL_I2S_Init+0xb0>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	2bb0      	cmp	r3, #176	; 0xb0
 8004b14:	d004      	beq.n	8004b20 <HAL_I2S_Init+0xb0>
 8004b16:	f240 111d 	movw	r1, #285	; 0x11d
 8004b1a:	487b      	ldr	r0, [pc, #492]	; (8004d08 <HAL_I2S_Init+0x298>)
 8004b1c:	f7fd fb63 	bl	80021e6 <assert_failed>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	68db      	ldr	r3, [r3, #12]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d010      	beq.n	8004b4a <HAL_I2S_Init+0xda>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	68db      	ldr	r3, [r3, #12]
 8004b2c:	2b01      	cmp	r3, #1
 8004b2e:	d00c      	beq.n	8004b4a <HAL_I2S_Init+0xda>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	68db      	ldr	r3, [r3, #12]
 8004b34:	2b03      	cmp	r3, #3
 8004b36:	d008      	beq.n	8004b4a <HAL_I2S_Init+0xda>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	68db      	ldr	r3, [r3, #12]
 8004b3c:	2b05      	cmp	r3, #5
 8004b3e:	d004      	beq.n	8004b4a <HAL_I2S_Init+0xda>
 8004b40:	f44f 718f 	mov.w	r1, #286	; 0x11e
 8004b44:	4870      	ldr	r0, [pc, #448]	; (8004d08 <HAL_I2S_Init+0x298>)
 8004b46:	f7fd fb4e 	bl	80021e6 <assert_failed>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	691b      	ldr	r3, [r3, #16]
 8004b4e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b52:	d008      	beq.n	8004b66 <HAL_I2S_Init+0xf6>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	691b      	ldr	r3, [r3, #16]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d004      	beq.n	8004b66 <HAL_I2S_Init+0xf6>
 8004b5c:	f240 111f 	movw	r1, #287	; 0x11f
 8004b60:	4869      	ldr	r0, [pc, #420]	; (8004d08 <HAL_I2S_Init+0x298>)
 8004b62:	f7fd fb40 	bl	80021e6 <assert_failed>
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	695b      	ldr	r3, [r3, #20]
 8004b6a:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8004b6e:	d304      	bcc.n	8004b7a <HAL_I2S_Init+0x10a>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	695b      	ldr	r3, [r3, #20]
 8004b74:	4a65      	ldr	r2, [pc, #404]	; (8004d0c <HAL_I2S_Init+0x29c>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d908      	bls.n	8004b8c <HAL_I2S_Init+0x11c>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	695b      	ldr	r3, [r3, #20]
 8004b7e:	2b02      	cmp	r3, #2
 8004b80:	d004      	beq.n	8004b8c <HAL_I2S_Init+0x11c>
 8004b82:	f44f 7190 	mov.w	r1, #288	; 0x120
 8004b86:	4860      	ldr	r0, [pc, #384]	; (8004d08 <HAL_I2S_Init+0x298>)
 8004b88:	f7fd fb2d 	bl	80021e6 <assert_failed>
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	699b      	ldr	r3, [r3, #24]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d008      	beq.n	8004ba6 <HAL_I2S_Init+0x136>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	699b      	ldr	r3, [r3, #24]
 8004b98:	2b08      	cmp	r3, #8
 8004b9a:	d004      	beq.n	8004ba6 <HAL_I2S_Init+0x136>
 8004b9c:	f240 1121 	movw	r1, #289	; 0x121
 8004ba0:	4859      	ldr	r0, [pc, #356]	; (8004d08 <HAL_I2S_Init+0x298>)
 8004ba2:	f7fd fb20 	bl	80021e6 <assert_failed>
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	69db      	ldr	r3, [r3, #28]
 8004baa:	2b01      	cmp	r3, #1
 8004bac:	d008      	beq.n	8004bc0 <HAL_I2S_Init+0x150>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	69db      	ldr	r3, [r3, #28]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d004      	beq.n	8004bc0 <HAL_I2S_Init+0x150>
 8004bb6:	f44f 7191 	mov.w	r1, #290	; 0x122
 8004bba:	4853      	ldr	r0, [pc, #332]	; (8004d08 <HAL_I2S_Init+0x298>)
 8004bbc:	f7fd fb13 	bl	80021e6 <assert_failed>

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004bc6:	b2db      	uxtb	r3, r3
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d109      	bne.n	8004be0 <HAL_I2S_Init+0x170>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	4a4e      	ldr	r2, [pc, #312]	; (8004d10 <HAL_I2S_Init+0x2a0>)
 8004bd8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8004bda:	6878      	ldr	r0, [r7, #4]
 8004bdc:	f7fc fd6c 	bl	80016b8 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2202      	movs	r2, #2
 8004be4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	69db      	ldr	r3, [r3, #28]
 8004bee:	687a      	ldr	r2, [r7, #4]
 8004bf0:	6812      	ldr	r2, [r2, #0]
 8004bf2:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004bf6:	f023 030f 	bic.w	r3, r3, #15
 8004bfa:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	2202      	movs	r2, #2
 8004c02:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	695b      	ldr	r3, [r3, #20]
 8004c08:	2b02      	cmp	r3, #2
 8004c0a:	d060      	beq.n	8004cce <HAL_I2S_Init+0x25e>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	68db      	ldr	r3, [r3, #12]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d102      	bne.n	8004c1a <HAL_I2S_Init+0x1aa>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8004c14:	2310      	movs	r3, #16
 8004c16:	617b      	str	r3, [r7, #20]
 8004c18:	e001      	b.n	8004c1e <HAL_I2S_Init+0x1ae>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8004c1a:	2320      	movs	r3, #32
 8004c1c:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	689b      	ldr	r3, [r3, #8]
 8004c22:	2b20      	cmp	r3, #32
 8004c24:	d802      	bhi.n	8004c2c <HAL_I2S_Init+0x1bc>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	005b      	lsls	r3, r3, #1
 8004c2a:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8004c2c:	2001      	movs	r0, #1
 8004c2e:	f002 ffd1 	bl	8007bd4 <HAL_RCCEx_GetPeriphCLKFreq>
 8004c32:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	691b      	ldr	r3, [r3, #16]
 8004c38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c3c:	d125      	bne.n	8004c8a <HAL_I2S_Init+0x21a>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	68db      	ldr	r3, [r3, #12]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d010      	beq.n	8004c68 <HAL_I2S_Init+0x1f8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	009b      	lsls	r3, r3, #2
 8004c4a:	68fa      	ldr	r2, [r7, #12]
 8004c4c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004c50:	4613      	mov	r3, r2
 8004c52:	009b      	lsls	r3, r3, #2
 8004c54:	4413      	add	r3, r2
 8004c56:	005b      	lsls	r3, r3, #1
 8004c58:	461a      	mov	r2, r3
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	695b      	ldr	r3, [r3, #20]
 8004c5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c62:	3305      	adds	r3, #5
 8004c64:	613b      	str	r3, [r7, #16]
 8004c66:	e01f      	b.n	8004ca8 <HAL_I2S_Init+0x238>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004c68:	697b      	ldr	r3, [r7, #20]
 8004c6a:	00db      	lsls	r3, r3, #3
 8004c6c:	68fa      	ldr	r2, [r7, #12]
 8004c6e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004c72:	4613      	mov	r3, r2
 8004c74:	009b      	lsls	r3, r3, #2
 8004c76:	4413      	add	r3, r2
 8004c78:	005b      	lsls	r3, r3, #1
 8004c7a:	461a      	mov	r2, r3
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	695b      	ldr	r3, [r3, #20]
 8004c80:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c84:	3305      	adds	r3, #5
 8004c86:	613b      	str	r3, [r7, #16]
 8004c88:	e00e      	b.n	8004ca8 <HAL_I2S_Init+0x238>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004c8a:	68fa      	ldr	r2, [r7, #12]
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004c92:	4613      	mov	r3, r2
 8004c94:	009b      	lsls	r3, r3, #2
 8004c96:	4413      	add	r3, r2
 8004c98:	005b      	lsls	r3, r3, #1
 8004c9a:	461a      	mov	r2, r3
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	695b      	ldr	r3, [r3, #20]
 8004ca0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ca4:	3305      	adds	r3, #5
 8004ca6:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	4a1a      	ldr	r2, [pc, #104]	; (8004d14 <HAL_I2S_Init+0x2a4>)
 8004cac:	fba2 2303 	umull	r2, r3, r2, r3
 8004cb0:	08db      	lsrs	r3, r3, #3
 8004cb2:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8004cb4:	693b      	ldr	r3, [r7, #16]
 8004cb6:	f003 0301 	and.w	r3, r3, #1
 8004cba:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8004cbc:	693a      	ldr	r2, [r7, #16]
 8004cbe:	69bb      	ldr	r3, [r7, #24]
 8004cc0:	1ad3      	subs	r3, r2, r3
 8004cc2:	085b      	lsrs	r3, r3, #1
 8004cc4:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004cc6:	69bb      	ldr	r3, [r7, #24]
 8004cc8:	021b      	lsls	r3, r3, #8
 8004cca:	61bb      	str	r3, [r7, #24]
 8004ccc:	e003      	b.n	8004cd6 <HAL_I2S_Init+0x266>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8004cce:	2302      	movs	r3, #2
 8004cd0:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8004cd6:	69fb      	ldr	r3, [r7, #28]
 8004cd8:	2b01      	cmp	r3, #1
 8004cda:	d902      	bls.n	8004ce2 <HAL_I2S_Init+0x272>
 8004cdc:	69fb      	ldr	r3, [r7, #28]
 8004cde:	2bff      	cmp	r3, #255	; 0xff
 8004ce0:	d91a      	bls.n	8004d18 <HAL_I2S_Init+0x2a8>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ce6:	f043 0210 	orr.w	r2, r3, #16
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8004cee:	2301      	movs	r3, #1
 8004cf0:	e0af      	b.n	8004e52 <HAL_I2S_Init+0x3e2>
 8004cf2:	bf00      	nop
 8004cf4:	40013000 	.word	0x40013000
 8004cf8:	40003800 	.word	0x40003800
 8004cfc:	40003c00 	.word	0x40003c00
 8004d00:	40013400 	.word	0x40013400
 8004d04:	40015000 	.word	0x40015000
 8004d08:	0800fb14 	.word	0x0800fb14
 8004d0c:	0002ee00 	.word	0x0002ee00
 8004d10:	08005309 	.word	0x08005309
 8004d14:	cccccccd 	.word	0xcccccccd
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	691a      	ldr	r2, [r3, #16]
 8004d1c:	69bb      	ldr	r3, [r7, #24]
 8004d1e:	ea42 0103 	orr.w	r1, r2, r3
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	69fa      	ldr	r2, [r7, #28]
 8004d28:	430a      	orrs	r2, r1
 8004d2a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	69db      	ldr	r3, [r3, #28]
 8004d32:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004d36:	f023 030f 	bic.w	r3, r3, #15
 8004d3a:	687a      	ldr	r2, [r7, #4]
 8004d3c:	6851      	ldr	r1, [r2, #4]
 8004d3e:	687a      	ldr	r2, [r7, #4]
 8004d40:	6892      	ldr	r2, [r2, #8]
 8004d42:	4311      	orrs	r1, r2
 8004d44:	687a      	ldr	r2, [r7, #4]
 8004d46:	68d2      	ldr	r2, [r2, #12]
 8004d48:	4311      	orrs	r1, r2
 8004d4a:	687a      	ldr	r2, [r7, #4]
 8004d4c:	6992      	ldr	r2, [r2, #24]
 8004d4e:	430a      	orrs	r2, r1
 8004d50:	431a      	orrs	r2, r3
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d5a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_ASTRTEN */

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6a1b      	ldr	r3, [r3, #32]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d008      	beq.n	8004d76 <HAL_I2S_Init+0x306>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6a1b      	ldr	r3, [r3, #32]
 8004d68:	2b01      	cmp	r3, #1
 8004d6a:	d004      	beq.n	8004d76 <HAL_I2S_Init+0x306>
 8004d6c:	f240 11bd 	movw	r1, #445	; 0x1bd
 8004d70:	483a      	ldr	r0, [pc, #232]	; (8004e5c <HAL_I2S_Init+0x3ec>)
 8004d72:	f7fd fa38 	bl	80021e6 <assert_failed>

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6a1b      	ldr	r3, [r3, #32]
 8004d7a:	2b01      	cmp	r3, #1
 8004d7c:	d161      	bne.n	8004e42 <HAL_I2S_Init+0x3d2>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	4a37      	ldr	r2, [pc, #220]	; (8004e60 <HAL_I2S_Init+0x3f0>)
 8004d82:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4a36      	ldr	r2, [pc, #216]	; (8004e64 <HAL_I2S_Init+0x3f4>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d101      	bne.n	8004d92 <HAL_I2S_Init+0x322>
 8004d8e:	4b36      	ldr	r3, [pc, #216]	; (8004e68 <HAL_I2S_Init+0x3f8>)
 8004d90:	e001      	b.n	8004d96 <HAL_I2S_Init+0x326>
 8004d92:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004d96:	69db      	ldr	r3, [r3, #28]
 8004d98:	687a      	ldr	r2, [r7, #4]
 8004d9a:	6812      	ldr	r2, [r2, #0]
 8004d9c:	4931      	ldr	r1, [pc, #196]	; (8004e64 <HAL_I2S_Init+0x3f4>)
 8004d9e:	428a      	cmp	r2, r1
 8004da0:	d101      	bne.n	8004da6 <HAL_I2S_Init+0x336>
 8004da2:	4a31      	ldr	r2, [pc, #196]	; (8004e68 <HAL_I2S_Init+0x3f8>)
 8004da4:	e001      	b.n	8004daa <HAL_I2S_Init+0x33a>
 8004da6:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8004daa:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004dae:	f023 030f 	bic.w	r3, r3, #15
 8004db2:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a2a      	ldr	r2, [pc, #168]	; (8004e64 <HAL_I2S_Init+0x3f4>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d101      	bne.n	8004dc2 <HAL_I2S_Init+0x352>
 8004dbe:	4b2a      	ldr	r3, [pc, #168]	; (8004e68 <HAL_I2S_Init+0x3f8>)
 8004dc0:	e001      	b.n	8004dc6 <HAL_I2S_Init+0x356>
 8004dc2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004dc6:	2202      	movs	r2, #2
 8004dc8:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a25      	ldr	r2, [pc, #148]	; (8004e64 <HAL_I2S_Init+0x3f4>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d101      	bne.n	8004dd8 <HAL_I2S_Init+0x368>
 8004dd4:	4b24      	ldr	r3, [pc, #144]	; (8004e68 <HAL_I2S_Init+0x3f8>)
 8004dd6:	e001      	b.n	8004ddc <HAL_I2S_Init+0x36c>
 8004dd8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004ddc:	69db      	ldr	r3, [r3, #28]
 8004dde:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	685b      	ldr	r3, [r3, #4]
 8004de4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004de8:	d003      	beq.n	8004df2 <HAL_I2S_Init+0x382>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d103      	bne.n	8004dfa <HAL_I2S_Init+0x38a>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8004df2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004df6:	613b      	str	r3, [r7, #16]
 8004df8:	e001      	b.n	8004dfe <HAL_I2S_Init+0x38e>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	b299      	uxth	r1, r3
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	68db      	ldr	r3, [r3, #12]
 8004e0c:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	699b      	ldr	r3, [r3, #24]
 8004e12:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8004e14:	4303      	orrs	r3, r0
 8004e16:	b29b      	uxth	r3, r3
 8004e18:	430b      	orrs	r3, r1
 8004e1a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	b29a      	uxth	r2, r3
 8004e20:	897b      	ldrh	r3, [r7, #10]
 8004e22:	4313      	orrs	r3, r2
 8004e24:	b29b      	uxth	r3, r3
 8004e26:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004e2a:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a0c      	ldr	r2, [pc, #48]	; (8004e64 <HAL_I2S_Init+0x3f4>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d101      	bne.n	8004e3a <HAL_I2S_Init+0x3ca>
 8004e36:	4b0c      	ldr	r3, [pc, #48]	; (8004e68 <HAL_I2S_Init+0x3f8>)
 8004e38:	e001      	b.n	8004e3e <HAL_I2S_Init+0x3ce>
 8004e3a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004e3e:	897a      	ldrh	r2, [r7, #10]
 8004e40:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2200      	movs	r2, #0
 8004e46:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8004e50:	2300      	movs	r3, #0
}
 8004e52:	4618      	mov	r0, r3
 8004e54:	3720      	adds	r7, #32
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}
 8004e5a:	bf00      	nop
 8004e5c:	0800fb14 	.word	0x0800fb14
 8004e60:	08005491 	.word	0x08005491
 8004e64:	40003800 	.word	0x40003800
 8004e68:	40003400 	.word	0x40003400

08004e6c <HAL_I2S_Receive>:
  * @note   In I2S Master Receiver mode, just after enabling the peripheral the clock will be generate
  *         in continuous way and as the I2S is not disabled at the end of the I2S transaction.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b088      	sub	sp, #32
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	60f8      	str	r0, [r7, #12]
 8004e74:	60b9      	str	r1, [r7, #8]
 8004e76:	603b      	str	r3, [r7, #0]
 8004e78:	4613      	mov	r3, r2
 8004e7a:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d002      	beq.n	8004e88 <HAL_I2S_Receive+0x1c>
 8004e82:	88fb      	ldrh	r3, [r7, #6]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d101      	bne.n	8004e8c <HAL_I2S_Receive+0x20>
  {
    return  HAL_ERROR;
 8004e88:	2301      	movs	r3, #1
 8004e8a:	e0b4      	b.n	8004ff6 <HAL_I2S_Receive+0x18a>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004e92:	b2db      	uxtb	r3, r3
 8004e94:	2b01      	cmp	r3, #1
 8004e96:	d101      	bne.n	8004e9c <HAL_I2S_Receive+0x30>
 8004e98:	2302      	movs	r3, #2
 8004e9a:	e0ac      	b.n	8004ff6 <HAL_I2S_Receive+0x18a>
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004eaa:	b2db      	uxtb	r3, r3
 8004eac:	2b01      	cmp	r3, #1
 8004eae:	d005      	beq.n	8004ebc <HAL_I2S_Receive+0x50>
  {
    __HAL_UNLOCK(hi2s);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 8004eb8:	2302      	movs	r3, #2
 8004eba:	e09c      	b.n	8004ff6 <HAL_I2S_Receive+0x18a>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	2204      	movs	r2, #4
 8004ec0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pRxBuffPtr = pData;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	68ba      	ldr	r2, [r7, #8]
 8004ece:	62da      	str	r2, [r3, #44]	; 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	69db      	ldr	r3, [r3, #28]
 8004ed6:	f003 0307 	and.w	r3, r3, #7
 8004eda:	61fb      	str	r3, [r7, #28]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8004edc:	69fb      	ldr	r3, [r7, #28]
 8004ede:	2b03      	cmp	r3, #3
 8004ee0:	d002      	beq.n	8004ee8 <HAL_I2S_Receive+0x7c>
 8004ee2:	69fb      	ldr	r3, [r7, #28]
 8004ee4:	2b05      	cmp	r3, #5
 8004ee6:	d10a      	bne.n	8004efe <HAL_I2S_Receive+0x92>
  {
    hi2s->RxXferSize = (Size << 1U);
 8004ee8:	88fb      	ldrh	r3, [r7, #6]
 8004eea:	005b      	lsls	r3, r3, #1
 8004eec:	b29a      	uxth	r2, r3
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 8004ef2:	88fb      	ldrh	r3, [r7, #6]
 8004ef4:	005b      	lsls	r3, r3, #1
 8004ef6:	b29a      	uxth	r2, r3
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	865a      	strh	r2, [r3, #50]	; 0x32
 8004efc:	e005      	b.n	8004f0a <HAL_I2S_Receive+0x9e>
  }
  else
  {
    hi2s->RxXferSize = Size;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	88fa      	ldrh	r2, [r7, #6]
 8004f02:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = Size;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	88fa      	ldrh	r2, [r7, #6]
 8004f08:	865a      	strh	r2, [r3, #50]	; 0x32
  }

  /* Check if the I2S is already enabled */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	69db      	ldr	r3, [r3, #28]
 8004f10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f18:	d007      	beq.n	8004f2a <HAL_I2S_Receive+0xbe>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	69da      	ldr	r2, [r3, #28]
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004f28:	61da      	str	r2, [r3, #28]
  }

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	69db      	ldr	r3, [r3, #28]
 8004f30:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f34:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f38:	d14f      	bne.n	8004fda <HAL_I2S_Receive+0x16e>
  {
    /* Clear the Overrun Flag by a read operation on the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	61bb      	str	r3, [r7, #24]
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	68db      	ldr	r3, [r3, #12]
 8004f44:	61bb      	str	r3, [r7, #24]
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	689b      	ldr	r3, [r3, #8]
 8004f4c:	61bb      	str	r3, [r7, #24]
 8004f4e:	69bb      	ldr	r3, [r7, #24]
  }

  /* Receive data */
  while (hi2s->RxXferCount > 0U)
 8004f50:	e043      	b.n	8004fda <HAL_I2S_Receive+0x16e>
  {
    /* Wait until RXNE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_RXNE, SET, Timeout) != HAL_OK)
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	2201      	movs	r2, #1
 8004f56:	2101      	movs	r1, #1
 8004f58:	68f8      	ldr	r0, [r7, #12]
 8004f5a:	f000 fa5f 	bl	800541c <I2S_WaitFlagStateUntilTimeout>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d00f      	beq.n	8004f84 <HAL_I2S_Receive+0x118>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f68:	f043 0201 	orr.w	r2, r3, #1
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	2201      	movs	r2, #1
 8004f74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      __HAL_UNLOCK(hi2s);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	e038      	b.n	8004ff6 <HAL_I2S_Receive+0x18a>
    }

    (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	68da      	ldr	r2, [r3, #12]
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f8e:	b292      	uxth	r2, r2
 8004f90:	801a      	strh	r2, [r3, #0]
    hi2s->pRxBuffPtr++;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f96:	1c9a      	adds	r2, r3, #2
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2s->RxXferCount--;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004fa0:	b29b      	uxth	r3, r3
 8004fa2:	3b01      	subs	r3, #1
 8004fa4:	b29a      	uxth	r2, r3
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	865a      	strh	r2, [r3, #50]	; 0x32

    /* Check if an overrun occurs */
    if (__HAL_I2S_GET_FLAG(hi2s, I2S_FLAG_OVR) == SET)
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	689b      	ldr	r3, [r3, #8]
 8004fb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fb4:	2b40      	cmp	r3, #64	; 0x40
 8004fb6:	d110      	bne.n	8004fda <HAL_I2S_Receive+0x16e>
    {
      /* Clear overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004fb8:	2300      	movs	r3, #0
 8004fba:	617b      	str	r3, [r7, #20]
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	68db      	ldr	r3, [r3, #12]
 8004fc2:	617b      	str	r3, [r7, #20]
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	689b      	ldr	r3, [r3, #8]
 8004fca:	617b      	str	r3, [r7, #20]
 8004fcc:	697b      	ldr	r3, [r7, #20]

      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fd2:	f043 0202 	orr.w	r2, r3, #2
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	645a      	str	r2, [r3, #68]	; 0x44
  while (hi2s->RxXferCount > 0U)
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004fde:	b29b      	uxth	r3, r3
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d1b6      	bne.n	8004f52 <HAL_I2S_Receive+0xe6>
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  __HAL_UNLOCK(hi2s);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	2200      	movs	r2, #0
 8004ff0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8004ff4:	2300      	movs	r3, #0
}
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	3720      	adds	r7, #32
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}
	...

08005000 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b086      	sub	sp, #24
 8005004:	af00      	add	r7, sp, #0
 8005006:	60f8      	str	r0, [r7, #12]
 8005008:	60b9      	str	r1, [r7, #8]
 800500a:	4613      	mov	r3, r2
 800500c:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d002      	beq.n	800501a <HAL_I2S_Receive_DMA+0x1a>
 8005014:	88fb      	ldrh	r3, [r7, #6]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d101      	bne.n	800501e <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800501a:	2301      	movs	r3, #1
 800501c:	e0a1      	b.n	8005162 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005024:	b2db      	uxtb	r3, r3
 8005026:	2b01      	cmp	r3, #1
 8005028:	d101      	bne.n	800502e <HAL_I2S_Receive_DMA+0x2e>
 800502a:	2302      	movs	r3, #2
 800502c:	e099      	b.n	8005162 <HAL_I2S_Receive_DMA+0x162>
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2201      	movs	r2, #1
 8005032:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800503c:	b2db      	uxtb	r3, r3
 800503e:	2b01      	cmp	r3, #1
 8005040:	d005      	beq.n	800504e <HAL_I2S_Receive_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	2200      	movs	r2, #0
 8005046:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 800504a:	2302      	movs	r3, #2
 800504c:	e089      	b.n	8005162 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2204      	movs	r2, #4
 8005052:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2200      	movs	r2, #0
 800505a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pRxBuffPtr = pData;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	68ba      	ldr	r2, [r7, #8]
 8005060:	62da      	str	r2, [r3, #44]	; 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	69db      	ldr	r3, [r3, #28]
 8005068:	f003 0307 	and.w	r3, r3, #7
 800506c:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	2b03      	cmp	r3, #3
 8005072:	d002      	beq.n	800507a <HAL_I2S_Receive_DMA+0x7a>
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	2b05      	cmp	r3, #5
 8005078:	d10a      	bne.n	8005090 <HAL_I2S_Receive_DMA+0x90>
  {
    hi2s->RxXferSize = (Size << 1U);
 800507a:	88fb      	ldrh	r3, [r7, #6]
 800507c:	005b      	lsls	r3, r3, #1
 800507e:	b29a      	uxth	r2, r3
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 8005084:	88fb      	ldrh	r3, [r7, #6]
 8005086:	005b      	lsls	r3, r3, #1
 8005088:	b29a      	uxth	r2, r3
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	865a      	strh	r2, [r3, #50]	; 0x32
 800508e:	e005      	b.n	800509c <HAL_I2S_Receive_DMA+0x9c>
  }
  else
  {
    hi2s->RxXferSize = Size;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	88fa      	ldrh	r2, [r7, #6]
 8005094:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = Size;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	88fa      	ldrh	r2, [r7, #6]
 800509a:	865a      	strh	r2, [r3, #50]	; 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050a0:	4a32      	ldr	r2, [pc, #200]	; (800516c <HAL_I2S_Receive_DMA+0x16c>)
 80050a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050a8:	4a31      	ldr	r2, [pc, #196]	; (8005170 <HAL_I2S_Receive_DMA+0x170>)
 80050aa:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050b0:	4a30      	ldr	r2, [pc, #192]	; (8005174 <HAL_I2S_Receive_DMA+0x174>)
 80050b2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	69db      	ldr	r3, [r3, #28]
 80050ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050be:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80050c2:	d10a      	bne.n	80050da <HAL_I2S_Receive_DMA+0xda>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80050c4:	2300      	movs	r3, #0
 80050c6:	613b      	str	r3, [r7, #16]
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	68db      	ldr	r3, [r3, #12]
 80050ce:	613b      	str	r3, [r7, #16]
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	689b      	ldr	r3, [r3, #8]
 80050d6:	613b      	str	r3, [r7, #16]
 80050d8:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	330c      	adds	r3, #12
 80050e4:	4619      	mov	r1, r3
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050ea:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80050f0:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 80050f2:	f7fd ff03 	bl	8002efc <HAL_DMA_Start_IT>
 80050f6:	4603      	mov	r3, r0
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d00f      	beq.n	800511c <HAL_I2S_Receive_DMA+0x11c>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005100:	f043 0208 	orr.w	r2, r3, #8
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	2201      	movs	r2, #1
 800510c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	2200      	movs	r2, #0
 8005114:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 8005118:	2301      	movs	r3, #1
 800511a:	e022      	b.n	8005162 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	69db      	ldr	r3, [r3, #28]
 8005122:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005126:	2b00      	cmp	r3, #0
 8005128:	d107      	bne.n	800513a <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	69da      	ldr	r2, [r3, #28]
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005138:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	f003 0301 	and.w	r3, r3, #1
 8005144:	2b00      	cmp	r3, #0
 8005146:	d107      	bne.n	8005158 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	685a      	ldr	r2, [r3, #4]
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f042 0201 	orr.w	r2, r2, #1
 8005156:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2200      	movs	r2, #0
 800515c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8005160:	2300      	movs	r3, #0
}
 8005162:	4618      	mov	r0, r3
 8005164:	3718      	adds	r7, #24
 8005166:	46bd      	mov	sp, r7
 8005168:	bd80      	pop	{r7, pc}
 800516a:	bf00      	nop
 800516c:	080051e7 	.word	0x080051e7
 8005170:	080051a5 	.word	0x080051a5
 8005174:	08005203 	.word	0x08005203

08005178 <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b082      	sub	sp, #8
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005184:	6878      	ldr	r0, [r7, #4]
 8005186:	4798      	blx	r3
}
 8005188:	bf00      	nop
 800518a:	3708      	adds	r7, #8
 800518c:	46bd      	mov	sp, r7
 800518e:	bd80      	pop	{r7, pc}

08005190 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8005190:	b480      	push	{r7}
 8005192:	b083      	sub	sp, #12
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8005198:	bf00      	nop
 800519a:	370c      	adds	r7, #12
 800519c:	46bd      	mov	sp, r7
 800519e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a2:	4770      	bx	lr

080051a4 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b084      	sub	sp, #16
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051b0:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	69db      	ldr	r3, [r3, #28]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d10e      	bne.n	80051d8 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	685a      	ldr	r2, [r3, #4]
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f022 0201 	bic.w	r2, r2, #1
 80051c8:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2200      	movs	r2, #0
 80051ce:	865a      	strh	r2, [r3, #50]	; 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2201      	movs	r2, #1
 80051d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 80051d8:	68f8      	ldr	r0, [r7, #12]
 80051da:	f7fc ffed 	bl	80021b8 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80051de:	bf00      	nop
 80051e0:	3710      	adds	r7, #16
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bd80      	pop	{r7, pc}

080051e6 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80051e6:	b580      	push	{r7, lr}
 80051e8:	b084      	sub	sp, #16
 80051ea:	af00      	add	r7, sp, #0
 80051ec:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051f2:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 80051f4:	68f8      	ldr	r0, [r7, #12]
 80051f6:	f7fc ffcf 	bl	8002198 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80051fa:	bf00      	nop
 80051fc:	3710      	adds	r7, #16
 80051fe:	46bd      	mov	sp, r7
 8005200:	bd80      	pop	{r7, pc}

08005202 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8005202:	b580      	push	{r7, lr}
 8005204:	b084      	sub	sp, #16
 8005206:	af00      	add	r7, sp, #0
 8005208:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800520e:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	685a      	ldr	r2, [r3, #4]
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f022 0203 	bic.w	r2, r2, #3
 800521e:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	2200      	movs	r2, #0
 8005224:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2200      	movs	r2, #0
 800522a:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2201      	movs	r2, #1
 8005230:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005238:	f043 0208 	orr.w	r2, r3, #8
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8005240:	68f8      	ldr	r0, [r7, #12]
 8005242:	f7ff ffa5 	bl	8005190 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005246:	bf00      	nop
 8005248:	3710      	adds	r7, #16
 800524a:	46bd      	mov	sp, r7
 800524c:	bd80      	pop	{r7, pc}

0800524e <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800524e:	b580      	push	{r7, lr}
 8005250:	b082      	sub	sp, #8
 8005252:	af00      	add	r7, sp, #0
 8005254:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800525a:	881a      	ldrh	r2, [r3, #0]
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005266:	1c9a      	adds	r2, r3, #2
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005270:	b29b      	uxth	r3, r3
 8005272:	3b01      	subs	r3, #1
 8005274:	b29a      	uxth	r2, r3
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800527e:	b29b      	uxth	r3, r3
 8005280:	2b00      	cmp	r3, #0
 8005282:	d10e      	bne.n	80052a2 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	685a      	ldr	r2, [r3, #4]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005292:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	f7fc ff6b 	bl	8002178 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80052a2:	bf00      	nop
 80052a4:	3708      	adds	r7, #8
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}

080052aa <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80052aa:	b580      	push	{r7, lr}
 80052ac:	b082      	sub	sp, #8
 80052ae:	af00      	add	r7, sp, #0
 80052b0:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	68da      	ldr	r2, [r3, #12]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052bc:	b292      	uxth	r2, r2
 80052be:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052c4:	1c9a      	adds	r2, r3, #2
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80052ce:	b29b      	uxth	r3, r3
 80052d0:	3b01      	subs	r3, #1
 80052d2:	b29a      	uxth	r2, r3
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80052dc:	b29b      	uxth	r3, r3
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d10e      	bne.n	8005300 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	685a      	ldr	r2, [r3, #4]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80052f0:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2201      	movs	r2, #1
 80052f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80052fa:	6878      	ldr	r0, [r7, #4]
 80052fc:	f7fc ff5c 	bl	80021b8 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005300:	bf00      	nop
 8005302:	3708      	adds	r7, #8
 8005304:	46bd      	mov	sp, r7
 8005306:	bd80      	pop	{r7, pc}

08005308 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b086      	sub	sp, #24
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	689b      	ldr	r3, [r3, #8]
 8005316:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800531e:	b2db      	uxtb	r3, r3
 8005320:	2b04      	cmp	r3, #4
 8005322:	d13a      	bne.n	800539a <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8005324:	697b      	ldr	r3, [r7, #20]
 8005326:	f003 0301 	and.w	r3, r3, #1
 800532a:	2b01      	cmp	r3, #1
 800532c:	d109      	bne.n	8005342 <I2S_IRQHandler+0x3a>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	685b      	ldr	r3, [r3, #4]
 8005334:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005338:	2b40      	cmp	r3, #64	; 0x40
 800533a:	d102      	bne.n	8005342 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800533c:	6878      	ldr	r0, [r7, #4]
 800533e:	f7ff ffb4 	bl	80052aa <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005342:	697b      	ldr	r3, [r7, #20]
 8005344:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005348:	2b40      	cmp	r3, #64	; 0x40
 800534a:	d126      	bne.n	800539a <I2S_IRQHandler+0x92>
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	685b      	ldr	r3, [r3, #4]
 8005352:	f003 0320 	and.w	r3, r3, #32
 8005356:	2b20      	cmp	r3, #32
 8005358:	d11f      	bne.n	800539a <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	685a      	ldr	r2, [r3, #4]
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005368:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800536a:	2300      	movs	r3, #0
 800536c:	613b      	str	r3, [r7, #16]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	68db      	ldr	r3, [r3, #12]
 8005374:	613b      	str	r3, [r7, #16]
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	613b      	str	r3, [r7, #16]
 800537e:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2201      	movs	r2, #1
 8005384:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800538c:	f043 0202 	orr.w	r2, r3, #2
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005394:	6878      	ldr	r0, [r7, #4]
 8005396:	f7ff fefb 	bl	8005190 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80053a0:	b2db      	uxtb	r3, r3
 80053a2:	2b03      	cmp	r3, #3
 80053a4:	d136      	bne.n	8005414 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	f003 0302 	and.w	r3, r3, #2
 80053ac:	2b02      	cmp	r3, #2
 80053ae:	d109      	bne.n	80053c4 <I2S_IRQHandler+0xbc>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053ba:	2b80      	cmp	r3, #128	; 0x80
 80053bc:	d102      	bne.n	80053c4 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f7ff ff45 	bl	800524e <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80053c4:	697b      	ldr	r3, [r7, #20]
 80053c6:	f003 0308 	and.w	r3, r3, #8
 80053ca:	2b08      	cmp	r3, #8
 80053cc:	d122      	bne.n	8005414 <I2S_IRQHandler+0x10c>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	685b      	ldr	r3, [r3, #4]
 80053d4:	f003 0320 	and.w	r3, r3, #32
 80053d8:	2b20      	cmp	r3, #32
 80053da:	d11b      	bne.n	8005414 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	685a      	ldr	r2, [r3, #4]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80053ea:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80053ec:	2300      	movs	r3, #0
 80053ee:	60fb      	str	r3, [r7, #12]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	689b      	ldr	r3, [r3, #8]
 80053f6:	60fb      	str	r3, [r7, #12]
 80053f8:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2201      	movs	r2, #1
 80053fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005406:	f043 0204 	orr.w	r2, r3, #4
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f7ff febe 	bl	8005190 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005414:	bf00      	nop
 8005416:	3718      	adds	r7, #24
 8005418:	46bd      	mov	sp, r7
 800541a:	bd80      	pop	{r7, pc}

0800541c <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b086      	sub	sp, #24
 8005420:	af00      	add	r7, sp, #0
 8005422:	60f8      	str	r0, [r7, #12]
 8005424:	60b9      	str	r1, [r7, #8]
 8005426:	603b      	str	r3, [r7, #0]
 8005428:	4613      	mov	r3, r2
 800542a:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 800542c:	f7fd f9b2 	bl	8002794 <HAL_GetTick>
 8005430:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8005432:	e018      	b.n	8005466 <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	f1b3 3fff 	cmp.w	r3, #4294967295
 800543a:	d014      	beq.n	8005466 <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 800543c:	f7fd f9aa 	bl	8002794 <HAL_GetTick>
 8005440:	4602      	mov	r2, r0
 8005442:	697b      	ldr	r3, [r7, #20]
 8005444:	1ad3      	subs	r3, r2, r3
 8005446:	683a      	ldr	r2, [r7, #0]
 8005448:	429a      	cmp	r2, r3
 800544a:	d902      	bls.n	8005452 <I2S_WaitFlagStateUntilTimeout+0x36>
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d109      	bne.n	8005466 <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	2201      	movs	r2, #1
 8005456:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	2200      	movs	r2, #0
 800545e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8005462:	2303      	movs	r3, #3
 8005464:	e00f      	b.n	8005486 <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	689a      	ldr	r2, [r3, #8]
 800546c:	68bb      	ldr	r3, [r7, #8]
 800546e:	4013      	ands	r3, r2
 8005470:	68ba      	ldr	r2, [r7, #8]
 8005472:	429a      	cmp	r2, r3
 8005474:	bf0c      	ite	eq
 8005476:	2301      	moveq	r3, #1
 8005478:	2300      	movne	r3, #0
 800547a:	b2db      	uxtb	r3, r3
 800547c:	461a      	mov	r2, r3
 800547e:	79fb      	ldrb	r3, [r7, #7]
 8005480:	429a      	cmp	r2, r3
 8005482:	d1d7      	bne.n	8005434 <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 8005484:	2300      	movs	r3, #0
}
 8005486:	4618      	mov	r0, r3
 8005488:	3718      	adds	r7, #24
 800548a:	46bd      	mov	sp, r7
 800548c:	bd80      	pop	{r7, pc}
	...

08005490 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b088      	sub	sp, #32
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	689b      	ldr	r3, [r3, #8]
 800549e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4aa2      	ldr	r2, [pc, #648]	; (8005730 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d101      	bne.n	80054ae <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80054aa:	4ba2      	ldr	r3, [pc, #648]	; (8005734 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80054ac:	e001      	b.n	80054b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80054ae:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80054b2:	689b      	ldr	r3, [r3, #8]
 80054b4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	685b      	ldr	r3, [r3, #4]
 80054bc:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a9b      	ldr	r2, [pc, #620]	; (8005730 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d101      	bne.n	80054cc <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80054c8:	4b9a      	ldr	r3, [pc, #616]	; (8005734 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80054ca:	e001      	b.n	80054d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80054cc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80054d0:	685b      	ldr	r3, [r3, #4]
 80054d2:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80054dc:	d004      	beq.n	80054e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	f040 8099 	bne.w	800561a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80054e8:	69fb      	ldr	r3, [r7, #28]
 80054ea:	f003 0302 	and.w	r3, r3, #2
 80054ee:	2b02      	cmp	r3, #2
 80054f0:	d107      	bne.n	8005502 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d002      	beq.n	8005502 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80054fc:	6878      	ldr	r0, [r7, #4]
 80054fe:	f000 f925 	bl	800574c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8005502:	69bb      	ldr	r3, [r7, #24]
 8005504:	f003 0301 	and.w	r3, r3, #1
 8005508:	2b01      	cmp	r3, #1
 800550a:	d107      	bne.n	800551c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800550c:	693b      	ldr	r3, [r7, #16]
 800550e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005512:	2b00      	cmp	r3, #0
 8005514:	d002      	beq.n	800551c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8005516:	6878      	ldr	r0, [r7, #4]
 8005518:	f000 f9c8 	bl	80058ac <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800551c:	69bb      	ldr	r3, [r7, #24]
 800551e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005522:	2b40      	cmp	r3, #64	; 0x40
 8005524:	d13a      	bne.n	800559c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	f003 0320 	and.w	r3, r3, #32
 800552c:	2b00      	cmp	r3, #0
 800552e:	d035      	beq.n	800559c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4a7e      	ldr	r2, [pc, #504]	; (8005730 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d101      	bne.n	800553e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800553a:	4b7e      	ldr	r3, [pc, #504]	; (8005734 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800553c:	e001      	b.n	8005542 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800553e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005542:	685a      	ldr	r2, [r3, #4]
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4979      	ldr	r1, [pc, #484]	; (8005730 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800554a:	428b      	cmp	r3, r1
 800554c:	d101      	bne.n	8005552 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800554e:	4b79      	ldr	r3, [pc, #484]	; (8005734 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005550:	e001      	b.n	8005556 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8005552:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005556:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800555a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	685a      	ldr	r2, [r3, #4]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800556a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800556c:	2300      	movs	r3, #0
 800556e:	60fb      	str	r3, [r7, #12]
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	68db      	ldr	r3, [r3, #12]
 8005576:	60fb      	str	r3, [r7, #12]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	60fb      	str	r3, [r7, #12]
 8005580:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2201      	movs	r2, #1
 8005586:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800558e:	f043 0202 	orr.w	r2, r3, #2
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005596:	6878      	ldr	r0, [r7, #4]
 8005598:	f7ff fdfa 	bl	8005190 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800559c:	69fb      	ldr	r3, [r7, #28]
 800559e:	f003 0308 	and.w	r3, r3, #8
 80055a2:	2b08      	cmp	r3, #8
 80055a4:	f040 80be 	bne.w	8005724 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	f003 0320 	and.w	r3, r3, #32
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	f000 80b8 	beq.w	8005724 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	685a      	ldr	r2, [r3, #4]
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80055c2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4a59      	ldr	r2, [pc, #356]	; (8005730 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d101      	bne.n	80055d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80055ce:	4b59      	ldr	r3, [pc, #356]	; (8005734 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80055d0:	e001      	b.n	80055d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80055d2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80055d6:	685a      	ldr	r2, [r3, #4]
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4954      	ldr	r1, [pc, #336]	; (8005730 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80055de:	428b      	cmp	r3, r1
 80055e0:	d101      	bne.n	80055e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80055e2:	4b54      	ldr	r3, [pc, #336]	; (8005734 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80055e4:	e001      	b.n	80055ea <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80055e6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80055ea:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80055ee:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80055f0:	2300      	movs	r3, #0
 80055f2:	60bb      	str	r3, [r7, #8]
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	60bb      	str	r3, [r7, #8]
 80055fc:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2201      	movs	r2, #1
 8005602:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800560a:	f043 0204 	orr.w	r2, r3, #4
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005612:	6878      	ldr	r0, [r7, #4]
 8005614:	f7ff fdbc 	bl	8005190 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005618:	e084      	b.n	8005724 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800561a:	69bb      	ldr	r3, [r7, #24]
 800561c:	f003 0302 	and.w	r3, r3, #2
 8005620:	2b02      	cmp	r3, #2
 8005622:	d107      	bne.n	8005634 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8005624:	693b      	ldr	r3, [r7, #16]
 8005626:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800562a:	2b00      	cmp	r3, #0
 800562c:	d002      	beq.n	8005634 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800562e:	6878      	ldr	r0, [r7, #4]
 8005630:	f000 f8be 	bl	80057b0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8005634:	69fb      	ldr	r3, [r7, #28]
 8005636:	f003 0301 	and.w	r3, r3, #1
 800563a:	2b01      	cmp	r3, #1
 800563c:	d107      	bne.n	800564e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005644:	2b00      	cmp	r3, #0
 8005646:	d002      	beq.n	800564e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	f000 f8fd 	bl	8005848 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800564e:	69fb      	ldr	r3, [r7, #28]
 8005650:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005654:	2b40      	cmp	r3, #64	; 0x40
 8005656:	d12f      	bne.n	80056b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	f003 0320 	and.w	r3, r3, #32
 800565e:	2b00      	cmp	r3, #0
 8005660:	d02a      	beq.n	80056b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	685a      	ldr	r2, [r3, #4]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005670:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4a2e      	ldr	r2, [pc, #184]	; (8005730 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d101      	bne.n	8005680 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800567c:	4b2d      	ldr	r3, [pc, #180]	; (8005734 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800567e:	e001      	b.n	8005684 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8005680:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005684:	685a      	ldr	r2, [r3, #4]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	4929      	ldr	r1, [pc, #164]	; (8005730 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800568c:	428b      	cmp	r3, r1
 800568e:	d101      	bne.n	8005694 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8005690:	4b28      	ldr	r3, [pc, #160]	; (8005734 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005692:	e001      	b.n	8005698 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8005694:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005698:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800569c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2201      	movs	r2, #1
 80056a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056aa:	f043 0202 	orr.w	r2, r3, #2
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80056b2:	6878      	ldr	r0, [r7, #4]
 80056b4:	f7ff fd6c 	bl	8005190 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80056b8:	69bb      	ldr	r3, [r7, #24]
 80056ba:	f003 0308 	and.w	r3, r3, #8
 80056be:	2b08      	cmp	r3, #8
 80056c0:	d131      	bne.n	8005726 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 80056c2:	693b      	ldr	r3, [r7, #16]
 80056c4:	f003 0320 	and.w	r3, r3, #32
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d02c      	beq.n	8005726 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a17      	ldr	r2, [pc, #92]	; (8005730 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d101      	bne.n	80056da <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80056d6:	4b17      	ldr	r3, [pc, #92]	; (8005734 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80056d8:	e001      	b.n	80056de <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80056da:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80056de:	685a      	ldr	r2, [r3, #4]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4912      	ldr	r1, [pc, #72]	; (8005730 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80056e6:	428b      	cmp	r3, r1
 80056e8:	d101      	bne.n	80056ee <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 80056ea:	4b12      	ldr	r3, [pc, #72]	; (8005734 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80056ec:	e001      	b.n	80056f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 80056ee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80056f2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80056f6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	685a      	ldr	r2, [r3, #4]
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005706:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2201      	movs	r2, #1
 800570c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005714:	f043 0204 	orr.w	r2, r3, #4
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	f7ff fd37 	bl	8005190 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005722:	e000      	b.n	8005726 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005724:	bf00      	nop
}
 8005726:	bf00      	nop
 8005728:	3720      	adds	r7, #32
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}
 800572e:	bf00      	nop
 8005730:	40003800 	.word	0x40003800
 8005734:	40003400 	.word	0x40003400

08005738 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005738:	b480      	push	{r7}
 800573a:	b083      	sub	sp, #12
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8005740:	bf00      	nop
 8005742:	370c      	adds	r7, #12
 8005744:	46bd      	mov	sp, r7
 8005746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574a:	4770      	bx	lr

0800574c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b082      	sub	sp, #8
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005758:	1c99      	adds	r1, r3, #2
 800575a:	687a      	ldr	r2, [r7, #4]
 800575c:	6251      	str	r1, [r2, #36]	; 0x24
 800575e:	881a      	ldrh	r2, [r3, #0]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800576a:	b29b      	uxth	r3, r3
 800576c:	3b01      	subs	r3, #1
 800576e:	b29a      	uxth	r2, r3
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005778:	b29b      	uxth	r3, r3
 800577a:	2b00      	cmp	r3, #0
 800577c:	d113      	bne.n	80057a6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	685a      	ldr	r2, [r3, #4]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800578c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005792:	b29b      	uxth	r3, r3
 8005794:	2b00      	cmp	r3, #0
 8005796:	d106      	bne.n	80057a6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2201      	movs	r2, #1
 800579c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80057a0:	6878      	ldr	r0, [r7, #4]
 80057a2:	f7ff ffc9 	bl	8005738 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80057a6:	bf00      	nop
 80057a8:	3708      	adds	r7, #8
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}
	...

080057b0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b082      	sub	sp, #8
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057bc:	1c99      	adds	r1, r3, #2
 80057be:	687a      	ldr	r2, [r7, #4]
 80057c0:	6251      	str	r1, [r2, #36]	; 0x24
 80057c2:	8819      	ldrh	r1, [r3, #0]
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	4a1d      	ldr	r2, [pc, #116]	; (8005840 <I2SEx_TxISR_I2SExt+0x90>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d101      	bne.n	80057d2 <I2SEx_TxISR_I2SExt+0x22>
 80057ce:	4b1d      	ldr	r3, [pc, #116]	; (8005844 <I2SEx_TxISR_I2SExt+0x94>)
 80057d0:	e001      	b.n	80057d6 <I2SEx_TxISR_I2SExt+0x26>
 80057d2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80057d6:	460a      	mov	r2, r1
 80057d8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057de:	b29b      	uxth	r3, r3
 80057e0:	3b01      	subs	r3, #1
 80057e2:	b29a      	uxth	r2, r3
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057ec:	b29b      	uxth	r3, r3
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d121      	bne.n	8005836 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	4a12      	ldr	r2, [pc, #72]	; (8005840 <I2SEx_TxISR_I2SExt+0x90>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d101      	bne.n	8005800 <I2SEx_TxISR_I2SExt+0x50>
 80057fc:	4b11      	ldr	r3, [pc, #68]	; (8005844 <I2SEx_TxISR_I2SExt+0x94>)
 80057fe:	e001      	b.n	8005804 <I2SEx_TxISR_I2SExt+0x54>
 8005800:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005804:	685a      	ldr	r2, [r3, #4]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	490d      	ldr	r1, [pc, #52]	; (8005840 <I2SEx_TxISR_I2SExt+0x90>)
 800580c:	428b      	cmp	r3, r1
 800580e:	d101      	bne.n	8005814 <I2SEx_TxISR_I2SExt+0x64>
 8005810:	4b0c      	ldr	r3, [pc, #48]	; (8005844 <I2SEx_TxISR_I2SExt+0x94>)
 8005812:	e001      	b.n	8005818 <I2SEx_TxISR_I2SExt+0x68>
 8005814:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005818:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800581c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005822:	b29b      	uxth	r3, r3
 8005824:	2b00      	cmp	r3, #0
 8005826:	d106      	bne.n	8005836 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2201      	movs	r2, #1
 800582c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005830:	6878      	ldr	r0, [r7, #4]
 8005832:	f7ff ff81 	bl	8005738 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005836:	bf00      	nop
 8005838:	3708      	adds	r7, #8
 800583a:	46bd      	mov	sp, r7
 800583c:	bd80      	pop	{r7, pc}
 800583e:	bf00      	nop
 8005840:	40003800 	.word	0x40003800
 8005844:	40003400 	.word	0x40003400

08005848 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b082      	sub	sp, #8
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	68d8      	ldr	r0, [r3, #12]
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800585a:	1c99      	adds	r1, r3, #2
 800585c:	687a      	ldr	r2, [r7, #4]
 800585e:	62d1      	str	r1, [r2, #44]	; 0x2c
 8005860:	b282      	uxth	r2, r0
 8005862:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005868:	b29b      	uxth	r3, r3
 800586a:	3b01      	subs	r3, #1
 800586c:	b29a      	uxth	r2, r3
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005876:	b29b      	uxth	r3, r3
 8005878:	2b00      	cmp	r3, #0
 800587a:	d113      	bne.n	80058a4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	685a      	ldr	r2, [r3, #4]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800588a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005890:	b29b      	uxth	r3, r3
 8005892:	2b00      	cmp	r3, #0
 8005894:	d106      	bne.n	80058a4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	2201      	movs	r2, #1
 800589a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f7ff ff4a 	bl	8005738 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80058a4:	bf00      	nop
 80058a6:	3708      	adds	r7, #8
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bd80      	pop	{r7, pc}

080058ac <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b082      	sub	sp, #8
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a20      	ldr	r2, [pc, #128]	; (800593c <I2SEx_RxISR_I2SExt+0x90>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d101      	bne.n	80058c2 <I2SEx_RxISR_I2SExt+0x16>
 80058be:	4b20      	ldr	r3, [pc, #128]	; (8005940 <I2SEx_RxISR_I2SExt+0x94>)
 80058c0:	e001      	b.n	80058c6 <I2SEx_RxISR_I2SExt+0x1a>
 80058c2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80058c6:	68d8      	ldr	r0, [r3, #12]
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058cc:	1c99      	adds	r1, r3, #2
 80058ce:	687a      	ldr	r2, [r7, #4]
 80058d0:	62d1      	str	r1, [r2, #44]	; 0x2c
 80058d2:	b282      	uxth	r2, r0
 80058d4:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80058da:	b29b      	uxth	r3, r3
 80058dc:	3b01      	subs	r3, #1
 80058de:	b29a      	uxth	r2, r3
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80058e8:	b29b      	uxth	r3, r3
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d121      	bne.n	8005932 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4a12      	ldr	r2, [pc, #72]	; (800593c <I2SEx_RxISR_I2SExt+0x90>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d101      	bne.n	80058fc <I2SEx_RxISR_I2SExt+0x50>
 80058f8:	4b11      	ldr	r3, [pc, #68]	; (8005940 <I2SEx_RxISR_I2SExt+0x94>)
 80058fa:	e001      	b.n	8005900 <I2SEx_RxISR_I2SExt+0x54>
 80058fc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005900:	685a      	ldr	r2, [r3, #4]
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	490d      	ldr	r1, [pc, #52]	; (800593c <I2SEx_RxISR_I2SExt+0x90>)
 8005908:	428b      	cmp	r3, r1
 800590a:	d101      	bne.n	8005910 <I2SEx_RxISR_I2SExt+0x64>
 800590c:	4b0c      	ldr	r3, [pc, #48]	; (8005940 <I2SEx_RxISR_I2SExt+0x94>)
 800590e:	e001      	b.n	8005914 <I2SEx_RxISR_I2SExt+0x68>
 8005910:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005914:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005918:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800591e:	b29b      	uxth	r3, r3
 8005920:	2b00      	cmp	r3, #0
 8005922:	d106      	bne.n	8005932 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2201      	movs	r2, #1
 8005928:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800592c:	6878      	ldr	r0, [r7, #4]
 800592e:	f7ff ff03 	bl	8005738 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005932:	bf00      	nop
 8005934:	3708      	adds	r7, #8
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}
 800593a:	bf00      	nop
 800593c:	40003800 	.word	0x40003800
 8005940:	40003400 	.word	0x40003400

08005944 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005944:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005946:	b08f      	sub	sp, #60	; 0x3c
 8005948:	af0a      	add	r7, sp, #40	; 0x28
 800594a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d101      	bne.n	8005956 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005952:	2301      	movs	r3, #1
 8005954:	e118      	b.n	8005b88 <HAL_PCD_Init+0x244>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800595e:	d003      	beq.n	8005968 <HAL_PCD_Init+0x24>
 8005960:	2187      	movs	r1, #135	; 0x87
 8005962:	488b      	ldr	r0, [pc, #556]	; (8005b90 <HAL_PCD_Init+0x24c>)
 8005964:	f7fc fc3f 	bl	80021e6 <assert_failed>

  USBx = hpcd->Instance;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8005974:	b2db      	uxtb	r3, r3
 8005976:	2b00      	cmp	r3, #0
 8005978:	d106      	bne.n	8005988 <HAL_PCD_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2200      	movs	r2, #0
 800597e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	f006 feba 	bl	800c6fc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2203      	movs	r2, #3
 800598c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005994:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005998:	2b00      	cmp	r3, #0
 800599a:	d102      	bne.n	80059a2 <HAL_PCD_Init+0x5e>
  {
    hpcd->Init.dma_enable = 0U;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2200      	movs	r2, #0
 80059a0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4618      	mov	r0, r3
 80059a8:	f003 feb3 	bl	8009712 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	603b      	str	r3, [r7, #0]
 80059b2:	687e      	ldr	r6, [r7, #4]
 80059b4:	466d      	mov	r5, sp
 80059b6:	f106 0410 	add.w	r4, r6, #16
 80059ba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80059bc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80059be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80059c0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80059c2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80059c6:	e885 0003 	stmia.w	r5, {r0, r1}
 80059ca:	1d33      	adds	r3, r6, #4
 80059cc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80059ce:	6838      	ldr	r0, [r7, #0]
 80059d0:	f003 fd8a 	bl	80094e8 <USB_CoreInit>
 80059d4:	4603      	mov	r3, r0
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d005      	beq.n	80059e6 <HAL_PCD_Init+0xa2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2202      	movs	r2, #2
 80059de:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80059e2:	2301      	movs	r3, #1
 80059e4:	e0d0      	b.n	8005b88 <HAL_PCD_Init+0x244>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	2100      	movs	r1, #0
 80059ec:	4618      	mov	r0, r3
 80059ee:	f003 fea1 	bl	8009734 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80059f2:	2300      	movs	r3, #0
 80059f4:	73fb      	strb	r3, [r7, #15]
 80059f6:	e04a      	b.n	8005a8e <HAL_PCD_Init+0x14a>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80059f8:	7bfa      	ldrb	r2, [r7, #15]
 80059fa:	6879      	ldr	r1, [r7, #4]
 80059fc:	4613      	mov	r3, r2
 80059fe:	00db      	lsls	r3, r3, #3
 8005a00:	1a9b      	subs	r3, r3, r2
 8005a02:	009b      	lsls	r3, r3, #2
 8005a04:	440b      	add	r3, r1
 8005a06:	333d      	adds	r3, #61	; 0x3d
 8005a08:	2201      	movs	r2, #1
 8005a0a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005a0c:	7bfa      	ldrb	r2, [r7, #15]
 8005a0e:	6879      	ldr	r1, [r7, #4]
 8005a10:	4613      	mov	r3, r2
 8005a12:	00db      	lsls	r3, r3, #3
 8005a14:	1a9b      	subs	r3, r3, r2
 8005a16:	009b      	lsls	r3, r3, #2
 8005a18:	440b      	add	r3, r1
 8005a1a:	333c      	adds	r3, #60	; 0x3c
 8005a1c:	7bfa      	ldrb	r2, [r7, #15]
 8005a1e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005a20:	7bfa      	ldrb	r2, [r7, #15]
 8005a22:	7bfb      	ldrb	r3, [r7, #15]
 8005a24:	b298      	uxth	r0, r3
 8005a26:	6879      	ldr	r1, [r7, #4]
 8005a28:	4613      	mov	r3, r2
 8005a2a:	00db      	lsls	r3, r3, #3
 8005a2c:	1a9b      	subs	r3, r3, r2
 8005a2e:	009b      	lsls	r3, r3, #2
 8005a30:	440b      	add	r3, r1
 8005a32:	3342      	adds	r3, #66	; 0x42
 8005a34:	4602      	mov	r2, r0
 8005a36:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005a38:	7bfa      	ldrb	r2, [r7, #15]
 8005a3a:	6879      	ldr	r1, [r7, #4]
 8005a3c:	4613      	mov	r3, r2
 8005a3e:	00db      	lsls	r3, r3, #3
 8005a40:	1a9b      	subs	r3, r3, r2
 8005a42:	009b      	lsls	r3, r3, #2
 8005a44:	440b      	add	r3, r1
 8005a46:	333f      	adds	r3, #63	; 0x3f
 8005a48:	2200      	movs	r2, #0
 8005a4a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005a4c:	7bfa      	ldrb	r2, [r7, #15]
 8005a4e:	6879      	ldr	r1, [r7, #4]
 8005a50:	4613      	mov	r3, r2
 8005a52:	00db      	lsls	r3, r3, #3
 8005a54:	1a9b      	subs	r3, r3, r2
 8005a56:	009b      	lsls	r3, r3, #2
 8005a58:	440b      	add	r3, r1
 8005a5a:	3344      	adds	r3, #68	; 0x44
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005a60:	7bfa      	ldrb	r2, [r7, #15]
 8005a62:	6879      	ldr	r1, [r7, #4]
 8005a64:	4613      	mov	r3, r2
 8005a66:	00db      	lsls	r3, r3, #3
 8005a68:	1a9b      	subs	r3, r3, r2
 8005a6a:	009b      	lsls	r3, r3, #2
 8005a6c:	440b      	add	r3, r1
 8005a6e:	3348      	adds	r3, #72	; 0x48
 8005a70:	2200      	movs	r2, #0
 8005a72:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005a74:	7bfa      	ldrb	r2, [r7, #15]
 8005a76:	6879      	ldr	r1, [r7, #4]
 8005a78:	4613      	mov	r3, r2
 8005a7a:	00db      	lsls	r3, r3, #3
 8005a7c:	1a9b      	subs	r3, r3, r2
 8005a7e:	009b      	lsls	r3, r3, #2
 8005a80:	440b      	add	r3, r1
 8005a82:	3350      	adds	r3, #80	; 0x50
 8005a84:	2200      	movs	r2, #0
 8005a86:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005a88:	7bfb      	ldrb	r3, [r7, #15]
 8005a8a:	3301      	adds	r3, #1
 8005a8c:	73fb      	strb	r3, [r7, #15]
 8005a8e:	7bfa      	ldrb	r2, [r7, #15]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	429a      	cmp	r2, r3
 8005a96:	d3af      	bcc.n	80059f8 <HAL_PCD_Init+0xb4>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005a98:	2300      	movs	r3, #0
 8005a9a:	73fb      	strb	r3, [r7, #15]
 8005a9c:	e044      	b.n	8005b28 <HAL_PCD_Init+0x1e4>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005a9e:	7bfa      	ldrb	r2, [r7, #15]
 8005aa0:	6879      	ldr	r1, [r7, #4]
 8005aa2:	4613      	mov	r3, r2
 8005aa4:	00db      	lsls	r3, r3, #3
 8005aa6:	1a9b      	subs	r3, r3, r2
 8005aa8:	009b      	lsls	r3, r3, #2
 8005aaa:	440b      	add	r3, r1
 8005aac:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005ab4:	7bfa      	ldrb	r2, [r7, #15]
 8005ab6:	6879      	ldr	r1, [r7, #4]
 8005ab8:	4613      	mov	r3, r2
 8005aba:	00db      	lsls	r3, r3, #3
 8005abc:	1a9b      	subs	r3, r3, r2
 8005abe:	009b      	lsls	r3, r3, #2
 8005ac0:	440b      	add	r3, r1
 8005ac2:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8005ac6:	7bfa      	ldrb	r2, [r7, #15]
 8005ac8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005aca:	7bfa      	ldrb	r2, [r7, #15]
 8005acc:	6879      	ldr	r1, [r7, #4]
 8005ace:	4613      	mov	r3, r2
 8005ad0:	00db      	lsls	r3, r3, #3
 8005ad2:	1a9b      	subs	r3, r3, r2
 8005ad4:	009b      	lsls	r3, r3, #2
 8005ad6:	440b      	add	r3, r1
 8005ad8:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8005adc:	2200      	movs	r2, #0
 8005ade:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005ae0:	7bfa      	ldrb	r2, [r7, #15]
 8005ae2:	6879      	ldr	r1, [r7, #4]
 8005ae4:	4613      	mov	r3, r2
 8005ae6:	00db      	lsls	r3, r3, #3
 8005ae8:	1a9b      	subs	r3, r3, r2
 8005aea:	009b      	lsls	r3, r3, #2
 8005aec:	440b      	add	r3, r1
 8005aee:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005af2:	2200      	movs	r2, #0
 8005af4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005af6:	7bfa      	ldrb	r2, [r7, #15]
 8005af8:	6879      	ldr	r1, [r7, #4]
 8005afa:	4613      	mov	r3, r2
 8005afc:	00db      	lsls	r3, r3, #3
 8005afe:	1a9b      	subs	r3, r3, r2
 8005b00:	009b      	lsls	r3, r3, #2
 8005b02:	440b      	add	r3, r1
 8005b04:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005b08:	2200      	movs	r2, #0
 8005b0a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005b0c:	7bfa      	ldrb	r2, [r7, #15]
 8005b0e:	6879      	ldr	r1, [r7, #4]
 8005b10:	4613      	mov	r3, r2
 8005b12:	00db      	lsls	r3, r3, #3
 8005b14:	1a9b      	subs	r3, r3, r2
 8005b16:	009b      	lsls	r3, r3, #2
 8005b18:	440b      	add	r3, r1
 8005b1a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8005b1e:	2200      	movs	r2, #0
 8005b20:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b22:	7bfb      	ldrb	r3, [r7, #15]
 8005b24:	3301      	adds	r3, #1
 8005b26:	73fb      	strb	r3, [r7, #15]
 8005b28:	7bfa      	ldrb	r2, [r7, #15]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	429a      	cmp	r2, r3
 8005b30:	d3b5      	bcc.n	8005a9e <HAL_PCD_Init+0x15a>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	603b      	str	r3, [r7, #0]
 8005b38:	687e      	ldr	r6, [r7, #4]
 8005b3a:	466d      	mov	r5, sp
 8005b3c:	f106 0410 	add.w	r4, r6, #16
 8005b40:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005b42:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005b44:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005b46:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005b48:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005b4c:	e885 0003 	stmia.w	r5, {r0, r1}
 8005b50:	1d33      	adds	r3, r6, #4
 8005b52:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005b54:	6838      	ldr	r0, [r7, #0]
 8005b56:	f003 fe17 	bl	8009788 <USB_DevInit>
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d005      	beq.n	8005b6c <HAL_PCD_Init+0x228>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2202      	movs	r2, #2
 8005b64:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8005b68:	2301      	movs	r3, #1
 8005b6a:	e00d      	b.n	8005b88 <HAL_PCD_Init+0x244>
  }

  hpcd->USB_Address = 0U;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2200      	movs	r2, #0
 8005b70:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2201      	movs	r2, #1
 8005b78:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4618      	mov	r0, r3
 8005b82:	f004 fe5f 	bl	800a844 <USB_DevDisconnect>

  return HAL_OK;
 8005b86:	2300      	movs	r3, #0
}
 8005b88:	4618      	mov	r0, r3
 8005b8a:	3714      	adds	r7, #20
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b90:	0800fb4c 	.word	0x0800fb4c

08005b94 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b084      	sub	sp, #16
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005ba8:	2b01      	cmp	r3, #1
 8005baa:	d101      	bne.n	8005bb0 <HAL_PCD_Start+0x1c>
 8005bac:	2302      	movs	r3, #2
 8005bae:	e020      	b.n	8005bf2 <HAL_PCD_Start+0x5e>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bbc:	2b01      	cmp	r3, #1
 8005bbe:	d109      	bne.n	8005bd4 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8005bc4:	2b01      	cmp	r3, #1
 8005bc6:	d005      	beq.n	8005bd4 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bcc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4618      	mov	r0, r3
 8005bda:	f003 fd89 	bl	80096f0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4618      	mov	r0, r3
 8005be4:	f004 fe0d 	bl	800a802 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2200      	movs	r2, #0
 8005bec:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005bf0:	2300      	movs	r3, #0
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	3710      	adds	r7, #16
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}

08005bfa <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005bfa:	b590      	push	{r4, r7, lr}
 8005bfc:	b08d      	sub	sp, #52	; 0x34
 8005bfe:	af00      	add	r7, sp, #0
 8005c00:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c08:	6a3b      	ldr	r3, [r7, #32]
 8005c0a:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4618      	mov	r0, r3
 8005c12:	f004 fecb 	bl	800a9ac <USB_GetMode>
 8005c16:	4603      	mov	r3, r0
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	f040 839d 	bne.w	8006358 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	4618      	mov	r0, r3
 8005c24:	f004 fe2f 	bl	800a886 <USB_ReadInterrupts>
 8005c28:	4603      	mov	r3, r0
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	f000 8393 	beq.w	8006356 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4618      	mov	r0, r3
 8005c36:	f004 fe26 	bl	800a886 <USB_ReadInterrupts>
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	f003 0302 	and.w	r3, r3, #2
 8005c40:	2b02      	cmp	r3, #2
 8005c42:	d107      	bne.n	8005c54 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	695a      	ldr	r2, [r3, #20]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f002 0202 	and.w	r2, r2, #2
 8005c52:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f004 fe14 	bl	800a886 <USB_ReadInterrupts>
 8005c5e:	4603      	mov	r3, r0
 8005c60:	f003 0310 	and.w	r3, r3, #16
 8005c64:	2b10      	cmp	r3, #16
 8005c66:	d161      	bne.n	8005d2c <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	699a      	ldr	r2, [r3, #24]
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f022 0210 	bic.w	r2, r2, #16
 8005c76:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8005c78:	6a3b      	ldr	r3, [r7, #32]
 8005c7a:	6a1b      	ldr	r3, [r3, #32]
 8005c7c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8005c7e:	69bb      	ldr	r3, [r7, #24]
 8005c80:	f003 020f 	and.w	r2, r3, #15
 8005c84:	4613      	mov	r3, r2
 8005c86:	00db      	lsls	r3, r3, #3
 8005c88:	1a9b      	subs	r3, r3, r2
 8005c8a:	009b      	lsls	r3, r3, #2
 8005c8c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005c90:	687a      	ldr	r2, [r7, #4]
 8005c92:	4413      	add	r3, r2
 8005c94:	3304      	adds	r3, #4
 8005c96:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005c98:	69bb      	ldr	r3, [r7, #24]
 8005c9a:	0c5b      	lsrs	r3, r3, #17
 8005c9c:	f003 030f 	and.w	r3, r3, #15
 8005ca0:	2b02      	cmp	r3, #2
 8005ca2:	d124      	bne.n	8005cee <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005ca4:	69ba      	ldr	r2, [r7, #24]
 8005ca6:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8005caa:	4013      	ands	r3, r2
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d035      	beq.n	8005d1c <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005cb4:	69bb      	ldr	r3, [r7, #24]
 8005cb6:	091b      	lsrs	r3, r3, #4
 8005cb8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005cba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005cbe:	b29b      	uxth	r3, r3
 8005cc0:	461a      	mov	r2, r3
 8005cc2:	6a38      	ldr	r0, [r7, #32]
 8005cc4:	f004 fc7a 	bl	800a5bc <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	68da      	ldr	r2, [r3, #12]
 8005ccc:	69bb      	ldr	r3, [r7, #24]
 8005cce:	091b      	lsrs	r3, r3, #4
 8005cd0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005cd4:	441a      	add	r2, r3
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	699a      	ldr	r2, [r3, #24]
 8005cde:	69bb      	ldr	r3, [r7, #24]
 8005ce0:	091b      	lsrs	r3, r3, #4
 8005ce2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005ce6:	441a      	add	r2, r3
 8005ce8:	697b      	ldr	r3, [r7, #20]
 8005cea:	619a      	str	r2, [r3, #24]
 8005cec:	e016      	b.n	8005d1c <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8005cee:	69bb      	ldr	r3, [r7, #24]
 8005cf0:	0c5b      	lsrs	r3, r3, #17
 8005cf2:	f003 030f 	and.w	r3, r3, #15
 8005cf6:	2b06      	cmp	r3, #6
 8005cf8:	d110      	bne.n	8005d1c <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005d00:	2208      	movs	r2, #8
 8005d02:	4619      	mov	r1, r3
 8005d04:	6a38      	ldr	r0, [r7, #32]
 8005d06:	f004 fc59 	bl	800a5bc <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005d0a:	697b      	ldr	r3, [r7, #20]
 8005d0c:	699a      	ldr	r2, [r3, #24]
 8005d0e:	69bb      	ldr	r3, [r7, #24]
 8005d10:	091b      	lsrs	r3, r3, #4
 8005d12:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005d16:	441a      	add	r2, r3
 8005d18:	697b      	ldr	r3, [r7, #20]
 8005d1a:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	699a      	ldr	r2, [r3, #24]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f042 0210 	orr.w	r2, r2, #16
 8005d2a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4618      	mov	r0, r3
 8005d32:	f004 fda8 	bl	800a886 <USB_ReadInterrupts>
 8005d36:	4603      	mov	r3, r0
 8005d38:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005d3c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005d40:	d16e      	bne.n	8005e20 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8005d42:	2300      	movs	r3, #0
 8005d44:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	f004 fdae 	bl	800a8ac <USB_ReadDevAllOutEpInterrupt>
 8005d50:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8005d52:	e062      	b.n	8005e1a <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d56:	f003 0301 	and.w	r3, r3, #1
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d057      	beq.n	8005e0e <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d64:	b2d2      	uxtb	r2, r2
 8005d66:	4611      	mov	r1, r2
 8005d68:	4618      	mov	r0, r3
 8005d6a:	f004 fdd3 	bl	800a914 <USB_ReadDevOutEPInterrupt>
 8005d6e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005d70:	693b      	ldr	r3, [r7, #16]
 8005d72:	f003 0301 	and.w	r3, r3, #1
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d00c      	beq.n	8005d94 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d7c:	015a      	lsls	r2, r3, #5
 8005d7e:	69fb      	ldr	r3, [r7, #28]
 8005d80:	4413      	add	r3, r2
 8005d82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005d86:	461a      	mov	r2, r3
 8005d88:	2301      	movs	r3, #1
 8005d8a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005d8c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005d8e:	6878      	ldr	r0, [r7, #4]
 8005d90:	f000 fdb0 	bl	80068f4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005d94:	693b      	ldr	r3, [r7, #16]
 8005d96:	f003 0308 	and.w	r3, r3, #8
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d00c      	beq.n	8005db8 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005da0:	015a      	lsls	r2, r3, #5
 8005da2:	69fb      	ldr	r3, [r7, #28]
 8005da4:	4413      	add	r3, r2
 8005da6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005daa:	461a      	mov	r2, r3
 8005dac:	2308      	movs	r3, #8
 8005dae:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005db0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005db2:	6878      	ldr	r0, [r7, #4]
 8005db4:	f000 feaa 	bl	8006b0c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005db8:	693b      	ldr	r3, [r7, #16]
 8005dba:	f003 0310 	and.w	r3, r3, #16
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d008      	beq.n	8005dd4 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dc4:	015a      	lsls	r2, r3, #5
 8005dc6:	69fb      	ldr	r3, [r7, #28]
 8005dc8:	4413      	add	r3, r2
 8005dca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005dce:	461a      	mov	r2, r3
 8005dd0:	2310      	movs	r3, #16
 8005dd2:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005dd4:	693b      	ldr	r3, [r7, #16]
 8005dd6:	f003 0320 	and.w	r3, r3, #32
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d008      	beq.n	8005df0 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005de0:	015a      	lsls	r2, r3, #5
 8005de2:	69fb      	ldr	r3, [r7, #28]
 8005de4:	4413      	add	r3, r2
 8005de6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005dea:	461a      	mov	r2, r3
 8005dec:	2320      	movs	r3, #32
 8005dee:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005df0:	693b      	ldr	r3, [r7, #16]
 8005df2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d009      	beq.n	8005e0e <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dfc:	015a      	lsls	r2, r3, #5
 8005dfe:	69fb      	ldr	r3, [r7, #28]
 8005e00:	4413      	add	r3, r2
 8005e02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e06:	461a      	mov	r2, r3
 8005e08:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005e0c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e10:	3301      	adds	r3, #1
 8005e12:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005e14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e16:	085b      	lsrs	r3, r3, #1
 8005e18:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005e1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d199      	bne.n	8005d54 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4618      	mov	r0, r3
 8005e26:	f004 fd2e 	bl	800a886 <USB_ReadInterrupts>
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005e30:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005e34:	f040 80c0 	bne.w	8005fb8 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	f004 fd4f 	bl	800a8e0 <USB_ReadDevAllInEpInterrupt>
 8005e42:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8005e44:	2300      	movs	r3, #0
 8005e46:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8005e48:	e0b2      	b.n	8005fb0 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005e4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e4c:	f003 0301 	and.w	r3, r3, #1
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	f000 80a7 	beq.w	8005fa4 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e5c:	b2d2      	uxtb	r2, r2
 8005e5e:	4611      	mov	r1, r2
 8005e60:	4618      	mov	r0, r3
 8005e62:	f004 fd75 	bl	800a950 <USB_ReadDevInEPInterrupt>
 8005e66:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	f003 0301 	and.w	r3, r3, #1
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d057      	beq.n	8005f22 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e74:	f003 030f 	and.w	r3, r3, #15
 8005e78:	2201      	movs	r2, #1
 8005e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8005e7e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005e80:	69fb      	ldr	r3, [r7, #28]
 8005e82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e86:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	43db      	mvns	r3, r3
 8005e8c:	69f9      	ldr	r1, [r7, #28]
 8005e8e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005e92:	4013      	ands	r3, r2
 8005e94:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e98:	015a      	lsls	r2, r3, #5
 8005e9a:	69fb      	ldr	r3, [r7, #28]
 8005e9c:	4413      	add	r3, r2
 8005e9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ea2:	461a      	mov	r2, r3
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	691b      	ldr	r3, [r3, #16]
 8005eac:	2b01      	cmp	r3, #1
 8005eae:	d132      	bne.n	8005f16 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005eb0:	6879      	ldr	r1, [r7, #4]
 8005eb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005eb4:	4613      	mov	r3, r2
 8005eb6:	00db      	lsls	r3, r3, #3
 8005eb8:	1a9b      	subs	r3, r3, r2
 8005eba:	009b      	lsls	r3, r3, #2
 8005ebc:	440b      	add	r3, r1
 8005ebe:	3348      	adds	r3, #72	; 0x48
 8005ec0:	6819      	ldr	r1, [r3, #0]
 8005ec2:	6878      	ldr	r0, [r7, #4]
 8005ec4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ec6:	4613      	mov	r3, r2
 8005ec8:	00db      	lsls	r3, r3, #3
 8005eca:	1a9b      	subs	r3, r3, r2
 8005ecc:	009b      	lsls	r3, r3, #2
 8005ece:	4403      	add	r3, r0
 8005ed0:	3344      	adds	r3, #68	; 0x44
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	4419      	add	r1, r3
 8005ed6:	6878      	ldr	r0, [r7, #4]
 8005ed8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005eda:	4613      	mov	r3, r2
 8005edc:	00db      	lsls	r3, r3, #3
 8005ede:	1a9b      	subs	r3, r3, r2
 8005ee0:	009b      	lsls	r3, r3, #2
 8005ee2:	4403      	add	r3, r0
 8005ee4:	3348      	adds	r3, #72	; 0x48
 8005ee6:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d113      	bne.n	8005f16 <HAL_PCD_IRQHandler+0x31c>
 8005eee:	6879      	ldr	r1, [r7, #4]
 8005ef0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ef2:	4613      	mov	r3, r2
 8005ef4:	00db      	lsls	r3, r3, #3
 8005ef6:	1a9b      	subs	r3, r3, r2
 8005ef8:	009b      	lsls	r3, r3, #2
 8005efa:	440b      	add	r3, r1
 8005efc:	3350      	adds	r3, #80	; 0x50
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d108      	bne.n	8005f16 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6818      	ldr	r0, [r3, #0]
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005f0e:	461a      	mov	r2, r3
 8005f10:	2101      	movs	r1, #1
 8005f12:	f004 fd7d 	bl	800aa10 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f18:	b2db      	uxtb	r3, r3
 8005f1a:	4619      	mov	r1, r3
 8005f1c:	6878      	ldr	r0, [r7, #4]
 8005f1e:	f006 fc7c 	bl	800c81a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005f22:	693b      	ldr	r3, [r7, #16]
 8005f24:	f003 0308 	and.w	r3, r3, #8
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d008      	beq.n	8005f3e <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005f2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f2e:	015a      	lsls	r2, r3, #5
 8005f30:	69fb      	ldr	r3, [r7, #28]
 8005f32:	4413      	add	r3, r2
 8005f34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f38:	461a      	mov	r2, r3
 8005f3a:	2308      	movs	r3, #8
 8005f3c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	f003 0310 	and.w	r3, r3, #16
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d008      	beq.n	8005f5a <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f4a:	015a      	lsls	r2, r3, #5
 8005f4c:	69fb      	ldr	r3, [r7, #28]
 8005f4e:	4413      	add	r3, r2
 8005f50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f54:	461a      	mov	r2, r3
 8005f56:	2310      	movs	r3, #16
 8005f58:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005f5a:	693b      	ldr	r3, [r7, #16]
 8005f5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d008      	beq.n	8005f76 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f66:	015a      	lsls	r2, r3, #5
 8005f68:	69fb      	ldr	r3, [r7, #28]
 8005f6a:	4413      	add	r3, r2
 8005f6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f70:	461a      	mov	r2, r3
 8005f72:	2340      	movs	r3, #64	; 0x40
 8005f74:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	f003 0302 	and.w	r3, r3, #2
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d008      	beq.n	8005f92 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f82:	015a      	lsls	r2, r3, #5
 8005f84:	69fb      	ldr	r3, [r7, #28]
 8005f86:	4413      	add	r3, r2
 8005f88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f8c:	461a      	mov	r2, r3
 8005f8e:	2302      	movs	r3, #2
 8005f90:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005f92:	693b      	ldr	r3, [r7, #16]
 8005f94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d003      	beq.n	8005fa4 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005f9c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005f9e:	6878      	ldr	r0, [r7, #4]
 8005fa0:	f000 fc1b 	bl	80067da <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fa6:	3301      	adds	r3, #1
 8005fa8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005faa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fac:	085b      	lsrs	r3, r3, #1
 8005fae:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	f47f af49 	bne.w	8005e4a <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	f004 fc62 	bl	800a886 <USB_ReadInterrupts>
 8005fc2:	4603      	mov	r3, r0
 8005fc4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005fc8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005fcc:	d122      	bne.n	8006014 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005fce:	69fb      	ldr	r3, [r7, #28]
 8005fd0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005fd4:	685b      	ldr	r3, [r3, #4]
 8005fd6:	69fa      	ldr	r2, [r7, #28]
 8005fd8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005fdc:	f023 0301 	bic.w	r3, r3, #1
 8005fe0:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8005fe8:	2b01      	cmp	r3, #1
 8005fea:	d108      	bne.n	8005ffe <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2200      	movs	r2, #0
 8005ff0:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005ff4:	2100      	movs	r1, #0
 8005ff6:	6878      	ldr	r0, [r7, #4]
 8005ff8:	f000 fe26 	bl	8006c48 <HAL_PCDEx_LPM_Callback>
 8005ffc:	e002      	b.n	8006004 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005ffe:	6878      	ldr	r0, [r7, #4]
 8006000:	f006 fc78 	bl	800c8f4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	695a      	ldr	r2, [r3, #20]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8006012:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4618      	mov	r0, r3
 800601a:	f004 fc34 	bl	800a886 <USB_ReadInterrupts>
 800601e:	4603      	mov	r3, r0
 8006020:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006024:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006028:	d112      	bne.n	8006050 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800602a:	69fb      	ldr	r3, [r7, #28]
 800602c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006030:	689b      	ldr	r3, [r3, #8]
 8006032:	f003 0301 	and.w	r3, r3, #1
 8006036:	2b01      	cmp	r3, #1
 8006038:	d102      	bne.n	8006040 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	f006 fc34 	bl	800c8a8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	695a      	ldr	r2, [r3, #20]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800604e:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4618      	mov	r0, r3
 8006056:	f004 fc16 	bl	800a886 <USB_ReadInterrupts>
 800605a:	4603      	mov	r3, r0
 800605c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006060:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006064:	f040 80c7 	bne.w	80061f6 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006068:	69fb      	ldr	r3, [r7, #28]
 800606a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800606e:	685b      	ldr	r3, [r3, #4]
 8006070:	69fa      	ldr	r2, [r7, #28]
 8006072:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006076:	f023 0301 	bic.w	r3, r3, #1
 800607a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	2110      	movs	r1, #16
 8006082:	4618      	mov	r0, r3
 8006084:	f003 fce4 	bl	8009a50 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006088:	2300      	movs	r3, #0
 800608a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800608c:	e056      	b.n	800613c <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800608e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006090:	015a      	lsls	r2, r3, #5
 8006092:	69fb      	ldr	r3, [r7, #28]
 8006094:	4413      	add	r3, r2
 8006096:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800609a:	461a      	mov	r2, r3
 800609c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80060a0:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80060a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060a4:	015a      	lsls	r2, r3, #5
 80060a6:	69fb      	ldr	r3, [r7, #28]
 80060a8:	4413      	add	r3, r2
 80060aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80060b2:	0151      	lsls	r1, r2, #5
 80060b4:	69fa      	ldr	r2, [r7, #28]
 80060b6:	440a      	add	r2, r1
 80060b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80060bc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80060c0:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80060c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060c4:	015a      	lsls	r2, r3, #5
 80060c6:	69fb      	ldr	r3, [r7, #28]
 80060c8:	4413      	add	r3, r2
 80060ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80060d2:	0151      	lsls	r1, r2, #5
 80060d4:	69fa      	ldr	r2, [r7, #28]
 80060d6:	440a      	add	r2, r1
 80060d8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80060dc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80060e0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80060e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060e4:	015a      	lsls	r2, r3, #5
 80060e6:	69fb      	ldr	r3, [r7, #28]
 80060e8:	4413      	add	r3, r2
 80060ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80060ee:	461a      	mov	r2, r3
 80060f0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80060f4:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80060f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060f8:	015a      	lsls	r2, r3, #5
 80060fa:	69fb      	ldr	r3, [r7, #28]
 80060fc:	4413      	add	r3, r2
 80060fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006106:	0151      	lsls	r1, r2, #5
 8006108:	69fa      	ldr	r2, [r7, #28]
 800610a:	440a      	add	r2, r1
 800610c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006110:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006114:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006116:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006118:	015a      	lsls	r2, r3, #5
 800611a:	69fb      	ldr	r3, [r7, #28]
 800611c:	4413      	add	r3, r2
 800611e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006126:	0151      	lsls	r1, r2, #5
 8006128:	69fa      	ldr	r2, [r7, #28]
 800612a:	440a      	add	r2, r1
 800612c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006130:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006134:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006136:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006138:	3301      	adds	r3, #1
 800613a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	685b      	ldr	r3, [r3, #4]
 8006140:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006142:	429a      	cmp	r2, r3
 8006144:	d3a3      	bcc.n	800608e <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8006146:	69fb      	ldr	r3, [r7, #28]
 8006148:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800614c:	69db      	ldr	r3, [r3, #28]
 800614e:	69fa      	ldr	r2, [r7, #28]
 8006150:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006154:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8006158:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800615e:	2b00      	cmp	r3, #0
 8006160:	d016      	beq.n	8006190 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8006162:	69fb      	ldr	r3, [r7, #28]
 8006164:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006168:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800616c:	69fa      	ldr	r2, [r7, #28]
 800616e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006172:	f043 030b 	orr.w	r3, r3, #11
 8006176:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800617a:	69fb      	ldr	r3, [r7, #28]
 800617c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006180:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006182:	69fa      	ldr	r2, [r7, #28]
 8006184:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006188:	f043 030b 	orr.w	r3, r3, #11
 800618c:	6453      	str	r3, [r2, #68]	; 0x44
 800618e:	e015      	b.n	80061bc <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006190:	69fb      	ldr	r3, [r7, #28]
 8006192:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006196:	695b      	ldr	r3, [r3, #20]
 8006198:	69fa      	ldr	r2, [r7, #28]
 800619a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800619e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80061a2:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80061a6:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80061a8:	69fb      	ldr	r3, [r7, #28]
 80061aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80061ae:	691b      	ldr	r3, [r3, #16]
 80061b0:	69fa      	ldr	r2, [r7, #28]
 80061b2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80061b6:	f043 030b 	orr.w	r3, r3, #11
 80061ba:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80061bc:	69fb      	ldr	r3, [r7, #28]
 80061be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	69fa      	ldr	r2, [r7, #28]
 80061c6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80061ca:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80061ce:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6818      	ldr	r0, [r3, #0]
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	691b      	ldr	r3, [r3, #16]
 80061d8:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80061e0:	461a      	mov	r2, r3
 80061e2:	f004 fc15 	bl	800aa10 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	695a      	ldr	r2, [r3, #20]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80061f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	4618      	mov	r0, r3
 80061fc:	f004 fb43 	bl	800a886 <USB_ReadInterrupts>
 8006200:	4603      	mov	r3, r0
 8006202:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006206:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800620a:	d124      	bne.n	8006256 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4618      	mov	r0, r3
 8006212:	f004 fbd9 	bl	800a9c8 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	4618      	mov	r0, r3
 800621c:	f003 fc79 	bl	8009b12 <USB_GetDevSpeed>
 8006220:	4603      	mov	r3, r0
 8006222:	461a      	mov	r2, r3
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681c      	ldr	r4, [r3, #0]
 800622c:	f001 fa9e 	bl	800776c <HAL_RCC_GetHCLKFreq>
 8006230:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006236:	b2db      	uxtb	r3, r3
 8006238:	461a      	mov	r2, r3
 800623a:	4620      	mov	r0, r4
 800623c:	f003 f9b6 	bl	80095ac <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8006240:	6878      	ldr	r0, [r7, #4]
 8006242:	f006 fb12 	bl	800c86a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	695a      	ldr	r2, [r3, #20]
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8006254:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4618      	mov	r0, r3
 800625c:	f004 fb13 	bl	800a886 <USB_ReadInterrupts>
 8006260:	4603      	mov	r3, r0
 8006262:	f003 0308 	and.w	r3, r3, #8
 8006266:	2b08      	cmp	r3, #8
 8006268:	d10a      	bne.n	8006280 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f006 faef 	bl	800c84e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	695a      	ldr	r2, [r3, #20]
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f002 0208 	and.w	r2, r2, #8
 800627e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	4618      	mov	r0, r3
 8006286:	f004 fafe 	bl	800a886 <USB_ReadInterrupts>
 800628a:	4603      	mov	r3, r0
 800628c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006290:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006294:	d10f      	bne.n	80062b6 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8006296:	2300      	movs	r3, #0
 8006298:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800629a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800629c:	b2db      	uxtb	r3, r3
 800629e:	4619      	mov	r1, r3
 80062a0:	6878      	ldr	r0, [r7, #4]
 80062a2:	f006 fb47 	bl	800c934 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	695a      	ldr	r2, [r3, #20]
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80062b4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4618      	mov	r0, r3
 80062bc:	f004 fae3 	bl	800a886 <USB_ReadInterrupts>
 80062c0:	4603      	mov	r3, r0
 80062c2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80062c6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80062ca:	d10f      	bne.n	80062ec <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80062cc:	2300      	movs	r3, #0
 80062ce:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80062d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062d2:	b2db      	uxtb	r3, r3
 80062d4:	4619      	mov	r1, r3
 80062d6:	6878      	ldr	r0, [r7, #4]
 80062d8:	f006 fb1a 	bl	800c910 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	695a      	ldr	r2, [r3, #20]
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80062ea:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4618      	mov	r0, r3
 80062f2:	f004 fac8 	bl	800a886 <USB_ReadInterrupts>
 80062f6:	4603      	mov	r3, r0
 80062f8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80062fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006300:	d10a      	bne.n	8006318 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8006302:	6878      	ldr	r0, [r7, #4]
 8006304:	f006 fb28 	bl	800c958 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	695a      	ldr	r2, [r3, #20]
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8006316:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4618      	mov	r0, r3
 800631e:	f004 fab2 	bl	800a886 <USB_ReadInterrupts>
 8006322:	4603      	mov	r3, r0
 8006324:	f003 0304 	and.w	r3, r3, #4
 8006328:	2b04      	cmp	r3, #4
 800632a:	d115      	bne.n	8006358 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8006334:	69bb      	ldr	r3, [r7, #24]
 8006336:	f003 0304 	and.w	r3, r3, #4
 800633a:	2b00      	cmp	r3, #0
 800633c:	d002      	beq.n	8006344 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800633e:	6878      	ldr	r0, [r7, #4]
 8006340:	f006 fb18 	bl	800c974 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	6859      	ldr	r1, [r3, #4]
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	69ba      	ldr	r2, [r7, #24]
 8006350:	430a      	orrs	r2, r1
 8006352:	605a      	str	r2, [r3, #4]
 8006354:	e000      	b.n	8006358 <HAL_PCD_IRQHandler+0x75e>
      return;
 8006356:	bf00      	nop
    }
  }
}
 8006358:	3734      	adds	r7, #52	; 0x34
 800635a:	46bd      	mov	sp, r7
 800635c:	bd90      	pop	{r4, r7, pc}

0800635e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800635e:	b580      	push	{r7, lr}
 8006360:	b082      	sub	sp, #8
 8006362:	af00      	add	r7, sp, #0
 8006364:	6078      	str	r0, [r7, #4]
 8006366:	460b      	mov	r3, r1
 8006368:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8006370:	2b01      	cmp	r3, #1
 8006372:	d101      	bne.n	8006378 <HAL_PCD_SetAddress+0x1a>
 8006374:	2302      	movs	r3, #2
 8006376:	e013      	b.n	80063a0 <HAL_PCD_SetAddress+0x42>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2201      	movs	r2, #1
 800637c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	78fa      	ldrb	r2, [r7, #3]
 8006384:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	78fa      	ldrb	r2, [r7, #3]
 800638e:	4611      	mov	r1, r2
 8006390:	4618      	mov	r0, r3
 8006392:	f004 fa10 	bl	800a7b6 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2200      	movs	r2, #0
 800639a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800639e:	2300      	movs	r3, #0
}
 80063a0:	4618      	mov	r0, r3
 80063a2:	3708      	adds	r7, #8
 80063a4:	46bd      	mov	sp, r7
 80063a6:	bd80      	pop	{r7, pc}

080063a8 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b084      	sub	sp, #16
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
 80063b0:	4608      	mov	r0, r1
 80063b2:	4611      	mov	r1, r2
 80063b4:	461a      	mov	r2, r3
 80063b6:	4603      	mov	r3, r0
 80063b8:	70fb      	strb	r3, [r7, #3]
 80063ba:	460b      	mov	r3, r1
 80063bc:	803b      	strh	r3, [r7, #0]
 80063be:	4613      	mov	r3, r2
 80063c0:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80063c2:	2300      	movs	r3, #0
 80063c4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80063c6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	da0f      	bge.n	80063ee <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80063ce:	78fb      	ldrb	r3, [r7, #3]
 80063d0:	f003 020f 	and.w	r2, r3, #15
 80063d4:	4613      	mov	r3, r2
 80063d6:	00db      	lsls	r3, r3, #3
 80063d8:	1a9b      	subs	r3, r3, r2
 80063da:	009b      	lsls	r3, r3, #2
 80063dc:	3338      	adds	r3, #56	; 0x38
 80063de:	687a      	ldr	r2, [r7, #4]
 80063e0:	4413      	add	r3, r2
 80063e2:	3304      	adds	r3, #4
 80063e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	2201      	movs	r2, #1
 80063ea:	705a      	strb	r2, [r3, #1]
 80063ec:	e00f      	b.n	800640e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80063ee:	78fb      	ldrb	r3, [r7, #3]
 80063f0:	f003 020f 	and.w	r2, r3, #15
 80063f4:	4613      	mov	r3, r2
 80063f6:	00db      	lsls	r3, r3, #3
 80063f8:	1a9b      	subs	r3, r3, r2
 80063fa:	009b      	lsls	r3, r3, #2
 80063fc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006400:	687a      	ldr	r2, [r7, #4]
 8006402:	4413      	add	r3, r2
 8006404:	3304      	adds	r3, #4
 8006406:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2200      	movs	r2, #0
 800640c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800640e:	78fb      	ldrb	r3, [r7, #3]
 8006410:	f003 030f 	and.w	r3, r3, #15
 8006414:	b2da      	uxtb	r2, r3
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800641a:	883a      	ldrh	r2, [r7, #0]
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	78ba      	ldrb	r2, [r7, #2]
 8006424:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	785b      	ldrb	r3, [r3, #1]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d004      	beq.n	8006438 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	781b      	ldrb	r3, [r3, #0]
 8006432:	b29a      	uxth	r2, r3
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006438:	78bb      	ldrb	r3, [r7, #2]
 800643a:	2b02      	cmp	r3, #2
 800643c:	d102      	bne.n	8006444 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	2200      	movs	r2, #0
 8006442:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800644a:	2b01      	cmp	r3, #1
 800644c:	d101      	bne.n	8006452 <HAL_PCD_EP_Open+0xaa>
 800644e:	2302      	movs	r3, #2
 8006450:	e00e      	b.n	8006470 <HAL_PCD_EP_Open+0xc8>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2201      	movs	r2, #1
 8006456:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	68f9      	ldr	r1, [r7, #12]
 8006460:	4618      	mov	r0, r3
 8006462:	f003 fb7b 	bl	8009b5c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2200      	movs	r2, #0
 800646a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 800646e:	7afb      	ldrb	r3, [r7, #11]
}
 8006470:	4618      	mov	r0, r3
 8006472:	3710      	adds	r7, #16
 8006474:	46bd      	mov	sp, r7
 8006476:	bd80      	pop	{r7, pc}

08006478 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b084      	sub	sp, #16
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
 8006480:	460b      	mov	r3, r1
 8006482:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006484:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006488:	2b00      	cmp	r3, #0
 800648a:	da0f      	bge.n	80064ac <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800648c:	78fb      	ldrb	r3, [r7, #3]
 800648e:	f003 020f 	and.w	r2, r3, #15
 8006492:	4613      	mov	r3, r2
 8006494:	00db      	lsls	r3, r3, #3
 8006496:	1a9b      	subs	r3, r3, r2
 8006498:	009b      	lsls	r3, r3, #2
 800649a:	3338      	adds	r3, #56	; 0x38
 800649c:	687a      	ldr	r2, [r7, #4]
 800649e:	4413      	add	r3, r2
 80064a0:	3304      	adds	r3, #4
 80064a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	2201      	movs	r2, #1
 80064a8:	705a      	strb	r2, [r3, #1]
 80064aa:	e00f      	b.n	80064cc <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80064ac:	78fb      	ldrb	r3, [r7, #3]
 80064ae:	f003 020f 	and.w	r2, r3, #15
 80064b2:	4613      	mov	r3, r2
 80064b4:	00db      	lsls	r3, r3, #3
 80064b6:	1a9b      	subs	r3, r3, r2
 80064b8:	009b      	lsls	r3, r3, #2
 80064ba:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80064be:	687a      	ldr	r2, [r7, #4]
 80064c0:	4413      	add	r3, r2
 80064c2:	3304      	adds	r3, #4
 80064c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	2200      	movs	r2, #0
 80064ca:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80064cc:	78fb      	ldrb	r3, [r7, #3]
 80064ce:	f003 030f 	and.w	r3, r3, #15
 80064d2:	b2da      	uxtb	r2, r3
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80064de:	2b01      	cmp	r3, #1
 80064e0:	d101      	bne.n	80064e6 <HAL_PCD_EP_Close+0x6e>
 80064e2:	2302      	movs	r3, #2
 80064e4:	e00e      	b.n	8006504 <HAL_PCD_EP_Close+0x8c>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2201      	movs	r2, #1
 80064ea:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	68f9      	ldr	r1, [r7, #12]
 80064f4:	4618      	mov	r0, r3
 80064f6:	f003 fbb9 	bl	8009c6c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2200      	movs	r2, #0
 80064fe:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8006502:	2300      	movs	r3, #0
}
 8006504:	4618      	mov	r0, r3
 8006506:	3710      	adds	r7, #16
 8006508:	46bd      	mov	sp, r7
 800650a:	bd80      	pop	{r7, pc}

0800650c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b086      	sub	sp, #24
 8006510:	af00      	add	r7, sp, #0
 8006512:	60f8      	str	r0, [r7, #12]
 8006514:	607a      	str	r2, [r7, #4]
 8006516:	603b      	str	r3, [r7, #0]
 8006518:	460b      	mov	r3, r1
 800651a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800651c:	7afb      	ldrb	r3, [r7, #11]
 800651e:	f003 020f 	and.w	r2, r3, #15
 8006522:	4613      	mov	r3, r2
 8006524:	00db      	lsls	r3, r3, #3
 8006526:	1a9b      	subs	r3, r3, r2
 8006528:	009b      	lsls	r3, r3, #2
 800652a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800652e:	68fa      	ldr	r2, [r7, #12]
 8006530:	4413      	add	r3, r2
 8006532:	3304      	adds	r3, #4
 8006534:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006536:	697b      	ldr	r3, [r7, #20]
 8006538:	687a      	ldr	r2, [r7, #4]
 800653a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	683a      	ldr	r2, [r7, #0]
 8006540:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8006542:	697b      	ldr	r3, [r7, #20]
 8006544:	2200      	movs	r2, #0
 8006546:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8006548:	697b      	ldr	r3, [r7, #20]
 800654a:	2200      	movs	r2, #0
 800654c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800654e:	7afb      	ldrb	r3, [r7, #11]
 8006550:	f003 030f 	and.w	r3, r3, #15
 8006554:	b2da      	uxtb	r2, r3
 8006556:	697b      	ldr	r3, [r7, #20]
 8006558:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	691b      	ldr	r3, [r3, #16]
 800655e:	2b01      	cmp	r3, #1
 8006560:	d102      	bne.n	8006568 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006562:	687a      	ldr	r2, [r7, #4]
 8006564:	697b      	ldr	r3, [r7, #20]
 8006566:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006568:	7afb      	ldrb	r3, [r7, #11]
 800656a:	f003 030f 	and.w	r3, r3, #15
 800656e:	2b00      	cmp	r3, #0
 8006570:	d109      	bne.n	8006586 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	6818      	ldr	r0, [r3, #0]
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	691b      	ldr	r3, [r3, #16]
 800657a:	b2db      	uxtb	r3, r3
 800657c:	461a      	mov	r2, r3
 800657e:	6979      	ldr	r1, [r7, #20]
 8006580:	f003 fe94 	bl	800a2ac <USB_EP0StartXfer>
 8006584:	e008      	b.n	8006598 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	6818      	ldr	r0, [r3, #0]
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	691b      	ldr	r3, [r3, #16]
 800658e:	b2db      	uxtb	r3, r3
 8006590:	461a      	mov	r2, r3
 8006592:	6979      	ldr	r1, [r7, #20]
 8006594:	f003 fc46 	bl	8009e24 <USB_EPStartXfer>
  }

  return HAL_OK;
 8006598:	2300      	movs	r3, #0
}
 800659a:	4618      	mov	r0, r3
 800659c:	3718      	adds	r7, #24
 800659e:	46bd      	mov	sp, r7
 80065a0:	bd80      	pop	{r7, pc}

080065a2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80065a2:	b480      	push	{r7}
 80065a4:	b083      	sub	sp, #12
 80065a6:	af00      	add	r7, sp, #0
 80065a8:	6078      	str	r0, [r7, #4]
 80065aa:	460b      	mov	r3, r1
 80065ac:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80065ae:	78fb      	ldrb	r3, [r7, #3]
 80065b0:	f003 020f 	and.w	r2, r3, #15
 80065b4:	6879      	ldr	r1, [r7, #4]
 80065b6:	4613      	mov	r3, r2
 80065b8:	00db      	lsls	r3, r3, #3
 80065ba:	1a9b      	subs	r3, r3, r2
 80065bc:	009b      	lsls	r3, r3, #2
 80065be:	440b      	add	r3, r1
 80065c0:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80065c4:	681b      	ldr	r3, [r3, #0]
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	370c      	adds	r7, #12
 80065ca:	46bd      	mov	sp, r7
 80065cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d0:	4770      	bx	lr

080065d2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80065d2:	b580      	push	{r7, lr}
 80065d4:	b086      	sub	sp, #24
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	60f8      	str	r0, [r7, #12]
 80065da:	607a      	str	r2, [r7, #4]
 80065dc:	603b      	str	r3, [r7, #0]
 80065de:	460b      	mov	r3, r1
 80065e0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80065e2:	7afb      	ldrb	r3, [r7, #11]
 80065e4:	f003 020f 	and.w	r2, r3, #15
 80065e8:	4613      	mov	r3, r2
 80065ea:	00db      	lsls	r3, r3, #3
 80065ec:	1a9b      	subs	r3, r3, r2
 80065ee:	009b      	lsls	r3, r3, #2
 80065f0:	3338      	adds	r3, #56	; 0x38
 80065f2:	68fa      	ldr	r2, [r7, #12]
 80065f4:	4413      	add	r3, r2
 80065f6:	3304      	adds	r3, #4
 80065f8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80065fa:	697b      	ldr	r3, [r7, #20]
 80065fc:	687a      	ldr	r2, [r7, #4]
 80065fe:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006600:	697b      	ldr	r3, [r7, #20]
 8006602:	683a      	ldr	r2, [r7, #0]
 8006604:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	2200      	movs	r2, #0
 800660a:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800660c:	697b      	ldr	r3, [r7, #20]
 800660e:	2201      	movs	r2, #1
 8006610:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006612:	7afb      	ldrb	r3, [r7, #11]
 8006614:	f003 030f 	and.w	r3, r3, #15
 8006618:	b2da      	uxtb	r2, r3
 800661a:	697b      	ldr	r3, [r7, #20]
 800661c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	691b      	ldr	r3, [r3, #16]
 8006622:	2b01      	cmp	r3, #1
 8006624:	d102      	bne.n	800662c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006626:	687a      	ldr	r2, [r7, #4]
 8006628:	697b      	ldr	r3, [r7, #20]
 800662a:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800662c:	7afb      	ldrb	r3, [r7, #11]
 800662e:	f003 030f 	and.w	r3, r3, #15
 8006632:	2b00      	cmp	r3, #0
 8006634:	d109      	bne.n	800664a <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	6818      	ldr	r0, [r3, #0]
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	691b      	ldr	r3, [r3, #16]
 800663e:	b2db      	uxtb	r3, r3
 8006640:	461a      	mov	r2, r3
 8006642:	6979      	ldr	r1, [r7, #20]
 8006644:	f003 fe32 	bl	800a2ac <USB_EP0StartXfer>
 8006648:	e008      	b.n	800665c <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	6818      	ldr	r0, [r3, #0]
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	691b      	ldr	r3, [r3, #16]
 8006652:	b2db      	uxtb	r3, r3
 8006654:	461a      	mov	r2, r3
 8006656:	6979      	ldr	r1, [r7, #20]
 8006658:	f003 fbe4 	bl	8009e24 <USB_EPStartXfer>
  }

  return HAL_OK;
 800665c:	2300      	movs	r3, #0
}
 800665e:	4618      	mov	r0, r3
 8006660:	3718      	adds	r7, #24
 8006662:	46bd      	mov	sp, r7
 8006664:	bd80      	pop	{r7, pc}

08006666 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006666:	b580      	push	{r7, lr}
 8006668:	b084      	sub	sp, #16
 800666a:	af00      	add	r7, sp, #0
 800666c:	6078      	str	r0, [r7, #4]
 800666e:	460b      	mov	r3, r1
 8006670:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006672:	78fb      	ldrb	r3, [r7, #3]
 8006674:	f003 020f 	and.w	r2, r3, #15
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	685b      	ldr	r3, [r3, #4]
 800667c:	429a      	cmp	r2, r3
 800667e:	d901      	bls.n	8006684 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006680:	2301      	movs	r3, #1
 8006682:	e050      	b.n	8006726 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006684:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006688:	2b00      	cmp	r3, #0
 800668a:	da0f      	bge.n	80066ac <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800668c:	78fb      	ldrb	r3, [r7, #3]
 800668e:	f003 020f 	and.w	r2, r3, #15
 8006692:	4613      	mov	r3, r2
 8006694:	00db      	lsls	r3, r3, #3
 8006696:	1a9b      	subs	r3, r3, r2
 8006698:	009b      	lsls	r3, r3, #2
 800669a:	3338      	adds	r3, #56	; 0x38
 800669c:	687a      	ldr	r2, [r7, #4]
 800669e:	4413      	add	r3, r2
 80066a0:	3304      	adds	r3, #4
 80066a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	2201      	movs	r2, #1
 80066a8:	705a      	strb	r2, [r3, #1]
 80066aa:	e00d      	b.n	80066c8 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80066ac:	78fa      	ldrb	r2, [r7, #3]
 80066ae:	4613      	mov	r3, r2
 80066b0:	00db      	lsls	r3, r3, #3
 80066b2:	1a9b      	subs	r3, r3, r2
 80066b4:	009b      	lsls	r3, r3, #2
 80066b6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80066ba:	687a      	ldr	r2, [r7, #4]
 80066bc:	4413      	add	r3, r2
 80066be:	3304      	adds	r3, #4
 80066c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	2200      	movs	r2, #0
 80066c6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	2201      	movs	r2, #1
 80066cc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80066ce:	78fb      	ldrb	r3, [r7, #3]
 80066d0:	f003 030f 	and.w	r3, r3, #15
 80066d4:	b2da      	uxtb	r2, r3
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80066e0:	2b01      	cmp	r3, #1
 80066e2:	d101      	bne.n	80066e8 <HAL_PCD_EP_SetStall+0x82>
 80066e4:	2302      	movs	r3, #2
 80066e6:	e01e      	b.n	8006726 <HAL_PCD_EP_SetStall+0xc0>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2201      	movs	r2, #1
 80066ec:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	68f9      	ldr	r1, [r7, #12]
 80066f6:	4618      	mov	r0, r3
 80066f8:	f003 ff89 	bl	800a60e <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80066fc:	78fb      	ldrb	r3, [r7, #3]
 80066fe:	f003 030f 	and.w	r3, r3, #15
 8006702:	2b00      	cmp	r3, #0
 8006704:	d10a      	bne.n	800671c <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6818      	ldr	r0, [r3, #0]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	691b      	ldr	r3, [r3, #16]
 800670e:	b2d9      	uxtb	r1, r3
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006716:	461a      	mov	r2, r3
 8006718:	f004 f97a 	bl	800aa10 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2200      	movs	r2, #0
 8006720:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8006724:	2300      	movs	r3, #0
}
 8006726:	4618      	mov	r0, r3
 8006728:	3710      	adds	r7, #16
 800672a:	46bd      	mov	sp, r7
 800672c:	bd80      	pop	{r7, pc}

0800672e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800672e:	b580      	push	{r7, lr}
 8006730:	b084      	sub	sp, #16
 8006732:	af00      	add	r7, sp, #0
 8006734:	6078      	str	r0, [r7, #4]
 8006736:	460b      	mov	r3, r1
 8006738:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800673a:	78fb      	ldrb	r3, [r7, #3]
 800673c:	f003 020f 	and.w	r2, r3, #15
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	429a      	cmp	r2, r3
 8006746:	d901      	bls.n	800674c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006748:	2301      	movs	r3, #1
 800674a:	e042      	b.n	80067d2 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800674c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006750:	2b00      	cmp	r3, #0
 8006752:	da0f      	bge.n	8006774 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006754:	78fb      	ldrb	r3, [r7, #3]
 8006756:	f003 020f 	and.w	r2, r3, #15
 800675a:	4613      	mov	r3, r2
 800675c:	00db      	lsls	r3, r3, #3
 800675e:	1a9b      	subs	r3, r3, r2
 8006760:	009b      	lsls	r3, r3, #2
 8006762:	3338      	adds	r3, #56	; 0x38
 8006764:	687a      	ldr	r2, [r7, #4]
 8006766:	4413      	add	r3, r2
 8006768:	3304      	adds	r3, #4
 800676a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	2201      	movs	r2, #1
 8006770:	705a      	strb	r2, [r3, #1]
 8006772:	e00f      	b.n	8006794 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006774:	78fb      	ldrb	r3, [r7, #3]
 8006776:	f003 020f 	and.w	r2, r3, #15
 800677a:	4613      	mov	r3, r2
 800677c:	00db      	lsls	r3, r3, #3
 800677e:	1a9b      	subs	r3, r3, r2
 8006780:	009b      	lsls	r3, r3, #2
 8006782:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006786:	687a      	ldr	r2, [r7, #4]
 8006788:	4413      	add	r3, r2
 800678a:	3304      	adds	r3, #4
 800678c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	2200      	movs	r2, #0
 8006792:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	2200      	movs	r2, #0
 8006798:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800679a:	78fb      	ldrb	r3, [r7, #3]
 800679c:	f003 030f 	and.w	r3, r3, #15
 80067a0:	b2da      	uxtb	r2, r3
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80067ac:	2b01      	cmp	r3, #1
 80067ae:	d101      	bne.n	80067b4 <HAL_PCD_EP_ClrStall+0x86>
 80067b0:	2302      	movs	r3, #2
 80067b2:	e00e      	b.n	80067d2 <HAL_PCD_EP_ClrStall+0xa4>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2201      	movs	r2, #1
 80067b8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	68f9      	ldr	r1, [r7, #12]
 80067c2:	4618      	mov	r0, r3
 80067c4:	f003 ff91 	bl	800a6ea <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2200      	movs	r2, #0
 80067cc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80067d0:	2300      	movs	r3, #0
}
 80067d2:	4618      	mov	r0, r3
 80067d4:	3710      	adds	r7, #16
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}

080067da <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80067da:	b580      	push	{r7, lr}
 80067dc:	b08a      	sub	sp, #40	; 0x28
 80067de:	af02      	add	r7, sp, #8
 80067e0:	6078      	str	r0, [r7, #4]
 80067e2:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067ea:	697b      	ldr	r3, [r7, #20]
 80067ec:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80067ee:	683a      	ldr	r2, [r7, #0]
 80067f0:	4613      	mov	r3, r2
 80067f2:	00db      	lsls	r3, r3, #3
 80067f4:	1a9b      	subs	r3, r3, r2
 80067f6:	009b      	lsls	r3, r3, #2
 80067f8:	3338      	adds	r3, #56	; 0x38
 80067fa:	687a      	ldr	r2, [r7, #4]
 80067fc:	4413      	add	r3, r2
 80067fe:	3304      	adds	r3, #4
 8006800:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	699a      	ldr	r2, [r3, #24]
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	695b      	ldr	r3, [r3, #20]
 800680a:	429a      	cmp	r2, r3
 800680c:	d901      	bls.n	8006812 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800680e:	2301      	movs	r3, #1
 8006810:	e06c      	b.n	80068ec <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	695a      	ldr	r2, [r3, #20]
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	699b      	ldr	r3, [r3, #24]
 800681a:	1ad3      	subs	r3, r2, r3
 800681c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	689b      	ldr	r3, [r3, #8]
 8006822:	69fa      	ldr	r2, [r7, #28]
 8006824:	429a      	cmp	r2, r3
 8006826:	d902      	bls.n	800682e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	689b      	ldr	r3, [r3, #8]
 800682c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800682e:	69fb      	ldr	r3, [r7, #28]
 8006830:	3303      	adds	r3, #3
 8006832:	089b      	lsrs	r3, r3, #2
 8006834:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006836:	e02b      	b.n	8006890 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	695a      	ldr	r2, [r3, #20]
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	699b      	ldr	r3, [r3, #24]
 8006840:	1ad3      	subs	r3, r2, r3
 8006842:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	689b      	ldr	r3, [r3, #8]
 8006848:	69fa      	ldr	r2, [r7, #28]
 800684a:	429a      	cmp	r2, r3
 800684c:	d902      	bls.n	8006854 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	689b      	ldr	r3, [r3, #8]
 8006852:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006854:	69fb      	ldr	r3, [r7, #28]
 8006856:	3303      	adds	r3, #3
 8006858:	089b      	lsrs	r3, r3, #2
 800685a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	68d9      	ldr	r1, [r3, #12]
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	b2da      	uxtb	r2, r3
 8006864:	69fb      	ldr	r3, [r7, #28]
 8006866:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800686c:	b2db      	uxtb	r3, r3
 800686e:	9300      	str	r3, [sp, #0]
 8006870:	4603      	mov	r3, r0
 8006872:	6978      	ldr	r0, [r7, #20]
 8006874:	f003 fe6d 	bl	800a552 <USB_WritePacket>

    ep->xfer_buff  += len;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	68da      	ldr	r2, [r3, #12]
 800687c:	69fb      	ldr	r3, [r7, #28]
 800687e:	441a      	add	r2, r3
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	699a      	ldr	r2, [r3, #24]
 8006888:	69fb      	ldr	r3, [r7, #28]
 800688a:	441a      	add	r2, r3
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	015a      	lsls	r2, r3, #5
 8006894:	693b      	ldr	r3, [r7, #16]
 8006896:	4413      	add	r3, r2
 8006898:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800689c:	699b      	ldr	r3, [r3, #24]
 800689e:	b29b      	uxth	r3, r3
 80068a0:	69ba      	ldr	r2, [r7, #24]
 80068a2:	429a      	cmp	r2, r3
 80068a4:	d809      	bhi.n	80068ba <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	699a      	ldr	r2, [r3, #24]
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80068ae:	429a      	cmp	r2, r3
 80068b0:	d203      	bcs.n	80068ba <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	695b      	ldr	r3, [r3, #20]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d1be      	bne.n	8006838 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	695a      	ldr	r2, [r3, #20]
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	699b      	ldr	r3, [r3, #24]
 80068c2:	429a      	cmp	r2, r3
 80068c4:	d811      	bhi.n	80068ea <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	f003 030f 	and.w	r3, r3, #15
 80068cc:	2201      	movs	r2, #1
 80068ce:	fa02 f303 	lsl.w	r3, r2, r3
 80068d2:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80068d4:	693b      	ldr	r3, [r7, #16]
 80068d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80068da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80068dc:	68bb      	ldr	r3, [r7, #8]
 80068de:	43db      	mvns	r3, r3
 80068e0:	6939      	ldr	r1, [r7, #16]
 80068e2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80068e6:	4013      	ands	r3, r2
 80068e8:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80068ea:	2300      	movs	r3, #0
}
 80068ec:	4618      	mov	r0, r3
 80068ee:	3720      	adds	r7, #32
 80068f0:	46bd      	mov	sp, r7
 80068f2:	bd80      	pop	{r7, pc}

080068f4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b086      	sub	sp, #24
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
 80068fc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006908:	697b      	ldr	r3, [r7, #20]
 800690a:	333c      	adds	r3, #60	; 0x3c
 800690c:	3304      	adds	r3, #4
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	015a      	lsls	r2, r3, #5
 8006916:	693b      	ldr	r3, [r7, #16]
 8006918:	4413      	add	r3, r2
 800691a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800691e:	689b      	ldr	r3, [r3, #8]
 8006920:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	691b      	ldr	r3, [r3, #16]
 8006926:	2b01      	cmp	r3, #1
 8006928:	f040 80a0 	bne.w	8006a6c <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800692c:	68bb      	ldr	r3, [r7, #8]
 800692e:	f003 0308 	and.w	r3, r3, #8
 8006932:	2b00      	cmp	r3, #0
 8006934:	d015      	beq.n	8006962 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	4a72      	ldr	r2, [pc, #456]	; (8006b04 <PCD_EP_OutXfrComplete_int+0x210>)
 800693a:	4293      	cmp	r3, r2
 800693c:	f240 80dd 	bls.w	8006afa <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006946:	2b00      	cmp	r3, #0
 8006948:	f000 80d7 	beq.w	8006afa <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	015a      	lsls	r2, r3, #5
 8006950:	693b      	ldr	r3, [r7, #16]
 8006952:	4413      	add	r3, r2
 8006954:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006958:	461a      	mov	r2, r3
 800695a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800695e:	6093      	str	r3, [r2, #8]
 8006960:	e0cb      	b.n	8006afa <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	f003 0320 	and.w	r3, r3, #32
 8006968:	2b00      	cmp	r3, #0
 800696a:	d009      	beq.n	8006980 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800696c:	683b      	ldr	r3, [r7, #0]
 800696e:	015a      	lsls	r2, r3, #5
 8006970:	693b      	ldr	r3, [r7, #16]
 8006972:	4413      	add	r3, r2
 8006974:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006978:	461a      	mov	r2, r3
 800697a:	2320      	movs	r3, #32
 800697c:	6093      	str	r3, [r2, #8]
 800697e:	e0bc      	b.n	8006afa <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006980:	68bb      	ldr	r3, [r7, #8]
 8006982:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006986:	2b00      	cmp	r3, #0
 8006988:	f040 80b7 	bne.w	8006afa <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	4a5d      	ldr	r2, [pc, #372]	; (8006b04 <PCD_EP_OutXfrComplete_int+0x210>)
 8006990:	4293      	cmp	r3, r2
 8006992:	d90f      	bls.n	80069b4 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800699a:	2b00      	cmp	r3, #0
 800699c:	d00a      	beq.n	80069b4 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	015a      	lsls	r2, r3, #5
 80069a2:	693b      	ldr	r3, [r7, #16]
 80069a4:	4413      	add	r3, r2
 80069a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80069aa:	461a      	mov	r2, r3
 80069ac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80069b0:	6093      	str	r3, [r2, #8]
 80069b2:	e0a2      	b.n	8006afa <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80069b4:	6879      	ldr	r1, [r7, #4]
 80069b6:	683a      	ldr	r2, [r7, #0]
 80069b8:	4613      	mov	r3, r2
 80069ba:	00db      	lsls	r3, r3, #3
 80069bc:	1a9b      	subs	r3, r3, r2
 80069be:	009b      	lsls	r3, r3, #2
 80069c0:	440b      	add	r3, r1
 80069c2:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80069c6:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	0159      	lsls	r1, r3, #5
 80069cc:	693b      	ldr	r3, [r7, #16]
 80069ce:	440b      	add	r3, r1
 80069d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80069d4:	691b      	ldr	r3, [r3, #16]
 80069d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 80069da:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 80069dc:	6878      	ldr	r0, [r7, #4]
 80069de:	683a      	ldr	r2, [r7, #0]
 80069e0:	4613      	mov	r3, r2
 80069e2:	00db      	lsls	r3, r3, #3
 80069e4:	1a9b      	subs	r3, r3, r2
 80069e6:	009b      	lsls	r3, r3, #2
 80069e8:	4403      	add	r3, r0
 80069ea:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80069ee:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80069f0:	6879      	ldr	r1, [r7, #4]
 80069f2:	683a      	ldr	r2, [r7, #0]
 80069f4:	4613      	mov	r3, r2
 80069f6:	00db      	lsls	r3, r3, #3
 80069f8:	1a9b      	subs	r3, r3, r2
 80069fa:	009b      	lsls	r3, r3, #2
 80069fc:	440b      	add	r3, r1
 80069fe:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8006a02:	6819      	ldr	r1, [r3, #0]
 8006a04:	6878      	ldr	r0, [r7, #4]
 8006a06:	683a      	ldr	r2, [r7, #0]
 8006a08:	4613      	mov	r3, r2
 8006a0a:	00db      	lsls	r3, r3, #3
 8006a0c:	1a9b      	subs	r3, r3, r2
 8006a0e:	009b      	lsls	r3, r3, #2
 8006a10:	4403      	add	r3, r0
 8006a12:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	4419      	add	r1, r3
 8006a1a:	6878      	ldr	r0, [r7, #4]
 8006a1c:	683a      	ldr	r2, [r7, #0]
 8006a1e:	4613      	mov	r3, r2
 8006a20:	00db      	lsls	r3, r3, #3
 8006a22:	1a9b      	subs	r3, r3, r2
 8006a24:	009b      	lsls	r3, r3, #2
 8006a26:	4403      	add	r3, r0
 8006a28:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8006a2c:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d114      	bne.n	8006a5e <PCD_EP_OutXfrComplete_int+0x16a>
 8006a34:	6879      	ldr	r1, [r7, #4]
 8006a36:	683a      	ldr	r2, [r7, #0]
 8006a38:	4613      	mov	r3, r2
 8006a3a:	00db      	lsls	r3, r3, #3
 8006a3c:	1a9b      	subs	r3, r3, r2
 8006a3e:	009b      	lsls	r3, r3, #2
 8006a40:	440b      	add	r3, r1
 8006a42:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d108      	bne.n	8006a5e <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6818      	ldr	r0, [r3, #0]
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006a56:	461a      	mov	r2, r3
 8006a58:	2101      	movs	r1, #1
 8006a5a:	f003 ffd9 	bl	800aa10 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	b2db      	uxtb	r3, r3
 8006a62:	4619      	mov	r1, r3
 8006a64:	6878      	ldr	r0, [r7, #4]
 8006a66:	f005 febd 	bl	800c7e4 <HAL_PCD_DataOutStageCallback>
 8006a6a:	e046      	b.n	8006afa <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	4a26      	ldr	r2, [pc, #152]	; (8006b08 <PCD_EP_OutXfrComplete_int+0x214>)
 8006a70:	4293      	cmp	r3, r2
 8006a72:	d124      	bne.n	8006abe <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d00a      	beq.n	8006a94 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	015a      	lsls	r2, r3, #5
 8006a82:	693b      	ldr	r3, [r7, #16]
 8006a84:	4413      	add	r3, r2
 8006a86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a8a:	461a      	mov	r2, r3
 8006a8c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006a90:	6093      	str	r3, [r2, #8]
 8006a92:	e032      	b.n	8006afa <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	f003 0320 	and.w	r3, r3, #32
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d008      	beq.n	8006ab0 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	015a      	lsls	r2, r3, #5
 8006aa2:	693b      	ldr	r3, [r7, #16]
 8006aa4:	4413      	add	r3, r2
 8006aa6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006aaa:	461a      	mov	r2, r3
 8006aac:	2320      	movs	r3, #32
 8006aae:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	b2db      	uxtb	r3, r3
 8006ab4:	4619      	mov	r1, r3
 8006ab6:	6878      	ldr	r0, [r7, #4]
 8006ab8:	f005 fe94 	bl	800c7e4 <HAL_PCD_DataOutStageCallback>
 8006abc:	e01d      	b.n	8006afa <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d114      	bne.n	8006aee <PCD_EP_OutXfrComplete_int+0x1fa>
 8006ac4:	6879      	ldr	r1, [r7, #4]
 8006ac6:	683a      	ldr	r2, [r7, #0]
 8006ac8:	4613      	mov	r3, r2
 8006aca:	00db      	lsls	r3, r3, #3
 8006acc:	1a9b      	subs	r3, r3, r2
 8006ace:	009b      	lsls	r3, r3, #2
 8006ad0:	440b      	add	r3, r1
 8006ad2:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d108      	bne.n	8006aee <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6818      	ldr	r0, [r3, #0]
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006ae6:	461a      	mov	r2, r3
 8006ae8:	2100      	movs	r1, #0
 8006aea:	f003 ff91 	bl	800aa10 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	b2db      	uxtb	r3, r3
 8006af2:	4619      	mov	r1, r3
 8006af4:	6878      	ldr	r0, [r7, #4]
 8006af6:	f005 fe75 	bl	800c7e4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006afa:	2300      	movs	r3, #0
}
 8006afc:	4618      	mov	r0, r3
 8006afe:	3718      	adds	r7, #24
 8006b00:	46bd      	mov	sp, r7
 8006b02:	bd80      	pop	{r7, pc}
 8006b04:	4f54300a 	.word	0x4f54300a
 8006b08:	4f54310a 	.word	0x4f54310a

08006b0c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b086      	sub	sp, #24
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
 8006b14:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b1c:	697b      	ldr	r3, [r7, #20]
 8006b1e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006b20:	697b      	ldr	r3, [r7, #20]
 8006b22:	333c      	adds	r3, #60	; 0x3c
 8006b24:	3304      	adds	r3, #4
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	015a      	lsls	r2, r3, #5
 8006b2e:	693b      	ldr	r3, [r7, #16]
 8006b30:	4413      	add	r3, r2
 8006b32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b36:	689b      	ldr	r3, [r3, #8]
 8006b38:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	4a15      	ldr	r2, [pc, #84]	; (8006b94 <PCD_EP_OutSetupPacket_int+0x88>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d90e      	bls.n	8006b60 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d009      	beq.n	8006b60 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	015a      	lsls	r2, r3, #5
 8006b50:	693b      	ldr	r3, [r7, #16]
 8006b52:	4413      	add	r3, r2
 8006b54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b58:	461a      	mov	r2, r3
 8006b5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006b5e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006b60:	6878      	ldr	r0, [r7, #4]
 8006b62:	f005 fe2d 	bl	800c7c0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	4a0a      	ldr	r2, [pc, #40]	; (8006b94 <PCD_EP_OutSetupPacket_int+0x88>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d90c      	bls.n	8006b88 <PCD_EP_OutSetupPacket_int+0x7c>
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	691b      	ldr	r3, [r3, #16]
 8006b72:	2b01      	cmp	r3, #1
 8006b74:	d108      	bne.n	8006b88 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6818      	ldr	r0, [r3, #0]
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006b80:	461a      	mov	r2, r3
 8006b82:	2101      	movs	r1, #1
 8006b84:	f003 ff44 	bl	800aa10 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006b88:	2300      	movs	r3, #0
}
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	3718      	adds	r7, #24
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bd80      	pop	{r7, pc}
 8006b92:	bf00      	nop
 8006b94:	4f54300a 	.word	0x4f54300a

08006b98 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b085      	sub	sp, #20
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
 8006ba0:	460b      	mov	r3, r1
 8006ba2:	70fb      	strb	r3, [r7, #3]
 8006ba4:	4613      	mov	r3, r2
 8006ba6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bae:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006bb0:	78fb      	ldrb	r3, [r7, #3]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d107      	bne.n	8006bc6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006bb6:	883b      	ldrh	r3, [r7, #0]
 8006bb8:	0419      	lsls	r1, r3, #16
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	68ba      	ldr	r2, [r7, #8]
 8006bc0:	430a      	orrs	r2, r1
 8006bc2:	629a      	str	r2, [r3, #40]	; 0x28
 8006bc4:	e028      	b.n	8006c18 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bcc:	0c1b      	lsrs	r3, r3, #16
 8006bce:	68ba      	ldr	r2, [r7, #8]
 8006bd0:	4413      	add	r3, r2
 8006bd2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	73fb      	strb	r3, [r7, #15]
 8006bd8:	e00d      	b.n	8006bf6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681a      	ldr	r2, [r3, #0]
 8006bde:	7bfb      	ldrb	r3, [r7, #15]
 8006be0:	3340      	adds	r3, #64	; 0x40
 8006be2:	009b      	lsls	r3, r3, #2
 8006be4:	4413      	add	r3, r2
 8006be6:	685b      	ldr	r3, [r3, #4]
 8006be8:	0c1b      	lsrs	r3, r3, #16
 8006bea:	68ba      	ldr	r2, [r7, #8]
 8006bec:	4413      	add	r3, r2
 8006bee:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006bf0:	7bfb      	ldrb	r3, [r7, #15]
 8006bf2:	3301      	adds	r3, #1
 8006bf4:	73fb      	strb	r3, [r7, #15]
 8006bf6:	7bfa      	ldrb	r2, [r7, #15]
 8006bf8:	78fb      	ldrb	r3, [r7, #3]
 8006bfa:	3b01      	subs	r3, #1
 8006bfc:	429a      	cmp	r2, r3
 8006bfe:	d3ec      	bcc.n	8006bda <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006c00:	883b      	ldrh	r3, [r7, #0]
 8006c02:	0418      	lsls	r0, r3, #16
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6819      	ldr	r1, [r3, #0]
 8006c08:	78fb      	ldrb	r3, [r7, #3]
 8006c0a:	3b01      	subs	r3, #1
 8006c0c:	68ba      	ldr	r2, [r7, #8]
 8006c0e:	4302      	orrs	r2, r0
 8006c10:	3340      	adds	r3, #64	; 0x40
 8006c12:	009b      	lsls	r3, r3, #2
 8006c14:	440b      	add	r3, r1
 8006c16:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006c18:	2300      	movs	r3, #0
}
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	3714      	adds	r7, #20
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c24:	4770      	bx	lr

08006c26 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006c26:	b480      	push	{r7}
 8006c28:	b083      	sub	sp, #12
 8006c2a:	af00      	add	r7, sp, #0
 8006c2c:	6078      	str	r0, [r7, #4]
 8006c2e:	460b      	mov	r3, r1
 8006c30:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	887a      	ldrh	r2, [r7, #2]
 8006c38:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8006c3a:	2300      	movs	r3, #0
}
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	370c      	adds	r7, #12
 8006c40:	46bd      	mov	sp, r7
 8006c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c46:	4770      	bx	lr

08006c48 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006c48:	b480      	push	{r7}
 8006c4a:	b083      	sub	sp, #12
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
 8006c50:	460b      	mov	r3, r1
 8006c52:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006c54:	bf00      	nop
 8006c56:	370c      	adds	r7, #12
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5e:	4770      	bx	lr

08006c60 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b086      	sub	sp, #24
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d101      	bne.n	8006c72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006c6e:	2301      	movs	r3, #1
 8006c70:	e30d      	b.n	800728e <HAL_RCC_OscConfig+0x62e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	2b0f      	cmp	r3, #15
 8006c78:	d903      	bls.n	8006c82 <HAL_RCC_OscConfig+0x22>
 8006c7a:	21e8      	movs	r1, #232	; 0xe8
 8006c7c:	48a3      	ldr	r0, [pc, #652]	; (8006f0c <HAL_RCC_OscConfig+0x2ac>)
 8006c7e:	f7fb fab2 	bl	80021e6 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f003 0301 	and.w	r3, r3, #1
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	f000 8088 	beq.w	8006da0 <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d00d      	beq.n	8006cb4 <HAL_RCC_OscConfig+0x54>
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	685b      	ldr	r3, [r3, #4]
 8006c9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ca0:	d008      	beq.n	8006cb4 <HAL_RCC_OscConfig+0x54>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	685b      	ldr	r3, [r3, #4]
 8006ca6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006caa:	d003      	beq.n	8006cb4 <HAL_RCC_OscConfig+0x54>
 8006cac:	21ed      	movs	r1, #237	; 0xed
 8006cae:	4897      	ldr	r0, [pc, #604]	; (8006f0c <HAL_RCC_OscConfig+0x2ac>)
 8006cb0:	f7fb fa99 	bl	80021e6 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006cb4:	4b96      	ldr	r3, [pc, #600]	; (8006f10 <HAL_RCC_OscConfig+0x2b0>)
 8006cb6:	689b      	ldr	r3, [r3, #8]
 8006cb8:	f003 030c 	and.w	r3, r3, #12
 8006cbc:	2b04      	cmp	r3, #4
 8006cbe:	d00c      	beq.n	8006cda <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006cc0:	4b93      	ldr	r3, [pc, #588]	; (8006f10 <HAL_RCC_OscConfig+0x2b0>)
 8006cc2:	689b      	ldr	r3, [r3, #8]
 8006cc4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006cc8:	2b08      	cmp	r3, #8
 8006cca:	d112      	bne.n	8006cf2 <HAL_RCC_OscConfig+0x92>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006ccc:	4b90      	ldr	r3, [pc, #576]	; (8006f10 <HAL_RCC_OscConfig+0x2b0>)
 8006cce:	685b      	ldr	r3, [r3, #4]
 8006cd0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006cd4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006cd8:	d10b      	bne.n	8006cf2 <HAL_RCC_OscConfig+0x92>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006cda:	4b8d      	ldr	r3, [pc, #564]	; (8006f10 <HAL_RCC_OscConfig+0x2b0>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d05b      	beq.n	8006d9e <HAL_RCC_OscConfig+0x13e>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	685b      	ldr	r3, [r3, #4]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d157      	bne.n	8006d9e <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 8006cee:	2301      	movs	r3, #1
 8006cf0:	e2cd      	b.n	800728e <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	685b      	ldr	r3, [r3, #4]
 8006cf6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006cfa:	d106      	bne.n	8006d0a <HAL_RCC_OscConfig+0xaa>
 8006cfc:	4b84      	ldr	r3, [pc, #528]	; (8006f10 <HAL_RCC_OscConfig+0x2b0>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	4a83      	ldr	r2, [pc, #524]	; (8006f10 <HAL_RCC_OscConfig+0x2b0>)
 8006d02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d06:	6013      	str	r3, [r2, #0]
 8006d08:	e01d      	b.n	8006d46 <HAL_RCC_OscConfig+0xe6>
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	685b      	ldr	r3, [r3, #4]
 8006d0e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006d12:	d10c      	bne.n	8006d2e <HAL_RCC_OscConfig+0xce>
 8006d14:	4b7e      	ldr	r3, [pc, #504]	; (8006f10 <HAL_RCC_OscConfig+0x2b0>)
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4a7d      	ldr	r2, [pc, #500]	; (8006f10 <HAL_RCC_OscConfig+0x2b0>)
 8006d1a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006d1e:	6013      	str	r3, [r2, #0]
 8006d20:	4b7b      	ldr	r3, [pc, #492]	; (8006f10 <HAL_RCC_OscConfig+0x2b0>)
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	4a7a      	ldr	r2, [pc, #488]	; (8006f10 <HAL_RCC_OscConfig+0x2b0>)
 8006d26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d2a:	6013      	str	r3, [r2, #0]
 8006d2c:	e00b      	b.n	8006d46 <HAL_RCC_OscConfig+0xe6>
 8006d2e:	4b78      	ldr	r3, [pc, #480]	; (8006f10 <HAL_RCC_OscConfig+0x2b0>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	4a77      	ldr	r2, [pc, #476]	; (8006f10 <HAL_RCC_OscConfig+0x2b0>)
 8006d34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d38:	6013      	str	r3, [r2, #0]
 8006d3a:	4b75      	ldr	r3, [pc, #468]	; (8006f10 <HAL_RCC_OscConfig+0x2b0>)
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	4a74      	ldr	r2, [pc, #464]	; (8006f10 <HAL_RCC_OscConfig+0x2b0>)
 8006d40:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006d44:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	685b      	ldr	r3, [r3, #4]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d013      	beq.n	8006d76 <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d4e:	f7fb fd21 	bl	8002794 <HAL_GetTick>
 8006d52:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d54:	e008      	b.n	8006d68 <HAL_RCC_OscConfig+0x108>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006d56:	f7fb fd1d 	bl	8002794 <HAL_GetTick>
 8006d5a:	4602      	mov	r2, r0
 8006d5c:	693b      	ldr	r3, [r7, #16]
 8006d5e:	1ad3      	subs	r3, r2, r3
 8006d60:	2b64      	cmp	r3, #100	; 0x64
 8006d62:	d901      	bls.n	8006d68 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8006d64:	2303      	movs	r3, #3
 8006d66:	e292      	b.n	800728e <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d68:	4b69      	ldr	r3, [pc, #420]	; (8006f10 <HAL_RCC_OscConfig+0x2b0>)
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d0f0      	beq.n	8006d56 <HAL_RCC_OscConfig+0xf6>
 8006d74:	e014      	b.n	8006da0 <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d76:	f7fb fd0d 	bl	8002794 <HAL_GetTick>
 8006d7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d7c:	e008      	b.n	8006d90 <HAL_RCC_OscConfig+0x130>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006d7e:	f7fb fd09 	bl	8002794 <HAL_GetTick>
 8006d82:	4602      	mov	r2, r0
 8006d84:	693b      	ldr	r3, [r7, #16]
 8006d86:	1ad3      	subs	r3, r2, r3
 8006d88:	2b64      	cmp	r3, #100	; 0x64
 8006d8a:	d901      	bls.n	8006d90 <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 8006d8c:	2303      	movs	r3, #3
 8006d8e:	e27e      	b.n	800728e <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d90:	4b5f      	ldr	r3, [pc, #380]	; (8006f10 <HAL_RCC_OscConfig+0x2b0>)
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d1f0      	bne.n	8006d7e <HAL_RCC_OscConfig+0x11e>
 8006d9c:	e000      	b.n	8006da0 <HAL_RCC_OscConfig+0x140>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d9e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f003 0302 	and.w	r3, r3, #2
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d079      	beq.n	8006ea0 <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	68db      	ldr	r3, [r3, #12]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d008      	beq.n	8006dc6 <HAL_RCC_OscConfig+0x166>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	68db      	ldr	r3, [r3, #12]
 8006db8:	2b01      	cmp	r3, #1
 8006dba:	d004      	beq.n	8006dc6 <HAL_RCC_OscConfig+0x166>
 8006dbc:	f240 111f 	movw	r1, #287	; 0x11f
 8006dc0:	4852      	ldr	r0, [pc, #328]	; (8006f0c <HAL_RCC_OscConfig+0x2ac>)
 8006dc2:	f7fb fa10 	bl	80021e6 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	691b      	ldr	r3, [r3, #16]
 8006dca:	2b1f      	cmp	r3, #31
 8006dcc:	d904      	bls.n	8006dd8 <HAL_RCC_OscConfig+0x178>
 8006dce:	f44f 7190 	mov.w	r1, #288	; 0x120
 8006dd2:	484e      	ldr	r0, [pc, #312]	; (8006f0c <HAL_RCC_OscConfig+0x2ac>)
 8006dd4:	f7fb fa07 	bl	80021e6 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006dd8:	4b4d      	ldr	r3, [pc, #308]	; (8006f10 <HAL_RCC_OscConfig+0x2b0>)
 8006dda:	689b      	ldr	r3, [r3, #8]
 8006ddc:	f003 030c 	and.w	r3, r3, #12
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d00b      	beq.n	8006dfc <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006de4:	4b4a      	ldr	r3, [pc, #296]	; (8006f10 <HAL_RCC_OscConfig+0x2b0>)
 8006de6:	689b      	ldr	r3, [r3, #8]
 8006de8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006dec:	2b08      	cmp	r3, #8
 8006dee:	d11c      	bne.n	8006e2a <HAL_RCC_OscConfig+0x1ca>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006df0:	4b47      	ldr	r3, [pc, #284]	; (8006f10 <HAL_RCC_OscConfig+0x2b0>)
 8006df2:	685b      	ldr	r3, [r3, #4]
 8006df4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d116      	bne.n	8006e2a <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006dfc:	4b44      	ldr	r3, [pc, #272]	; (8006f10 <HAL_RCC_OscConfig+0x2b0>)
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f003 0302 	and.w	r3, r3, #2
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d005      	beq.n	8006e14 <HAL_RCC_OscConfig+0x1b4>
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	68db      	ldr	r3, [r3, #12]
 8006e0c:	2b01      	cmp	r3, #1
 8006e0e:	d001      	beq.n	8006e14 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 8006e10:	2301      	movs	r3, #1
 8006e12:	e23c      	b.n	800728e <HAL_RCC_OscConfig+0x62e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e14:	4b3e      	ldr	r3, [pc, #248]	; (8006f10 <HAL_RCC_OscConfig+0x2b0>)
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	691b      	ldr	r3, [r3, #16]
 8006e20:	00db      	lsls	r3, r3, #3
 8006e22:	493b      	ldr	r1, [pc, #236]	; (8006f10 <HAL_RCC_OscConfig+0x2b0>)
 8006e24:	4313      	orrs	r3, r2
 8006e26:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e28:	e03a      	b.n	8006ea0 <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	68db      	ldr	r3, [r3, #12]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d020      	beq.n	8006e74 <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006e32:	4b38      	ldr	r3, [pc, #224]	; (8006f14 <HAL_RCC_OscConfig+0x2b4>)
 8006e34:	2201      	movs	r2, #1
 8006e36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e38:	f7fb fcac 	bl	8002794 <HAL_GetTick>
 8006e3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e3e:	e008      	b.n	8006e52 <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006e40:	f7fb fca8 	bl	8002794 <HAL_GetTick>
 8006e44:	4602      	mov	r2, r0
 8006e46:	693b      	ldr	r3, [r7, #16]
 8006e48:	1ad3      	subs	r3, r2, r3
 8006e4a:	2b02      	cmp	r3, #2
 8006e4c:	d901      	bls.n	8006e52 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006e4e:	2303      	movs	r3, #3
 8006e50:	e21d      	b.n	800728e <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e52:	4b2f      	ldr	r3, [pc, #188]	; (8006f10 <HAL_RCC_OscConfig+0x2b0>)
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f003 0302 	and.w	r3, r3, #2
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d0f0      	beq.n	8006e40 <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e5e:	4b2c      	ldr	r3, [pc, #176]	; (8006f10 <HAL_RCC_OscConfig+0x2b0>)
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	691b      	ldr	r3, [r3, #16]
 8006e6a:	00db      	lsls	r3, r3, #3
 8006e6c:	4928      	ldr	r1, [pc, #160]	; (8006f10 <HAL_RCC_OscConfig+0x2b0>)
 8006e6e:	4313      	orrs	r3, r2
 8006e70:	600b      	str	r3, [r1, #0]
 8006e72:	e015      	b.n	8006ea0 <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006e74:	4b27      	ldr	r3, [pc, #156]	; (8006f14 <HAL_RCC_OscConfig+0x2b4>)
 8006e76:	2200      	movs	r2, #0
 8006e78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e7a:	f7fb fc8b 	bl	8002794 <HAL_GetTick>
 8006e7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e80:	e008      	b.n	8006e94 <HAL_RCC_OscConfig+0x234>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006e82:	f7fb fc87 	bl	8002794 <HAL_GetTick>
 8006e86:	4602      	mov	r2, r0
 8006e88:	693b      	ldr	r3, [r7, #16]
 8006e8a:	1ad3      	subs	r3, r2, r3
 8006e8c:	2b02      	cmp	r3, #2
 8006e8e:	d901      	bls.n	8006e94 <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 8006e90:	2303      	movs	r3, #3
 8006e92:	e1fc      	b.n	800728e <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e94:	4b1e      	ldr	r3, [pc, #120]	; (8006f10 <HAL_RCC_OscConfig+0x2b0>)
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f003 0302 	and.w	r3, r3, #2
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d1f0      	bne.n	8006e82 <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f003 0308 	and.w	r3, r3, #8
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d046      	beq.n	8006f3a <HAL_RCC_OscConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	695b      	ldr	r3, [r3, #20]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d008      	beq.n	8006ec6 <HAL_RCC_OscConfig+0x266>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	695b      	ldr	r3, [r3, #20]
 8006eb8:	2b01      	cmp	r3, #1
 8006eba:	d004      	beq.n	8006ec6 <HAL_RCC_OscConfig+0x266>
 8006ebc:	f44f 71b0 	mov.w	r1, #352	; 0x160
 8006ec0:	4812      	ldr	r0, [pc, #72]	; (8006f0c <HAL_RCC_OscConfig+0x2ac>)
 8006ec2:	f7fb f990 	bl	80021e6 <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	695b      	ldr	r3, [r3, #20]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d016      	beq.n	8006efc <HAL_RCC_OscConfig+0x29c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006ece:	4b12      	ldr	r3, [pc, #72]	; (8006f18 <HAL_RCC_OscConfig+0x2b8>)
 8006ed0:	2201      	movs	r2, #1
 8006ed2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ed4:	f7fb fc5e 	bl	8002794 <HAL_GetTick>
 8006ed8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006eda:	e008      	b.n	8006eee <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006edc:	f7fb fc5a 	bl	8002794 <HAL_GetTick>
 8006ee0:	4602      	mov	r2, r0
 8006ee2:	693b      	ldr	r3, [r7, #16]
 8006ee4:	1ad3      	subs	r3, r2, r3
 8006ee6:	2b02      	cmp	r3, #2
 8006ee8:	d901      	bls.n	8006eee <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 8006eea:	2303      	movs	r3, #3
 8006eec:	e1cf      	b.n	800728e <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006eee:	4b08      	ldr	r3, [pc, #32]	; (8006f10 <HAL_RCC_OscConfig+0x2b0>)
 8006ef0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ef2:	f003 0302 	and.w	r3, r3, #2
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d0f0      	beq.n	8006edc <HAL_RCC_OscConfig+0x27c>
 8006efa:	e01e      	b.n	8006f3a <HAL_RCC_OscConfig+0x2da>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006efc:	4b06      	ldr	r3, [pc, #24]	; (8006f18 <HAL_RCC_OscConfig+0x2b8>)
 8006efe:	2200      	movs	r2, #0
 8006f00:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f02:	f7fb fc47 	bl	8002794 <HAL_GetTick>
 8006f06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f08:	e011      	b.n	8006f2e <HAL_RCC_OscConfig+0x2ce>
 8006f0a:	bf00      	nop
 8006f0c:	0800fb84 	.word	0x0800fb84
 8006f10:	40023800 	.word	0x40023800
 8006f14:	42470000 	.word	0x42470000
 8006f18:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006f1c:	f7fb fc3a 	bl	8002794 <HAL_GetTick>
 8006f20:	4602      	mov	r2, r0
 8006f22:	693b      	ldr	r3, [r7, #16]
 8006f24:	1ad3      	subs	r3, r2, r3
 8006f26:	2b02      	cmp	r3, #2
 8006f28:	d901      	bls.n	8006f2e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8006f2a:	2303      	movs	r3, #3
 8006f2c:	e1af      	b.n	800728e <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f2e:	4b97      	ldr	r3, [pc, #604]	; (800718c <HAL_RCC_OscConfig+0x52c>)
 8006f30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f32:	f003 0302 	and.w	r3, r3, #2
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d1f0      	bne.n	8006f1c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f003 0304 	and.w	r3, r3, #4
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	f000 80a8 	beq.w	8007098 <HAL_RCC_OscConfig+0x438>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006f48:	2300      	movs	r3, #0
 8006f4a:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	689b      	ldr	r3, [r3, #8]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d00c      	beq.n	8006f6e <HAL_RCC_OscConfig+0x30e>
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	689b      	ldr	r3, [r3, #8]
 8006f58:	2b01      	cmp	r3, #1
 8006f5a:	d008      	beq.n	8006f6e <HAL_RCC_OscConfig+0x30e>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	689b      	ldr	r3, [r3, #8]
 8006f60:	2b05      	cmp	r3, #5
 8006f62:	d004      	beq.n	8006f6e <HAL_RCC_OscConfig+0x30e>
 8006f64:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 8006f68:	4889      	ldr	r0, [pc, #548]	; (8007190 <HAL_RCC_OscConfig+0x530>)
 8006f6a:	f7fb f93c 	bl	80021e6 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006f6e:	4b87      	ldr	r3, [pc, #540]	; (800718c <HAL_RCC_OscConfig+0x52c>)
 8006f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d10f      	bne.n	8006f9a <HAL_RCC_OscConfig+0x33a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	60bb      	str	r3, [r7, #8]
 8006f7e:	4b83      	ldr	r3, [pc, #524]	; (800718c <HAL_RCC_OscConfig+0x52c>)
 8006f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f82:	4a82      	ldr	r2, [pc, #520]	; (800718c <HAL_RCC_OscConfig+0x52c>)
 8006f84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006f88:	6413      	str	r3, [r2, #64]	; 0x40
 8006f8a:	4b80      	ldr	r3, [pc, #512]	; (800718c <HAL_RCC_OscConfig+0x52c>)
 8006f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f92:	60bb      	str	r3, [r7, #8]
 8006f94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006f96:	2301      	movs	r3, #1
 8006f98:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f9a:	4b7e      	ldr	r3, [pc, #504]	; (8007194 <HAL_RCC_OscConfig+0x534>)
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d118      	bne.n	8006fd8 <HAL_RCC_OscConfig+0x378>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006fa6:	4b7b      	ldr	r3, [pc, #492]	; (8007194 <HAL_RCC_OscConfig+0x534>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	4a7a      	ldr	r2, [pc, #488]	; (8007194 <HAL_RCC_OscConfig+0x534>)
 8006fac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006fb0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006fb2:	f7fb fbef 	bl	8002794 <HAL_GetTick>
 8006fb6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fb8:	e008      	b.n	8006fcc <HAL_RCC_OscConfig+0x36c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006fba:	f7fb fbeb 	bl	8002794 <HAL_GetTick>
 8006fbe:	4602      	mov	r2, r0
 8006fc0:	693b      	ldr	r3, [r7, #16]
 8006fc2:	1ad3      	subs	r3, r2, r3
 8006fc4:	2b02      	cmp	r3, #2
 8006fc6:	d901      	bls.n	8006fcc <HAL_RCC_OscConfig+0x36c>
        {
          return HAL_TIMEOUT;
 8006fc8:	2303      	movs	r3, #3
 8006fca:	e160      	b.n	800728e <HAL_RCC_OscConfig+0x62e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fcc:	4b71      	ldr	r3, [pc, #452]	; (8007194 <HAL_RCC_OscConfig+0x534>)
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d0f0      	beq.n	8006fba <HAL_RCC_OscConfig+0x35a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	689b      	ldr	r3, [r3, #8]
 8006fdc:	2b01      	cmp	r3, #1
 8006fde:	d106      	bne.n	8006fee <HAL_RCC_OscConfig+0x38e>
 8006fe0:	4b6a      	ldr	r3, [pc, #424]	; (800718c <HAL_RCC_OscConfig+0x52c>)
 8006fe2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fe4:	4a69      	ldr	r2, [pc, #420]	; (800718c <HAL_RCC_OscConfig+0x52c>)
 8006fe6:	f043 0301 	orr.w	r3, r3, #1
 8006fea:	6713      	str	r3, [r2, #112]	; 0x70
 8006fec:	e01c      	b.n	8007028 <HAL_RCC_OscConfig+0x3c8>
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	689b      	ldr	r3, [r3, #8]
 8006ff2:	2b05      	cmp	r3, #5
 8006ff4:	d10c      	bne.n	8007010 <HAL_RCC_OscConfig+0x3b0>
 8006ff6:	4b65      	ldr	r3, [pc, #404]	; (800718c <HAL_RCC_OscConfig+0x52c>)
 8006ff8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ffa:	4a64      	ldr	r2, [pc, #400]	; (800718c <HAL_RCC_OscConfig+0x52c>)
 8006ffc:	f043 0304 	orr.w	r3, r3, #4
 8007000:	6713      	str	r3, [r2, #112]	; 0x70
 8007002:	4b62      	ldr	r3, [pc, #392]	; (800718c <HAL_RCC_OscConfig+0x52c>)
 8007004:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007006:	4a61      	ldr	r2, [pc, #388]	; (800718c <HAL_RCC_OscConfig+0x52c>)
 8007008:	f043 0301 	orr.w	r3, r3, #1
 800700c:	6713      	str	r3, [r2, #112]	; 0x70
 800700e:	e00b      	b.n	8007028 <HAL_RCC_OscConfig+0x3c8>
 8007010:	4b5e      	ldr	r3, [pc, #376]	; (800718c <HAL_RCC_OscConfig+0x52c>)
 8007012:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007014:	4a5d      	ldr	r2, [pc, #372]	; (800718c <HAL_RCC_OscConfig+0x52c>)
 8007016:	f023 0301 	bic.w	r3, r3, #1
 800701a:	6713      	str	r3, [r2, #112]	; 0x70
 800701c:	4b5b      	ldr	r3, [pc, #364]	; (800718c <HAL_RCC_OscConfig+0x52c>)
 800701e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007020:	4a5a      	ldr	r2, [pc, #360]	; (800718c <HAL_RCC_OscConfig+0x52c>)
 8007022:	f023 0304 	bic.w	r3, r3, #4
 8007026:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	689b      	ldr	r3, [r3, #8]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d015      	beq.n	800705c <HAL_RCC_OscConfig+0x3fc>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007030:	f7fb fbb0 	bl	8002794 <HAL_GetTick>
 8007034:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007036:	e00a      	b.n	800704e <HAL_RCC_OscConfig+0x3ee>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007038:	f7fb fbac 	bl	8002794 <HAL_GetTick>
 800703c:	4602      	mov	r2, r0
 800703e:	693b      	ldr	r3, [r7, #16]
 8007040:	1ad3      	subs	r3, r2, r3
 8007042:	f241 3288 	movw	r2, #5000	; 0x1388
 8007046:	4293      	cmp	r3, r2
 8007048:	d901      	bls.n	800704e <HAL_RCC_OscConfig+0x3ee>
        {
          return HAL_TIMEOUT;
 800704a:	2303      	movs	r3, #3
 800704c:	e11f      	b.n	800728e <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800704e:	4b4f      	ldr	r3, [pc, #316]	; (800718c <HAL_RCC_OscConfig+0x52c>)
 8007050:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007052:	f003 0302 	and.w	r3, r3, #2
 8007056:	2b00      	cmp	r3, #0
 8007058:	d0ee      	beq.n	8007038 <HAL_RCC_OscConfig+0x3d8>
 800705a:	e014      	b.n	8007086 <HAL_RCC_OscConfig+0x426>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800705c:	f7fb fb9a 	bl	8002794 <HAL_GetTick>
 8007060:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007062:	e00a      	b.n	800707a <HAL_RCC_OscConfig+0x41a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007064:	f7fb fb96 	bl	8002794 <HAL_GetTick>
 8007068:	4602      	mov	r2, r0
 800706a:	693b      	ldr	r3, [r7, #16]
 800706c:	1ad3      	subs	r3, r2, r3
 800706e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007072:	4293      	cmp	r3, r2
 8007074:	d901      	bls.n	800707a <HAL_RCC_OscConfig+0x41a>
        {
          return HAL_TIMEOUT;
 8007076:	2303      	movs	r3, #3
 8007078:	e109      	b.n	800728e <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800707a:	4b44      	ldr	r3, [pc, #272]	; (800718c <HAL_RCC_OscConfig+0x52c>)
 800707c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800707e:	f003 0302 	and.w	r3, r3, #2
 8007082:	2b00      	cmp	r3, #0
 8007084:	d1ee      	bne.n	8007064 <HAL_RCC_OscConfig+0x404>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007086:	7dfb      	ldrb	r3, [r7, #23]
 8007088:	2b01      	cmp	r3, #1
 800708a:	d105      	bne.n	8007098 <HAL_RCC_OscConfig+0x438>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800708c:	4b3f      	ldr	r3, [pc, #252]	; (800718c <HAL_RCC_OscConfig+0x52c>)
 800708e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007090:	4a3e      	ldr	r2, [pc, #248]	; (800718c <HAL_RCC_OscConfig+0x52c>)
 8007092:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007096:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	699b      	ldr	r3, [r3, #24]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d00c      	beq.n	80070ba <HAL_RCC_OscConfig+0x45a>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	699b      	ldr	r3, [r3, #24]
 80070a4:	2b01      	cmp	r3, #1
 80070a6:	d008      	beq.n	80070ba <HAL_RCC_OscConfig+0x45a>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	699b      	ldr	r3, [r3, #24]
 80070ac:	2b02      	cmp	r3, #2
 80070ae:	d004      	beq.n	80070ba <HAL_RCC_OscConfig+0x45a>
 80070b0:	f240 11cf 	movw	r1, #463	; 0x1cf
 80070b4:	4836      	ldr	r0, [pc, #216]	; (8007190 <HAL_RCC_OscConfig+0x530>)
 80070b6:	f7fb f896 	bl	80021e6 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	699b      	ldr	r3, [r3, #24]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	f000 80e4 	beq.w	800728c <HAL_RCC_OscConfig+0x62c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80070c4:	4b31      	ldr	r3, [pc, #196]	; (800718c <HAL_RCC_OscConfig+0x52c>)
 80070c6:	689b      	ldr	r3, [r3, #8]
 80070c8:	f003 030c 	and.w	r3, r3, #12
 80070cc:	2b08      	cmp	r3, #8
 80070ce:	f000 80ae 	beq.w	800722e <HAL_RCC_OscConfig+0x5ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	699b      	ldr	r3, [r3, #24]
 80070d6:	2b02      	cmp	r3, #2
 80070d8:	f040 8092 	bne.w	8007200 <HAL_RCC_OscConfig+0x5a0>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	69db      	ldr	r3, [r3, #28]
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d009      	beq.n	80070f8 <HAL_RCC_OscConfig+0x498>
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	69db      	ldr	r3, [r3, #28]
 80070e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80070ec:	d004      	beq.n	80070f8 <HAL_RCC_OscConfig+0x498>
 80070ee:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 80070f2:	4827      	ldr	r0, [pc, #156]	; (8007190 <HAL_RCC_OscConfig+0x530>)
 80070f4:	f7fb f877 	bl	80021e6 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	6a1b      	ldr	r3, [r3, #32]
 80070fc:	2b3f      	cmp	r3, #63	; 0x3f
 80070fe:	d904      	bls.n	800710a <HAL_RCC_OscConfig+0x4aa>
 8007100:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007104:	4822      	ldr	r0, [pc, #136]	; (8007190 <HAL_RCC_OscConfig+0x530>)
 8007106:	f7fb f86e 	bl	80021e6 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800710e:	2bbf      	cmp	r3, #191	; 0xbf
 8007110:	d904      	bls.n	800711c <HAL_RCC_OscConfig+0x4bc>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007116:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 800711a:	d904      	bls.n	8007126 <HAL_RCC_OscConfig+0x4c6>
 800711c:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 8007120:	481b      	ldr	r0, [pc, #108]	; (8007190 <HAL_RCC_OscConfig+0x530>)
 8007122:	f7fb f860 	bl	80021e6 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800712a:	2b02      	cmp	r3, #2
 800712c:	d010      	beq.n	8007150 <HAL_RCC_OscConfig+0x4f0>
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007132:	2b04      	cmp	r3, #4
 8007134:	d00c      	beq.n	8007150 <HAL_RCC_OscConfig+0x4f0>
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800713a:	2b06      	cmp	r3, #6
 800713c:	d008      	beq.n	8007150 <HAL_RCC_OscConfig+0x4f0>
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007142:	2b08      	cmp	r3, #8
 8007144:	d004      	beq.n	8007150 <HAL_RCC_OscConfig+0x4f0>
 8007146:	f240 11db 	movw	r1, #475	; 0x1db
 800714a:	4811      	ldr	r0, [pc, #68]	; (8007190 <HAL_RCC_OscConfig+0x530>)
 800714c:	f7fb f84b 	bl	80021e6 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007154:	2b01      	cmp	r3, #1
 8007156:	d903      	bls.n	8007160 <HAL_RCC_OscConfig+0x500>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800715c:	2b0f      	cmp	r3, #15
 800715e:	d904      	bls.n	800716a <HAL_RCC_OscConfig+0x50a>
 8007160:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 8007164:	480a      	ldr	r0, [pc, #40]	; (8007190 <HAL_RCC_OscConfig+0x530>)
 8007166:	f7fb f83e 	bl	80021e6 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800716a:	4b0b      	ldr	r3, [pc, #44]	; (8007198 <HAL_RCC_OscConfig+0x538>)
 800716c:	2200      	movs	r2, #0
 800716e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007170:	f7fb fb10 	bl	8002794 <HAL_GetTick>
 8007174:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007176:	e011      	b.n	800719c <HAL_RCC_OscConfig+0x53c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007178:	f7fb fb0c 	bl	8002794 <HAL_GetTick>
 800717c:	4602      	mov	r2, r0
 800717e:	693b      	ldr	r3, [r7, #16]
 8007180:	1ad3      	subs	r3, r2, r3
 8007182:	2b02      	cmp	r3, #2
 8007184:	d90a      	bls.n	800719c <HAL_RCC_OscConfig+0x53c>
          {
            return HAL_TIMEOUT;
 8007186:	2303      	movs	r3, #3
 8007188:	e081      	b.n	800728e <HAL_RCC_OscConfig+0x62e>
 800718a:	bf00      	nop
 800718c:	40023800 	.word	0x40023800
 8007190:	0800fb84 	.word	0x0800fb84
 8007194:	40007000 	.word	0x40007000
 8007198:	42470060 	.word	0x42470060
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800719c:	4b3e      	ldr	r3, [pc, #248]	; (8007298 <HAL_RCC_OscConfig+0x638>)
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d1e7      	bne.n	8007178 <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	69da      	ldr	r2, [r3, #28]
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6a1b      	ldr	r3, [r3, #32]
 80071b0:	431a      	orrs	r2, r3
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071b6:	019b      	lsls	r3, r3, #6
 80071b8:	431a      	orrs	r2, r3
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071be:	085b      	lsrs	r3, r3, #1
 80071c0:	3b01      	subs	r3, #1
 80071c2:	041b      	lsls	r3, r3, #16
 80071c4:	431a      	orrs	r2, r3
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071ca:	061b      	lsls	r3, r3, #24
 80071cc:	4932      	ldr	r1, [pc, #200]	; (8007298 <HAL_RCC_OscConfig+0x638>)
 80071ce:	4313      	orrs	r3, r2
 80071d0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80071d2:	4b32      	ldr	r3, [pc, #200]	; (800729c <HAL_RCC_OscConfig+0x63c>)
 80071d4:	2201      	movs	r2, #1
 80071d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071d8:	f7fb fadc 	bl	8002794 <HAL_GetTick>
 80071dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80071de:	e008      	b.n	80071f2 <HAL_RCC_OscConfig+0x592>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80071e0:	f7fb fad8 	bl	8002794 <HAL_GetTick>
 80071e4:	4602      	mov	r2, r0
 80071e6:	693b      	ldr	r3, [r7, #16]
 80071e8:	1ad3      	subs	r3, r2, r3
 80071ea:	2b02      	cmp	r3, #2
 80071ec:	d901      	bls.n	80071f2 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 80071ee:	2303      	movs	r3, #3
 80071f0:	e04d      	b.n	800728e <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80071f2:	4b29      	ldr	r3, [pc, #164]	; (8007298 <HAL_RCC_OscConfig+0x638>)
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d0f0      	beq.n	80071e0 <HAL_RCC_OscConfig+0x580>
 80071fe:	e045      	b.n	800728c <HAL_RCC_OscConfig+0x62c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007200:	4b26      	ldr	r3, [pc, #152]	; (800729c <HAL_RCC_OscConfig+0x63c>)
 8007202:	2200      	movs	r2, #0
 8007204:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007206:	f7fb fac5 	bl	8002794 <HAL_GetTick>
 800720a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800720c:	e008      	b.n	8007220 <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800720e:	f7fb fac1 	bl	8002794 <HAL_GetTick>
 8007212:	4602      	mov	r2, r0
 8007214:	693b      	ldr	r3, [r7, #16]
 8007216:	1ad3      	subs	r3, r2, r3
 8007218:	2b02      	cmp	r3, #2
 800721a:	d901      	bls.n	8007220 <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 800721c:	2303      	movs	r3, #3
 800721e:	e036      	b.n	800728e <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007220:	4b1d      	ldr	r3, [pc, #116]	; (8007298 <HAL_RCC_OscConfig+0x638>)
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007228:	2b00      	cmp	r3, #0
 800722a:	d1f0      	bne.n	800720e <HAL_RCC_OscConfig+0x5ae>
 800722c:	e02e      	b.n	800728c <HAL_RCC_OscConfig+0x62c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	699b      	ldr	r3, [r3, #24]
 8007232:	2b01      	cmp	r3, #1
 8007234:	d101      	bne.n	800723a <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 8007236:	2301      	movs	r3, #1
 8007238:	e029      	b.n	800728e <HAL_RCC_OscConfig+0x62e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800723a:	4b17      	ldr	r3, [pc, #92]	; (8007298 <HAL_RCC_OscConfig+0x638>)
 800723c:	685b      	ldr	r3, [r3, #4]
 800723e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	69db      	ldr	r3, [r3, #28]
 800724a:	429a      	cmp	r2, r3
 800724c:	d11c      	bne.n	8007288 <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007258:	429a      	cmp	r2, r3
 800725a:	d115      	bne.n	8007288 <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800725c:	68fa      	ldr	r2, [r7, #12]
 800725e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007262:	4013      	ands	r3, r2
 8007264:	687a      	ldr	r2, [r7, #4]
 8007266:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007268:	4293      	cmp	r3, r2
 800726a:	d10d      	bne.n	8007288 <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8007276:	429a      	cmp	r2, r3
 8007278:	d106      	bne.n	8007288 <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007284:	429a      	cmp	r2, r3
 8007286:	d001      	beq.n	800728c <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_ERROR;
 8007288:	2301      	movs	r3, #1
 800728a:	e000      	b.n	800728e <HAL_RCC_OscConfig+0x62e>
        }
      }
    }
  }
  return HAL_OK;
 800728c:	2300      	movs	r3, #0
}
 800728e:	4618      	mov	r0, r3
 8007290:	3718      	adds	r7, #24
 8007292:	46bd      	mov	sp, r7
 8007294:	bd80      	pop	{r7, pc}
 8007296:	bf00      	nop
 8007298:	40023800 	.word	0x40023800
 800729c:	42470060 	.word	0x42470060

080072a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b084      	sub	sp, #16
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
 80072a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d101      	bne.n	80072b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80072b0:	2301      	movs	r3, #1
 80072b2:	e174      	b.n	800759e <HAL_RCC_ClockConfig+0x2fe>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d003      	beq.n	80072c4 <HAL_RCC_ClockConfig+0x24>
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	2b0f      	cmp	r3, #15
 80072c2:	d904      	bls.n	80072ce <HAL_RCC_ClockConfig+0x2e>
 80072c4:	f240 2151 	movw	r1, #593	; 0x251
 80072c8:	487b      	ldr	r0, [pc, #492]	; (80074b8 <HAL_RCC_ClockConfig+0x218>)
 80072ca:	f7fa ff8c 	bl	80021e6 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d019      	beq.n	8007308 <HAL_RCC_ClockConfig+0x68>
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	2b01      	cmp	r3, #1
 80072d8:	d016      	beq.n	8007308 <HAL_RCC_ClockConfig+0x68>
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	2b02      	cmp	r3, #2
 80072de:	d013      	beq.n	8007308 <HAL_RCC_ClockConfig+0x68>
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	2b03      	cmp	r3, #3
 80072e4:	d010      	beq.n	8007308 <HAL_RCC_ClockConfig+0x68>
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	2b04      	cmp	r3, #4
 80072ea:	d00d      	beq.n	8007308 <HAL_RCC_ClockConfig+0x68>
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	2b05      	cmp	r3, #5
 80072f0:	d00a      	beq.n	8007308 <HAL_RCC_ClockConfig+0x68>
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	2b06      	cmp	r3, #6
 80072f6:	d007      	beq.n	8007308 <HAL_RCC_ClockConfig+0x68>
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	2b07      	cmp	r3, #7
 80072fc:	d004      	beq.n	8007308 <HAL_RCC_ClockConfig+0x68>
 80072fe:	f240 2152 	movw	r1, #594	; 0x252
 8007302:	486d      	ldr	r0, [pc, #436]	; (80074b8 <HAL_RCC_ClockConfig+0x218>)
 8007304:	f7fa ff6f 	bl	80021e6 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007308:	4b6c      	ldr	r3, [pc, #432]	; (80074bc <HAL_RCC_ClockConfig+0x21c>)
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f003 030f 	and.w	r3, r3, #15
 8007310:	683a      	ldr	r2, [r7, #0]
 8007312:	429a      	cmp	r2, r3
 8007314:	d90c      	bls.n	8007330 <HAL_RCC_ClockConfig+0x90>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007316:	4b69      	ldr	r3, [pc, #420]	; (80074bc <HAL_RCC_ClockConfig+0x21c>)
 8007318:	683a      	ldr	r2, [r7, #0]
 800731a:	b2d2      	uxtb	r2, r2
 800731c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800731e:	4b67      	ldr	r3, [pc, #412]	; (80074bc <HAL_RCC_ClockConfig+0x21c>)
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f003 030f 	and.w	r3, r3, #15
 8007326:	683a      	ldr	r2, [r7, #0]
 8007328:	429a      	cmp	r2, r3
 800732a:	d001      	beq.n	8007330 <HAL_RCC_ClockConfig+0x90>
    {
      return HAL_ERROR;
 800732c:	2301      	movs	r3, #1
 800732e:	e136      	b.n	800759e <HAL_RCC_ClockConfig+0x2fe>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f003 0302 	and.w	r3, r3, #2
 8007338:	2b00      	cmp	r3, #0
 800733a:	d049      	beq.n	80073d0 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f003 0304 	and.w	r3, r3, #4
 8007344:	2b00      	cmp	r3, #0
 8007346:	d005      	beq.n	8007354 <HAL_RCC_ClockConfig+0xb4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007348:	4b5d      	ldr	r3, [pc, #372]	; (80074c0 <HAL_RCC_ClockConfig+0x220>)
 800734a:	689b      	ldr	r3, [r3, #8]
 800734c:	4a5c      	ldr	r2, [pc, #368]	; (80074c0 <HAL_RCC_ClockConfig+0x220>)
 800734e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007352:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f003 0308 	and.w	r3, r3, #8
 800735c:	2b00      	cmp	r3, #0
 800735e:	d005      	beq.n	800736c <HAL_RCC_ClockConfig+0xcc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007360:	4b57      	ldr	r3, [pc, #348]	; (80074c0 <HAL_RCC_ClockConfig+0x220>)
 8007362:	689b      	ldr	r3, [r3, #8]
 8007364:	4a56      	ldr	r2, [pc, #344]	; (80074c0 <HAL_RCC_ClockConfig+0x220>)
 8007366:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800736a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	689b      	ldr	r3, [r3, #8]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d024      	beq.n	80073be <HAL_RCC_ClockConfig+0x11e>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	689b      	ldr	r3, [r3, #8]
 8007378:	2b80      	cmp	r3, #128	; 0x80
 800737a:	d020      	beq.n	80073be <HAL_RCC_ClockConfig+0x11e>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	689b      	ldr	r3, [r3, #8]
 8007380:	2b90      	cmp	r3, #144	; 0x90
 8007382:	d01c      	beq.n	80073be <HAL_RCC_ClockConfig+0x11e>
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	689b      	ldr	r3, [r3, #8]
 8007388:	2ba0      	cmp	r3, #160	; 0xa0
 800738a:	d018      	beq.n	80073be <HAL_RCC_ClockConfig+0x11e>
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	689b      	ldr	r3, [r3, #8]
 8007390:	2bb0      	cmp	r3, #176	; 0xb0
 8007392:	d014      	beq.n	80073be <HAL_RCC_ClockConfig+0x11e>
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	689b      	ldr	r3, [r3, #8]
 8007398:	2bc0      	cmp	r3, #192	; 0xc0
 800739a:	d010      	beq.n	80073be <HAL_RCC_ClockConfig+0x11e>
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	689b      	ldr	r3, [r3, #8]
 80073a0:	2bd0      	cmp	r3, #208	; 0xd0
 80073a2:	d00c      	beq.n	80073be <HAL_RCC_ClockConfig+0x11e>
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	689b      	ldr	r3, [r3, #8]
 80073a8:	2be0      	cmp	r3, #224	; 0xe0
 80073aa:	d008      	beq.n	80073be <HAL_RCC_ClockConfig+0x11e>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	689b      	ldr	r3, [r3, #8]
 80073b0:	2bf0      	cmp	r3, #240	; 0xf0
 80073b2:	d004      	beq.n	80073be <HAL_RCC_ClockConfig+0x11e>
 80073b4:	f240 2175 	movw	r1, #629	; 0x275
 80073b8:	483f      	ldr	r0, [pc, #252]	; (80074b8 <HAL_RCC_ClockConfig+0x218>)
 80073ba:	f7fa ff14 	bl	80021e6 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80073be:	4b40      	ldr	r3, [pc, #256]	; (80074c0 <HAL_RCC_ClockConfig+0x220>)
 80073c0:	689b      	ldr	r3, [r3, #8]
 80073c2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	689b      	ldr	r3, [r3, #8]
 80073ca:	493d      	ldr	r1, [pc, #244]	; (80074c0 <HAL_RCC_ClockConfig+0x220>)
 80073cc:	4313      	orrs	r3, r2
 80073ce:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f003 0301 	and.w	r3, r3, #1
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d059      	beq.n	8007490 <HAL_RCC_ClockConfig+0x1f0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	685b      	ldr	r3, [r3, #4]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d010      	beq.n	8007406 <HAL_RCC_ClockConfig+0x166>
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	685b      	ldr	r3, [r3, #4]
 80073e8:	2b01      	cmp	r3, #1
 80073ea:	d00c      	beq.n	8007406 <HAL_RCC_ClockConfig+0x166>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	685b      	ldr	r3, [r3, #4]
 80073f0:	2b02      	cmp	r3, #2
 80073f2:	d008      	beq.n	8007406 <HAL_RCC_ClockConfig+0x166>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	685b      	ldr	r3, [r3, #4]
 80073f8:	2b03      	cmp	r3, #3
 80073fa:	d004      	beq.n	8007406 <HAL_RCC_ClockConfig+0x166>
 80073fc:	f44f 711f 	mov.w	r1, #636	; 0x27c
 8007400:	482d      	ldr	r0, [pc, #180]	; (80074b8 <HAL_RCC_ClockConfig+0x218>)
 8007402:	f7fa fef0 	bl	80021e6 <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	685b      	ldr	r3, [r3, #4]
 800740a:	2b01      	cmp	r3, #1
 800740c:	d107      	bne.n	800741e <HAL_RCC_ClockConfig+0x17e>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800740e:	4b2c      	ldr	r3, [pc, #176]	; (80074c0 <HAL_RCC_ClockConfig+0x220>)
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007416:	2b00      	cmp	r3, #0
 8007418:	d119      	bne.n	800744e <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 800741a:	2301      	movs	r3, #1
 800741c:	e0bf      	b.n	800759e <HAL_RCC_ClockConfig+0x2fe>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	685b      	ldr	r3, [r3, #4]
 8007422:	2b02      	cmp	r3, #2
 8007424:	d003      	beq.n	800742e <HAL_RCC_ClockConfig+0x18e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800742a:	2b03      	cmp	r3, #3
 800742c:	d107      	bne.n	800743e <HAL_RCC_ClockConfig+0x19e>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800742e:	4b24      	ldr	r3, [pc, #144]	; (80074c0 <HAL_RCC_ClockConfig+0x220>)
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007436:	2b00      	cmp	r3, #0
 8007438:	d109      	bne.n	800744e <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 800743a:	2301      	movs	r3, #1
 800743c:	e0af      	b.n	800759e <HAL_RCC_ClockConfig+0x2fe>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800743e:	4b20      	ldr	r3, [pc, #128]	; (80074c0 <HAL_RCC_ClockConfig+0x220>)
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	f003 0302 	and.w	r3, r3, #2
 8007446:	2b00      	cmp	r3, #0
 8007448:	d101      	bne.n	800744e <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 800744a:	2301      	movs	r3, #1
 800744c:	e0a7      	b.n	800759e <HAL_RCC_ClockConfig+0x2fe>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800744e:	4b1c      	ldr	r3, [pc, #112]	; (80074c0 <HAL_RCC_ClockConfig+0x220>)
 8007450:	689b      	ldr	r3, [r3, #8]
 8007452:	f023 0203 	bic.w	r2, r3, #3
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	685b      	ldr	r3, [r3, #4]
 800745a:	4919      	ldr	r1, [pc, #100]	; (80074c0 <HAL_RCC_ClockConfig+0x220>)
 800745c:	4313      	orrs	r3, r2
 800745e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007460:	f7fb f998 	bl	8002794 <HAL_GetTick>
 8007464:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007466:	e00a      	b.n	800747e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007468:	f7fb f994 	bl	8002794 <HAL_GetTick>
 800746c:	4602      	mov	r2, r0
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	1ad3      	subs	r3, r2, r3
 8007472:	f241 3288 	movw	r2, #5000	; 0x1388
 8007476:	4293      	cmp	r3, r2
 8007478:	d901      	bls.n	800747e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800747a:	2303      	movs	r3, #3
 800747c:	e08f      	b.n	800759e <HAL_RCC_ClockConfig+0x2fe>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800747e:	4b10      	ldr	r3, [pc, #64]	; (80074c0 <HAL_RCC_ClockConfig+0x220>)
 8007480:	689b      	ldr	r3, [r3, #8]
 8007482:	f003 020c 	and.w	r2, r3, #12
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	685b      	ldr	r3, [r3, #4]
 800748a:	009b      	lsls	r3, r3, #2
 800748c:	429a      	cmp	r2, r3
 800748e:	d1eb      	bne.n	8007468 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007490:	4b0a      	ldr	r3, [pc, #40]	; (80074bc <HAL_RCC_ClockConfig+0x21c>)
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f003 030f 	and.w	r3, r3, #15
 8007498:	683a      	ldr	r2, [r7, #0]
 800749a:	429a      	cmp	r2, r3
 800749c:	d212      	bcs.n	80074c4 <HAL_RCC_ClockConfig+0x224>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800749e:	4b07      	ldr	r3, [pc, #28]	; (80074bc <HAL_RCC_ClockConfig+0x21c>)
 80074a0:	683a      	ldr	r2, [r7, #0]
 80074a2:	b2d2      	uxtb	r2, r2
 80074a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80074a6:	4b05      	ldr	r3, [pc, #20]	; (80074bc <HAL_RCC_ClockConfig+0x21c>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f003 030f 	and.w	r3, r3, #15
 80074ae:	683a      	ldr	r2, [r7, #0]
 80074b0:	429a      	cmp	r2, r3
 80074b2:	d007      	beq.n	80074c4 <HAL_RCC_ClockConfig+0x224>
    {
      return HAL_ERROR;
 80074b4:	2301      	movs	r3, #1
 80074b6:	e072      	b.n	800759e <HAL_RCC_ClockConfig+0x2fe>
 80074b8:	0800fb84 	.word	0x0800fb84
 80074bc:	40023c00 	.word	0x40023c00
 80074c0:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f003 0304 	and.w	r3, r3, #4
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d025      	beq.n	800751c <HAL_RCC_ClockConfig+0x27c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	68db      	ldr	r3, [r3, #12]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d018      	beq.n	800750a <HAL_RCC_ClockConfig+0x26a>
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	68db      	ldr	r3, [r3, #12]
 80074dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074e0:	d013      	beq.n	800750a <HAL_RCC_ClockConfig+0x26a>
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	68db      	ldr	r3, [r3, #12]
 80074e6:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80074ea:	d00e      	beq.n	800750a <HAL_RCC_ClockConfig+0x26a>
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	68db      	ldr	r3, [r3, #12]
 80074f0:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80074f4:	d009      	beq.n	800750a <HAL_RCC_ClockConfig+0x26a>
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	68db      	ldr	r3, [r3, #12]
 80074fa:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 80074fe:	d004      	beq.n	800750a <HAL_RCC_ClockConfig+0x26a>
 8007500:	f240 21ba 	movw	r1, #698	; 0x2ba
 8007504:	4828      	ldr	r0, [pc, #160]	; (80075a8 <HAL_RCC_ClockConfig+0x308>)
 8007506:	f7fa fe6e 	bl	80021e6 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800750a:	4b28      	ldr	r3, [pc, #160]	; (80075ac <HAL_RCC_ClockConfig+0x30c>)
 800750c:	689b      	ldr	r3, [r3, #8]
 800750e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	68db      	ldr	r3, [r3, #12]
 8007516:	4925      	ldr	r1, [pc, #148]	; (80075ac <HAL_RCC_ClockConfig+0x30c>)
 8007518:	4313      	orrs	r3, r2
 800751a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	f003 0308 	and.w	r3, r3, #8
 8007524:	2b00      	cmp	r3, #0
 8007526:	d026      	beq.n	8007576 <HAL_RCC_ClockConfig+0x2d6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	691b      	ldr	r3, [r3, #16]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d018      	beq.n	8007562 <HAL_RCC_ClockConfig+0x2c2>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	691b      	ldr	r3, [r3, #16]
 8007534:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007538:	d013      	beq.n	8007562 <HAL_RCC_ClockConfig+0x2c2>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	691b      	ldr	r3, [r3, #16]
 800753e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007542:	d00e      	beq.n	8007562 <HAL_RCC_ClockConfig+0x2c2>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	691b      	ldr	r3, [r3, #16]
 8007548:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 800754c:	d009      	beq.n	8007562 <HAL_RCC_ClockConfig+0x2c2>
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	691b      	ldr	r3, [r3, #16]
 8007552:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8007556:	d004      	beq.n	8007562 <HAL_RCC_ClockConfig+0x2c2>
 8007558:	f240 21c1 	movw	r1, #705	; 0x2c1
 800755c:	4812      	ldr	r0, [pc, #72]	; (80075a8 <HAL_RCC_ClockConfig+0x308>)
 800755e:	f7fa fe42 	bl	80021e6 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007562:	4b12      	ldr	r3, [pc, #72]	; (80075ac <HAL_RCC_ClockConfig+0x30c>)
 8007564:	689b      	ldr	r3, [r3, #8]
 8007566:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	691b      	ldr	r3, [r3, #16]
 800756e:	00db      	lsls	r3, r3, #3
 8007570:	490e      	ldr	r1, [pc, #56]	; (80075ac <HAL_RCC_ClockConfig+0x30c>)
 8007572:	4313      	orrs	r3, r2
 8007574:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007576:	f000 f821 	bl	80075bc <HAL_RCC_GetSysClockFreq>
 800757a:	4601      	mov	r1, r0
 800757c:	4b0b      	ldr	r3, [pc, #44]	; (80075ac <HAL_RCC_ClockConfig+0x30c>)
 800757e:	689b      	ldr	r3, [r3, #8]
 8007580:	091b      	lsrs	r3, r3, #4
 8007582:	f003 030f 	and.w	r3, r3, #15
 8007586:	4a0a      	ldr	r2, [pc, #40]	; (80075b0 <HAL_RCC_ClockConfig+0x310>)
 8007588:	5cd3      	ldrb	r3, [r2, r3]
 800758a:	fa21 f303 	lsr.w	r3, r1, r3
 800758e:	4a09      	ldr	r2, [pc, #36]	; (80075b4 <HAL_RCC_ClockConfig+0x314>)
 8007590:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007592:	4b09      	ldr	r3, [pc, #36]	; (80075b8 <HAL_RCC_ClockConfig+0x318>)
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	4618      	mov	r0, r3
 8007598:	f7fb f8b8 	bl	800270c <HAL_InitTick>

  return HAL_OK;
 800759c:	2300      	movs	r3, #0
}
 800759e:	4618      	mov	r0, r3
 80075a0:	3710      	adds	r7, #16
 80075a2:	46bd      	mov	sp, r7
 80075a4:	bd80      	pop	{r7, pc}
 80075a6:	bf00      	nop
 80075a8:	0800fb84 	.word	0x0800fb84
 80075ac:	40023800 	.word	0x40023800
 80075b0:	0800fd94 	.word	0x0800fd94
 80075b4:	20000400 	.word	0x20000400
 80075b8:	20000404 	.word	0x20000404

080075bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80075bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075be:	b085      	sub	sp, #20
 80075c0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80075c2:	2300      	movs	r3, #0
 80075c4:	607b      	str	r3, [r7, #4]
 80075c6:	2300      	movs	r3, #0
 80075c8:	60fb      	str	r3, [r7, #12]
 80075ca:	2300      	movs	r3, #0
 80075cc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80075ce:	2300      	movs	r3, #0
 80075d0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80075d2:	4b63      	ldr	r3, [pc, #396]	; (8007760 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80075d4:	689b      	ldr	r3, [r3, #8]
 80075d6:	f003 030c 	and.w	r3, r3, #12
 80075da:	2b04      	cmp	r3, #4
 80075dc:	d007      	beq.n	80075ee <HAL_RCC_GetSysClockFreq+0x32>
 80075de:	2b08      	cmp	r3, #8
 80075e0:	d008      	beq.n	80075f4 <HAL_RCC_GetSysClockFreq+0x38>
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	f040 80b4 	bne.w	8007750 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80075e8:	4b5e      	ldr	r3, [pc, #376]	; (8007764 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80075ea:	60bb      	str	r3, [r7, #8]
       break;
 80075ec:	e0b3      	b.n	8007756 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80075ee:	4b5e      	ldr	r3, [pc, #376]	; (8007768 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80075f0:	60bb      	str	r3, [r7, #8]
      break;
 80075f2:	e0b0      	b.n	8007756 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80075f4:	4b5a      	ldr	r3, [pc, #360]	; (8007760 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80075f6:	685b      	ldr	r3, [r3, #4]
 80075f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80075fc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80075fe:	4b58      	ldr	r3, [pc, #352]	; (8007760 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007600:	685b      	ldr	r3, [r3, #4]
 8007602:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007606:	2b00      	cmp	r3, #0
 8007608:	d04a      	beq.n	80076a0 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800760a:	4b55      	ldr	r3, [pc, #340]	; (8007760 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800760c:	685b      	ldr	r3, [r3, #4]
 800760e:	099b      	lsrs	r3, r3, #6
 8007610:	f04f 0400 	mov.w	r4, #0
 8007614:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007618:	f04f 0200 	mov.w	r2, #0
 800761c:	ea03 0501 	and.w	r5, r3, r1
 8007620:	ea04 0602 	and.w	r6, r4, r2
 8007624:	4629      	mov	r1, r5
 8007626:	4632      	mov	r2, r6
 8007628:	f04f 0300 	mov.w	r3, #0
 800762c:	f04f 0400 	mov.w	r4, #0
 8007630:	0154      	lsls	r4, r2, #5
 8007632:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007636:	014b      	lsls	r3, r1, #5
 8007638:	4619      	mov	r1, r3
 800763a:	4622      	mov	r2, r4
 800763c:	1b49      	subs	r1, r1, r5
 800763e:	eb62 0206 	sbc.w	r2, r2, r6
 8007642:	f04f 0300 	mov.w	r3, #0
 8007646:	f04f 0400 	mov.w	r4, #0
 800764a:	0194      	lsls	r4, r2, #6
 800764c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007650:	018b      	lsls	r3, r1, #6
 8007652:	1a5b      	subs	r3, r3, r1
 8007654:	eb64 0402 	sbc.w	r4, r4, r2
 8007658:	f04f 0100 	mov.w	r1, #0
 800765c:	f04f 0200 	mov.w	r2, #0
 8007660:	00e2      	lsls	r2, r4, #3
 8007662:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007666:	00d9      	lsls	r1, r3, #3
 8007668:	460b      	mov	r3, r1
 800766a:	4614      	mov	r4, r2
 800766c:	195b      	adds	r3, r3, r5
 800766e:	eb44 0406 	adc.w	r4, r4, r6
 8007672:	f04f 0100 	mov.w	r1, #0
 8007676:	f04f 0200 	mov.w	r2, #0
 800767a:	0262      	lsls	r2, r4, #9
 800767c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8007680:	0259      	lsls	r1, r3, #9
 8007682:	460b      	mov	r3, r1
 8007684:	4614      	mov	r4, r2
 8007686:	4618      	mov	r0, r3
 8007688:	4621      	mov	r1, r4
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	f04f 0400 	mov.w	r4, #0
 8007690:	461a      	mov	r2, r3
 8007692:	4623      	mov	r3, r4
 8007694:	f7f9 fa5c 	bl	8000b50 <__aeabi_uldivmod>
 8007698:	4603      	mov	r3, r0
 800769a:	460c      	mov	r4, r1
 800769c:	60fb      	str	r3, [r7, #12]
 800769e:	e049      	b.n	8007734 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80076a0:	4b2f      	ldr	r3, [pc, #188]	; (8007760 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80076a2:	685b      	ldr	r3, [r3, #4]
 80076a4:	099b      	lsrs	r3, r3, #6
 80076a6:	f04f 0400 	mov.w	r4, #0
 80076aa:	f240 11ff 	movw	r1, #511	; 0x1ff
 80076ae:	f04f 0200 	mov.w	r2, #0
 80076b2:	ea03 0501 	and.w	r5, r3, r1
 80076b6:	ea04 0602 	and.w	r6, r4, r2
 80076ba:	4629      	mov	r1, r5
 80076bc:	4632      	mov	r2, r6
 80076be:	f04f 0300 	mov.w	r3, #0
 80076c2:	f04f 0400 	mov.w	r4, #0
 80076c6:	0154      	lsls	r4, r2, #5
 80076c8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80076cc:	014b      	lsls	r3, r1, #5
 80076ce:	4619      	mov	r1, r3
 80076d0:	4622      	mov	r2, r4
 80076d2:	1b49      	subs	r1, r1, r5
 80076d4:	eb62 0206 	sbc.w	r2, r2, r6
 80076d8:	f04f 0300 	mov.w	r3, #0
 80076dc:	f04f 0400 	mov.w	r4, #0
 80076e0:	0194      	lsls	r4, r2, #6
 80076e2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80076e6:	018b      	lsls	r3, r1, #6
 80076e8:	1a5b      	subs	r3, r3, r1
 80076ea:	eb64 0402 	sbc.w	r4, r4, r2
 80076ee:	f04f 0100 	mov.w	r1, #0
 80076f2:	f04f 0200 	mov.w	r2, #0
 80076f6:	00e2      	lsls	r2, r4, #3
 80076f8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80076fc:	00d9      	lsls	r1, r3, #3
 80076fe:	460b      	mov	r3, r1
 8007700:	4614      	mov	r4, r2
 8007702:	195b      	adds	r3, r3, r5
 8007704:	eb44 0406 	adc.w	r4, r4, r6
 8007708:	f04f 0100 	mov.w	r1, #0
 800770c:	f04f 0200 	mov.w	r2, #0
 8007710:	02a2      	lsls	r2, r4, #10
 8007712:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8007716:	0299      	lsls	r1, r3, #10
 8007718:	460b      	mov	r3, r1
 800771a:	4614      	mov	r4, r2
 800771c:	4618      	mov	r0, r3
 800771e:	4621      	mov	r1, r4
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	f04f 0400 	mov.w	r4, #0
 8007726:	461a      	mov	r2, r3
 8007728:	4623      	mov	r3, r4
 800772a:	f7f9 fa11 	bl	8000b50 <__aeabi_uldivmod>
 800772e:	4603      	mov	r3, r0
 8007730:	460c      	mov	r4, r1
 8007732:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007734:	4b0a      	ldr	r3, [pc, #40]	; (8007760 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007736:	685b      	ldr	r3, [r3, #4]
 8007738:	0c1b      	lsrs	r3, r3, #16
 800773a:	f003 0303 	and.w	r3, r3, #3
 800773e:	3301      	adds	r3, #1
 8007740:	005b      	lsls	r3, r3, #1
 8007742:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8007744:	68fa      	ldr	r2, [r7, #12]
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	fbb2 f3f3 	udiv	r3, r2, r3
 800774c:	60bb      	str	r3, [r7, #8]
      break;
 800774e:	e002      	b.n	8007756 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007750:	4b04      	ldr	r3, [pc, #16]	; (8007764 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8007752:	60bb      	str	r3, [r7, #8]
      break;
 8007754:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007756:	68bb      	ldr	r3, [r7, #8]
}
 8007758:	4618      	mov	r0, r3
 800775a:	3714      	adds	r7, #20
 800775c:	46bd      	mov	sp, r7
 800775e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007760:	40023800 	.word	0x40023800
 8007764:	00f42400 	.word	0x00f42400
 8007768:	007a1200 	.word	0x007a1200

0800776c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800776c:	b480      	push	{r7}
 800776e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007770:	4b03      	ldr	r3, [pc, #12]	; (8007780 <HAL_RCC_GetHCLKFreq+0x14>)
 8007772:	681b      	ldr	r3, [r3, #0]
}
 8007774:	4618      	mov	r0, r3
 8007776:	46bd      	mov	sp, r7
 8007778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777c:	4770      	bx	lr
 800777e:	bf00      	nop
 8007780:	20000400 	.word	0x20000400

08007784 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007784:	b580      	push	{r7, lr}
 8007786:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007788:	f7ff fff0 	bl	800776c <HAL_RCC_GetHCLKFreq>
 800778c:	4601      	mov	r1, r0
 800778e:	4b05      	ldr	r3, [pc, #20]	; (80077a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007790:	689b      	ldr	r3, [r3, #8]
 8007792:	0a9b      	lsrs	r3, r3, #10
 8007794:	f003 0307 	and.w	r3, r3, #7
 8007798:	4a03      	ldr	r2, [pc, #12]	; (80077a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800779a:	5cd3      	ldrb	r3, [r2, r3]
 800779c:	fa21 f303 	lsr.w	r3, r1, r3
}
 80077a0:	4618      	mov	r0, r3
 80077a2:	bd80      	pop	{r7, pc}
 80077a4:	40023800 	.word	0x40023800
 80077a8:	0800fda4 	.word	0x0800fda4

080077ac <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b086      	sub	sp, #24
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80077b4:	2300      	movs	r3, #0
 80077b6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80077b8:	2300      	movs	r3, #0
 80077ba:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d003      	beq.n	80077cc <HAL_RCCEx_PeriphCLKConfig+0x20>
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	2b0f      	cmp	r3, #15
 80077ca:	d904      	bls.n	80077d6 <HAL_RCCEx_PeriphCLKConfig+0x2a>
 80077cc:	f640 11d9 	movw	r1, #2521	; 0x9d9
 80077d0:	489d      	ldr	r0, [pc, #628]	; (8007a48 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80077d2:	f7fa fd08 	bl	80021e6 <assert_failed>

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	f003 0301 	and.w	r3, r3, #1
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d105      	bne.n	80077ee <HAL_RCCEx_PeriphCLKConfig+0x42>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d060      	beq.n	80078b0 <HAL_RCCEx_PeriphCLKConfig+0x104>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	68db      	ldr	r3, [r3, #12]
 80077f2:	2b01      	cmp	r3, #1
 80077f4:	d903      	bls.n	80077fe <HAL_RCCEx_PeriphCLKConfig+0x52>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	68db      	ldr	r3, [r3, #12]
 80077fa:	2b07      	cmp	r3, #7
 80077fc:	d904      	bls.n	8007808 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80077fe:	f44f 611e 	mov.w	r1, #2528	; 0x9e0
 8007802:	4891      	ldr	r0, [pc, #580]	; (8007a48 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8007804:	f7fa fcef 	bl	80021e6 <assert_failed>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	689b      	ldr	r3, [r3, #8]
 800780c:	2bbf      	cmp	r3, #191	; 0xbf
 800780e:	d904      	bls.n	800781a <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	689b      	ldr	r3, [r3, #8]
 8007814:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8007818:	d904      	bls.n	8007824 <HAL_RCCEx_PeriphCLKConfig+0x78>
 800781a:	f640 11e1 	movw	r1, #2529	; 0x9e1
 800781e:	488a      	ldr	r0, [pc, #552]	; (8007a48 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8007820:	f7fa fce1 	bl	80021e6 <assert_failed>
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	685b      	ldr	r3, [r3, #4]
 8007828:	2b01      	cmp	r3, #1
 800782a:	d903      	bls.n	8007834 <HAL_RCCEx_PeriphCLKConfig+0x88>
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	685b      	ldr	r3, [r3, #4]
 8007830:	2b3f      	cmp	r3, #63	; 0x3f
 8007832:	d904      	bls.n	800783e <HAL_RCCEx_PeriphCLKConfig+0x92>
 8007834:	f640 11e3 	movw	r1, #2531	; 0x9e3
 8007838:	4883      	ldr	r0, [pc, #524]	; (8007a48 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800783a:	f7fa fcd4 	bl	80021e6 <assert_failed>
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800783e:	4b83      	ldr	r3, [pc, #524]	; (8007a4c <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8007840:	2200      	movs	r2, #0
 8007842:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007844:	f7fa ffa6 	bl	8002794 <HAL_GetTick>
 8007848:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800784a:	e008      	b.n	800785e <HAL_RCCEx_PeriphCLKConfig+0xb2>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800784c:	f7fa ffa2 	bl	8002794 <HAL_GetTick>
 8007850:	4602      	mov	r2, r0
 8007852:	697b      	ldr	r3, [r7, #20]
 8007854:	1ad3      	subs	r3, r2, r3
 8007856:	2b02      	cmp	r3, #2
 8007858:	d901      	bls.n	800785e <HAL_RCCEx_PeriphCLKConfig+0xb2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800785a:	2303      	movs	r3, #3
 800785c:	e1ae      	b.n	8007bbc <HAL_RCCEx_PeriphCLKConfig+0x410>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800785e:	4b7c      	ldr	r3, [pc, #496]	; (8007a50 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007866:	2b00      	cmp	r3, #0
 8007868:	d1f0      	bne.n	800784c <HAL_RCCEx_PeriphCLKConfig+0xa0>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	685a      	ldr	r2, [r3, #4]
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	689b      	ldr	r3, [r3, #8]
 8007872:	019b      	lsls	r3, r3, #6
 8007874:	431a      	orrs	r2, r3
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	68db      	ldr	r3, [r3, #12]
 800787a:	071b      	lsls	r3, r3, #28
 800787c:	4974      	ldr	r1, [pc, #464]	; (8007a50 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 800787e:	4313      	orrs	r3, r2
 8007880:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007884:	4b71      	ldr	r3, [pc, #452]	; (8007a4c <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8007886:	2201      	movs	r2, #1
 8007888:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800788a:	f7fa ff83 	bl	8002794 <HAL_GetTick>
 800788e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007890:	e008      	b.n	80078a4 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007892:	f7fa ff7f 	bl	8002794 <HAL_GetTick>
 8007896:	4602      	mov	r2, r0
 8007898:	697b      	ldr	r3, [r7, #20]
 800789a:	1ad3      	subs	r3, r2, r3
 800789c:	2b02      	cmp	r3, #2
 800789e:	d901      	bls.n	80078a4 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80078a0:	2303      	movs	r3, #3
 80078a2:	e18b      	b.n	8007bbc <HAL_RCCEx_PeriphCLKConfig+0x410>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80078a4:	4b6a      	ldr	r3, [pc, #424]	; (8007a50 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d0f0      	beq.n	8007892 <HAL_RCCEx_PeriphCLKConfig+0xe6>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	f003 0302 	and.w	r3, r3, #2
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	f000 8174 	beq.w	8007ba6 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	691b      	ldr	r3, [r3, #16]
 80078c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80078c6:	f000 80a6 	beq.w	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	691b      	ldr	r3, [r3, #16]
 80078ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80078d2:	f000 80a0 	beq.w	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	691b      	ldr	r3, [r3, #16]
 80078da:	4a5e      	ldr	r2, [pc, #376]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80078dc:	4293      	cmp	r3, r2
 80078de:	f000 809a 	beq.w	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	691b      	ldr	r3, [r3, #16]
 80078e6:	4a5c      	ldr	r2, [pc, #368]	; (8007a58 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 80078e8:	4293      	cmp	r3, r2
 80078ea:	f000 8094 	beq.w	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	691b      	ldr	r3, [r3, #16]
 80078f2:	4a5a      	ldr	r2, [pc, #360]	; (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80078f4:	4293      	cmp	r3, r2
 80078f6:	f000 808e 	beq.w	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	691b      	ldr	r3, [r3, #16]
 80078fe:	4a58      	ldr	r2, [pc, #352]	; (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8007900:	4293      	cmp	r3, r2
 8007902:	f000 8088 	beq.w	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	691b      	ldr	r3, [r3, #16]
 800790a:	4a56      	ldr	r2, [pc, #344]	; (8007a64 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 800790c:	4293      	cmp	r3, r2
 800790e:	f000 8082 	beq.w	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	691b      	ldr	r3, [r3, #16]
 8007916:	4a54      	ldr	r2, [pc, #336]	; (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007918:	4293      	cmp	r3, r2
 800791a:	d07c      	beq.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	691b      	ldr	r3, [r3, #16]
 8007920:	4a52      	ldr	r2, [pc, #328]	; (8007a6c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8007922:	4293      	cmp	r3, r2
 8007924:	d077      	beq.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	691b      	ldr	r3, [r3, #16]
 800792a:	4a51      	ldr	r2, [pc, #324]	; (8007a70 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800792c:	4293      	cmp	r3, r2
 800792e:	d072      	beq.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	691b      	ldr	r3, [r3, #16]
 8007934:	4a4f      	ldr	r2, [pc, #316]	; (8007a74 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8007936:	4293      	cmp	r3, r2
 8007938:	d06d      	beq.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	691b      	ldr	r3, [r3, #16]
 800793e:	4a4e      	ldr	r2, [pc, #312]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8007940:	4293      	cmp	r3, r2
 8007942:	d068      	beq.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	691b      	ldr	r3, [r3, #16]
 8007948:	4a4c      	ldr	r2, [pc, #304]	; (8007a7c <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 800794a:	4293      	cmp	r3, r2
 800794c:	d063      	beq.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	691b      	ldr	r3, [r3, #16]
 8007952:	4a4b      	ldr	r2, [pc, #300]	; (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8007954:	4293      	cmp	r3, r2
 8007956:	d05e      	beq.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	691b      	ldr	r3, [r3, #16]
 800795c:	4a49      	ldr	r2, [pc, #292]	; (8007a84 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800795e:	4293      	cmp	r3, r2
 8007960:	d059      	beq.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	691b      	ldr	r3, [r3, #16]
 8007966:	4a48      	ldr	r2, [pc, #288]	; (8007a88 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8007968:	4293      	cmp	r3, r2
 800796a:	d054      	beq.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	691b      	ldr	r3, [r3, #16]
 8007970:	4a46      	ldr	r2, [pc, #280]	; (8007a8c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8007972:	4293      	cmp	r3, r2
 8007974:	d04f      	beq.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	691b      	ldr	r3, [r3, #16]
 800797a:	4a45      	ldr	r2, [pc, #276]	; (8007a90 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800797c:	4293      	cmp	r3, r2
 800797e:	d04a      	beq.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	691b      	ldr	r3, [r3, #16]
 8007984:	4a43      	ldr	r2, [pc, #268]	; (8007a94 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007986:	4293      	cmp	r3, r2
 8007988:	d045      	beq.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	691b      	ldr	r3, [r3, #16]
 800798e:	4a42      	ldr	r2, [pc, #264]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8007990:	4293      	cmp	r3, r2
 8007992:	d040      	beq.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	691b      	ldr	r3, [r3, #16]
 8007998:	4a40      	ldr	r2, [pc, #256]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800799a:	4293      	cmp	r3, r2
 800799c:	d03b      	beq.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	691b      	ldr	r3, [r3, #16]
 80079a2:	4a3f      	ldr	r2, [pc, #252]	; (8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80079a4:	4293      	cmp	r3, r2
 80079a6:	d036      	beq.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	691b      	ldr	r3, [r3, #16]
 80079ac:	4a3d      	ldr	r2, [pc, #244]	; (8007aa4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80079ae:	4293      	cmp	r3, r2
 80079b0:	d031      	beq.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	691b      	ldr	r3, [r3, #16]
 80079b6:	4a3c      	ldr	r2, [pc, #240]	; (8007aa8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80079b8:	4293      	cmp	r3, r2
 80079ba:	d02c      	beq.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	691b      	ldr	r3, [r3, #16]
 80079c0:	4a3a      	ldr	r2, [pc, #232]	; (8007aac <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d027      	beq.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	691b      	ldr	r3, [r3, #16]
 80079ca:	4a39      	ldr	r2, [pc, #228]	; (8007ab0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d022      	beq.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	691b      	ldr	r3, [r3, #16]
 80079d4:	4a37      	ldr	r2, [pc, #220]	; (8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80079d6:	4293      	cmp	r3, r2
 80079d8:	d01d      	beq.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	691b      	ldr	r3, [r3, #16]
 80079de:	4a36      	ldr	r2, [pc, #216]	; (8007ab8 <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 80079e0:	4293      	cmp	r3, r2
 80079e2:	d018      	beq.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	691b      	ldr	r3, [r3, #16]
 80079e8:	4a34      	ldr	r2, [pc, #208]	; (8007abc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80079ea:	4293      	cmp	r3, r2
 80079ec:	d013      	beq.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	691b      	ldr	r3, [r3, #16]
 80079f2:	4a33      	ldr	r2, [pc, #204]	; (8007ac0 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80079f4:	4293      	cmp	r3, r2
 80079f6:	d00e      	beq.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	691b      	ldr	r3, [r3, #16]
 80079fc:	4a31      	ldr	r2, [pc, #196]	; (8007ac4 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 80079fe:	4293      	cmp	r3, r2
 8007a00:	d009      	beq.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	691b      	ldr	r3, [r3, #16]
 8007a06:	4a30      	ldr	r2, [pc, #192]	; (8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8007a08:	4293      	cmp	r3, r2
 8007a0a:	d004      	beq.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8007a0c:	f640 2112 	movw	r1, #2578	; 0xa12
 8007a10:	480d      	ldr	r0, [pc, #52]	; (8007a48 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8007a12:	f7fa fbe8 	bl	80021e6 <assert_failed>

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007a16:	2300      	movs	r3, #0
 8007a18:	60fb      	str	r3, [r7, #12]
 8007a1a:	4b0d      	ldr	r3, [pc, #52]	; (8007a50 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8007a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a1e:	4a0c      	ldr	r2, [pc, #48]	; (8007a50 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8007a20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a24:	6413      	str	r3, [r2, #64]	; 0x40
 8007a26:	4b0a      	ldr	r3, [pc, #40]	; (8007a50 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8007a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a2e:	60fb      	str	r3, [r7, #12]
 8007a30:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007a32:	4b26      	ldr	r3, [pc, #152]	; (8007acc <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	4a25      	ldr	r2, [pc, #148]	; (8007acc <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8007a38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007a3c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007a3e:	f7fa fea9 	bl	8002794 <HAL_GetTick>
 8007a42:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007a44:	e04d      	b.n	8007ae2 <HAL_RCCEx_PeriphCLKConfig+0x336>
 8007a46:	bf00      	nop
 8007a48:	0800fbbc 	.word	0x0800fbbc
 8007a4c:	42470068 	.word	0x42470068
 8007a50:	40023800 	.word	0x40023800
 8007a54:	00020300 	.word	0x00020300
 8007a58:	00030300 	.word	0x00030300
 8007a5c:	00040300 	.word	0x00040300
 8007a60:	00050300 	.word	0x00050300
 8007a64:	00060300 	.word	0x00060300
 8007a68:	00070300 	.word	0x00070300
 8007a6c:	00080300 	.word	0x00080300
 8007a70:	00090300 	.word	0x00090300
 8007a74:	000a0300 	.word	0x000a0300
 8007a78:	000b0300 	.word	0x000b0300
 8007a7c:	000c0300 	.word	0x000c0300
 8007a80:	000d0300 	.word	0x000d0300
 8007a84:	000e0300 	.word	0x000e0300
 8007a88:	000f0300 	.word	0x000f0300
 8007a8c:	00100300 	.word	0x00100300
 8007a90:	00110300 	.word	0x00110300
 8007a94:	00120300 	.word	0x00120300
 8007a98:	00130300 	.word	0x00130300
 8007a9c:	00140300 	.word	0x00140300
 8007aa0:	00150300 	.word	0x00150300
 8007aa4:	00160300 	.word	0x00160300
 8007aa8:	00170300 	.word	0x00170300
 8007aac:	00180300 	.word	0x00180300
 8007ab0:	00190300 	.word	0x00190300
 8007ab4:	001a0300 	.word	0x001a0300
 8007ab8:	001b0300 	.word	0x001b0300
 8007abc:	001c0300 	.word	0x001c0300
 8007ac0:	001d0300 	.word	0x001d0300
 8007ac4:	001e0300 	.word	0x001e0300
 8007ac8:	001f0300 	.word	0x001f0300
 8007acc:	40007000 	.word	0x40007000
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007ad0:	f7fa fe60 	bl	8002794 <HAL_GetTick>
 8007ad4:	4602      	mov	r2, r0
 8007ad6:	697b      	ldr	r3, [r7, #20]
 8007ad8:	1ad3      	subs	r3, r2, r3
 8007ada:	2b02      	cmp	r3, #2
 8007adc:	d901      	bls.n	8007ae2 <HAL_RCCEx_PeriphCLKConfig+0x336>
      {
        return HAL_TIMEOUT;
 8007ade:	2303      	movs	r3, #3
 8007ae0:	e06c      	b.n	8007bbc <HAL_RCCEx_PeriphCLKConfig+0x410>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007ae2:	4b38      	ldr	r3, [pc, #224]	; (8007bc4 <HAL_RCCEx_PeriphCLKConfig+0x418>)
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d0f0      	beq.n	8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x324>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007aee:	4b36      	ldr	r3, [pc, #216]	; (8007bc8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007af0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007af2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007af6:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007af8:	693b      	ldr	r3, [r7, #16]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d02f      	beq.n	8007b5e <HAL_RCCEx_PeriphCLKConfig+0x3b2>
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	691b      	ldr	r3, [r3, #16]
 8007b02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b06:	693a      	ldr	r2, [r7, #16]
 8007b08:	429a      	cmp	r2, r3
 8007b0a:	d028      	beq.n	8007b5e <HAL_RCCEx_PeriphCLKConfig+0x3b2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007b0c:	4b2e      	ldr	r3, [pc, #184]	; (8007bc8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007b0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b14:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007b16:	4b2d      	ldr	r3, [pc, #180]	; (8007bcc <HAL_RCCEx_PeriphCLKConfig+0x420>)
 8007b18:	2201      	movs	r2, #1
 8007b1a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007b1c:	4b2b      	ldr	r3, [pc, #172]	; (8007bcc <HAL_RCCEx_PeriphCLKConfig+0x420>)
 8007b1e:	2200      	movs	r2, #0
 8007b20:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007b22:	4a29      	ldr	r2, [pc, #164]	; (8007bc8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007b24:	693b      	ldr	r3, [r7, #16]
 8007b26:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007b28:	4b27      	ldr	r3, [pc, #156]	; (8007bc8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007b2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b2c:	f003 0301 	and.w	r3, r3, #1
 8007b30:	2b01      	cmp	r3, #1
 8007b32:	d114      	bne.n	8007b5e <HAL_RCCEx_PeriphCLKConfig+0x3b2>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007b34:	f7fa fe2e 	bl	8002794 <HAL_GetTick>
 8007b38:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007b3a:	e00a      	b.n	8007b52 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007b3c:	f7fa fe2a 	bl	8002794 <HAL_GetTick>
 8007b40:	4602      	mov	r2, r0
 8007b42:	697b      	ldr	r3, [r7, #20]
 8007b44:	1ad3      	subs	r3, r2, r3
 8007b46:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b4a:	4293      	cmp	r3, r2
 8007b4c:	d901      	bls.n	8007b52 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
          {
            return HAL_TIMEOUT;
 8007b4e:	2303      	movs	r3, #3
 8007b50:	e034      	b.n	8007bbc <HAL_RCCEx_PeriphCLKConfig+0x410>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007b52:	4b1d      	ldr	r3, [pc, #116]	; (8007bc8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007b54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b56:	f003 0302 	and.w	r3, r3, #2
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d0ee      	beq.n	8007b3c <HAL_RCCEx_PeriphCLKConfig+0x390>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	691b      	ldr	r3, [r3, #16]
 8007b62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b66:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007b6a:	d10d      	bne.n	8007b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
 8007b6c:	4b16      	ldr	r3, [pc, #88]	; (8007bc8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007b6e:	689b      	ldr	r3, [r3, #8]
 8007b70:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	691b      	ldr	r3, [r3, #16]
 8007b78:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007b7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b80:	4911      	ldr	r1, [pc, #68]	; (8007bc8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007b82:	4313      	orrs	r3, r2
 8007b84:	608b      	str	r3, [r1, #8]
 8007b86:	e005      	b.n	8007b94 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8007b88:	4b0f      	ldr	r3, [pc, #60]	; (8007bc8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007b8a:	689b      	ldr	r3, [r3, #8]
 8007b8c:	4a0e      	ldr	r2, [pc, #56]	; (8007bc8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007b8e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007b92:	6093      	str	r3, [r2, #8]
 8007b94:	4b0c      	ldr	r3, [pc, #48]	; (8007bc8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007b96:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	691b      	ldr	r3, [r3, #16]
 8007b9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007ba0:	4909      	ldr	r1, [pc, #36]	; (8007bc8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007ba2:	4313      	orrs	r3, r2
 8007ba4:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f003 0308 	and.w	r3, r3, #8
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d003      	beq.n	8007bba <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	7d1a      	ldrb	r2, [r3, #20]
 8007bb6:	4b06      	ldr	r3, [pc, #24]	; (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8007bb8:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8007bba:	2300      	movs	r3, #0
}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	3718      	adds	r7, #24
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bd80      	pop	{r7, pc}
 8007bc4:	40007000 	.word	0x40007000
 8007bc8:	40023800 	.word	0x40023800
 8007bcc:	42470e40 	.word	0x42470e40
 8007bd0:	424711e0 	.word	0x424711e0

08007bd4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007bd4:	b480      	push	{r7}
 8007bd6:	b087      	sub	sp, #28
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8007bdc:	2300      	movs	r3, #0
 8007bde:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8007be0:	2300      	movs	r3, #0
 8007be2:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8007be4:	2300      	movs	r3, #0
 8007be6:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8007be8:	2300      	movs	r3, #0
 8007bea:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2b01      	cmp	r3, #1
 8007bf0:	d13f      	bne.n	8007c72 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8007bf2:	4b23      	ldr	r3, [pc, #140]	; (8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007bf4:	689b      	ldr	r3, [r3, #8]
 8007bf6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007bfa:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d004      	beq.n	8007c0c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8007c02:	2b01      	cmp	r3, #1
 8007c04:	d131      	bne.n	8007c6a <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8007c06:	4b1f      	ldr	r3, [pc, #124]	; (8007c84 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007c08:	617b      	str	r3, [r7, #20]
          break;
 8007c0a:	e031      	b.n	8007c70 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8007c0c:	4b1c      	ldr	r3, [pc, #112]	; (8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007c0e:	685b      	ldr	r3, [r3, #4]
 8007c10:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007c14:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007c18:	d109      	bne.n	8007c2e <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8007c1a:	4b19      	ldr	r3, [pc, #100]	; (8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007c1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007c20:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007c24:	4a18      	ldr	r2, [pc, #96]	; (8007c88 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007c26:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c2a:	613b      	str	r3, [r7, #16]
 8007c2c:	e008      	b.n	8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8007c2e:	4b14      	ldr	r3, [pc, #80]	; (8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007c30:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007c34:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007c38:	4a14      	ldr	r2, [pc, #80]	; (8007c8c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8007c3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c3e:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8007c40:	4b0f      	ldr	r3, [pc, #60]	; (8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007c42:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007c46:	099b      	lsrs	r3, r3, #6
 8007c48:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007c4c:	693b      	ldr	r3, [r7, #16]
 8007c4e:	fb02 f303 	mul.w	r3, r2, r3
 8007c52:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8007c54:	4b0a      	ldr	r3, [pc, #40]	; (8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007c56:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007c5a:	0f1b      	lsrs	r3, r3, #28
 8007c5c:	f003 0307 	and.w	r3, r3, #7
 8007c60:	68ba      	ldr	r2, [r7, #8]
 8007c62:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c66:	617b      	str	r3, [r7, #20]
          break;
 8007c68:	e002      	b.n	8007c70 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	617b      	str	r3, [r7, #20]
          break;
 8007c6e:	bf00      	nop
        }
      }
      break;
 8007c70:	bf00      	nop
    }
  }
  return frequency;
 8007c72:	697b      	ldr	r3, [r7, #20]
}
 8007c74:	4618      	mov	r0, r3
 8007c76:	371c      	adds	r7, #28
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7e:	4770      	bx	lr
 8007c80:	40023800 	.word	0x40023800
 8007c84:	00bb8000 	.word	0x00bb8000
 8007c88:	007a1200 	.word	0x007a1200
 8007c8c:	00f42400 	.word	0x00f42400

08007c90 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b082      	sub	sp, #8
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d101      	bne.n	8007ca2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	e113      	b.n	8007eca <HAL_SPI_Init+0x23a>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	4a8b      	ldr	r2, [pc, #556]	; (8007ed4 <HAL_SPI_Init+0x244>)
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	d018      	beq.n	8007cde <HAL_SPI_Init+0x4e>
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	4a89      	ldr	r2, [pc, #548]	; (8007ed8 <HAL_SPI_Init+0x248>)
 8007cb2:	4293      	cmp	r3, r2
 8007cb4:	d013      	beq.n	8007cde <HAL_SPI_Init+0x4e>
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	4a88      	ldr	r2, [pc, #544]	; (8007edc <HAL_SPI_Init+0x24c>)
 8007cbc:	4293      	cmp	r3, r2
 8007cbe:	d00e      	beq.n	8007cde <HAL_SPI_Init+0x4e>
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	4a86      	ldr	r2, [pc, #536]	; (8007ee0 <HAL_SPI_Init+0x250>)
 8007cc6:	4293      	cmp	r3, r2
 8007cc8:	d009      	beq.n	8007cde <HAL_SPI_Init+0x4e>
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	4a85      	ldr	r2, [pc, #532]	; (8007ee4 <HAL_SPI_Init+0x254>)
 8007cd0:	4293      	cmp	r3, r2
 8007cd2:	d004      	beq.n	8007cde <HAL_SPI_Init+0x4e>
 8007cd4:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8007cd8:	4883      	ldr	r0, [pc, #524]	; (8007ee8 <HAL_SPI_Init+0x258>)
 8007cda:	f7fa fa84 	bl	80021e6 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	685b      	ldr	r3, [r3, #4]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d009      	beq.n	8007cfa <HAL_SPI_Init+0x6a>
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	685b      	ldr	r3, [r3, #4]
 8007cea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007cee:	d004      	beq.n	8007cfa <HAL_SPI_Init+0x6a>
 8007cf0:	f240 1143 	movw	r1, #323	; 0x143
 8007cf4:	487c      	ldr	r0, [pc, #496]	; (8007ee8 <HAL_SPI_Init+0x258>)
 8007cf6:	f7fa fa76 	bl	80021e6 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	689b      	ldr	r3, [r3, #8]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d00e      	beq.n	8007d20 <HAL_SPI_Init+0x90>
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	689b      	ldr	r3, [r3, #8]
 8007d06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d0a:	d009      	beq.n	8007d20 <HAL_SPI_Init+0x90>
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	689b      	ldr	r3, [r3, #8]
 8007d10:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d14:	d004      	beq.n	8007d20 <HAL_SPI_Init+0x90>
 8007d16:	f44f 71a2 	mov.w	r1, #324	; 0x144
 8007d1a:	4873      	ldr	r0, [pc, #460]	; (8007ee8 <HAL_SPI_Init+0x258>)
 8007d1c:	f7fa fa63 	bl	80021e6 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	68db      	ldr	r3, [r3, #12]
 8007d24:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d28:	d008      	beq.n	8007d3c <HAL_SPI_Init+0xac>
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	68db      	ldr	r3, [r3, #12]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d004      	beq.n	8007d3c <HAL_SPI_Init+0xac>
 8007d32:	f240 1145 	movw	r1, #325	; 0x145
 8007d36:	486c      	ldr	r0, [pc, #432]	; (8007ee8 <HAL_SPI_Init+0x258>)
 8007d38:	f7fa fa55 	bl	80021e6 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	699b      	ldr	r3, [r3, #24]
 8007d40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d44:	d00d      	beq.n	8007d62 <HAL_SPI_Init+0xd2>
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	699b      	ldr	r3, [r3, #24]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d009      	beq.n	8007d62 <HAL_SPI_Init+0xd2>
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	699b      	ldr	r3, [r3, #24]
 8007d52:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007d56:	d004      	beq.n	8007d62 <HAL_SPI_Init+0xd2>
 8007d58:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8007d5c:	4862      	ldr	r0, [pc, #392]	; (8007ee8 <HAL_SPI_Init+0x258>)
 8007d5e:	f7fa fa42 	bl	80021e6 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	69db      	ldr	r3, [r3, #28]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d020      	beq.n	8007dac <HAL_SPI_Init+0x11c>
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	69db      	ldr	r3, [r3, #28]
 8007d6e:	2b08      	cmp	r3, #8
 8007d70:	d01c      	beq.n	8007dac <HAL_SPI_Init+0x11c>
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	69db      	ldr	r3, [r3, #28]
 8007d76:	2b10      	cmp	r3, #16
 8007d78:	d018      	beq.n	8007dac <HAL_SPI_Init+0x11c>
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	69db      	ldr	r3, [r3, #28]
 8007d7e:	2b18      	cmp	r3, #24
 8007d80:	d014      	beq.n	8007dac <HAL_SPI_Init+0x11c>
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	69db      	ldr	r3, [r3, #28]
 8007d86:	2b20      	cmp	r3, #32
 8007d88:	d010      	beq.n	8007dac <HAL_SPI_Init+0x11c>
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	69db      	ldr	r3, [r3, #28]
 8007d8e:	2b28      	cmp	r3, #40	; 0x28
 8007d90:	d00c      	beq.n	8007dac <HAL_SPI_Init+0x11c>
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	69db      	ldr	r3, [r3, #28]
 8007d96:	2b30      	cmp	r3, #48	; 0x30
 8007d98:	d008      	beq.n	8007dac <HAL_SPI_Init+0x11c>
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	69db      	ldr	r3, [r3, #28]
 8007d9e:	2b38      	cmp	r3, #56	; 0x38
 8007da0:	d004      	beq.n	8007dac <HAL_SPI_Init+0x11c>
 8007da2:	f240 1147 	movw	r1, #327	; 0x147
 8007da6:	4850      	ldr	r0, [pc, #320]	; (8007ee8 <HAL_SPI_Init+0x258>)
 8007da8:	f7fa fa1d 	bl	80021e6 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6a1b      	ldr	r3, [r3, #32]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d008      	beq.n	8007dc6 <HAL_SPI_Init+0x136>
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	6a1b      	ldr	r3, [r3, #32]
 8007db8:	2b80      	cmp	r3, #128	; 0x80
 8007dba:	d004      	beq.n	8007dc6 <HAL_SPI_Init+0x136>
 8007dbc:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8007dc0:	4849      	ldr	r0, [pc, #292]	; (8007ee8 <HAL_SPI_Init+0x258>)
 8007dc2:	f7fa fa10 	bl	80021e6 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d008      	beq.n	8007de0 <HAL_SPI_Init+0x150>
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dd2:	2b10      	cmp	r3, #16
 8007dd4:	d004      	beq.n	8007de0 <HAL_SPI_Init+0x150>
 8007dd6:	f240 1149 	movw	r1, #329	; 0x149
 8007dda:	4843      	ldr	r0, [pc, #268]	; (8007ee8 <HAL_SPI_Init+0x258>)
 8007ddc:	f7fa fa03 	bl	80021e6 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d119      	bne.n	8007e1c <HAL_SPI_Init+0x18c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	691b      	ldr	r3, [r3, #16]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d008      	beq.n	8007e02 <HAL_SPI_Init+0x172>
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	691b      	ldr	r3, [r3, #16]
 8007df4:	2b02      	cmp	r3, #2
 8007df6:	d004      	beq.n	8007e02 <HAL_SPI_Init+0x172>
 8007df8:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 8007dfc:	483a      	ldr	r0, [pc, #232]	; (8007ee8 <HAL_SPI_Init+0x258>)
 8007dfe:	f7fa f9f2 	bl	80021e6 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	695b      	ldr	r3, [r3, #20]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d008      	beq.n	8007e1c <HAL_SPI_Init+0x18c>
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	695b      	ldr	r3, [r3, #20]
 8007e0e:	2b01      	cmp	r3, #1
 8007e10:	d004      	beq.n	8007e1c <HAL_SPI_Init+0x18c>
 8007e12:	f240 114d 	movw	r1, #333	; 0x14d
 8007e16:	4834      	ldr	r0, [pc, #208]	; (8007ee8 <HAL_SPI_Init+0x258>)
 8007e18:	f7fa f9e5 	bl	80021e6 <assert_failed>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2200      	movs	r2, #0
 8007e20:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007e28:	b2db      	uxtb	r3, r3
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d106      	bne.n	8007e3c <HAL_SPI_Init+0x1ac>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	2200      	movs	r2, #0
 8007e32:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007e36:	6878      	ldr	r0, [r7, #4]
 8007e38:	f7fa fa16 	bl	8002268 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2202      	movs	r2, #2
 8007e40:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	681a      	ldr	r2, [r3, #0]
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007e52:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	685a      	ldr	r2, [r3, #4]
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	689b      	ldr	r3, [r3, #8]
 8007e5c:	431a      	orrs	r2, r3
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	68db      	ldr	r3, [r3, #12]
 8007e62:	431a      	orrs	r2, r3
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	691b      	ldr	r3, [r3, #16]
 8007e68:	431a      	orrs	r2, r3
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	695b      	ldr	r3, [r3, #20]
 8007e6e:	431a      	orrs	r2, r3
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	699b      	ldr	r3, [r3, #24]
 8007e74:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007e78:	431a      	orrs	r2, r3
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	69db      	ldr	r3, [r3, #28]
 8007e7e:	431a      	orrs	r2, r3
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	6a1b      	ldr	r3, [r3, #32]
 8007e84:	ea42 0103 	orr.w	r1, r2, r3
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	430a      	orrs	r2, r1
 8007e92:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	699b      	ldr	r3, [r3, #24]
 8007e98:	0c1b      	lsrs	r3, r3, #16
 8007e9a:	f003 0104 	and.w	r1, r3, #4
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	430a      	orrs	r2, r1
 8007ea8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	69da      	ldr	r2, [r3, #28]
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007eb8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2201      	movs	r2, #1
 8007ec4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007ec8:	2300      	movs	r3, #0
}
 8007eca:	4618      	mov	r0, r3
 8007ecc:	3708      	adds	r7, #8
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	bd80      	pop	{r7, pc}
 8007ed2:	bf00      	nop
 8007ed4:	40013000 	.word	0x40013000
 8007ed8:	40003800 	.word	0x40003800
 8007edc:	40003c00 	.word	0x40003c00
 8007ee0:	40013400 	.word	0x40013400
 8007ee4:	40015000 	.word	0x40015000
 8007ee8:	0800fbf8 	.word	0x0800fbf8

08007eec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007eec:	b580      	push	{r7, lr}
 8007eee:	b082      	sub	sp, #8
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d101      	bne.n	8007efe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007efa:	2301      	movs	r3, #1
 8007efc:	e083      	b.n	8008006 <HAL_TIM_Base_Init+0x11a>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	4a43      	ldr	r2, [pc, #268]	; (8008010 <HAL_TIM_Base_Init+0x124>)
 8007f04:	4293      	cmp	r3, r2
 8007f06:	d027      	beq.n	8007f58 <HAL_TIM_Base_Init+0x6c>
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f10:	d022      	beq.n	8007f58 <HAL_TIM_Base_Init+0x6c>
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	4a3f      	ldr	r2, [pc, #252]	; (8008014 <HAL_TIM_Base_Init+0x128>)
 8007f18:	4293      	cmp	r3, r2
 8007f1a:	d01d      	beq.n	8007f58 <HAL_TIM_Base_Init+0x6c>
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	4a3d      	ldr	r2, [pc, #244]	; (8008018 <HAL_TIM_Base_Init+0x12c>)
 8007f22:	4293      	cmp	r3, r2
 8007f24:	d018      	beq.n	8007f58 <HAL_TIM_Base_Init+0x6c>
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	4a3c      	ldr	r2, [pc, #240]	; (800801c <HAL_TIM_Base_Init+0x130>)
 8007f2c:	4293      	cmp	r3, r2
 8007f2e:	d013      	beq.n	8007f58 <HAL_TIM_Base_Init+0x6c>
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	4a3a      	ldr	r2, [pc, #232]	; (8008020 <HAL_TIM_Base_Init+0x134>)
 8007f36:	4293      	cmp	r3, r2
 8007f38:	d00e      	beq.n	8007f58 <HAL_TIM_Base_Init+0x6c>
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	4a39      	ldr	r2, [pc, #228]	; (8008024 <HAL_TIM_Base_Init+0x138>)
 8007f40:	4293      	cmp	r3, r2
 8007f42:	d009      	beq.n	8007f58 <HAL_TIM_Base_Init+0x6c>
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	4a37      	ldr	r2, [pc, #220]	; (8008028 <HAL_TIM_Base_Init+0x13c>)
 8007f4a:	4293      	cmp	r3, r2
 8007f4c:	d004      	beq.n	8007f58 <HAL_TIM_Base_Init+0x6c>
 8007f4e:	f44f 7189 	mov.w	r1, #274	; 0x112
 8007f52:	4836      	ldr	r0, [pc, #216]	; (800802c <HAL_TIM_Base_Init+0x140>)
 8007f54:	f7fa f947 	bl	80021e6 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	689b      	ldr	r3, [r3, #8]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d014      	beq.n	8007f8a <HAL_TIM_Base_Init+0x9e>
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	689b      	ldr	r3, [r3, #8]
 8007f64:	2b10      	cmp	r3, #16
 8007f66:	d010      	beq.n	8007f8a <HAL_TIM_Base_Init+0x9e>
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	689b      	ldr	r3, [r3, #8]
 8007f6c:	2b20      	cmp	r3, #32
 8007f6e:	d00c      	beq.n	8007f8a <HAL_TIM_Base_Init+0x9e>
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	689b      	ldr	r3, [r3, #8]
 8007f74:	2b40      	cmp	r3, #64	; 0x40
 8007f76:	d008      	beq.n	8007f8a <HAL_TIM_Base_Init+0x9e>
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	689b      	ldr	r3, [r3, #8]
 8007f7c:	2b60      	cmp	r3, #96	; 0x60
 8007f7e:	d004      	beq.n	8007f8a <HAL_TIM_Base_Init+0x9e>
 8007f80:	f240 1113 	movw	r1, #275	; 0x113
 8007f84:	4829      	ldr	r0, [pc, #164]	; (800802c <HAL_TIM_Base_Init+0x140>)
 8007f86:	f7fa f92e 	bl	80021e6 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	691b      	ldr	r3, [r3, #16]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d00e      	beq.n	8007fb0 <HAL_TIM_Base_Init+0xc4>
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	691b      	ldr	r3, [r3, #16]
 8007f96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007f9a:	d009      	beq.n	8007fb0 <HAL_TIM_Base_Init+0xc4>
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	691b      	ldr	r3, [r3, #16]
 8007fa0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007fa4:	d004      	beq.n	8007fb0 <HAL_TIM_Base_Init+0xc4>
 8007fa6:	f44f 718a 	mov.w	r1, #276	; 0x114
 8007faa:	4820      	ldr	r0, [pc, #128]	; (800802c <HAL_TIM_Base_Init+0x140>)
 8007fac:	f7fa f91b 	bl	80021e6 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	699b      	ldr	r3, [r3, #24]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d008      	beq.n	8007fca <HAL_TIM_Base_Init+0xde>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	699b      	ldr	r3, [r3, #24]
 8007fbc:	2b80      	cmp	r3, #128	; 0x80
 8007fbe:	d004      	beq.n	8007fca <HAL_TIM_Base_Init+0xde>
 8007fc0:	f240 1115 	movw	r1, #277	; 0x115
 8007fc4:	4819      	ldr	r0, [pc, #100]	; (800802c <HAL_TIM_Base_Init+0x140>)
 8007fc6:	f7fa f90e 	bl	80021e6 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007fd0:	b2db      	uxtb	r3, r3
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d106      	bne.n	8007fe4 <HAL_TIM_Base_Init+0xf8>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	2200      	movs	r2, #0
 8007fda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007fde:	6878      	ldr	r0, [r7, #4]
 8007fe0:	f7fa faec 	bl	80025bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2202      	movs	r2, #2
 8007fe8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681a      	ldr	r2, [r3, #0]
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	3304      	adds	r3, #4
 8007ff4:	4619      	mov	r1, r3
 8007ff6:	4610      	mov	r0, r2
 8007ff8:	f000 fe1c 	bl	8008c34 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2201      	movs	r2, #1
 8008000:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008004:	2300      	movs	r3, #0
}
 8008006:	4618      	mov	r0, r3
 8008008:	3708      	adds	r7, #8
 800800a:	46bd      	mov	sp, r7
 800800c:	bd80      	pop	{r7, pc}
 800800e:	bf00      	nop
 8008010:	40010000 	.word	0x40010000
 8008014:	40000400 	.word	0x40000400
 8008018:	40000800 	.word	0x40000800
 800801c:	40000c00 	.word	0x40000c00
 8008020:	40014000 	.word	0x40014000
 8008024:	40014400 	.word	0x40014400
 8008028:	40014800 	.word	0x40014800
 800802c:	0800fc30 	.word	0x0800fc30

08008030 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008030:	b580      	push	{r7, lr}
 8008032:	b082      	sub	sp, #8
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2b00      	cmp	r3, #0
 800803c:	d101      	bne.n	8008042 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800803e:	2301      	movs	r3, #1
 8008040:	e083      	b.n	800814a <HAL_TIM_PWM_Init+0x11a>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	4a43      	ldr	r2, [pc, #268]	; (8008154 <HAL_TIM_PWM_Init+0x124>)
 8008048:	4293      	cmp	r3, r2
 800804a:	d027      	beq.n	800809c <HAL_TIM_PWM_Init+0x6c>
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008054:	d022      	beq.n	800809c <HAL_TIM_PWM_Init+0x6c>
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	4a3f      	ldr	r2, [pc, #252]	; (8008158 <HAL_TIM_PWM_Init+0x128>)
 800805c:	4293      	cmp	r3, r2
 800805e:	d01d      	beq.n	800809c <HAL_TIM_PWM_Init+0x6c>
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	4a3d      	ldr	r2, [pc, #244]	; (800815c <HAL_TIM_PWM_Init+0x12c>)
 8008066:	4293      	cmp	r3, r2
 8008068:	d018      	beq.n	800809c <HAL_TIM_PWM_Init+0x6c>
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	4a3c      	ldr	r2, [pc, #240]	; (8008160 <HAL_TIM_PWM_Init+0x130>)
 8008070:	4293      	cmp	r3, r2
 8008072:	d013      	beq.n	800809c <HAL_TIM_PWM_Init+0x6c>
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	4a3a      	ldr	r2, [pc, #232]	; (8008164 <HAL_TIM_PWM_Init+0x134>)
 800807a:	4293      	cmp	r3, r2
 800807c:	d00e      	beq.n	800809c <HAL_TIM_PWM_Init+0x6c>
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	4a39      	ldr	r2, [pc, #228]	; (8008168 <HAL_TIM_PWM_Init+0x138>)
 8008084:	4293      	cmp	r3, r2
 8008086:	d009      	beq.n	800809c <HAL_TIM_PWM_Init+0x6c>
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	4a37      	ldr	r2, [pc, #220]	; (800816c <HAL_TIM_PWM_Init+0x13c>)
 800808e:	4293      	cmp	r3, r2
 8008090:	d004      	beq.n	800809c <HAL_TIM_PWM_Init+0x6c>
 8008092:	f240 419b 	movw	r1, #1179	; 0x49b
 8008096:	4836      	ldr	r0, [pc, #216]	; (8008170 <HAL_TIM_PWM_Init+0x140>)
 8008098:	f7fa f8a5 	bl	80021e6 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	689b      	ldr	r3, [r3, #8]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d014      	beq.n	80080ce <HAL_TIM_PWM_Init+0x9e>
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	689b      	ldr	r3, [r3, #8]
 80080a8:	2b10      	cmp	r3, #16
 80080aa:	d010      	beq.n	80080ce <HAL_TIM_PWM_Init+0x9e>
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	689b      	ldr	r3, [r3, #8]
 80080b0:	2b20      	cmp	r3, #32
 80080b2:	d00c      	beq.n	80080ce <HAL_TIM_PWM_Init+0x9e>
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	689b      	ldr	r3, [r3, #8]
 80080b8:	2b40      	cmp	r3, #64	; 0x40
 80080ba:	d008      	beq.n	80080ce <HAL_TIM_PWM_Init+0x9e>
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	689b      	ldr	r3, [r3, #8]
 80080c0:	2b60      	cmp	r3, #96	; 0x60
 80080c2:	d004      	beq.n	80080ce <HAL_TIM_PWM_Init+0x9e>
 80080c4:	f240 419c 	movw	r1, #1180	; 0x49c
 80080c8:	4829      	ldr	r0, [pc, #164]	; (8008170 <HAL_TIM_PWM_Init+0x140>)
 80080ca:	f7fa f88c 	bl	80021e6 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	691b      	ldr	r3, [r3, #16]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d00e      	beq.n	80080f4 <HAL_TIM_PWM_Init+0xc4>
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	691b      	ldr	r3, [r3, #16]
 80080da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80080de:	d009      	beq.n	80080f4 <HAL_TIM_PWM_Init+0xc4>
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	691b      	ldr	r3, [r3, #16]
 80080e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80080e8:	d004      	beq.n	80080f4 <HAL_TIM_PWM_Init+0xc4>
 80080ea:	f240 419d 	movw	r1, #1181	; 0x49d
 80080ee:	4820      	ldr	r0, [pc, #128]	; (8008170 <HAL_TIM_PWM_Init+0x140>)
 80080f0:	f7fa f879 	bl	80021e6 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	699b      	ldr	r3, [r3, #24]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d008      	beq.n	800810e <HAL_TIM_PWM_Init+0xde>
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	699b      	ldr	r3, [r3, #24]
 8008100:	2b80      	cmp	r3, #128	; 0x80
 8008102:	d004      	beq.n	800810e <HAL_TIM_PWM_Init+0xde>
 8008104:	f240 419e 	movw	r1, #1182	; 0x49e
 8008108:	4819      	ldr	r0, [pc, #100]	; (8008170 <HAL_TIM_PWM_Init+0x140>)
 800810a:	f7fa f86c 	bl	80021e6 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008114:	b2db      	uxtb	r3, r3
 8008116:	2b00      	cmp	r3, #0
 8008118:	d106      	bne.n	8008128 <HAL_TIM_PWM_Init+0xf8>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2200      	movs	r2, #0
 800811e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008122:	6878      	ldr	r0, [r7, #4]
 8008124:	f000 f826 	bl	8008174 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	2202      	movs	r2, #2
 800812c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681a      	ldr	r2, [r3, #0]
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	3304      	adds	r3, #4
 8008138:	4619      	mov	r1, r3
 800813a:	4610      	mov	r0, r2
 800813c:	f000 fd7a 	bl	8008c34 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	2201      	movs	r2, #1
 8008144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008148:	2300      	movs	r3, #0
}
 800814a:	4618      	mov	r0, r3
 800814c:	3708      	adds	r7, #8
 800814e:	46bd      	mov	sp, r7
 8008150:	bd80      	pop	{r7, pc}
 8008152:	bf00      	nop
 8008154:	40010000 	.word	0x40010000
 8008158:	40000400 	.word	0x40000400
 800815c:	40000800 	.word	0x40000800
 8008160:	40000c00 	.word	0x40000c00
 8008164:	40014000 	.word	0x40014000
 8008168:	40014400 	.word	0x40014400
 800816c:	40014800 	.word	0x40014800
 8008170:	0800fc30 	.word	0x0800fc30

08008174 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008174:	b480      	push	{r7}
 8008176:	b083      	sub	sp, #12
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800817c:	bf00      	nop
 800817e:	370c      	adds	r7, #12
 8008180:	46bd      	mov	sp, r7
 8008182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008186:	4770      	bx	lr

08008188 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008188:	b580      	push	{r7, lr}
 800818a:	b084      	sub	sp, #16
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
 8008190:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	4a4e      	ldr	r2, [pc, #312]	; (80082d0 <HAL_TIM_PWM_Start+0x148>)
 8008198:	4293      	cmp	r3, r2
 800819a:	d10b      	bne.n	80081b4 <HAL_TIM_PWM_Start+0x2c>
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d06c      	beq.n	800827c <HAL_TIM_PWM_Start+0xf4>
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	2b04      	cmp	r3, #4
 80081a6:	d069      	beq.n	800827c <HAL_TIM_PWM_Start+0xf4>
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	2b08      	cmp	r3, #8
 80081ac:	d066      	beq.n	800827c <HAL_TIM_PWM_Start+0xf4>
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	2b0c      	cmp	r3, #12
 80081b2:	d063      	beq.n	800827c <HAL_TIM_PWM_Start+0xf4>
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80081bc:	d10b      	bne.n	80081d6 <HAL_TIM_PWM_Start+0x4e>
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d05b      	beq.n	800827c <HAL_TIM_PWM_Start+0xf4>
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	2b04      	cmp	r3, #4
 80081c8:	d058      	beq.n	800827c <HAL_TIM_PWM_Start+0xf4>
 80081ca:	683b      	ldr	r3, [r7, #0]
 80081cc:	2b08      	cmp	r3, #8
 80081ce:	d055      	beq.n	800827c <HAL_TIM_PWM_Start+0xf4>
 80081d0:	683b      	ldr	r3, [r7, #0]
 80081d2:	2b0c      	cmp	r3, #12
 80081d4:	d052      	beq.n	800827c <HAL_TIM_PWM_Start+0xf4>
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	4a3e      	ldr	r2, [pc, #248]	; (80082d4 <HAL_TIM_PWM_Start+0x14c>)
 80081dc:	4293      	cmp	r3, r2
 80081de:	d10b      	bne.n	80081f8 <HAL_TIM_PWM_Start+0x70>
 80081e0:	683b      	ldr	r3, [r7, #0]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d04a      	beq.n	800827c <HAL_TIM_PWM_Start+0xf4>
 80081e6:	683b      	ldr	r3, [r7, #0]
 80081e8:	2b04      	cmp	r3, #4
 80081ea:	d047      	beq.n	800827c <HAL_TIM_PWM_Start+0xf4>
 80081ec:	683b      	ldr	r3, [r7, #0]
 80081ee:	2b08      	cmp	r3, #8
 80081f0:	d044      	beq.n	800827c <HAL_TIM_PWM_Start+0xf4>
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	2b0c      	cmp	r3, #12
 80081f6:	d041      	beq.n	800827c <HAL_TIM_PWM_Start+0xf4>
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	4a36      	ldr	r2, [pc, #216]	; (80082d8 <HAL_TIM_PWM_Start+0x150>)
 80081fe:	4293      	cmp	r3, r2
 8008200:	d10b      	bne.n	800821a <HAL_TIM_PWM_Start+0x92>
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d039      	beq.n	800827c <HAL_TIM_PWM_Start+0xf4>
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	2b04      	cmp	r3, #4
 800820c:	d036      	beq.n	800827c <HAL_TIM_PWM_Start+0xf4>
 800820e:	683b      	ldr	r3, [r7, #0]
 8008210:	2b08      	cmp	r3, #8
 8008212:	d033      	beq.n	800827c <HAL_TIM_PWM_Start+0xf4>
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	2b0c      	cmp	r3, #12
 8008218:	d030      	beq.n	800827c <HAL_TIM_PWM_Start+0xf4>
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	4a2f      	ldr	r2, [pc, #188]	; (80082dc <HAL_TIM_PWM_Start+0x154>)
 8008220:	4293      	cmp	r3, r2
 8008222:	d10b      	bne.n	800823c <HAL_TIM_PWM_Start+0xb4>
 8008224:	683b      	ldr	r3, [r7, #0]
 8008226:	2b00      	cmp	r3, #0
 8008228:	d028      	beq.n	800827c <HAL_TIM_PWM_Start+0xf4>
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	2b04      	cmp	r3, #4
 800822e:	d025      	beq.n	800827c <HAL_TIM_PWM_Start+0xf4>
 8008230:	683b      	ldr	r3, [r7, #0]
 8008232:	2b08      	cmp	r3, #8
 8008234:	d022      	beq.n	800827c <HAL_TIM_PWM_Start+0xf4>
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	2b0c      	cmp	r3, #12
 800823a:	d01f      	beq.n	800827c <HAL_TIM_PWM_Start+0xf4>
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	4a27      	ldr	r2, [pc, #156]	; (80082e0 <HAL_TIM_PWM_Start+0x158>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d105      	bne.n	8008252 <HAL_TIM_PWM_Start+0xca>
 8008246:	683b      	ldr	r3, [r7, #0]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d017      	beq.n	800827c <HAL_TIM_PWM_Start+0xf4>
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	2b04      	cmp	r3, #4
 8008250:	d014      	beq.n	800827c <HAL_TIM_PWM_Start+0xf4>
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	4a23      	ldr	r2, [pc, #140]	; (80082e4 <HAL_TIM_PWM_Start+0x15c>)
 8008258:	4293      	cmp	r3, r2
 800825a:	d102      	bne.n	8008262 <HAL_TIM_PWM_Start+0xda>
 800825c:	683b      	ldr	r3, [r7, #0]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d00c      	beq.n	800827c <HAL_TIM_PWM_Start+0xf4>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	4a20      	ldr	r2, [pc, #128]	; (80082e8 <HAL_TIM_PWM_Start+0x160>)
 8008268:	4293      	cmp	r3, r2
 800826a:	d102      	bne.n	8008272 <HAL_TIM_PWM_Start+0xea>
 800826c:	683b      	ldr	r3, [r7, #0]
 800826e:	2b00      	cmp	r3, #0
 8008270:	d004      	beq.n	800827c <HAL_TIM_PWM_Start+0xf4>
 8008272:	f240 5113 	movw	r1, #1299	; 0x513
 8008276:	481d      	ldr	r0, [pc, #116]	; (80082ec <HAL_TIM_PWM_Start+0x164>)
 8008278:	f7f9 ffb5 	bl	80021e6 <assert_failed>

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	2201      	movs	r2, #1
 8008282:	6839      	ldr	r1, [r7, #0]
 8008284:	4618      	mov	r0, r3
 8008286:	f001 f805 	bl	8009294 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	4a10      	ldr	r2, [pc, #64]	; (80082d0 <HAL_TIM_PWM_Start+0x148>)
 8008290:	4293      	cmp	r3, r2
 8008292:	d107      	bne.n	80082a4 <HAL_TIM_PWM_Start+0x11c>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80082a2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	689b      	ldr	r3, [r3, #8]
 80082aa:	f003 0307 	and.w	r3, r3, #7
 80082ae:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	2b06      	cmp	r3, #6
 80082b4:	d007      	beq.n	80082c6 <HAL_TIM_PWM_Start+0x13e>
  {
    __HAL_TIM_ENABLE(htim);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	681a      	ldr	r2, [r3, #0]
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f042 0201 	orr.w	r2, r2, #1
 80082c4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80082c6:	2300      	movs	r3, #0
}
 80082c8:	4618      	mov	r0, r3
 80082ca:	3710      	adds	r7, #16
 80082cc:	46bd      	mov	sp, r7
 80082ce:	bd80      	pop	{r7, pc}
 80082d0:	40010000 	.word	0x40010000
 80082d4:	40000400 	.word	0x40000400
 80082d8:	40000800 	.word	0x40000800
 80082dc:	40000c00 	.word	0x40000c00
 80082e0:	40014000 	.word	0x40014000
 80082e4:	40014400 	.word	0x40014400
 80082e8:	40014800 	.word	0x40014800
 80082ec:	0800fc30 	.word	0x0800fc30

080082f0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b084      	sub	sp, #16
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	60f8      	str	r0, [r7, #12]
 80082f8:	60b9      	str	r1, [r7, #8]
 80082fa:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d010      	beq.n	8008324 <HAL_TIM_PWM_ConfigChannel+0x34>
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2b04      	cmp	r3, #4
 8008306:	d00d      	beq.n	8008324 <HAL_TIM_PWM_ConfigChannel+0x34>
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2b08      	cmp	r3, #8
 800830c:	d00a      	beq.n	8008324 <HAL_TIM_PWM_ConfigChannel+0x34>
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	2b0c      	cmp	r3, #12
 8008312:	d007      	beq.n	8008324 <HAL_TIM_PWM_ConfigChannel+0x34>
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	2b3c      	cmp	r3, #60	; 0x3c
 8008318:	d004      	beq.n	8008324 <HAL_TIM_PWM_ConfigChannel+0x34>
 800831a:	f640 51ec 	movw	r1, #3564	; 0xdec
 800831e:	4895      	ldr	r0, [pc, #596]	; (8008574 <HAL_TIM_PWM_ConfigChannel+0x284>)
 8008320:	f7f9 ff61 	bl	80021e6 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8008324:	68bb      	ldr	r3, [r7, #8]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	2b60      	cmp	r3, #96	; 0x60
 800832a:	d008      	beq.n	800833e <HAL_TIM_PWM_ConfigChannel+0x4e>
 800832c:	68bb      	ldr	r3, [r7, #8]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	2b70      	cmp	r3, #112	; 0x70
 8008332:	d004      	beq.n	800833e <HAL_TIM_PWM_ConfigChannel+0x4e>
 8008334:	f640 51ed 	movw	r1, #3565	; 0xded
 8008338:	488e      	ldr	r0, [pc, #568]	; (8008574 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800833a:	f7f9 ff54 	bl	80021e6 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800833e:	68bb      	ldr	r3, [r7, #8]
 8008340:	689b      	ldr	r3, [r3, #8]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d008      	beq.n	8008358 <HAL_TIM_PWM_ConfigChannel+0x68>
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	689b      	ldr	r3, [r3, #8]
 800834a:	2b02      	cmp	r3, #2
 800834c:	d004      	beq.n	8008358 <HAL_TIM_PWM_ConfigChannel+0x68>
 800834e:	f640 51ee 	movw	r1, #3566	; 0xdee
 8008352:	4888      	ldr	r0, [pc, #544]	; (8008574 <HAL_TIM_PWM_ConfigChannel+0x284>)
 8008354:	f7f9 ff47 	bl	80021e6 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8008358:	68bb      	ldr	r3, [r7, #8]
 800835a:	691b      	ldr	r3, [r3, #16]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d008      	beq.n	8008372 <HAL_TIM_PWM_ConfigChannel+0x82>
 8008360:	68bb      	ldr	r3, [r7, #8]
 8008362:	691b      	ldr	r3, [r3, #16]
 8008364:	2b04      	cmp	r3, #4
 8008366:	d004      	beq.n	8008372 <HAL_TIM_PWM_ConfigChannel+0x82>
 8008368:	f640 51ef 	movw	r1, #3567	; 0xdef
 800836c:	4881      	ldr	r0, [pc, #516]	; (8008574 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800836e:	f7f9 ff3a 	bl	80021e6 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008378:	2b01      	cmp	r3, #1
 800837a:	d101      	bne.n	8008380 <HAL_TIM_PWM_ConfigChannel+0x90>
 800837c:	2302      	movs	r3, #2
 800837e:	e152      	b.n	8008626 <HAL_TIM_PWM_ConfigChannel+0x336>
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	2201      	movs	r2, #1
 8008384:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	2202      	movs	r2, #2
 800838c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2b0c      	cmp	r3, #12
 8008394:	f200 813d 	bhi.w	8008612 <HAL_TIM_PWM_ConfigChannel+0x322>
 8008398:	a201      	add	r2, pc, #4	; (adr r2, 80083a0 <HAL_TIM_PWM_ConfigChannel+0xb0>)
 800839a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800839e:	bf00      	nop
 80083a0:	080083d5 	.word	0x080083d5
 80083a4:	08008613 	.word	0x08008613
 80083a8:	08008613 	.word	0x08008613
 80083ac:	08008613 	.word	0x08008613
 80083b0:	0800846f 	.word	0x0800846f
 80083b4:	08008613 	.word	0x08008613
 80083b8:	08008613 	.word	0x08008613
 80083bc:	08008613 	.word	0x08008613
 80083c0:	080084f7 	.word	0x080084f7
 80083c4:	08008613 	.word	0x08008613
 80083c8:	08008613 	.word	0x08008613
 80083cc:	08008613 	.word	0x08008613
 80083d0:	08008595 	.word	0x08008595
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	4a67      	ldr	r2, [pc, #412]	; (8008578 <HAL_TIM_PWM_ConfigChannel+0x288>)
 80083da:	4293      	cmp	r3, r2
 80083dc:	d027      	beq.n	800842e <HAL_TIM_PWM_ConfigChannel+0x13e>
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80083e6:	d022      	beq.n	800842e <HAL_TIM_PWM_ConfigChannel+0x13e>
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	4a63      	ldr	r2, [pc, #396]	; (800857c <HAL_TIM_PWM_ConfigChannel+0x28c>)
 80083ee:	4293      	cmp	r3, r2
 80083f0:	d01d      	beq.n	800842e <HAL_TIM_PWM_ConfigChannel+0x13e>
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	4a62      	ldr	r2, [pc, #392]	; (8008580 <HAL_TIM_PWM_ConfigChannel+0x290>)
 80083f8:	4293      	cmp	r3, r2
 80083fa:	d018      	beq.n	800842e <HAL_TIM_PWM_ConfigChannel+0x13e>
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	4a60      	ldr	r2, [pc, #384]	; (8008584 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8008402:	4293      	cmp	r3, r2
 8008404:	d013      	beq.n	800842e <HAL_TIM_PWM_ConfigChannel+0x13e>
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	4a5f      	ldr	r2, [pc, #380]	; (8008588 <HAL_TIM_PWM_ConfigChannel+0x298>)
 800840c:	4293      	cmp	r3, r2
 800840e:	d00e      	beq.n	800842e <HAL_TIM_PWM_ConfigChannel+0x13e>
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	4a5d      	ldr	r2, [pc, #372]	; (800858c <HAL_TIM_PWM_ConfigChannel+0x29c>)
 8008416:	4293      	cmp	r3, r2
 8008418:	d009      	beq.n	800842e <HAL_TIM_PWM_ConfigChannel+0x13e>
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	4a5c      	ldr	r2, [pc, #368]	; (8008590 <HAL_TIM_PWM_ConfigChannel+0x2a0>)
 8008420:	4293      	cmp	r3, r2
 8008422:	d004      	beq.n	800842e <HAL_TIM_PWM_ConfigChannel+0x13e>
 8008424:	f640 51fb 	movw	r1, #3579	; 0xdfb
 8008428:	4852      	ldr	r0, [pc, #328]	; (8008574 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800842a:	f7f9 fedc 	bl	80021e6 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	68b9      	ldr	r1, [r7, #8]
 8008434:	4618      	mov	r0, r3
 8008436:	f000 fc7d 	bl	8008d34 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	699a      	ldr	r2, [r3, #24]
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	f042 0208 	orr.w	r2, r2, #8
 8008448:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	699a      	ldr	r2, [r3, #24]
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	f022 0204 	bic.w	r2, r2, #4
 8008458:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	6999      	ldr	r1, [r3, #24]
 8008460:	68bb      	ldr	r3, [r7, #8]
 8008462:	691a      	ldr	r2, [r3, #16]
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	430a      	orrs	r2, r1
 800846a:	619a      	str	r2, [r3, #24]
      break;
 800846c:	e0d2      	b.n	8008614 <HAL_TIM_PWM_ConfigChannel+0x324>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	4a41      	ldr	r2, [pc, #260]	; (8008578 <HAL_TIM_PWM_ConfigChannel+0x288>)
 8008474:	4293      	cmp	r3, r2
 8008476:	d01d      	beq.n	80084b4 <HAL_TIM_PWM_ConfigChannel+0x1c4>
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008480:	d018      	beq.n	80084b4 <HAL_TIM_PWM_ConfigChannel+0x1c4>
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	4a3d      	ldr	r2, [pc, #244]	; (800857c <HAL_TIM_PWM_ConfigChannel+0x28c>)
 8008488:	4293      	cmp	r3, r2
 800848a:	d013      	beq.n	80084b4 <HAL_TIM_PWM_ConfigChannel+0x1c4>
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	4a3b      	ldr	r2, [pc, #236]	; (8008580 <HAL_TIM_PWM_ConfigChannel+0x290>)
 8008492:	4293      	cmp	r3, r2
 8008494:	d00e      	beq.n	80084b4 <HAL_TIM_PWM_ConfigChannel+0x1c4>
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	4a3a      	ldr	r2, [pc, #232]	; (8008584 <HAL_TIM_PWM_ConfigChannel+0x294>)
 800849c:	4293      	cmp	r3, r2
 800849e:	d009      	beq.n	80084b4 <HAL_TIM_PWM_ConfigChannel+0x1c4>
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	4a38      	ldr	r2, [pc, #224]	; (8008588 <HAL_TIM_PWM_ConfigChannel+0x298>)
 80084a6:	4293      	cmp	r3, r2
 80084a8:	d004      	beq.n	80084b4 <HAL_TIM_PWM_ConfigChannel+0x1c4>
 80084aa:	f640 610c 	movw	r1, #3596	; 0xe0c
 80084ae:	4831      	ldr	r0, [pc, #196]	; (8008574 <HAL_TIM_PWM_ConfigChannel+0x284>)
 80084b0:	f7f9 fe99 	bl	80021e6 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	68b9      	ldr	r1, [r7, #8]
 80084ba:	4618      	mov	r0, r3
 80084bc:	f000 fcca 	bl	8008e54 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	699a      	ldr	r2, [r3, #24]
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80084ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	699a      	ldr	r2, [r3, #24]
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80084de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	6999      	ldr	r1, [r3, #24]
 80084e6:	68bb      	ldr	r3, [r7, #8]
 80084e8:	691b      	ldr	r3, [r3, #16]
 80084ea:	021a      	lsls	r2, r3, #8
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	430a      	orrs	r2, r1
 80084f2:	619a      	str	r2, [r3, #24]
      break;
 80084f4:	e08e      	b.n	8008614 <HAL_TIM_PWM_ConfigChannel+0x324>
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	4a1f      	ldr	r2, [pc, #124]	; (8008578 <HAL_TIM_PWM_ConfigChannel+0x288>)
 80084fc:	4293      	cmp	r3, r2
 80084fe:	d018      	beq.n	8008532 <HAL_TIM_PWM_ConfigChannel+0x242>
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008508:	d013      	beq.n	8008532 <HAL_TIM_PWM_ConfigChannel+0x242>
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	4a1b      	ldr	r2, [pc, #108]	; (800857c <HAL_TIM_PWM_ConfigChannel+0x28c>)
 8008510:	4293      	cmp	r3, r2
 8008512:	d00e      	beq.n	8008532 <HAL_TIM_PWM_ConfigChannel+0x242>
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	4a19      	ldr	r2, [pc, #100]	; (8008580 <HAL_TIM_PWM_ConfigChannel+0x290>)
 800851a:	4293      	cmp	r3, r2
 800851c:	d009      	beq.n	8008532 <HAL_TIM_PWM_ConfigChannel+0x242>
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	4a18      	ldr	r2, [pc, #96]	; (8008584 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8008524:	4293      	cmp	r3, r2
 8008526:	d004      	beq.n	8008532 <HAL_TIM_PWM_ConfigChannel+0x242>
 8008528:	f640 611d 	movw	r1, #3613	; 0xe1d
 800852c:	4811      	ldr	r0, [pc, #68]	; (8008574 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800852e:	f7f9 fe5a 	bl	80021e6 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	68b9      	ldr	r1, [r7, #8]
 8008538:	4618      	mov	r0, r3
 800853a:	f000 fd1f 	bl	8008f7c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	69da      	ldr	r2, [r3, #28]
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f042 0208 	orr.w	r2, r2, #8
 800854c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	69da      	ldr	r2, [r3, #28]
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f022 0204 	bic.w	r2, r2, #4
 800855c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	69d9      	ldr	r1, [r3, #28]
 8008564:	68bb      	ldr	r3, [r7, #8]
 8008566:	691a      	ldr	r2, [r3, #16]
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	430a      	orrs	r2, r1
 800856e:	61da      	str	r2, [r3, #28]
      break;
 8008570:	e050      	b.n	8008614 <HAL_TIM_PWM_ConfigChannel+0x324>
 8008572:	bf00      	nop
 8008574:	0800fc30 	.word	0x0800fc30
 8008578:	40010000 	.word	0x40010000
 800857c:	40000400 	.word	0x40000400
 8008580:	40000800 	.word	0x40000800
 8008584:	40000c00 	.word	0x40000c00
 8008588:	40014000 	.word	0x40014000
 800858c:	40014400 	.word	0x40014400
 8008590:	40014800 	.word	0x40014800
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	4a25      	ldr	r2, [pc, #148]	; (8008630 <HAL_TIM_PWM_ConfigChannel+0x340>)
 800859a:	4293      	cmp	r3, r2
 800859c:	d018      	beq.n	80085d0 <HAL_TIM_PWM_ConfigChannel+0x2e0>
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085a6:	d013      	beq.n	80085d0 <HAL_TIM_PWM_ConfigChannel+0x2e0>
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	4a21      	ldr	r2, [pc, #132]	; (8008634 <HAL_TIM_PWM_ConfigChannel+0x344>)
 80085ae:	4293      	cmp	r3, r2
 80085b0:	d00e      	beq.n	80085d0 <HAL_TIM_PWM_ConfigChannel+0x2e0>
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	4a20      	ldr	r2, [pc, #128]	; (8008638 <HAL_TIM_PWM_ConfigChannel+0x348>)
 80085b8:	4293      	cmp	r3, r2
 80085ba:	d009      	beq.n	80085d0 <HAL_TIM_PWM_ConfigChannel+0x2e0>
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	4a1e      	ldr	r2, [pc, #120]	; (800863c <HAL_TIM_PWM_ConfigChannel+0x34c>)
 80085c2:	4293      	cmp	r3, r2
 80085c4:	d004      	beq.n	80085d0 <HAL_TIM_PWM_ConfigChannel+0x2e0>
 80085c6:	f640 612e 	movw	r1, #3630	; 0xe2e
 80085ca:	481d      	ldr	r0, [pc, #116]	; (8008640 <HAL_TIM_PWM_ConfigChannel+0x350>)
 80085cc:	f7f9 fe0b 	bl	80021e6 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	68b9      	ldr	r1, [r7, #8]
 80085d6:	4618      	mov	r0, r3
 80085d8:	f000 fd64 	bl	80090a4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	69da      	ldr	r2, [r3, #28]
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80085ea:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	69da      	ldr	r2, [r3, #28]
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80085fa:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	69d9      	ldr	r1, [r3, #28]
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	691b      	ldr	r3, [r3, #16]
 8008606:	021a      	lsls	r2, r3, #8
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	430a      	orrs	r2, r1
 800860e:	61da      	str	r2, [r3, #28]
      break;
 8008610:	e000      	b.n	8008614 <HAL_TIM_PWM_ConfigChannel+0x324>
    }

    default:
      break;
 8008612:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	2201      	movs	r2, #1
 8008618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	2200      	movs	r2, #0
 8008620:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008624:	2300      	movs	r3, #0
}
 8008626:	4618      	mov	r0, r3
 8008628:	3710      	adds	r7, #16
 800862a:	46bd      	mov	sp, r7
 800862c:	bd80      	pop	{r7, pc}
 800862e:	bf00      	nop
 8008630:	40010000 	.word	0x40010000
 8008634:	40000400 	.word	0x40000400
 8008638:	40000800 	.word	0x40000800
 800863c:	40000c00 	.word	0x40000c00
 8008640:	0800fc30 	.word	0x0800fc30

08008644 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008644:	b580      	push	{r7, lr}
 8008646:	b084      	sub	sp, #16
 8008648:	af00      	add	r7, sp, #0
 800864a:	6078      	str	r0, [r7, #4]
 800864c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008654:	2b01      	cmp	r3, #1
 8008656:	d101      	bne.n	800865c <HAL_TIM_ConfigClockSource+0x18>
 8008658:	2302      	movs	r3, #2
 800865a:	e2db      	b.n	8008c14 <HAL_TIM_ConfigClockSource+0x5d0>
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	2201      	movs	r2, #1
 8008660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	2202      	movs	r2, #2
 8008668:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800866c:	683b      	ldr	r3, [r7, #0]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008674:	d029      	beq.n	80086ca <HAL_TIM_ConfigClockSource+0x86>
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800867e:	d024      	beq.n	80086ca <HAL_TIM_ConfigClockSource+0x86>
 8008680:	683b      	ldr	r3, [r7, #0]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d020      	beq.n	80086ca <HAL_TIM_ConfigClockSource+0x86>
 8008688:	683b      	ldr	r3, [r7, #0]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	2b10      	cmp	r3, #16
 800868e:	d01c      	beq.n	80086ca <HAL_TIM_ConfigClockSource+0x86>
 8008690:	683b      	ldr	r3, [r7, #0]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	2b20      	cmp	r3, #32
 8008696:	d018      	beq.n	80086ca <HAL_TIM_ConfigClockSource+0x86>
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	2b30      	cmp	r3, #48	; 0x30
 800869e:	d014      	beq.n	80086ca <HAL_TIM_ConfigClockSource+0x86>
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	2b40      	cmp	r3, #64	; 0x40
 80086a6:	d010      	beq.n	80086ca <HAL_TIM_ConfigClockSource+0x86>
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	2b50      	cmp	r3, #80	; 0x50
 80086ae:	d00c      	beq.n	80086ca <HAL_TIM_ConfigClockSource+0x86>
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	2b60      	cmp	r3, #96	; 0x60
 80086b6:	d008      	beq.n	80086ca <HAL_TIM_ConfigClockSource+0x86>
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	2b70      	cmp	r3, #112	; 0x70
 80086be:	d004      	beq.n	80086ca <HAL_TIM_ConfigClockSource+0x86>
 80086c0:	f241 118b 	movw	r1, #4491	; 0x118b
 80086c4:	4873      	ldr	r0, [pc, #460]	; (8008894 <HAL_TIM_ConfigClockSource+0x250>)
 80086c6:	f7f9 fd8e 	bl	80021e6 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	689b      	ldr	r3, [r3, #8]
 80086d0:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80086d8:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80086e0:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	68fa      	ldr	r2, [r7, #12]
 80086e8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80086ea:	683b      	ldr	r3, [r7, #0]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	2b40      	cmp	r3, #64	; 0x40
 80086f0:	f000 8204 	beq.w	8008afc <HAL_TIM_ConfigClockSource+0x4b8>
 80086f4:	2b40      	cmp	r3, #64	; 0x40
 80086f6:	d80f      	bhi.n	8008718 <HAL_TIM_ConfigClockSource+0xd4>
 80086f8:	2b10      	cmp	r3, #16
 80086fa:	f000 8255 	beq.w	8008ba8 <HAL_TIM_ConfigClockSource+0x564>
 80086fe:	2b10      	cmp	r3, #16
 8008700:	d803      	bhi.n	800870a <HAL_TIM_ConfigClockSource+0xc6>
 8008702:	2b00      	cmp	r3, #0
 8008704:	f000 8250 	beq.w	8008ba8 <HAL_TIM_ConfigClockSource+0x564>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8008708:	e27b      	b.n	8008c02 <HAL_TIM_ConfigClockSource+0x5be>
  switch (sClockSourceConfig->ClockSource)
 800870a:	2b20      	cmp	r3, #32
 800870c:	f000 824c 	beq.w	8008ba8 <HAL_TIM_ConfigClockSource+0x564>
 8008710:	2b30      	cmp	r3, #48	; 0x30
 8008712:	f000 8249 	beq.w	8008ba8 <HAL_TIM_ConfigClockSource+0x564>
      break;
 8008716:	e274      	b.n	8008c02 <HAL_TIM_ConfigClockSource+0x5be>
  switch (sClockSourceConfig->ClockSource)
 8008718:	2b70      	cmp	r3, #112	; 0x70
 800871a:	d046      	beq.n	80087aa <HAL_TIM_ConfigClockSource+0x166>
 800871c:	2b70      	cmp	r3, #112	; 0x70
 800871e:	d806      	bhi.n	800872e <HAL_TIM_ConfigClockSource+0xea>
 8008720:	2b50      	cmp	r3, #80	; 0x50
 8008722:	f000 8133 	beq.w	800898c <HAL_TIM_ConfigClockSource+0x348>
 8008726:	2b60      	cmp	r3, #96	; 0x60
 8008728:	f000 8186 	beq.w	8008a38 <HAL_TIM_ConfigClockSource+0x3f4>
      break;
 800872c:	e269      	b.n	8008c02 <HAL_TIM_ConfigClockSource+0x5be>
  switch (sClockSourceConfig->ClockSource)
 800872e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008732:	d004      	beq.n	800873e <HAL_TIM_ConfigClockSource+0xfa>
 8008734:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008738:	f000 80bc 	beq.w	80088b4 <HAL_TIM_ConfigClockSource+0x270>
      break;
 800873c:	e261      	b.n	8008c02 <HAL_TIM_ConfigClockSource+0x5be>
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	4a55      	ldr	r2, [pc, #340]	; (8008898 <HAL_TIM_ConfigClockSource+0x254>)
 8008744:	4293      	cmp	r3, r2
 8008746:	f000 825b 	beq.w	8008c00 <HAL_TIM_ConfigClockSource+0x5bc>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008752:	f000 8255 	beq.w	8008c00 <HAL_TIM_ConfigClockSource+0x5bc>
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	4a50      	ldr	r2, [pc, #320]	; (800889c <HAL_TIM_ConfigClockSource+0x258>)
 800875c:	4293      	cmp	r3, r2
 800875e:	f000 824f 	beq.w	8008c00 <HAL_TIM_ConfigClockSource+0x5bc>
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	4a4e      	ldr	r2, [pc, #312]	; (80088a0 <HAL_TIM_ConfigClockSource+0x25c>)
 8008768:	4293      	cmp	r3, r2
 800876a:	f000 8249 	beq.w	8008c00 <HAL_TIM_ConfigClockSource+0x5bc>
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	4a4c      	ldr	r2, [pc, #304]	; (80088a4 <HAL_TIM_ConfigClockSource+0x260>)
 8008774:	4293      	cmp	r3, r2
 8008776:	f000 8243 	beq.w	8008c00 <HAL_TIM_ConfigClockSource+0x5bc>
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	4a4a      	ldr	r2, [pc, #296]	; (80088a8 <HAL_TIM_ConfigClockSource+0x264>)
 8008780:	4293      	cmp	r3, r2
 8008782:	f000 823d 	beq.w	8008c00 <HAL_TIM_ConfigClockSource+0x5bc>
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	4a48      	ldr	r2, [pc, #288]	; (80088ac <HAL_TIM_ConfigClockSource+0x268>)
 800878c:	4293      	cmp	r3, r2
 800878e:	f000 8237 	beq.w	8008c00 <HAL_TIM_ConfigClockSource+0x5bc>
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	4a46      	ldr	r2, [pc, #280]	; (80088b0 <HAL_TIM_ConfigClockSource+0x26c>)
 8008798:	4293      	cmp	r3, r2
 800879a:	f000 8231 	beq.w	8008c00 <HAL_TIM_ConfigClockSource+0x5bc>
 800879e:	f241 1197 	movw	r1, #4503	; 0x1197
 80087a2:	483c      	ldr	r0, [pc, #240]	; (8008894 <HAL_TIM_ConfigClockSource+0x250>)
 80087a4:	f7f9 fd1f 	bl	80021e6 <assert_failed>
      break;
 80087a8:	e22a      	b.n	8008c00 <HAL_TIM_ConfigClockSource+0x5bc>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	4a3a      	ldr	r2, [pc, #232]	; (8008898 <HAL_TIM_ConfigClockSource+0x254>)
 80087b0:	4293      	cmp	r3, r2
 80087b2:	d01d      	beq.n	80087f0 <HAL_TIM_ConfigClockSource+0x1ac>
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80087bc:	d018      	beq.n	80087f0 <HAL_TIM_ConfigClockSource+0x1ac>
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	4a36      	ldr	r2, [pc, #216]	; (800889c <HAL_TIM_ConfigClockSource+0x258>)
 80087c4:	4293      	cmp	r3, r2
 80087c6:	d013      	beq.n	80087f0 <HAL_TIM_ConfigClockSource+0x1ac>
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	4a34      	ldr	r2, [pc, #208]	; (80088a0 <HAL_TIM_ConfigClockSource+0x25c>)
 80087ce:	4293      	cmp	r3, r2
 80087d0:	d00e      	beq.n	80087f0 <HAL_TIM_ConfigClockSource+0x1ac>
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	4a33      	ldr	r2, [pc, #204]	; (80088a4 <HAL_TIM_ConfigClockSource+0x260>)
 80087d8:	4293      	cmp	r3, r2
 80087da:	d009      	beq.n	80087f0 <HAL_TIM_ConfigClockSource+0x1ac>
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	4a31      	ldr	r2, [pc, #196]	; (80088a8 <HAL_TIM_ConfigClockSource+0x264>)
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d004      	beq.n	80087f0 <HAL_TIM_ConfigClockSource+0x1ac>
 80087e6:	f241 119e 	movw	r1, #4510	; 0x119e
 80087ea:	482a      	ldr	r0, [pc, #168]	; (8008894 <HAL_TIM_ConfigClockSource+0x250>)
 80087ec:	f7f9 fcfb 	bl	80021e6 <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	689b      	ldr	r3, [r3, #8]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d013      	beq.n	8008820 <HAL_TIM_ConfigClockSource+0x1dc>
 80087f8:	683b      	ldr	r3, [r7, #0]
 80087fa:	689b      	ldr	r3, [r3, #8]
 80087fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008800:	d00e      	beq.n	8008820 <HAL_TIM_ConfigClockSource+0x1dc>
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	689b      	ldr	r3, [r3, #8]
 8008806:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800880a:	d009      	beq.n	8008820 <HAL_TIM_ConfigClockSource+0x1dc>
 800880c:	683b      	ldr	r3, [r7, #0]
 800880e:	689b      	ldr	r3, [r3, #8]
 8008810:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008814:	d004      	beq.n	8008820 <HAL_TIM_ConfigClockSource+0x1dc>
 8008816:	f241 11a1 	movw	r1, #4513	; 0x11a1
 800881a:	481e      	ldr	r0, [pc, #120]	; (8008894 <HAL_TIM_ConfigClockSource+0x250>)
 800881c:	f7f9 fce3 	bl	80021e6 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8008820:	683b      	ldr	r3, [r7, #0]
 8008822:	685b      	ldr	r3, [r3, #4]
 8008824:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008828:	d014      	beq.n	8008854 <HAL_TIM_ConfigClockSource+0x210>
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	685b      	ldr	r3, [r3, #4]
 800882e:	2b00      	cmp	r3, #0
 8008830:	d010      	beq.n	8008854 <HAL_TIM_ConfigClockSource+0x210>
 8008832:	683b      	ldr	r3, [r7, #0]
 8008834:	685b      	ldr	r3, [r3, #4]
 8008836:	2b00      	cmp	r3, #0
 8008838:	d00c      	beq.n	8008854 <HAL_TIM_ConfigClockSource+0x210>
 800883a:	683b      	ldr	r3, [r7, #0]
 800883c:	685b      	ldr	r3, [r3, #4]
 800883e:	2b02      	cmp	r3, #2
 8008840:	d008      	beq.n	8008854 <HAL_TIM_ConfigClockSource+0x210>
 8008842:	683b      	ldr	r3, [r7, #0]
 8008844:	685b      	ldr	r3, [r3, #4]
 8008846:	2b0a      	cmp	r3, #10
 8008848:	d004      	beq.n	8008854 <HAL_TIM_ConfigClockSource+0x210>
 800884a:	f241 11a2 	movw	r1, #4514	; 0x11a2
 800884e:	4811      	ldr	r0, [pc, #68]	; (8008894 <HAL_TIM_ConfigClockSource+0x250>)
 8008850:	f7f9 fcc9 	bl	80021e6 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8008854:	683b      	ldr	r3, [r7, #0]
 8008856:	68db      	ldr	r3, [r3, #12]
 8008858:	2b0f      	cmp	r3, #15
 800885a:	d904      	bls.n	8008866 <HAL_TIM_ConfigClockSource+0x222>
 800885c:	f241 11a3 	movw	r1, #4515	; 0x11a3
 8008860:	480c      	ldr	r0, [pc, #48]	; (8008894 <HAL_TIM_ConfigClockSource+0x250>)
 8008862:	f7f9 fcc0 	bl	80021e6 <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	6818      	ldr	r0, [r3, #0]
 800886a:	683b      	ldr	r3, [r7, #0]
 800886c:	6899      	ldr	r1, [r3, #8]
 800886e:	683b      	ldr	r3, [r7, #0]
 8008870:	685a      	ldr	r2, [r3, #4]
 8008872:	683b      	ldr	r3, [r7, #0]
 8008874:	68db      	ldr	r3, [r3, #12]
 8008876:	f000 fced 	bl	8009254 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	689b      	ldr	r3, [r3, #8]
 8008880:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008888:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	68fa      	ldr	r2, [r7, #12]
 8008890:	609a      	str	r2, [r3, #8]
      break;
 8008892:	e1b6      	b.n	8008c02 <HAL_TIM_ConfigClockSource+0x5be>
 8008894:	0800fc30 	.word	0x0800fc30
 8008898:	40010000 	.word	0x40010000
 800889c:	40000400 	.word	0x40000400
 80088a0:	40000800 	.word	0x40000800
 80088a4:	40000c00 	.word	0x40000c00
 80088a8:	40014000 	.word	0x40014000
 80088ac:	40014400 	.word	0x40014400
 80088b0:	40014800 	.word	0x40014800
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	4a8a      	ldr	r2, [pc, #552]	; (8008ae4 <HAL_TIM_ConfigClockSource+0x4a0>)
 80088ba:	4293      	cmp	r3, r2
 80088bc:	d018      	beq.n	80088f0 <HAL_TIM_ConfigClockSource+0x2ac>
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80088c6:	d013      	beq.n	80088f0 <HAL_TIM_ConfigClockSource+0x2ac>
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	4a86      	ldr	r2, [pc, #536]	; (8008ae8 <HAL_TIM_ConfigClockSource+0x4a4>)
 80088ce:	4293      	cmp	r3, r2
 80088d0:	d00e      	beq.n	80088f0 <HAL_TIM_ConfigClockSource+0x2ac>
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	4a85      	ldr	r2, [pc, #532]	; (8008aec <HAL_TIM_ConfigClockSource+0x4a8>)
 80088d8:	4293      	cmp	r3, r2
 80088da:	d009      	beq.n	80088f0 <HAL_TIM_ConfigClockSource+0x2ac>
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	4a83      	ldr	r2, [pc, #524]	; (8008af0 <HAL_TIM_ConfigClockSource+0x4ac>)
 80088e2:	4293      	cmp	r3, r2
 80088e4:	d004      	beq.n	80088f0 <HAL_TIM_ConfigClockSource+0x2ac>
 80088e6:	f241 11b6 	movw	r1, #4534	; 0x11b6
 80088ea:	4882      	ldr	r0, [pc, #520]	; (8008af4 <HAL_TIM_ConfigClockSource+0x4b0>)
 80088ec:	f7f9 fc7b 	bl	80021e6 <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 80088f0:	683b      	ldr	r3, [r7, #0]
 80088f2:	689b      	ldr	r3, [r3, #8]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d013      	beq.n	8008920 <HAL_TIM_ConfigClockSource+0x2dc>
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	689b      	ldr	r3, [r3, #8]
 80088fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008900:	d00e      	beq.n	8008920 <HAL_TIM_ConfigClockSource+0x2dc>
 8008902:	683b      	ldr	r3, [r7, #0]
 8008904:	689b      	ldr	r3, [r3, #8]
 8008906:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800890a:	d009      	beq.n	8008920 <HAL_TIM_ConfigClockSource+0x2dc>
 800890c:	683b      	ldr	r3, [r7, #0]
 800890e:	689b      	ldr	r3, [r3, #8]
 8008910:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008914:	d004      	beq.n	8008920 <HAL_TIM_ConfigClockSource+0x2dc>
 8008916:	f241 11b9 	movw	r1, #4537	; 0x11b9
 800891a:	4876      	ldr	r0, [pc, #472]	; (8008af4 <HAL_TIM_ConfigClockSource+0x4b0>)
 800891c:	f7f9 fc63 	bl	80021e6 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8008920:	683b      	ldr	r3, [r7, #0]
 8008922:	685b      	ldr	r3, [r3, #4]
 8008924:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008928:	d014      	beq.n	8008954 <HAL_TIM_ConfigClockSource+0x310>
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	685b      	ldr	r3, [r3, #4]
 800892e:	2b00      	cmp	r3, #0
 8008930:	d010      	beq.n	8008954 <HAL_TIM_ConfigClockSource+0x310>
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	685b      	ldr	r3, [r3, #4]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d00c      	beq.n	8008954 <HAL_TIM_ConfigClockSource+0x310>
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	685b      	ldr	r3, [r3, #4]
 800893e:	2b02      	cmp	r3, #2
 8008940:	d008      	beq.n	8008954 <HAL_TIM_ConfigClockSource+0x310>
 8008942:	683b      	ldr	r3, [r7, #0]
 8008944:	685b      	ldr	r3, [r3, #4]
 8008946:	2b0a      	cmp	r3, #10
 8008948:	d004      	beq.n	8008954 <HAL_TIM_ConfigClockSource+0x310>
 800894a:	f241 11ba 	movw	r1, #4538	; 0x11ba
 800894e:	4869      	ldr	r0, [pc, #420]	; (8008af4 <HAL_TIM_ConfigClockSource+0x4b0>)
 8008950:	f7f9 fc49 	bl	80021e6 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	68db      	ldr	r3, [r3, #12]
 8008958:	2b0f      	cmp	r3, #15
 800895a:	d904      	bls.n	8008966 <HAL_TIM_ConfigClockSource+0x322>
 800895c:	f241 11bb 	movw	r1, #4539	; 0x11bb
 8008960:	4864      	ldr	r0, [pc, #400]	; (8008af4 <HAL_TIM_ConfigClockSource+0x4b0>)
 8008962:	f7f9 fc40 	bl	80021e6 <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	6818      	ldr	r0, [r3, #0]
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	6899      	ldr	r1, [r3, #8]
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	685a      	ldr	r2, [r3, #4]
 8008972:	683b      	ldr	r3, [r7, #0]
 8008974:	68db      	ldr	r3, [r3, #12]
 8008976:	f000 fc6d 	bl	8009254 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	689a      	ldr	r2, [r3, #8]
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008988:	609a      	str	r2, [r3, #8]
      break;
 800898a:	e13a      	b.n	8008c02 <HAL_TIM_ConfigClockSource+0x5be>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	4a54      	ldr	r2, [pc, #336]	; (8008ae4 <HAL_TIM_ConfigClockSource+0x4a0>)
 8008992:	4293      	cmp	r3, r2
 8008994:	d01d      	beq.n	80089d2 <HAL_TIM_ConfigClockSource+0x38e>
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800899e:	d018      	beq.n	80089d2 <HAL_TIM_ConfigClockSource+0x38e>
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	4a50      	ldr	r2, [pc, #320]	; (8008ae8 <HAL_TIM_ConfigClockSource+0x4a4>)
 80089a6:	4293      	cmp	r3, r2
 80089a8:	d013      	beq.n	80089d2 <HAL_TIM_ConfigClockSource+0x38e>
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	4a4f      	ldr	r2, [pc, #316]	; (8008aec <HAL_TIM_ConfigClockSource+0x4a8>)
 80089b0:	4293      	cmp	r3, r2
 80089b2:	d00e      	beq.n	80089d2 <HAL_TIM_ConfigClockSource+0x38e>
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	4a4d      	ldr	r2, [pc, #308]	; (8008af0 <HAL_TIM_ConfigClockSource+0x4ac>)
 80089ba:	4293      	cmp	r3, r2
 80089bc:	d009      	beq.n	80089d2 <HAL_TIM_ConfigClockSource+0x38e>
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	4a4d      	ldr	r2, [pc, #308]	; (8008af8 <HAL_TIM_ConfigClockSource+0x4b4>)
 80089c4:	4293      	cmp	r3, r2
 80089c6:	d004      	beq.n	80089d2 <HAL_TIM_ConfigClockSource+0x38e>
 80089c8:	f241 11ca 	movw	r1, #4554	; 0x11ca
 80089cc:	4849      	ldr	r0, [pc, #292]	; (8008af4 <HAL_TIM_ConfigClockSource+0x4b0>)
 80089ce:	f7f9 fc0a 	bl	80021e6 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80089d2:	683b      	ldr	r3, [r7, #0]
 80089d4:	685b      	ldr	r3, [r3, #4]
 80089d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80089da:	d014      	beq.n	8008a06 <HAL_TIM_ConfigClockSource+0x3c2>
 80089dc:	683b      	ldr	r3, [r7, #0]
 80089de:	685b      	ldr	r3, [r3, #4]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d010      	beq.n	8008a06 <HAL_TIM_ConfigClockSource+0x3c2>
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	685b      	ldr	r3, [r3, #4]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d00c      	beq.n	8008a06 <HAL_TIM_ConfigClockSource+0x3c2>
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	685b      	ldr	r3, [r3, #4]
 80089f0:	2b02      	cmp	r3, #2
 80089f2:	d008      	beq.n	8008a06 <HAL_TIM_ConfigClockSource+0x3c2>
 80089f4:	683b      	ldr	r3, [r7, #0]
 80089f6:	685b      	ldr	r3, [r3, #4]
 80089f8:	2b0a      	cmp	r3, #10
 80089fa:	d004      	beq.n	8008a06 <HAL_TIM_ConfigClockSource+0x3c2>
 80089fc:	f241 11cd 	movw	r1, #4557	; 0x11cd
 8008a00:	483c      	ldr	r0, [pc, #240]	; (8008af4 <HAL_TIM_ConfigClockSource+0x4b0>)
 8008a02:	f7f9 fbf0 	bl	80021e6 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8008a06:	683b      	ldr	r3, [r7, #0]
 8008a08:	68db      	ldr	r3, [r3, #12]
 8008a0a:	2b0f      	cmp	r3, #15
 8008a0c:	d904      	bls.n	8008a18 <HAL_TIM_ConfigClockSource+0x3d4>
 8008a0e:	f241 11ce 	movw	r1, #4558	; 0x11ce
 8008a12:	4838      	ldr	r0, [pc, #224]	; (8008af4 <HAL_TIM_ConfigClockSource+0x4b0>)
 8008a14:	f7f9 fbe7 	bl	80021e6 <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	6818      	ldr	r0, [r3, #0]
 8008a1c:	683b      	ldr	r3, [r7, #0]
 8008a1e:	6859      	ldr	r1, [r3, #4]
 8008a20:	683b      	ldr	r3, [r7, #0]
 8008a22:	68db      	ldr	r3, [r3, #12]
 8008a24:	461a      	mov	r2, r3
 8008a26:	f000 fb9b 	bl	8009160 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	2150      	movs	r1, #80	; 0x50
 8008a30:	4618      	mov	r0, r3
 8008a32:	f000 fbf4 	bl	800921e <TIM_ITRx_SetConfig>
      break;
 8008a36:	e0e4      	b.n	8008c02 <HAL_TIM_ConfigClockSource+0x5be>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	4a29      	ldr	r2, [pc, #164]	; (8008ae4 <HAL_TIM_ConfigClockSource+0x4a0>)
 8008a3e:	4293      	cmp	r3, r2
 8008a40:	d01d      	beq.n	8008a7e <HAL_TIM_ConfigClockSource+0x43a>
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a4a:	d018      	beq.n	8008a7e <HAL_TIM_ConfigClockSource+0x43a>
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	4a25      	ldr	r2, [pc, #148]	; (8008ae8 <HAL_TIM_ConfigClockSource+0x4a4>)
 8008a52:	4293      	cmp	r3, r2
 8008a54:	d013      	beq.n	8008a7e <HAL_TIM_ConfigClockSource+0x43a>
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	4a24      	ldr	r2, [pc, #144]	; (8008aec <HAL_TIM_ConfigClockSource+0x4a8>)
 8008a5c:	4293      	cmp	r3, r2
 8008a5e:	d00e      	beq.n	8008a7e <HAL_TIM_ConfigClockSource+0x43a>
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	4a22      	ldr	r2, [pc, #136]	; (8008af0 <HAL_TIM_ConfigClockSource+0x4ac>)
 8008a66:	4293      	cmp	r3, r2
 8008a68:	d009      	beq.n	8008a7e <HAL_TIM_ConfigClockSource+0x43a>
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	4a22      	ldr	r2, [pc, #136]	; (8008af8 <HAL_TIM_ConfigClockSource+0x4b4>)
 8008a70:	4293      	cmp	r3, r2
 8008a72:	d004      	beq.n	8008a7e <HAL_TIM_ConfigClockSource+0x43a>
 8008a74:	f241 11da 	movw	r1, #4570	; 0x11da
 8008a78:	481e      	ldr	r0, [pc, #120]	; (8008af4 <HAL_TIM_ConfigClockSource+0x4b0>)
 8008a7a:	f7f9 fbb4 	bl	80021e6 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8008a7e:	683b      	ldr	r3, [r7, #0]
 8008a80:	685b      	ldr	r3, [r3, #4]
 8008a82:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008a86:	d014      	beq.n	8008ab2 <HAL_TIM_ConfigClockSource+0x46e>
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	685b      	ldr	r3, [r3, #4]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d010      	beq.n	8008ab2 <HAL_TIM_ConfigClockSource+0x46e>
 8008a90:	683b      	ldr	r3, [r7, #0]
 8008a92:	685b      	ldr	r3, [r3, #4]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d00c      	beq.n	8008ab2 <HAL_TIM_ConfigClockSource+0x46e>
 8008a98:	683b      	ldr	r3, [r7, #0]
 8008a9a:	685b      	ldr	r3, [r3, #4]
 8008a9c:	2b02      	cmp	r3, #2
 8008a9e:	d008      	beq.n	8008ab2 <HAL_TIM_ConfigClockSource+0x46e>
 8008aa0:	683b      	ldr	r3, [r7, #0]
 8008aa2:	685b      	ldr	r3, [r3, #4]
 8008aa4:	2b0a      	cmp	r3, #10
 8008aa6:	d004      	beq.n	8008ab2 <HAL_TIM_ConfigClockSource+0x46e>
 8008aa8:	f241 11dd 	movw	r1, #4573	; 0x11dd
 8008aac:	4811      	ldr	r0, [pc, #68]	; (8008af4 <HAL_TIM_ConfigClockSource+0x4b0>)
 8008aae:	f7f9 fb9a 	bl	80021e6 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8008ab2:	683b      	ldr	r3, [r7, #0]
 8008ab4:	68db      	ldr	r3, [r3, #12]
 8008ab6:	2b0f      	cmp	r3, #15
 8008ab8:	d904      	bls.n	8008ac4 <HAL_TIM_ConfigClockSource+0x480>
 8008aba:	f241 11de 	movw	r1, #4574	; 0x11de
 8008abe:	480d      	ldr	r0, [pc, #52]	; (8008af4 <HAL_TIM_ConfigClockSource+0x4b0>)
 8008ac0:	f7f9 fb91 	bl	80021e6 <assert_failed>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	6818      	ldr	r0, [r3, #0]
 8008ac8:	683b      	ldr	r3, [r7, #0]
 8008aca:	6859      	ldr	r1, [r3, #4]
 8008acc:	683b      	ldr	r3, [r7, #0]
 8008ace:	68db      	ldr	r3, [r3, #12]
 8008ad0:	461a      	mov	r2, r3
 8008ad2:	f000 fb74 	bl	80091be <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	2160      	movs	r1, #96	; 0x60
 8008adc:	4618      	mov	r0, r3
 8008ade:	f000 fb9e 	bl	800921e <TIM_ITRx_SetConfig>
      break;
 8008ae2:	e08e      	b.n	8008c02 <HAL_TIM_ConfigClockSource+0x5be>
 8008ae4:	40010000 	.word	0x40010000
 8008ae8:	40000400 	.word	0x40000400
 8008aec:	40000800 	.word	0x40000800
 8008af0:	40000c00 	.word	0x40000c00
 8008af4:	0800fc30 	.word	0x0800fc30
 8008af8:	40014000 	.word	0x40014000
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	4a46      	ldr	r2, [pc, #280]	; (8008c1c <HAL_TIM_ConfigClockSource+0x5d8>)
 8008b02:	4293      	cmp	r3, r2
 8008b04:	d01d      	beq.n	8008b42 <HAL_TIM_ConfigClockSource+0x4fe>
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b0e:	d018      	beq.n	8008b42 <HAL_TIM_ConfigClockSource+0x4fe>
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	4a42      	ldr	r2, [pc, #264]	; (8008c20 <HAL_TIM_ConfigClockSource+0x5dc>)
 8008b16:	4293      	cmp	r3, r2
 8008b18:	d013      	beq.n	8008b42 <HAL_TIM_ConfigClockSource+0x4fe>
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	4a41      	ldr	r2, [pc, #260]	; (8008c24 <HAL_TIM_ConfigClockSource+0x5e0>)
 8008b20:	4293      	cmp	r3, r2
 8008b22:	d00e      	beq.n	8008b42 <HAL_TIM_ConfigClockSource+0x4fe>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	4a3f      	ldr	r2, [pc, #252]	; (8008c28 <HAL_TIM_ConfigClockSource+0x5e4>)
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	d009      	beq.n	8008b42 <HAL_TIM_ConfigClockSource+0x4fe>
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	4a3e      	ldr	r2, [pc, #248]	; (8008c2c <HAL_TIM_ConfigClockSource+0x5e8>)
 8008b34:	4293      	cmp	r3, r2
 8008b36:	d004      	beq.n	8008b42 <HAL_TIM_ConfigClockSource+0x4fe>
 8008b38:	f241 11ea 	movw	r1, #4586	; 0x11ea
 8008b3c:	483c      	ldr	r0, [pc, #240]	; (8008c30 <HAL_TIM_ConfigClockSource+0x5ec>)
 8008b3e:	f7f9 fb52 	bl	80021e6 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8008b42:	683b      	ldr	r3, [r7, #0]
 8008b44:	685b      	ldr	r3, [r3, #4]
 8008b46:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b4a:	d014      	beq.n	8008b76 <HAL_TIM_ConfigClockSource+0x532>
 8008b4c:	683b      	ldr	r3, [r7, #0]
 8008b4e:	685b      	ldr	r3, [r3, #4]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d010      	beq.n	8008b76 <HAL_TIM_ConfigClockSource+0x532>
 8008b54:	683b      	ldr	r3, [r7, #0]
 8008b56:	685b      	ldr	r3, [r3, #4]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d00c      	beq.n	8008b76 <HAL_TIM_ConfigClockSource+0x532>
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	685b      	ldr	r3, [r3, #4]
 8008b60:	2b02      	cmp	r3, #2
 8008b62:	d008      	beq.n	8008b76 <HAL_TIM_ConfigClockSource+0x532>
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	685b      	ldr	r3, [r3, #4]
 8008b68:	2b0a      	cmp	r3, #10
 8008b6a:	d004      	beq.n	8008b76 <HAL_TIM_ConfigClockSource+0x532>
 8008b6c:	f241 11ed 	movw	r1, #4589	; 0x11ed
 8008b70:	482f      	ldr	r0, [pc, #188]	; (8008c30 <HAL_TIM_ConfigClockSource+0x5ec>)
 8008b72:	f7f9 fb38 	bl	80021e6 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8008b76:	683b      	ldr	r3, [r7, #0]
 8008b78:	68db      	ldr	r3, [r3, #12]
 8008b7a:	2b0f      	cmp	r3, #15
 8008b7c:	d904      	bls.n	8008b88 <HAL_TIM_ConfigClockSource+0x544>
 8008b7e:	f241 11ee 	movw	r1, #4590	; 0x11ee
 8008b82:	482b      	ldr	r0, [pc, #172]	; (8008c30 <HAL_TIM_ConfigClockSource+0x5ec>)
 8008b84:	f7f9 fb2f 	bl	80021e6 <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	6818      	ldr	r0, [r3, #0]
 8008b8c:	683b      	ldr	r3, [r7, #0]
 8008b8e:	6859      	ldr	r1, [r3, #4]
 8008b90:	683b      	ldr	r3, [r7, #0]
 8008b92:	68db      	ldr	r3, [r3, #12]
 8008b94:	461a      	mov	r2, r3
 8008b96:	f000 fae3 	bl	8009160 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	2140      	movs	r1, #64	; 0x40
 8008ba0:	4618      	mov	r0, r3
 8008ba2:	f000 fb3c 	bl	800921e <TIM_ITRx_SetConfig>
      break;
 8008ba6:	e02c      	b.n	8008c02 <HAL_TIM_ConfigClockSource+0x5be>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	4a1b      	ldr	r2, [pc, #108]	; (8008c1c <HAL_TIM_ConfigClockSource+0x5d8>)
 8008bae:	4293      	cmp	r3, r2
 8008bb0:	d01d      	beq.n	8008bee <HAL_TIM_ConfigClockSource+0x5aa>
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008bba:	d018      	beq.n	8008bee <HAL_TIM_ConfigClockSource+0x5aa>
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	4a17      	ldr	r2, [pc, #92]	; (8008c20 <HAL_TIM_ConfigClockSource+0x5dc>)
 8008bc2:	4293      	cmp	r3, r2
 8008bc4:	d013      	beq.n	8008bee <HAL_TIM_ConfigClockSource+0x5aa>
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	4a16      	ldr	r2, [pc, #88]	; (8008c24 <HAL_TIM_ConfigClockSource+0x5e0>)
 8008bcc:	4293      	cmp	r3, r2
 8008bce:	d00e      	beq.n	8008bee <HAL_TIM_ConfigClockSource+0x5aa>
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	4a14      	ldr	r2, [pc, #80]	; (8008c28 <HAL_TIM_ConfigClockSource+0x5e4>)
 8008bd6:	4293      	cmp	r3, r2
 8008bd8:	d009      	beq.n	8008bee <HAL_TIM_ConfigClockSource+0x5aa>
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	4a13      	ldr	r2, [pc, #76]	; (8008c2c <HAL_TIM_ConfigClockSource+0x5e8>)
 8008be0:	4293      	cmp	r3, r2
 8008be2:	d004      	beq.n	8008bee <HAL_TIM_ConfigClockSource+0x5aa>
 8008be4:	f241 11fd 	movw	r1, #4605	; 0x11fd
 8008be8:	4811      	ldr	r0, [pc, #68]	; (8008c30 <HAL_TIM_ConfigClockSource+0x5ec>)
 8008bea:	f7f9 fafc 	bl	80021e6 <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681a      	ldr	r2, [r3, #0]
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	4619      	mov	r1, r3
 8008bf8:	4610      	mov	r0, r2
 8008bfa:	f000 fb10 	bl	800921e <TIM_ITRx_SetConfig>
      break;
 8008bfe:	e000      	b.n	8008c02 <HAL_TIM_ConfigClockSource+0x5be>
      break;
 8008c00:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	2201      	movs	r2, #1
 8008c06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008c12:	2300      	movs	r3, #0
}
 8008c14:	4618      	mov	r0, r3
 8008c16:	3710      	adds	r7, #16
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	bd80      	pop	{r7, pc}
 8008c1c:	40010000 	.word	0x40010000
 8008c20:	40000400 	.word	0x40000400
 8008c24:	40000800 	.word	0x40000800
 8008c28:	40000c00 	.word	0x40000c00
 8008c2c:	40014000 	.word	0x40014000
 8008c30:	0800fc30 	.word	0x0800fc30

08008c34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008c34:	b480      	push	{r7}
 8008c36:	b085      	sub	sp, #20
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
 8008c3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	4a34      	ldr	r2, [pc, #208]	; (8008d18 <TIM_Base_SetConfig+0xe4>)
 8008c48:	4293      	cmp	r3, r2
 8008c4a:	d00f      	beq.n	8008c6c <TIM_Base_SetConfig+0x38>
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c52:	d00b      	beq.n	8008c6c <TIM_Base_SetConfig+0x38>
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	4a31      	ldr	r2, [pc, #196]	; (8008d1c <TIM_Base_SetConfig+0xe8>)
 8008c58:	4293      	cmp	r3, r2
 8008c5a:	d007      	beq.n	8008c6c <TIM_Base_SetConfig+0x38>
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	4a30      	ldr	r2, [pc, #192]	; (8008d20 <TIM_Base_SetConfig+0xec>)
 8008c60:	4293      	cmp	r3, r2
 8008c62:	d003      	beq.n	8008c6c <TIM_Base_SetConfig+0x38>
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	4a2f      	ldr	r2, [pc, #188]	; (8008d24 <TIM_Base_SetConfig+0xf0>)
 8008c68:	4293      	cmp	r3, r2
 8008c6a:	d108      	bne.n	8008c7e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008c74:	683b      	ldr	r3, [r7, #0]
 8008c76:	685b      	ldr	r3, [r3, #4]
 8008c78:	68fa      	ldr	r2, [r7, #12]
 8008c7a:	4313      	orrs	r3, r2
 8008c7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	4a25      	ldr	r2, [pc, #148]	; (8008d18 <TIM_Base_SetConfig+0xe4>)
 8008c82:	4293      	cmp	r3, r2
 8008c84:	d01b      	beq.n	8008cbe <TIM_Base_SetConfig+0x8a>
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c8c:	d017      	beq.n	8008cbe <TIM_Base_SetConfig+0x8a>
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	4a22      	ldr	r2, [pc, #136]	; (8008d1c <TIM_Base_SetConfig+0xe8>)
 8008c92:	4293      	cmp	r3, r2
 8008c94:	d013      	beq.n	8008cbe <TIM_Base_SetConfig+0x8a>
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	4a21      	ldr	r2, [pc, #132]	; (8008d20 <TIM_Base_SetConfig+0xec>)
 8008c9a:	4293      	cmp	r3, r2
 8008c9c:	d00f      	beq.n	8008cbe <TIM_Base_SetConfig+0x8a>
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	4a20      	ldr	r2, [pc, #128]	; (8008d24 <TIM_Base_SetConfig+0xf0>)
 8008ca2:	4293      	cmp	r3, r2
 8008ca4:	d00b      	beq.n	8008cbe <TIM_Base_SetConfig+0x8a>
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	4a1f      	ldr	r2, [pc, #124]	; (8008d28 <TIM_Base_SetConfig+0xf4>)
 8008caa:	4293      	cmp	r3, r2
 8008cac:	d007      	beq.n	8008cbe <TIM_Base_SetConfig+0x8a>
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	4a1e      	ldr	r2, [pc, #120]	; (8008d2c <TIM_Base_SetConfig+0xf8>)
 8008cb2:	4293      	cmp	r3, r2
 8008cb4:	d003      	beq.n	8008cbe <TIM_Base_SetConfig+0x8a>
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	4a1d      	ldr	r2, [pc, #116]	; (8008d30 <TIM_Base_SetConfig+0xfc>)
 8008cba:	4293      	cmp	r3, r2
 8008cbc:	d108      	bne.n	8008cd0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008cc4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	68db      	ldr	r3, [r3, #12]
 8008cca:	68fa      	ldr	r2, [r7, #12]
 8008ccc:	4313      	orrs	r3, r2
 8008cce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	695b      	ldr	r3, [r3, #20]
 8008cda:	4313      	orrs	r3, r2
 8008cdc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	68fa      	ldr	r2, [r7, #12]
 8008ce2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	689a      	ldr	r2, [r3, #8]
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008cec:	683b      	ldr	r3, [r7, #0]
 8008cee:	681a      	ldr	r2, [r3, #0]
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	4a08      	ldr	r2, [pc, #32]	; (8008d18 <TIM_Base_SetConfig+0xe4>)
 8008cf8:	4293      	cmp	r3, r2
 8008cfa:	d103      	bne.n	8008d04 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008cfc:	683b      	ldr	r3, [r7, #0]
 8008cfe:	691a      	ldr	r2, [r3, #16]
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2201      	movs	r2, #1
 8008d08:	615a      	str	r2, [r3, #20]
}
 8008d0a:	bf00      	nop
 8008d0c:	3714      	adds	r7, #20
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d14:	4770      	bx	lr
 8008d16:	bf00      	nop
 8008d18:	40010000 	.word	0x40010000
 8008d1c:	40000400 	.word	0x40000400
 8008d20:	40000800 	.word	0x40000800
 8008d24:	40000c00 	.word	0x40000c00
 8008d28:	40014000 	.word	0x40014000
 8008d2c:	40014400 	.word	0x40014400
 8008d30:	40014800 	.word	0x40014800

08008d34 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b086      	sub	sp, #24
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
 8008d3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	6a1b      	ldr	r3, [r3, #32]
 8008d42:	f023 0201 	bic.w	r2, r3, #1
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	6a1b      	ldr	r3, [r3, #32]
 8008d4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	685b      	ldr	r3, [r3, #4]
 8008d54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	699b      	ldr	r3, [r3, #24]
 8008d5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	f023 0303 	bic.w	r3, r3, #3
 8008d6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	68fa      	ldr	r2, [r7, #12]
 8008d72:	4313      	orrs	r3, r2
 8008d74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008d76:	697b      	ldr	r3, [r7, #20]
 8008d78:	f023 0302 	bic.w	r3, r3, #2
 8008d7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	689b      	ldr	r3, [r3, #8]
 8008d82:	697a      	ldr	r2, [r7, #20]
 8008d84:	4313      	orrs	r3, r2
 8008d86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	4a30      	ldr	r2, [pc, #192]	; (8008e4c <TIM_OC1_SetConfig+0x118>)
 8008d8c:	4293      	cmp	r3, r2
 8008d8e:	d119      	bne.n	8008dc4 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8008d90:	683b      	ldr	r3, [r7, #0]
 8008d92:	68db      	ldr	r3, [r3, #12]
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d008      	beq.n	8008daa <TIM_OC1_SetConfig+0x76>
 8008d98:	683b      	ldr	r3, [r7, #0]
 8008d9a:	68db      	ldr	r3, [r3, #12]
 8008d9c:	2b08      	cmp	r3, #8
 8008d9e:	d004      	beq.n	8008daa <TIM_OC1_SetConfig+0x76>
 8008da0:	f241 7102 	movw	r1, #5890	; 0x1702
 8008da4:	482a      	ldr	r0, [pc, #168]	; (8008e50 <TIM_OC1_SetConfig+0x11c>)
 8008da6:	f7f9 fa1e 	bl	80021e6 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008daa:	697b      	ldr	r3, [r7, #20]
 8008dac:	f023 0308 	bic.w	r3, r3, #8
 8008db0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008db2:	683b      	ldr	r3, [r7, #0]
 8008db4:	68db      	ldr	r3, [r3, #12]
 8008db6:	697a      	ldr	r2, [r7, #20]
 8008db8:	4313      	orrs	r3, r2
 8008dba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008dbc:	697b      	ldr	r3, [r7, #20]
 8008dbe:	f023 0304 	bic.w	r3, r3, #4
 8008dc2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	4a21      	ldr	r2, [pc, #132]	; (8008e4c <TIM_OC1_SetConfig+0x118>)
 8008dc8:	4293      	cmp	r3, r2
 8008dca:	d12d      	bne.n	8008e28 <TIM_OC1_SetConfig+0xf4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8008dcc:	683b      	ldr	r3, [r7, #0]
 8008dce:	699b      	ldr	r3, [r3, #24]
 8008dd0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008dd4:	d008      	beq.n	8008de8 <TIM_OC1_SetConfig+0xb4>
 8008dd6:	683b      	ldr	r3, [r7, #0]
 8008dd8:	699b      	ldr	r3, [r3, #24]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d004      	beq.n	8008de8 <TIM_OC1_SetConfig+0xb4>
 8008dde:	f241 710f 	movw	r1, #5903	; 0x170f
 8008de2:	481b      	ldr	r0, [pc, #108]	; (8008e50 <TIM_OC1_SetConfig+0x11c>)
 8008de4:	f7f9 f9ff 	bl	80021e6 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	695b      	ldr	r3, [r3, #20]
 8008dec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008df0:	d008      	beq.n	8008e04 <TIM_OC1_SetConfig+0xd0>
 8008df2:	683b      	ldr	r3, [r7, #0]
 8008df4:	695b      	ldr	r3, [r3, #20]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d004      	beq.n	8008e04 <TIM_OC1_SetConfig+0xd0>
 8008dfa:	f241 7110 	movw	r1, #5904	; 0x1710
 8008dfe:	4814      	ldr	r0, [pc, #80]	; (8008e50 <TIM_OC1_SetConfig+0x11c>)
 8008e00:	f7f9 f9f1 	bl	80021e6 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008e04:	693b      	ldr	r3, [r7, #16]
 8008e06:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008e0a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008e0c:	693b      	ldr	r3, [r7, #16]
 8008e0e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008e12:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008e14:	683b      	ldr	r3, [r7, #0]
 8008e16:	695b      	ldr	r3, [r3, #20]
 8008e18:	693a      	ldr	r2, [r7, #16]
 8008e1a:	4313      	orrs	r3, r2
 8008e1c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008e1e:	683b      	ldr	r3, [r7, #0]
 8008e20:	699b      	ldr	r3, [r3, #24]
 8008e22:	693a      	ldr	r2, [r7, #16]
 8008e24:	4313      	orrs	r3, r2
 8008e26:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	693a      	ldr	r2, [r7, #16]
 8008e2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	68fa      	ldr	r2, [r7, #12]
 8008e32:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008e34:	683b      	ldr	r3, [r7, #0]
 8008e36:	685a      	ldr	r2, [r3, #4]
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	697a      	ldr	r2, [r7, #20]
 8008e40:	621a      	str	r2, [r3, #32]
}
 8008e42:	bf00      	nop
 8008e44:	3718      	adds	r7, #24
 8008e46:	46bd      	mov	sp, r7
 8008e48:	bd80      	pop	{r7, pc}
 8008e4a:	bf00      	nop
 8008e4c:	40010000 	.word	0x40010000
 8008e50:	0800fc30 	.word	0x0800fc30

08008e54 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008e54:	b580      	push	{r7, lr}
 8008e56:	b086      	sub	sp, #24
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	6078      	str	r0, [r7, #4]
 8008e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	6a1b      	ldr	r3, [r3, #32]
 8008e62:	f023 0210 	bic.w	r2, r3, #16
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	6a1b      	ldr	r3, [r3, #32]
 8008e6e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	685b      	ldr	r3, [r3, #4]
 8008e74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	699b      	ldr	r3, [r3, #24]
 8008e7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008e82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008e8a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008e8c:	683b      	ldr	r3, [r7, #0]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	021b      	lsls	r3, r3, #8
 8008e92:	68fa      	ldr	r2, [r7, #12]
 8008e94:	4313      	orrs	r3, r2
 8008e96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008e98:	697b      	ldr	r3, [r7, #20]
 8008e9a:	f023 0320 	bic.w	r3, r3, #32
 8008e9e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008ea0:	683b      	ldr	r3, [r7, #0]
 8008ea2:	689b      	ldr	r3, [r3, #8]
 8008ea4:	011b      	lsls	r3, r3, #4
 8008ea6:	697a      	ldr	r2, [r7, #20]
 8008ea8:	4313      	orrs	r3, r2
 8008eaa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	4a31      	ldr	r2, [pc, #196]	; (8008f74 <TIM_OC2_SetConfig+0x120>)
 8008eb0:	4293      	cmp	r3, r2
 8008eb2:	d11a      	bne.n	8008eea <TIM_OC2_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8008eb4:	683b      	ldr	r3, [r7, #0]
 8008eb6:	68db      	ldr	r3, [r3, #12]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d008      	beq.n	8008ece <TIM_OC2_SetConfig+0x7a>
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	68db      	ldr	r3, [r3, #12]
 8008ec0:	2b08      	cmp	r3, #8
 8008ec2:	d004      	beq.n	8008ece <TIM_OC2_SetConfig+0x7a>
 8008ec4:	f241 714d 	movw	r1, #5965	; 0x174d
 8008ec8:	482b      	ldr	r0, [pc, #172]	; (8008f78 <TIM_OC2_SetConfig+0x124>)
 8008eca:	f7f9 f98c 	bl	80021e6 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008ece:	697b      	ldr	r3, [r7, #20]
 8008ed0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008ed4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008ed6:	683b      	ldr	r3, [r7, #0]
 8008ed8:	68db      	ldr	r3, [r3, #12]
 8008eda:	011b      	lsls	r3, r3, #4
 8008edc:	697a      	ldr	r2, [r7, #20]
 8008ede:	4313      	orrs	r3, r2
 8008ee0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008ee2:	697b      	ldr	r3, [r7, #20]
 8008ee4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008ee8:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	4a21      	ldr	r2, [pc, #132]	; (8008f74 <TIM_OC2_SetConfig+0x120>)
 8008eee:	4293      	cmp	r3, r2
 8008ef0:	d12f      	bne.n	8008f52 <TIM_OC2_SetConfig+0xfe>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	699b      	ldr	r3, [r3, #24]
 8008ef6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008efa:	d008      	beq.n	8008f0e <TIM_OC2_SetConfig+0xba>
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	699b      	ldr	r3, [r3, #24]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d004      	beq.n	8008f0e <TIM_OC2_SetConfig+0xba>
 8008f04:	f241 715b 	movw	r1, #5979	; 0x175b
 8008f08:	481b      	ldr	r0, [pc, #108]	; (8008f78 <TIM_OC2_SetConfig+0x124>)
 8008f0a:	f7f9 f96c 	bl	80021e6 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8008f0e:	683b      	ldr	r3, [r7, #0]
 8008f10:	695b      	ldr	r3, [r3, #20]
 8008f12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008f16:	d008      	beq.n	8008f2a <TIM_OC2_SetConfig+0xd6>
 8008f18:	683b      	ldr	r3, [r7, #0]
 8008f1a:	695b      	ldr	r3, [r3, #20]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d004      	beq.n	8008f2a <TIM_OC2_SetConfig+0xd6>
 8008f20:	f241 715c 	movw	r1, #5980	; 0x175c
 8008f24:	4814      	ldr	r0, [pc, #80]	; (8008f78 <TIM_OC2_SetConfig+0x124>)
 8008f26:	f7f9 f95e 	bl	80021e6 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008f2a:	693b      	ldr	r3, [r7, #16]
 8008f2c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008f30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008f32:	693b      	ldr	r3, [r7, #16]
 8008f34:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008f38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008f3a:	683b      	ldr	r3, [r7, #0]
 8008f3c:	695b      	ldr	r3, [r3, #20]
 8008f3e:	009b      	lsls	r3, r3, #2
 8008f40:	693a      	ldr	r2, [r7, #16]
 8008f42:	4313      	orrs	r3, r2
 8008f44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008f46:	683b      	ldr	r3, [r7, #0]
 8008f48:	699b      	ldr	r3, [r3, #24]
 8008f4a:	009b      	lsls	r3, r3, #2
 8008f4c:	693a      	ldr	r2, [r7, #16]
 8008f4e:	4313      	orrs	r3, r2
 8008f50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	693a      	ldr	r2, [r7, #16]
 8008f56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	68fa      	ldr	r2, [r7, #12]
 8008f5c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	685a      	ldr	r2, [r3, #4]
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	697a      	ldr	r2, [r7, #20]
 8008f6a:	621a      	str	r2, [r3, #32]
}
 8008f6c:	bf00      	nop
 8008f6e:	3718      	adds	r7, #24
 8008f70:	46bd      	mov	sp, r7
 8008f72:	bd80      	pop	{r7, pc}
 8008f74:	40010000 	.word	0x40010000
 8008f78:	0800fc30 	.word	0x0800fc30

08008f7c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b086      	sub	sp, #24
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
 8008f84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	6a1b      	ldr	r3, [r3, #32]
 8008f8a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	6a1b      	ldr	r3, [r3, #32]
 8008f96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	685b      	ldr	r3, [r3, #4]
 8008f9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	69db      	ldr	r3, [r3, #28]
 8008fa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008faa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	f023 0303 	bic.w	r3, r3, #3
 8008fb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008fb4:	683b      	ldr	r3, [r7, #0]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	68fa      	ldr	r2, [r7, #12]
 8008fba:	4313      	orrs	r3, r2
 8008fbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008fbe:	697b      	ldr	r3, [r7, #20]
 8008fc0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008fc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008fc6:	683b      	ldr	r3, [r7, #0]
 8008fc8:	689b      	ldr	r3, [r3, #8]
 8008fca:	021b      	lsls	r3, r3, #8
 8008fcc:	697a      	ldr	r2, [r7, #20]
 8008fce:	4313      	orrs	r3, r2
 8008fd0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	4a31      	ldr	r2, [pc, #196]	; (800909c <TIM_OC3_SetConfig+0x120>)
 8008fd6:	4293      	cmp	r3, r2
 8008fd8:	d11a      	bne.n	8009010 <TIM_OC3_SetConfig+0x94>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8008fda:	683b      	ldr	r3, [r7, #0]
 8008fdc:	68db      	ldr	r3, [r3, #12]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d008      	beq.n	8008ff4 <TIM_OC3_SetConfig+0x78>
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	68db      	ldr	r3, [r3, #12]
 8008fe6:	2b08      	cmp	r3, #8
 8008fe8:	d004      	beq.n	8008ff4 <TIM_OC3_SetConfig+0x78>
 8008fea:	f241 7198 	movw	r1, #6040	; 0x1798
 8008fee:	482c      	ldr	r0, [pc, #176]	; (80090a0 <TIM_OC3_SetConfig+0x124>)
 8008ff0:	f7f9 f8f9 	bl	80021e6 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008ff4:	697b      	ldr	r3, [r7, #20]
 8008ff6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008ffa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	68db      	ldr	r3, [r3, #12]
 8009000:	021b      	lsls	r3, r3, #8
 8009002:	697a      	ldr	r2, [r7, #20]
 8009004:	4313      	orrs	r3, r2
 8009006:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009008:	697b      	ldr	r3, [r7, #20]
 800900a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800900e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	4a22      	ldr	r2, [pc, #136]	; (800909c <TIM_OC3_SetConfig+0x120>)
 8009014:	4293      	cmp	r3, r2
 8009016:	d12f      	bne.n	8009078 <TIM_OC3_SetConfig+0xfc>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	699b      	ldr	r3, [r3, #24]
 800901c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009020:	d008      	beq.n	8009034 <TIM_OC3_SetConfig+0xb8>
 8009022:	683b      	ldr	r3, [r7, #0]
 8009024:	699b      	ldr	r3, [r3, #24]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d004      	beq.n	8009034 <TIM_OC3_SetConfig+0xb8>
 800902a:	f241 71a5 	movw	r1, #6053	; 0x17a5
 800902e:	481c      	ldr	r0, [pc, #112]	; (80090a0 <TIM_OC3_SetConfig+0x124>)
 8009030:	f7f9 f8d9 	bl	80021e6 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8009034:	683b      	ldr	r3, [r7, #0]
 8009036:	695b      	ldr	r3, [r3, #20]
 8009038:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800903c:	d008      	beq.n	8009050 <TIM_OC3_SetConfig+0xd4>
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	695b      	ldr	r3, [r3, #20]
 8009042:	2b00      	cmp	r3, #0
 8009044:	d004      	beq.n	8009050 <TIM_OC3_SetConfig+0xd4>
 8009046:	f241 71a6 	movw	r1, #6054	; 0x17a6
 800904a:	4815      	ldr	r0, [pc, #84]	; (80090a0 <TIM_OC3_SetConfig+0x124>)
 800904c:	f7f9 f8cb 	bl	80021e6 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009050:	693b      	ldr	r3, [r7, #16]
 8009052:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009056:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009058:	693b      	ldr	r3, [r7, #16]
 800905a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800905e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009060:	683b      	ldr	r3, [r7, #0]
 8009062:	695b      	ldr	r3, [r3, #20]
 8009064:	011b      	lsls	r3, r3, #4
 8009066:	693a      	ldr	r2, [r7, #16]
 8009068:	4313      	orrs	r3, r2
 800906a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800906c:	683b      	ldr	r3, [r7, #0]
 800906e:	699b      	ldr	r3, [r3, #24]
 8009070:	011b      	lsls	r3, r3, #4
 8009072:	693a      	ldr	r2, [r7, #16]
 8009074:	4313      	orrs	r3, r2
 8009076:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	693a      	ldr	r2, [r7, #16]
 800907c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	68fa      	ldr	r2, [r7, #12]
 8009082:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009084:	683b      	ldr	r3, [r7, #0]
 8009086:	685a      	ldr	r2, [r3, #4]
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	697a      	ldr	r2, [r7, #20]
 8009090:	621a      	str	r2, [r3, #32]
}
 8009092:	bf00      	nop
 8009094:	3718      	adds	r7, #24
 8009096:	46bd      	mov	sp, r7
 8009098:	bd80      	pop	{r7, pc}
 800909a:	bf00      	nop
 800909c:	40010000 	.word	0x40010000
 80090a0:	0800fc30 	.word	0x0800fc30

080090a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b086      	sub	sp, #24
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	6078      	str	r0, [r7, #4]
 80090ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	6a1b      	ldr	r3, [r3, #32]
 80090b2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	6a1b      	ldr	r3, [r3, #32]
 80090be:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	685b      	ldr	r3, [r3, #4]
 80090c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	69db      	ldr	r3, [r3, #28]
 80090ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80090d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80090da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80090dc:	683b      	ldr	r3, [r7, #0]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	021b      	lsls	r3, r3, #8
 80090e2:	68fa      	ldr	r2, [r7, #12]
 80090e4:	4313      	orrs	r3, r2
 80090e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80090e8:	693b      	ldr	r3, [r7, #16]
 80090ea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80090ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	689b      	ldr	r3, [r3, #8]
 80090f4:	031b      	lsls	r3, r3, #12
 80090f6:	693a      	ldr	r2, [r7, #16]
 80090f8:	4313      	orrs	r3, r2
 80090fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	4a16      	ldr	r2, [pc, #88]	; (8009158 <TIM_OC4_SetConfig+0xb4>)
 8009100:	4293      	cmp	r3, r2
 8009102:	d117      	bne.n	8009134 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8009104:	683b      	ldr	r3, [r7, #0]
 8009106:	695b      	ldr	r3, [r3, #20]
 8009108:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800910c:	d008      	beq.n	8009120 <TIM_OC4_SetConfig+0x7c>
 800910e:	683b      	ldr	r3, [r7, #0]
 8009110:	695b      	ldr	r3, [r3, #20]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d004      	beq.n	8009120 <TIM_OC4_SetConfig+0x7c>
 8009116:	f241 71e4 	movw	r1, #6116	; 0x17e4
 800911a:	4810      	ldr	r0, [pc, #64]	; (800915c <TIM_OC4_SetConfig+0xb8>)
 800911c:	f7f9 f863 	bl	80021e6 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009120:	697b      	ldr	r3, [r7, #20]
 8009122:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009126:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009128:	683b      	ldr	r3, [r7, #0]
 800912a:	695b      	ldr	r3, [r3, #20]
 800912c:	019b      	lsls	r3, r3, #6
 800912e:	697a      	ldr	r2, [r7, #20]
 8009130:	4313      	orrs	r3, r2
 8009132:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	697a      	ldr	r2, [r7, #20]
 8009138:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	68fa      	ldr	r2, [r7, #12]
 800913e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009140:	683b      	ldr	r3, [r7, #0]
 8009142:	685a      	ldr	r2, [r3, #4]
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	693a      	ldr	r2, [r7, #16]
 800914c:	621a      	str	r2, [r3, #32]
}
 800914e:	bf00      	nop
 8009150:	3718      	adds	r7, #24
 8009152:	46bd      	mov	sp, r7
 8009154:	bd80      	pop	{r7, pc}
 8009156:	bf00      	nop
 8009158:	40010000 	.word	0x40010000
 800915c:	0800fc30 	.word	0x0800fc30

08009160 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009160:	b480      	push	{r7}
 8009162:	b087      	sub	sp, #28
 8009164:	af00      	add	r7, sp, #0
 8009166:	60f8      	str	r0, [r7, #12]
 8009168:	60b9      	str	r1, [r7, #8]
 800916a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	6a1b      	ldr	r3, [r3, #32]
 8009170:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	6a1b      	ldr	r3, [r3, #32]
 8009176:	f023 0201 	bic.w	r2, r3, #1
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	699b      	ldr	r3, [r3, #24]
 8009182:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009184:	693b      	ldr	r3, [r7, #16]
 8009186:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800918a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	011b      	lsls	r3, r3, #4
 8009190:	693a      	ldr	r2, [r7, #16]
 8009192:	4313      	orrs	r3, r2
 8009194:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009196:	697b      	ldr	r3, [r7, #20]
 8009198:	f023 030a 	bic.w	r3, r3, #10
 800919c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800919e:	697a      	ldr	r2, [r7, #20]
 80091a0:	68bb      	ldr	r3, [r7, #8]
 80091a2:	4313      	orrs	r3, r2
 80091a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	693a      	ldr	r2, [r7, #16]
 80091aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	697a      	ldr	r2, [r7, #20]
 80091b0:	621a      	str	r2, [r3, #32]
}
 80091b2:	bf00      	nop
 80091b4:	371c      	adds	r7, #28
 80091b6:	46bd      	mov	sp, r7
 80091b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091bc:	4770      	bx	lr

080091be <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80091be:	b480      	push	{r7}
 80091c0:	b087      	sub	sp, #28
 80091c2:	af00      	add	r7, sp, #0
 80091c4:	60f8      	str	r0, [r7, #12]
 80091c6:	60b9      	str	r1, [r7, #8]
 80091c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	6a1b      	ldr	r3, [r3, #32]
 80091ce:	f023 0210 	bic.w	r2, r3, #16
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	699b      	ldr	r3, [r3, #24]
 80091da:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	6a1b      	ldr	r3, [r3, #32]
 80091e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80091e2:	697b      	ldr	r3, [r7, #20]
 80091e4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80091e8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	031b      	lsls	r3, r3, #12
 80091ee:	697a      	ldr	r2, [r7, #20]
 80091f0:	4313      	orrs	r3, r2
 80091f2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80091f4:	693b      	ldr	r3, [r7, #16]
 80091f6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80091fa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80091fc:	68bb      	ldr	r3, [r7, #8]
 80091fe:	011b      	lsls	r3, r3, #4
 8009200:	693a      	ldr	r2, [r7, #16]
 8009202:	4313      	orrs	r3, r2
 8009204:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	697a      	ldr	r2, [r7, #20]
 800920a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	693a      	ldr	r2, [r7, #16]
 8009210:	621a      	str	r2, [r3, #32]
}
 8009212:	bf00      	nop
 8009214:	371c      	adds	r7, #28
 8009216:	46bd      	mov	sp, r7
 8009218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921c:	4770      	bx	lr

0800921e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800921e:	b480      	push	{r7}
 8009220:	b085      	sub	sp, #20
 8009222:	af00      	add	r7, sp, #0
 8009224:	6078      	str	r0, [r7, #4]
 8009226:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	689b      	ldr	r3, [r3, #8]
 800922c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009234:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009236:	683a      	ldr	r2, [r7, #0]
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	4313      	orrs	r3, r2
 800923c:	f043 0307 	orr.w	r3, r3, #7
 8009240:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	68fa      	ldr	r2, [r7, #12]
 8009246:	609a      	str	r2, [r3, #8]
}
 8009248:	bf00      	nop
 800924a:	3714      	adds	r7, #20
 800924c:	46bd      	mov	sp, r7
 800924e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009252:	4770      	bx	lr

08009254 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009254:	b480      	push	{r7}
 8009256:	b087      	sub	sp, #28
 8009258:	af00      	add	r7, sp, #0
 800925a:	60f8      	str	r0, [r7, #12]
 800925c:	60b9      	str	r1, [r7, #8]
 800925e:	607a      	str	r2, [r7, #4]
 8009260:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	689b      	ldr	r3, [r3, #8]
 8009266:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009268:	697b      	ldr	r3, [r7, #20]
 800926a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800926e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009270:	683b      	ldr	r3, [r7, #0]
 8009272:	021a      	lsls	r2, r3, #8
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	431a      	orrs	r2, r3
 8009278:	68bb      	ldr	r3, [r7, #8]
 800927a:	4313      	orrs	r3, r2
 800927c:	697a      	ldr	r2, [r7, #20]
 800927e:	4313      	orrs	r3, r2
 8009280:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	697a      	ldr	r2, [r7, #20]
 8009286:	609a      	str	r2, [r3, #8]
}
 8009288:	bf00      	nop
 800928a:	371c      	adds	r7, #28
 800928c:	46bd      	mov	sp, r7
 800928e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009292:	4770      	bx	lr

08009294 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009294:	b580      	push	{r7, lr}
 8009296:	b086      	sub	sp, #24
 8009298:	af00      	add	r7, sp, #0
 800929a:	60f8      	str	r0, [r7, #12]
 800929c:	60b9      	str	r1, [r7, #8]
 800929e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	4a2a      	ldr	r2, [pc, #168]	; (800934c <TIM_CCxChannelCmd+0xb8>)
 80092a4:	4293      	cmp	r3, r2
 80092a6:	d020      	beq.n	80092ea <TIM_CCxChannelCmd+0x56>
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80092ae:	d01c      	beq.n	80092ea <TIM_CCxChannelCmd+0x56>
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	4a27      	ldr	r2, [pc, #156]	; (8009350 <TIM_CCxChannelCmd+0xbc>)
 80092b4:	4293      	cmp	r3, r2
 80092b6:	d018      	beq.n	80092ea <TIM_CCxChannelCmd+0x56>
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	4a26      	ldr	r2, [pc, #152]	; (8009354 <TIM_CCxChannelCmd+0xc0>)
 80092bc:	4293      	cmp	r3, r2
 80092be:	d014      	beq.n	80092ea <TIM_CCxChannelCmd+0x56>
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	4a25      	ldr	r2, [pc, #148]	; (8009358 <TIM_CCxChannelCmd+0xc4>)
 80092c4:	4293      	cmp	r3, r2
 80092c6:	d010      	beq.n	80092ea <TIM_CCxChannelCmd+0x56>
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	4a24      	ldr	r2, [pc, #144]	; (800935c <TIM_CCxChannelCmd+0xc8>)
 80092cc:	4293      	cmp	r3, r2
 80092ce:	d00c      	beq.n	80092ea <TIM_CCxChannelCmd+0x56>
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	4a23      	ldr	r2, [pc, #140]	; (8009360 <TIM_CCxChannelCmd+0xcc>)
 80092d4:	4293      	cmp	r3, r2
 80092d6:	d008      	beq.n	80092ea <TIM_CCxChannelCmd+0x56>
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	4a22      	ldr	r2, [pc, #136]	; (8009364 <TIM_CCxChannelCmd+0xd0>)
 80092dc:	4293      	cmp	r3, r2
 80092de:	d004      	beq.n	80092ea <TIM_CCxChannelCmd+0x56>
 80092e0:	f641 11cc 	movw	r1, #6604	; 0x19cc
 80092e4:	4820      	ldr	r0, [pc, #128]	; (8009368 <TIM_CCxChannelCmd+0xd4>)
 80092e6:	f7f8 ff7e 	bl	80021e6 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 80092ea:	68bb      	ldr	r3, [r7, #8]
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d010      	beq.n	8009312 <TIM_CCxChannelCmd+0x7e>
 80092f0:	68bb      	ldr	r3, [r7, #8]
 80092f2:	2b04      	cmp	r3, #4
 80092f4:	d00d      	beq.n	8009312 <TIM_CCxChannelCmd+0x7e>
 80092f6:	68bb      	ldr	r3, [r7, #8]
 80092f8:	2b08      	cmp	r3, #8
 80092fa:	d00a      	beq.n	8009312 <TIM_CCxChannelCmd+0x7e>
 80092fc:	68bb      	ldr	r3, [r7, #8]
 80092fe:	2b0c      	cmp	r3, #12
 8009300:	d007      	beq.n	8009312 <TIM_CCxChannelCmd+0x7e>
 8009302:	68bb      	ldr	r3, [r7, #8]
 8009304:	2b3c      	cmp	r3, #60	; 0x3c
 8009306:	d004      	beq.n	8009312 <TIM_CCxChannelCmd+0x7e>
 8009308:	f641 11cd 	movw	r1, #6605	; 0x19cd
 800930c:	4816      	ldr	r0, [pc, #88]	; (8009368 <TIM_CCxChannelCmd+0xd4>)
 800930e:	f7f8 ff6a 	bl	80021e6 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009312:	68bb      	ldr	r3, [r7, #8]
 8009314:	f003 031f 	and.w	r3, r3, #31
 8009318:	2201      	movs	r2, #1
 800931a:	fa02 f303 	lsl.w	r3, r2, r3
 800931e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	6a1a      	ldr	r2, [r3, #32]
 8009324:	697b      	ldr	r3, [r7, #20]
 8009326:	43db      	mvns	r3, r3
 8009328:	401a      	ands	r2, r3
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	6a1a      	ldr	r2, [r3, #32]
 8009332:	68bb      	ldr	r3, [r7, #8]
 8009334:	f003 031f 	and.w	r3, r3, #31
 8009338:	6879      	ldr	r1, [r7, #4]
 800933a:	fa01 f303 	lsl.w	r3, r1, r3
 800933e:	431a      	orrs	r2, r3
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	621a      	str	r2, [r3, #32]
}
 8009344:	bf00      	nop
 8009346:	3718      	adds	r7, #24
 8009348:	46bd      	mov	sp, r7
 800934a:	bd80      	pop	{r7, pc}
 800934c:	40010000 	.word	0x40010000
 8009350:	40000400 	.word	0x40000400
 8009354:	40000800 	.word	0x40000800
 8009358:	40000c00 	.word	0x40000c00
 800935c:	40014000 	.word	0x40014000
 8009360:	40014400 	.word	0x40014400
 8009364:	40014800 	.word	0x40014800
 8009368:	0800fc30 	.word	0x0800fc30

0800936c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800936c:	b580      	push	{r7, lr}
 800936e:	b084      	sub	sp, #16
 8009370:	af00      	add	r7, sp, #0
 8009372:	6078      	str	r0, [r7, #4]
 8009374:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	4a55      	ldr	r2, [pc, #340]	; (80094d0 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 800937c:	4293      	cmp	r3, r2
 800937e:	d018      	beq.n	80093b2 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009388:	d013      	beq.n	80093b2 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	4a51      	ldr	r2, [pc, #324]	; (80094d4 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8009390:	4293      	cmp	r3, r2
 8009392:	d00e      	beq.n	80093b2 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	4a4f      	ldr	r2, [pc, #316]	; (80094d8 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800939a:	4293      	cmp	r3, r2
 800939c:	d009      	beq.n	80093b2 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	4a4e      	ldr	r2, [pc, #312]	; (80094dc <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 80093a4:	4293      	cmp	r3, r2
 80093a6:	d004      	beq.n	80093b2 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 80093a8:	f240 6164 	movw	r1, #1636	; 0x664
 80093ac:	484c      	ldr	r0, [pc, #304]	; (80094e0 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 80093ae:	f7f8 ff1a 	bl	80021e6 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 80093b2:	683b      	ldr	r3, [r7, #0]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d020      	beq.n	80093fc <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80093ba:	683b      	ldr	r3, [r7, #0]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	2b10      	cmp	r3, #16
 80093c0:	d01c      	beq.n	80093fc <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80093c2:	683b      	ldr	r3, [r7, #0]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	2b20      	cmp	r3, #32
 80093c8:	d018      	beq.n	80093fc <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80093ca:	683b      	ldr	r3, [r7, #0]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	2b30      	cmp	r3, #48	; 0x30
 80093d0:	d014      	beq.n	80093fc <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80093d2:	683b      	ldr	r3, [r7, #0]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	2b40      	cmp	r3, #64	; 0x40
 80093d8:	d010      	beq.n	80093fc <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	2b50      	cmp	r3, #80	; 0x50
 80093e0:	d00c      	beq.n	80093fc <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80093e2:	683b      	ldr	r3, [r7, #0]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	2b60      	cmp	r3, #96	; 0x60
 80093e8:	d008      	beq.n	80093fc <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80093ea:	683b      	ldr	r3, [r7, #0]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	2b70      	cmp	r3, #112	; 0x70
 80093f0:	d004      	beq.n	80093fc <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80093f2:	f240 6165 	movw	r1, #1637	; 0x665
 80093f6:	483a      	ldr	r0, [pc, #232]	; (80094e0 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 80093f8:	f7f8 fef5 	bl	80021e6 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 80093fc:	683b      	ldr	r3, [r7, #0]
 80093fe:	685b      	ldr	r3, [r3, #4]
 8009400:	2b80      	cmp	r3, #128	; 0x80
 8009402:	d008      	beq.n	8009416 <HAL_TIMEx_MasterConfigSynchronization+0xaa>
 8009404:	683b      	ldr	r3, [r7, #0]
 8009406:	685b      	ldr	r3, [r3, #4]
 8009408:	2b00      	cmp	r3, #0
 800940a:	d004      	beq.n	8009416 <HAL_TIMEx_MasterConfigSynchronization+0xaa>
 800940c:	f240 6166 	movw	r1, #1638	; 0x666
 8009410:	4833      	ldr	r0, [pc, #204]	; (80094e0 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8009412:	f7f8 fee8 	bl	80021e6 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800941c:	2b01      	cmp	r3, #1
 800941e:	d101      	bne.n	8009424 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009420:	2302      	movs	r3, #2
 8009422:	e050      	b.n	80094c6 <HAL_TIMEx_MasterConfigSynchronization+0x15a>
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	2201      	movs	r2, #1
 8009428:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2202      	movs	r2, #2
 8009430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	685b      	ldr	r3, [r3, #4]
 800943a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	689b      	ldr	r3, [r3, #8]
 8009442:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800944a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800944c:	683b      	ldr	r3, [r7, #0]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	68fa      	ldr	r2, [r7, #12]
 8009452:	4313      	orrs	r3, r2
 8009454:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	68fa      	ldr	r2, [r7, #12]
 800945c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	4a1b      	ldr	r2, [pc, #108]	; (80094d0 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 8009464:	4293      	cmp	r3, r2
 8009466:	d018      	beq.n	800949a <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009470:	d013      	beq.n	800949a <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	4a17      	ldr	r2, [pc, #92]	; (80094d4 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8009478:	4293      	cmp	r3, r2
 800947a:	d00e      	beq.n	800949a <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	4a15      	ldr	r2, [pc, #84]	; (80094d8 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 8009482:	4293      	cmp	r3, r2
 8009484:	d009      	beq.n	800949a <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	4a14      	ldr	r2, [pc, #80]	; (80094dc <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800948c:	4293      	cmp	r3, r2
 800948e:	d004      	beq.n	800949a <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	4a13      	ldr	r2, [pc, #76]	; (80094e4 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 8009496:	4293      	cmp	r3, r2
 8009498:	d10c      	bne.n	80094b4 <HAL_TIMEx_MasterConfigSynchronization+0x148>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800949a:	68bb      	ldr	r3, [r7, #8]
 800949c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80094a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80094a2:	683b      	ldr	r3, [r7, #0]
 80094a4:	685b      	ldr	r3, [r3, #4]
 80094a6:	68ba      	ldr	r2, [r7, #8]
 80094a8:	4313      	orrs	r3, r2
 80094aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	68ba      	ldr	r2, [r7, #8]
 80094b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	2201      	movs	r2, #1
 80094b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	2200      	movs	r2, #0
 80094c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80094c4:	2300      	movs	r3, #0
}
 80094c6:	4618      	mov	r0, r3
 80094c8:	3710      	adds	r7, #16
 80094ca:	46bd      	mov	sp, r7
 80094cc:	bd80      	pop	{r7, pc}
 80094ce:	bf00      	nop
 80094d0:	40010000 	.word	0x40010000
 80094d4:	40000400 	.word	0x40000400
 80094d8:	40000800 	.word	0x40000800
 80094dc:	40000c00 	.word	0x40000c00
 80094e0:	0800fc68 	.word	0x0800fc68
 80094e4:	40014000 	.word	0x40014000

080094e8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80094e8:	b084      	sub	sp, #16
 80094ea:	b580      	push	{r7, lr}
 80094ec:	b084      	sub	sp, #16
 80094ee:	af00      	add	r7, sp, #0
 80094f0:	6078      	str	r0, [r7, #4]
 80094f2:	f107 001c 	add.w	r0, r7, #28
 80094f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80094fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094fc:	2b01      	cmp	r3, #1
 80094fe:	d122      	bne.n	8009546 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009504:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	68db      	ldr	r3, [r3, #12]
 8009510:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8009514:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009518:	687a      	ldr	r2, [r7, #4]
 800951a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	68db      	ldr	r3, [r3, #12]
 8009520:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009528:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800952a:	2b01      	cmp	r3, #1
 800952c:	d105      	bne.n	800953a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	68db      	ldr	r3, [r3, #12]
 8009532:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800953a:	6878      	ldr	r0, [r7, #4]
 800953c:	f001 fac6 	bl	800aacc <USB_CoreReset>
 8009540:	4603      	mov	r3, r0
 8009542:	73fb      	strb	r3, [r7, #15]
 8009544:	e01a      	b.n	800957c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	68db      	ldr	r3, [r3, #12]
 800954a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009552:	6878      	ldr	r0, [r7, #4]
 8009554:	f001 faba 	bl	800aacc <USB_CoreReset>
 8009558:	4603      	mov	r3, r0
 800955a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800955c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800955e:	2b00      	cmp	r3, #0
 8009560:	d106      	bne.n	8009570 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009566:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	639a      	str	r2, [r3, #56]	; 0x38
 800956e:	e005      	b.n	800957c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009574:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800957c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800957e:	2b01      	cmp	r3, #1
 8009580:	d10b      	bne.n	800959a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	689b      	ldr	r3, [r3, #8]
 8009586:	f043 0206 	orr.w	r2, r3, #6
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	689b      	ldr	r3, [r3, #8]
 8009592:	f043 0220 	orr.w	r2, r3, #32
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800959a:	7bfb      	ldrb	r3, [r7, #15]
}
 800959c:	4618      	mov	r0, r3
 800959e:	3710      	adds	r7, #16
 80095a0:	46bd      	mov	sp, r7
 80095a2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80095a6:	b004      	add	sp, #16
 80095a8:	4770      	bx	lr
	...

080095ac <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80095ac:	b480      	push	{r7}
 80095ae:	b087      	sub	sp, #28
 80095b0:	af00      	add	r7, sp, #0
 80095b2:	60f8      	str	r0, [r7, #12]
 80095b4:	60b9      	str	r1, [r7, #8]
 80095b6:	4613      	mov	r3, r2
 80095b8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80095ba:	79fb      	ldrb	r3, [r7, #7]
 80095bc:	2b02      	cmp	r3, #2
 80095be:	d165      	bne.n	800968c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80095c0:	68bb      	ldr	r3, [r7, #8]
 80095c2:	4a41      	ldr	r2, [pc, #260]	; (80096c8 <USB_SetTurnaroundTime+0x11c>)
 80095c4:	4293      	cmp	r3, r2
 80095c6:	d906      	bls.n	80095d6 <USB_SetTurnaroundTime+0x2a>
 80095c8:	68bb      	ldr	r3, [r7, #8]
 80095ca:	4a40      	ldr	r2, [pc, #256]	; (80096cc <USB_SetTurnaroundTime+0x120>)
 80095cc:	4293      	cmp	r3, r2
 80095ce:	d802      	bhi.n	80095d6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80095d0:	230f      	movs	r3, #15
 80095d2:	617b      	str	r3, [r7, #20]
 80095d4:	e062      	b.n	800969c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80095d6:	68bb      	ldr	r3, [r7, #8]
 80095d8:	4a3c      	ldr	r2, [pc, #240]	; (80096cc <USB_SetTurnaroundTime+0x120>)
 80095da:	4293      	cmp	r3, r2
 80095dc:	d906      	bls.n	80095ec <USB_SetTurnaroundTime+0x40>
 80095de:	68bb      	ldr	r3, [r7, #8]
 80095e0:	4a3b      	ldr	r2, [pc, #236]	; (80096d0 <USB_SetTurnaroundTime+0x124>)
 80095e2:	4293      	cmp	r3, r2
 80095e4:	d802      	bhi.n	80095ec <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80095e6:	230e      	movs	r3, #14
 80095e8:	617b      	str	r3, [r7, #20]
 80095ea:	e057      	b.n	800969c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80095ec:	68bb      	ldr	r3, [r7, #8]
 80095ee:	4a38      	ldr	r2, [pc, #224]	; (80096d0 <USB_SetTurnaroundTime+0x124>)
 80095f0:	4293      	cmp	r3, r2
 80095f2:	d906      	bls.n	8009602 <USB_SetTurnaroundTime+0x56>
 80095f4:	68bb      	ldr	r3, [r7, #8]
 80095f6:	4a37      	ldr	r2, [pc, #220]	; (80096d4 <USB_SetTurnaroundTime+0x128>)
 80095f8:	4293      	cmp	r3, r2
 80095fa:	d802      	bhi.n	8009602 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80095fc:	230d      	movs	r3, #13
 80095fe:	617b      	str	r3, [r7, #20]
 8009600:	e04c      	b.n	800969c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8009602:	68bb      	ldr	r3, [r7, #8]
 8009604:	4a33      	ldr	r2, [pc, #204]	; (80096d4 <USB_SetTurnaroundTime+0x128>)
 8009606:	4293      	cmp	r3, r2
 8009608:	d906      	bls.n	8009618 <USB_SetTurnaroundTime+0x6c>
 800960a:	68bb      	ldr	r3, [r7, #8]
 800960c:	4a32      	ldr	r2, [pc, #200]	; (80096d8 <USB_SetTurnaroundTime+0x12c>)
 800960e:	4293      	cmp	r3, r2
 8009610:	d802      	bhi.n	8009618 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8009612:	230c      	movs	r3, #12
 8009614:	617b      	str	r3, [r7, #20]
 8009616:	e041      	b.n	800969c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8009618:	68bb      	ldr	r3, [r7, #8]
 800961a:	4a2f      	ldr	r2, [pc, #188]	; (80096d8 <USB_SetTurnaroundTime+0x12c>)
 800961c:	4293      	cmp	r3, r2
 800961e:	d906      	bls.n	800962e <USB_SetTurnaroundTime+0x82>
 8009620:	68bb      	ldr	r3, [r7, #8]
 8009622:	4a2e      	ldr	r2, [pc, #184]	; (80096dc <USB_SetTurnaroundTime+0x130>)
 8009624:	4293      	cmp	r3, r2
 8009626:	d802      	bhi.n	800962e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8009628:	230b      	movs	r3, #11
 800962a:	617b      	str	r3, [r7, #20]
 800962c:	e036      	b.n	800969c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800962e:	68bb      	ldr	r3, [r7, #8]
 8009630:	4a2a      	ldr	r2, [pc, #168]	; (80096dc <USB_SetTurnaroundTime+0x130>)
 8009632:	4293      	cmp	r3, r2
 8009634:	d906      	bls.n	8009644 <USB_SetTurnaroundTime+0x98>
 8009636:	68bb      	ldr	r3, [r7, #8]
 8009638:	4a29      	ldr	r2, [pc, #164]	; (80096e0 <USB_SetTurnaroundTime+0x134>)
 800963a:	4293      	cmp	r3, r2
 800963c:	d802      	bhi.n	8009644 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800963e:	230a      	movs	r3, #10
 8009640:	617b      	str	r3, [r7, #20]
 8009642:	e02b      	b.n	800969c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8009644:	68bb      	ldr	r3, [r7, #8]
 8009646:	4a26      	ldr	r2, [pc, #152]	; (80096e0 <USB_SetTurnaroundTime+0x134>)
 8009648:	4293      	cmp	r3, r2
 800964a:	d906      	bls.n	800965a <USB_SetTurnaroundTime+0xae>
 800964c:	68bb      	ldr	r3, [r7, #8]
 800964e:	4a25      	ldr	r2, [pc, #148]	; (80096e4 <USB_SetTurnaroundTime+0x138>)
 8009650:	4293      	cmp	r3, r2
 8009652:	d802      	bhi.n	800965a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8009654:	2309      	movs	r3, #9
 8009656:	617b      	str	r3, [r7, #20]
 8009658:	e020      	b.n	800969c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800965a:	68bb      	ldr	r3, [r7, #8]
 800965c:	4a21      	ldr	r2, [pc, #132]	; (80096e4 <USB_SetTurnaroundTime+0x138>)
 800965e:	4293      	cmp	r3, r2
 8009660:	d906      	bls.n	8009670 <USB_SetTurnaroundTime+0xc4>
 8009662:	68bb      	ldr	r3, [r7, #8]
 8009664:	4a20      	ldr	r2, [pc, #128]	; (80096e8 <USB_SetTurnaroundTime+0x13c>)
 8009666:	4293      	cmp	r3, r2
 8009668:	d802      	bhi.n	8009670 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800966a:	2308      	movs	r3, #8
 800966c:	617b      	str	r3, [r7, #20]
 800966e:	e015      	b.n	800969c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8009670:	68bb      	ldr	r3, [r7, #8]
 8009672:	4a1d      	ldr	r2, [pc, #116]	; (80096e8 <USB_SetTurnaroundTime+0x13c>)
 8009674:	4293      	cmp	r3, r2
 8009676:	d906      	bls.n	8009686 <USB_SetTurnaroundTime+0xda>
 8009678:	68bb      	ldr	r3, [r7, #8]
 800967a:	4a1c      	ldr	r2, [pc, #112]	; (80096ec <USB_SetTurnaroundTime+0x140>)
 800967c:	4293      	cmp	r3, r2
 800967e:	d802      	bhi.n	8009686 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8009680:	2307      	movs	r3, #7
 8009682:	617b      	str	r3, [r7, #20]
 8009684:	e00a      	b.n	800969c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8009686:	2306      	movs	r3, #6
 8009688:	617b      	str	r3, [r7, #20]
 800968a:	e007      	b.n	800969c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800968c:	79fb      	ldrb	r3, [r7, #7]
 800968e:	2b00      	cmp	r3, #0
 8009690:	d102      	bne.n	8009698 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8009692:	2309      	movs	r3, #9
 8009694:	617b      	str	r3, [r7, #20]
 8009696:	e001      	b.n	800969c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8009698:	2309      	movs	r3, #9
 800969a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	68db      	ldr	r3, [r3, #12]
 80096a0:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	68da      	ldr	r2, [r3, #12]
 80096ac:	697b      	ldr	r3, [r7, #20]
 80096ae:	029b      	lsls	r3, r3, #10
 80096b0:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80096b4:	431a      	orrs	r2, r3
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80096ba:	2300      	movs	r3, #0
}
 80096bc:	4618      	mov	r0, r3
 80096be:	371c      	adds	r7, #28
 80096c0:	46bd      	mov	sp, r7
 80096c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c6:	4770      	bx	lr
 80096c8:	00d8acbf 	.word	0x00d8acbf
 80096cc:	00e4e1bf 	.word	0x00e4e1bf
 80096d0:	00f423ff 	.word	0x00f423ff
 80096d4:	0106737f 	.word	0x0106737f
 80096d8:	011a499f 	.word	0x011a499f
 80096dc:	01312cff 	.word	0x01312cff
 80096e0:	014ca43f 	.word	0x014ca43f
 80096e4:	016e35ff 	.word	0x016e35ff
 80096e8:	01a6ab1f 	.word	0x01a6ab1f
 80096ec:	01e847ff 	.word	0x01e847ff

080096f0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80096f0:	b480      	push	{r7}
 80096f2:	b083      	sub	sp, #12
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	689b      	ldr	r3, [r3, #8]
 80096fc:	f043 0201 	orr.w	r2, r3, #1
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009704:	2300      	movs	r3, #0
}
 8009706:	4618      	mov	r0, r3
 8009708:	370c      	adds	r7, #12
 800970a:	46bd      	mov	sp, r7
 800970c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009710:	4770      	bx	lr

08009712 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009712:	b480      	push	{r7}
 8009714:	b083      	sub	sp, #12
 8009716:	af00      	add	r7, sp, #0
 8009718:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	689b      	ldr	r3, [r3, #8]
 800971e:	f023 0201 	bic.w	r2, r3, #1
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009726:	2300      	movs	r3, #0
}
 8009728:	4618      	mov	r0, r3
 800972a:	370c      	adds	r7, #12
 800972c:	46bd      	mov	sp, r7
 800972e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009732:	4770      	bx	lr

08009734 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009734:	b580      	push	{r7, lr}
 8009736:	b082      	sub	sp, #8
 8009738:	af00      	add	r7, sp, #0
 800973a:	6078      	str	r0, [r7, #4]
 800973c:	460b      	mov	r3, r1
 800973e:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	68db      	ldr	r3, [r3, #12]
 8009744:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800974c:	78fb      	ldrb	r3, [r7, #3]
 800974e:	2b01      	cmp	r3, #1
 8009750:	d106      	bne.n	8009760 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	68db      	ldr	r3, [r3, #12]
 8009756:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	60da      	str	r2, [r3, #12]
 800975e:	e00b      	b.n	8009778 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8009760:	78fb      	ldrb	r3, [r7, #3]
 8009762:	2b00      	cmp	r3, #0
 8009764:	d106      	bne.n	8009774 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	68db      	ldr	r3, [r3, #12]
 800976a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	60da      	str	r2, [r3, #12]
 8009772:	e001      	b.n	8009778 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8009774:	2301      	movs	r3, #1
 8009776:	e003      	b.n	8009780 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8009778:	2032      	movs	r0, #50	; 0x32
 800977a:	f7f9 f817 	bl	80027ac <HAL_Delay>

  return HAL_OK;
 800977e:	2300      	movs	r3, #0
}
 8009780:	4618      	mov	r0, r3
 8009782:	3708      	adds	r7, #8
 8009784:	46bd      	mov	sp, r7
 8009786:	bd80      	pop	{r7, pc}

08009788 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009788:	b084      	sub	sp, #16
 800978a:	b580      	push	{r7, lr}
 800978c:	b086      	sub	sp, #24
 800978e:	af00      	add	r7, sp, #0
 8009790:	6078      	str	r0, [r7, #4]
 8009792:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8009796:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800979a:	2300      	movs	r3, #0
 800979c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80097a2:	2300      	movs	r3, #0
 80097a4:	613b      	str	r3, [r7, #16]
 80097a6:	e009      	b.n	80097bc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80097a8:	687a      	ldr	r2, [r7, #4]
 80097aa:	693b      	ldr	r3, [r7, #16]
 80097ac:	3340      	adds	r3, #64	; 0x40
 80097ae:	009b      	lsls	r3, r3, #2
 80097b0:	4413      	add	r3, r2
 80097b2:	2200      	movs	r2, #0
 80097b4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80097b6:	693b      	ldr	r3, [r7, #16]
 80097b8:	3301      	adds	r3, #1
 80097ba:	613b      	str	r3, [r7, #16]
 80097bc:	693b      	ldr	r3, [r7, #16]
 80097be:	2b0e      	cmp	r3, #14
 80097c0:	d9f2      	bls.n	80097a8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80097c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d11c      	bne.n	8009802 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80097ce:	685b      	ldr	r3, [r3, #4]
 80097d0:	68fa      	ldr	r2, [r7, #12]
 80097d2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80097d6:	f043 0302 	orr.w	r3, r3, #2
 80097da:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097e0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097ec:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097f8:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	639a      	str	r2, [r3, #56]	; 0x38
 8009800:	e00b      	b.n	800981a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009806:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009812:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009820:	461a      	mov	r2, r3
 8009822:	2300      	movs	r3, #0
 8009824:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800982c:	4619      	mov	r1, r3
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009834:	461a      	mov	r2, r3
 8009836:	680b      	ldr	r3, [r1, #0]
 8009838:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800983a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800983c:	2b01      	cmp	r3, #1
 800983e:	d10c      	bne.n	800985a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009840:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009842:	2b00      	cmp	r3, #0
 8009844:	d104      	bne.n	8009850 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009846:	2100      	movs	r1, #0
 8009848:	6878      	ldr	r0, [r7, #4]
 800984a:	f000 f949 	bl	8009ae0 <USB_SetDevSpeed>
 800984e:	e008      	b.n	8009862 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009850:	2101      	movs	r1, #1
 8009852:	6878      	ldr	r0, [r7, #4]
 8009854:	f000 f944 	bl	8009ae0 <USB_SetDevSpeed>
 8009858:	e003      	b.n	8009862 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800985a:	2103      	movs	r1, #3
 800985c:	6878      	ldr	r0, [r7, #4]
 800985e:	f000 f93f 	bl	8009ae0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009862:	2110      	movs	r1, #16
 8009864:	6878      	ldr	r0, [r7, #4]
 8009866:	f000 f8f3 	bl	8009a50 <USB_FlushTxFifo>
 800986a:	4603      	mov	r3, r0
 800986c:	2b00      	cmp	r3, #0
 800986e:	d001      	beq.n	8009874 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8009870:	2301      	movs	r3, #1
 8009872:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009874:	6878      	ldr	r0, [r7, #4]
 8009876:	f000 f911 	bl	8009a9c <USB_FlushRxFifo>
 800987a:	4603      	mov	r3, r0
 800987c:	2b00      	cmp	r3, #0
 800987e:	d001      	beq.n	8009884 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8009880:	2301      	movs	r3, #1
 8009882:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800988a:	461a      	mov	r2, r3
 800988c:	2300      	movs	r3, #0
 800988e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009896:	461a      	mov	r2, r3
 8009898:	2300      	movs	r3, #0
 800989a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80098a2:	461a      	mov	r2, r3
 80098a4:	2300      	movs	r3, #0
 80098a6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80098a8:	2300      	movs	r3, #0
 80098aa:	613b      	str	r3, [r7, #16]
 80098ac:	e043      	b.n	8009936 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80098ae:	693b      	ldr	r3, [r7, #16]
 80098b0:	015a      	lsls	r2, r3, #5
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	4413      	add	r3, r2
 80098b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80098c0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80098c4:	d118      	bne.n	80098f8 <USB_DevInit+0x170>
    {
      if (i == 0U)
 80098c6:	693b      	ldr	r3, [r7, #16]
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d10a      	bne.n	80098e2 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80098cc:	693b      	ldr	r3, [r7, #16]
 80098ce:	015a      	lsls	r2, r3, #5
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	4413      	add	r3, r2
 80098d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80098d8:	461a      	mov	r2, r3
 80098da:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80098de:	6013      	str	r3, [r2, #0]
 80098e0:	e013      	b.n	800990a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80098e2:	693b      	ldr	r3, [r7, #16]
 80098e4:	015a      	lsls	r2, r3, #5
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	4413      	add	r3, r2
 80098ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80098ee:	461a      	mov	r2, r3
 80098f0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80098f4:	6013      	str	r3, [r2, #0]
 80098f6:	e008      	b.n	800990a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80098f8:	693b      	ldr	r3, [r7, #16]
 80098fa:	015a      	lsls	r2, r3, #5
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	4413      	add	r3, r2
 8009900:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009904:	461a      	mov	r2, r3
 8009906:	2300      	movs	r3, #0
 8009908:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800990a:	693b      	ldr	r3, [r7, #16]
 800990c:	015a      	lsls	r2, r3, #5
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	4413      	add	r3, r2
 8009912:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009916:	461a      	mov	r2, r3
 8009918:	2300      	movs	r3, #0
 800991a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800991c:	693b      	ldr	r3, [r7, #16]
 800991e:	015a      	lsls	r2, r3, #5
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	4413      	add	r3, r2
 8009924:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009928:	461a      	mov	r2, r3
 800992a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800992e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009930:	693b      	ldr	r3, [r7, #16]
 8009932:	3301      	adds	r3, #1
 8009934:	613b      	str	r3, [r7, #16]
 8009936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009938:	693a      	ldr	r2, [r7, #16]
 800993a:	429a      	cmp	r2, r3
 800993c:	d3b7      	bcc.n	80098ae <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800993e:	2300      	movs	r3, #0
 8009940:	613b      	str	r3, [r7, #16]
 8009942:	e043      	b.n	80099cc <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009944:	693b      	ldr	r3, [r7, #16]
 8009946:	015a      	lsls	r2, r3, #5
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	4413      	add	r3, r2
 800994c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009956:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800995a:	d118      	bne.n	800998e <USB_DevInit+0x206>
    {
      if (i == 0U)
 800995c:	693b      	ldr	r3, [r7, #16]
 800995e:	2b00      	cmp	r3, #0
 8009960:	d10a      	bne.n	8009978 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009962:	693b      	ldr	r3, [r7, #16]
 8009964:	015a      	lsls	r2, r3, #5
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	4413      	add	r3, r2
 800996a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800996e:	461a      	mov	r2, r3
 8009970:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009974:	6013      	str	r3, [r2, #0]
 8009976:	e013      	b.n	80099a0 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009978:	693b      	ldr	r3, [r7, #16]
 800997a:	015a      	lsls	r2, r3, #5
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	4413      	add	r3, r2
 8009980:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009984:	461a      	mov	r2, r3
 8009986:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800998a:	6013      	str	r3, [r2, #0]
 800998c:	e008      	b.n	80099a0 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800998e:	693b      	ldr	r3, [r7, #16]
 8009990:	015a      	lsls	r2, r3, #5
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	4413      	add	r3, r2
 8009996:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800999a:	461a      	mov	r2, r3
 800999c:	2300      	movs	r3, #0
 800999e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80099a0:	693b      	ldr	r3, [r7, #16]
 80099a2:	015a      	lsls	r2, r3, #5
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	4413      	add	r3, r2
 80099a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099ac:	461a      	mov	r2, r3
 80099ae:	2300      	movs	r3, #0
 80099b0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80099b2:	693b      	ldr	r3, [r7, #16]
 80099b4:	015a      	lsls	r2, r3, #5
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	4413      	add	r3, r2
 80099ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099be:	461a      	mov	r2, r3
 80099c0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80099c4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80099c6:	693b      	ldr	r3, [r7, #16]
 80099c8:	3301      	adds	r3, #1
 80099ca:	613b      	str	r3, [r7, #16]
 80099cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099ce:	693a      	ldr	r2, [r7, #16]
 80099d0:	429a      	cmp	r2, r3
 80099d2:	d3b7      	bcc.n	8009944 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80099da:	691b      	ldr	r3, [r3, #16]
 80099dc:	68fa      	ldr	r2, [r7, #12]
 80099de:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80099e2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80099e6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	2200      	movs	r2, #0
 80099ec:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80099f4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80099f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d105      	bne.n	8009a08 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	699b      	ldr	r3, [r3, #24]
 8009a00:	f043 0210 	orr.w	r2, r3, #16
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	699a      	ldr	r2, [r3, #24]
 8009a0c:	4b0f      	ldr	r3, [pc, #60]	; (8009a4c <USB_DevInit+0x2c4>)
 8009a0e:	4313      	orrs	r3, r2
 8009a10:	687a      	ldr	r2, [r7, #4]
 8009a12:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009a14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d005      	beq.n	8009a26 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	699b      	ldr	r3, [r3, #24]
 8009a1e:	f043 0208 	orr.w	r2, r3, #8
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009a26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009a28:	2b01      	cmp	r3, #1
 8009a2a:	d107      	bne.n	8009a3c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	699b      	ldr	r3, [r3, #24]
 8009a30:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009a34:	f043 0304 	orr.w	r3, r3, #4
 8009a38:	687a      	ldr	r2, [r7, #4]
 8009a3a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009a3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a3e:	4618      	mov	r0, r3
 8009a40:	3718      	adds	r7, #24
 8009a42:	46bd      	mov	sp, r7
 8009a44:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009a48:	b004      	add	sp, #16
 8009a4a:	4770      	bx	lr
 8009a4c:	803c3800 	.word	0x803c3800

08009a50 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009a50:	b480      	push	{r7}
 8009a52:	b085      	sub	sp, #20
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
 8009a58:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009a5e:	683b      	ldr	r3, [r7, #0]
 8009a60:	019b      	lsls	r3, r3, #6
 8009a62:	f043 0220 	orr.w	r2, r3, #32
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	3301      	adds	r3, #1
 8009a6e:	60fb      	str	r3, [r7, #12]
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	4a09      	ldr	r2, [pc, #36]	; (8009a98 <USB_FlushTxFifo+0x48>)
 8009a74:	4293      	cmp	r3, r2
 8009a76:	d901      	bls.n	8009a7c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8009a78:	2303      	movs	r3, #3
 8009a7a:	e006      	b.n	8009a8a <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	691b      	ldr	r3, [r3, #16]
 8009a80:	f003 0320 	and.w	r3, r3, #32
 8009a84:	2b20      	cmp	r3, #32
 8009a86:	d0f0      	beq.n	8009a6a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8009a88:	2300      	movs	r3, #0
}
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	3714      	adds	r7, #20
 8009a8e:	46bd      	mov	sp, r7
 8009a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a94:	4770      	bx	lr
 8009a96:	bf00      	nop
 8009a98:	00030d40 	.word	0x00030d40

08009a9c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009a9c:	b480      	push	{r7}
 8009a9e:	b085      	sub	sp, #20
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	2210      	movs	r2, #16
 8009aac:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	3301      	adds	r3, #1
 8009ab2:	60fb      	str	r3, [r7, #12]
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	4a09      	ldr	r2, [pc, #36]	; (8009adc <USB_FlushRxFifo+0x40>)
 8009ab8:	4293      	cmp	r3, r2
 8009aba:	d901      	bls.n	8009ac0 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8009abc:	2303      	movs	r3, #3
 8009abe:	e006      	b.n	8009ace <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	691b      	ldr	r3, [r3, #16]
 8009ac4:	f003 0310 	and.w	r3, r3, #16
 8009ac8:	2b10      	cmp	r3, #16
 8009aca:	d0f0      	beq.n	8009aae <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8009acc:	2300      	movs	r3, #0
}
 8009ace:	4618      	mov	r0, r3
 8009ad0:	3714      	adds	r7, #20
 8009ad2:	46bd      	mov	sp, r7
 8009ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad8:	4770      	bx	lr
 8009ada:	bf00      	nop
 8009adc:	00030d40 	.word	0x00030d40

08009ae0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009ae0:	b480      	push	{r7}
 8009ae2:	b085      	sub	sp, #20
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	6078      	str	r0, [r7, #4]
 8009ae8:	460b      	mov	r3, r1
 8009aea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009af6:	681a      	ldr	r2, [r3, #0]
 8009af8:	78fb      	ldrb	r3, [r7, #3]
 8009afa:	68f9      	ldr	r1, [r7, #12]
 8009afc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009b00:	4313      	orrs	r3, r2
 8009b02:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009b04:	2300      	movs	r3, #0
}
 8009b06:	4618      	mov	r0, r3
 8009b08:	3714      	adds	r7, #20
 8009b0a:	46bd      	mov	sp, r7
 8009b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b10:	4770      	bx	lr

08009b12 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8009b12:	b480      	push	{r7}
 8009b14:	b087      	sub	sp, #28
 8009b16:	af00      	add	r7, sp, #0
 8009b18:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009b1e:	693b      	ldr	r3, [r7, #16]
 8009b20:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b24:	689b      	ldr	r3, [r3, #8]
 8009b26:	f003 0306 	and.w	r3, r3, #6
 8009b2a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d102      	bne.n	8009b38 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8009b32:	2300      	movs	r3, #0
 8009b34:	75fb      	strb	r3, [r7, #23]
 8009b36:	e00a      	b.n	8009b4e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	2b02      	cmp	r3, #2
 8009b3c:	d002      	beq.n	8009b44 <USB_GetDevSpeed+0x32>
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	2b06      	cmp	r3, #6
 8009b42:	d102      	bne.n	8009b4a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8009b44:	2302      	movs	r3, #2
 8009b46:	75fb      	strb	r3, [r7, #23]
 8009b48:	e001      	b.n	8009b4e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8009b4a:	230f      	movs	r3, #15
 8009b4c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8009b4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b50:	4618      	mov	r0, r3
 8009b52:	371c      	adds	r7, #28
 8009b54:	46bd      	mov	sp, r7
 8009b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5a:	4770      	bx	lr

08009b5c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009b5c:	b480      	push	{r7}
 8009b5e:	b085      	sub	sp, #20
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	6078      	str	r0, [r7, #4]
 8009b64:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009b6a:	683b      	ldr	r3, [r7, #0]
 8009b6c:	781b      	ldrb	r3, [r3, #0]
 8009b6e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009b70:	683b      	ldr	r3, [r7, #0]
 8009b72:	785b      	ldrb	r3, [r3, #1]
 8009b74:	2b01      	cmp	r3, #1
 8009b76:	d13a      	bne.n	8009bee <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b7e:	69da      	ldr	r2, [r3, #28]
 8009b80:	683b      	ldr	r3, [r7, #0]
 8009b82:	781b      	ldrb	r3, [r3, #0]
 8009b84:	f003 030f 	and.w	r3, r3, #15
 8009b88:	2101      	movs	r1, #1
 8009b8a:	fa01 f303 	lsl.w	r3, r1, r3
 8009b8e:	b29b      	uxth	r3, r3
 8009b90:	68f9      	ldr	r1, [r7, #12]
 8009b92:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009b96:	4313      	orrs	r3, r2
 8009b98:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8009b9a:	68bb      	ldr	r3, [r7, #8]
 8009b9c:	015a      	lsls	r2, r3, #5
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	4413      	add	r3, r2
 8009ba2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d155      	bne.n	8009c5c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009bb0:	68bb      	ldr	r3, [r7, #8]
 8009bb2:	015a      	lsls	r2, r3, #5
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	4413      	add	r3, r2
 8009bb8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009bbc:	681a      	ldr	r2, [r3, #0]
 8009bbe:	683b      	ldr	r3, [r7, #0]
 8009bc0:	689b      	ldr	r3, [r3, #8]
 8009bc2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009bc6:	683b      	ldr	r3, [r7, #0]
 8009bc8:	78db      	ldrb	r3, [r3, #3]
 8009bca:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009bcc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009bce:	68bb      	ldr	r3, [r7, #8]
 8009bd0:	059b      	lsls	r3, r3, #22
 8009bd2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009bd4:	4313      	orrs	r3, r2
 8009bd6:	68ba      	ldr	r2, [r7, #8]
 8009bd8:	0151      	lsls	r1, r2, #5
 8009bda:	68fa      	ldr	r2, [r7, #12]
 8009bdc:	440a      	add	r2, r1
 8009bde:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009be2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009be6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009bea:	6013      	str	r3, [r2, #0]
 8009bec:	e036      	b.n	8009c5c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009bf4:	69da      	ldr	r2, [r3, #28]
 8009bf6:	683b      	ldr	r3, [r7, #0]
 8009bf8:	781b      	ldrb	r3, [r3, #0]
 8009bfa:	f003 030f 	and.w	r3, r3, #15
 8009bfe:	2101      	movs	r1, #1
 8009c00:	fa01 f303 	lsl.w	r3, r1, r3
 8009c04:	041b      	lsls	r3, r3, #16
 8009c06:	68f9      	ldr	r1, [r7, #12]
 8009c08:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009c0c:	4313      	orrs	r3, r2
 8009c0e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8009c10:	68bb      	ldr	r3, [r7, #8]
 8009c12:	015a      	lsls	r2, r3, #5
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	4413      	add	r3, r2
 8009c18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d11a      	bne.n	8009c5c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009c26:	68bb      	ldr	r3, [r7, #8]
 8009c28:	015a      	lsls	r2, r3, #5
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	4413      	add	r3, r2
 8009c2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c32:	681a      	ldr	r2, [r3, #0]
 8009c34:	683b      	ldr	r3, [r7, #0]
 8009c36:	689b      	ldr	r3, [r3, #8]
 8009c38:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8009c3c:	683b      	ldr	r3, [r7, #0]
 8009c3e:	78db      	ldrb	r3, [r3, #3]
 8009c40:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009c42:	430b      	orrs	r3, r1
 8009c44:	4313      	orrs	r3, r2
 8009c46:	68ba      	ldr	r2, [r7, #8]
 8009c48:	0151      	lsls	r1, r2, #5
 8009c4a:	68fa      	ldr	r2, [r7, #12]
 8009c4c:	440a      	add	r2, r1
 8009c4e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009c52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009c56:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009c5a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009c5c:	2300      	movs	r3, #0
}
 8009c5e:	4618      	mov	r0, r3
 8009c60:	3714      	adds	r7, #20
 8009c62:	46bd      	mov	sp, r7
 8009c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c68:	4770      	bx	lr
	...

08009c6c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009c6c:	b480      	push	{r7}
 8009c6e:	b085      	sub	sp, #20
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	6078      	str	r0, [r7, #4]
 8009c74:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009c7a:	683b      	ldr	r3, [r7, #0]
 8009c7c:	781b      	ldrb	r3, [r3, #0]
 8009c7e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8009c80:	683b      	ldr	r3, [r7, #0]
 8009c82:	785b      	ldrb	r3, [r3, #1]
 8009c84:	2b01      	cmp	r3, #1
 8009c86:	d161      	bne.n	8009d4c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009c88:	68bb      	ldr	r3, [r7, #8]
 8009c8a:	015a      	lsls	r2, r3, #5
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	4413      	add	r3, r2
 8009c90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009c9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009c9e:	d11f      	bne.n	8009ce0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009ca0:	68bb      	ldr	r3, [r7, #8]
 8009ca2:	015a      	lsls	r2, r3, #5
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	4413      	add	r3, r2
 8009ca8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	68ba      	ldr	r2, [r7, #8]
 8009cb0:	0151      	lsls	r1, r2, #5
 8009cb2:	68fa      	ldr	r2, [r7, #12]
 8009cb4:	440a      	add	r2, r1
 8009cb6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009cba:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009cbe:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8009cc0:	68bb      	ldr	r3, [r7, #8]
 8009cc2:	015a      	lsls	r2, r3, #5
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	4413      	add	r3, r2
 8009cc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	68ba      	ldr	r2, [r7, #8]
 8009cd0:	0151      	lsls	r1, r2, #5
 8009cd2:	68fa      	ldr	r2, [r7, #12]
 8009cd4:	440a      	add	r2, r1
 8009cd6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009cda:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009cde:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009ce6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009ce8:	683b      	ldr	r3, [r7, #0]
 8009cea:	781b      	ldrb	r3, [r3, #0]
 8009cec:	f003 030f 	and.w	r3, r3, #15
 8009cf0:	2101      	movs	r1, #1
 8009cf2:	fa01 f303 	lsl.w	r3, r1, r3
 8009cf6:	b29b      	uxth	r3, r3
 8009cf8:	43db      	mvns	r3, r3
 8009cfa:	68f9      	ldr	r1, [r7, #12]
 8009cfc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009d00:	4013      	ands	r3, r2
 8009d02:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d0a:	69da      	ldr	r2, [r3, #28]
 8009d0c:	683b      	ldr	r3, [r7, #0]
 8009d0e:	781b      	ldrb	r3, [r3, #0]
 8009d10:	f003 030f 	and.w	r3, r3, #15
 8009d14:	2101      	movs	r1, #1
 8009d16:	fa01 f303 	lsl.w	r3, r1, r3
 8009d1a:	b29b      	uxth	r3, r3
 8009d1c:	43db      	mvns	r3, r3
 8009d1e:	68f9      	ldr	r1, [r7, #12]
 8009d20:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009d24:	4013      	ands	r3, r2
 8009d26:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8009d28:	68bb      	ldr	r3, [r7, #8]
 8009d2a:	015a      	lsls	r2, r3, #5
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	4413      	add	r3, r2
 8009d30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d34:	681a      	ldr	r2, [r3, #0]
 8009d36:	68bb      	ldr	r3, [r7, #8]
 8009d38:	0159      	lsls	r1, r3, #5
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	440b      	add	r3, r1
 8009d3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d42:	4619      	mov	r1, r3
 8009d44:	4b35      	ldr	r3, [pc, #212]	; (8009e1c <USB_DeactivateEndpoint+0x1b0>)
 8009d46:	4013      	ands	r3, r2
 8009d48:	600b      	str	r3, [r1, #0]
 8009d4a:	e060      	b.n	8009e0e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009d4c:	68bb      	ldr	r3, [r7, #8]
 8009d4e:	015a      	lsls	r2, r3, #5
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	4413      	add	r3, r2
 8009d54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009d5e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009d62:	d11f      	bne.n	8009da4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009d64:	68bb      	ldr	r3, [r7, #8]
 8009d66:	015a      	lsls	r2, r3, #5
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	4413      	add	r3, r2
 8009d6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	68ba      	ldr	r2, [r7, #8]
 8009d74:	0151      	lsls	r1, r2, #5
 8009d76:	68fa      	ldr	r2, [r7, #12]
 8009d78:	440a      	add	r2, r1
 8009d7a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009d7e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009d82:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8009d84:	68bb      	ldr	r3, [r7, #8]
 8009d86:	015a      	lsls	r2, r3, #5
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	4413      	add	r3, r2
 8009d8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	68ba      	ldr	r2, [r7, #8]
 8009d94:	0151      	lsls	r1, r2, #5
 8009d96:	68fa      	ldr	r2, [r7, #12]
 8009d98:	440a      	add	r2, r1
 8009d9a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009d9e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009da2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009daa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009dac:	683b      	ldr	r3, [r7, #0]
 8009dae:	781b      	ldrb	r3, [r3, #0]
 8009db0:	f003 030f 	and.w	r3, r3, #15
 8009db4:	2101      	movs	r1, #1
 8009db6:	fa01 f303 	lsl.w	r3, r1, r3
 8009dba:	041b      	lsls	r3, r3, #16
 8009dbc:	43db      	mvns	r3, r3
 8009dbe:	68f9      	ldr	r1, [r7, #12]
 8009dc0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009dc4:	4013      	ands	r3, r2
 8009dc6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009dce:	69da      	ldr	r2, [r3, #28]
 8009dd0:	683b      	ldr	r3, [r7, #0]
 8009dd2:	781b      	ldrb	r3, [r3, #0]
 8009dd4:	f003 030f 	and.w	r3, r3, #15
 8009dd8:	2101      	movs	r1, #1
 8009dda:	fa01 f303 	lsl.w	r3, r1, r3
 8009dde:	041b      	lsls	r3, r3, #16
 8009de0:	43db      	mvns	r3, r3
 8009de2:	68f9      	ldr	r1, [r7, #12]
 8009de4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009de8:	4013      	ands	r3, r2
 8009dea:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009dec:	68bb      	ldr	r3, [r7, #8]
 8009dee:	015a      	lsls	r2, r3, #5
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	4413      	add	r3, r2
 8009df4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009df8:	681a      	ldr	r2, [r3, #0]
 8009dfa:	68bb      	ldr	r3, [r7, #8]
 8009dfc:	0159      	lsls	r1, r3, #5
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	440b      	add	r3, r1
 8009e02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e06:	4619      	mov	r1, r3
 8009e08:	4b05      	ldr	r3, [pc, #20]	; (8009e20 <USB_DeactivateEndpoint+0x1b4>)
 8009e0a:	4013      	ands	r3, r2
 8009e0c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8009e0e:	2300      	movs	r3, #0
}
 8009e10:	4618      	mov	r0, r3
 8009e12:	3714      	adds	r7, #20
 8009e14:	46bd      	mov	sp, r7
 8009e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e1a:	4770      	bx	lr
 8009e1c:	ec337800 	.word	0xec337800
 8009e20:	eff37800 	.word	0xeff37800

08009e24 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009e24:	b580      	push	{r7, lr}
 8009e26:	b08a      	sub	sp, #40	; 0x28
 8009e28:	af02      	add	r7, sp, #8
 8009e2a:	60f8      	str	r0, [r7, #12]
 8009e2c:	60b9      	str	r1, [r7, #8]
 8009e2e:	4613      	mov	r3, r2
 8009e30:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8009e36:	68bb      	ldr	r3, [r7, #8]
 8009e38:	781b      	ldrb	r3, [r3, #0]
 8009e3a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009e3c:	68bb      	ldr	r3, [r7, #8]
 8009e3e:	785b      	ldrb	r3, [r3, #1]
 8009e40:	2b01      	cmp	r3, #1
 8009e42:	f040 815c 	bne.w	800a0fe <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009e46:	68bb      	ldr	r3, [r7, #8]
 8009e48:	695b      	ldr	r3, [r3, #20]
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d132      	bne.n	8009eb4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009e4e:	69bb      	ldr	r3, [r7, #24]
 8009e50:	015a      	lsls	r2, r3, #5
 8009e52:	69fb      	ldr	r3, [r7, #28]
 8009e54:	4413      	add	r3, r2
 8009e56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e5a:	691b      	ldr	r3, [r3, #16]
 8009e5c:	69ba      	ldr	r2, [r7, #24]
 8009e5e:	0151      	lsls	r1, r2, #5
 8009e60:	69fa      	ldr	r2, [r7, #28]
 8009e62:	440a      	add	r2, r1
 8009e64:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e68:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009e6c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009e70:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009e72:	69bb      	ldr	r3, [r7, #24]
 8009e74:	015a      	lsls	r2, r3, #5
 8009e76:	69fb      	ldr	r3, [r7, #28]
 8009e78:	4413      	add	r3, r2
 8009e7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e7e:	691b      	ldr	r3, [r3, #16]
 8009e80:	69ba      	ldr	r2, [r7, #24]
 8009e82:	0151      	lsls	r1, r2, #5
 8009e84:	69fa      	ldr	r2, [r7, #28]
 8009e86:	440a      	add	r2, r1
 8009e88:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e8c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009e90:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009e92:	69bb      	ldr	r3, [r7, #24]
 8009e94:	015a      	lsls	r2, r3, #5
 8009e96:	69fb      	ldr	r3, [r7, #28]
 8009e98:	4413      	add	r3, r2
 8009e9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e9e:	691b      	ldr	r3, [r3, #16]
 8009ea0:	69ba      	ldr	r2, [r7, #24]
 8009ea2:	0151      	lsls	r1, r2, #5
 8009ea4:	69fa      	ldr	r2, [r7, #28]
 8009ea6:	440a      	add	r2, r1
 8009ea8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009eac:	0cdb      	lsrs	r3, r3, #19
 8009eae:	04db      	lsls	r3, r3, #19
 8009eb0:	6113      	str	r3, [r2, #16]
 8009eb2:	e074      	b.n	8009f9e <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009eb4:	69bb      	ldr	r3, [r7, #24]
 8009eb6:	015a      	lsls	r2, r3, #5
 8009eb8:	69fb      	ldr	r3, [r7, #28]
 8009eba:	4413      	add	r3, r2
 8009ebc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ec0:	691b      	ldr	r3, [r3, #16]
 8009ec2:	69ba      	ldr	r2, [r7, #24]
 8009ec4:	0151      	lsls	r1, r2, #5
 8009ec6:	69fa      	ldr	r2, [r7, #28]
 8009ec8:	440a      	add	r2, r1
 8009eca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009ece:	0cdb      	lsrs	r3, r3, #19
 8009ed0:	04db      	lsls	r3, r3, #19
 8009ed2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009ed4:	69bb      	ldr	r3, [r7, #24]
 8009ed6:	015a      	lsls	r2, r3, #5
 8009ed8:	69fb      	ldr	r3, [r7, #28]
 8009eda:	4413      	add	r3, r2
 8009edc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ee0:	691b      	ldr	r3, [r3, #16]
 8009ee2:	69ba      	ldr	r2, [r7, #24]
 8009ee4:	0151      	lsls	r1, r2, #5
 8009ee6:	69fa      	ldr	r2, [r7, #28]
 8009ee8:	440a      	add	r2, r1
 8009eea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009eee:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009ef2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009ef6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8009ef8:	69bb      	ldr	r3, [r7, #24]
 8009efa:	015a      	lsls	r2, r3, #5
 8009efc:	69fb      	ldr	r3, [r7, #28]
 8009efe:	4413      	add	r3, r2
 8009f00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f04:	691a      	ldr	r2, [r3, #16]
 8009f06:	68bb      	ldr	r3, [r7, #8]
 8009f08:	6959      	ldr	r1, [r3, #20]
 8009f0a:	68bb      	ldr	r3, [r7, #8]
 8009f0c:	689b      	ldr	r3, [r3, #8]
 8009f0e:	440b      	add	r3, r1
 8009f10:	1e59      	subs	r1, r3, #1
 8009f12:	68bb      	ldr	r3, [r7, #8]
 8009f14:	689b      	ldr	r3, [r3, #8]
 8009f16:	fbb1 f3f3 	udiv	r3, r1, r3
 8009f1a:	04d9      	lsls	r1, r3, #19
 8009f1c:	4b9d      	ldr	r3, [pc, #628]	; (800a194 <USB_EPStartXfer+0x370>)
 8009f1e:	400b      	ands	r3, r1
 8009f20:	69b9      	ldr	r1, [r7, #24]
 8009f22:	0148      	lsls	r0, r1, #5
 8009f24:	69f9      	ldr	r1, [r7, #28]
 8009f26:	4401      	add	r1, r0
 8009f28:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009f2c:	4313      	orrs	r3, r2
 8009f2e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009f30:	69bb      	ldr	r3, [r7, #24]
 8009f32:	015a      	lsls	r2, r3, #5
 8009f34:	69fb      	ldr	r3, [r7, #28]
 8009f36:	4413      	add	r3, r2
 8009f38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f3c:	691a      	ldr	r2, [r3, #16]
 8009f3e:	68bb      	ldr	r3, [r7, #8]
 8009f40:	695b      	ldr	r3, [r3, #20]
 8009f42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009f46:	69b9      	ldr	r1, [r7, #24]
 8009f48:	0148      	lsls	r0, r1, #5
 8009f4a:	69f9      	ldr	r1, [r7, #28]
 8009f4c:	4401      	add	r1, r0
 8009f4e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009f52:	4313      	orrs	r3, r2
 8009f54:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8009f56:	68bb      	ldr	r3, [r7, #8]
 8009f58:	78db      	ldrb	r3, [r3, #3]
 8009f5a:	2b01      	cmp	r3, #1
 8009f5c:	d11f      	bne.n	8009f9e <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8009f5e:	69bb      	ldr	r3, [r7, #24]
 8009f60:	015a      	lsls	r2, r3, #5
 8009f62:	69fb      	ldr	r3, [r7, #28]
 8009f64:	4413      	add	r3, r2
 8009f66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f6a:	691b      	ldr	r3, [r3, #16]
 8009f6c:	69ba      	ldr	r2, [r7, #24]
 8009f6e:	0151      	lsls	r1, r2, #5
 8009f70:	69fa      	ldr	r2, [r7, #28]
 8009f72:	440a      	add	r2, r1
 8009f74:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009f78:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8009f7c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8009f7e:	69bb      	ldr	r3, [r7, #24]
 8009f80:	015a      	lsls	r2, r3, #5
 8009f82:	69fb      	ldr	r3, [r7, #28]
 8009f84:	4413      	add	r3, r2
 8009f86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f8a:	691b      	ldr	r3, [r3, #16]
 8009f8c:	69ba      	ldr	r2, [r7, #24]
 8009f8e:	0151      	lsls	r1, r2, #5
 8009f90:	69fa      	ldr	r2, [r7, #28]
 8009f92:	440a      	add	r2, r1
 8009f94:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009f98:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009f9c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8009f9e:	79fb      	ldrb	r3, [r7, #7]
 8009fa0:	2b01      	cmp	r3, #1
 8009fa2:	d14b      	bne.n	800a03c <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009fa4:	68bb      	ldr	r3, [r7, #8]
 8009fa6:	691b      	ldr	r3, [r3, #16]
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d009      	beq.n	8009fc0 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009fac:	69bb      	ldr	r3, [r7, #24]
 8009fae:	015a      	lsls	r2, r3, #5
 8009fb0:	69fb      	ldr	r3, [r7, #28]
 8009fb2:	4413      	add	r3, r2
 8009fb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009fb8:	461a      	mov	r2, r3
 8009fba:	68bb      	ldr	r3, [r7, #8]
 8009fbc:	691b      	ldr	r3, [r3, #16]
 8009fbe:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8009fc0:	68bb      	ldr	r3, [r7, #8]
 8009fc2:	78db      	ldrb	r3, [r3, #3]
 8009fc4:	2b01      	cmp	r3, #1
 8009fc6:	d128      	bne.n	800a01a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009fc8:	69fb      	ldr	r3, [r7, #28]
 8009fca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009fce:	689b      	ldr	r3, [r3, #8]
 8009fd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d110      	bne.n	8009ffa <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009fd8:	69bb      	ldr	r3, [r7, #24]
 8009fda:	015a      	lsls	r2, r3, #5
 8009fdc:	69fb      	ldr	r3, [r7, #28]
 8009fde:	4413      	add	r3, r2
 8009fe0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	69ba      	ldr	r2, [r7, #24]
 8009fe8:	0151      	lsls	r1, r2, #5
 8009fea:	69fa      	ldr	r2, [r7, #28]
 8009fec:	440a      	add	r2, r1
 8009fee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009ff2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009ff6:	6013      	str	r3, [r2, #0]
 8009ff8:	e00f      	b.n	800a01a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009ffa:	69bb      	ldr	r3, [r7, #24]
 8009ffc:	015a      	lsls	r2, r3, #5
 8009ffe:	69fb      	ldr	r3, [r7, #28]
 800a000:	4413      	add	r3, r2
 800a002:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	69ba      	ldr	r2, [r7, #24]
 800a00a:	0151      	lsls	r1, r2, #5
 800a00c:	69fa      	ldr	r2, [r7, #28]
 800a00e:	440a      	add	r2, r1
 800a010:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a014:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a018:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a01a:	69bb      	ldr	r3, [r7, #24]
 800a01c:	015a      	lsls	r2, r3, #5
 800a01e:	69fb      	ldr	r3, [r7, #28]
 800a020:	4413      	add	r3, r2
 800a022:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	69ba      	ldr	r2, [r7, #24]
 800a02a:	0151      	lsls	r1, r2, #5
 800a02c:	69fa      	ldr	r2, [r7, #28]
 800a02e:	440a      	add	r2, r1
 800a030:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a034:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a038:	6013      	str	r3, [r2, #0]
 800a03a:	e12f      	b.n	800a29c <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a03c:	69bb      	ldr	r3, [r7, #24]
 800a03e:	015a      	lsls	r2, r3, #5
 800a040:	69fb      	ldr	r3, [r7, #28]
 800a042:	4413      	add	r3, r2
 800a044:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	69ba      	ldr	r2, [r7, #24]
 800a04c:	0151      	lsls	r1, r2, #5
 800a04e:	69fa      	ldr	r2, [r7, #28]
 800a050:	440a      	add	r2, r1
 800a052:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a056:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a05a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a05c:	68bb      	ldr	r3, [r7, #8]
 800a05e:	78db      	ldrb	r3, [r3, #3]
 800a060:	2b01      	cmp	r3, #1
 800a062:	d015      	beq.n	800a090 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800a064:	68bb      	ldr	r3, [r7, #8]
 800a066:	695b      	ldr	r3, [r3, #20]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	f000 8117 	beq.w	800a29c <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a06e:	69fb      	ldr	r3, [r7, #28]
 800a070:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a074:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a076:	68bb      	ldr	r3, [r7, #8]
 800a078:	781b      	ldrb	r3, [r3, #0]
 800a07a:	f003 030f 	and.w	r3, r3, #15
 800a07e:	2101      	movs	r1, #1
 800a080:	fa01 f303 	lsl.w	r3, r1, r3
 800a084:	69f9      	ldr	r1, [r7, #28]
 800a086:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a08a:	4313      	orrs	r3, r2
 800a08c:	634b      	str	r3, [r1, #52]	; 0x34
 800a08e:	e105      	b.n	800a29c <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a090:	69fb      	ldr	r3, [r7, #28]
 800a092:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a096:	689b      	ldr	r3, [r3, #8]
 800a098:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d110      	bne.n	800a0c2 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a0a0:	69bb      	ldr	r3, [r7, #24]
 800a0a2:	015a      	lsls	r2, r3, #5
 800a0a4:	69fb      	ldr	r3, [r7, #28]
 800a0a6:	4413      	add	r3, r2
 800a0a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	69ba      	ldr	r2, [r7, #24]
 800a0b0:	0151      	lsls	r1, r2, #5
 800a0b2:	69fa      	ldr	r2, [r7, #28]
 800a0b4:	440a      	add	r2, r1
 800a0b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a0ba:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a0be:	6013      	str	r3, [r2, #0]
 800a0c0:	e00f      	b.n	800a0e2 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a0c2:	69bb      	ldr	r3, [r7, #24]
 800a0c4:	015a      	lsls	r2, r3, #5
 800a0c6:	69fb      	ldr	r3, [r7, #28]
 800a0c8:	4413      	add	r3, r2
 800a0ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	69ba      	ldr	r2, [r7, #24]
 800a0d2:	0151      	lsls	r1, r2, #5
 800a0d4:	69fa      	ldr	r2, [r7, #28]
 800a0d6:	440a      	add	r2, r1
 800a0d8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a0dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a0e0:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800a0e2:	68bb      	ldr	r3, [r7, #8]
 800a0e4:	68d9      	ldr	r1, [r3, #12]
 800a0e6:	68bb      	ldr	r3, [r7, #8]
 800a0e8:	781a      	ldrb	r2, [r3, #0]
 800a0ea:	68bb      	ldr	r3, [r7, #8]
 800a0ec:	695b      	ldr	r3, [r3, #20]
 800a0ee:	b298      	uxth	r0, r3
 800a0f0:	79fb      	ldrb	r3, [r7, #7]
 800a0f2:	9300      	str	r3, [sp, #0]
 800a0f4:	4603      	mov	r3, r0
 800a0f6:	68f8      	ldr	r0, [r7, #12]
 800a0f8:	f000 fa2b 	bl	800a552 <USB_WritePacket>
 800a0fc:	e0ce      	b.n	800a29c <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a0fe:	69bb      	ldr	r3, [r7, #24]
 800a100:	015a      	lsls	r2, r3, #5
 800a102:	69fb      	ldr	r3, [r7, #28]
 800a104:	4413      	add	r3, r2
 800a106:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a10a:	691b      	ldr	r3, [r3, #16]
 800a10c:	69ba      	ldr	r2, [r7, #24]
 800a10e:	0151      	lsls	r1, r2, #5
 800a110:	69fa      	ldr	r2, [r7, #28]
 800a112:	440a      	add	r2, r1
 800a114:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a118:	0cdb      	lsrs	r3, r3, #19
 800a11a:	04db      	lsls	r3, r3, #19
 800a11c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a11e:	69bb      	ldr	r3, [r7, #24]
 800a120:	015a      	lsls	r2, r3, #5
 800a122:	69fb      	ldr	r3, [r7, #28]
 800a124:	4413      	add	r3, r2
 800a126:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a12a:	691b      	ldr	r3, [r3, #16]
 800a12c:	69ba      	ldr	r2, [r7, #24]
 800a12e:	0151      	lsls	r1, r2, #5
 800a130:	69fa      	ldr	r2, [r7, #28]
 800a132:	440a      	add	r2, r1
 800a134:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a138:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a13c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a140:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800a142:	68bb      	ldr	r3, [r7, #8]
 800a144:	695b      	ldr	r3, [r3, #20]
 800a146:	2b00      	cmp	r3, #0
 800a148:	d126      	bne.n	800a198 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800a14a:	69bb      	ldr	r3, [r7, #24]
 800a14c:	015a      	lsls	r2, r3, #5
 800a14e:	69fb      	ldr	r3, [r7, #28]
 800a150:	4413      	add	r3, r2
 800a152:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a156:	691a      	ldr	r2, [r3, #16]
 800a158:	68bb      	ldr	r3, [r7, #8]
 800a15a:	689b      	ldr	r3, [r3, #8]
 800a15c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a160:	69b9      	ldr	r1, [r7, #24]
 800a162:	0148      	lsls	r0, r1, #5
 800a164:	69f9      	ldr	r1, [r7, #28]
 800a166:	4401      	add	r1, r0
 800a168:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a16c:	4313      	orrs	r3, r2
 800a16e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a170:	69bb      	ldr	r3, [r7, #24]
 800a172:	015a      	lsls	r2, r3, #5
 800a174:	69fb      	ldr	r3, [r7, #28]
 800a176:	4413      	add	r3, r2
 800a178:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a17c:	691b      	ldr	r3, [r3, #16]
 800a17e:	69ba      	ldr	r2, [r7, #24]
 800a180:	0151      	lsls	r1, r2, #5
 800a182:	69fa      	ldr	r2, [r7, #28]
 800a184:	440a      	add	r2, r1
 800a186:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a18a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a18e:	6113      	str	r3, [r2, #16]
 800a190:	e036      	b.n	800a200 <USB_EPStartXfer+0x3dc>
 800a192:	bf00      	nop
 800a194:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a198:	68bb      	ldr	r3, [r7, #8]
 800a19a:	695a      	ldr	r2, [r3, #20]
 800a19c:	68bb      	ldr	r3, [r7, #8]
 800a19e:	689b      	ldr	r3, [r3, #8]
 800a1a0:	4413      	add	r3, r2
 800a1a2:	1e5a      	subs	r2, r3, #1
 800a1a4:	68bb      	ldr	r3, [r7, #8]
 800a1a6:	689b      	ldr	r3, [r3, #8]
 800a1a8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a1ac:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800a1ae:	69bb      	ldr	r3, [r7, #24]
 800a1b0:	015a      	lsls	r2, r3, #5
 800a1b2:	69fb      	ldr	r3, [r7, #28]
 800a1b4:	4413      	add	r3, r2
 800a1b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a1ba:	691a      	ldr	r2, [r3, #16]
 800a1bc:	8afb      	ldrh	r3, [r7, #22]
 800a1be:	04d9      	lsls	r1, r3, #19
 800a1c0:	4b39      	ldr	r3, [pc, #228]	; (800a2a8 <USB_EPStartXfer+0x484>)
 800a1c2:	400b      	ands	r3, r1
 800a1c4:	69b9      	ldr	r1, [r7, #24]
 800a1c6:	0148      	lsls	r0, r1, #5
 800a1c8:	69f9      	ldr	r1, [r7, #28]
 800a1ca:	4401      	add	r1, r0
 800a1cc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a1d0:	4313      	orrs	r3, r2
 800a1d2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800a1d4:	69bb      	ldr	r3, [r7, #24]
 800a1d6:	015a      	lsls	r2, r3, #5
 800a1d8:	69fb      	ldr	r3, [r7, #28]
 800a1da:	4413      	add	r3, r2
 800a1dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a1e0:	691a      	ldr	r2, [r3, #16]
 800a1e2:	68bb      	ldr	r3, [r7, #8]
 800a1e4:	689b      	ldr	r3, [r3, #8]
 800a1e6:	8af9      	ldrh	r1, [r7, #22]
 800a1e8:	fb01 f303 	mul.w	r3, r1, r3
 800a1ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a1f0:	69b9      	ldr	r1, [r7, #24]
 800a1f2:	0148      	lsls	r0, r1, #5
 800a1f4:	69f9      	ldr	r1, [r7, #28]
 800a1f6:	4401      	add	r1, r0
 800a1f8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a1fc:	4313      	orrs	r3, r2
 800a1fe:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800a200:	79fb      	ldrb	r3, [r7, #7]
 800a202:	2b01      	cmp	r3, #1
 800a204:	d10d      	bne.n	800a222 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800a206:	68bb      	ldr	r3, [r7, #8]
 800a208:	68db      	ldr	r3, [r3, #12]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d009      	beq.n	800a222 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800a20e:	68bb      	ldr	r3, [r7, #8]
 800a210:	68d9      	ldr	r1, [r3, #12]
 800a212:	69bb      	ldr	r3, [r7, #24]
 800a214:	015a      	lsls	r2, r3, #5
 800a216:	69fb      	ldr	r3, [r7, #28]
 800a218:	4413      	add	r3, r2
 800a21a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a21e:	460a      	mov	r2, r1
 800a220:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800a222:	68bb      	ldr	r3, [r7, #8]
 800a224:	78db      	ldrb	r3, [r3, #3]
 800a226:	2b01      	cmp	r3, #1
 800a228:	d128      	bne.n	800a27c <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a22a:	69fb      	ldr	r3, [r7, #28]
 800a22c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a230:	689b      	ldr	r3, [r3, #8]
 800a232:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a236:	2b00      	cmp	r3, #0
 800a238:	d110      	bne.n	800a25c <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800a23a:	69bb      	ldr	r3, [r7, #24]
 800a23c:	015a      	lsls	r2, r3, #5
 800a23e:	69fb      	ldr	r3, [r7, #28]
 800a240:	4413      	add	r3, r2
 800a242:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	69ba      	ldr	r2, [r7, #24]
 800a24a:	0151      	lsls	r1, r2, #5
 800a24c:	69fa      	ldr	r2, [r7, #28]
 800a24e:	440a      	add	r2, r1
 800a250:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a254:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a258:	6013      	str	r3, [r2, #0]
 800a25a:	e00f      	b.n	800a27c <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800a25c:	69bb      	ldr	r3, [r7, #24]
 800a25e:	015a      	lsls	r2, r3, #5
 800a260:	69fb      	ldr	r3, [r7, #28]
 800a262:	4413      	add	r3, r2
 800a264:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	69ba      	ldr	r2, [r7, #24]
 800a26c:	0151      	lsls	r1, r2, #5
 800a26e:	69fa      	ldr	r2, [r7, #28]
 800a270:	440a      	add	r2, r1
 800a272:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a276:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a27a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a27c:	69bb      	ldr	r3, [r7, #24]
 800a27e:	015a      	lsls	r2, r3, #5
 800a280:	69fb      	ldr	r3, [r7, #28]
 800a282:	4413      	add	r3, r2
 800a284:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	69ba      	ldr	r2, [r7, #24]
 800a28c:	0151      	lsls	r1, r2, #5
 800a28e:	69fa      	ldr	r2, [r7, #28]
 800a290:	440a      	add	r2, r1
 800a292:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a296:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a29a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a29c:	2300      	movs	r3, #0
}
 800a29e:	4618      	mov	r0, r3
 800a2a0:	3720      	adds	r7, #32
 800a2a2:	46bd      	mov	sp, r7
 800a2a4:	bd80      	pop	{r7, pc}
 800a2a6:	bf00      	nop
 800a2a8:	1ff80000 	.word	0x1ff80000

0800a2ac <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800a2ac:	b480      	push	{r7}
 800a2ae:	b087      	sub	sp, #28
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	60f8      	str	r0, [r7, #12]
 800a2b4:	60b9      	str	r1, [r7, #8]
 800a2b6:	4613      	mov	r3, r2
 800a2b8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800a2be:	68bb      	ldr	r3, [r7, #8]
 800a2c0:	781b      	ldrb	r3, [r3, #0]
 800a2c2:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a2c4:	68bb      	ldr	r3, [r7, #8]
 800a2c6:	785b      	ldrb	r3, [r3, #1]
 800a2c8:	2b01      	cmp	r3, #1
 800a2ca:	f040 80cd 	bne.w	800a468 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a2ce:	68bb      	ldr	r3, [r7, #8]
 800a2d0:	695b      	ldr	r3, [r3, #20]
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d132      	bne.n	800a33c <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a2d6:	693b      	ldr	r3, [r7, #16]
 800a2d8:	015a      	lsls	r2, r3, #5
 800a2da:	697b      	ldr	r3, [r7, #20]
 800a2dc:	4413      	add	r3, r2
 800a2de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a2e2:	691b      	ldr	r3, [r3, #16]
 800a2e4:	693a      	ldr	r2, [r7, #16]
 800a2e6:	0151      	lsls	r1, r2, #5
 800a2e8:	697a      	ldr	r2, [r7, #20]
 800a2ea:	440a      	add	r2, r1
 800a2ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a2f0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a2f4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a2f8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a2fa:	693b      	ldr	r3, [r7, #16]
 800a2fc:	015a      	lsls	r2, r3, #5
 800a2fe:	697b      	ldr	r3, [r7, #20]
 800a300:	4413      	add	r3, r2
 800a302:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a306:	691b      	ldr	r3, [r3, #16]
 800a308:	693a      	ldr	r2, [r7, #16]
 800a30a:	0151      	lsls	r1, r2, #5
 800a30c:	697a      	ldr	r2, [r7, #20]
 800a30e:	440a      	add	r2, r1
 800a310:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a314:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a318:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a31a:	693b      	ldr	r3, [r7, #16]
 800a31c:	015a      	lsls	r2, r3, #5
 800a31e:	697b      	ldr	r3, [r7, #20]
 800a320:	4413      	add	r3, r2
 800a322:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a326:	691b      	ldr	r3, [r3, #16]
 800a328:	693a      	ldr	r2, [r7, #16]
 800a32a:	0151      	lsls	r1, r2, #5
 800a32c:	697a      	ldr	r2, [r7, #20]
 800a32e:	440a      	add	r2, r1
 800a330:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a334:	0cdb      	lsrs	r3, r3, #19
 800a336:	04db      	lsls	r3, r3, #19
 800a338:	6113      	str	r3, [r2, #16]
 800a33a:	e04e      	b.n	800a3da <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a33c:	693b      	ldr	r3, [r7, #16]
 800a33e:	015a      	lsls	r2, r3, #5
 800a340:	697b      	ldr	r3, [r7, #20]
 800a342:	4413      	add	r3, r2
 800a344:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a348:	691b      	ldr	r3, [r3, #16]
 800a34a:	693a      	ldr	r2, [r7, #16]
 800a34c:	0151      	lsls	r1, r2, #5
 800a34e:	697a      	ldr	r2, [r7, #20]
 800a350:	440a      	add	r2, r1
 800a352:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a356:	0cdb      	lsrs	r3, r3, #19
 800a358:	04db      	lsls	r3, r3, #19
 800a35a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a35c:	693b      	ldr	r3, [r7, #16]
 800a35e:	015a      	lsls	r2, r3, #5
 800a360:	697b      	ldr	r3, [r7, #20]
 800a362:	4413      	add	r3, r2
 800a364:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a368:	691b      	ldr	r3, [r3, #16]
 800a36a:	693a      	ldr	r2, [r7, #16]
 800a36c:	0151      	lsls	r1, r2, #5
 800a36e:	697a      	ldr	r2, [r7, #20]
 800a370:	440a      	add	r2, r1
 800a372:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a376:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a37a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a37e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800a380:	68bb      	ldr	r3, [r7, #8]
 800a382:	695a      	ldr	r2, [r3, #20]
 800a384:	68bb      	ldr	r3, [r7, #8]
 800a386:	689b      	ldr	r3, [r3, #8]
 800a388:	429a      	cmp	r2, r3
 800a38a:	d903      	bls.n	800a394 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800a38c:	68bb      	ldr	r3, [r7, #8]
 800a38e:	689a      	ldr	r2, [r3, #8]
 800a390:	68bb      	ldr	r3, [r7, #8]
 800a392:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a394:	693b      	ldr	r3, [r7, #16]
 800a396:	015a      	lsls	r2, r3, #5
 800a398:	697b      	ldr	r3, [r7, #20]
 800a39a:	4413      	add	r3, r2
 800a39c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a3a0:	691b      	ldr	r3, [r3, #16]
 800a3a2:	693a      	ldr	r2, [r7, #16]
 800a3a4:	0151      	lsls	r1, r2, #5
 800a3a6:	697a      	ldr	r2, [r7, #20]
 800a3a8:	440a      	add	r2, r1
 800a3aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a3ae:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a3b2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a3b4:	693b      	ldr	r3, [r7, #16]
 800a3b6:	015a      	lsls	r2, r3, #5
 800a3b8:	697b      	ldr	r3, [r7, #20]
 800a3ba:	4413      	add	r3, r2
 800a3bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a3c0:	691a      	ldr	r2, [r3, #16]
 800a3c2:	68bb      	ldr	r3, [r7, #8]
 800a3c4:	695b      	ldr	r3, [r3, #20]
 800a3c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a3ca:	6939      	ldr	r1, [r7, #16]
 800a3cc:	0148      	lsls	r0, r1, #5
 800a3ce:	6979      	ldr	r1, [r7, #20]
 800a3d0:	4401      	add	r1, r0
 800a3d2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800a3d6:	4313      	orrs	r3, r2
 800a3d8:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800a3da:	79fb      	ldrb	r3, [r7, #7]
 800a3dc:	2b01      	cmp	r3, #1
 800a3de:	d11e      	bne.n	800a41e <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800a3e0:	68bb      	ldr	r3, [r7, #8]
 800a3e2:	691b      	ldr	r3, [r3, #16]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d009      	beq.n	800a3fc <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800a3e8:	693b      	ldr	r3, [r7, #16]
 800a3ea:	015a      	lsls	r2, r3, #5
 800a3ec:	697b      	ldr	r3, [r7, #20]
 800a3ee:	4413      	add	r3, r2
 800a3f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a3f4:	461a      	mov	r2, r3
 800a3f6:	68bb      	ldr	r3, [r7, #8]
 800a3f8:	691b      	ldr	r3, [r3, #16]
 800a3fa:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a3fc:	693b      	ldr	r3, [r7, #16]
 800a3fe:	015a      	lsls	r2, r3, #5
 800a400:	697b      	ldr	r3, [r7, #20]
 800a402:	4413      	add	r3, r2
 800a404:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	693a      	ldr	r2, [r7, #16]
 800a40c:	0151      	lsls	r1, r2, #5
 800a40e:	697a      	ldr	r2, [r7, #20]
 800a410:	440a      	add	r2, r1
 800a412:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a416:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a41a:	6013      	str	r3, [r2, #0]
 800a41c:	e092      	b.n	800a544 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a41e:	693b      	ldr	r3, [r7, #16]
 800a420:	015a      	lsls	r2, r3, #5
 800a422:	697b      	ldr	r3, [r7, #20]
 800a424:	4413      	add	r3, r2
 800a426:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	693a      	ldr	r2, [r7, #16]
 800a42e:	0151      	lsls	r1, r2, #5
 800a430:	697a      	ldr	r2, [r7, #20]
 800a432:	440a      	add	r2, r1
 800a434:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a438:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a43c:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800a43e:	68bb      	ldr	r3, [r7, #8]
 800a440:	695b      	ldr	r3, [r3, #20]
 800a442:	2b00      	cmp	r3, #0
 800a444:	d07e      	beq.n	800a544 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a446:	697b      	ldr	r3, [r7, #20]
 800a448:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a44c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a44e:	68bb      	ldr	r3, [r7, #8]
 800a450:	781b      	ldrb	r3, [r3, #0]
 800a452:	f003 030f 	and.w	r3, r3, #15
 800a456:	2101      	movs	r1, #1
 800a458:	fa01 f303 	lsl.w	r3, r1, r3
 800a45c:	6979      	ldr	r1, [r7, #20]
 800a45e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a462:	4313      	orrs	r3, r2
 800a464:	634b      	str	r3, [r1, #52]	; 0x34
 800a466:	e06d      	b.n	800a544 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a468:	693b      	ldr	r3, [r7, #16]
 800a46a:	015a      	lsls	r2, r3, #5
 800a46c:	697b      	ldr	r3, [r7, #20]
 800a46e:	4413      	add	r3, r2
 800a470:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a474:	691b      	ldr	r3, [r3, #16]
 800a476:	693a      	ldr	r2, [r7, #16]
 800a478:	0151      	lsls	r1, r2, #5
 800a47a:	697a      	ldr	r2, [r7, #20]
 800a47c:	440a      	add	r2, r1
 800a47e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a482:	0cdb      	lsrs	r3, r3, #19
 800a484:	04db      	lsls	r3, r3, #19
 800a486:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a488:	693b      	ldr	r3, [r7, #16]
 800a48a:	015a      	lsls	r2, r3, #5
 800a48c:	697b      	ldr	r3, [r7, #20]
 800a48e:	4413      	add	r3, r2
 800a490:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a494:	691b      	ldr	r3, [r3, #16]
 800a496:	693a      	ldr	r2, [r7, #16]
 800a498:	0151      	lsls	r1, r2, #5
 800a49a:	697a      	ldr	r2, [r7, #20]
 800a49c:	440a      	add	r2, r1
 800a49e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a4a2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a4a6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a4aa:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800a4ac:	68bb      	ldr	r3, [r7, #8]
 800a4ae:	695b      	ldr	r3, [r3, #20]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d003      	beq.n	800a4bc <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800a4b4:	68bb      	ldr	r3, [r7, #8]
 800a4b6:	689a      	ldr	r2, [r3, #8]
 800a4b8:	68bb      	ldr	r3, [r7, #8]
 800a4ba:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a4bc:	693b      	ldr	r3, [r7, #16]
 800a4be:	015a      	lsls	r2, r3, #5
 800a4c0:	697b      	ldr	r3, [r7, #20]
 800a4c2:	4413      	add	r3, r2
 800a4c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a4c8:	691b      	ldr	r3, [r3, #16]
 800a4ca:	693a      	ldr	r2, [r7, #16]
 800a4cc:	0151      	lsls	r1, r2, #5
 800a4ce:	697a      	ldr	r2, [r7, #20]
 800a4d0:	440a      	add	r2, r1
 800a4d2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a4d6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a4da:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800a4dc:	693b      	ldr	r3, [r7, #16]
 800a4de:	015a      	lsls	r2, r3, #5
 800a4e0:	697b      	ldr	r3, [r7, #20]
 800a4e2:	4413      	add	r3, r2
 800a4e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a4e8:	691a      	ldr	r2, [r3, #16]
 800a4ea:	68bb      	ldr	r3, [r7, #8]
 800a4ec:	689b      	ldr	r3, [r3, #8]
 800a4ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a4f2:	6939      	ldr	r1, [r7, #16]
 800a4f4:	0148      	lsls	r0, r1, #5
 800a4f6:	6979      	ldr	r1, [r7, #20]
 800a4f8:	4401      	add	r1, r0
 800a4fa:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a4fe:	4313      	orrs	r3, r2
 800a500:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800a502:	79fb      	ldrb	r3, [r7, #7]
 800a504:	2b01      	cmp	r3, #1
 800a506:	d10d      	bne.n	800a524 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800a508:	68bb      	ldr	r3, [r7, #8]
 800a50a:	68db      	ldr	r3, [r3, #12]
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d009      	beq.n	800a524 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800a510:	68bb      	ldr	r3, [r7, #8]
 800a512:	68d9      	ldr	r1, [r3, #12]
 800a514:	693b      	ldr	r3, [r7, #16]
 800a516:	015a      	lsls	r2, r3, #5
 800a518:	697b      	ldr	r3, [r7, #20]
 800a51a:	4413      	add	r3, r2
 800a51c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a520:	460a      	mov	r2, r1
 800a522:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a524:	693b      	ldr	r3, [r7, #16]
 800a526:	015a      	lsls	r2, r3, #5
 800a528:	697b      	ldr	r3, [r7, #20]
 800a52a:	4413      	add	r3, r2
 800a52c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	693a      	ldr	r2, [r7, #16]
 800a534:	0151      	lsls	r1, r2, #5
 800a536:	697a      	ldr	r2, [r7, #20]
 800a538:	440a      	add	r2, r1
 800a53a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a53e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a542:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a544:	2300      	movs	r3, #0
}
 800a546:	4618      	mov	r0, r3
 800a548:	371c      	adds	r7, #28
 800a54a:	46bd      	mov	sp, r7
 800a54c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a550:	4770      	bx	lr

0800a552 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a552:	b480      	push	{r7}
 800a554:	b089      	sub	sp, #36	; 0x24
 800a556:	af00      	add	r7, sp, #0
 800a558:	60f8      	str	r0, [r7, #12]
 800a55a:	60b9      	str	r1, [r7, #8]
 800a55c:	4611      	mov	r1, r2
 800a55e:	461a      	mov	r2, r3
 800a560:	460b      	mov	r3, r1
 800a562:	71fb      	strb	r3, [r7, #7]
 800a564:	4613      	mov	r3, r2
 800a566:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800a56c:	68bb      	ldr	r3, [r7, #8]
 800a56e:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800a570:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a574:	2b00      	cmp	r3, #0
 800a576:	d11a      	bne.n	800a5ae <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a578:	88bb      	ldrh	r3, [r7, #4]
 800a57a:	3303      	adds	r3, #3
 800a57c:	089b      	lsrs	r3, r3, #2
 800a57e:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a580:	2300      	movs	r3, #0
 800a582:	61bb      	str	r3, [r7, #24]
 800a584:	e00f      	b.n	800a5a6 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a586:	79fb      	ldrb	r3, [r7, #7]
 800a588:	031a      	lsls	r2, r3, #12
 800a58a:	697b      	ldr	r3, [r7, #20]
 800a58c:	4413      	add	r3, r2
 800a58e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a592:	461a      	mov	r2, r3
 800a594:	69fb      	ldr	r3, [r7, #28]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a59a:	69fb      	ldr	r3, [r7, #28]
 800a59c:	3304      	adds	r3, #4
 800a59e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a5a0:	69bb      	ldr	r3, [r7, #24]
 800a5a2:	3301      	adds	r3, #1
 800a5a4:	61bb      	str	r3, [r7, #24]
 800a5a6:	69ba      	ldr	r2, [r7, #24]
 800a5a8:	693b      	ldr	r3, [r7, #16]
 800a5aa:	429a      	cmp	r2, r3
 800a5ac:	d3eb      	bcc.n	800a586 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a5ae:	2300      	movs	r3, #0
}
 800a5b0:	4618      	mov	r0, r3
 800a5b2:	3724      	adds	r7, #36	; 0x24
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ba:	4770      	bx	lr

0800a5bc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a5bc:	b480      	push	{r7}
 800a5be:	b089      	sub	sp, #36	; 0x24
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	60f8      	str	r0, [r7, #12]
 800a5c4:	60b9      	str	r1, [r7, #8]
 800a5c6:	4613      	mov	r3, r2
 800a5c8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800a5ce:	68bb      	ldr	r3, [r7, #8]
 800a5d0:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800a5d2:	88fb      	ldrh	r3, [r7, #6]
 800a5d4:	3303      	adds	r3, #3
 800a5d6:	089b      	lsrs	r3, r3, #2
 800a5d8:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800a5da:	2300      	movs	r3, #0
 800a5dc:	61bb      	str	r3, [r7, #24]
 800a5de:	e00b      	b.n	800a5f8 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a5e0:	697b      	ldr	r3, [r7, #20]
 800a5e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a5e6:	681a      	ldr	r2, [r3, #0]
 800a5e8:	69fb      	ldr	r3, [r7, #28]
 800a5ea:	601a      	str	r2, [r3, #0]
    pDest++;
 800a5ec:	69fb      	ldr	r3, [r7, #28]
 800a5ee:	3304      	adds	r3, #4
 800a5f0:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800a5f2:	69bb      	ldr	r3, [r7, #24]
 800a5f4:	3301      	adds	r3, #1
 800a5f6:	61bb      	str	r3, [r7, #24]
 800a5f8:	69ba      	ldr	r2, [r7, #24]
 800a5fa:	693b      	ldr	r3, [r7, #16]
 800a5fc:	429a      	cmp	r2, r3
 800a5fe:	d3ef      	bcc.n	800a5e0 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800a600:	69fb      	ldr	r3, [r7, #28]
}
 800a602:	4618      	mov	r0, r3
 800a604:	3724      	adds	r7, #36	; 0x24
 800a606:	46bd      	mov	sp, r7
 800a608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a60c:	4770      	bx	lr

0800a60e <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a60e:	b480      	push	{r7}
 800a610:	b085      	sub	sp, #20
 800a612:	af00      	add	r7, sp, #0
 800a614:	6078      	str	r0, [r7, #4]
 800a616:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a61c:	683b      	ldr	r3, [r7, #0]
 800a61e:	781b      	ldrb	r3, [r3, #0]
 800a620:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a622:	683b      	ldr	r3, [r7, #0]
 800a624:	785b      	ldrb	r3, [r3, #1]
 800a626:	2b01      	cmp	r3, #1
 800a628:	d12c      	bne.n	800a684 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a62a:	68bb      	ldr	r3, [r7, #8]
 800a62c:	015a      	lsls	r2, r3, #5
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	4413      	add	r3, r2
 800a632:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	2b00      	cmp	r3, #0
 800a63a:	db12      	blt.n	800a662 <USB_EPSetStall+0x54>
 800a63c:	68bb      	ldr	r3, [r7, #8]
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d00f      	beq.n	800a662 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800a642:	68bb      	ldr	r3, [r7, #8]
 800a644:	015a      	lsls	r2, r3, #5
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	4413      	add	r3, r2
 800a64a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	68ba      	ldr	r2, [r7, #8]
 800a652:	0151      	lsls	r1, r2, #5
 800a654:	68fa      	ldr	r2, [r7, #12]
 800a656:	440a      	add	r2, r1
 800a658:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a65c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a660:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800a662:	68bb      	ldr	r3, [r7, #8]
 800a664:	015a      	lsls	r2, r3, #5
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	4413      	add	r3, r2
 800a66a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	68ba      	ldr	r2, [r7, #8]
 800a672:	0151      	lsls	r1, r2, #5
 800a674:	68fa      	ldr	r2, [r7, #12]
 800a676:	440a      	add	r2, r1
 800a678:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a67c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a680:	6013      	str	r3, [r2, #0]
 800a682:	e02b      	b.n	800a6dc <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a684:	68bb      	ldr	r3, [r7, #8]
 800a686:	015a      	lsls	r2, r3, #5
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	4413      	add	r3, r2
 800a68c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	2b00      	cmp	r3, #0
 800a694:	db12      	blt.n	800a6bc <USB_EPSetStall+0xae>
 800a696:	68bb      	ldr	r3, [r7, #8]
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d00f      	beq.n	800a6bc <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800a69c:	68bb      	ldr	r3, [r7, #8]
 800a69e:	015a      	lsls	r2, r3, #5
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	4413      	add	r3, r2
 800a6a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	68ba      	ldr	r2, [r7, #8]
 800a6ac:	0151      	lsls	r1, r2, #5
 800a6ae:	68fa      	ldr	r2, [r7, #12]
 800a6b0:	440a      	add	r2, r1
 800a6b2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a6b6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a6ba:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800a6bc:	68bb      	ldr	r3, [r7, #8]
 800a6be:	015a      	lsls	r2, r3, #5
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	4413      	add	r3, r2
 800a6c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	68ba      	ldr	r2, [r7, #8]
 800a6cc:	0151      	lsls	r1, r2, #5
 800a6ce:	68fa      	ldr	r2, [r7, #12]
 800a6d0:	440a      	add	r2, r1
 800a6d2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a6d6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a6da:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a6dc:	2300      	movs	r3, #0
}
 800a6de:	4618      	mov	r0, r3
 800a6e0:	3714      	adds	r7, #20
 800a6e2:	46bd      	mov	sp, r7
 800a6e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e8:	4770      	bx	lr

0800a6ea <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a6ea:	b480      	push	{r7}
 800a6ec:	b085      	sub	sp, #20
 800a6ee:	af00      	add	r7, sp, #0
 800a6f0:	6078      	str	r0, [r7, #4]
 800a6f2:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a6f8:	683b      	ldr	r3, [r7, #0]
 800a6fa:	781b      	ldrb	r3, [r3, #0]
 800a6fc:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a6fe:	683b      	ldr	r3, [r7, #0]
 800a700:	785b      	ldrb	r3, [r3, #1]
 800a702:	2b01      	cmp	r3, #1
 800a704:	d128      	bne.n	800a758 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a706:	68bb      	ldr	r3, [r7, #8]
 800a708:	015a      	lsls	r2, r3, #5
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	4413      	add	r3, r2
 800a70e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	68ba      	ldr	r2, [r7, #8]
 800a716:	0151      	lsls	r1, r2, #5
 800a718:	68fa      	ldr	r2, [r7, #12]
 800a71a:	440a      	add	r2, r1
 800a71c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a720:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a724:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a726:	683b      	ldr	r3, [r7, #0]
 800a728:	78db      	ldrb	r3, [r3, #3]
 800a72a:	2b03      	cmp	r3, #3
 800a72c:	d003      	beq.n	800a736 <USB_EPClearStall+0x4c>
 800a72e:	683b      	ldr	r3, [r7, #0]
 800a730:	78db      	ldrb	r3, [r3, #3]
 800a732:	2b02      	cmp	r3, #2
 800a734:	d138      	bne.n	800a7a8 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a736:	68bb      	ldr	r3, [r7, #8]
 800a738:	015a      	lsls	r2, r3, #5
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	4413      	add	r3, r2
 800a73e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	68ba      	ldr	r2, [r7, #8]
 800a746:	0151      	lsls	r1, r2, #5
 800a748:	68fa      	ldr	r2, [r7, #12]
 800a74a:	440a      	add	r2, r1
 800a74c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a750:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a754:	6013      	str	r3, [r2, #0]
 800a756:	e027      	b.n	800a7a8 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a758:	68bb      	ldr	r3, [r7, #8]
 800a75a:	015a      	lsls	r2, r3, #5
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	4413      	add	r3, r2
 800a760:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	68ba      	ldr	r2, [r7, #8]
 800a768:	0151      	lsls	r1, r2, #5
 800a76a:	68fa      	ldr	r2, [r7, #12]
 800a76c:	440a      	add	r2, r1
 800a76e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a772:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a776:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a778:	683b      	ldr	r3, [r7, #0]
 800a77a:	78db      	ldrb	r3, [r3, #3]
 800a77c:	2b03      	cmp	r3, #3
 800a77e:	d003      	beq.n	800a788 <USB_EPClearStall+0x9e>
 800a780:	683b      	ldr	r3, [r7, #0]
 800a782:	78db      	ldrb	r3, [r3, #3]
 800a784:	2b02      	cmp	r3, #2
 800a786:	d10f      	bne.n	800a7a8 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a788:	68bb      	ldr	r3, [r7, #8]
 800a78a:	015a      	lsls	r2, r3, #5
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	4413      	add	r3, r2
 800a790:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	68ba      	ldr	r2, [r7, #8]
 800a798:	0151      	lsls	r1, r2, #5
 800a79a:	68fa      	ldr	r2, [r7, #12]
 800a79c:	440a      	add	r2, r1
 800a79e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a7a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a7a6:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800a7a8:	2300      	movs	r3, #0
}
 800a7aa:	4618      	mov	r0, r3
 800a7ac:	3714      	adds	r7, #20
 800a7ae:	46bd      	mov	sp, r7
 800a7b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b4:	4770      	bx	lr

0800a7b6 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800a7b6:	b480      	push	{r7}
 800a7b8:	b085      	sub	sp, #20
 800a7ba:	af00      	add	r7, sp, #0
 800a7bc:	6078      	str	r0, [r7, #4]
 800a7be:	460b      	mov	r3, r1
 800a7c0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	68fa      	ldr	r2, [r7, #12]
 800a7d0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a7d4:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800a7d8:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a7e0:	681a      	ldr	r2, [r3, #0]
 800a7e2:	78fb      	ldrb	r3, [r7, #3]
 800a7e4:	011b      	lsls	r3, r3, #4
 800a7e6:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800a7ea:	68f9      	ldr	r1, [r7, #12]
 800a7ec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a7f0:	4313      	orrs	r3, r2
 800a7f2:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800a7f4:	2300      	movs	r3, #0
}
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	3714      	adds	r7, #20
 800a7fa:	46bd      	mov	sp, r7
 800a7fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a800:	4770      	bx	lr

0800a802 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800a802:	b480      	push	{r7}
 800a804:	b085      	sub	sp, #20
 800a806:	af00      	add	r7, sp, #0
 800a808:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	68fa      	ldr	r2, [r7, #12]
 800a818:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a81c:	f023 0303 	bic.w	r3, r3, #3
 800a820:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a828:	685b      	ldr	r3, [r3, #4]
 800a82a:	68fa      	ldr	r2, [r7, #12]
 800a82c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a830:	f023 0302 	bic.w	r3, r3, #2
 800a834:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a836:	2300      	movs	r3, #0
}
 800a838:	4618      	mov	r0, r3
 800a83a:	3714      	adds	r7, #20
 800a83c:	46bd      	mov	sp, r7
 800a83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a842:	4770      	bx	lr

0800a844 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800a844:	b480      	push	{r7}
 800a846:	b085      	sub	sp, #20
 800a848:	af00      	add	r7, sp, #0
 800a84a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	68fa      	ldr	r2, [r7, #12]
 800a85a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a85e:	f023 0303 	bic.w	r3, r3, #3
 800a862:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a86a:	685b      	ldr	r3, [r3, #4]
 800a86c:	68fa      	ldr	r2, [r7, #12]
 800a86e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a872:	f043 0302 	orr.w	r3, r3, #2
 800a876:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a878:	2300      	movs	r3, #0
}
 800a87a:	4618      	mov	r0, r3
 800a87c:	3714      	adds	r7, #20
 800a87e:	46bd      	mov	sp, r7
 800a880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a884:	4770      	bx	lr

0800a886 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800a886:	b480      	push	{r7}
 800a888:	b085      	sub	sp, #20
 800a88a:	af00      	add	r7, sp, #0
 800a88c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	695b      	ldr	r3, [r3, #20]
 800a892:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	699b      	ldr	r3, [r3, #24]
 800a898:	68fa      	ldr	r2, [r7, #12]
 800a89a:	4013      	ands	r3, r2
 800a89c:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a89e:	68fb      	ldr	r3, [r7, #12]
}
 800a8a0:	4618      	mov	r0, r3
 800a8a2:	3714      	adds	r7, #20
 800a8a4:	46bd      	mov	sp, r7
 800a8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8aa:	4770      	bx	lr

0800a8ac <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a8ac:	b480      	push	{r7}
 800a8ae:	b085      	sub	sp, #20
 800a8b0:	af00      	add	r7, sp, #0
 800a8b2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a8be:	699b      	ldr	r3, [r3, #24]
 800a8c0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a8c8:	69db      	ldr	r3, [r3, #28]
 800a8ca:	68ba      	ldr	r2, [r7, #8]
 800a8cc:	4013      	ands	r3, r2
 800a8ce:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800a8d0:	68bb      	ldr	r3, [r7, #8]
 800a8d2:	0c1b      	lsrs	r3, r3, #16
}
 800a8d4:	4618      	mov	r0, r3
 800a8d6:	3714      	adds	r7, #20
 800a8d8:	46bd      	mov	sp, r7
 800a8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8de:	4770      	bx	lr

0800a8e0 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a8e0:	b480      	push	{r7}
 800a8e2:	b085      	sub	sp, #20
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a8f2:	699b      	ldr	r3, [r3, #24]
 800a8f4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a8fc:	69db      	ldr	r3, [r3, #28]
 800a8fe:	68ba      	ldr	r2, [r7, #8]
 800a900:	4013      	ands	r3, r2
 800a902:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800a904:	68bb      	ldr	r3, [r7, #8]
 800a906:	b29b      	uxth	r3, r3
}
 800a908:	4618      	mov	r0, r3
 800a90a:	3714      	adds	r7, #20
 800a90c:	46bd      	mov	sp, r7
 800a90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a912:	4770      	bx	lr

0800a914 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a914:	b480      	push	{r7}
 800a916:	b085      	sub	sp, #20
 800a918:	af00      	add	r7, sp, #0
 800a91a:	6078      	str	r0, [r7, #4]
 800a91c:	460b      	mov	r3, r1
 800a91e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800a924:	78fb      	ldrb	r3, [r7, #3]
 800a926:	015a      	lsls	r2, r3, #5
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	4413      	add	r3, r2
 800a92c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a930:	689b      	ldr	r3, [r3, #8]
 800a932:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a93a:	695b      	ldr	r3, [r3, #20]
 800a93c:	68ba      	ldr	r2, [r7, #8]
 800a93e:	4013      	ands	r3, r2
 800a940:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a942:	68bb      	ldr	r3, [r7, #8]
}
 800a944:	4618      	mov	r0, r3
 800a946:	3714      	adds	r7, #20
 800a948:	46bd      	mov	sp, r7
 800a94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a94e:	4770      	bx	lr

0800a950 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a950:	b480      	push	{r7}
 800a952:	b087      	sub	sp, #28
 800a954:	af00      	add	r7, sp, #0
 800a956:	6078      	str	r0, [r7, #4]
 800a958:	460b      	mov	r3, r1
 800a95a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a960:	697b      	ldr	r3, [r7, #20]
 800a962:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a966:	691b      	ldr	r3, [r3, #16]
 800a968:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a96a:	697b      	ldr	r3, [r7, #20]
 800a96c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a970:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a972:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a974:	78fb      	ldrb	r3, [r7, #3]
 800a976:	f003 030f 	and.w	r3, r3, #15
 800a97a:	68fa      	ldr	r2, [r7, #12]
 800a97c:	fa22 f303 	lsr.w	r3, r2, r3
 800a980:	01db      	lsls	r3, r3, #7
 800a982:	b2db      	uxtb	r3, r3
 800a984:	693a      	ldr	r2, [r7, #16]
 800a986:	4313      	orrs	r3, r2
 800a988:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a98a:	78fb      	ldrb	r3, [r7, #3]
 800a98c:	015a      	lsls	r2, r3, #5
 800a98e:	697b      	ldr	r3, [r7, #20]
 800a990:	4413      	add	r3, r2
 800a992:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a996:	689b      	ldr	r3, [r3, #8]
 800a998:	693a      	ldr	r2, [r7, #16]
 800a99a:	4013      	ands	r3, r2
 800a99c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a99e:	68bb      	ldr	r3, [r7, #8]
}
 800a9a0:	4618      	mov	r0, r3
 800a9a2:	371c      	adds	r7, #28
 800a9a4:	46bd      	mov	sp, r7
 800a9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9aa:	4770      	bx	lr

0800a9ac <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a9ac:	b480      	push	{r7}
 800a9ae:	b083      	sub	sp, #12
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	695b      	ldr	r3, [r3, #20]
 800a9b8:	f003 0301 	and.w	r3, r3, #1
}
 800a9bc:	4618      	mov	r0, r3
 800a9be:	370c      	adds	r7, #12
 800a9c0:	46bd      	mov	sp, r7
 800a9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c6:	4770      	bx	lr

0800a9c8 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800a9c8:	b480      	push	{r7}
 800a9ca:	b085      	sub	sp, #20
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	68fa      	ldr	r2, [r7, #12]
 800a9de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a9e2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800a9e6:	f023 0307 	bic.w	r3, r3, #7
 800a9ea:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a9f2:	685b      	ldr	r3, [r3, #4]
 800a9f4:	68fa      	ldr	r2, [r7, #12]
 800a9f6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a9fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a9fe:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800aa00:	2300      	movs	r3, #0
}
 800aa02:	4618      	mov	r0, r3
 800aa04:	3714      	adds	r7, #20
 800aa06:	46bd      	mov	sp, r7
 800aa08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa0c:	4770      	bx	lr
	...

0800aa10 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800aa10:	b480      	push	{r7}
 800aa12:	b087      	sub	sp, #28
 800aa14:	af00      	add	r7, sp, #0
 800aa16:	60f8      	str	r0, [r7, #12]
 800aa18:	460b      	mov	r3, r1
 800aa1a:	607a      	str	r2, [r7, #4]
 800aa1c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	333c      	adds	r3, #60	; 0x3c
 800aa26:	3304      	adds	r3, #4
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800aa2c:	693b      	ldr	r3, [r7, #16]
 800aa2e:	4a26      	ldr	r2, [pc, #152]	; (800aac8 <USB_EP0_OutStart+0xb8>)
 800aa30:	4293      	cmp	r3, r2
 800aa32:	d90a      	bls.n	800aa4a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800aa34:	697b      	ldr	r3, [r7, #20]
 800aa36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800aa40:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800aa44:	d101      	bne.n	800aa4a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800aa46:	2300      	movs	r3, #0
 800aa48:	e037      	b.n	800aaba <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800aa4a:	697b      	ldr	r3, [r7, #20]
 800aa4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa50:	461a      	mov	r2, r3
 800aa52:	2300      	movs	r3, #0
 800aa54:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800aa56:	697b      	ldr	r3, [r7, #20]
 800aa58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa5c:	691b      	ldr	r3, [r3, #16]
 800aa5e:	697a      	ldr	r2, [r7, #20]
 800aa60:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800aa64:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800aa68:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800aa6a:	697b      	ldr	r3, [r7, #20]
 800aa6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa70:	691b      	ldr	r3, [r3, #16]
 800aa72:	697a      	ldr	r2, [r7, #20]
 800aa74:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800aa78:	f043 0318 	orr.w	r3, r3, #24
 800aa7c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800aa7e:	697b      	ldr	r3, [r7, #20]
 800aa80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa84:	691b      	ldr	r3, [r3, #16]
 800aa86:	697a      	ldr	r2, [r7, #20]
 800aa88:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800aa8c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800aa90:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800aa92:	7afb      	ldrb	r3, [r7, #11]
 800aa94:	2b01      	cmp	r3, #1
 800aa96:	d10f      	bne.n	800aab8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800aa98:	697b      	ldr	r3, [r7, #20]
 800aa9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa9e:	461a      	mov	r2, r3
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800aaa4:	697b      	ldr	r3, [r7, #20]
 800aaa6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	697a      	ldr	r2, [r7, #20]
 800aaae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800aab2:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800aab6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800aab8:	2300      	movs	r3, #0
}
 800aaba:	4618      	mov	r0, r3
 800aabc:	371c      	adds	r7, #28
 800aabe:	46bd      	mov	sp, r7
 800aac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac4:	4770      	bx	lr
 800aac6:	bf00      	nop
 800aac8:	4f54300a 	.word	0x4f54300a

0800aacc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800aacc:	b480      	push	{r7}
 800aace:	b085      	sub	sp, #20
 800aad0:	af00      	add	r7, sp, #0
 800aad2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800aad4:	2300      	movs	r3, #0
 800aad6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	3301      	adds	r3, #1
 800aadc:	60fb      	str	r3, [r7, #12]
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	4a13      	ldr	r2, [pc, #76]	; (800ab30 <USB_CoreReset+0x64>)
 800aae2:	4293      	cmp	r3, r2
 800aae4:	d901      	bls.n	800aaea <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800aae6:	2303      	movs	r3, #3
 800aae8:	e01b      	b.n	800ab22 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	691b      	ldr	r3, [r3, #16]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	daf2      	bge.n	800aad8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	691b      	ldr	r3, [r3, #16]
 800aafa:	f043 0201 	orr.w	r2, r3, #1
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	3301      	adds	r3, #1
 800ab06:	60fb      	str	r3, [r7, #12]
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	4a09      	ldr	r2, [pc, #36]	; (800ab30 <USB_CoreReset+0x64>)
 800ab0c:	4293      	cmp	r3, r2
 800ab0e:	d901      	bls.n	800ab14 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800ab10:	2303      	movs	r3, #3
 800ab12:	e006      	b.n	800ab22 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	691b      	ldr	r3, [r3, #16]
 800ab18:	f003 0301 	and.w	r3, r3, #1
 800ab1c:	2b01      	cmp	r3, #1
 800ab1e:	d0f0      	beq.n	800ab02 <USB_CoreReset+0x36>

  return HAL_OK;
 800ab20:	2300      	movs	r3, #0
}
 800ab22:	4618      	mov	r0, r3
 800ab24:	3714      	adds	r7, #20
 800ab26:	46bd      	mov	sp, r7
 800ab28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab2c:	4770      	bx	lr
 800ab2e:	bf00      	nop
 800ab30:	00030d40 	.word	0x00030d40

0800ab34 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ab34:	b580      	push	{r7, lr}
 800ab36:	b084      	sub	sp, #16
 800ab38:	af00      	add	r7, sp, #0
 800ab3a:	6078      	str	r0, [r7, #4]
 800ab3c:	460b      	mov	r3, r1
 800ab3e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800ab40:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800ab44:	f004 f82a 	bl	800eb9c <malloc>
 800ab48:	4603      	mov	r3, r0
 800ab4a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d105      	bne.n	800ab5e <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	2200      	movs	r2, #0
 800ab56:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800ab5a:	2302      	movs	r3, #2
 800ab5c:	e066      	b.n	800ac2c <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	68fa      	ldr	r2, [r7, #12]
 800ab62:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	7c1b      	ldrb	r3, [r3, #16]
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d119      	bne.n	800aba2 <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800ab6e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ab72:	2202      	movs	r2, #2
 800ab74:	2181      	movs	r1, #129	; 0x81
 800ab76:	6878      	ldr	r0, [r7, #4]
 800ab78:	f001 ff71 	bl	800ca5e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	2201      	movs	r2, #1
 800ab80:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800ab82:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ab86:	2202      	movs	r2, #2
 800ab88:	2101      	movs	r1, #1
 800ab8a:	6878      	ldr	r0, [r7, #4]
 800ab8c:	f001 ff67 	bl	800ca5e <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	2201      	movs	r2, #1
 800ab94:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	2210      	movs	r2, #16
 800ab9c:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800aba0:	e016      	b.n	800abd0 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800aba2:	2340      	movs	r3, #64	; 0x40
 800aba4:	2202      	movs	r2, #2
 800aba6:	2181      	movs	r1, #129	; 0x81
 800aba8:	6878      	ldr	r0, [r7, #4]
 800abaa:	f001 ff58 	bl	800ca5e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	2201      	movs	r2, #1
 800abb2:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800abb4:	2340      	movs	r3, #64	; 0x40
 800abb6:	2202      	movs	r2, #2
 800abb8:	2101      	movs	r1, #1
 800abba:	6878      	ldr	r0, [r7, #4]
 800abbc:	f001 ff4f 	bl	800ca5e <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	2201      	movs	r2, #1
 800abc4:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	2210      	movs	r2, #16
 800abcc:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800abd0:	2308      	movs	r3, #8
 800abd2:	2203      	movs	r2, #3
 800abd4:	2182      	movs	r1, #130	; 0x82
 800abd6:	6878      	ldr	r0, [r7, #4]
 800abd8:	f001 ff41 	bl	800ca5e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	2201      	movs	r2, #1
 800abe0:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	2200      	movs	r2, #0
 800abf2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	2200      	movs	r2, #0
 800abfa:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	7c1b      	ldrb	r3, [r3, #16]
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d109      	bne.n	800ac1a <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ac0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ac10:	2101      	movs	r1, #1
 800ac12:	6878      	ldr	r0, [r7, #4]
 800ac14:	f002 f812 	bl	800cc3c <USBD_LL_PrepareReceive>
 800ac18:	e007      	b.n	800ac2a <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ac20:	2340      	movs	r3, #64	; 0x40
 800ac22:	2101      	movs	r1, #1
 800ac24:	6878      	ldr	r0, [r7, #4]
 800ac26:	f002 f809 	bl	800cc3c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ac2a:	2300      	movs	r3, #0
}
 800ac2c:	4618      	mov	r0, r3
 800ac2e:	3710      	adds	r7, #16
 800ac30:	46bd      	mov	sp, r7
 800ac32:	bd80      	pop	{r7, pc}

0800ac34 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ac34:	b580      	push	{r7, lr}
 800ac36:	b084      	sub	sp, #16
 800ac38:	af00      	add	r7, sp, #0
 800ac3a:	6078      	str	r0, [r7, #4]
 800ac3c:	460b      	mov	r3, r1
 800ac3e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 800ac40:	2300      	movs	r3, #0
 800ac42:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800ac44:	2181      	movs	r1, #129	; 0x81
 800ac46:	6878      	ldr	r0, [r7, #4]
 800ac48:	f001 ff2f 	bl	800caaa <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	2200      	movs	r2, #0
 800ac50:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800ac52:	2101      	movs	r1, #1
 800ac54:	6878      	ldr	r0, [r7, #4]
 800ac56:	f001 ff28 	bl	800caaa <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	2200      	movs	r2, #0
 800ac5e:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800ac62:	2182      	movs	r1, #130	; 0x82
 800ac64:	6878      	ldr	r0, [r7, #4]
 800ac66:	f001 ff20 	bl	800caaa <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	2200      	movs	r2, #0
 800ac6e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	2200      	movs	r2, #0
 800ac76:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d00e      	beq.n	800aca2 <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ac8a:	685b      	ldr	r3, [r3, #4]
 800ac8c:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ac94:	4618      	mov	r0, r3
 800ac96:	f003 ff89 	bl	800ebac <free>
    pdev->pClassData = NULL;
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	2200      	movs	r2, #0
 800ac9e:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 800aca2:	7bfb      	ldrb	r3, [r7, #15]
}
 800aca4:	4618      	mov	r0, r3
 800aca6:	3710      	adds	r7, #16
 800aca8:	46bd      	mov	sp, r7
 800acaa:	bd80      	pop	{r7, pc}

0800acac <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800acac:	b580      	push	{r7, lr}
 800acae:	b086      	sub	sp, #24
 800acb0:	af00      	add	r7, sp, #0
 800acb2:	6078      	str	r0, [r7, #4]
 800acb4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800acbc:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800acbe:	2300      	movs	r3, #0
 800acc0:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800acc2:	2300      	movs	r3, #0
 800acc4:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800acc6:	2300      	movs	r3, #0
 800acc8:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800acca:	683b      	ldr	r3, [r7, #0]
 800accc:	781b      	ldrb	r3, [r3, #0]
 800acce:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d03a      	beq.n	800ad4c <USBD_CDC_Setup+0xa0>
 800acd6:	2b20      	cmp	r3, #32
 800acd8:	f040 8097 	bne.w	800ae0a <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 800acdc:	683b      	ldr	r3, [r7, #0]
 800acde:	88db      	ldrh	r3, [r3, #6]
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d029      	beq.n	800ad38 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 800ace4:	683b      	ldr	r3, [r7, #0]
 800ace6:	781b      	ldrb	r3, [r3, #0]
 800ace8:	b25b      	sxtb	r3, r3
 800acea:	2b00      	cmp	r3, #0
 800acec:	da11      	bge.n	800ad12 <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800acf4:	689b      	ldr	r3, [r3, #8]
 800acf6:	683a      	ldr	r2, [r7, #0]
 800acf8:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 800acfa:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800acfc:	683a      	ldr	r2, [r7, #0]
 800acfe:	88d2      	ldrh	r2, [r2, #6]
 800ad00:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800ad02:	6939      	ldr	r1, [r7, #16]
 800ad04:	683b      	ldr	r3, [r7, #0]
 800ad06:	88db      	ldrh	r3, [r3, #6]
 800ad08:	461a      	mov	r2, r3
 800ad0a:	6878      	ldr	r0, [r7, #4]
 800ad0c:	f001 fa6d 	bl	800c1ea <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 800ad10:	e082      	b.n	800ae18 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 800ad12:	683b      	ldr	r3, [r7, #0]
 800ad14:	785a      	ldrb	r2, [r3, #1]
 800ad16:	693b      	ldr	r3, [r7, #16]
 800ad18:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800ad1c:	683b      	ldr	r3, [r7, #0]
 800ad1e:	88db      	ldrh	r3, [r3, #6]
 800ad20:	b2da      	uxtb	r2, r3
 800ad22:	693b      	ldr	r3, [r7, #16]
 800ad24:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800ad28:	6939      	ldr	r1, [r7, #16]
 800ad2a:	683b      	ldr	r3, [r7, #0]
 800ad2c:	88db      	ldrh	r3, [r3, #6]
 800ad2e:	461a      	mov	r2, r3
 800ad30:	6878      	ldr	r0, [r7, #4]
 800ad32:	f001 fa86 	bl	800c242 <USBD_CtlPrepareRx>
    break;
 800ad36:	e06f      	b.n	800ae18 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ad3e:	689b      	ldr	r3, [r3, #8]
 800ad40:	683a      	ldr	r2, [r7, #0]
 800ad42:	7850      	ldrb	r0, [r2, #1]
 800ad44:	2200      	movs	r2, #0
 800ad46:	6839      	ldr	r1, [r7, #0]
 800ad48:	4798      	blx	r3
    break;
 800ad4a:	e065      	b.n	800ae18 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800ad4c:	683b      	ldr	r3, [r7, #0]
 800ad4e:	785b      	ldrb	r3, [r3, #1]
 800ad50:	2b0b      	cmp	r3, #11
 800ad52:	d84f      	bhi.n	800adf4 <USBD_CDC_Setup+0x148>
 800ad54:	a201      	add	r2, pc, #4	; (adr r2, 800ad5c <USBD_CDC_Setup+0xb0>)
 800ad56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad5a:	bf00      	nop
 800ad5c:	0800ad8d 	.word	0x0800ad8d
 800ad60:	0800ae03 	.word	0x0800ae03
 800ad64:	0800adf5 	.word	0x0800adf5
 800ad68:	0800adf5 	.word	0x0800adf5
 800ad6c:	0800adf5 	.word	0x0800adf5
 800ad70:	0800adf5 	.word	0x0800adf5
 800ad74:	0800adf5 	.word	0x0800adf5
 800ad78:	0800adf5 	.word	0x0800adf5
 800ad7c:	0800adf5 	.word	0x0800adf5
 800ad80:	0800adf5 	.word	0x0800adf5
 800ad84:	0800adb5 	.word	0x0800adb5
 800ad88:	0800addd 	.word	0x0800addd
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ad92:	2b03      	cmp	r3, #3
 800ad94:	d107      	bne.n	800ada6 <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800ad96:	f107 030c 	add.w	r3, r7, #12
 800ad9a:	2202      	movs	r2, #2
 800ad9c:	4619      	mov	r1, r3
 800ad9e:	6878      	ldr	r0, [r7, #4]
 800ada0:	f001 fa23 	bl	800c1ea <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800ada4:	e030      	b.n	800ae08 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800ada6:	6839      	ldr	r1, [r7, #0]
 800ada8:	6878      	ldr	r0, [r7, #4]
 800adaa:	f001 f9ad 	bl	800c108 <USBD_CtlError>
        ret = USBD_FAIL;
 800adae:	2303      	movs	r3, #3
 800adb0:	75fb      	strb	r3, [r7, #23]
      break;
 800adb2:	e029      	b.n	800ae08 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800adba:	2b03      	cmp	r3, #3
 800adbc:	d107      	bne.n	800adce <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800adbe:	f107 030f 	add.w	r3, r7, #15
 800adc2:	2201      	movs	r2, #1
 800adc4:	4619      	mov	r1, r3
 800adc6:	6878      	ldr	r0, [r7, #4]
 800adc8:	f001 fa0f 	bl	800c1ea <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800adcc:	e01c      	b.n	800ae08 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800adce:	6839      	ldr	r1, [r7, #0]
 800add0:	6878      	ldr	r0, [r7, #4]
 800add2:	f001 f999 	bl	800c108 <USBD_CtlError>
        ret = USBD_FAIL;
 800add6:	2303      	movs	r3, #3
 800add8:	75fb      	strb	r3, [r7, #23]
      break;
 800adda:	e015      	b.n	800ae08 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ade2:	2b03      	cmp	r3, #3
 800ade4:	d00f      	beq.n	800ae06 <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 800ade6:	6839      	ldr	r1, [r7, #0]
 800ade8:	6878      	ldr	r0, [r7, #4]
 800adea:	f001 f98d 	bl	800c108 <USBD_CtlError>
        ret = USBD_FAIL;
 800adee:	2303      	movs	r3, #3
 800adf0:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800adf2:	e008      	b.n	800ae06 <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800adf4:	6839      	ldr	r1, [r7, #0]
 800adf6:	6878      	ldr	r0, [r7, #4]
 800adf8:	f001 f986 	bl	800c108 <USBD_CtlError>
      ret = USBD_FAIL;
 800adfc:	2303      	movs	r3, #3
 800adfe:	75fb      	strb	r3, [r7, #23]
      break;
 800ae00:	e002      	b.n	800ae08 <USBD_CDC_Setup+0x15c>
      break;
 800ae02:	bf00      	nop
 800ae04:	e008      	b.n	800ae18 <USBD_CDC_Setup+0x16c>
      break;
 800ae06:	bf00      	nop
    }
    break;
 800ae08:	e006      	b.n	800ae18 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 800ae0a:	6839      	ldr	r1, [r7, #0]
 800ae0c:	6878      	ldr	r0, [r7, #4]
 800ae0e:	f001 f97b 	bl	800c108 <USBD_CtlError>
    ret = USBD_FAIL;
 800ae12:	2303      	movs	r3, #3
 800ae14:	75fb      	strb	r3, [r7, #23]
    break;
 800ae16:	bf00      	nop
  }

  return (uint8_t)ret;
 800ae18:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae1a:	4618      	mov	r0, r3
 800ae1c:	3718      	adds	r7, #24
 800ae1e:	46bd      	mov	sp, r7
 800ae20:	bd80      	pop	{r7, pc}
 800ae22:	bf00      	nop

0800ae24 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ae24:	b580      	push	{r7, lr}
 800ae26:	b084      	sub	sp, #16
 800ae28:	af00      	add	r7, sp, #0
 800ae2a:	6078      	str	r0, [r7, #4]
 800ae2c:	460b      	mov	r3, r1
 800ae2e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ae36:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d101      	bne.n	800ae46 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800ae42:	2303      	movs	r3, #3
 800ae44:	e049      	b.n	800aeda <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ae4c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800ae4e:	78fa      	ldrb	r2, [r7, #3]
 800ae50:	6879      	ldr	r1, [r7, #4]
 800ae52:	4613      	mov	r3, r2
 800ae54:	009b      	lsls	r3, r3, #2
 800ae56:	4413      	add	r3, r2
 800ae58:	009b      	lsls	r3, r3, #2
 800ae5a:	440b      	add	r3, r1
 800ae5c:	3318      	adds	r3, #24
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d029      	beq.n	800aeb8 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800ae64:	78fa      	ldrb	r2, [r7, #3]
 800ae66:	6879      	ldr	r1, [r7, #4]
 800ae68:	4613      	mov	r3, r2
 800ae6a:	009b      	lsls	r3, r3, #2
 800ae6c:	4413      	add	r3, r2
 800ae6e:	009b      	lsls	r3, r3, #2
 800ae70:	440b      	add	r3, r1
 800ae72:	3318      	adds	r3, #24
 800ae74:	681a      	ldr	r2, [r3, #0]
 800ae76:	78f9      	ldrb	r1, [r7, #3]
 800ae78:	68f8      	ldr	r0, [r7, #12]
 800ae7a:	460b      	mov	r3, r1
 800ae7c:	00db      	lsls	r3, r3, #3
 800ae7e:	1a5b      	subs	r3, r3, r1
 800ae80:	009b      	lsls	r3, r3, #2
 800ae82:	4403      	add	r3, r0
 800ae84:	3344      	adds	r3, #68	; 0x44
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	fbb2 f1f3 	udiv	r1, r2, r3
 800ae8c:	fb03 f301 	mul.w	r3, r3, r1
 800ae90:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d110      	bne.n	800aeb8 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800ae96:	78fa      	ldrb	r2, [r7, #3]
 800ae98:	6879      	ldr	r1, [r7, #4]
 800ae9a:	4613      	mov	r3, r2
 800ae9c:	009b      	lsls	r3, r3, #2
 800ae9e:	4413      	add	r3, r2
 800aea0:	009b      	lsls	r3, r3, #2
 800aea2:	440b      	add	r3, r1
 800aea4:	3318      	adds	r3, #24
 800aea6:	2200      	movs	r2, #0
 800aea8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800aeaa:	78f9      	ldrb	r1, [r7, #3]
 800aeac:	2300      	movs	r3, #0
 800aeae:	2200      	movs	r2, #0
 800aeb0:	6878      	ldr	r0, [r7, #4]
 800aeb2:	f001 fea2 	bl	800cbfa <USBD_LL_Transmit>
 800aeb6:	e00f      	b.n	800aed8 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 800aeb8:	68bb      	ldr	r3, [r7, #8]
 800aeba:	2200      	movs	r2, #0
 800aebc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800aec6:	691b      	ldr	r3, [r3, #16]
 800aec8:	68ba      	ldr	r2, [r7, #8]
 800aeca:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800aece:	68ba      	ldr	r2, [r7, #8]
 800aed0:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800aed4:	78fa      	ldrb	r2, [r7, #3]
 800aed6:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 800aed8:	2300      	movs	r3, #0
}
 800aeda:	4618      	mov	r0, r3
 800aedc:	3710      	adds	r7, #16
 800aede:	46bd      	mov	sp, r7
 800aee0:	bd80      	pop	{r7, pc}

0800aee2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800aee2:	b580      	push	{r7, lr}
 800aee4:	b084      	sub	sp, #16
 800aee6:	af00      	add	r7, sp, #0
 800aee8:	6078      	str	r0, [r7, #4]
 800aeea:	460b      	mov	r3, r1
 800aeec:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800aef4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	d101      	bne.n	800af04 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800af00:	2303      	movs	r3, #3
 800af02:	e015      	b.n	800af30 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800af04:	78fb      	ldrb	r3, [r7, #3]
 800af06:	4619      	mov	r1, r3
 800af08:	6878      	ldr	r0, [r7, #4]
 800af0a:	f001 feb8 	bl	800cc7e <USBD_LL_GetRxDataSize>
 800af0e:	4602      	mov	r2, r0
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800af1c:	68db      	ldr	r3, [r3, #12]
 800af1e:	68fa      	ldr	r2, [r7, #12]
 800af20:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800af24:	68fa      	ldr	r2, [r7, #12]
 800af26:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800af2a:	4611      	mov	r1, r2
 800af2c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800af2e:	2300      	movs	r3, #0
}
 800af30:	4618      	mov	r0, r3
 800af32:	3710      	adds	r7, #16
 800af34:	46bd      	mov	sp, r7
 800af36:	bd80      	pop	{r7, pc}

0800af38 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800af38:	b580      	push	{r7, lr}
 800af3a:	b084      	sub	sp, #16
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800af46:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d015      	beq.n	800af7e <USBD_CDC_EP0_RxReady+0x46>
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800af58:	2bff      	cmp	r3, #255	; 0xff
 800af5a:	d010      	beq.n	800af7e <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800af62:	689b      	ldr	r3, [r3, #8]
 800af64:	68fa      	ldr	r2, [r7, #12]
 800af66:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800af6a:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800af6c:	68fa      	ldr	r2, [r7, #12]
 800af6e:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800af72:	b292      	uxth	r2, r2
 800af74:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	22ff      	movs	r2, #255	; 0xff
 800af7a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 800af7e:	2300      	movs	r3, #0
}
 800af80:	4618      	mov	r0, r3
 800af82:	3710      	adds	r7, #16
 800af84:	46bd      	mov	sp, r7
 800af86:	bd80      	pop	{r7, pc}

0800af88 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800af88:	b480      	push	{r7}
 800af8a:	b083      	sub	sp, #12
 800af8c:	af00      	add	r7, sp, #0
 800af8e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	2243      	movs	r2, #67	; 0x43
 800af94:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800af96:	4b03      	ldr	r3, [pc, #12]	; (800afa4 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800af98:	4618      	mov	r0, r3
 800af9a:	370c      	adds	r7, #12
 800af9c:	46bd      	mov	sp, r7
 800af9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa2:	4770      	bx	lr
 800afa4:	20000494 	.word	0x20000494

0800afa8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800afa8:	b480      	push	{r7}
 800afaa:	b083      	sub	sp, #12
 800afac:	af00      	add	r7, sp, #0
 800afae:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	2243      	movs	r2, #67	; 0x43
 800afb4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800afb6:	4b03      	ldr	r3, [pc, #12]	; (800afc4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800afb8:	4618      	mov	r0, r3
 800afba:	370c      	adds	r7, #12
 800afbc:	46bd      	mov	sp, r7
 800afbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc2:	4770      	bx	lr
 800afc4:	20000450 	.word	0x20000450

0800afc8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800afc8:	b480      	push	{r7}
 800afca:	b083      	sub	sp, #12
 800afcc:	af00      	add	r7, sp, #0
 800afce:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	2243      	movs	r2, #67	; 0x43
 800afd4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800afd6:	4b03      	ldr	r3, [pc, #12]	; (800afe4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800afd8:	4618      	mov	r0, r3
 800afda:	370c      	adds	r7, #12
 800afdc:	46bd      	mov	sp, r7
 800afde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe2:	4770      	bx	lr
 800afe4:	200004d8 	.word	0x200004d8

0800afe8 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800afe8:	b480      	push	{r7}
 800afea:	b083      	sub	sp, #12
 800afec:	af00      	add	r7, sp, #0
 800afee:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	220a      	movs	r2, #10
 800aff4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800aff6:	4b03      	ldr	r3, [pc, #12]	; (800b004 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800aff8:	4618      	mov	r0, r3
 800affa:	370c      	adds	r7, #12
 800affc:	46bd      	mov	sp, r7
 800affe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b002:	4770      	bx	lr
 800b004:	2000040c 	.word	0x2000040c

0800b008 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800b008:	b480      	push	{r7}
 800b00a:	b083      	sub	sp, #12
 800b00c:	af00      	add	r7, sp, #0
 800b00e:	6078      	str	r0, [r7, #4]
 800b010:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800b012:	683b      	ldr	r3, [r7, #0]
 800b014:	2b00      	cmp	r3, #0
 800b016:	d101      	bne.n	800b01c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800b018:	2303      	movs	r3, #3
 800b01a:	e004      	b.n	800b026 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	683a      	ldr	r2, [r7, #0]
 800b020:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800b024:	2300      	movs	r3, #0
}
 800b026:	4618      	mov	r0, r3
 800b028:	370c      	adds	r7, #12
 800b02a:	46bd      	mov	sp, r7
 800b02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b030:	4770      	bx	lr

0800b032 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800b032:	b480      	push	{r7}
 800b034:	b087      	sub	sp, #28
 800b036:	af00      	add	r7, sp, #0
 800b038:	60f8      	str	r0, [r7, #12]
 800b03a:	60b9      	str	r1, [r7, #8]
 800b03c:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b044:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800b046:	697b      	ldr	r3, [r7, #20]
 800b048:	68ba      	ldr	r2, [r7, #8]
 800b04a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800b04e:	697b      	ldr	r3, [r7, #20]
 800b050:	687a      	ldr	r2, [r7, #4]
 800b052:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800b056:	2300      	movs	r3, #0
}
 800b058:	4618      	mov	r0, r3
 800b05a:	371c      	adds	r7, #28
 800b05c:	46bd      	mov	sp, r7
 800b05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b062:	4770      	bx	lr

0800b064 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800b064:	b480      	push	{r7}
 800b066:	b085      	sub	sp, #20
 800b068:	af00      	add	r7, sp, #0
 800b06a:	6078      	str	r0, [r7, #4]
 800b06c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b074:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	683a      	ldr	r2, [r7, #0]
 800b07a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800b07e:	2300      	movs	r3, #0
}
 800b080:	4618      	mov	r0, r3
 800b082:	3714      	adds	r7, #20
 800b084:	46bd      	mov	sp, r7
 800b086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b08a:	4770      	bx	lr

0800b08c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b08c:	b580      	push	{r7, lr}
 800b08e:	b084      	sub	sp, #16
 800b090:	af00      	add	r7, sp, #0
 800b092:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b09a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d101      	bne.n	800b0aa <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800b0a6:	2303      	movs	r3, #3
 800b0a8:	e016      	b.n	800b0d8 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	7c1b      	ldrb	r3, [r3, #16]
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d109      	bne.n	800b0c6 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b0b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b0bc:	2101      	movs	r1, #1
 800b0be:	6878      	ldr	r0, [r7, #4]
 800b0c0:	f001 fdbc 	bl	800cc3c <USBD_LL_PrepareReceive>
 800b0c4:	e007      	b.n	800b0d6 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b0cc:	2340      	movs	r3, #64	; 0x40
 800b0ce:	2101      	movs	r1, #1
 800b0d0:	6878      	ldr	r0, [r7, #4]
 800b0d2:	f001 fdb3 	bl	800cc3c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b0d6:	2300      	movs	r3, #0
}
 800b0d8:	4618      	mov	r0, r3
 800b0da:	3710      	adds	r7, #16
 800b0dc:	46bd      	mov	sp, r7
 800b0de:	bd80      	pop	{r7, pc}

0800b0e0 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b0e0:	b580      	push	{r7, lr}
 800b0e2:	b086      	sub	sp, #24
 800b0e4:	af00      	add	r7, sp, #0
 800b0e6:	60f8      	str	r0, [r7, #12]
 800b0e8:	60b9      	str	r1, [r7, #8]
 800b0ea:	4613      	mov	r3, r2
 800b0ec:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d101      	bne.n	800b0f8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800b0f4:	2303      	movs	r3, #3
 800b0f6:	e025      	b.n	800b144 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d003      	beq.n	800b10a <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	2200      	movs	r2, #0
 800b106:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 800b110:	2b00      	cmp	r3, #0
 800b112:	d003      	beq.n	800b11c <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	2200      	movs	r2, #0
 800b118:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b11c:	68bb      	ldr	r3, [r7, #8]
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d003      	beq.n	800b12a <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	68ba      	ldr	r2, [r7, #8]
 800b126:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	2201      	movs	r2, #1
 800b12e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	79fa      	ldrb	r2, [r7, #7]
 800b136:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b138:	68f8      	ldr	r0, [r7, #12]
 800b13a:	f001 fc29 	bl	800c990 <USBD_LL_Init>
 800b13e:	4603      	mov	r3, r0
 800b140:	75fb      	strb	r3, [r7, #23]

  return ret;
 800b142:	7dfb      	ldrb	r3, [r7, #23]
}
 800b144:	4618      	mov	r0, r3
 800b146:	3718      	adds	r7, #24
 800b148:	46bd      	mov	sp, r7
 800b14a:	bd80      	pop	{r7, pc}

0800b14c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b14c:	b580      	push	{r7, lr}
 800b14e:	b084      	sub	sp, #16
 800b150:	af00      	add	r7, sp, #0
 800b152:	6078      	str	r0, [r7, #4]
 800b154:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b156:	2300      	movs	r3, #0
 800b158:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800b15a:	683b      	ldr	r3, [r7, #0]
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d101      	bne.n	800b164 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800b160:	2303      	movs	r3, #3
 800b162:	e010      	b.n	800b186 <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	683a      	ldr	r2, [r7, #0]
 800b168:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b172:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b174:	f107 020e 	add.w	r2, r7, #14
 800b178:	4610      	mov	r0, r2
 800b17a:	4798      	blx	r3
 800b17c:	4602      	mov	r2, r0
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 800b184:	2300      	movs	r3, #0
}
 800b186:	4618      	mov	r0, r3
 800b188:	3710      	adds	r7, #16
 800b18a:	46bd      	mov	sp, r7
 800b18c:	bd80      	pop	{r7, pc}

0800b18e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b18e:	b580      	push	{r7, lr}
 800b190:	b082      	sub	sp, #8
 800b192:	af00      	add	r7, sp, #0
 800b194:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800b196:	6878      	ldr	r0, [r7, #4]
 800b198:	f001 fc46 	bl	800ca28 <USBD_LL_Start>
 800b19c:	4603      	mov	r3, r0
}
 800b19e:	4618      	mov	r0, r3
 800b1a0:	3708      	adds	r7, #8
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	bd80      	pop	{r7, pc}

0800b1a6 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800b1a6:	b480      	push	{r7}
 800b1a8:	b083      	sub	sp, #12
 800b1aa:	af00      	add	r7, sp, #0
 800b1ac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b1ae:	2300      	movs	r3, #0
}
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	370c      	adds	r7, #12
 800b1b4:	46bd      	mov	sp, r7
 800b1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ba:	4770      	bx	lr

0800b1bc <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b1bc:	b580      	push	{r7, lr}
 800b1be:	b084      	sub	sp, #16
 800b1c0:	af00      	add	r7, sp, #0
 800b1c2:	6078      	str	r0, [r7, #4]
 800b1c4:	460b      	mov	r3, r1
 800b1c6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800b1c8:	2303      	movs	r3, #3
 800b1ca:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d009      	beq.n	800b1ea <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	78fa      	ldrb	r2, [r7, #3]
 800b1e0:	4611      	mov	r1, r2
 800b1e2:	6878      	ldr	r0, [r7, #4]
 800b1e4:	4798      	blx	r3
 800b1e6:	4603      	mov	r3, r0
 800b1e8:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800b1ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1ec:	4618      	mov	r0, r3
 800b1ee:	3710      	adds	r7, #16
 800b1f0:	46bd      	mov	sp, r7
 800b1f2:	bd80      	pop	{r7, pc}

0800b1f4 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b1f4:	b580      	push	{r7, lr}
 800b1f6:	b082      	sub	sp, #8
 800b1f8:	af00      	add	r7, sp, #0
 800b1fa:	6078      	str	r0, [r7, #4]
 800b1fc:	460b      	mov	r3, r1
 800b1fe:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b206:	2b00      	cmp	r3, #0
 800b208:	d007      	beq.n	800b21a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b210:	685b      	ldr	r3, [r3, #4]
 800b212:	78fa      	ldrb	r2, [r7, #3]
 800b214:	4611      	mov	r1, r2
 800b216:	6878      	ldr	r0, [r7, #4]
 800b218:	4798      	blx	r3
  }

  return USBD_OK;
 800b21a:	2300      	movs	r3, #0
}
 800b21c:	4618      	mov	r0, r3
 800b21e:	3708      	adds	r7, #8
 800b220:	46bd      	mov	sp, r7
 800b222:	bd80      	pop	{r7, pc}

0800b224 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b224:	b580      	push	{r7, lr}
 800b226:	b084      	sub	sp, #16
 800b228:	af00      	add	r7, sp, #0
 800b22a:	6078      	str	r0, [r7, #4]
 800b22c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b234:	6839      	ldr	r1, [r7, #0]
 800b236:	4618      	mov	r0, r3
 800b238:	f000 ff2c 	bl	800c094 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	2201      	movs	r2, #1
 800b240:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800b24a:	461a      	mov	r2, r3
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800b258:	f003 031f 	and.w	r3, r3, #31
 800b25c:	2b01      	cmp	r3, #1
 800b25e:	d00e      	beq.n	800b27e <USBD_LL_SetupStage+0x5a>
 800b260:	2b01      	cmp	r3, #1
 800b262:	d302      	bcc.n	800b26a <USBD_LL_SetupStage+0x46>
 800b264:	2b02      	cmp	r3, #2
 800b266:	d014      	beq.n	800b292 <USBD_LL_SetupStage+0x6e>
 800b268:	e01d      	b.n	800b2a6 <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b270:	4619      	mov	r1, r3
 800b272:	6878      	ldr	r0, [r7, #4]
 800b274:	f000 fa18 	bl	800b6a8 <USBD_StdDevReq>
 800b278:	4603      	mov	r3, r0
 800b27a:	73fb      	strb	r3, [r7, #15]
      break;
 800b27c:	e020      	b.n	800b2c0 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b284:	4619      	mov	r1, r3
 800b286:	6878      	ldr	r0, [r7, #4]
 800b288:	f000 fa7c 	bl	800b784 <USBD_StdItfReq>
 800b28c:	4603      	mov	r3, r0
 800b28e:	73fb      	strb	r3, [r7, #15]
      break;
 800b290:	e016      	b.n	800b2c0 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b298:	4619      	mov	r1, r3
 800b29a:	6878      	ldr	r0, [r7, #4]
 800b29c:	f000 fab8 	bl	800b810 <USBD_StdEPReq>
 800b2a0:	4603      	mov	r3, r0
 800b2a2:	73fb      	strb	r3, [r7, #15]
      break;
 800b2a4:	e00c      	b.n	800b2c0 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800b2ac:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b2b0:	b2db      	uxtb	r3, r3
 800b2b2:	4619      	mov	r1, r3
 800b2b4:	6878      	ldr	r0, [r7, #4]
 800b2b6:	f001 fc17 	bl	800cae8 <USBD_LL_StallEP>
 800b2ba:	4603      	mov	r3, r0
 800b2bc:	73fb      	strb	r3, [r7, #15]
      break;
 800b2be:	bf00      	nop
  }

  return ret;
 800b2c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2c2:	4618      	mov	r0, r3
 800b2c4:	3710      	adds	r7, #16
 800b2c6:	46bd      	mov	sp, r7
 800b2c8:	bd80      	pop	{r7, pc}

0800b2ca <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b2ca:	b580      	push	{r7, lr}
 800b2cc:	b086      	sub	sp, #24
 800b2ce:	af00      	add	r7, sp, #0
 800b2d0:	60f8      	str	r0, [r7, #12]
 800b2d2:	460b      	mov	r3, r1
 800b2d4:	607a      	str	r2, [r7, #4]
 800b2d6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800b2d8:	7afb      	ldrb	r3, [r7, #11]
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d137      	bne.n	800b34e <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800b2e4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b2ec:	2b03      	cmp	r3, #3
 800b2ee:	d14a      	bne.n	800b386 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800b2f0:	693b      	ldr	r3, [r7, #16]
 800b2f2:	689a      	ldr	r2, [r3, #8]
 800b2f4:	693b      	ldr	r3, [r7, #16]
 800b2f6:	68db      	ldr	r3, [r3, #12]
 800b2f8:	429a      	cmp	r2, r3
 800b2fa:	d913      	bls.n	800b324 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800b2fc:	693b      	ldr	r3, [r7, #16]
 800b2fe:	689a      	ldr	r2, [r3, #8]
 800b300:	693b      	ldr	r3, [r7, #16]
 800b302:	68db      	ldr	r3, [r3, #12]
 800b304:	1ad2      	subs	r2, r2, r3
 800b306:	693b      	ldr	r3, [r7, #16]
 800b308:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800b30a:	693b      	ldr	r3, [r7, #16]
 800b30c:	68da      	ldr	r2, [r3, #12]
 800b30e:	693b      	ldr	r3, [r7, #16]
 800b310:	689b      	ldr	r3, [r3, #8]
 800b312:	4293      	cmp	r3, r2
 800b314:	bf28      	it	cs
 800b316:	4613      	movcs	r3, r2
 800b318:	461a      	mov	r2, r3
 800b31a:	6879      	ldr	r1, [r7, #4]
 800b31c:	68f8      	ldr	r0, [r7, #12]
 800b31e:	f000 ffad 	bl	800c27c <USBD_CtlContinueRx>
 800b322:	e030      	b.n	800b386 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b32a:	691b      	ldr	r3, [r3, #16]
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d00a      	beq.n	800b346 <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800b336:	2b03      	cmp	r3, #3
 800b338:	d105      	bne.n	800b346 <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b340:	691b      	ldr	r3, [r3, #16]
 800b342:	68f8      	ldr	r0, [r7, #12]
 800b344:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 800b346:	68f8      	ldr	r0, [r7, #12]
 800b348:	f000 ffa9 	bl	800c29e <USBD_CtlSendStatus>
 800b34c:	e01b      	b.n	800b386 <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b354:	699b      	ldr	r3, [r3, #24]
 800b356:	2b00      	cmp	r3, #0
 800b358:	d013      	beq.n	800b382 <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800b360:	2b03      	cmp	r3, #3
 800b362:	d10e      	bne.n	800b382 <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b36a:	699b      	ldr	r3, [r3, #24]
 800b36c:	7afa      	ldrb	r2, [r7, #11]
 800b36e:	4611      	mov	r1, r2
 800b370:	68f8      	ldr	r0, [r7, #12]
 800b372:	4798      	blx	r3
 800b374:	4603      	mov	r3, r0
 800b376:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800b378:	7dfb      	ldrb	r3, [r7, #23]
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d003      	beq.n	800b386 <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 800b37e:	7dfb      	ldrb	r3, [r7, #23]
 800b380:	e002      	b.n	800b388 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800b382:	2303      	movs	r3, #3
 800b384:	e000      	b.n	800b388 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 800b386:	2300      	movs	r3, #0
}
 800b388:	4618      	mov	r0, r3
 800b38a:	3718      	adds	r7, #24
 800b38c:	46bd      	mov	sp, r7
 800b38e:	bd80      	pop	{r7, pc}

0800b390 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b390:	b580      	push	{r7, lr}
 800b392:	b086      	sub	sp, #24
 800b394:	af00      	add	r7, sp, #0
 800b396:	60f8      	str	r0, [r7, #12]
 800b398:	460b      	mov	r3, r1
 800b39a:	607a      	str	r2, [r7, #4]
 800b39c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800b39e:	7afb      	ldrb	r3, [r7, #11]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d16a      	bne.n	800b47a <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	3314      	adds	r3, #20
 800b3a8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b3b0:	2b02      	cmp	r3, #2
 800b3b2:	d155      	bne.n	800b460 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 800b3b4:	693b      	ldr	r3, [r7, #16]
 800b3b6:	689a      	ldr	r2, [r3, #8]
 800b3b8:	693b      	ldr	r3, [r7, #16]
 800b3ba:	68db      	ldr	r3, [r3, #12]
 800b3bc:	429a      	cmp	r2, r3
 800b3be:	d914      	bls.n	800b3ea <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800b3c0:	693b      	ldr	r3, [r7, #16]
 800b3c2:	689a      	ldr	r2, [r3, #8]
 800b3c4:	693b      	ldr	r3, [r7, #16]
 800b3c6:	68db      	ldr	r3, [r3, #12]
 800b3c8:	1ad2      	subs	r2, r2, r3
 800b3ca:	693b      	ldr	r3, [r7, #16]
 800b3cc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800b3ce:	693b      	ldr	r3, [r7, #16]
 800b3d0:	689b      	ldr	r3, [r3, #8]
 800b3d2:	461a      	mov	r2, r3
 800b3d4:	6879      	ldr	r1, [r7, #4]
 800b3d6:	68f8      	ldr	r0, [r7, #12]
 800b3d8:	f000 ff22 	bl	800c220 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b3dc:	2300      	movs	r3, #0
 800b3de:	2200      	movs	r2, #0
 800b3e0:	2100      	movs	r1, #0
 800b3e2:	68f8      	ldr	r0, [r7, #12]
 800b3e4:	f001 fc2a 	bl	800cc3c <USBD_LL_PrepareReceive>
 800b3e8:	e03a      	b.n	800b460 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800b3ea:	693b      	ldr	r3, [r7, #16]
 800b3ec:	68da      	ldr	r2, [r3, #12]
 800b3ee:	693b      	ldr	r3, [r7, #16]
 800b3f0:	689b      	ldr	r3, [r3, #8]
 800b3f2:	429a      	cmp	r2, r3
 800b3f4:	d11c      	bne.n	800b430 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800b3f6:	693b      	ldr	r3, [r7, #16]
 800b3f8:	685a      	ldr	r2, [r3, #4]
 800b3fa:	693b      	ldr	r3, [r7, #16]
 800b3fc:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800b3fe:	429a      	cmp	r2, r3
 800b400:	d316      	bcc.n	800b430 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800b402:	693b      	ldr	r3, [r7, #16]
 800b404:	685a      	ldr	r2, [r3, #4]
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b40c:	429a      	cmp	r2, r3
 800b40e:	d20f      	bcs.n	800b430 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b410:	2200      	movs	r2, #0
 800b412:	2100      	movs	r1, #0
 800b414:	68f8      	ldr	r0, [r7, #12]
 800b416:	f000 ff03 	bl	800c220 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	2200      	movs	r2, #0
 800b41e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b422:	2300      	movs	r3, #0
 800b424:	2200      	movs	r2, #0
 800b426:	2100      	movs	r1, #0
 800b428:	68f8      	ldr	r0, [r7, #12]
 800b42a:	f001 fc07 	bl	800cc3c <USBD_LL_PrepareReceive>
 800b42e:	e017      	b.n	800b460 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b436:	68db      	ldr	r3, [r3, #12]
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d00a      	beq.n	800b452 <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800b442:	2b03      	cmp	r3, #3
 800b444:	d105      	bne.n	800b452 <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b44c:	68db      	ldr	r3, [r3, #12]
 800b44e:	68f8      	ldr	r0, [r7, #12]
 800b450:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b452:	2180      	movs	r1, #128	; 0x80
 800b454:	68f8      	ldr	r0, [r7, #12]
 800b456:	f001 fb47 	bl	800cae8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800b45a:	68f8      	ldr	r0, [r7, #12]
 800b45c:	f000 ff32 	bl	800c2c4 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800b466:	2b01      	cmp	r3, #1
 800b468:	d123      	bne.n	800b4b2 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800b46a:	68f8      	ldr	r0, [r7, #12]
 800b46c:	f7ff fe9b 	bl	800b1a6 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	2200      	movs	r2, #0
 800b474:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800b478:	e01b      	b.n	800b4b2 <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b480:	695b      	ldr	r3, [r3, #20]
 800b482:	2b00      	cmp	r3, #0
 800b484:	d013      	beq.n	800b4ae <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800b48c:	2b03      	cmp	r3, #3
 800b48e:	d10e      	bne.n	800b4ae <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b496:	695b      	ldr	r3, [r3, #20]
 800b498:	7afa      	ldrb	r2, [r7, #11]
 800b49a:	4611      	mov	r1, r2
 800b49c:	68f8      	ldr	r0, [r7, #12]
 800b49e:	4798      	blx	r3
 800b4a0:	4603      	mov	r3, r0
 800b4a2:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800b4a4:	7dfb      	ldrb	r3, [r7, #23]
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d003      	beq.n	800b4b2 <USBD_LL_DataInStage+0x122>
    {
      return ret;
 800b4aa:	7dfb      	ldrb	r3, [r7, #23]
 800b4ac:	e002      	b.n	800b4b4 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800b4ae:	2303      	movs	r3, #3
 800b4b0:	e000      	b.n	800b4b4 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 800b4b2:	2300      	movs	r3, #0
}
 800b4b4:	4618      	mov	r0, r3
 800b4b6:	3718      	adds	r7, #24
 800b4b8:	46bd      	mov	sp, r7
 800b4ba:	bd80      	pop	{r7, pc}

0800b4bc <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b4bc:	b580      	push	{r7, lr}
 800b4be:	b082      	sub	sp, #8
 800b4c0:	af00      	add	r7, sp, #0
 800b4c2:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	2201      	movs	r2, #1
 800b4c8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	2200      	movs	r2, #0
 800b4d0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	2200      	movs	r2, #0
 800b4d8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	2200      	movs	r2, #0
 800b4de:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d009      	beq.n	800b500 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b4f2:	685b      	ldr	r3, [r3, #4]
 800b4f4:	687a      	ldr	r2, [r7, #4]
 800b4f6:	6852      	ldr	r2, [r2, #4]
 800b4f8:	b2d2      	uxtb	r2, r2
 800b4fa:	4611      	mov	r1, r2
 800b4fc:	6878      	ldr	r0, [r7, #4]
 800b4fe:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b500:	2340      	movs	r3, #64	; 0x40
 800b502:	2200      	movs	r2, #0
 800b504:	2100      	movs	r1, #0
 800b506:	6878      	ldr	r0, [r7, #4]
 800b508:	f001 faa9 	bl	800ca5e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	2201      	movs	r2, #1
 800b510:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	2240      	movs	r2, #64	; 0x40
 800b518:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b51c:	2340      	movs	r3, #64	; 0x40
 800b51e:	2200      	movs	r2, #0
 800b520:	2180      	movs	r1, #128	; 0x80
 800b522:	6878      	ldr	r0, [r7, #4]
 800b524:	f001 fa9b 	bl	800ca5e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	2201      	movs	r2, #1
 800b52c:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	2240      	movs	r2, #64	; 0x40
 800b532:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800b534:	2300      	movs	r3, #0
}
 800b536:	4618      	mov	r0, r3
 800b538:	3708      	adds	r7, #8
 800b53a:	46bd      	mov	sp, r7
 800b53c:	bd80      	pop	{r7, pc}

0800b53e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b53e:	b480      	push	{r7}
 800b540:	b083      	sub	sp, #12
 800b542:	af00      	add	r7, sp, #0
 800b544:	6078      	str	r0, [r7, #4]
 800b546:	460b      	mov	r3, r1
 800b548:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	78fa      	ldrb	r2, [r7, #3]
 800b54e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b550:	2300      	movs	r3, #0
}
 800b552:	4618      	mov	r0, r3
 800b554:	370c      	adds	r7, #12
 800b556:	46bd      	mov	sp, r7
 800b558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b55c:	4770      	bx	lr

0800b55e <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b55e:	b480      	push	{r7}
 800b560:	b083      	sub	sp, #12
 800b562:	af00      	add	r7, sp, #0
 800b564:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	2204      	movs	r2, #4
 800b576:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800b57a:	2300      	movs	r3, #0
}
 800b57c:	4618      	mov	r0, r3
 800b57e:	370c      	adds	r7, #12
 800b580:	46bd      	mov	sp, r7
 800b582:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b586:	4770      	bx	lr

0800b588 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b588:	b480      	push	{r7}
 800b58a:	b083      	sub	sp, #12
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b596:	2b04      	cmp	r3, #4
 800b598:	d105      	bne.n	800b5a6 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800b5a6:	2300      	movs	r3, #0
}
 800b5a8:	4618      	mov	r0, r3
 800b5aa:	370c      	adds	r7, #12
 800b5ac:	46bd      	mov	sp, r7
 800b5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b2:	4770      	bx	lr

0800b5b4 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b5b4:	b580      	push	{r7, lr}
 800b5b6:	b082      	sub	sp, #8
 800b5b8:	af00      	add	r7, sp, #0
 800b5ba:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b5c2:	2b03      	cmp	r3, #3
 800b5c4:	d10b      	bne.n	800b5de <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b5cc:	69db      	ldr	r3, [r3, #28]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d005      	beq.n	800b5de <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b5d8:	69db      	ldr	r3, [r3, #28]
 800b5da:	6878      	ldr	r0, [r7, #4]
 800b5dc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b5de:	2300      	movs	r3, #0
}
 800b5e0:	4618      	mov	r0, r3
 800b5e2:	3708      	adds	r7, #8
 800b5e4:	46bd      	mov	sp, r7
 800b5e6:	bd80      	pop	{r7, pc}

0800b5e8 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800b5e8:	b480      	push	{r7}
 800b5ea:	b083      	sub	sp, #12
 800b5ec:	af00      	add	r7, sp, #0
 800b5ee:	6078      	str	r0, [r7, #4]
 800b5f0:	460b      	mov	r3, r1
 800b5f2:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800b5f4:	2300      	movs	r3, #0
}
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	370c      	adds	r7, #12
 800b5fa:	46bd      	mov	sp, r7
 800b5fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b600:	4770      	bx	lr

0800b602 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800b602:	b480      	push	{r7}
 800b604:	b083      	sub	sp, #12
 800b606:	af00      	add	r7, sp, #0
 800b608:	6078      	str	r0, [r7, #4]
 800b60a:	460b      	mov	r3, r1
 800b60c:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800b60e:	2300      	movs	r3, #0
}
 800b610:	4618      	mov	r0, r3
 800b612:	370c      	adds	r7, #12
 800b614:	46bd      	mov	sp, r7
 800b616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b61a:	4770      	bx	lr

0800b61c <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800b61c:	b480      	push	{r7}
 800b61e:	b083      	sub	sp, #12
 800b620:	af00      	add	r7, sp, #0
 800b622:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b624:	2300      	movs	r3, #0
}
 800b626:	4618      	mov	r0, r3
 800b628:	370c      	adds	r7, #12
 800b62a:	46bd      	mov	sp, r7
 800b62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b630:	4770      	bx	lr

0800b632 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800b632:	b580      	push	{r7, lr}
 800b634:	b082      	sub	sp, #8
 800b636:	af00      	add	r7, sp, #0
 800b638:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	2201      	movs	r2, #1
 800b63e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d009      	beq.n	800b660 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b652:	685b      	ldr	r3, [r3, #4]
 800b654:	687a      	ldr	r2, [r7, #4]
 800b656:	6852      	ldr	r2, [r2, #4]
 800b658:	b2d2      	uxtb	r2, r2
 800b65a:	4611      	mov	r1, r2
 800b65c:	6878      	ldr	r0, [r7, #4]
 800b65e:	4798      	blx	r3
  }

  return USBD_OK;
 800b660:	2300      	movs	r3, #0
}
 800b662:	4618      	mov	r0, r3
 800b664:	3708      	adds	r7, #8
 800b666:	46bd      	mov	sp, r7
 800b668:	bd80      	pop	{r7, pc}

0800b66a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800b66a:	b480      	push	{r7}
 800b66c:	b087      	sub	sp, #28
 800b66e:	af00      	add	r7, sp, #0
 800b670:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800b676:	697b      	ldr	r3, [r7, #20]
 800b678:	781b      	ldrb	r3, [r3, #0]
 800b67a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800b67c:	697b      	ldr	r3, [r7, #20]
 800b67e:	3301      	adds	r3, #1
 800b680:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800b682:	697b      	ldr	r3, [r7, #20]
 800b684:	781b      	ldrb	r3, [r3, #0]
 800b686:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800b688:	8a3b      	ldrh	r3, [r7, #16]
 800b68a:	021b      	lsls	r3, r3, #8
 800b68c:	b21a      	sxth	r2, r3
 800b68e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b692:	4313      	orrs	r3, r2
 800b694:	b21b      	sxth	r3, r3
 800b696:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800b698:	89fb      	ldrh	r3, [r7, #14]
}
 800b69a:	4618      	mov	r0, r3
 800b69c:	371c      	adds	r7, #28
 800b69e:	46bd      	mov	sp, r7
 800b6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a4:	4770      	bx	lr
	...

0800b6a8 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b6a8:	b580      	push	{r7, lr}
 800b6aa:	b084      	sub	sp, #16
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	6078      	str	r0, [r7, #4]
 800b6b0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b6b2:	2300      	movs	r3, #0
 800b6b4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b6b6:	683b      	ldr	r3, [r7, #0]
 800b6b8:	781b      	ldrb	r3, [r3, #0]
 800b6ba:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b6be:	2b20      	cmp	r3, #32
 800b6c0:	d004      	beq.n	800b6cc <USBD_StdDevReq+0x24>
 800b6c2:	2b40      	cmp	r3, #64	; 0x40
 800b6c4:	d002      	beq.n	800b6cc <USBD_StdDevReq+0x24>
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d00a      	beq.n	800b6e0 <USBD_StdDevReq+0x38>
 800b6ca:	e050      	b.n	800b76e <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b6d2:	689b      	ldr	r3, [r3, #8]
 800b6d4:	6839      	ldr	r1, [r7, #0]
 800b6d6:	6878      	ldr	r0, [r7, #4]
 800b6d8:	4798      	blx	r3
 800b6da:	4603      	mov	r3, r0
 800b6dc:	73fb      	strb	r3, [r7, #15]
    break;
 800b6de:	e04b      	b.n	800b778 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800b6e0:	683b      	ldr	r3, [r7, #0]
 800b6e2:	785b      	ldrb	r3, [r3, #1]
 800b6e4:	2b09      	cmp	r3, #9
 800b6e6:	d83c      	bhi.n	800b762 <USBD_StdDevReq+0xba>
 800b6e8:	a201      	add	r2, pc, #4	; (adr r2, 800b6f0 <USBD_StdDevReq+0x48>)
 800b6ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6ee:	bf00      	nop
 800b6f0:	0800b745 	.word	0x0800b745
 800b6f4:	0800b759 	.word	0x0800b759
 800b6f8:	0800b763 	.word	0x0800b763
 800b6fc:	0800b74f 	.word	0x0800b74f
 800b700:	0800b763 	.word	0x0800b763
 800b704:	0800b723 	.word	0x0800b723
 800b708:	0800b719 	.word	0x0800b719
 800b70c:	0800b763 	.word	0x0800b763
 800b710:	0800b73b 	.word	0x0800b73b
 800b714:	0800b72d 	.word	0x0800b72d
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 800b718:	6839      	ldr	r1, [r7, #0]
 800b71a:	6878      	ldr	r0, [r7, #4]
 800b71c:	f000 f9ce 	bl	800babc <USBD_GetDescriptor>
      break;
 800b720:	e024      	b.n	800b76c <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 800b722:	6839      	ldr	r1, [r7, #0]
 800b724:	6878      	ldr	r0, [r7, #4]
 800b726:	f000 fb33 	bl	800bd90 <USBD_SetAddress>
      break;
 800b72a:	e01f      	b.n	800b76c <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 800b72c:	6839      	ldr	r1, [r7, #0]
 800b72e:	6878      	ldr	r0, [r7, #4]
 800b730:	f000 fb70 	bl	800be14 <USBD_SetConfig>
 800b734:	4603      	mov	r3, r0
 800b736:	73fb      	strb	r3, [r7, #15]
      break;
 800b738:	e018      	b.n	800b76c <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 800b73a:	6839      	ldr	r1, [r7, #0]
 800b73c:	6878      	ldr	r0, [r7, #4]
 800b73e:	f000 fc0d 	bl	800bf5c <USBD_GetConfig>
      break;
 800b742:	e013      	b.n	800b76c <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 800b744:	6839      	ldr	r1, [r7, #0]
 800b746:	6878      	ldr	r0, [r7, #4]
 800b748:	f000 fc3c 	bl	800bfc4 <USBD_GetStatus>
      break;
 800b74c:	e00e      	b.n	800b76c <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 800b74e:	6839      	ldr	r1, [r7, #0]
 800b750:	6878      	ldr	r0, [r7, #4]
 800b752:	f000 fc6a 	bl	800c02a <USBD_SetFeature>
      break;
 800b756:	e009      	b.n	800b76c <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 800b758:	6839      	ldr	r1, [r7, #0]
 800b75a:	6878      	ldr	r0, [r7, #4]
 800b75c:	f000 fc79 	bl	800c052 <USBD_ClrFeature>
      break;
 800b760:	e004      	b.n	800b76c <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 800b762:	6839      	ldr	r1, [r7, #0]
 800b764:	6878      	ldr	r0, [r7, #4]
 800b766:	f000 fccf 	bl	800c108 <USBD_CtlError>
      break;
 800b76a:	bf00      	nop
    }
    break;
 800b76c:	e004      	b.n	800b778 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 800b76e:	6839      	ldr	r1, [r7, #0]
 800b770:	6878      	ldr	r0, [r7, #4]
 800b772:	f000 fcc9 	bl	800c108 <USBD_CtlError>
    break;
 800b776:	bf00      	nop
  }

  return ret;
 800b778:	7bfb      	ldrb	r3, [r7, #15]
}
 800b77a:	4618      	mov	r0, r3
 800b77c:	3710      	adds	r7, #16
 800b77e:	46bd      	mov	sp, r7
 800b780:	bd80      	pop	{r7, pc}
 800b782:	bf00      	nop

0800b784 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b784:	b580      	push	{r7, lr}
 800b786:	b084      	sub	sp, #16
 800b788:	af00      	add	r7, sp, #0
 800b78a:	6078      	str	r0, [r7, #4]
 800b78c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b78e:	2300      	movs	r3, #0
 800b790:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b792:	683b      	ldr	r3, [r7, #0]
 800b794:	781b      	ldrb	r3, [r3, #0]
 800b796:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b79a:	2b20      	cmp	r3, #32
 800b79c:	d003      	beq.n	800b7a6 <USBD_StdItfReq+0x22>
 800b79e:	2b40      	cmp	r3, #64	; 0x40
 800b7a0:	d001      	beq.n	800b7a6 <USBD_StdItfReq+0x22>
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d12a      	bne.n	800b7fc <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b7ac:	3b01      	subs	r3, #1
 800b7ae:	2b02      	cmp	r3, #2
 800b7b0:	d81d      	bhi.n	800b7ee <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b7b2:	683b      	ldr	r3, [r7, #0]
 800b7b4:	889b      	ldrh	r3, [r3, #4]
 800b7b6:	b2db      	uxtb	r3, r3
 800b7b8:	2b01      	cmp	r3, #1
 800b7ba:	d813      	bhi.n	800b7e4 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b7c2:	689b      	ldr	r3, [r3, #8]
 800b7c4:	6839      	ldr	r1, [r7, #0]
 800b7c6:	6878      	ldr	r0, [r7, #4]
 800b7c8:	4798      	blx	r3
 800b7ca:	4603      	mov	r3, r0
 800b7cc:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800b7ce:	683b      	ldr	r3, [r7, #0]
 800b7d0:	88db      	ldrh	r3, [r3, #6]
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d110      	bne.n	800b7f8 <USBD_StdItfReq+0x74>
 800b7d6:	7bfb      	ldrb	r3, [r7, #15]
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d10d      	bne.n	800b7f8 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 800b7dc:	6878      	ldr	r0, [r7, #4]
 800b7de:	f000 fd5e 	bl	800c29e <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800b7e2:	e009      	b.n	800b7f8 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 800b7e4:	6839      	ldr	r1, [r7, #0]
 800b7e6:	6878      	ldr	r0, [r7, #4]
 800b7e8:	f000 fc8e 	bl	800c108 <USBD_CtlError>
      break;
 800b7ec:	e004      	b.n	800b7f8 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800b7ee:	6839      	ldr	r1, [r7, #0]
 800b7f0:	6878      	ldr	r0, [r7, #4]
 800b7f2:	f000 fc89 	bl	800c108 <USBD_CtlError>
      break;
 800b7f6:	e000      	b.n	800b7fa <USBD_StdItfReq+0x76>
      break;
 800b7f8:	bf00      	nop
    }
    break;
 800b7fa:	e004      	b.n	800b806 <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 800b7fc:	6839      	ldr	r1, [r7, #0]
 800b7fe:	6878      	ldr	r0, [r7, #4]
 800b800:	f000 fc82 	bl	800c108 <USBD_CtlError>
    break;
 800b804:	bf00      	nop
  }

  return ret;
 800b806:	7bfb      	ldrb	r3, [r7, #15]
}
 800b808:	4618      	mov	r0, r3
 800b80a:	3710      	adds	r7, #16
 800b80c:	46bd      	mov	sp, r7
 800b80e:	bd80      	pop	{r7, pc}

0800b810 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b810:	b580      	push	{r7, lr}
 800b812:	b084      	sub	sp, #16
 800b814:	af00      	add	r7, sp, #0
 800b816:	6078      	str	r0, [r7, #4]
 800b818:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800b81a:	2300      	movs	r3, #0
 800b81c:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800b81e:	683b      	ldr	r3, [r7, #0]
 800b820:	889b      	ldrh	r3, [r3, #4]
 800b822:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b824:	683b      	ldr	r3, [r7, #0]
 800b826:	781b      	ldrb	r3, [r3, #0]
 800b828:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b82c:	2b20      	cmp	r3, #32
 800b82e:	d004      	beq.n	800b83a <USBD_StdEPReq+0x2a>
 800b830:	2b40      	cmp	r3, #64	; 0x40
 800b832:	d002      	beq.n	800b83a <USBD_StdEPReq+0x2a>
 800b834:	2b00      	cmp	r3, #0
 800b836:	d00a      	beq.n	800b84e <USBD_StdEPReq+0x3e>
 800b838:	e135      	b.n	800baa6 <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b840:	689b      	ldr	r3, [r3, #8]
 800b842:	6839      	ldr	r1, [r7, #0]
 800b844:	6878      	ldr	r0, [r7, #4]
 800b846:	4798      	blx	r3
 800b848:	4603      	mov	r3, r0
 800b84a:	73fb      	strb	r3, [r7, #15]
    break;
 800b84c:	e130      	b.n	800bab0 <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800b84e:	683b      	ldr	r3, [r7, #0]
 800b850:	785b      	ldrb	r3, [r3, #1]
 800b852:	2b01      	cmp	r3, #1
 800b854:	d03e      	beq.n	800b8d4 <USBD_StdEPReq+0xc4>
 800b856:	2b03      	cmp	r3, #3
 800b858:	d002      	beq.n	800b860 <USBD_StdEPReq+0x50>
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d077      	beq.n	800b94e <USBD_StdEPReq+0x13e>
 800b85e:	e11c      	b.n	800ba9a <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b866:	2b02      	cmp	r3, #2
 800b868:	d002      	beq.n	800b870 <USBD_StdEPReq+0x60>
 800b86a:	2b03      	cmp	r3, #3
 800b86c:	d015      	beq.n	800b89a <USBD_StdEPReq+0x8a>
 800b86e:	e02b      	b.n	800b8c8 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b870:	7bbb      	ldrb	r3, [r7, #14]
 800b872:	2b00      	cmp	r3, #0
 800b874:	d00c      	beq.n	800b890 <USBD_StdEPReq+0x80>
 800b876:	7bbb      	ldrb	r3, [r7, #14]
 800b878:	2b80      	cmp	r3, #128	; 0x80
 800b87a:	d009      	beq.n	800b890 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800b87c:	7bbb      	ldrb	r3, [r7, #14]
 800b87e:	4619      	mov	r1, r3
 800b880:	6878      	ldr	r0, [r7, #4]
 800b882:	f001 f931 	bl	800cae8 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b886:	2180      	movs	r1, #128	; 0x80
 800b888:	6878      	ldr	r0, [r7, #4]
 800b88a:	f001 f92d 	bl	800cae8 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800b88e:	e020      	b.n	800b8d2 <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 800b890:	6839      	ldr	r1, [r7, #0]
 800b892:	6878      	ldr	r0, [r7, #4]
 800b894:	f000 fc38 	bl	800c108 <USBD_CtlError>
        break;
 800b898:	e01b      	b.n	800b8d2 <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800b89a:	683b      	ldr	r3, [r7, #0]
 800b89c:	885b      	ldrh	r3, [r3, #2]
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d10e      	bne.n	800b8c0 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b8a2:	7bbb      	ldrb	r3, [r7, #14]
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d00b      	beq.n	800b8c0 <USBD_StdEPReq+0xb0>
 800b8a8:	7bbb      	ldrb	r3, [r7, #14]
 800b8aa:	2b80      	cmp	r3, #128	; 0x80
 800b8ac:	d008      	beq.n	800b8c0 <USBD_StdEPReq+0xb0>
 800b8ae:	683b      	ldr	r3, [r7, #0]
 800b8b0:	88db      	ldrh	r3, [r3, #6]
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d104      	bne.n	800b8c0 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 800b8b6:	7bbb      	ldrb	r3, [r7, #14]
 800b8b8:	4619      	mov	r1, r3
 800b8ba:	6878      	ldr	r0, [r7, #4]
 800b8bc:	f001 f914 	bl	800cae8 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 800b8c0:	6878      	ldr	r0, [r7, #4]
 800b8c2:	f000 fcec 	bl	800c29e <USBD_CtlSendStatus>

        break;
 800b8c6:	e004      	b.n	800b8d2 <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 800b8c8:	6839      	ldr	r1, [r7, #0]
 800b8ca:	6878      	ldr	r0, [r7, #4]
 800b8cc:	f000 fc1c 	bl	800c108 <USBD_CtlError>
        break;
 800b8d0:	bf00      	nop
      }
      break;
 800b8d2:	e0e7      	b.n	800baa4 <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b8da:	2b02      	cmp	r3, #2
 800b8dc:	d002      	beq.n	800b8e4 <USBD_StdEPReq+0xd4>
 800b8de:	2b03      	cmp	r3, #3
 800b8e0:	d015      	beq.n	800b90e <USBD_StdEPReq+0xfe>
 800b8e2:	e02d      	b.n	800b940 <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b8e4:	7bbb      	ldrb	r3, [r7, #14]
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d00c      	beq.n	800b904 <USBD_StdEPReq+0xf4>
 800b8ea:	7bbb      	ldrb	r3, [r7, #14]
 800b8ec:	2b80      	cmp	r3, #128	; 0x80
 800b8ee:	d009      	beq.n	800b904 <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800b8f0:	7bbb      	ldrb	r3, [r7, #14]
 800b8f2:	4619      	mov	r1, r3
 800b8f4:	6878      	ldr	r0, [r7, #4]
 800b8f6:	f001 f8f7 	bl	800cae8 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b8fa:	2180      	movs	r1, #128	; 0x80
 800b8fc:	6878      	ldr	r0, [r7, #4]
 800b8fe:	f001 f8f3 	bl	800cae8 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800b902:	e023      	b.n	800b94c <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 800b904:	6839      	ldr	r1, [r7, #0]
 800b906:	6878      	ldr	r0, [r7, #4]
 800b908:	f000 fbfe 	bl	800c108 <USBD_CtlError>
        break;
 800b90c:	e01e      	b.n	800b94c <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800b90e:	683b      	ldr	r3, [r7, #0]
 800b910:	885b      	ldrh	r3, [r3, #2]
 800b912:	2b00      	cmp	r3, #0
 800b914:	d119      	bne.n	800b94a <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800b916:	7bbb      	ldrb	r3, [r7, #14]
 800b918:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d004      	beq.n	800b92a <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b920:	7bbb      	ldrb	r3, [r7, #14]
 800b922:	4619      	mov	r1, r3
 800b924:	6878      	ldr	r0, [r7, #4]
 800b926:	f001 f8fe 	bl	800cb26 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 800b92a:	6878      	ldr	r0, [r7, #4]
 800b92c:	f000 fcb7 	bl	800c29e <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b936:	689b      	ldr	r3, [r3, #8]
 800b938:	6839      	ldr	r1, [r7, #0]
 800b93a:	6878      	ldr	r0, [r7, #4]
 800b93c:	4798      	blx	r3
        }
        break;
 800b93e:	e004      	b.n	800b94a <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 800b940:	6839      	ldr	r1, [r7, #0]
 800b942:	6878      	ldr	r0, [r7, #4]
 800b944:	f000 fbe0 	bl	800c108 <USBD_CtlError>
        break;
 800b948:	e000      	b.n	800b94c <USBD_StdEPReq+0x13c>
        break;
 800b94a:	bf00      	nop
      }
      break;
 800b94c:	e0aa      	b.n	800baa4 <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b954:	2b02      	cmp	r3, #2
 800b956:	d002      	beq.n	800b95e <USBD_StdEPReq+0x14e>
 800b958:	2b03      	cmp	r3, #3
 800b95a:	d032      	beq.n	800b9c2 <USBD_StdEPReq+0x1b2>
 800b95c:	e097      	b.n	800ba8e <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b95e:	7bbb      	ldrb	r3, [r7, #14]
 800b960:	2b00      	cmp	r3, #0
 800b962:	d007      	beq.n	800b974 <USBD_StdEPReq+0x164>
 800b964:	7bbb      	ldrb	r3, [r7, #14]
 800b966:	2b80      	cmp	r3, #128	; 0x80
 800b968:	d004      	beq.n	800b974 <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 800b96a:	6839      	ldr	r1, [r7, #0]
 800b96c:	6878      	ldr	r0, [r7, #4]
 800b96e:	f000 fbcb 	bl	800c108 <USBD_CtlError>
          break;
 800b972:	e091      	b.n	800ba98 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b974:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b978:	2b00      	cmp	r3, #0
 800b97a:	da0b      	bge.n	800b994 <USBD_StdEPReq+0x184>
 800b97c:	7bbb      	ldrb	r3, [r7, #14]
 800b97e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b982:	4613      	mov	r3, r2
 800b984:	009b      	lsls	r3, r3, #2
 800b986:	4413      	add	r3, r2
 800b988:	009b      	lsls	r3, r3, #2
 800b98a:	3310      	adds	r3, #16
 800b98c:	687a      	ldr	r2, [r7, #4]
 800b98e:	4413      	add	r3, r2
 800b990:	3304      	adds	r3, #4
 800b992:	e00b      	b.n	800b9ac <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800b994:	7bbb      	ldrb	r3, [r7, #14]
 800b996:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b99a:	4613      	mov	r3, r2
 800b99c:	009b      	lsls	r3, r3, #2
 800b99e:	4413      	add	r3, r2
 800b9a0:	009b      	lsls	r3, r3, #2
 800b9a2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b9a6:	687a      	ldr	r2, [r7, #4]
 800b9a8:	4413      	add	r3, r2
 800b9aa:	3304      	adds	r3, #4
 800b9ac:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 800b9ae:	68bb      	ldr	r3, [r7, #8]
 800b9b0:	2200      	movs	r2, #0
 800b9b2:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b9b4:	68bb      	ldr	r3, [r7, #8]
 800b9b6:	2202      	movs	r2, #2
 800b9b8:	4619      	mov	r1, r3
 800b9ba:	6878      	ldr	r0, [r7, #4]
 800b9bc:	f000 fc15 	bl	800c1ea <USBD_CtlSendData>
        break;
 800b9c0:	e06a      	b.n	800ba98 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 800b9c2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	da11      	bge.n	800b9ee <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b9ca:	7bbb      	ldrb	r3, [r7, #14]
 800b9cc:	f003 020f 	and.w	r2, r3, #15
 800b9d0:	6879      	ldr	r1, [r7, #4]
 800b9d2:	4613      	mov	r3, r2
 800b9d4:	009b      	lsls	r3, r3, #2
 800b9d6:	4413      	add	r3, r2
 800b9d8:	009b      	lsls	r3, r3, #2
 800b9da:	440b      	add	r3, r1
 800b9dc:	3324      	adds	r3, #36	; 0x24
 800b9de:	881b      	ldrh	r3, [r3, #0]
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d117      	bne.n	800ba14 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800b9e4:	6839      	ldr	r1, [r7, #0]
 800b9e6:	6878      	ldr	r0, [r7, #4]
 800b9e8:	f000 fb8e 	bl	800c108 <USBD_CtlError>
            break;
 800b9ec:	e054      	b.n	800ba98 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b9ee:	7bbb      	ldrb	r3, [r7, #14]
 800b9f0:	f003 020f 	and.w	r2, r3, #15
 800b9f4:	6879      	ldr	r1, [r7, #4]
 800b9f6:	4613      	mov	r3, r2
 800b9f8:	009b      	lsls	r3, r3, #2
 800b9fa:	4413      	add	r3, r2
 800b9fc:	009b      	lsls	r3, r3, #2
 800b9fe:	440b      	add	r3, r1
 800ba00:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800ba04:	881b      	ldrh	r3, [r3, #0]
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d104      	bne.n	800ba14 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800ba0a:	6839      	ldr	r1, [r7, #0]
 800ba0c:	6878      	ldr	r0, [r7, #4]
 800ba0e:	f000 fb7b 	bl	800c108 <USBD_CtlError>
            break;
 800ba12:	e041      	b.n	800ba98 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ba14:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	da0b      	bge.n	800ba34 <USBD_StdEPReq+0x224>
 800ba1c:	7bbb      	ldrb	r3, [r7, #14]
 800ba1e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ba22:	4613      	mov	r3, r2
 800ba24:	009b      	lsls	r3, r3, #2
 800ba26:	4413      	add	r3, r2
 800ba28:	009b      	lsls	r3, r3, #2
 800ba2a:	3310      	adds	r3, #16
 800ba2c:	687a      	ldr	r2, [r7, #4]
 800ba2e:	4413      	add	r3, r2
 800ba30:	3304      	adds	r3, #4
 800ba32:	e00b      	b.n	800ba4c <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800ba34:	7bbb      	ldrb	r3, [r7, #14]
 800ba36:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ba3a:	4613      	mov	r3, r2
 800ba3c:	009b      	lsls	r3, r3, #2
 800ba3e:	4413      	add	r3, r2
 800ba40:	009b      	lsls	r3, r3, #2
 800ba42:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ba46:	687a      	ldr	r2, [r7, #4]
 800ba48:	4413      	add	r3, r2
 800ba4a:	3304      	adds	r3, #4
 800ba4c:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ba4e:	7bbb      	ldrb	r3, [r7, #14]
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	d002      	beq.n	800ba5a <USBD_StdEPReq+0x24a>
 800ba54:	7bbb      	ldrb	r3, [r7, #14]
 800ba56:	2b80      	cmp	r3, #128	; 0x80
 800ba58:	d103      	bne.n	800ba62 <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 800ba5a:	68bb      	ldr	r3, [r7, #8]
 800ba5c:	2200      	movs	r2, #0
 800ba5e:	601a      	str	r2, [r3, #0]
 800ba60:	e00e      	b.n	800ba80 <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800ba62:	7bbb      	ldrb	r3, [r7, #14]
 800ba64:	4619      	mov	r1, r3
 800ba66:	6878      	ldr	r0, [r7, #4]
 800ba68:	f001 f87c 	bl	800cb64 <USBD_LL_IsStallEP>
 800ba6c:	4603      	mov	r3, r0
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d003      	beq.n	800ba7a <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 800ba72:	68bb      	ldr	r3, [r7, #8]
 800ba74:	2201      	movs	r2, #1
 800ba76:	601a      	str	r2, [r3, #0]
 800ba78:	e002      	b.n	800ba80 <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 800ba7a:	68bb      	ldr	r3, [r7, #8]
 800ba7c:	2200      	movs	r2, #0
 800ba7e:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ba80:	68bb      	ldr	r3, [r7, #8]
 800ba82:	2202      	movs	r2, #2
 800ba84:	4619      	mov	r1, r3
 800ba86:	6878      	ldr	r0, [r7, #4]
 800ba88:	f000 fbaf 	bl	800c1ea <USBD_CtlSendData>
          break;
 800ba8c:	e004      	b.n	800ba98 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 800ba8e:	6839      	ldr	r1, [r7, #0]
 800ba90:	6878      	ldr	r0, [r7, #4]
 800ba92:	f000 fb39 	bl	800c108 <USBD_CtlError>
        break;
 800ba96:	bf00      	nop
      }
      break;
 800ba98:	e004      	b.n	800baa4 <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 800ba9a:	6839      	ldr	r1, [r7, #0]
 800ba9c:	6878      	ldr	r0, [r7, #4]
 800ba9e:	f000 fb33 	bl	800c108 <USBD_CtlError>
      break;
 800baa2:	bf00      	nop
    }
    break;
 800baa4:	e004      	b.n	800bab0 <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 800baa6:	6839      	ldr	r1, [r7, #0]
 800baa8:	6878      	ldr	r0, [r7, #4]
 800baaa:	f000 fb2d 	bl	800c108 <USBD_CtlError>
    break;
 800baae:	bf00      	nop
  }

  return ret;
 800bab0:	7bfb      	ldrb	r3, [r7, #15]
}
 800bab2:	4618      	mov	r0, r3
 800bab4:	3710      	adds	r7, #16
 800bab6:	46bd      	mov	sp, r7
 800bab8:	bd80      	pop	{r7, pc}
	...

0800babc <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800babc:	b580      	push	{r7, lr}
 800babe:	b084      	sub	sp, #16
 800bac0:	af00      	add	r7, sp, #0
 800bac2:	6078      	str	r0, [r7, #4]
 800bac4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800bac6:	2300      	movs	r3, #0
 800bac8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800baca:	2300      	movs	r3, #0
 800bacc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800bace:	2300      	movs	r3, #0
 800bad0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800bad2:	683b      	ldr	r3, [r7, #0]
 800bad4:	885b      	ldrh	r3, [r3, #2]
 800bad6:	0a1b      	lsrs	r3, r3, #8
 800bad8:	b29b      	uxth	r3, r3
 800bada:	3b01      	subs	r3, #1
 800badc:	2b06      	cmp	r3, #6
 800bade:	f200 8128 	bhi.w	800bd32 <USBD_GetDescriptor+0x276>
 800bae2:	a201      	add	r2, pc, #4	; (adr r2, 800bae8 <USBD_GetDescriptor+0x2c>)
 800bae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bae8:	0800bb05 	.word	0x0800bb05
 800baec:	0800bb1d 	.word	0x0800bb1d
 800baf0:	0800bb5d 	.word	0x0800bb5d
 800baf4:	0800bd33 	.word	0x0800bd33
 800baf8:	0800bd33 	.word	0x0800bd33
 800bafc:	0800bcd3 	.word	0x0800bcd3
 800bb00:	0800bcff 	.word	0x0800bcff
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	687a      	ldr	r2, [r7, #4]
 800bb0e:	7c12      	ldrb	r2, [r2, #16]
 800bb10:	f107 0108 	add.w	r1, r7, #8
 800bb14:	4610      	mov	r0, r2
 800bb16:	4798      	blx	r3
 800bb18:	60f8      	str	r0, [r7, #12]
    break;
 800bb1a:	e112      	b.n	800bd42 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	7c1b      	ldrb	r3, [r3, #16]
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d10d      	bne.n	800bb40 <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bb2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb2c:	f107 0208 	add.w	r2, r7, #8
 800bb30:	4610      	mov	r0, r2
 800bb32:	4798      	blx	r3
 800bb34:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	3301      	adds	r3, #1
 800bb3a:	2202      	movs	r2, #2
 800bb3c:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800bb3e:	e100      	b.n	800bd42 <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bb46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb48:	f107 0208 	add.w	r2, r7, #8
 800bb4c:	4610      	mov	r0, r2
 800bb4e:	4798      	blx	r3
 800bb50:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	3301      	adds	r3, #1
 800bb56:	2202      	movs	r2, #2
 800bb58:	701a      	strb	r2, [r3, #0]
    break;
 800bb5a:	e0f2      	b.n	800bd42 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800bb5c:	683b      	ldr	r3, [r7, #0]
 800bb5e:	885b      	ldrh	r3, [r3, #2]
 800bb60:	b2db      	uxtb	r3, r3
 800bb62:	2b05      	cmp	r3, #5
 800bb64:	f200 80ac 	bhi.w	800bcc0 <USBD_GetDescriptor+0x204>
 800bb68:	a201      	add	r2, pc, #4	; (adr r2, 800bb70 <USBD_GetDescriptor+0xb4>)
 800bb6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb6e:	bf00      	nop
 800bb70:	0800bb89 	.word	0x0800bb89
 800bb74:	0800bbbd 	.word	0x0800bbbd
 800bb78:	0800bbf1 	.word	0x0800bbf1
 800bb7c:	0800bc25 	.word	0x0800bc25
 800bb80:	0800bc59 	.word	0x0800bc59
 800bb84:	0800bc8d 	.word	0x0800bc8d
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bb8e:	685b      	ldr	r3, [r3, #4]
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d00b      	beq.n	800bbac <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bb9a:	685b      	ldr	r3, [r3, #4]
 800bb9c:	687a      	ldr	r2, [r7, #4]
 800bb9e:	7c12      	ldrb	r2, [r2, #16]
 800bba0:	f107 0108 	add.w	r1, r7, #8
 800bba4:	4610      	mov	r0, r2
 800bba6:	4798      	blx	r3
 800bba8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bbaa:	e091      	b.n	800bcd0 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800bbac:	6839      	ldr	r1, [r7, #0]
 800bbae:	6878      	ldr	r0, [r7, #4]
 800bbb0:	f000 faaa 	bl	800c108 <USBD_CtlError>
        err++;
 800bbb4:	7afb      	ldrb	r3, [r7, #11]
 800bbb6:	3301      	adds	r3, #1
 800bbb8:	72fb      	strb	r3, [r7, #11]
      break;
 800bbba:	e089      	b.n	800bcd0 <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bbc2:	689b      	ldr	r3, [r3, #8]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d00b      	beq.n	800bbe0 <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bbce:	689b      	ldr	r3, [r3, #8]
 800bbd0:	687a      	ldr	r2, [r7, #4]
 800bbd2:	7c12      	ldrb	r2, [r2, #16]
 800bbd4:	f107 0108 	add.w	r1, r7, #8
 800bbd8:	4610      	mov	r0, r2
 800bbda:	4798      	blx	r3
 800bbdc:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bbde:	e077      	b.n	800bcd0 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800bbe0:	6839      	ldr	r1, [r7, #0]
 800bbe2:	6878      	ldr	r0, [r7, #4]
 800bbe4:	f000 fa90 	bl	800c108 <USBD_CtlError>
        err++;
 800bbe8:	7afb      	ldrb	r3, [r7, #11]
 800bbea:	3301      	adds	r3, #1
 800bbec:	72fb      	strb	r3, [r7, #11]
      break;
 800bbee:	e06f      	b.n	800bcd0 <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bbf6:	68db      	ldr	r3, [r3, #12]
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d00b      	beq.n	800bc14 <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bc02:	68db      	ldr	r3, [r3, #12]
 800bc04:	687a      	ldr	r2, [r7, #4]
 800bc06:	7c12      	ldrb	r2, [r2, #16]
 800bc08:	f107 0108 	add.w	r1, r7, #8
 800bc0c:	4610      	mov	r0, r2
 800bc0e:	4798      	blx	r3
 800bc10:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bc12:	e05d      	b.n	800bcd0 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800bc14:	6839      	ldr	r1, [r7, #0]
 800bc16:	6878      	ldr	r0, [r7, #4]
 800bc18:	f000 fa76 	bl	800c108 <USBD_CtlError>
        err++;
 800bc1c:	7afb      	ldrb	r3, [r7, #11]
 800bc1e:	3301      	adds	r3, #1
 800bc20:	72fb      	strb	r3, [r7, #11]
      break;
 800bc22:	e055      	b.n	800bcd0 <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bc2a:	691b      	ldr	r3, [r3, #16]
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	d00b      	beq.n	800bc48 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bc36:	691b      	ldr	r3, [r3, #16]
 800bc38:	687a      	ldr	r2, [r7, #4]
 800bc3a:	7c12      	ldrb	r2, [r2, #16]
 800bc3c:	f107 0108 	add.w	r1, r7, #8
 800bc40:	4610      	mov	r0, r2
 800bc42:	4798      	blx	r3
 800bc44:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bc46:	e043      	b.n	800bcd0 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800bc48:	6839      	ldr	r1, [r7, #0]
 800bc4a:	6878      	ldr	r0, [r7, #4]
 800bc4c:	f000 fa5c 	bl	800c108 <USBD_CtlError>
        err++;
 800bc50:	7afb      	ldrb	r3, [r7, #11]
 800bc52:	3301      	adds	r3, #1
 800bc54:	72fb      	strb	r3, [r7, #11]
      break;
 800bc56:	e03b      	b.n	800bcd0 <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bc5e:	695b      	ldr	r3, [r3, #20]
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d00b      	beq.n	800bc7c <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bc6a:	695b      	ldr	r3, [r3, #20]
 800bc6c:	687a      	ldr	r2, [r7, #4]
 800bc6e:	7c12      	ldrb	r2, [r2, #16]
 800bc70:	f107 0108 	add.w	r1, r7, #8
 800bc74:	4610      	mov	r0, r2
 800bc76:	4798      	blx	r3
 800bc78:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bc7a:	e029      	b.n	800bcd0 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800bc7c:	6839      	ldr	r1, [r7, #0]
 800bc7e:	6878      	ldr	r0, [r7, #4]
 800bc80:	f000 fa42 	bl	800c108 <USBD_CtlError>
        err++;
 800bc84:	7afb      	ldrb	r3, [r7, #11]
 800bc86:	3301      	adds	r3, #1
 800bc88:	72fb      	strb	r3, [r7, #11]
      break;
 800bc8a:	e021      	b.n	800bcd0 <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bc92:	699b      	ldr	r3, [r3, #24]
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d00b      	beq.n	800bcb0 <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bc9e:	699b      	ldr	r3, [r3, #24]
 800bca0:	687a      	ldr	r2, [r7, #4]
 800bca2:	7c12      	ldrb	r2, [r2, #16]
 800bca4:	f107 0108 	add.w	r1, r7, #8
 800bca8:	4610      	mov	r0, r2
 800bcaa:	4798      	blx	r3
 800bcac:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bcae:	e00f      	b.n	800bcd0 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800bcb0:	6839      	ldr	r1, [r7, #0]
 800bcb2:	6878      	ldr	r0, [r7, #4]
 800bcb4:	f000 fa28 	bl	800c108 <USBD_CtlError>
        err++;
 800bcb8:	7afb      	ldrb	r3, [r7, #11]
 800bcba:	3301      	adds	r3, #1
 800bcbc:	72fb      	strb	r3, [r7, #11]
      break;
 800bcbe:	e007      	b.n	800bcd0 <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 800bcc0:	6839      	ldr	r1, [r7, #0]
 800bcc2:	6878      	ldr	r0, [r7, #4]
 800bcc4:	f000 fa20 	bl	800c108 <USBD_CtlError>
      err++;
 800bcc8:	7afb      	ldrb	r3, [r7, #11]
 800bcca:	3301      	adds	r3, #1
 800bccc:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 800bcce:	bf00      	nop
    }
    break;
 800bcd0:	e037      	b.n	800bd42 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	7c1b      	ldrb	r3, [r3, #16]
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d109      	bne.n	800bcee <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bce0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bce2:	f107 0208 	add.w	r2, r7, #8
 800bce6:	4610      	mov	r0, r2
 800bce8:	4798      	blx	r3
 800bcea:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800bcec:	e029      	b.n	800bd42 <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800bcee:	6839      	ldr	r1, [r7, #0]
 800bcf0:	6878      	ldr	r0, [r7, #4]
 800bcf2:	f000 fa09 	bl	800c108 <USBD_CtlError>
      err++;
 800bcf6:	7afb      	ldrb	r3, [r7, #11]
 800bcf8:	3301      	adds	r3, #1
 800bcfa:	72fb      	strb	r3, [r7, #11]
    break;
 800bcfc:	e021      	b.n	800bd42 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	7c1b      	ldrb	r3, [r3, #16]
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d10d      	bne.n	800bd22 <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bd0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd0e:	f107 0208 	add.w	r2, r7, #8
 800bd12:	4610      	mov	r0, r2
 800bd14:	4798      	blx	r3
 800bd16:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	3301      	adds	r3, #1
 800bd1c:	2207      	movs	r2, #7
 800bd1e:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800bd20:	e00f      	b.n	800bd42 <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800bd22:	6839      	ldr	r1, [r7, #0]
 800bd24:	6878      	ldr	r0, [r7, #4]
 800bd26:	f000 f9ef 	bl	800c108 <USBD_CtlError>
      err++;
 800bd2a:	7afb      	ldrb	r3, [r7, #11]
 800bd2c:	3301      	adds	r3, #1
 800bd2e:	72fb      	strb	r3, [r7, #11]
    break;
 800bd30:	e007      	b.n	800bd42 <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 800bd32:	6839      	ldr	r1, [r7, #0]
 800bd34:	6878      	ldr	r0, [r7, #4]
 800bd36:	f000 f9e7 	bl	800c108 <USBD_CtlError>
    err++;
 800bd3a:	7afb      	ldrb	r3, [r7, #11]
 800bd3c:	3301      	adds	r3, #1
 800bd3e:	72fb      	strb	r3, [r7, #11]
    break;
 800bd40:	bf00      	nop
  }

  if (err != 0U)
 800bd42:	7afb      	ldrb	r3, [r7, #11]
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d11e      	bne.n	800bd86 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 800bd48:	683b      	ldr	r3, [r7, #0]
 800bd4a:	88db      	ldrh	r3, [r3, #6]
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d016      	beq.n	800bd7e <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 800bd50:	893b      	ldrh	r3, [r7, #8]
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d00e      	beq.n	800bd74 <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 800bd56:	683b      	ldr	r3, [r7, #0]
 800bd58:	88da      	ldrh	r2, [r3, #6]
 800bd5a:	893b      	ldrh	r3, [r7, #8]
 800bd5c:	4293      	cmp	r3, r2
 800bd5e:	bf28      	it	cs
 800bd60:	4613      	movcs	r3, r2
 800bd62:	b29b      	uxth	r3, r3
 800bd64:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 800bd66:	893b      	ldrh	r3, [r7, #8]
 800bd68:	461a      	mov	r2, r3
 800bd6a:	68f9      	ldr	r1, [r7, #12]
 800bd6c:	6878      	ldr	r0, [r7, #4]
 800bd6e:	f000 fa3c 	bl	800c1ea <USBD_CtlSendData>
 800bd72:	e009      	b.n	800bd88 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 800bd74:	6839      	ldr	r1, [r7, #0]
 800bd76:	6878      	ldr	r0, [r7, #4]
 800bd78:	f000 f9c6 	bl	800c108 <USBD_CtlError>
 800bd7c:	e004      	b.n	800bd88 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 800bd7e:	6878      	ldr	r0, [r7, #4]
 800bd80:	f000 fa8d 	bl	800c29e <USBD_CtlSendStatus>
 800bd84:	e000      	b.n	800bd88 <USBD_GetDescriptor+0x2cc>
    return;
 800bd86:	bf00      	nop
    }
  }
}
 800bd88:	3710      	adds	r7, #16
 800bd8a:	46bd      	mov	sp, r7
 800bd8c:	bd80      	pop	{r7, pc}
 800bd8e:	bf00      	nop

0800bd90 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd90:	b580      	push	{r7, lr}
 800bd92:	b084      	sub	sp, #16
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	6078      	str	r0, [r7, #4]
 800bd98:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800bd9a:	683b      	ldr	r3, [r7, #0]
 800bd9c:	889b      	ldrh	r3, [r3, #4]
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d130      	bne.n	800be04 <USBD_SetAddress+0x74>
 800bda2:	683b      	ldr	r3, [r7, #0]
 800bda4:	88db      	ldrh	r3, [r3, #6]
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d12c      	bne.n	800be04 <USBD_SetAddress+0x74>
 800bdaa:	683b      	ldr	r3, [r7, #0]
 800bdac:	885b      	ldrh	r3, [r3, #2]
 800bdae:	2b7f      	cmp	r3, #127	; 0x7f
 800bdb0:	d828      	bhi.n	800be04 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800bdb2:	683b      	ldr	r3, [r7, #0]
 800bdb4:	885b      	ldrh	r3, [r3, #2]
 800bdb6:	b2db      	uxtb	r3, r3
 800bdb8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bdbc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bdc4:	2b03      	cmp	r3, #3
 800bdc6:	d104      	bne.n	800bdd2 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800bdc8:	6839      	ldr	r1, [r7, #0]
 800bdca:	6878      	ldr	r0, [r7, #4]
 800bdcc:	f000 f99c 	bl	800c108 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bdd0:	e01c      	b.n	800be0c <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	7bfa      	ldrb	r2, [r7, #15]
 800bdd6:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800bdda:	7bfb      	ldrb	r3, [r7, #15]
 800bddc:	4619      	mov	r1, r3
 800bdde:	6878      	ldr	r0, [r7, #4]
 800bde0:	f000 feec 	bl	800cbbc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800bde4:	6878      	ldr	r0, [r7, #4]
 800bde6:	f000 fa5a 	bl	800c29e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800bdea:	7bfb      	ldrb	r3, [r7, #15]
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d004      	beq.n	800bdfa <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	2202      	movs	r2, #2
 800bdf4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bdf8:	e008      	b.n	800be0c <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	2201      	movs	r2, #1
 800bdfe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800be02:	e003      	b.n	800be0c <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800be04:	6839      	ldr	r1, [r7, #0]
 800be06:	6878      	ldr	r0, [r7, #4]
 800be08:	f000 f97e 	bl	800c108 <USBD_CtlError>
  }
}
 800be0c:	bf00      	nop
 800be0e:	3710      	adds	r7, #16
 800be10:	46bd      	mov	sp, r7
 800be12:	bd80      	pop	{r7, pc}

0800be14 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800be14:	b580      	push	{r7, lr}
 800be16:	b084      	sub	sp, #16
 800be18:	af00      	add	r7, sp, #0
 800be1a:	6078      	str	r0, [r7, #4]
 800be1c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800be1e:	2300      	movs	r3, #0
 800be20:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800be22:	683b      	ldr	r3, [r7, #0]
 800be24:	885b      	ldrh	r3, [r3, #2]
 800be26:	b2da      	uxtb	r2, r3
 800be28:	4b4b      	ldr	r3, [pc, #300]	; (800bf58 <USBD_SetConfig+0x144>)
 800be2a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800be2c:	4b4a      	ldr	r3, [pc, #296]	; (800bf58 <USBD_SetConfig+0x144>)
 800be2e:	781b      	ldrb	r3, [r3, #0]
 800be30:	2b01      	cmp	r3, #1
 800be32:	d905      	bls.n	800be40 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800be34:	6839      	ldr	r1, [r7, #0]
 800be36:	6878      	ldr	r0, [r7, #4]
 800be38:	f000 f966 	bl	800c108 <USBD_CtlError>
    return USBD_FAIL;
 800be3c:	2303      	movs	r3, #3
 800be3e:	e087      	b.n	800bf50 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800be46:	2b02      	cmp	r3, #2
 800be48:	d002      	beq.n	800be50 <USBD_SetConfig+0x3c>
 800be4a:	2b03      	cmp	r3, #3
 800be4c:	d025      	beq.n	800be9a <USBD_SetConfig+0x86>
 800be4e:	e071      	b.n	800bf34 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 800be50:	4b41      	ldr	r3, [pc, #260]	; (800bf58 <USBD_SetConfig+0x144>)
 800be52:	781b      	ldrb	r3, [r3, #0]
 800be54:	2b00      	cmp	r3, #0
 800be56:	d01c      	beq.n	800be92 <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 800be58:	4b3f      	ldr	r3, [pc, #252]	; (800bf58 <USBD_SetConfig+0x144>)
 800be5a:	781b      	ldrb	r3, [r3, #0]
 800be5c:	461a      	mov	r2, r3
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 800be62:	4b3d      	ldr	r3, [pc, #244]	; (800bf58 <USBD_SetConfig+0x144>)
 800be64:	781b      	ldrb	r3, [r3, #0]
 800be66:	4619      	mov	r1, r3
 800be68:	6878      	ldr	r0, [r7, #4]
 800be6a:	f7ff f9a7 	bl	800b1bc <USBD_SetClassConfig>
 800be6e:	4603      	mov	r3, r0
 800be70:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 800be72:	7bfb      	ldrb	r3, [r7, #15]
 800be74:	2b00      	cmp	r3, #0
 800be76:	d004      	beq.n	800be82 <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 800be78:	6839      	ldr	r1, [r7, #0]
 800be7a:	6878      	ldr	r0, [r7, #4]
 800be7c:	f000 f944 	bl	800c108 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800be80:	e065      	b.n	800bf4e <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800be82:	6878      	ldr	r0, [r7, #4]
 800be84:	f000 fa0b 	bl	800c29e <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	2203      	movs	r2, #3
 800be8c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800be90:	e05d      	b.n	800bf4e <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800be92:	6878      	ldr	r0, [r7, #4]
 800be94:	f000 fa03 	bl	800c29e <USBD_CtlSendStatus>
    break;
 800be98:	e059      	b.n	800bf4e <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 800be9a:	4b2f      	ldr	r3, [pc, #188]	; (800bf58 <USBD_SetConfig+0x144>)
 800be9c:	781b      	ldrb	r3, [r3, #0]
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d112      	bne.n	800bec8 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	2202      	movs	r2, #2
 800bea6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 800beaa:	4b2b      	ldr	r3, [pc, #172]	; (800bf58 <USBD_SetConfig+0x144>)
 800beac:	781b      	ldrb	r3, [r3, #0]
 800beae:	461a      	mov	r2, r3
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800beb4:	4b28      	ldr	r3, [pc, #160]	; (800bf58 <USBD_SetConfig+0x144>)
 800beb6:	781b      	ldrb	r3, [r3, #0]
 800beb8:	4619      	mov	r1, r3
 800beba:	6878      	ldr	r0, [r7, #4]
 800bebc:	f7ff f99a 	bl	800b1f4 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 800bec0:	6878      	ldr	r0, [r7, #4]
 800bec2:	f000 f9ec 	bl	800c29e <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800bec6:	e042      	b.n	800bf4e <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 800bec8:	4b23      	ldr	r3, [pc, #140]	; (800bf58 <USBD_SetConfig+0x144>)
 800beca:	781b      	ldrb	r3, [r3, #0]
 800becc:	461a      	mov	r2, r3
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	685b      	ldr	r3, [r3, #4]
 800bed2:	429a      	cmp	r2, r3
 800bed4:	d02a      	beq.n	800bf2c <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	685b      	ldr	r3, [r3, #4]
 800beda:	b2db      	uxtb	r3, r3
 800bedc:	4619      	mov	r1, r3
 800bede:	6878      	ldr	r0, [r7, #4]
 800bee0:	f7ff f988 	bl	800b1f4 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 800bee4:	4b1c      	ldr	r3, [pc, #112]	; (800bf58 <USBD_SetConfig+0x144>)
 800bee6:	781b      	ldrb	r3, [r3, #0]
 800bee8:	461a      	mov	r2, r3
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800beee:	4b1a      	ldr	r3, [pc, #104]	; (800bf58 <USBD_SetConfig+0x144>)
 800bef0:	781b      	ldrb	r3, [r3, #0]
 800bef2:	4619      	mov	r1, r3
 800bef4:	6878      	ldr	r0, [r7, #4]
 800bef6:	f7ff f961 	bl	800b1bc <USBD_SetClassConfig>
 800befa:	4603      	mov	r3, r0
 800befc:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 800befe:	7bfb      	ldrb	r3, [r7, #15]
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d00f      	beq.n	800bf24 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 800bf04:	6839      	ldr	r1, [r7, #0]
 800bf06:	6878      	ldr	r0, [r7, #4]
 800bf08:	f000 f8fe 	bl	800c108 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	685b      	ldr	r3, [r3, #4]
 800bf10:	b2db      	uxtb	r3, r3
 800bf12:	4619      	mov	r1, r3
 800bf14:	6878      	ldr	r0, [r7, #4]
 800bf16:	f7ff f96d 	bl	800b1f4 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	2202      	movs	r2, #2
 800bf1e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800bf22:	e014      	b.n	800bf4e <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800bf24:	6878      	ldr	r0, [r7, #4]
 800bf26:	f000 f9ba 	bl	800c29e <USBD_CtlSendStatus>
    break;
 800bf2a:	e010      	b.n	800bf4e <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800bf2c:	6878      	ldr	r0, [r7, #4]
 800bf2e:	f000 f9b6 	bl	800c29e <USBD_CtlSendStatus>
    break;
 800bf32:	e00c      	b.n	800bf4e <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 800bf34:	6839      	ldr	r1, [r7, #0]
 800bf36:	6878      	ldr	r0, [r7, #4]
 800bf38:	f000 f8e6 	bl	800c108 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bf3c:	4b06      	ldr	r3, [pc, #24]	; (800bf58 <USBD_SetConfig+0x144>)
 800bf3e:	781b      	ldrb	r3, [r3, #0]
 800bf40:	4619      	mov	r1, r3
 800bf42:	6878      	ldr	r0, [r7, #4]
 800bf44:	f7ff f956 	bl	800b1f4 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 800bf48:	2303      	movs	r3, #3
 800bf4a:	73fb      	strb	r3, [r7, #15]
    break;
 800bf4c:	bf00      	nop
  }

  return ret;
 800bf4e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf50:	4618      	mov	r0, r3
 800bf52:	3710      	adds	r7, #16
 800bf54:	46bd      	mov	sp, r7
 800bf56:	bd80      	pop	{r7, pc}
 800bf58:	20000668 	.word	0x20000668

0800bf5c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bf5c:	b580      	push	{r7, lr}
 800bf5e:	b082      	sub	sp, #8
 800bf60:	af00      	add	r7, sp, #0
 800bf62:	6078      	str	r0, [r7, #4]
 800bf64:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800bf66:	683b      	ldr	r3, [r7, #0]
 800bf68:	88db      	ldrh	r3, [r3, #6]
 800bf6a:	2b01      	cmp	r3, #1
 800bf6c:	d004      	beq.n	800bf78 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800bf6e:	6839      	ldr	r1, [r7, #0]
 800bf70:	6878      	ldr	r0, [r7, #4]
 800bf72:	f000 f8c9 	bl	800c108 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 800bf76:	e021      	b.n	800bfbc <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bf7e:	2b01      	cmp	r3, #1
 800bf80:	db17      	blt.n	800bfb2 <USBD_GetConfig+0x56>
 800bf82:	2b02      	cmp	r3, #2
 800bf84:	dd02      	ble.n	800bf8c <USBD_GetConfig+0x30>
 800bf86:	2b03      	cmp	r3, #3
 800bf88:	d00b      	beq.n	800bfa2 <USBD_GetConfig+0x46>
 800bf8a:	e012      	b.n	800bfb2 <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	2200      	movs	r2, #0
 800bf90:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	3308      	adds	r3, #8
 800bf96:	2201      	movs	r2, #1
 800bf98:	4619      	mov	r1, r3
 800bf9a:	6878      	ldr	r0, [r7, #4]
 800bf9c:	f000 f925 	bl	800c1ea <USBD_CtlSendData>
      break;
 800bfa0:	e00c      	b.n	800bfbc <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	3304      	adds	r3, #4
 800bfa6:	2201      	movs	r2, #1
 800bfa8:	4619      	mov	r1, r3
 800bfaa:	6878      	ldr	r0, [r7, #4]
 800bfac:	f000 f91d 	bl	800c1ea <USBD_CtlSendData>
      break;
 800bfb0:	e004      	b.n	800bfbc <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 800bfb2:	6839      	ldr	r1, [r7, #0]
 800bfb4:	6878      	ldr	r0, [r7, #4]
 800bfb6:	f000 f8a7 	bl	800c108 <USBD_CtlError>
      break;
 800bfba:	bf00      	nop
}
 800bfbc:	bf00      	nop
 800bfbe:	3708      	adds	r7, #8
 800bfc0:	46bd      	mov	sp, r7
 800bfc2:	bd80      	pop	{r7, pc}

0800bfc4 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bfc4:	b580      	push	{r7, lr}
 800bfc6:	b082      	sub	sp, #8
 800bfc8:	af00      	add	r7, sp, #0
 800bfca:	6078      	str	r0, [r7, #4]
 800bfcc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bfd4:	3b01      	subs	r3, #1
 800bfd6:	2b02      	cmp	r3, #2
 800bfd8:	d81e      	bhi.n	800c018 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 800bfda:	683b      	ldr	r3, [r7, #0]
 800bfdc:	88db      	ldrh	r3, [r3, #6]
 800bfde:	2b02      	cmp	r3, #2
 800bfe0:	d004      	beq.n	800bfec <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800bfe2:	6839      	ldr	r1, [r7, #0]
 800bfe4:	6878      	ldr	r0, [r7, #4]
 800bfe6:	f000 f88f 	bl	800c108 <USBD_CtlError>
      break;
 800bfea:	e01a      	b.n	800c022 <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	2201      	movs	r2, #1
 800bff0:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	d005      	beq.n	800c008 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	68db      	ldr	r3, [r3, #12]
 800c000:	f043 0202 	orr.w	r2, r3, #2
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	330c      	adds	r3, #12
 800c00c:	2202      	movs	r2, #2
 800c00e:	4619      	mov	r1, r3
 800c010:	6878      	ldr	r0, [r7, #4]
 800c012:	f000 f8ea 	bl	800c1ea <USBD_CtlSendData>
    break;
 800c016:	e004      	b.n	800c022 <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 800c018:	6839      	ldr	r1, [r7, #0]
 800c01a:	6878      	ldr	r0, [r7, #4]
 800c01c:	f000 f874 	bl	800c108 <USBD_CtlError>
    break;
 800c020:	bf00      	nop
  }
}
 800c022:	bf00      	nop
 800c024:	3708      	adds	r7, #8
 800c026:	46bd      	mov	sp, r7
 800c028:	bd80      	pop	{r7, pc}

0800c02a <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c02a:	b580      	push	{r7, lr}
 800c02c:	b082      	sub	sp, #8
 800c02e:	af00      	add	r7, sp, #0
 800c030:	6078      	str	r0, [r7, #4]
 800c032:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c034:	683b      	ldr	r3, [r7, #0]
 800c036:	885b      	ldrh	r3, [r3, #2]
 800c038:	2b01      	cmp	r3, #1
 800c03a:	d106      	bne.n	800c04a <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	2201      	movs	r2, #1
 800c040:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800c044:	6878      	ldr	r0, [r7, #4]
 800c046:	f000 f92a 	bl	800c29e <USBD_CtlSendStatus>
  }
}
 800c04a:	bf00      	nop
 800c04c:	3708      	adds	r7, #8
 800c04e:	46bd      	mov	sp, r7
 800c050:	bd80      	pop	{r7, pc}

0800c052 <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c052:	b580      	push	{r7, lr}
 800c054:	b082      	sub	sp, #8
 800c056:	af00      	add	r7, sp, #0
 800c058:	6078      	str	r0, [r7, #4]
 800c05a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c062:	3b01      	subs	r3, #1
 800c064:	2b02      	cmp	r3, #2
 800c066:	d80b      	bhi.n	800c080 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c068:	683b      	ldr	r3, [r7, #0]
 800c06a:	885b      	ldrh	r3, [r3, #2]
 800c06c:	2b01      	cmp	r3, #1
 800c06e:	d10c      	bne.n	800c08a <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	2200      	movs	r2, #0
 800c074:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800c078:	6878      	ldr	r0, [r7, #4]
 800c07a:	f000 f910 	bl	800c29e <USBD_CtlSendStatus>
      }
      break;
 800c07e:	e004      	b.n	800c08a <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800c080:	6839      	ldr	r1, [r7, #0]
 800c082:	6878      	ldr	r0, [r7, #4]
 800c084:	f000 f840 	bl	800c108 <USBD_CtlError>
      break;
 800c088:	e000      	b.n	800c08c <USBD_ClrFeature+0x3a>
      break;
 800c08a:	bf00      	nop
  }
}
 800c08c:	bf00      	nop
 800c08e:	3708      	adds	r7, #8
 800c090:	46bd      	mov	sp, r7
 800c092:	bd80      	pop	{r7, pc}

0800c094 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c094:	b580      	push	{r7, lr}
 800c096:	b084      	sub	sp, #16
 800c098:	af00      	add	r7, sp, #0
 800c09a:	6078      	str	r0, [r7, #4]
 800c09c:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800c09e:	683b      	ldr	r3, [r7, #0]
 800c0a0:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	781a      	ldrb	r2, [r3, #0]
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	3301      	adds	r3, #1
 800c0ae:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	781a      	ldrb	r2, [r3, #0]
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	3301      	adds	r3, #1
 800c0bc:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800c0be:	68f8      	ldr	r0, [r7, #12]
 800c0c0:	f7ff fad3 	bl	800b66a <SWAPBYTE>
 800c0c4:	4603      	mov	r3, r0
 800c0c6:	461a      	mov	r2, r3
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800c0cc:	68fb      	ldr	r3, [r7, #12]
 800c0ce:	3301      	adds	r3, #1
 800c0d0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	3301      	adds	r3, #1
 800c0d6:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800c0d8:	68f8      	ldr	r0, [r7, #12]
 800c0da:	f7ff fac6 	bl	800b66a <SWAPBYTE>
 800c0de:	4603      	mov	r3, r0
 800c0e0:	461a      	mov	r2, r3
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	3301      	adds	r3, #1
 800c0ea:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	3301      	adds	r3, #1
 800c0f0:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800c0f2:	68f8      	ldr	r0, [r7, #12]
 800c0f4:	f7ff fab9 	bl	800b66a <SWAPBYTE>
 800c0f8:	4603      	mov	r3, r0
 800c0fa:	461a      	mov	r2, r3
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	80da      	strh	r2, [r3, #6]
}
 800c100:	bf00      	nop
 800c102:	3710      	adds	r7, #16
 800c104:	46bd      	mov	sp, r7
 800c106:	bd80      	pop	{r7, pc}

0800c108 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c108:	b580      	push	{r7, lr}
 800c10a:	b082      	sub	sp, #8
 800c10c:	af00      	add	r7, sp, #0
 800c10e:	6078      	str	r0, [r7, #4]
 800c110:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c112:	2180      	movs	r1, #128	; 0x80
 800c114:	6878      	ldr	r0, [r7, #4]
 800c116:	f000 fce7 	bl	800cae8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c11a:	2100      	movs	r1, #0
 800c11c:	6878      	ldr	r0, [r7, #4]
 800c11e:	f000 fce3 	bl	800cae8 <USBD_LL_StallEP>
}
 800c122:	bf00      	nop
 800c124:	3708      	adds	r7, #8
 800c126:	46bd      	mov	sp, r7
 800c128:	bd80      	pop	{r7, pc}

0800c12a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c12a:	b580      	push	{r7, lr}
 800c12c:	b086      	sub	sp, #24
 800c12e:	af00      	add	r7, sp, #0
 800c130:	60f8      	str	r0, [r7, #12]
 800c132:	60b9      	str	r1, [r7, #8]
 800c134:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c136:	2300      	movs	r3, #0
 800c138:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d036      	beq.n	800c1ae <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800c144:	6938      	ldr	r0, [r7, #16]
 800c146:	f000 f836 	bl	800c1b6 <USBD_GetLen>
 800c14a:	4603      	mov	r3, r0
 800c14c:	3301      	adds	r3, #1
 800c14e:	b29b      	uxth	r3, r3
 800c150:	005b      	lsls	r3, r3, #1
 800c152:	b29a      	uxth	r2, r3
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800c158:	7dfb      	ldrb	r3, [r7, #23]
 800c15a:	68ba      	ldr	r2, [r7, #8]
 800c15c:	4413      	add	r3, r2
 800c15e:	687a      	ldr	r2, [r7, #4]
 800c160:	7812      	ldrb	r2, [r2, #0]
 800c162:	701a      	strb	r2, [r3, #0]
  idx++;
 800c164:	7dfb      	ldrb	r3, [r7, #23]
 800c166:	3301      	adds	r3, #1
 800c168:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c16a:	7dfb      	ldrb	r3, [r7, #23]
 800c16c:	68ba      	ldr	r2, [r7, #8]
 800c16e:	4413      	add	r3, r2
 800c170:	2203      	movs	r2, #3
 800c172:	701a      	strb	r2, [r3, #0]
  idx++;
 800c174:	7dfb      	ldrb	r3, [r7, #23]
 800c176:	3301      	adds	r3, #1
 800c178:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800c17a:	e013      	b.n	800c1a4 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800c17c:	7dfb      	ldrb	r3, [r7, #23]
 800c17e:	68ba      	ldr	r2, [r7, #8]
 800c180:	4413      	add	r3, r2
 800c182:	693a      	ldr	r2, [r7, #16]
 800c184:	7812      	ldrb	r2, [r2, #0]
 800c186:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800c188:	693b      	ldr	r3, [r7, #16]
 800c18a:	3301      	adds	r3, #1
 800c18c:	613b      	str	r3, [r7, #16]
    idx++;
 800c18e:	7dfb      	ldrb	r3, [r7, #23]
 800c190:	3301      	adds	r3, #1
 800c192:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800c194:	7dfb      	ldrb	r3, [r7, #23]
 800c196:	68ba      	ldr	r2, [r7, #8]
 800c198:	4413      	add	r3, r2
 800c19a:	2200      	movs	r2, #0
 800c19c:	701a      	strb	r2, [r3, #0]
    idx++;
 800c19e:	7dfb      	ldrb	r3, [r7, #23]
 800c1a0:	3301      	adds	r3, #1
 800c1a2:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800c1a4:	693b      	ldr	r3, [r7, #16]
 800c1a6:	781b      	ldrb	r3, [r3, #0]
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d1e7      	bne.n	800c17c <USBD_GetString+0x52>
 800c1ac:	e000      	b.n	800c1b0 <USBD_GetString+0x86>
    return;
 800c1ae:	bf00      	nop
  }
}
 800c1b0:	3718      	adds	r7, #24
 800c1b2:	46bd      	mov	sp, r7
 800c1b4:	bd80      	pop	{r7, pc}

0800c1b6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c1b6:	b480      	push	{r7}
 800c1b8:	b085      	sub	sp, #20
 800c1ba:	af00      	add	r7, sp, #0
 800c1bc:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c1be:	2300      	movs	r3, #0
 800c1c0:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800c1c6:	e005      	b.n	800c1d4 <USBD_GetLen+0x1e>
  {
    len++;
 800c1c8:	7bfb      	ldrb	r3, [r7, #15]
 800c1ca:	3301      	adds	r3, #1
 800c1cc:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800c1ce:	68bb      	ldr	r3, [r7, #8]
 800c1d0:	3301      	adds	r3, #1
 800c1d2:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800c1d4:	68bb      	ldr	r3, [r7, #8]
 800c1d6:	781b      	ldrb	r3, [r3, #0]
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d1f5      	bne.n	800c1c8 <USBD_GetLen+0x12>
  }

  return len;
 800c1dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1de:	4618      	mov	r0, r3
 800c1e0:	3714      	adds	r7, #20
 800c1e2:	46bd      	mov	sp, r7
 800c1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1e8:	4770      	bx	lr

0800c1ea <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c1ea:	b580      	push	{r7, lr}
 800c1ec:	b084      	sub	sp, #16
 800c1ee:	af00      	add	r7, sp, #0
 800c1f0:	60f8      	str	r0, [r7, #12]
 800c1f2:	60b9      	str	r1, [r7, #8]
 800c1f4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c1f6:	68fb      	ldr	r3, [r7, #12]
 800c1f8:	2202      	movs	r2, #2
 800c1fa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	687a      	ldr	r2, [r7, #4]
 800c202:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	687a      	ldr	r2, [r7, #4]
 800c208:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	68ba      	ldr	r2, [r7, #8]
 800c20e:	2100      	movs	r1, #0
 800c210:	68f8      	ldr	r0, [r7, #12]
 800c212:	f000 fcf2 	bl	800cbfa <USBD_LL_Transmit>

  return USBD_OK;
 800c216:	2300      	movs	r3, #0
}
 800c218:	4618      	mov	r0, r3
 800c21a:	3710      	adds	r7, #16
 800c21c:	46bd      	mov	sp, r7
 800c21e:	bd80      	pop	{r7, pc}

0800c220 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c220:	b580      	push	{r7, lr}
 800c222:	b084      	sub	sp, #16
 800c224:	af00      	add	r7, sp, #0
 800c226:	60f8      	str	r0, [r7, #12]
 800c228:	60b9      	str	r1, [r7, #8]
 800c22a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	68ba      	ldr	r2, [r7, #8]
 800c230:	2100      	movs	r1, #0
 800c232:	68f8      	ldr	r0, [r7, #12]
 800c234:	f000 fce1 	bl	800cbfa <USBD_LL_Transmit>

  return USBD_OK;
 800c238:	2300      	movs	r3, #0
}
 800c23a:	4618      	mov	r0, r3
 800c23c:	3710      	adds	r7, #16
 800c23e:	46bd      	mov	sp, r7
 800c240:	bd80      	pop	{r7, pc}

0800c242 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c242:	b580      	push	{r7, lr}
 800c244:	b084      	sub	sp, #16
 800c246:	af00      	add	r7, sp, #0
 800c248:	60f8      	str	r0, [r7, #12]
 800c24a:	60b9      	str	r1, [r7, #8]
 800c24c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	2203      	movs	r2, #3
 800c252:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	687a      	ldr	r2, [r7, #4]
 800c25a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	687a      	ldr	r2, [r7, #4]
 800c262:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	68ba      	ldr	r2, [r7, #8]
 800c26a:	2100      	movs	r1, #0
 800c26c:	68f8      	ldr	r0, [r7, #12]
 800c26e:	f000 fce5 	bl	800cc3c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c272:	2300      	movs	r3, #0
}
 800c274:	4618      	mov	r0, r3
 800c276:	3710      	adds	r7, #16
 800c278:	46bd      	mov	sp, r7
 800c27a:	bd80      	pop	{r7, pc}

0800c27c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c27c:	b580      	push	{r7, lr}
 800c27e:	b084      	sub	sp, #16
 800c280:	af00      	add	r7, sp, #0
 800c282:	60f8      	str	r0, [r7, #12]
 800c284:	60b9      	str	r1, [r7, #8]
 800c286:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	68ba      	ldr	r2, [r7, #8]
 800c28c:	2100      	movs	r1, #0
 800c28e:	68f8      	ldr	r0, [r7, #12]
 800c290:	f000 fcd4 	bl	800cc3c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c294:	2300      	movs	r3, #0
}
 800c296:	4618      	mov	r0, r3
 800c298:	3710      	adds	r7, #16
 800c29a:	46bd      	mov	sp, r7
 800c29c:	bd80      	pop	{r7, pc}

0800c29e <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c29e:	b580      	push	{r7, lr}
 800c2a0:	b082      	sub	sp, #8
 800c2a2:	af00      	add	r7, sp, #0
 800c2a4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	2204      	movs	r2, #4
 800c2aa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c2ae:	2300      	movs	r3, #0
 800c2b0:	2200      	movs	r2, #0
 800c2b2:	2100      	movs	r1, #0
 800c2b4:	6878      	ldr	r0, [r7, #4]
 800c2b6:	f000 fca0 	bl	800cbfa <USBD_LL_Transmit>

  return USBD_OK;
 800c2ba:	2300      	movs	r3, #0
}
 800c2bc:	4618      	mov	r0, r3
 800c2be:	3708      	adds	r7, #8
 800c2c0:	46bd      	mov	sp, r7
 800c2c2:	bd80      	pop	{r7, pc}

0800c2c4 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c2c4:	b580      	push	{r7, lr}
 800c2c6:	b082      	sub	sp, #8
 800c2c8:	af00      	add	r7, sp, #0
 800c2ca:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	2205      	movs	r2, #5
 800c2d0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c2d4:	2300      	movs	r3, #0
 800c2d6:	2200      	movs	r2, #0
 800c2d8:	2100      	movs	r1, #0
 800c2da:	6878      	ldr	r0, [r7, #4]
 800c2dc:	f000 fcae 	bl	800cc3c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c2e0:	2300      	movs	r3, #0
}
 800c2e2:	4618      	mov	r0, r3
 800c2e4:	3708      	adds	r7, #8
 800c2e6:	46bd      	mov	sp, r7
 800c2e8:	bd80      	pop	{r7, pc}
	...

0800c2ec <MX_PDM2PCM_Init>:
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */

/* PDM2PCM init function */
void MX_PDM2PCM_Init(void)
{
 800c2ec:	b580      	push	{r7, lr}
 800c2ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

   /**
  */
  PDM1_filter_handler.bit_order = PDM_FILTER_BIT_ORDER_LSB;
 800c2f0:	4b10      	ldr	r3, [pc, #64]	; (800c334 <MX_PDM2PCM_Init+0x48>)
 800c2f2:	2200      	movs	r2, #0
 800c2f4:	801a      	strh	r2, [r3, #0]
  PDM1_filter_handler.endianness = PDM_FILTER_ENDIANNESS_BE;
 800c2f6:	4b0f      	ldr	r3, [pc, #60]	; (800c334 <MX_PDM2PCM_Init+0x48>)
 800c2f8:	2201      	movs	r2, #1
 800c2fa:	805a      	strh	r2, [r3, #2]
  PDM1_filter_handler.high_pass_tap = 2104533974;
 800c2fc:	4b0d      	ldr	r3, [pc, #52]	; (800c334 <MX_PDM2PCM_Init+0x48>)
 800c2fe:	4a0e      	ldr	r2, [pc, #56]	; (800c338 <MX_PDM2PCM_Init+0x4c>)
 800c300:	605a      	str	r2, [r3, #4]
  PDM1_filter_handler.in_ptr_channels = 1;
 800c302:	4b0c      	ldr	r3, [pc, #48]	; (800c334 <MX_PDM2PCM_Init+0x48>)
 800c304:	2201      	movs	r2, #1
 800c306:	811a      	strh	r2, [r3, #8]
  PDM1_filter_handler.out_ptr_channels = 1;
 800c308:	4b0a      	ldr	r3, [pc, #40]	; (800c334 <MX_PDM2PCM_Init+0x48>)
 800c30a:	2201      	movs	r2, #1
 800c30c:	815a      	strh	r2, [r3, #10]
  PDM_Filter_Init(&PDM1_filter_handler);
 800c30e:	4809      	ldr	r0, [pc, #36]	; (800c334 <MX_PDM2PCM_Init+0x48>)
 800c310:	f002 fa44 	bl	800e79c <PDM_Filter_Init>

  PDM1_filter_config.decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 800c314:	4b09      	ldr	r3, [pc, #36]	; (800c33c <MX_PDM2PCM_Init+0x50>)
 800c316:	2202      	movs	r2, #2
 800c318:	801a      	strh	r2, [r3, #0]
  PDM1_filter_config.output_samples_number = 16;
 800c31a:	4b08      	ldr	r3, [pc, #32]	; (800c33c <MX_PDM2PCM_Init+0x50>)
 800c31c:	2210      	movs	r2, #16
 800c31e:	805a      	strh	r2, [r3, #2]
  PDM1_filter_config.mic_gain = 24;
 800c320:	4b06      	ldr	r3, [pc, #24]	; (800c33c <MX_PDM2PCM_Init+0x50>)
 800c322:	2218      	movs	r2, #24
 800c324:	809a      	strh	r2, [r3, #4]
  PDM_Filter_setConfig(&PDM1_filter_handler, &PDM1_filter_config);
 800c326:	4905      	ldr	r1, [pc, #20]	; (800c33c <MX_PDM2PCM_Init+0x50>)
 800c328:	4802      	ldr	r0, [pc, #8]	; (800c334 <MX_PDM2PCM_Init+0x48>)
 800c32a:	f002 fac1 	bl	800e8b0 <PDM_Filter_setConfig>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 800c32e:	bf00      	nop
 800c330:	bd80      	pop	{r7, pc}
 800c332:	bf00      	nop
 800c334:	20003384 	.word	0x20003384
 800c338:	7d70a3d6 	.word	0x7d70a3d6
 800c33c:	2000337c 	.word	0x2000337c

0800c340 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c340:	b580      	push	{r7, lr}
 800c342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c344:	2200      	movs	r2, #0
 800c346:	4912      	ldr	r1, [pc, #72]	; (800c390 <MX_USB_DEVICE_Init+0x50>)
 800c348:	4812      	ldr	r0, [pc, #72]	; (800c394 <MX_USB_DEVICE_Init+0x54>)
 800c34a:	f7fe fec9 	bl	800b0e0 <USBD_Init>
 800c34e:	4603      	mov	r3, r0
 800c350:	2b00      	cmp	r3, #0
 800c352:	d001      	beq.n	800c358 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c354:	f7f5 ff40 	bl	80021d8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c358:	490f      	ldr	r1, [pc, #60]	; (800c398 <MX_USB_DEVICE_Init+0x58>)
 800c35a:	480e      	ldr	r0, [pc, #56]	; (800c394 <MX_USB_DEVICE_Init+0x54>)
 800c35c:	f7fe fef6 	bl	800b14c <USBD_RegisterClass>
 800c360:	4603      	mov	r3, r0
 800c362:	2b00      	cmp	r3, #0
 800c364:	d001      	beq.n	800c36a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800c366:	f7f5 ff37 	bl	80021d8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c36a:	490c      	ldr	r1, [pc, #48]	; (800c39c <MX_USB_DEVICE_Init+0x5c>)
 800c36c:	4809      	ldr	r0, [pc, #36]	; (800c394 <MX_USB_DEVICE_Init+0x54>)
 800c36e:	f7fe fe4b 	bl	800b008 <USBD_CDC_RegisterInterface>
 800c372:	4603      	mov	r3, r0
 800c374:	2b00      	cmp	r3, #0
 800c376:	d001      	beq.n	800c37c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800c378:	f7f5 ff2e 	bl	80021d8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c37c:	4805      	ldr	r0, [pc, #20]	; (800c394 <MX_USB_DEVICE_Init+0x54>)
 800c37e:	f7fe ff06 	bl	800b18e <USBD_Start>
 800c382:	4603      	mov	r3, r0
 800c384:	2b00      	cmp	r3, #0
 800c386:	d001      	beq.n	800c38c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800c388:	f7f5 ff26 	bl	80021d8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c38c:	bf00      	nop
 800c38e:	bd80      	pop	{r7, pc}
 800c390:	20000530 	.word	0x20000530
 800c394:	200033d0 	.word	0x200033d0
 800c398:	20000418 	.word	0x20000418
 800c39c:	2000051c 	.word	0x2000051c

0800c3a0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c3a0:	b580      	push	{r7, lr}
 800c3a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c3a4:	2200      	movs	r2, #0
 800c3a6:	4905      	ldr	r1, [pc, #20]	; (800c3bc <CDC_Init_FS+0x1c>)
 800c3a8:	4805      	ldr	r0, [pc, #20]	; (800c3c0 <CDC_Init_FS+0x20>)
 800c3aa:	f7fe fe42 	bl	800b032 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c3ae:	4905      	ldr	r1, [pc, #20]	; (800c3c4 <CDC_Init_FS+0x24>)
 800c3b0:	4803      	ldr	r0, [pc, #12]	; (800c3c0 <CDC_Init_FS+0x20>)
 800c3b2:	f7fe fe57 	bl	800b064 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800c3b6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c3b8:	4618      	mov	r0, r3
 800c3ba:	bd80      	pop	{r7, pc}
 800c3bc:	20003ea0 	.word	0x20003ea0
 800c3c0:	200033d0 	.word	0x200033d0
 800c3c4:	200036a0 	.word	0x200036a0

0800c3c8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800c3c8:	b480      	push	{r7}
 800c3ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c3cc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c3ce:	4618      	mov	r0, r3
 800c3d0:	46bd      	mov	sp, r7
 800c3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3d6:	4770      	bx	lr

0800c3d8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c3d8:	b480      	push	{r7}
 800c3da:	b083      	sub	sp, #12
 800c3dc:	af00      	add	r7, sp, #0
 800c3de:	4603      	mov	r3, r0
 800c3e0:	6039      	str	r1, [r7, #0]
 800c3e2:	71fb      	strb	r3, [r7, #7]
 800c3e4:	4613      	mov	r3, r2
 800c3e6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800c3e8:	79fb      	ldrb	r3, [r7, #7]
 800c3ea:	2b23      	cmp	r3, #35	; 0x23
 800c3ec:	d84a      	bhi.n	800c484 <CDC_Control_FS+0xac>
 800c3ee:	a201      	add	r2, pc, #4	; (adr r2, 800c3f4 <CDC_Control_FS+0x1c>)
 800c3f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3f4:	0800c485 	.word	0x0800c485
 800c3f8:	0800c485 	.word	0x0800c485
 800c3fc:	0800c485 	.word	0x0800c485
 800c400:	0800c485 	.word	0x0800c485
 800c404:	0800c485 	.word	0x0800c485
 800c408:	0800c485 	.word	0x0800c485
 800c40c:	0800c485 	.word	0x0800c485
 800c410:	0800c485 	.word	0x0800c485
 800c414:	0800c485 	.word	0x0800c485
 800c418:	0800c485 	.word	0x0800c485
 800c41c:	0800c485 	.word	0x0800c485
 800c420:	0800c485 	.word	0x0800c485
 800c424:	0800c485 	.word	0x0800c485
 800c428:	0800c485 	.word	0x0800c485
 800c42c:	0800c485 	.word	0x0800c485
 800c430:	0800c485 	.word	0x0800c485
 800c434:	0800c485 	.word	0x0800c485
 800c438:	0800c485 	.word	0x0800c485
 800c43c:	0800c485 	.word	0x0800c485
 800c440:	0800c485 	.word	0x0800c485
 800c444:	0800c485 	.word	0x0800c485
 800c448:	0800c485 	.word	0x0800c485
 800c44c:	0800c485 	.word	0x0800c485
 800c450:	0800c485 	.word	0x0800c485
 800c454:	0800c485 	.word	0x0800c485
 800c458:	0800c485 	.word	0x0800c485
 800c45c:	0800c485 	.word	0x0800c485
 800c460:	0800c485 	.word	0x0800c485
 800c464:	0800c485 	.word	0x0800c485
 800c468:	0800c485 	.word	0x0800c485
 800c46c:	0800c485 	.word	0x0800c485
 800c470:	0800c485 	.word	0x0800c485
 800c474:	0800c485 	.word	0x0800c485
 800c478:	0800c485 	.word	0x0800c485
 800c47c:	0800c485 	.word	0x0800c485
 800c480:	0800c485 	.word	0x0800c485
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800c484:	bf00      	nop
  }

  return (USBD_OK);
 800c486:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c488:	4618      	mov	r0, r3
 800c48a:	370c      	adds	r7, #12
 800c48c:	46bd      	mov	sp, r7
 800c48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c492:	4770      	bx	lr

0800c494 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800c494:	b580      	push	{r7, lr}
 800c496:	b082      	sub	sp, #8
 800c498:	af00      	add	r7, sp, #0
 800c49a:	6078      	str	r0, [r7, #4]
 800c49c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c49e:	6879      	ldr	r1, [r7, #4]
 800c4a0:	4805      	ldr	r0, [pc, #20]	; (800c4b8 <CDC_Receive_FS+0x24>)
 800c4a2:	f7fe fddf 	bl	800b064 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c4a6:	4804      	ldr	r0, [pc, #16]	; (800c4b8 <CDC_Receive_FS+0x24>)
 800c4a8:	f7fe fdf0 	bl	800b08c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800c4ac:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c4ae:	4618      	mov	r0, r3
 800c4b0:	3708      	adds	r7, #8
 800c4b2:	46bd      	mov	sp, r7
 800c4b4:	bd80      	pop	{r7, pc}
 800c4b6:	bf00      	nop
 800c4b8:	200033d0 	.word	0x200033d0

0800c4bc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800c4bc:	b480      	push	{r7}
 800c4be:	b087      	sub	sp, #28
 800c4c0:	af00      	add	r7, sp, #0
 800c4c2:	60f8      	str	r0, [r7, #12]
 800c4c4:	60b9      	str	r1, [r7, #8]
 800c4c6:	4613      	mov	r3, r2
 800c4c8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800c4ca:	2300      	movs	r3, #0
 800c4cc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800c4ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c4d2:	4618      	mov	r0, r3
 800c4d4:	371c      	adds	r7, #28
 800c4d6:	46bd      	mov	sp, r7
 800c4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4dc:	4770      	bx	lr
	...

0800c4e0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c4e0:	b480      	push	{r7}
 800c4e2:	b083      	sub	sp, #12
 800c4e4:	af00      	add	r7, sp, #0
 800c4e6:	4603      	mov	r3, r0
 800c4e8:	6039      	str	r1, [r7, #0]
 800c4ea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c4ec:	683b      	ldr	r3, [r7, #0]
 800c4ee:	2212      	movs	r2, #18
 800c4f0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800c4f2:	4b03      	ldr	r3, [pc, #12]	; (800c500 <USBD_FS_DeviceDescriptor+0x20>)
}
 800c4f4:	4618      	mov	r0, r3
 800c4f6:	370c      	adds	r7, #12
 800c4f8:	46bd      	mov	sp, r7
 800c4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4fe:	4770      	bx	lr
 800c500:	2000054c 	.word	0x2000054c

0800c504 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c504:	b480      	push	{r7}
 800c506:	b083      	sub	sp, #12
 800c508:	af00      	add	r7, sp, #0
 800c50a:	4603      	mov	r3, r0
 800c50c:	6039      	str	r1, [r7, #0]
 800c50e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c510:	683b      	ldr	r3, [r7, #0]
 800c512:	2204      	movs	r2, #4
 800c514:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c516:	4b03      	ldr	r3, [pc, #12]	; (800c524 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800c518:	4618      	mov	r0, r3
 800c51a:	370c      	adds	r7, #12
 800c51c:	46bd      	mov	sp, r7
 800c51e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c522:	4770      	bx	lr
 800c524:	20000560 	.word	0x20000560

0800c528 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c528:	b580      	push	{r7, lr}
 800c52a:	b082      	sub	sp, #8
 800c52c:	af00      	add	r7, sp, #0
 800c52e:	4603      	mov	r3, r0
 800c530:	6039      	str	r1, [r7, #0]
 800c532:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c534:	79fb      	ldrb	r3, [r7, #7]
 800c536:	2b00      	cmp	r3, #0
 800c538:	d105      	bne.n	800c546 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c53a:	683a      	ldr	r2, [r7, #0]
 800c53c:	4907      	ldr	r1, [pc, #28]	; (800c55c <USBD_FS_ProductStrDescriptor+0x34>)
 800c53e:	4808      	ldr	r0, [pc, #32]	; (800c560 <USBD_FS_ProductStrDescriptor+0x38>)
 800c540:	f7ff fdf3 	bl	800c12a <USBD_GetString>
 800c544:	e004      	b.n	800c550 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c546:	683a      	ldr	r2, [r7, #0]
 800c548:	4904      	ldr	r1, [pc, #16]	; (800c55c <USBD_FS_ProductStrDescriptor+0x34>)
 800c54a:	4805      	ldr	r0, [pc, #20]	; (800c560 <USBD_FS_ProductStrDescriptor+0x38>)
 800c54c:	f7ff fded 	bl	800c12a <USBD_GetString>
  }
  return USBD_StrDesc;
 800c550:	4b02      	ldr	r3, [pc, #8]	; (800c55c <USBD_FS_ProductStrDescriptor+0x34>)
}
 800c552:	4618      	mov	r0, r3
 800c554:	3708      	adds	r7, #8
 800c556:	46bd      	mov	sp, r7
 800c558:	bd80      	pop	{r7, pc}
 800c55a:	bf00      	nop
 800c55c:	200046a0 	.word	0x200046a0
 800c560:	0800fca4 	.word	0x0800fca4

0800c564 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c564:	b580      	push	{r7, lr}
 800c566:	b082      	sub	sp, #8
 800c568:	af00      	add	r7, sp, #0
 800c56a:	4603      	mov	r3, r0
 800c56c:	6039      	str	r1, [r7, #0]
 800c56e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c570:	683a      	ldr	r2, [r7, #0]
 800c572:	4904      	ldr	r1, [pc, #16]	; (800c584 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800c574:	4804      	ldr	r0, [pc, #16]	; (800c588 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800c576:	f7ff fdd8 	bl	800c12a <USBD_GetString>
  return USBD_StrDesc;
 800c57a:	4b02      	ldr	r3, [pc, #8]	; (800c584 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800c57c:	4618      	mov	r0, r3
 800c57e:	3708      	adds	r7, #8
 800c580:	46bd      	mov	sp, r7
 800c582:	bd80      	pop	{r7, pc}
 800c584:	200046a0 	.word	0x200046a0
 800c588:	0800fcbc 	.word	0x0800fcbc

0800c58c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c58c:	b580      	push	{r7, lr}
 800c58e:	b082      	sub	sp, #8
 800c590:	af00      	add	r7, sp, #0
 800c592:	4603      	mov	r3, r0
 800c594:	6039      	str	r1, [r7, #0]
 800c596:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c598:	683b      	ldr	r3, [r7, #0]
 800c59a:	221a      	movs	r2, #26
 800c59c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c59e:	f000 f843 	bl	800c628 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800c5a2:	4b02      	ldr	r3, [pc, #8]	; (800c5ac <USBD_FS_SerialStrDescriptor+0x20>)
}
 800c5a4:	4618      	mov	r0, r3
 800c5a6:	3708      	adds	r7, #8
 800c5a8:	46bd      	mov	sp, r7
 800c5aa:	bd80      	pop	{r7, pc}
 800c5ac:	20000564 	.word	0x20000564

0800c5b0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c5b0:	b580      	push	{r7, lr}
 800c5b2:	b082      	sub	sp, #8
 800c5b4:	af00      	add	r7, sp, #0
 800c5b6:	4603      	mov	r3, r0
 800c5b8:	6039      	str	r1, [r7, #0]
 800c5ba:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800c5bc:	79fb      	ldrb	r3, [r7, #7]
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d105      	bne.n	800c5ce <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c5c2:	683a      	ldr	r2, [r7, #0]
 800c5c4:	4907      	ldr	r1, [pc, #28]	; (800c5e4 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c5c6:	4808      	ldr	r0, [pc, #32]	; (800c5e8 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c5c8:	f7ff fdaf 	bl	800c12a <USBD_GetString>
 800c5cc:	e004      	b.n	800c5d8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c5ce:	683a      	ldr	r2, [r7, #0]
 800c5d0:	4904      	ldr	r1, [pc, #16]	; (800c5e4 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c5d2:	4805      	ldr	r0, [pc, #20]	; (800c5e8 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c5d4:	f7ff fda9 	bl	800c12a <USBD_GetString>
  }
  return USBD_StrDesc;
 800c5d8:	4b02      	ldr	r3, [pc, #8]	; (800c5e4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800c5da:	4618      	mov	r0, r3
 800c5dc:	3708      	adds	r7, #8
 800c5de:	46bd      	mov	sp, r7
 800c5e0:	bd80      	pop	{r7, pc}
 800c5e2:	bf00      	nop
 800c5e4:	200046a0 	.word	0x200046a0
 800c5e8:	0800fcd0 	.word	0x0800fcd0

0800c5ec <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c5ec:	b580      	push	{r7, lr}
 800c5ee:	b082      	sub	sp, #8
 800c5f0:	af00      	add	r7, sp, #0
 800c5f2:	4603      	mov	r3, r0
 800c5f4:	6039      	str	r1, [r7, #0]
 800c5f6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c5f8:	79fb      	ldrb	r3, [r7, #7]
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d105      	bne.n	800c60a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c5fe:	683a      	ldr	r2, [r7, #0]
 800c600:	4907      	ldr	r1, [pc, #28]	; (800c620 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c602:	4808      	ldr	r0, [pc, #32]	; (800c624 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c604:	f7ff fd91 	bl	800c12a <USBD_GetString>
 800c608:	e004      	b.n	800c614 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c60a:	683a      	ldr	r2, [r7, #0]
 800c60c:	4904      	ldr	r1, [pc, #16]	; (800c620 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c60e:	4805      	ldr	r0, [pc, #20]	; (800c624 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c610:	f7ff fd8b 	bl	800c12a <USBD_GetString>
  }
  return USBD_StrDesc;
 800c614:	4b02      	ldr	r3, [pc, #8]	; (800c620 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800c616:	4618      	mov	r0, r3
 800c618:	3708      	adds	r7, #8
 800c61a:	46bd      	mov	sp, r7
 800c61c:	bd80      	pop	{r7, pc}
 800c61e:	bf00      	nop
 800c620:	200046a0 	.word	0x200046a0
 800c624:	0800fcdc 	.word	0x0800fcdc

0800c628 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c628:	b580      	push	{r7, lr}
 800c62a:	b084      	sub	sp, #16
 800c62c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c62e:	4b0f      	ldr	r3, [pc, #60]	; (800c66c <Get_SerialNum+0x44>)
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c634:	4b0e      	ldr	r3, [pc, #56]	; (800c670 <Get_SerialNum+0x48>)
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c63a:	4b0e      	ldr	r3, [pc, #56]	; (800c674 <Get_SerialNum+0x4c>)
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c640:	68fa      	ldr	r2, [r7, #12]
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	4413      	add	r3, r2
 800c646:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d009      	beq.n	800c662 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c64e:	2208      	movs	r2, #8
 800c650:	4909      	ldr	r1, [pc, #36]	; (800c678 <Get_SerialNum+0x50>)
 800c652:	68f8      	ldr	r0, [r7, #12]
 800c654:	f000 f814 	bl	800c680 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c658:	2204      	movs	r2, #4
 800c65a:	4908      	ldr	r1, [pc, #32]	; (800c67c <Get_SerialNum+0x54>)
 800c65c:	68b8      	ldr	r0, [r7, #8]
 800c65e:	f000 f80f 	bl	800c680 <IntToUnicode>
  }
}
 800c662:	bf00      	nop
 800c664:	3710      	adds	r7, #16
 800c666:	46bd      	mov	sp, r7
 800c668:	bd80      	pop	{r7, pc}
 800c66a:	bf00      	nop
 800c66c:	1fff7a10 	.word	0x1fff7a10
 800c670:	1fff7a14 	.word	0x1fff7a14
 800c674:	1fff7a18 	.word	0x1fff7a18
 800c678:	20000566 	.word	0x20000566
 800c67c:	20000576 	.word	0x20000576

0800c680 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c680:	b480      	push	{r7}
 800c682:	b087      	sub	sp, #28
 800c684:	af00      	add	r7, sp, #0
 800c686:	60f8      	str	r0, [r7, #12]
 800c688:	60b9      	str	r1, [r7, #8]
 800c68a:	4613      	mov	r3, r2
 800c68c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800c68e:	2300      	movs	r3, #0
 800c690:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800c692:	2300      	movs	r3, #0
 800c694:	75fb      	strb	r3, [r7, #23]
 800c696:	e027      	b.n	800c6e8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	0f1b      	lsrs	r3, r3, #28
 800c69c:	2b09      	cmp	r3, #9
 800c69e:	d80b      	bhi.n	800c6b8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	0f1b      	lsrs	r3, r3, #28
 800c6a4:	b2da      	uxtb	r2, r3
 800c6a6:	7dfb      	ldrb	r3, [r7, #23]
 800c6a8:	005b      	lsls	r3, r3, #1
 800c6aa:	4619      	mov	r1, r3
 800c6ac:	68bb      	ldr	r3, [r7, #8]
 800c6ae:	440b      	add	r3, r1
 800c6b0:	3230      	adds	r2, #48	; 0x30
 800c6b2:	b2d2      	uxtb	r2, r2
 800c6b4:	701a      	strb	r2, [r3, #0]
 800c6b6:	e00a      	b.n	800c6ce <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	0f1b      	lsrs	r3, r3, #28
 800c6bc:	b2da      	uxtb	r2, r3
 800c6be:	7dfb      	ldrb	r3, [r7, #23]
 800c6c0:	005b      	lsls	r3, r3, #1
 800c6c2:	4619      	mov	r1, r3
 800c6c4:	68bb      	ldr	r3, [r7, #8]
 800c6c6:	440b      	add	r3, r1
 800c6c8:	3237      	adds	r2, #55	; 0x37
 800c6ca:	b2d2      	uxtb	r2, r2
 800c6cc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	011b      	lsls	r3, r3, #4
 800c6d2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c6d4:	7dfb      	ldrb	r3, [r7, #23]
 800c6d6:	005b      	lsls	r3, r3, #1
 800c6d8:	3301      	adds	r3, #1
 800c6da:	68ba      	ldr	r2, [r7, #8]
 800c6dc:	4413      	add	r3, r2
 800c6de:	2200      	movs	r2, #0
 800c6e0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c6e2:	7dfb      	ldrb	r3, [r7, #23]
 800c6e4:	3301      	adds	r3, #1
 800c6e6:	75fb      	strb	r3, [r7, #23]
 800c6e8:	7dfa      	ldrb	r2, [r7, #23]
 800c6ea:	79fb      	ldrb	r3, [r7, #7]
 800c6ec:	429a      	cmp	r2, r3
 800c6ee:	d3d3      	bcc.n	800c698 <IntToUnicode+0x18>
  }
}
 800c6f0:	bf00      	nop
 800c6f2:	371c      	adds	r7, #28
 800c6f4:	46bd      	mov	sp, r7
 800c6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6fa:	4770      	bx	lr

0800c6fc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c6fc:	b580      	push	{r7, lr}
 800c6fe:	b08a      	sub	sp, #40	; 0x28
 800c700:	af00      	add	r7, sp, #0
 800c702:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c704:	f107 0314 	add.w	r3, r7, #20
 800c708:	2200      	movs	r2, #0
 800c70a:	601a      	str	r2, [r3, #0]
 800c70c:	605a      	str	r2, [r3, #4]
 800c70e:	609a      	str	r2, [r3, #8]
 800c710:	60da      	str	r2, [r3, #12]
 800c712:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c71c:	d147      	bne.n	800c7ae <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c71e:	2300      	movs	r3, #0
 800c720:	613b      	str	r3, [r7, #16]
 800c722:	4b25      	ldr	r3, [pc, #148]	; (800c7b8 <HAL_PCD_MspInit+0xbc>)
 800c724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c726:	4a24      	ldr	r2, [pc, #144]	; (800c7b8 <HAL_PCD_MspInit+0xbc>)
 800c728:	f043 0301 	orr.w	r3, r3, #1
 800c72c:	6313      	str	r3, [r2, #48]	; 0x30
 800c72e:	4b22      	ldr	r3, [pc, #136]	; (800c7b8 <HAL_PCD_MspInit+0xbc>)
 800c730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c732:	f003 0301 	and.w	r3, r3, #1
 800c736:	613b      	str	r3, [r7, #16]
 800c738:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800c73a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c73e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800c740:	2300      	movs	r3, #0
 800c742:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c744:	2300      	movs	r3, #0
 800c746:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800c748:	f107 0314 	add.w	r3, r7, #20
 800c74c:	4619      	mov	r1, r3
 800c74e:	481b      	ldr	r0, [pc, #108]	; (800c7bc <HAL_PCD_MspInit+0xc0>)
 800c750:	f7f6 fea2 	bl	8003498 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800c754:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800c758:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c75a:	2302      	movs	r3, #2
 800c75c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c75e:	2300      	movs	r3, #0
 800c760:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c762:	2303      	movs	r3, #3
 800c764:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c766:	230a      	movs	r3, #10
 800c768:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c76a:	f107 0314 	add.w	r3, r7, #20
 800c76e:	4619      	mov	r1, r3
 800c770:	4812      	ldr	r0, [pc, #72]	; (800c7bc <HAL_PCD_MspInit+0xc0>)
 800c772:	f7f6 fe91 	bl	8003498 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c776:	4b10      	ldr	r3, [pc, #64]	; (800c7b8 <HAL_PCD_MspInit+0xbc>)
 800c778:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c77a:	4a0f      	ldr	r2, [pc, #60]	; (800c7b8 <HAL_PCD_MspInit+0xbc>)
 800c77c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c780:	6353      	str	r3, [r2, #52]	; 0x34
 800c782:	2300      	movs	r3, #0
 800c784:	60fb      	str	r3, [r7, #12]
 800c786:	4b0c      	ldr	r3, [pc, #48]	; (800c7b8 <HAL_PCD_MspInit+0xbc>)
 800c788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c78a:	4a0b      	ldr	r2, [pc, #44]	; (800c7b8 <HAL_PCD_MspInit+0xbc>)
 800c78c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c790:	6453      	str	r3, [r2, #68]	; 0x44
 800c792:	4b09      	ldr	r3, [pc, #36]	; (800c7b8 <HAL_PCD_MspInit+0xbc>)
 800c794:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c796:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c79a:	60fb      	str	r3, [r7, #12]
 800c79c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c79e:	2200      	movs	r2, #0
 800c7a0:	2100      	movs	r1, #0
 800c7a2:	2043      	movs	r0, #67	; 0x43
 800c7a4:	f7f6 f914 	bl	80029d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c7a8:	2043      	movs	r0, #67	; 0x43
 800c7aa:	f7f6 f93d 	bl	8002a28 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c7ae:	bf00      	nop
 800c7b0:	3728      	adds	r7, #40	; 0x28
 800c7b2:	46bd      	mov	sp, r7
 800c7b4:	bd80      	pop	{r7, pc}
 800c7b6:	bf00      	nop
 800c7b8:	40023800 	.word	0x40023800
 800c7bc:	40020000 	.word	0x40020000

0800c7c0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c7c0:	b580      	push	{r7, lr}
 800c7c2:	b082      	sub	sp, #8
 800c7c4:	af00      	add	r7, sp, #0
 800c7c6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800c7d4:	4619      	mov	r1, r3
 800c7d6:	4610      	mov	r0, r2
 800c7d8:	f7fe fd24 	bl	800b224 <USBD_LL_SetupStage>
}
 800c7dc:	bf00      	nop
 800c7de:	3708      	adds	r7, #8
 800c7e0:	46bd      	mov	sp, r7
 800c7e2:	bd80      	pop	{r7, pc}

0800c7e4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c7e4:	b580      	push	{r7, lr}
 800c7e6:	b082      	sub	sp, #8
 800c7e8:	af00      	add	r7, sp, #0
 800c7ea:	6078      	str	r0, [r7, #4]
 800c7ec:	460b      	mov	r3, r1
 800c7ee:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800c7f6:	78fa      	ldrb	r2, [r7, #3]
 800c7f8:	6879      	ldr	r1, [r7, #4]
 800c7fa:	4613      	mov	r3, r2
 800c7fc:	00db      	lsls	r3, r3, #3
 800c7fe:	1a9b      	subs	r3, r3, r2
 800c800:	009b      	lsls	r3, r3, #2
 800c802:	440b      	add	r3, r1
 800c804:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800c808:	681a      	ldr	r2, [r3, #0]
 800c80a:	78fb      	ldrb	r3, [r7, #3]
 800c80c:	4619      	mov	r1, r3
 800c80e:	f7fe fd5c 	bl	800b2ca <USBD_LL_DataOutStage>
}
 800c812:	bf00      	nop
 800c814:	3708      	adds	r7, #8
 800c816:	46bd      	mov	sp, r7
 800c818:	bd80      	pop	{r7, pc}

0800c81a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c81a:	b580      	push	{r7, lr}
 800c81c:	b082      	sub	sp, #8
 800c81e:	af00      	add	r7, sp, #0
 800c820:	6078      	str	r0, [r7, #4]
 800c822:	460b      	mov	r3, r1
 800c824:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800c82c:	78fa      	ldrb	r2, [r7, #3]
 800c82e:	6879      	ldr	r1, [r7, #4]
 800c830:	4613      	mov	r3, r2
 800c832:	00db      	lsls	r3, r3, #3
 800c834:	1a9b      	subs	r3, r3, r2
 800c836:	009b      	lsls	r3, r3, #2
 800c838:	440b      	add	r3, r1
 800c83a:	3348      	adds	r3, #72	; 0x48
 800c83c:	681a      	ldr	r2, [r3, #0]
 800c83e:	78fb      	ldrb	r3, [r7, #3]
 800c840:	4619      	mov	r1, r3
 800c842:	f7fe fda5 	bl	800b390 <USBD_LL_DataInStage>
}
 800c846:	bf00      	nop
 800c848:	3708      	adds	r7, #8
 800c84a:	46bd      	mov	sp, r7
 800c84c:	bd80      	pop	{r7, pc}

0800c84e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c84e:	b580      	push	{r7, lr}
 800c850:	b082      	sub	sp, #8
 800c852:	af00      	add	r7, sp, #0
 800c854:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800c85c:	4618      	mov	r0, r3
 800c85e:	f7fe fea9 	bl	800b5b4 <USBD_LL_SOF>
}
 800c862:	bf00      	nop
 800c864:	3708      	adds	r7, #8
 800c866:	46bd      	mov	sp, r7
 800c868:	bd80      	pop	{r7, pc}

0800c86a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c86a:	b580      	push	{r7, lr}
 800c86c:	b084      	sub	sp, #16
 800c86e:	af00      	add	r7, sp, #0
 800c870:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c872:	2301      	movs	r3, #1
 800c874:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	68db      	ldr	r3, [r3, #12]
 800c87a:	2b02      	cmp	r3, #2
 800c87c:	d001      	beq.n	800c882 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800c87e:	f7f5 fcab 	bl	80021d8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800c888:	7bfa      	ldrb	r2, [r7, #15]
 800c88a:	4611      	mov	r1, r2
 800c88c:	4618      	mov	r0, r3
 800c88e:	f7fe fe56 	bl	800b53e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800c898:	4618      	mov	r0, r3
 800c89a:	f7fe fe0f 	bl	800b4bc <USBD_LL_Reset>
}
 800c89e:	bf00      	nop
 800c8a0:	3710      	adds	r7, #16
 800c8a2:	46bd      	mov	sp, r7
 800c8a4:	bd80      	pop	{r7, pc}
	...

0800c8a8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c8a8:	b580      	push	{r7, lr}
 800c8aa:	b082      	sub	sp, #8
 800c8ac:	af00      	add	r7, sp, #0
 800c8ae:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800c8b6:	4618      	mov	r0, r3
 800c8b8:	f7fe fe51 	bl	800b55e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	681b      	ldr	r3, [r3, #0]
 800c8c0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	687a      	ldr	r2, [r7, #4]
 800c8c8:	6812      	ldr	r2, [r2, #0]
 800c8ca:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800c8ce:	f043 0301 	orr.w	r3, r3, #1
 800c8d2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	6a1b      	ldr	r3, [r3, #32]
 800c8d8:	2b00      	cmp	r3, #0
 800c8da:	d005      	beq.n	800c8e8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c8dc:	4b04      	ldr	r3, [pc, #16]	; (800c8f0 <HAL_PCD_SuspendCallback+0x48>)
 800c8de:	691b      	ldr	r3, [r3, #16]
 800c8e0:	4a03      	ldr	r2, [pc, #12]	; (800c8f0 <HAL_PCD_SuspendCallback+0x48>)
 800c8e2:	f043 0306 	orr.w	r3, r3, #6
 800c8e6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800c8e8:	bf00      	nop
 800c8ea:	3708      	adds	r7, #8
 800c8ec:	46bd      	mov	sp, r7
 800c8ee:	bd80      	pop	{r7, pc}
 800c8f0:	e000ed00 	.word	0xe000ed00

0800c8f4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c8f4:	b580      	push	{r7, lr}
 800c8f6:	b082      	sub	sp, #8
 800c8f8:	af00      	add	r7, sp, #0
 800c8fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800c902:	4618      	mov	r0, r3
 800c904:	f7fe fe40 	bl	800b588 <USBD_LL_Resume>
}
 800c908:	bf00      	nop
 800c90a:	3708      	adds	r7, #8
 800c90c:	46bd      	mov	sp, r7
 800c90e:	bd80      	pop	{r7, pc}

0800c910 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c910:	b580      	push	{r7, lr}
 800c912:	b082      	sub	sp, #8
 800c914:	af00      	add	r7, sp, #0
 800c916:	6078      	str	r0, [r7, #4]
 800c918:	460b      	mov	r3, r1
 800c91a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800c922:	78fa      	ldrb	r2, [r7, #3]
 800c924:	4611      	mov	r1, r2
 800c926:	4618      	mov	r0, r3
 800c928:	f7fe fe6b 	bl	800b602 <USBD_LL_IsoOUTIncomplete>
}
 800c92c:	bf00      	nop
 800c92e:	3708      	adds	r7, #8
 800c930:	46bd      	mov	sp, r7
 800c932:	bd80      	pop	{r7, pc}

0800c934 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c934:	b580      	push	{r7, lr}
 800c936:	b082      	sub	sp, #8
 800c938:	af00      	add	r7, sp, #0
 800c93a:	6078      	str	r0, [r7, #4]
 800c93c:	460b      	mov	r3, r1
 800c93e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800c946:	78fa      	ldrb	r2, [r7, #3]
 800c948:	4611      	mov	r1, r2
 800c94a:	4618      	mov	r0, r3
 800c94c:	f7fe fe4c 	bl	800b5e8 <USBD_LL_IsoINIncomplete>
}
 800c950:	bf00      	nop
 800c952:	3708      	adds	r7, #8
 800c954:	46bd      	mov	sp, r7
 800c956:	bd80      	pop	{r7, pc}

0800c958 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c958:	b580      	push	{r7, lr}
 800c95a:	b082      	sub	sp, #8
 800c95c:	af00      	add	r7, sp, #0
 800c95e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800c966:	4618      	mov	r0, r3
 800c968:	f7fe fe58 	bl	800b61c <USBD_LL_DevConnected>
}
 800c96c:	bf00      	nop
 800c96e:	3708      	adds	r7, #8
 800c970:	46bd      	mov	sp, r7
 800c972:	bd80      	pop	{r7, pc}

0800c974 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c974:	b580      	push	{r7, lr}
 800c976:	b082      	sub	sp, #8
 800c978:	af00      	add	r7, sp, #0
 800c97a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800c982:	4618      	mov	r0, r3
 800c984:	f7fe fe55 	bl	800b632 <USBD_LL_DevDisconnected>
}
 800c988:	bf00      	nop
 800c98a:	3708      	adds	r7, #8
 800c98c:	46bd      	mov	sp, r7
 800c98e:	bd80      	pop	{r7, pc}

0800c990 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c990:	b580      	push	{r7, lr}
 800c992:	b082      	sub	sp, #8
 800c994:	af00      	add	r7, sp, #0
 800c996:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	781b      	ldrb	r3, [r3, #0]
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d13c      	bne.n	800ca1a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800c9a0:	4a20      	ldr	r2, [pc, #128]	; (800ca24 <USBD_LL_Init+0x94>)
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	4a1e      	ldr	r2, [pc, #120]	; (800ca24 <USBD_LL_Init+0x94>)
 800c9ac:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c9b0:	4b1c      	ldr	r3, [pc, #112]	; (800ca24 <USBD_LL_Init+0x94>)
 800c9b2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800c9b6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800c9b8:	4b1a      	ldr	r3, [pc, #104]	; (800ca24 <USBD_LL_Init+0x94>)
 800c9ba:	2204      	movs	r2, #4
 800c9bc:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800c9be:	4b19      	ldr	r3, [pc, #100]	; (800ca24 <USBD_LL_Init+0x94>)
 800c9c0:	2202      	movs	r2, #2
 800c9c2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c9c4:	4b17      	ldr	r3, [pc, #92]	; (800ca24 <USBD_LL_Init+0x94>)
 800c9c6:	2200      	movs	r2, #0
 800c9c8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c9ca:	4b16      	ldr	r3, [pc, #88]	; (800ca24 <USBD_LL_Init+0x94>)
 800c9cc:	2202      	movs	r2, #2
 800c9ce:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c9d0:	4b14      	ldr	r3, [pc, #80]	; (800ca24 <USBD_LL_Init+0x94>)
 800c9d2:	2200      	movs	r2, #0
 800c9d4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800c9d6:	4b13      	ldr	r3, [pc, #76]	; (800ca24 <USBD_LL_Init+0x94>)
 800c9d8:	2200      	movs	r2, #0
 800c9da:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800c9dc:	4b11      	ldr	r3, [pc, #68]	; (800ca24 <USBD_LL_Init+0x94>)
 800c9de:	2200      	movs	r2, #0
 800c9e0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800c9e2:	4b10      	ldr	r3, [pc, #64]	; (800ca24 <USBD_LL_Init+0x94>)
 800c9e4:	2201      	movs	r2, #1
 800c9e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800c9e8:	4b0e      	ldr	r3, [pc, #56]	; (800ca24 <USBD_LL_Init+0x94>)
 800c9ea:	2200      	movs	r2, #0
 800c9ec:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800c9ee:	480d      	ldr	r0, [pc, #52]	; (800ca24 <USBD_LL_Init+0x94>)
 800c9f0:	f7f8 ffa8 	bl	8005944 <HAL_PCD_Init>
 800c9f4:	4603      	mov	r3, r0
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	d001      	beq.n	800c9fe <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800c9fa:	f7f5 fbed 	bl	80021d8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800c9fe:	2180      	movs	r1, #128	; 0x80
 800ca00:	4808      	ldr	r0, [pc, #32]	; (800ca24 <USBD_LL_Init+0x94>)
 800ca02:	f7fa f910 	bl	8006c26 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800ca06:	2240      	movs	r2, #64	; 0x40
 800ca08:	2100      	movs	r1, #0
 800ca0a:	4806      	ldr	r0, [pc, #24]	; (800ca24 <USBD_LL_Init+0x94>)
 800ca0c:	f7fa f8c4 	bl	8006b98 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800ca10:	2280      	movs	r2, #128	; 0x80
 800ca12:	2101      	movs	r1, #1
 800ca14:	4803      	ldr	r0, [pc, #12]	; (800ca24 <USBD_LL_Init+0x94>)
 800ca16:	f7fa f8bf 	bl	8006b98 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800ca1a:	2300      	movs	r3, #0
}
 800ca1c:	4618      	mov	r0, r3
 800ca1e:	3708      	adds	r7, #8
 800ca20:	46bd      	mov	sp, r7
 800ca22:	bd80      	pop	{r7, pc}
 800ca24:	200048a0 	.word	0x200048a0

0800ca28 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ca28:	b580      	push	{r7, lr}
 800ca2a:	b084      	sub	sp, #16
 800ca2c:	af00      	add	r7, sp, #0
 800ca2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ca30:	2300      	movs	r3, #0
 800ca32:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ca34:	2300      	movs	r3, #0
 800ca36:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ca3e:	4618      	mov	r0, r3
 800ca40:	f7f9 f8a8 	bl	8005b94 <HAL_PCD_Start>
 800ca44:	4603      	mov	r3, r0
 800ca46:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ca48:	7bfb      	ldrb	r3, [r7, #15]
 800ca4a:	4618      	mov	r0, r3
 800ca4c:	f000 f92a 	bl	800cca4 <USBD_Get_USB_Status>
 800ca50:	4603      	mov	r3, r0
 800ca52:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ca54:	7bbb      	ldrb	r3, [r7, #14]
}
 800ca56:	4618      	mov	r0, r3
 800ca58:	3710      	adds	r7, #16
 800ca5a:	46bd      	mov	sp, r7
 800ca5c:	bd80      	pop	{r7, pc}

0800ca5e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ca5e:	b580      	push	{r7, lr}
 800ca60:	b084      	sub	sp, #16
 800ca62:	af00      	add	r7, sp, #0
 800ca64:	6078      	str	r0, [r7, #4]
 800ca66:	4608      	mov	r0, r1
 800ca68:	4611      	mov	r1, r2
 800ca6a:	461a      	mov	r2, r3
 800ca6c:	4603      	mov	r3, r0
 800ca6e:	70fb      	strb	r3, [r7, #3]
 800ca70:	460b      	mov	r3, r1
 800ca72:	70bb      	strb	r3, [r7, #2]
 800ca74:	4613      	mov	r3, r2
 800ca76:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ca78:	2300      	movs	r3, #0
 800ca7a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ca7c:	2300      	movs	r3, #0
 800ca7e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800ca86:	78bb      	ldrb	r3, [r7, #2]
 800ca88:	883a      	ldrh	r2, [r7, #0]
 800ca8a:	78f9      	ldrb	r1, [r7, #3]
 800ca8c:	f7f9 fc8c 	bl	80063a8 <HAL_PCD_EP_Open>
 800ca90:	4603      	mov	r3, r0
 800ca92:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ca94:	7bfb      	ldrb	r3, [r7, #15]
 800ca96:	4618      	mov	r0, r3
 800ca98:	f000 f904 	bl	800cca4 <USBD_Get_USB_Status>
 800ca9c:	4603      	mov	r3, r0
 800ca9e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800caa0:	7bbb      	ldrb	r3, [r7, #14]
}
 800caa2:	4618      	mov	r0, r3
 800caa4:	3710      	adds	r7, #16
 800caa6:	46bd      	mov	sp, r7
 800caa8:	bd80      	pop	{r7, pc}

0800caaa <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800caaa:	b580      	push	{r7, lr}
 800caac:	b084      	sub	sp, #16
 800caae:	af00      	add	r7, sp, #0
 800cab0:	6078      	str	r0, [r7, #4]
 800cab2:	460b      	mov	r3, r1
 800cab4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cab6:	2300      	movs	r3, #0
 800cab8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800caba:	2300      	movs	r3, #0
 800cabc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800cac4:	78fa      	ldrb	r2, [r7, #3]
 800cac6:	4611      	mov	r1, r2
 800cac8:	4618      	mov	r0, r3
 800caca:	f7f9 fcd5 	bl	8006478 <HAL_PCD_EP_Close>
 800cace:	4603      	mov	r3, r0
 800cad0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cad2:	7bfb      	ldrb	r3, [r7, #15]
 800cad4:	4618      	mov	r0, r3
 800cad6:	f000 f8e5 	bl	800cca4 <USBD_Get_USB_Status>
 800cada:	4603      	mov	r3, r0
 800cadc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cade:	7bbb      	ldrb	r3, [r7, #14]
}
 800cae0:	4618      	mov	r0, r3
 800cae2:	3710      	adds	r7, #16
 800cae4:	46bd      	mov	sp, r7
 800cae6:	bd80      	pop	{r7, pc}

0800cae8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cae8:	b580      	push	{r7, lr}
 800caea:	b084      	sub	sp, #16
 800caec:	af00      	add	r7, sp, #0
 800caee:	6078      	str	r0, [r7, #4]
 800caf0:	460b      	mov	r3, r1
 800caf2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800caf4:	2300      	movs	r3, #0
 800caf6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800caf8:	2300      	movs	r3, #0
 800cafa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800cb02:	78fa      	ldrb	r2, [r7, #3]
 800cb04:	4611      	mov	r1, r2
 800cb06:	4618      	mov	r0, r3
 800cb08:	f7f9 fdad 	bl	8006666 <HAL_PCD_EP_SetStall>
 800cb0c:	4603      	mov	r3, r0
 800cb0e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cb10:	7bfb      	ldrb	r3, [r7, #15]
 800cb12:	4618      	mov	r0, r3
 800cb14:	f000 f8c6 	bl	800cca4 <USBD_Get_USB_Status>
 800cb18:	4603      	mov	r3, r0
 800cb1a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cb1c:	7bbb      	ldrb	r3, [r7, #14]
}
 800cb1e:	4618      	mov	r0, r3
 800cb20:	3710      	adds	r7, #16
 800cb22:	46bd      	mov	sp, r7
 800cb24:	bd80      	pop	{r7, pc}

0800cb26 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cb26:	b580      	push	{r7, lr}
 800cb28:	b084      	sub	sp, #16
 800cb2a:	af00      	add	r7, sp, #0
 800cb2c:	6078      	str	r0, [r7, #4]
 800cb2e:	460b      	mov	r3, r1
 800cb30:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cb32:	2300      	movs	r3, #0
 800cb34:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cb36:	2300      	movs	r3, #0
 800cb38:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800cb40:	78fa      	ldrb	r2, [r7, #3]
 800cb42:	4611      	mov	r1, r2
 800cb44:	4618      	mov	r0, r3
 800cb46:	f7f9 fdf2 	bl	800672e <HAL_PCD_EP_ClrStall>
 800cb4a:	4603      	mov	r3, r0
 800cb4c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cb4e:	7bfb      	ldrb	r3, [r7, #15]
 800cb50:	4618      	mov	r0, r3
 800cb52:	f000 f8a7 	bl	800cca4 <USBD_Get_USB_Status>
 800cb56:	4603      	mov	r3, r0
 800cb58:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cb5a:	7bbb      	ldrb	r3, [r7, #14]
}
 800cb5c:	4618      	mov	r0, r3
 800cb5e:	3710      	adds	r7, #16
 800cb60:	46bd      	mov	sp, r7
 800cb62:	bd80      	pop	{r7, pc}

0800cb64 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cb64:	b480      	push	{r7}
 800cb66:	b085      	sub	sp, #20
 800cb68:	af00      	add	r7, sp, #0
 800cb6a:	6078      	str	r0, [r7, #4]
 800cb6c:	460b      	mov	r3, r1
 800cb6e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800cb76:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800cb78:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	da0b      	bge.n	800cb98 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800cb80:	78fb      	ldrb	r3, [r7, #3]
 800cb82:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800cb86:	68f9      	ldr	r1, [r7, #12]
 800cb88:	4613      	mov	r3, r2
 800cb8a:	00db      	lsls	r3, r3, #3
 800cb8c:	1a9b      	subs	r3, r3, r2
 800cb8e:	009b      	lsls	r3, r3, #2
 800cb90:	440b      	add	r3, r1
 800cb92:	333e      	adds	r3, #62	; 0x3e
 800cb94:	781b      	ldrb	r3, [r3, #0]
 800cb96:	e00b      	b.n	800cbb0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800cb98:	78fb      	ldrb	r3, [r7, #3]
 800cb9a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800cb9e:	68f9      	ldr	r1, [r7, #12]
 800cba0:	4613      	mov	r3, r2
 800cba2:	00db      	lsls	r3, r3, #3
 800cba4:	1a9b      	subs	r3, r3, r2
 800cba6:	009b      	lsls	r3, r3, #2
 800cba8:	440b      	add	r3, r1
 800cbaa:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800cbae:	781b      	ldrb	r3, [r3, #0]
  }
}
 800cbb0:	4618      	mov	r0, r3
 800cbb2:	3714      	adds	r7, #20
 800cbb4:	46bd      	mov	sp, r7
 800cbb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbba:	4770      	bx	lr

0800cbbc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800cbbc:	b580      	push	{r7, lr}
 800cbbe:	b084      	sub	sp, #16
 800cbc0:	af00      	add	r7, sp, #0
 800cbc2:	6078      	str	r0, [r7, #4]
 800cbc4:	460b      	mov	r3, r1
 800cbc6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cbc8:	2300      	movs	r3, #0
 800cbca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cbcc:	2300      	movs	r3, #0
 800cbce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800cbd6:	78fa      	ldrb	r2, [r7, #3]
 800cbd8:	4611      	mov	r1, r2
 800cbda:	4618      	mov	r0, r3
 800cbdc:	f7f9 fbbf 	bl	800635e <HAL_PCD_SetAddress>
 800cbe0:	4603      	mov	r3, r0
 800cbe2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cbe4:	7bfb      	ldrb	r3, [r7, #15]
 800cbe6:	4618      	mov	r0, r3
 800cbe8:	f000 f85c 	bl	800cca4 <USBD_Get_USB_Status>
 800cbec:	4603      	mov	r3, r0
 800cbee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cbf0:	7bbb      	ldrb	r3, [r7, #14]
}
 800cbf2:	4618      	mov	r0, r3
 800cbf4:	3710      	adds	r7, #16
 800cbf6:	46bd      	mov	sp, r7
 800cbf8:	bd80      	pop	{r7, pc}

0800cbfa <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800cbfa:	b580      	push	{r7, lr}
 800cbfc:	b086      	sub	sp, #24
 800cbfe:	af00      	add	r7, sp, #0
 800cc00:	60f8      	str	r0, [r7, #12]
 800cc02:	607a      	str	r2, [r7, #4]
 800cc04:	603b      	str	r3, [r7, #0]
 800cc06:	460b      	mov	r3, r1
 800cc08:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cc0a:	2300      	movs	r3, #0
 800cc0c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cc0e:	2300      	movs	r3, #0
 800cc10:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800cc18:	7af9      	ldrb	r1, [r7, #11]
 800cc1a:	683b      	ldr	r3, [r7, #0]
 800cc1c:	687a      	ldr	r2, [r7, #4]
 800cc1e:	f7f9 fcd8 	bl	80065d2 <HAL_PCD_EP_Transmit>
 800cc22:	4603      	mov	r3, r0
 800cc24:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cc26:	7dfb      	ldrb	r3, [r7, #23]
 800cc28:	4618      	mov	r0, r3
 800cc2a:	f000 f83b 	bl	800cca4 <USBD_Get_USB_Status>
 800cc2e:	4603      	mov	r3, r0
 800cc30:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800cc32:	7dbb      	ldrb	r3, [r7, #22]
}
 800cc34:	4618      	mov	r0, r3
 800cc36:	3718      	adds	r7, #24
 800cc38:	46bd      	mov	sp, r7
 800cc3a:	bd80      	pop	{r7, pc}

0800cc3c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800cc3c:	b580      	push	{r7, lr}
 800cc3e:	b086      	sub	sp, #24
 800cc40:	af00      	add	r7, sp, #0
 800cc42:	60f8      	str	r0, [r7, #12]
 800cc44:	607a      	str	r2, [r7, #4]
 800cc46:	603b      	str	r3, [r7, #0]
 800cc48:	460b      	mov	r3, r1
 800cc4a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cc4c:	2300      	movs	r3, #0
 800cc4e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cc50:	2300      	movs	r3, #0
 800cc52:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800cc5a:	7af9      	ldrb	r1, [r7, #11]
 800cc5c:	683b      	ldr	r3, [r7, #0]
 800cc5e:	687a      	ldr	r2, [r7, #4]
 800cc60:	f7f9 fc54 	bl	800650c <HAL_PCD_EP_Receive>
 800cc64:	4603      	mov	r3, r0
 800cc66:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cc68:	7dfb      	ldrb	r3, [r7, #23]
 800cc6a:	4618      	mov	r0, r3
 800cc6c:	f000 f81a 	bl	800cca4 <USBD_Get_USB_Status>
 800cc70:	4603      	mov	r3, r0
 800cc72:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800cc74:	7dbb      	ldrb	r3, [r7, #22]
}
 800cc76:	4618      	mov	r0, r3
 800cc78:	3718      	adds	r7, #24
 800cc7a:	46bd      	mov	sp, r7
 800cc7c:	bd80      	pop	{r7, pc}

0800cc7e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cc7e:	b580      	push	{r7, lr}
 800cc80:	b082      	sub	sp, #8
 800cc82:	af00      	add	r7, sp, #0
 800cc84:	6078      	str	r0, [r7, #4]
 800cc86:	460b      	mov	r3, r1
 800cc88:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800cc90:	78fa      	ldrb	r2, [r7, #3]
 800cc92:	4611      	mov	r1, r2
 800cc94:	4618      	mov	r0, r3
 800cc96:	f7f9 fc84 	bl	80065a2 <HAL_PCD_EP_GetRxCount>
 800cc9a:	4603      	mov	r3, r0
}
 800cc9c:	4618      	mov	r0, r3
 800cc9e:	3708      	adds	r7, #8
 800cca0:	46bd      	mov	sp, r7
 800cca2:	bd80      	pop	{r7, pc}

0800cca4 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800cca4:	b480      	push	{r7}
 800cca6:	b085      	sub	sp, #20
 800cca8:	af00      	add	r7, sp, #0
 800ccaa:	4603      	mov	r3, r0
 800ccac:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ccae:	2300      	movs	r3, #0
 800ccb0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ccb2:	79fb      	ldrb	r3, [r7, #7]
 800ccb4:	2b03      	cmp	r3, #3
 800ccb6:	d817      	bhi.n	800cce8 <USBD_Get_USB_Status+0x44>
 800ccb8:	a201      	add	r2, pc, #4	; (adr r2, 800ccc0 <USBD_Get_USB_Status+0x1c>)
 800ccba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ccbe:	bf00      	nop
 800ccc0:	0800ccd1 	.word	0x0800ccd1
 800ccc4:	0800ccd7 	.word	0x0800ccd7
 800ccc8:	0800ccdd 	.word	0x0800ccdd
 800cccc:	0800cce3 	.word	0x0800cce3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ccd0:	2300      	movs	r3, #0
 800ccd2:	73fb      	strb	r3, [r7, #15]
    break;
 800ccd4:	e00b      	b.n	800ccee <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ccd6:	2303      	movs	r3, #3
 800ccd8:	73fb      	strb	r3, [r7, #15]
    break;
 800ccda:	e008      	b.n	800ccee <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ccdc:	2301      	movs	r3, #1
 800ccde:	73fb      	strb	r3, [r7, #15]
    break;
 800cce0:	e005      	b.n	800ccee <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800cce2:	2303      	movs	r3, #3
 800cce4:	73fb      	strb	r3, [r7, #15]
    break;
 800cce6:	e002      	b.n	800ccee <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800cce8:	2303      	movs	r3, #3
 800ccea:	73fb      	strb	r3, [r7, #15]
    break;
 800ccec:	bf00      	nop
  }
  return usb_status;
 800ccee:	7bfb      	ldrb	r3, [r7, #15]
}
 800ccf0:	4618      	mov	r0, r3
 800ccf2:	3714      	adds	r7, #20
 800ccf4:	46bd      	mov	sp, r7
 800ccf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccfa:	4770      	bx	lr

0800ccfc <D16_GENERIC>:
 800ccfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd00:	b089      	sub	sp, #36	; 0x24
 800cd02:	68d4      	ldr	r4, [r2, #12]
 800cd04:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800cd06:	6993      	ldr	r3, [r2, #24]
 800cd08:	9407      	str	r4, [sp, #28]
 800cd0a:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800cd0c:	9306      	str	r3, [sp, #24]
 800cd0e:	9402      	str	r4, [sp, #8]
 800cd10:	f8d2 a010 	ldr.w	sl, [r2, #16]
 800cd14:	f8d2 b014 	ldr.w	fp, [r2, #20]
 800cd18:	69d3      	ldr	r3, [r2, #28]
 800cd1a:	6896      	ldr	r6, [r2, #8]
 800cd1c:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800cd1e:	9103      	str	r1, [sp, #12]
 800cd20:	2d00      	cmp	r5, #0
 800cd22:	d066      	beq.n	800cdf2 <D16_GENERIC+0xf6>
 800cd24:	f004 0510 	and.w	r5, r4, #16
 800cd28:	f004 0420 	and.w	r4, r4, #32
 800cd2c:	9504      	str	r5, [sp, #16]
 800cd2e:	4938      	ldr	r1, [pc, #224]	; (800ce10 <D16_GENERIC+0x114>)
 800cd30:	9405      	str	r4, [sp, #20]
 800cd32:	f04f 0e00 	mov.w	lr, #0
 800cd36:	4635      	mov	r5, r6
 800cd38:	e04f      	b.n	800cdda <D16_GENERIC+0xde>
 800cd3a:	5d87      	ldrb	r7, [r0, r6]
 800cd3c:	7804      	ldrb	r4, [r0, #0]
 800cd3e:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 800cd42:	eb04 2407 	add.w	r4, r4, r7, lsl #8
 800cd46:	b2e6      	uxtb	r6, r4
 800cd48:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800cd4c:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800cd50:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 800cd54:	4433      	add	r3, r6
 800cd56:	eb04 2493 	add.w	r4, r4, r3, lsr #10
 800cd5a:	f3c4 0609 	ubfx	r6, r4, #0, #10
 800cd5e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cd62:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 800cd66:	0aa3      	lsrs	r3, r4, #10
 800cd68:	4c2a      	ldr	r4, [pc, #168]	; (800ce14 <D16_GENERIC+0x118>)
 800cd6a:	fb26 5404 	smlad	r4, r6, r4, r5
 800cd6e:	4d2a      	ldr	r5, [pc, #168]	; (800ce18 <D16_GENERIC+0x11c>)
 800cd70:	fb26 f505 	smuad	r5, r6, r5
 800cd74:	f5a4 6400 	sub.w	r4, r4, #2048	; 0x800
 800cd78:	eb04 080a 	add.w	r8, r4, sl
 800cd7c:	eba8 080b 	sub.w	r8, r8, fp
 800cd80:	4646      	mov	r6, r8
 800cd82:	17f7      	asrs	r7, r6, #31
 800cd84:	e9cd 6700 	strd	r6, r7, [sp]
 800cd88:	9e04      	ldr	r6, [sp, #16]
 800cd8a:	f10e 0c01 	add.w	ip, lr, #1
 800cd8e:	b16e      	cbz	r6, 800cdac <D16_GENERIC+0xb0>
 800cd90:	6a16      	ldr	r6, [r2, #32]
 800cd92:	9f01      	ldr	r7, [sp, #4]
 800cd94:	fba8 8906 	umull	r8, r9, r8, r6
 800cd98:	fb06 9907 	mla	r9, r6, r7, r9
 800cd9c:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 800cda0:	f149 0900 	adc.w	r9, r9, #0
 800cda4:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 800cda8:	46a3      	mov	fp, r4
 800cdaa:	4654      	mov	r4, sl
 800cdac:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 800cdae:	9f02      	ldr	r7, [sp, #8]
 800cdb0:	0424      	lsls	r4, r4, #16
 800cdb2:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800cdb6:	f04f 0900 	mov.w	r9, #0
 800cdba:	fb0e fe06 	mul.w	lr, lr, r6
 800cdbe:	fbc7 8904 	smlal	r8, r9, r7, r4
 800cdc2:	9e03      	ldr	r6, [sp, #12]
 800cdc4:	464f      	mov	r7, r9
 800cdc6:	10bc      	asrs	r4, r7, #2
 800cdc8:	f304 040f 	ssat	r4, #16, r4
 800cdcc:	f826 401e 	strh.w	r4, [r6, lr, lsl #1]
 800cdd0:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800cdd2:	fa1f fe8c 	uxth.w	lr, ip
 800cdd6:	4574      	cmp	r4, lr
 800cdd8:	d90a      	bls.n	800cdf0 <D16_GENERIC+0xf4>
 800cdda:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 800cddc:	2c01      	cmp	r4, #1
 800cdde:	b2e6      	uxtb	r6, r4
 800cde0:	d1ab      	bne.n	800cd3a <D16_GENERIC+0x3e>
 800cde2:	9e05      	ldr	r6, [sp, #20]
 800cde4:	f850 4b02 	ldr.w	r4, [r0], #2
 800cde8:	2e00      	cmp	r6, #0
 800cdea:	d0ac      	beq.n	800cd46 <D16_GENERIC+0x4a>
 800cdec:	ba64      	rev16	r4, r4
 800cdee:	e7aa      	b.n	800cd46 <D16_GENERIC+0x4a>
 800cdf0:	462e      	mov	r6, r5
 800cdf2:	9907      	ldr	r1, [sp, #28]
 800cdf4:	61d3      	str	r3, [r2, #28]
 800cdf6:	9b06      	ldr	r3, [sp, #24]
 800cdf8:	6096      	str	r6, [r2, #8]
 800cdfa:	2000      	movs	r0, #0
 800cdfc:	60d1      	str	r1, [r2, #12]
 800cdfe:	f8c2 a010 	str.w	sl, [r2, #16]
 800ce02:	f8c2 b014 	str.w	fp, [r2, #20]
 800ce06:	6193      	str	r3, [r2, #24]
 800ce08:	b009      	add	sp, #36	; 0x24
 800ce0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce0e:	bf00      	nop
 800ce10:	20000000 	.word	0x20000000
 800ce14:	00030001 	.word	0x00030001
 800ce18:	00010003 	.word	0x00010003

0800ce1c <D24_GENERIC>:
 800ce1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce20:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 800ce22:	6993      	ldr	r3, [r2, #24]
 800ce24:	6b15      	ldr	r5, [r2, #48]	; 0x30
 800ce26:	f8d2 a010 	ldr.w	sl, [r2, #16]
 800ce2a:	f8d2 9014 	ldr.w	r9, [r2, #20]
 800ce2e:	6894      	ldr	r4, [r2, #8]
 800ce30:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 800ce34:	b089      	sub	sp, #36	; 0x24
 800ce36:	9307      	str	r3, [sp, #28]
 800ce38:	9503      	str	r5, [sp, #12]
 800ce3a:	69d3      	ldr	r3, [r2, #28]
 800ce3c:	6b55      	ldr	r5, [r2, #52]	; 0x34
 800ce3e:	9104      	str	r1, [sp, #16]
 800ce40:	2e00      	cmp	r6, #0
 800ce42:	f000 8096 	beq.w	800cf72 <D24_GENERIC+0x156>
 800ce46:	f005 0610 	and.w	r6, r5, #16
 800ce4a:	f005 0520 	and.w	r5, r5, #32
 800ce4e:	4954      	ldr	r1, [pc, #336]	; (800cfa0 <D24_GENERIC+0x184>)
 800ce50:	9605      	str	r6, [sp, #20]
 800ce52:	9506      	str	r5, [sp, #24]
 800ce54:	f04f 0e00 	mov.w	lr, #0
 800ce58:	f8cd 9008 	str.w	r9, [sp, #8]
 800ce5c:	e06a      	b.n	800cf34 <D24_GENERIC+0x118>
 800ce5e:	f810 5016 	ldrb.w	r5, [r0, r6, lsl #1]
 800ce62:	f810 8007 	ldrb.w	r8, [r0, r7]
 800ce66:	f890 c000 	ldrb.w	ip, [r0]
 800ce6a:	042d      	lsls	r5, r5, #16
 800ce6c:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 800ce70:	eb05 2508 	add.w	r5, r5, r8, lsl #8
 800ce74:	44ac      	add	ip, r5
 800ce76:	4438      	add	r0, r7
 800ce78:	fa5f f68c 	uxtb.w	r6, ip
 800ce7c:	f3cc 2507 	ubfx	r5, ip, #8, #8
 800ce80:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800ce84:	f851 7025 	ldr.w	r7, [r1, r5, lsl #2]
 800ce88:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800ce8c:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 800ce90:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 800ce94:	f851 302c 	ldr.w	r3, [r1, ip, lsl #2]
 800ce98:	f3c7 0509 	ubfx	r5, r7, #0, #10
 800ce9c:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800cea0:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 800cea4:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 800cea8:	4d3e      	ldr	r5, [pc, #248]	; (800cfa4 <D24_GENERIC+0x188>)
 800ceaa:	fb26 b705 	smlad	r7, r6, r5, fp
 800ceae:	4d3e      	ldr	r5, [pc, #248]	; (800cfa8 <D24_GENERIC+0x18c>)
 800ceb0:	fb26 4b05 	smlad	fp, r6, r5, r4
 800ceb4:	f3c3 0409 	ubfx	r4, r3, #0, #10
 800ceb8:	eb04 0844 	add.w	r8, r4, r4, lsl #1
 800cebc:	eb0b 0b48 	add.w	fp, fp, r8, lsl #1
 800cec0:	2401      	movs	r4, #1
 800cec2:	fb26 f604 	smuad	r6, r6, r4
 800cec6:	f5a7 55d8 	sub.w	r5, r7, #6912	; 0x1b00
 800ceca:	9f02      	ldr	r7, [sp, #8]
 800cecc:	eb0e 0c04 	add.w	ip, lr, r4
 800ced0:	eb08 0406 	add.w	r4, r8, r6
 800ced4:	eb05 060a 	add.w	r6, r5, sl
 800ced8:	1bf6      	subs	r6, r6, r7
 800ceda:	4637      	mov	r7, r6
 800cedc:	ea4f 78e6 	mov.w	r8, r6, asr #31
 800cee0:	e9cd 7800 	strd	r7, r8, [sp]
 800cee4:	9f05      	ldr	r7, [sp, #20]
 800cee6:	b177      	cbz	r7, 800cf06 <D24_GENERIC+0xea>
 800cee8:	f8d2 8020 	ldr.w	r8, [r2, #32]
 800ceec:	9502      	str	r5, [sp, #8]
 800ceee:	fba6 9a08 	umull	r9, sl, r6, r8
 800cef2:	9e01      	ldr	r6, [sp, #4]
 800cef4:	fb08 aa06 	mla	sl, r8, r6, sl
 800cef8:	f119 4600 	adds.w	r6, r9, #2147483648	; 0x80000000
 800cefc:	f14a 0700 	adc.w	r7, sl, #0
 800cf00:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 800cf04:	4655      	mov	r5, sl
 800cf06:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 800cf08:	9f03      	ldr	r7, [sp, #12]
 800cf0a:	03ad      	lsls	r5, r5, #14
 800cf0c:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800cf10:	f04f 0900 	mov.w	r9, #0
 800cf14:	fb0e fe06 	mul.w	lr, lr, r6
 800cf18:	fbc7 8905 	smlal	r8, r9, r7, r5
 800cf1c:	9e04      	ldr	r6, [sp, #16]
 800cf1e:	464f      	mov	r7, r9
 800cf20:	10bd      	asrs	r5, r7, #2
 800cf22:	f305 050f 	ssat	r5, #16, r5
 800cf26:	f826 501e 	strh.w	r5, [r6, lr, lsl #1]
 800cf2a:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800cf2c:	fa1f fe8c 	uxth.w	lr, ip
 800cf30:	4575      	cmp	r5, lr
 800cf32:	d91c      	bls.n	800cf6e <D24_GENERIC+0x152>
 800cf34:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 800cf36:	b2ef      	uxtb	r7, r5
 800cf38:	2d01      	cmp	r5, #1
 800cf3a:	b23e      	sxth	r6, r7
 800cf3c:	d18f      	bne.n	800ce5e <D24_GENERIC+0x42>
 800cf3e:	9d06      	ldr	r5, [sp, #24]
 800cf40:	b15d      	cbz	r5, 800cf5a <D24_GENERIC+0x13e>
 800cf42:	f01e 0f01 	tst.w	lr, #1
 800cf46:	d122      	bne.n	800cf8e <D24_GENERIC+0x172>
 800cf48:	7805      	ldrb	r5, [r0, #0]
 800cf4a:	78c7      	ldrb	r7, [r0, #3]
 800cf4c:	7846      	ldrb	r6, [r0, #1]
 800cf4e:	022d      	lsls	r5, r5, #8
 800cf50:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 800cf54:	44b4      	add	ip, r6
 800cf56:	3002      	adds	r0, #2
 800cf58:	e78e      	b.n	800ce78 <D24_GENERIC+0x5c>
 800cf5a:	7846      	ldrb	r6, [r0, #1]
 800cf5c:	f890 c002 	ldrb.w	ip, [r0, #2]
 800cf60:	f810 5b03 	ldrb.w	r5, [r0], #3
 800cf64:	0236      	lsls	r6, r6, #8
 800cf66:	eb06 4c0c 	add.w	ip, r6, ip, lsl #16
 800cf6a:	44ac      	add	ip, r5
 800cf6c:	e784      	b.n	800ce78 <D24_GENERIC+0x5c>
 800cf6e:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800cf72:	61d3      	str	r3, [r2, #28]
 800cf74:	9b07      	ldr	r3, [sp, #28]
 800cf76:	6094      	str	r4, [r2, #8]
 800cf78:	2000      	movs	r0, #0
 800cf7a:	f8c2 b00c 	str.w	fp, [r2, #12]
 800cf7e:	f8c2 a010 	str.w	sl, [r2, #16]
 800cf82:	f8c2 9014 	str.w	r9, [r2, #20]
 800cf86:	6193      	str	r3, [r2, #24]
 800cf88:	b009      	add	sp, #36	; 0x24
 800cf8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf8e:	78c5      	ldrb	r5, [r0, #3]
 800cf90:	7887      	ldrb	r7, [r0, #2]
 800cf92:	f810 6b04 	ldrb.w	r6, [r0], #4
 800cf96:	022d      	lsls	r5, r5, #8
 800cf98:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 800cf9c:	44b4      	add	ip, r6
 800cf9e:	e76b      	b.n	800ce78 <D24_GENERIC+0x5c>
 800cfa0:	20000000 	.word	0x20000000
 800cfa4:	00030001 	.word	0x00030001
 800cfa8:	00060007 	.word	0x00060007

0800cfac <D32_GENERIC>:
 800cfac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfb0:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800cfb2:	6993      	ldr	r3, [r2, #24]
 800cfb4:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800cfb6:	f8d2 a010 	ldr.w	sl, [r2, #16]
 800cfba:	f8d2 9014 	ldr.w	r9, [r2, #20]
 800cfbe:	69d6      	ldr	r6, [r2, #28]
 800cfc0:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 800cfc4:	b089      	sub	sp, #36	; 0x24
 800cfc6:	9307      	str	r3, [sp, #28]
 800cfc8:	9403      	str	r4, [sp, #12]
 800cfca:	6893      	ldr	r3, [r2, #8]
 800cfcc:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800cfce:	9104      	str	r1, [sp, #16]
 800cfd0:	2d00      	cmp	r5, #0
 800cfd2:	f000 809f 	beq.w	800d114 <D32_GENERIC+0x168>
 800cfd6:	f004 0510 	and.w	r5, r4, #16
 800cfda:	f004 0420 	and.w	r4, r4, #32
 800cfde:	9505      	str	r5, [sp, #20]
 800cfe0:	4953      	ldr	r1, [pc, #332]	; (800d130 <D32_GENERIC+0x184>)
 800cfe2:	9406      	str	r4, [sp, #24]
 800cfe4:	f04f 0c00 	mov.w	ip, #0
 800cfe8:	f8cd 9008 	str.w	r9, [sp, #8]
 800cfec:	461d      	mov	r5, r3
 800cfee:	4617      	mov	r7, r2
 800cff0:	e077      	b.n	800d0e2 <D32_GENERIC+0x136>
 800cff2:	f818 3003 	ldrb.w	r3, [r8, r3]
 800cff6:	f810 800e 	ldrb.w	r8, [r0, lr]
 800cffa:	f810 e002 	ldrb.w	lr, [r0, r2]
 800cffe:	7800      	ldrb	r0, [r0, #0]
 800d000:	041b      	lsls	r3, r3, #16
 800d002:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 800d006:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 800d00a:	4403      	add	r3, r0
 800d00c:	eb04 0042 	add.w	r0, r4, r2, lsl #1
 800d010:	b2dc      	uxtb	r4, r3
 800d012:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800d016:	f3c3 4807 	ubfx	r8, r3, #16, #8
 800d01a:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 800d01e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800d022:	0e1b      	lsrs	r3, r3, #24
 800d024:	eb04 2496 	add.w	r4, r4, r6, lsr #10
 800d028:	f851 6028 	ldr.w	r6, [r1, r8, lsl #2]
 800d02c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800d030:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 800d034:	eb06 2e92 	add.w	lr, r6, r2, lsr #10
 800d038:	eb03 269e 	add.w	r6, r3, lr, lsr #10
 800d03c:	f3c6 0309 	ubfx	r3, r6, #0, #10
 800d040:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800d044:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800d048:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800d04c:	ea43 4e0e 	orr.w	lr, r3, lr, lsl #16
 800d050:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d054:	4b37      	ldr	r3, [pc, #220]	; (800d134 <D32_GENERIC+0x188>)
 800d056:	fb22 b403 	smlad	r4, r2, r3, fp
 800d05a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800d05e:	fb2e 4803 	smlad	r8, lr, r3, r4
 800d062:	4b35      	ldr	r3, [pc, #212]	; (800d138 <D32_GENERIC+0x18c>)
 800d064:	fb22 5503 	smlad	r5, r2, r3, r5
 800d068:	4b34      	ldr	r3, [pc, #208]	; (800d13c <D32_GENERIC+0x190>)
 800d06a:	fb2e 5b03 	smlad	fp, lr, r3, r5
 800d06e:	2301      	movs	r3, #1
 800d070:	fb22 f203 	smuad	r2, r2, r3
 800d074:	4b32      	ldr	r3, [pc, #200]	; (800d140 <D32_GENERIC+0x194>)
 800d076:	fb2e 2503 	smlad	r5, lr, r3, r2
 800d07a:	9b02      	ldr	r3, [sp, #8]
 800d07c:	f5a8 4480 	sub.w	r4, r8, #16384	; 0x4000
 800d080:	eb04 080a 	add.w	r8, r4, sl
 800d084:	eba8 0803 	sub.w	r8, r8, r3
 800d088:	4642      	mov	r2, r8
 800d08a:	17d3      	asrs	r3, r2, #31
 800d08c:	e9cd 2300 	strd	r2, r3, [sp]
 800d090:	9b05      	ldr	r3, [sp, #20]
 800d092:	f10c 0e01 	add.w	lr, ip, #1
 800d096:	b16b      	cbz	r3, 800d0b4 <D32_GENERIC+0x108>
 800d098:	6a3a      	ldr	r2, [r7, #32]
 800d09a:	9b01      	ldr	r3, [sp, #4]
 800d09c:	9402      	str	r4, [sp, #8]
 800d09e:	fba8 8902 	umull	r8, r9, r8, r2
 800d0a2:	fb02 9903 	mla	r9, r2, r3, r9
 800d0a6:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 800d0aa:	f149 0900 	adc.w	r9, r9, #0
 800d0ae:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 800d0b2:	4654      	mov	r4, sl
 800d0b4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800d0b6:	9a04      	ldr	r2, [sp, #16]
 800d0b8:	fb0c fc03 	mul.w	ip, ip, r3
 800d0bc:	9b03      	ldr	r3, [sp, #12]
 800d0be:	0364      	lsls	r4, r4, #13
 800d0c0:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800d0c4:	f04f 0900 	mov.w	r9, #0
 800d0c8:	fbc3 8904 	smlal	r8, r9, r3, r4
 800d0cc:	464b      	mov	r3, r9
 800d0ce:	109b      	asrs	r3, r3, #2
 800d0d0:	f303 030f 	ssat	r3, #16, r3
 800d0d4:	f822 301c 	strh.w	r3, [r2, ip, lsl #1]
 800d0d8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800d0da:	fa1f fc8e 	uxth.w	ip, lr
 800d0de:	4563      	cmp	r3, ip
 800d0e0:	d914      	bls.n	800d10c <D32_GENERIC+0x160>
 800d0e2:	8d7c      	ldrh	r4, [r7, #42]	; 0x2a
 800d0e4:	b2e2      	uxtb	r2, r4
 800d0e6:	eb02 0e42 	add.w	lr, r2, r2, lsl #1
 800d0ea:	eb00 080e 	add.w	r8, r0, lr
 800d0ee:	4253      	negs	r3, r2
 800d0f0:	2c01      	cmp	r4, #1
 800d0f2:	eb08 0403 	add.w	r4, r8, r3
 800d0f6:	f47f af7c 	bne.w	800cff2 <D32_GENERIC+0x46>
 800d0fa:	1d02      	adds	r2, r0, #4
 800d0fc:	6803      	ldr	r3, [r0, #0]
 800d0fe:	9806      	ldr	r0, [sp, #24]
 800d100:	b110      	cbz	r0, 800d108 <D32_GENERIC+0x15c>
 800d102:	ba5b      	rev16	r3, r3
 800d104:	4610      	mov	r0, r2
 800d106:	e783      	b.n	800d010 <D32_GENERIC+0x64>
 800d108:	4610      	mov	r0, r2
 800d10a:	e781      	b.n	800d010 <D32_GENERIC+0x64>
 800d10c:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800d110:	462b      	mov	r3, r5
 800d112:	463a      	mov	r2, r7
 800d114:	6093      	str	r3, [r2, #8]
 800d116:	9b07      	ldr	r3, [sp, #28]
 800d118:	f8c2 b00c 	str.w	fp, [r2, #12]
 800d11c:	2000      	movs	r0, #0
 800d11e:	61d6      	str	r6, [r2, #28]
 800d120:	f8c2 a010 	str.w	sl, [r2, #16]
 800d124:	f8c2 9014 	str.w	r9, [r2, #20]
 800d128:	6193      	str	r3, [r2, #24]
 800d12a:	b009      	add	sp, #36	; 0x24
 800d12c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d130:	20000000 	.word	0x20000000
 800d134:	00060003 	.word	0x00060003
 800d138:	000a000c 	.word	0x000a000c
 800d13c:	000c000a 	.word	0x000c000a
 800d140:	00030006 	.word	0x00030006

0800d144 <D48_GENERIC>:
 800d144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d148:	b089      	sub	sp, #36	; 0x24
 800d14a:	6953      	ldr	r3, [r2, #20]
 800d14c:	68d4      	ldr	r4, [r2, #12]
 800d14e:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800d150:	9302      	str	r3, [sp, #8]
 800d152:	9400      	str	r4, [sp, #0]
 800d154:	6993      	ldr	r3, [r2, #24]
 800d156:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800d158:	9307      	str	r3, [sp, #28]
 800d15a:	9403      	str	r4, [sp, #12]
 800d15c:	f8d2 a010 	ldr.w	sl, [r2, #16]
 800d160:	69d6      	ldr	r6, [r2, #28]
 800d162:	6893      	ldr	r3, [r2, #8]
 800d164:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800d166:	9104      	str	r1, [sp, #16]
 800d168:	2d00      	cmp	r5, #0
 800d16a:	f000 80c5 	beq.w	800d2f8 <D48_GENERIC+0x1b4>
 800d16e:	f004 0510 	and.w	r5, r4, #16
 800d172:	f004 0420 	and.w	r4, r4, #32
 800d176:	4967      	ldr	r1, [pc, #412]	; (800d314 <D48_GENERIC+0x1d0>)
 800d178:	9505      	str	r5, [sp, #20]
 800d17a:	9406      	str	r4, [sp, #24]
 800d17c:	f04f 0c00 	mov.w	ip, #0
 800d180:	4657      	mov	r7, sl
 800d182:	9301      	str	r3, [sp, #4]
 800d184:	e09c      	b.n	800d2c0 <D48_GENERIC+0x17c>
 800d186:	f81b 4005 	ldrb.w	r4, [fp, r5]
 800d18a:	f810 b009 	ldrb.w	fp, [r0, r9]
 800d18e:	f81a 9009 	ldrb.w	r9, [sl, r9]
 800d192:	f810 a00e 	ldrb.w	sl, [r0, lr]
 800d196:	7800      	ldrb	r0, [r0, #0]
 800d198:	0424      	lsls	r4, r4, #16
 800d19a:	eb04 6b0b 	add.w	fp, r4, fp, lsl #24
 800d19e:	f818 4005 	ldrb.w	r4, [r8, r5]
 800d1a2:	eb0b 2b0a 	add.w	fp, fp, sl, lsl #8
 800d1a6:	44a8      	add	r8, r5
 800d1a8:	eb04 2409 	add.w	r4, r4, r9, lsl #8
 800d1ac:	eb0b 0500 	add.w	r5, fp, r0
 800d1b0:	eb08 004e 	add.w	r0, r8, lr, lsl #1
 800d1b4:	fa5f f885 	uxtb.w	r8, r5
 800d1b8:	f3c5 2e07 	ubfx	lr, r5, #8, #8
 800d1bc:	f851 a028 	ldr.w	sl, [r1, r8, lsl #2]
 800d1c0:	f851 902e 	ldr.w	r9, [r1, lr, lsl #2]
 800d1c4:	f3c5 4e07 	ubfx	lr, r5, #16, #8
 800d1c8:	0e2d      	lsrs	r5, r5, #24
 800d1ca:	eb0a 2a96 	add.w	sl, sl, r6, lsr #10
 800d1ce:	f851 802e 	ldr.w	r8, [r1, lr, lsl #2]
 800d1d2:	f851 e025 	ldr.w	lr, [r1, r5, lsl #2]
 800d1d6:	b2e6      	uxtb	r6, r4
 800d1d8:	eb09 259a 	add.w	r5, r9, sl, lsr #10
 800d1dc:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800d1e0:	eb08 2895 	add.w	r8, r8, r5, lsr #10
 800d1e4:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800d1e8:	f851 9024 	ldr.w	r9, [r1, r4, lsl #2]
 800d1ec:	eb0e 2498 	add.w	r4, lr, r8, lsr #10
 800d1f0:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 800d1f4:	eb09 269e 	add.w	r6, r9, lr, lsr #10
 800d1f8:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800d1fc:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800d200:	f3c6 0909 	ubfx	r9, r6, #0, #10
 800d204:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800d208:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800d20c:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800d210:	ea45 4a0a 	orr.w	sl, r5, sl, lsl #16
 800d214:	ea44 4808 	orr.w	r8, r4, r8, lsl #16
 800d218:	ea49 4e0e 	orr.w	lr, r9, lr, lsl #16
 800d21c:	4c3e      	ldr	r4, [pc, #248]	; (800d318 <D48_GENERIC+0x1d4>)
 800d21e:	9d00      	ldr	r5, [sp, #0]
 800d220:	fb2a 5404 	smlad	r4, sl, r4, r5
 800d224:	4d3d      	ldr	r5, [pc, #244]	; (800d31c <D48_GENERIC+0x1d8>)
 800d226:	fb28 4405 	smlad	r4, r8, r5, r4
 800d22a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800d22e:	fb2e 4b03 	smlad	fp, lr, r3, r4
 800d232:	4c3b      	ldr	r4, [pc, #236]	; (800d320 <D48_GENERIC+0x1dc>)
 800d234:	9b01      	ldr	r3, [sp, #4]
 800d236:	fb2a 3304 	smlad	r3, sl, r4, r3
 800d23a:	f04f 141b 	mov.w	r4, #1769499	; 0x1b001b
 800d23e:	fb28 3304 	smlad	r3, r8, r4, r3
 800d242:	4c38      	ldr	r4, [pc, #224]	; (800d324 <D48_GENERIC+0x1e0>)
 800d244:	fb2e 3304 	smlad	r3, lr, r4, r3
 800d248:	2501      	movs	r5, #1
 800d24a:	9300      	str	r3, [sp, #0]
 800d24c:	fb2a fa05 	smuad	sl, sl, r5
 800d250:	4b35      	ldr	r3, [pc, #212]	; (800d328 <D48_GENERIC+0x1e4>)
 800d252:	fb28 a803 	smlad	r8, r8, r3, sl
 800d256:	4b35      	ldr	r3, [pc, #212]	; (800d32c <D48_GENERIC+0x1e8>)
 800d258:	fb2e 8303 	smlad	r3, lr, r3, r8
 800d25c:	f5ab 4458 	sub.w	r4, fp, #55296	; 0xd800
 800d260:	9301      	str	r3, [sp, #4]
 800d262:	9b02      	ldr	r3, [sp, #8]
 800d264:	eb04 0807 	add.w	r8, r4, r7
 800d268:	eba8 0803 	sub.w	r8, r8, r3
 800d26c:	9b05      	ldr	r3, [sp, #20]
 800d26e:	4465      	add	r5, ip
 800d270:	ea4f 7be8 	mov.w	fp, r8, asr #31
 800d274:	b163      	cbz	r3, 800d290 <D48_GENERIC+0x14c>
 800d276:	6a17      	ldr	r7, [r2, #32]
 800d278:	9402      	str	r4, [sp, #8]
 800d27a:	fba8 8907 	umull	r8, r9, r8, r7
 800d27e:	fb07 990b 	mla	r9, r7, fp, r9
 800d282:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 800d286:	f149 0900 	adc.w	r9, r9, #0
 800d28a:	ea4f 0749 	mov.w	r7, r9, lsl #1
 800d28e:	463c      	mov	r4, r7
 800d290:	f8b2 e028 	ldrh.w	lr, [r2, #40]	; 0x28
 800d294:	9b03      	ldr	r3, [sp, #12]
 800d296:	02e4      	lsls	r4, r4, #11
 800d298:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800d29c:	f04f 0900 	mov.w	r9, #0
 800d2a0:	fb0c fc0e 	mul.w	ip, ip, lr
 800d2a4:	fbc3 8904 	smlal	r8, r9, r3, r4
 800d2a8:	9b04      	ldr	r3, [sp, #16]
 800d2aa:	ea4f 04a9 	mov.w	r4, r9, asr #2
 800d2ae:	f304 040f 	ssat	r4, #16, r4
 800d2b2:	f823 401c 	strh.w	r4, [r3, ip, lsl #1]
 800d2b6:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800d2b8:	fa1f fc85 	uxth.w	ip, r5
 800d2bc:	4564      	cmp	r4, ip
 800d2be:	d919      	bls.n	800d2f4 <D48_GENERIC+0x1b0>
 800d2c0:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 800d2c2:	fa5f fe84 	uxtb.w	lr, r4
 800d2c6:	eb0e 094e 	add.w	r9, lr, lr, lsl #1
 800d2ca:	f1ce 0500 	rsb	r5, lr, #0
 800d2ce:	eb00 0b09 	add.w	fp, r0, r9
 800d2d2:	eb0b 0a05 	add.w	sl, fp, r5
 800d2d6:	2c01      	cmp	r4, #1
 800d2d8:	eb0a 0809 	add.w	r8, sl, r9
 800d2dc:	f47f af53 	bne.w	800d186 <D48_GENERIC+0x42>
 800d2e0:	9b06      	ldr	r3, [sp, #24]
 800d2e2:	6805      	ldr	r5, [r0, #0]
 800d2e4:	6844      	ldr	r4, [r0, #4]
 800d2e6:	3006      	adds	r0, #6
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	f43f af63 	beq.w	800d1b4 <D48_GENERIC+0x70>
 800d2ee:	ba6d      	rev16	r5, r5
 800d2f0:	ba64      	rev16	r4, r4
 800d2f2:	e75f      	b.n	800d1b4 <D48_GENERIC+0x70>
 800d2f4:	9b01      	ldr	r3, [sp, #4]
 800d2f6:	46ba      	mov	sl, r7
 800d2f8:	6093      	str	r3, [r2, #8]
 800d2fa:	9b00      	ldr	r3, [sp, #0]
 800d2fc:	60d3      	str	r3, [r2, #12]
 800d2fe:	9b02      	ldr	r3, [sp, #8]
 800d300:	6153      	str	r3, [r2, #20]
 800d302:	9b07      	ldr	r3, [sp, #28]
 800d304:	61d6      	str	r6, [r2, #28]
 800d306:	2000      	movs	r0, #0
 800d308:	f8c2 a010 	str.w	sl, [r2, #16]
 800d30c:	6193      	str	r3, [r2, #24]
 800d30e:	b009      	add	sp, #36	; 0x24
 800d310:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d314:	20000000 	.word	0x20000000
 800d318:	000f000a 	.word	0x000f000a
 800d31c:	00060003 	.word	0x00060003
 800d320:	00150019 	.word	0x00150019
 800d324:	00190015 	.word	0x00190015
 800d328:	00030006 	.word	0x00030006
 800d32c:	000a000f 	.word	0x000a000f

0800d330 <D64_GENERIC>:
 800d330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d334:	b089      	sub	sp, #36	; 0x24
 800d336:	6913      	ldr	r3, [r2, #16]
 800d338:	6895      	ldr	r5, [r2, #8]
 800d33a:	9303      	str	r3, [sp, #12]
 800d33c:	9501      	str	r5, [sp, #4]
 800d33e:	6953      	ldr	r3, [r2, #20]
 800d340:	68d5      	ldr	r5, [r2, #12]
 800d342:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800d344:	9304      	str	r3, [sp, #16]
 800d346:	9500      	str	r5, [sp, #0]
 800d348:	6993      	ldr	r3, [r2, #24]
 800d34a:	6b15      	ldr	r5, [r2, #48]	; 0x30
 800d34c:	9307      	str	r3, [sp, #28]
 800d34e:	9505      	str	r5, [sp, #20]
 800d350:	69d3      	ldr	r3, [r2, #28]
 800d352:	9106      	str	r1, [sp, #24]
 800d354:	2c00      	cmp	r4, #0
 800d356:	f000 80d9 	beq.w	800d50c <D64_GENERIC+0x1dc>
 800d35a:	6a11      	ldr	r1, [r2, #32]
 800d35c:	9102      	str	r1, [sp, #8]
 800d35e:	f8df e1ec 	ldr.w	lr, [pc, #492]	; 800d54c <D64_GENERIC+0x21c>
 800d362:	f04f 0c00 	mov.w	ip, #0
 800d366:	4681      	mov	r9, r0
 800d368:	e0c1      	b.n	800d4ee <D64_GENERIC+0x1be>
 800d36a:	eb06 0846 	add.w	r8, r6, r6, lsl #1
 800d36e:	4274      	negs	r4, r6
 800d370:	eb09 0708 	add.w	r7, r9, r8
 800d374:	eb07 0a44 	add.w	sl, r7, r4, lsl #1
 800d378:	eb0a 0548 	add.w	r5, sl, r8, lsl #1
 800d37c:	5d38      	ldrb	r0, [r7, r4]
 800d37e:	5d29      	ldrb	r1, [r5, r4]
 800d380:	f81a b018 	ldrb.w	fp, [sl, r8, lsl #1]
 800d384:	f819 a008 	ldrb.w	sl, [r9, r8]
 800d388:	f817 8014 	ldrb.w	r8, [r7, r4, lsl #1]
 800d38c:	f899 7000 	ldrb.w	r7, [r9]
 800d390:	f815 9014 	ldrb.w	r9, [r5, r4, lsl #1]
 800d394:	4425      	add	r5, r4
 800d396:	0409      	lsls	r1, r1, #16
 800d398:	0400      	lsls	r0, r0, #16
 800d39a:	eb01 610b 	add.w	r1, r1, fp, lsl #24
 800d39e:	eb00 600a 	add.w	r0, r0, sl, lsl #24
 800d3a2:	f815 b014 	ldrb.w	fp, [r5, r4, lsl #1]
 800d3a6:	eb01 2109 	add.w	r1, r1, r9, lsl #8
 800d3aa:	eb05 0444 	add.w	r4, r5, r4, lsl #1
 800d3ae:	eb00 2008 	add.w	r0, r0, r8, lsl #8
 800d3b2:	4459      	add	r1, fp
 800d3b4:	eb04 0986 	add.w	r9, r4, r6, lsl #2
 800d3b8:	4438      	add	r0, r7
 800d3ba:	b2c5      	uxtb	r5, r0
 800d3bc:	f3c0 2407 	ubfx	r4, r0, #8, #8
 800d3c0:	f85e 6025 	ldr.w	r6, [lr, r5, lsl #2]
 800d3c4:	f85e 5024 	ldr.w	r5, [lr, r4, lsl #2]
 800d3c8:	f3c0 4407 	ubfx	r4, r0, #16, #8
 800d3cc:	0e00      	lsrs	r0, r0, #24
 800d3ce:	eb03 0806 	add.w	r8, r3, r6
 800d3d2:	f85e 7024 	ldr.w	r7, [lr, r4, lsl #2]
 800d3d6:	f85e 4020 	ldr.w	r4, [lr, r0, lsl #2]
 800d3da:	f3c1 2307 	ubfx	r3, r1, #8, #8
 800d3de:	b2c8      	uxtb	r0, r1
 800d3e0:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 800d3e4:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800d3e8:	f85e 6020 	ldr.w	r6, [lr, r0, lsl #2]
 800d3ec:	f85e 0023 	ldr.w	r0, [lr, r3, lsl #2]
 800d3f0:	f3c1 4307 	ubfx	r3, r1, #16, #8
 800d3f4:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 800d3f8:	0e09      	lsrs	r1, r1, #24
 800d3fa:	eb06 2694 	add.w	r6, r6, r4, lsr #10
 800d3fe:	f85e 3023 	ldr.w	r3, [lr, r3, lsl #2]
 800d402:	f85e 1021 	ldr.w	r1, [lr, r1, lsl #2]
 800d406:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 800d40a:	eb03 2a90 	add.w	sl, r3, r0, lsr #10
 800d40e:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 800d412:	f3ca 0309 	ubfx	r3, sl, #0, #10
 800d416:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800d41a:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800d41e:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800d422:	f3c1 0a09 	ubfx	sl, r1, #0, #10
 800d426:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800d42a:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800d42e:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800d432:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 800d436:	ea4a 4a03 	orr.w	sl, sl, r3, lsl #16
 800d43a:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 800d43e:	0a8b      	lsrs	r3, r1, #10
 800d440:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800d444:	4939      	ldr	r1, [pc, #228]	; (800d52c <D64_GENERIC+0x1fc>)
 800d446:	9c00      	ldr	r4, [sp, #0]
 800d448:	fb28 4101 	smlad	r1, r8, r1, r4
 800d44c:	4c38      	ldr	r4, [pc, #224]	; (800d530 <D64_GENERIC+0x200>)
 800d44e:	fb27 1104 	smlad	r1, r7, r4, r1
 800d452:	4c38      	ldr	r4, [pc, #224]	; (800d534 <D64_GENERIC+0x204>)
 800d454:	fb20 1104 	smlad	r1, r0, r4, r1
 800d458:	f44f 3680 	mov.w	r6, #65536	; 0x10000
 800d45c:	fb2a 1106 	smlad	r1, sl, r6, r1
 800d460:	4c35      	ldr	r4, [pc, #212]	; (800d538 <D64_GENERIC+0x208>)
 800d462:	9d01      	ldr	r5, [sp, #4]
 800d464:	fb28 5404 	smlad	r4, r8, r4, r5
 800d468:	4d33      	ldr	r5, [pc, #204]	; (800d538 <D64_GENERIC+0x208>)
 800d46a:	fb2a 4415 	smladx	r4, sl, r5, r4
 800d46e:	4d33      	ldr	r5, [pc, #204]	; (800d53c <D64_GENERIC+0x20c>)
 800d470:	fb27 4405 	smlad	r4, r7, r5, r4
 800d474:	fb20 4415 	smladx	r4, r0, r5, r4
 800d478:	2501      	movs	r5, #1
 800d47a:	9400      	str	r4, [sp, #0]
 800d47c:	fb28 f805 	smuad	r8, r8, r5
 800d480:	4c2f      	ldr	r4, [pc, #188]	; (800d540 <D64_GENERIC+0x210>)
 800d482:	fb27 8704 	smlad	r7, r7, r4, r8
 800d486:	4c2f      	ldr	r4, [pc, #188]	; (800d544 <D64_GENERIC+0x214>)
 800d488:	fb20 7004 	smlad	r0, r0, r4, r7
 800d48c:	4c2e      	ldr	r4, [pc, #184]	; (800d548 <D64_GENERIC+0x218>)
 800d48e:	fb2a 0004 	smlad	r0, sl, r4, r0
 800d492:	f5a1 3600 	sub.w	r6, r1, #131072	; 0x20000
 800d496:	9902      	ldr	r1, [sp, #8]
 800d498:	9001      	str	r0, [sp, #4]
 800d49a:	b189      	cbz	r1, 800d4c0 <D64_GENERIC+0x190>
 800d49c:	9803      	ldr	r0, [sp, #12]
 800d49e:	9c04      	ldr	r4, [sp, #16]
 800d4a0:	9604      	str	r6, [sp, #16]
 800d4a2:	4430      	add	r0, r6
 800d4a4:	1b00      	subs	r0, r0, r4
 800d4a6:	17c5      	asrs	r5, r0, #31
 800d4a8:	460f      	mov	r7, r1
 800d4aa:	fba0 0101 	umull	r0, r1, r0, r1
 800d4ae:	fb07 1105 	mla	r1, r7, r5, r1
 800d4b2:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800d4b6:	f141 0100 	adc.w	r1, r1, #0
 800d4ba:	0049      	lsls	r1, r1, #1
 800d4bc:	9103      	str	r1, [sp, #12]
 800d4be:	460e      	mov	r6, r1
 800d4c0:	8d14      	ldrh	r4, [r2, #40]	; 0x28
 800d4c2:	9905      	ldr	r1, [sp, #20]
 800d4c4:	9806      	ldr	r0, [sp, #24]
 800d4c6:	02b6      	lsls	r6, r6, #10
 800d4c8:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 800d4cc:	f04f 0800 	mov.w	r8, #0
 800d4d0:	fb0c f404 	mul.w	r4, ip, r4
 800d4d4:	fbc1 7806 	smlal	r7, r8, r1, r6
 800d4d8:	4641      	mov	r1, r8
 800d4da:	1089      	asrs	r1, r1, #2
 800d4dc:	f301 010f 	ssat	r1, #16, r1
 800d4e0:	f820 1014 	strh.w	r1, [r0, r4, lsl #1]
 800d4e4:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
 800d4e6:	f10c 0c01 	add.w	ip, ip, #1
 800d4ea:	4561      	cmp	r1, ip
 800d4ec:	dd0e      	ble.n	800d50c <D64_GENERIC+0x1dc>
 800d4ee:	8d56      	ldrh	r6, [r2, #42]	; 0x2a
 800d4f0:	2e01      	cmp	r6, #1
 800d4f2:	f47f af3a 	bne.w	800d36a <D64_GENERIC+0x3a>
 800d4f6:	6b56      	ldr	r6, [r2, #52]	; 0x34
 800d4f8:	06b4      	lsls	r4, r6, #26
 800d4fa:	e899 0003 	ldmia.w	r9, {r0, r1}
 800d4fe:	f109 0908 	add.w	r9, r9, #8
 800d502:	f57f af5a 	bpl.w	800d3ba <D64_GENERIC+0x8a>
 800d506:	ba40      	rev16	r0, r0
 800d508:	ba49      	rev16	r1, r1
 800d50a:	e756      	b.n	800d3ba <D64_GENERIC+0x8a>
 800d50c:	61d3      	str	r3, [r2, #28]
 800d50e:	9b03      	ldr	r3, [sp, #12]
 800d510:	9901      	ldr	r1, [sp, #4]
 800d512:	6113      	str	r3, [r2, #16]
 800d514:	9b04      	ldr	r3, [sp, #16]
 800d516:	6091      	str	r1, [r2, #8]
 800d518:	6153      	str	r3, [r2, #20]
 800d51a:	9900      	ldr	r1, [sp, #0]
 800d51c:	9b07      	ldr	r3, [sp, #28]
 800d51e:	60d1      	str	r1, [r2, #12]
 800d520:	2000      	movs	r0, #0
 800d522:	6193      	str	r3, [r2, #24]
 800d524:	b009      	add	sp, #36	; 0x24
 800d526:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d52a:	bf00      	nop
 800d52c:	001c0015 	.word	0x001c0015
 800d530:	000f000a 	.word	0x000f000a
 800d534:	00060003 	.word	0x00060003
 800d538:	0024002a 	.word	0x0024002a
 800d53c:	002e0030 	.word	0x002e0030
 800d540:	00030006 	.word	0x00030006
 800d544:	000a000f 	.word	0x000a000f
 800d548:	0015001c 	.word	0x0015001c
 800d54c:	20000000 	.word	0x20000000

0800d550 <D80_GENERIC>:
 800d550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d554:	b08b      	sub	sp, #44	; 0x2c
 800d556:	6914      	ldr	r4, [r2, #16]
 800d558:	9404      	str	r4, [sp, #16]
 800d55a:	6954      	ldr	r4, [r2, #20]
 800d55c:	9405      	str	r4, [sp, #20]
 800d55e:	6994      	ldr	r4, [r2, #24]
 800d560:	9409      	str	r4, [sp, #36]	; 0x24
 800d562:	6894      	ldr	r4, [r2, #8]
 800d564:	9402      	str	r4, [sp, #8]
 800d566:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800d568:	68d4      	ldr	r4, [r2, #12]
 800d56a:	9401      	str	r4, [sp, #4]
 800d56c:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800d56e:	f8d2 b01c 	ldr.w	fp, [r2, #28]
 800d572:	9406      	str	r4, [sp, #24]
 800d574:	9107      	str	r1, [sp, #28]
 800d576:	2b00      	cmp	r3, #0
 800d578:	f000 810f 	beq.w	800d79a <D80_GENERIC+0x24a>
 800d57c:	6a13      	ldr	r3, [r2, #32]
 800d57e:	9308      	str	r3, [sp, #32]
 800d580:	2300      	movs	r3, #0
 800d582:	9200      	str	r2, [sp, #0]
 800d584:	f8df 9264 	ldr.w	r9, [pc, #612]	; 800d7ec <D80_GENERIC+0x29c>
 800d588:	f8cd b00c 	str.w	fp, [sp, #12]
 800d58c:	461a      	mov	r2, r3
 800d58e:	e0ed      	b.n	800d76c <D80_GENERIC+0x21c>
 800d590:	fa5f fc8c 	uxtb.w	ip, ip
 800d594:	fa0f f48c 	sxth.w	r4, ip
 800d598:	0066      	lsls	r6, r4, #1
 800d59a:	eb06 0804 	add.w	r8, r6, r4
 800d59e:	f1cc 0500 	rsb	r5, ip, #0
 800d5a2:	eb00 0108 	add.w	r1, r0, r8
 800d5a6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800d5aa:	194b      	adds	r3, r1, r5
 800d5ac:	5d49      	ldrb	r1, [r1, r5]
 800d5ae:	f810 a008 	ldrb.w	sl, [r0, r8]
 800d5b2:	f813 b004 	ldrb.w	fp, [r3, r4]
 800d5b6:	f810 c00c 	ldrb.w	ip, [r0, ip]
 800d5ba:	f890 8000 	ldrb.w	r8, [r0]
 800d5be:	eb03 0e04 	add.w	lr, r3, r4
 800d5c2:	eb0e 0705 	add.w	r7, lr, r5
 800d5c6:	0409      	lsls	r1, r1, #16
 800d5c8:	f81e 3005 	ldrb.w	r3, [lr, r5]
 800d5cc:	f81e e015 	ldrb.w	lr, [lr, r5, lsl #1]
 800d5d0:	eb01 610a 	add.w	r1, r1, sl, lsl #24
 800d5d4:	eb07 0a45 	add.w	sl, r7, r5, lsl #1
 800d5d8:	eb0a 0004 	add.w	r0, sl, r4
 800d5dc:	041b      	lsls	r3, r3, #16
 800d5de:	f81a a004 	ldrb.w	sl, [sl, r4]
 800d5e2:	f817 7015 	ldrb.w	r7, [r7, r5, lsl #1]
 800d5e6:	5d44      	ldrb	r4, [r0, r5]
 800d5e8:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 800d5ec:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 800d5f0:	4428      	add	r0, r5
 800d5f2:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 800d5f6:	4441      	add	r1, r8
 800d5f8:	4430      	add	r0, r6
 800d5fa:	eb04 240a 	add.w	r4, r4, sl, lsl #8
 800d5fe:	441f      	add	r7, r3
 800d600:	b2cd      	uxtb	r5, r1
 800d602:	f3c1 2307 	ubfx	r3, r1, #8, #8
 800d606:	f859 6025 	ldr.w	r6, [r9, r5, lsl #2]
 800d60a:	f859 e023 	ldr.w	lr, [r9, r3, lsl #2]
 800d60e:	9b03      	ldr	r3, [sp, #12]
 800d610:	f3c1 4507 	ubfx	r5, r1, #16, #8
 800d614:	0e09      	lsrs	r1, r1, #24
 800d616:	4433      	add	r3, r6
 800d618:	f859 8025 	ldr.w	r8, [r9, r5, lsl #2]
 800d61c:	f859 6021 	ldr.w	r6, [r9, r1, lsl #2]
 800d620:	b2fd      	uxtb	r5, r7
 800d622:	eb0e 2193 	add.w	r1, lr, r3, lsr #10
 800d626:	469b      	mov	fp, r3
 800d628:	f3c7 2307 	ubfx	r3, r7, #8, #8
 800d62c:	eb08 2891 	add.w	r8, r8, r1, lsr #10
 800d630:	f859 c025 	ldr.w	ip, [r9, r5, lsl #2]
 800d634:	f859 5023 	ldr.w	r5, [r9, r3, lsl #2]
 800d638:	f3c7 4e07 	ubfx	lr, r7, #16, #8
 800d63c:	eb06 2698 	add.w	r6, r6, r8, lsr #10
 800d640:	0e3b      	lsrs	r3, r7, #24
 800d642:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 800d646:	f859 702e 	ldr.w	r7, [r9, lr, lsl #2]
 800d64a:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800d64e:	fa5f fe84 	uxtb.w	lr, r4
 800d652:	eb05 259c 	add.w	r5, r5, ip, lsr #10
 800d656:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800d65a:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800d65e:	f859 e02e 	ldr.w	lr, [r9, lr, lsl #2]
 800d662:	f859 4024 	ldr.w	r4, [r9, r4, lsl #2]
 800d666:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 800d66a:	eb0e 2e93 	add.w	lr, lr, r3, lsr #10
 800d66e:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 800d672:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800d676:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d67a:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800d67e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800d682:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800d686:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800d68a:	ea41 4b0b 	orr.w	fp, r1, fp, lsl #16
 800d68e:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 800d692:	f3c4 0109 	ubfx	r1, r4, #0, #10
 800d696:	0aa3      	lsrs	r3, r4, #10
 800d698:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800d69c:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800d6a0:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800d6a4:	ea41 4e0e 	orr.w	lr, r1, lr, lsl #16
 800d6a8:	9303      	str	r3, [sp, #12]
 800d6aa:	ea46 4808 	orr.w	r8, r6, r8, lsl #16
 800d6ae:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
 800d6b2:	4b42      	ldr	r3, [pc, #264]	; (800d7bc <D80_GENERIC+0x26c>)
 800d6b4:	9901      	ldr	r1, [sp, #4]
 800d6b6:	fb2b 1303 	smlad	r3, fp, r3, r1
 800d6ba:	4941      	ldr	r1, [pc, #260]	; (800d7c0 <D80_GENERIC+0x270>)
 800d6bc:	fb28 3301 	smlad	r3, r8, r1, r3
 800d6c0:	4940      	ldr	r1, [pc, #256]	; (800d7c4 <D80_GENERIC+0x274>)
 800d6c2:	fb2c 3301 	smlad	r3, ip, r1, r3
 800d6c6:	4940      	ldr	r1, [pc, #256]	; (800d7c8 <D80_GENERIC+0x278>)
 800d6c8:	fb27 3301 	smlad	r3, r7, r1, r3
 800d6cc:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800d6d0:	fb2e 3301 	smlad	r3, lr, r1, r3
 800d6d4:	493d      	ldr	r1, [pc, #244]	; (800d7cc <D80_GENERIC+0x27c>)
 800d6d6:	9c02      	ldr	r4, [sp, #8]
 800d6d8:	fb2b 4401 	smlad	r4, fp, r1, r4
 800d6dc:	493c      	ldr	r1, [pc, #240]	; (800d7d0 <D80_GENERIC+0x280>)
 800d6de:	fb28 4401 	smlad	r4, r8, r1, r4
 800d6e2:	f04f 114b 	mov.w	r1, #4915275	; 0x4b004b
 800d6e6:	fb2c 4101 	smlad	r1, ip, r1, r4
 800d6ea:	4c3a      	ldr	r4, [pc, #232]	; (800d7d4 <D80_GENERIC+0x284>)
 800d6ec:	fb27 1104 	smlad	r1, r7, r4, r1
 800d6f0:	4c39      	ldr	r4, [pc, #228]	; (800d7d8 <D80_GENERIC+0x288>)
 800d6f2:	fb2e 1104 	smlad	r1, lr, r4, r1
 800d6f6:	9101      	str	r1, [sp, #4]
 800d6f8:	2101      	movs	r1, #1
 800d6fa:	fb2b fb01 	smuad	fp, fp, r1
 800d6fe:	4937      	ldr	r1, [pc, #220]	; (800d7dc <D80_GENERIC+0x28c>)
 800d700:	fb28 b801 	smlad	r8, r8, r1, fp
 800d704:	4d36      	ldr	r5, [pc, #216]	; (800d7e0 <D80_GENERIC+0x290>)
 800d706:	fb2c 8c05 	smlad	ip, ip, r5, r8
 800d70a:	4d36      	ldr	r5, [pc, #216]	; (800d7e4 <D80_GENERIC+0x294>)
 800d70c:	fb27 c705 	smlad	r7, r7, r5, ip
 800d710:	4d35      	ldr	r5, [pc, #212]	; (800d7e8 <D80_GENERIC+0x298>)
 800d712:	fb2e 7105 	smlad	r1, lr, r5, r7
 800d716:	9102      	str	r1, [sp, #8]
 800d718:	9908      	ldr	r1, [sp, #32]
 800d71a:	f5a3 337a 	sub.w	r3, r3, #256000	; 0x3e800
 800d71e:	b181      	cbz	r1, 800d742 <D80_GENERIC+0x1f2>
 800d720:	9c04      	ldr	r4, [sp, #16]
 800d722:	9d05      	ldr	r5, [sp, #20]
 800d724:	9305      	str	r3, [sp, #20]
 800d726:	441c      	add	r4, r3
 800d728:	1b64      	subs	r4, r4, r5
 800d72a:	17e7      	asrs	r7, r4, #31
 800d72c:	fba4 4501 	umull	r4, r5, r4, r1
 800d730:	fb01 5507 	mla	r5, r1, r7, r5
 800d734:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 800d738:	f145 0500 	adc.w	r5, r5, #0
 800d73c:	0069      	lsls	r1, r5, #1
 800d73e:	9104      	str	r1, [sp, #16]
 800d740:	460b      	mov	r3, r1
 800d742:	9e00      	ldr	r6, [sp, #0]
 800d744:	9f06      	ldr	r7, [sp, #24]
 800d746:	8d31      	ldrh	r1, [r6, #40]	; 0x28
 800d748:	025b      	lsls	r3, r3, #9
 800d74a:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800d74e:	2500      	movs	r5, #0
 800d750:	fb02 f101 	mul.w	r1, r2, r1
 800d754:	fbc7 4503 	smlal	r4, r5, r7, r3
 800d758:	9c07      	ldr	r4, [sp, #28]
 800d75a:	10ab      	asrs	r3, r5, #2
 800d75c:	f303 030f 	ssat	r3, #16, r3
 800d760:	f824 3011 	strh.w	r3, [r4, r1, lsl #1]
 800d764:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
 800d766:	3201      	adds	r2, #1
 800d768:	4293      	cmp	r3, r2
 800d76a:	dd13      	ble.n	800d794 <D80_GENERIC+0x244>
 800d76c:	9b00      	ldr	r3, [sp, #0]
 800d76e:	f8b3 c02a 	ldrh.w	ip, [r3, #42]	; 0x2a
 800d772:	f1bc 0f01 	cmp.w	ip, #1
 800d776:	f47f af0b 	bne.w	800d590 <D80_GENERIC+0x40>
 800d77a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d77c:	6884      	ldr	r4, [r0, #8]
 800d77e:	069b      	lsls	r3, r3, #26
 800d780:	e890 0082 	ldmia.w	r0, {r1, r7}
 800d784:	f100 000a 	add.w	r0, r0, #10
 800d788:	f57f af3a 	bpl.w	800d600 <D80_GENERIC+0xb0>
 800d78c:	ba49      	rev16	r1, r1
 800d78e:	ba7f      	rev16	r7, r7
 800d790:	ba64      	rev16	r4, r4
 800d792:	e735      	b.n	800d600 <D80_GENERIC+0xb0>
 800d794:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800d798:	4632      	mov	r2, r6
 800d79a:	9b02      	ldr	r3, [sp, #8]
 800d79c:	6093      	str	r3, [r2, #8]
 800d79e:	9b01      	ldr	r3, [sp, #4]
 800d7a0:	60d3      	str	r3, [r2, #12]
 800d7a2:	9b04      	ldr	r3, [sp, #16]
 800d7a4:	6113      	str	r3, [r2, #16]
 800d7a6:	9b05      	ldr	r3, [sp, #20]
 800d7a8:	6153      	str	r3, [r2, #20]
 800d7aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d7ac:	f8c2 b01c 	str.w	fp, [r2, #28]
 800d7b0:	2000      	movs	r0, #0
 800d7b2:	6193      	str	r3, [r2, #24]
 800d7b4:	b00b      	add	sp, #44	; 0x2c
 800d7b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7ba:	bf00      	nop
 800d7bc:	002d0024 	.word	0x002d0024
 800d7c0:	001c0015 	.word	0x001c0015
 800d7c4:	000f000a 	.word	0x000f000a
 800d7c8:	00060003 	.word	0x00060003
 800d7cc:	0037003f 	.word	0x0037003f
 800d7d0:	00450049 	.word	0x00450049
 800d7d4:	00490045 	.word	0x00490045
 800d7d8:	003f0037 	.word	0x003f0037
 800d7dc:	00030006 	.word	0x00030006
 800d7e0:	000a000f 	.word	0x000a000f
 800d7e4:	0015001c 	.word	0x0015001c
 800d7e8:	0024002d 	.word	0x0024002d
 800d7ec:	20000000 	.word	0x20000000

0800d7f0 <D128_GENERIC>:
 800d7f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7f4:	b093      	sub	sp, #76	; 0x4c
 800d7f6:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800d7f8:	9005      	str	r0, [sp, #20]
 800d7fa:	4610      	mov	r0, r2
 800d7fc:	9201      	str	r2, [sp, #4]
 800d7fe:	6912      	ldr	r2, [r2, #16]
 800d800:	920c      	str	r2, [sp, #48]	; 0x30
 800d802:	4602      	mov	r2, r0
 800d804:	6940      	ldr	r0, [r0, #20]
 800d806:	900d      	str	r0, [sp, #52]	; 0x34
 800d808:	4610      	mov	r0, r2
 800d80a:	4614      	mov	r4, r2
 800d80c:	6992      	ldr	r2, [r2, #24]
 800d80e:	9211      	str	r2, [sp, #68]	; 0x44
 800d810:	69c2      	ldr	r2, [r0, #28]
 800d812:	9202      	str	r2, [sp, #8]
 800d814:	68e2      	ldr	r2, [r4, #12]
 800d816:	6880      	ldr	r0, [r0, #8]
 800d818:	9203      	str	r2, [sp, #12]
 800d81a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800d81c:	9004      	str	r0, [sp, #16]
 800d81e:	920e      	str	r2, [sp, #56]	; 0x38
 800d820:	910f      	str	r1, [sp, #60]	; 0x3c
 800d822:	2b00      	cmp	r3, #0
 800d824:	f000 819b 	beq.w	800db5e <D128_GENERIC+0x36e>
 800d828:	6a23      	ldr	r3, [r4, #32]
 800d82a:	9310      	str	r3, [sp, #64]	; 0x40
 800d82c:	2300      	movs	r3, #0
 800d82e:	f8df 93a8 	ldr.w	r9, [pc, #936]	; 800dbd8 <D128_GENERIC+0x3e8>
 800d832:	9306      	str	r3, [sp, #24]
 800d834:	e17a      	b.n	800db2c <D128_GENERIC+0x33c>
 800d836:	b2d2      	uxtb	r2, r2
 800d838:	9d05      	ldr	r5, [sp, #20]
 800d83a:	b214      	sxth	r4, r2
 800d83c:	eb04 0a44 	add.w	sl, r4, r4, lsl #1
 800d840:	4250      	negs	r0, r2
 800d842:	eb05 010a 	add.w	r1, r5, sl
 800d846:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d84a:	eb01 0800 	add.w	r8, r1, r0
 800d84e:	eb0b 0c04 	add.w	ip, fp, r4
 800d852:	eb08 070c 	add.w	r7, r8, ip
 800d856:	183b      	adds	r3, r7, r0
 800d858:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 800d85c:	eb03 0e40 	add.w	lr, r3, r0, lsl #1
 800d860:	eb0e 0604 	add.w	r6, lr, r4
 800d864:	9307      	str	r3, [sp, #28]
 800d866:	1833      	adds	r3, r6, r0
 800d868:	9305      	str	r3, [sp, #20]
 800d86a:	462b      	mov	r3, r5
 800d86c:	f815 a00a 	ldrb.w	sl, [r5, sl]
 800d870:	f8cd a020 	str.w	sl, [sp, #32]
 800d874:	f818 a00c 	ldrb.w	sl, [r8, ip]
 800d878:	f813 c002 	ldrb.w	ip, [r3, r2]
 800d87c:	f81e 8004 	ldrb.w	r8, [lr, r4]
 800d880:	5c3a      	ldrb	r2, [r7, r0]
 800d882:	f817 e010 	ldrb.w	lr, [r7, r0, lsl #1]
 800d886:	781f      	ldrb	r7, [r3, #0]
 800d888:	9b07      	ldr	r3, [sp, #28]
 800d88a:	9d05      	ldr	r5, [sp, #20]
 800d88c:	f813 3010 	ldrb.w	r3, [r3, r0, lsl #1]
 800d890:	5c09      	ldrb	r1, [r1, r0]
 800d892:	9709      	str	r7, [sp, #36]	; 0x24
 800d894:	9307      	str	r3, [sp, #28]
 800d896:	f816 7010 	ldrb.w	r7, [r6, r0, lsl #1]
 800d89a:	5c33      	ldrb	r3, [r6, r0]
 800d89c:	0412      	lsls	r2, r2, #16
 800d89e:	eb05 0640 	add.w	r6, r5, r0, lsl #1
 800d8a2:	eb02 620a 	add.w	r2, r2, sl, lsl #24
 800d8a6:	9d08      	ldr	r5, [sp, #32]
 800d8a8:	eb06 0a04 	add.w	sl, r6, r4
 800d8ac:	0409      	lsls	r1, r1, #16
 800d8ae:	eb01 6105 	add.w	r1, r1, r5, lsl #24
 800d8b2:	f81a 5000 	ldrb.w	r5, [sl, r0]
 800d8b6:	5d36      	ldrb	r6, [r6, r4]
 800d8b8:	9c05      	ldr	r4, [sp, #20]
 800d8ba:	042d      	lsls	r5, r5, #16
 800d8bc:	eb05 6606 	add.w	r6, r5, r6, lsl #24
 800d8c0:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 800d8c4:	f81a 5010 	ldrb.w	r5, [sl, r0, lsl #1]
 800d8c8:	f814 4010 	ldrb.w	r4, [r4, r0, lsl #1]
 800d8cc:	eb0a 0c00 	add.w	ip, sl, r0
 800d8d0:	041b      	lsls	r3, r3, #16
 800d8d2:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 800d8d6:	eb06 2605 	add.w	r6, r6, r5, lsl #8
 800d8da:	f81c a010 	ldrb.w	sl, [ip, r0, lsl #1]
 800d8de:	9d07      	ldr	r5, [sp, #28]
 800d8e0:	eb03 2307 	add.w	r3, r3, r7, lsl #8
 800d8e4:	eb0c 0040 	add.w	r0, ip, r0, lsl #1
 800d8e8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800d8ea:	4458      	add	r0, fp
 800d8ec:	eb02 220e 	add.w	r2, r2, lr, lsl #8
 800d8f0:	9005      	str	r0, [sp, #20]
 800d8f2:	4439      	add	r1, r7
 800d8f4:	442a      	add	r2, r5
 800d8f6:	44b2      	add	sl, r6
 800d8f8:	1918      	adds	r0, r3, r4
 800d8fa:	b2cb      	uxtb	r3, r1
 800d8fc:	f3c1 2407 	ubfx	r4, r1, #8, #8
 800d900:	9e02      	ldr	r6, [sp, #8]
 800d902:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800d906:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
 800d90a:	f3c1 4407 	ubfx	r4, r1, #16, #8
 800d90e:	441e      	add	r6, r3
 800d910:	0e09      	lsrs	r1, r1, #24
 800d912:	4633      	mov	r3, r6
 800d914:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 800d918:	f859 7021 	ldr.w	r7, [r9, r1, lsl #2]
 800d91c:	b2d4      	uxtb	r4, r2
 800d91e:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800d922:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800d926:	eb06 2b95 	add.w	fp, r6, r5, lsr #10
 800d92a:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 800d92e:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800d932:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800d936:	0e12      	lsrs	r2, r2, #24
 800d938:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 800d93c:	eb06 2897 	add.w	r8, r6, r7, lsr #10
 800d940:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 800d944:	f859 4022 	ldr.w	r4, [r9, r2, lsl #2]
 800d948:	9702      	str	r7, [sp, #8]
 800d94a:	b2c2      	uxtb	r2, r0
 800d94c:	eb01 2198 	add.w	r1, r1, r8, lsr #10
 800d950:	eb06 2c91 	add.w	ip, r6, r1, lsr #10
 800d954:	f859 6022 	ldr.w	r6, [r9, r2, lsl #2]
 800d958:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 800d95c:	f3c0 2207 	ubfx	r2, r0, #8, #8
 800d960:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 800d964:	f3c0 4607 	ubfx	r6, r0, #16, #8
 800d968:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 800d96c:	f859 7026 	ldr.w	r7, [r9, r6, lsl #2]
 800d970:	0e00      	lsrs	r0, r0, #24
 800d972:	fa5f f68a 	uxtb.w	r6, sl
 800d976:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d97a:	9309      	str	r3, [sp, #36]	; 0x24
 800d97c:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 800d980:	f859 6026 	ldr.w	r6, [r9, r6, lsl #2]
 800d984:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 800d988:	f3ca 2307 	ubfx	r3, sl, #8, #8
 800d98c:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800d990:	950a      	str	r5, [sp, #40]	; 0x28
 800d992:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 800d996:	f3ca 4507 	ubfx	r5, sl, #16, #8
 800d99a:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 800d99e:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800d9a2:	f859 5025 	ldr.w	r5, [r9, r5, lsl #2]
 800d9a6:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800d9aa:	920b      	str	r2, [sp, #44]	; 0x2c
 800d9ac:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 800d9b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d9b2:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 800d9b6:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800d9ba:	9307      	str	r3, [sp, #28]
 800d9bc:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800d9c0:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 800d9c4:	9b02      	ldr	r3, [sp, #8]
 800d9c6:	f8cd c008 	str.w	ip, [sp, #8]
 800d9ca:	4694      	mov	ip, r2
 800d9cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d9ce:	f859 a02a 	ldr.w	sl, [r9, sl, lsl #2]
 800d9d2:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 800d9d6:	9a02      	ldr	r2, [sp, #8]
 800d9d8:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800d9dc:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 800d9e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800d9e4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d9e6:	f8cd a020 	str.w	sl, [sp, #32]
 800d9ea:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800d9ee:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 800d9f2:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800d9f6:	9b07      	ldr	r3, [sp, #28]
 800d9f8:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800d9fc:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 800da00:	ea42 480e 	orr.w	r8, r2, lr, lsl #16
 800da04:	9a08      	ldr	r2, [sp, #32]
 800da06:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800da0a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800da0e:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800da12:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800da16:	f3c2 0e09 	ubfx	lr, r2, #0, #10
 800da1a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800da1e:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800da22:	0a96      	lsrs	r6, r2, #10
 800da24:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800da28:	9602      	str	r6, [sp, #8]
 800da2a:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800da2e:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 800da32:	ea4e 4505 	orr.w	r5, lr, r5, lsl #16
 800da36:	4e53      	ldr	r6, [pc, #332]	; (800db84 <D128_GENERIC+0x394>)
 800da38:	9f03      	ldr	r7, [sp, #12]
 800da3a:	fb2c 7606 	smlad	r6, ip, r6, r7
 800da3e:	4f52      	ldr	r7, [pc, #328]	; (800db88 <D128_GENERIC+0x398>)
 800da40:	fb2a 6607 	smlad	r6, sl, r7, r6
 800da44:	4f51      	ldr	r7, [pc, #324]	; (800db8c <D128_GENERIC+0x39c>)
 800da46:	fb21 6607 	smlad	r6, r1, r7, r6
 800da4a:	4f51      	ldr	r7, [pc, #324]	; (800db90 <D128_GENERIC+0x3a0>)
 800da4c:	fb24 6607 	smlad	r6, r4, r7, r6
 800da50:	4f50      	ldr	r7, [pc, #320]	; (800db94 <D128_GENERIC+0x3a4>)
 800da52:	fb28 6607 	smlad	r6, r8, r7, r6
 800da56:	4f50      	ldr	r7, [pc, #320]	; (800db98 <D128_GENERIC+0x3a8>)
 800da58:	fb20 6607 	smlad	r6, r0, r7, r6
 800da5c:	4f4f      	ldr	r7, [pc, #316]	; (800db9c <D128_GENERIC+0x3ac>)
 800da5e:	fb23 6607 	smlad	r6, r3, r7, r6
 800da62:	f44f 3780 	mov.w	r7, #65536	; 0x10000
 800da66:	fb25 6607 	smlad	r6, r5, r7, r6
 800da6a:	4f4d      	ldr	r7, [pc, #308]	; (800dba0 <D128_GENERIC+0x3b0>)
 800da6c:	9a04      	ldr	r2, [sp, #16]
 800da6e:	fb2c 2e07 	smlad	lr, ip, r7, r2
 800da72:	4a4c      	ldr	r2, [pc, #304]	; (800dba4 <D128_GENERIC+0x3b4>)
 800da74:	fb2a ee02 	smlad	lr, sl, r2, lr
 800da78:	4f4b      	ldr	r7, [pc, #300]	; (800dba8 <D128_GENERIC+0x3b8>)
 800da7a:	fb21 ee07 	smlad	lr, r1, r7, lr
 800da7e:	4f4b      	ldr	r7, [pc, #300]	; (800dbac <D128_GENERIC+0x3bc>)
 800da80:	fb24 ee07 	smlad	lr, r4, r7, lr
 800da84:	4f4a      	ldr	r7, [pc, #296]	; (800dbb0 <D128_GENERIC+0x3c0>)
 800da86:	fb28 ee07 	smlad	lr, r8, r7, lr
 800da8a:	4f4a      	ldr	r7, [pc, #296]	; (800dbb4 <D128_GENERIC+0x3c4>)
 800da8c:	fb20 ee07 	smlad	lr, r0, r7, lr
 800da90:	4f49      	ldr	r7, [pc, #292]	; (800dbb8 <D128_GENERIC+0x3c8>)
 800da92:	fb23 e707 	smlad	r7, r3, r7, lr
 800da96:	f8df e144 	ldr.w	lr, [pc, #324]	; 800dbdc <D128_GENERIC+0x3ec>
 800da9a:	fb25 720e 	smlad	r2, r5, lr, r7
 800da9e:	f04f 0b01 	mov.w	fp, #1
 800daa2:	9203      	str	r2, [sp, #12]
 800daa4:	fb2c fb0b 	smuad	fp, ip, fp
 800daa8:	4f44      	ldr	r7, [pc, #272]	; (800dbbc <D128_GENERIC+0x3cc>)
 800daaa:	fb2a ba07 	smlad	sl, sl, r7, fp
 800daae:	4f44      	ldr	r7, [pc, #272]	; (800dbc0 <D128_GENERIC+0x3d0>)
 800dab0:	fb21 aa07 	smlad	sl, r1, r7, sl
 800dab4:	4f43      	ldr	r7, [pc, #268]	; (800dbc4 <D128_GENERIC+0x3d4>)
 800dab6:	fb24 aa07 	smlad	sl, r4, r7, sl
 800daba:	4f43      	ldr	r7, [pc, #268]	; (800dbc8 <D128_GENERIC+0x3d8>)
 800dabc:	fb28 a707 	smlad	r7, r8, r7, sl
 800dac0:	4a42      	ldr	r2, [pc, #264]	; (800dbcc <D128_GENERIC+0x3dc>)
 800dac2:	fb20 7702 	smlad	r7, r0, r2, r7
 800dac6:	4a42      	ldr	r2, [pc, #264]	; (800dbd0 <D128_GENERIC+0x3e0>)
 800dac8:	fb23 7702 	smlad	r7, r3, r2, r7
 800dacc:	4b41      	ldr	r3, [pc, #260]	; (800dbd4 <D128_GENERIC+0x3e4>)
 800dace:	fb25 7303 	smlad	r3, r5, r3, r7
 800dad2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800dad4:	9304      	str	r3, [sp, #16]
 800dad6:	f5a6 1680 	sub.w	r6, r6, #1048576	; 0x100000
 800dada:	b185      	cbz	r5, 800dafe <D128_GENERIC+0x30e>
 800dadc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dade:	990d      	ldr	r1, [sp, #52]	; 0x34
 800dae0:	960d      	str	r6, [sp, #52]	; 0x34
 800dae2:	4432      	add	r2, r6
 800dae4:	1a52      	subs	r2, r2, r1
 800dae6:	17d1      	asrs	r1, r2, #31
 800dae8:	fba2 2305 	umull	r2, r3, r2, r5
 800daec:	fb05 3301 	mla	r3, r5, r1, r3
 800daf0:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800daf4:	f143 0300 	adc.w	r3, r3, #0
 800daf8:	005b      	lsls	r3, r3, #1
 800dafa:	930c      	str	r3, [sp, #48]	; 0x30
 800dafc:	461e      	mov	r6, r3
 800dafe:	9801      	ldr	r0, [sp, #4]
 800db00:	9c06      	ldr	r4, [sp, #24]
 800db02:	8d01      	ldrh	r1, [r0, #40]	; 0x28
 800db04:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800db06:	01f6      	lsls	r6, r6, #7
 800db08:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800db0c:	2300      	movs	r3, #0
 800db0e:	fbc5 2306 	smlal	r2, r3, r5, r6
 800db12:	fb04 f101 	mul.w	r1, r4, r1
 800db16:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800db18:	109b      	asrs	r3, r3, #2
 800db1a:	f303 030f 	ssat	r3, #16, r3
 800db1e:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
 800db22:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 800db24:	1c62      	adds	r2, r4, #1
 800db26:	4293      	cmp	r3, r2
 800db28:	9206      	str	r2, [sp, #24]
 800db2a:	dd18      	ble.n	800db5e <D128_GENERIC+0x36e>
 800db2c:	9b01      	ldr	r3, [sp, #4]
 800db2e:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800db30:	2a01      	cmp	r2, #1
 800db32:	f47f ae80 	bne.w	800d836 <D128_GENERIC+0x46>
 800db36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800db38:	9d05      	ldr	r5, [sp, #20]
 800db3a:	069b      	lsls	r3, r3, #26
 800db3c:	6829      	ldr	r1, [r5, #0]
 800db3e:	686a      	ldr	r2, [r5, #4]
 800db40:	68a8      	ldr	r0, [r5, #8]
 800db42:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 800db46:	f105 0410 	add.w	r4, r5, #16
 800db4a:	d506      	bpl.n	800db5a <D128_GENERIC+0x36a>
 800db4c:	ba49      	rev16	r1, r1
 800db4e:	ba52      	rev16	r2, r2
 800db50:	ba40      	rev16	r0, r0
 800db52:	fa9a fa9a 	rev16.w	sl, sl
 800db56:	9405      	str	r4, [sp, #20]
 800db58:	e6cf      	b.n	800d8fa <D128_GENERIC+0x10a>
 800db5a:	9405      	str	r4, [sp, #20]
 800db5c:	e6cd      	b.n	800d8fa <D128_GENERIC+0x10a>
 800db5e:	9a01      	ldr	r2, [sp, #4]
 800db60:	9904      	ldr	r1, [sp, #16]
 800db62:	6091      	str	r1, [r2, #8]
 800db64:	9903      	ldr	r1, [sp, #12]
 800db66:	60d1      	str	r1, [r2, #12]
 800db68:	9b02      	ldr	r3, [sp, #8]
 800db6a:	61d3      	str	r3, [r2, #28]
 800db6c:	4611      	mov	r1, r2
 800db6e:	4613      	mov	r3, r2
 800db70:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800db72:	610a      	str	r2, [r1, #16]
 800db74:	990d      	ldr	r1, [sp, #52]	; 0x34
 800db76:	6159      	str	r1, [r3, #20]
 800db78:	9911      	ldr	r1, [sp, #68]	; 0x44
 800db7a:	6199      	str	r1, [r3, #24]
 800db7c:	2000      	movs	r0, #0
 800db7e:	b013      	add	sp, #76	; 0x4c
 800db80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db84:	00780069 	.word	0x00780069
 800db88:	005b004e 	.word	0x005b004e
 800db8c:	00420037 	.word	0x00420037
 800db90:	002d0024 	.word	0x002d0024
 800db94:	001c0015 	.word	0x001c0015
 800db98:	000f000a 	.word	0x000f000a
 800db9c:	00060003 	.word	0x00060003
 800dba0:	00880096 	.word	0x00880096
 800dba4:	00a200ac 	.word	0x00a200ac
 800dba8:	00b400ba 	.word	0x00b400ba
 800dbac:	00be00c0 	.word	0x00be00c0
 800dbb0:	00c000be 	.word	0x00c000be
 800dbb4:	00ba00b4 	.word	0x00ba00b4
 800dbb8:	00ac00a2 	.word	0x00ac00a2
 800dbbc:	00030006 	.word	0x00030006
 800dbc0:	000a000f 	.word	0x000a000f
 800dbc4:	0015001c 	.word	0x0015001c
 800dbc8:	0024002d 	.word	0x0024002d
 800dbcc:	00370042 	.word	0x00370042
 800dbd0:	004e005b 	.word	0x004e005b
 800dbd4:	00690078 	.word	0x00690078
 800dbd8:	20000000 	.word	0x20000000
 800dbdc:	00960088 	.word	0x00960088

0800dbe0 <D16_1CH_HTONS_VOL_HP>:
 800dbe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbe4:	4691      	mov	r9, r2
 800dbe6:	b083      	sub	sp, #12
 800dbe8:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800dbea:	f8d9 3018 	ldr.w	r3, [r9, #24]
 800dbee:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800dbf2:	9300      	str	r3, [sp, #0]
 800dbf4:	4680      	mov	r8, r0
 800dbf6:	f8d9 7014 	ldr.w	r7, [r9, #20]
 800dbfa:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800dbfe:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800dc02:	f8d9 5008 	ldr.w	r5, [r9, #8]
 800dc06:	9401      	str	r4, [sp, #4]
 800dc08:	f8d9 a030 	ldr.w	sl, [r9, #48]	; 0x30
 800dc0c:	f8d9 e020 	ldr.w	lr, [r9, #32]
 800dc10:	2a00      	cmp	r2, #0
 800dc12:	d04e      	beq.n	800dcb2 <D16_1CH_HTONS_VOL_HP+0xd2>
 800dc14:	f8df c0a8 	ldr.w	ip, [pc, #168]	; 800dcc0 <D16_1CH_HTONS_VOL_HP+0xe0>
 800dc18:	1e8c      	subs	r4, r1, #2
 800dc1a:	eb08 0b42 	add.w	fp, r8, r2, lsl #1
 800dc1e:	f858 2b02 	ldr.w	r2, [r8], #2
 800dc22:	ba52      	rev16	r2, r2
 800dc24:	b2d6      	uxtb	r6, r2
 800dc26:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800dc2a:	f85c 2026 	ldr.w	r2, [ip, r6, lsl #2]
 800dc2e:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 800dc32:	4413      	add	r3, r2
 800dc34:	eb01 2293 	add.w	r2, r1, r3, lsr #10
 800dc38:	f3c2 0109 	ubfx	r1, r2, #0, #10
 800dc3c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dc40:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800dc44:	0a93      	lsrs	r3, r2, #10
 800dc46:	4a1c      	ldr	r2, [pc, #112]	; (800dcb8 <D16_1CH_HTONS_VOL_HP+0xd8>)
 800dc48:	fb21 5202 	smlad	r2, r1, r2, r5
 800dc4c:	4d1b      	ldr	r5, [pc, #108]	; (800dcbc <D16_1CH_HTONS_VOL_HP+0xdc>)
 800dc4e:	fb21 f505 	smuad	r5, r1, r5
 800dc52:	f5a2 6200 	sub.w	r2, r2, #2048	; 0x800
 800dc56:	4410      	add	r0, r2
 800dc58:	1bc0      	subs	r0, r0, r7
 800dc5a:	17c7      	asrs	r7, r0, #31
 800dc5c:	fba0 010e 	umull	r0, r1, r0, lr
 800dc60:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800dc64:	fb0e 1107 	mla	r1, lr, r7, r1
 800dc68:	f141 0100 	adc.w	r1, r1, #0
 800dc6c:	0448      	lsls	r0, r1, #17
 800dc6e:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800dc72:	2700      	movs	r7, #0
 800dc74:	fbc0 670a 	smlal	r6, r7, r0, sl
 800dc78:	45d8      	cmp	r8, fp
 800dc7a:	ea4f 0041 	mov.w	r0, r1, lsl #1
 800dc7e:	ea4f 01a7 	mov.w	r1, r7, asr #2
 800dc82:	4617      	mov	r7, r2
 800dc84:	f301 010f 	ssat	r1, #16, r1
 800dc88:	f824 1f02 	strh.w	r1, [r4, #2]!
 800dc8c:	d1c7      	bne.n	800dc1e <D16_1CH_HTONS_VOL_HP+0x3e>
 800dc8e:	9901      	ldr	r1, [sp, #4]
 800dc90:	f8c9 301c 	str.w	r3, [r9, #28]
 800dc94:	9b00      	ldr	r3, [sp, #0]
 800dc96:	f8c9 0010 	str.w	r0, [r9, #16]
 800dc9a:	2000      	movs	r0, #0
 800dc9c:	f8c9 5008 	str.w	r5, [r9, #8]
 800dca0:	f8c9 100c 	str.w	r1, [r9, #12]
 800dca4:	f8c9 2014 	str.w	r2, [r9, #20]
 800dca8:	f8c9 3018 	str.w	r3, [r9, #24]
 800dcac:	b003      	add	sp, #12
 800dcae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dcb2:	463a      	mov	r2, r7
 800dcb4:	4621      	mov	r1, r4
 800dcb6:	e7eb      	b.n	800dc90 <D16_1CH_HTONS_VOL_HP+0xb0>
 800dcb8:	00030001 	.word	0x00030001
 800dcbc:	00010003 	.word	0x00010003
 800dcc0:	20000000 	.word	0x20000000

0800dcc4 <D24_1CH_HTONS_VOL_HP>:
 800dcc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcc8:	b089      	sub	sp, #36	; 0x24
 800dcca:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800dccc:	6996      	ldr	r6, [r2, #24]
 800dcce:	9304      	str	r3, [sp, #16]
 800dcd0:	6b17      	ldr	r7, [r2, #48]	; 0x30
 800dcd2:	9207      	str	r2, [sp, #28]
 800dcd4:	6915      	ldr	r5, [r2, #16]
 800dcd6:	6954      	ldr	r4, [r2, #20]
 800dcd8:	9606      	str	r6, [sp, #24]
 800dcda:	6893      	ldr	r3, [r2, #8]
 800dcdc:	69d6      	ldr	r6, [r2, #28]
 800dcde:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 800dce2:	f8d2 a020 	ldr.w	sl, [r2, #32]
 800dce6:	9a04      	ldr	r2, [sp, #16]
 800dce8:	9705      	str	r7, [sp, #20]
 800dcea:	2a00      	cmp	r2, #0
 800dcec:	d07e      	beq.n	800ddec <D24_1CH_HTONS_VOL_HP+0x128>
 800dcee:	f1a1 0b02 	sub.w	fp, r1, #2
 800dcf2:	2700      	movs	r7, #0
 800dcf4:	46a8      	mov	r8, r5
 800dcf6:	f8cd b004 	str.w	fp, [sp, #4]
 800dcfa:	4655      	mov	r5, sl
 800dcfc:	46e3      	mov	fp, ip
 800dcfe:	f8df e0f8 	ldr.w	lr, [pc, #248]	; 800ddf8 <D24_1CH_HTONS_VOL_HP+0x134>
 800dd02:	46ba      	mov	sl, r7
 800dd04:	469c      	mov	ip, r3
 800dd06:	e055      	b.n	800ddb4 <D24_1CH_HTONS_VOL_HP+0xf0>
 800dd08:	7802      	ldrb	r2, [r0, #0]
 800dd0a:	78c3      	ldrb	r3, [r0, #3]
 800dd0c:	7841      	ldrb	r1, [r0, #1]
 800dd0e:	0212      	lsls	r2, r2, #8
 800dd10:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 800dd14:	440b      	add	r3, r1
 800dd16:	3002      	adds	r0, #2
 800dd18:	b2d9      	uxtb	r1, r3
 800dd1a:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800dd1e:	f85e 7021 	ldr.w	r7, [lr, r1, lsl #2]
 800dd22:	f85e 2022 	ldr.w	r2, [lr, r2, lsl #2]
 800dd26:	0c1b      	lsrs	r3, r3, #16
 800dd28:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 800dd2c:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800dd30:	f85e 6023 	ldr.w	r6, [lr, r3, lsl #2]
 800dd34:	f3c7 0309 	ubfx	r3, r7, #0, #10
 800dd38:	f3c2 0709 	ubfx	r7, r2, #0, #10
 800dd3c:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 800dd40:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 800dd44:	4a2a      	ldr	r2, [pc, #168]	; (800ddf0 <D24_1CH_HTONS_VOL_HP+0x12c>)
 800dd46:	fb23 b102 	smlad	r1, r3, r2, fp
 800dd4a:	4a2a      	ldr	r2, [pc, #168]	; (800ddf4 <D24_1CH_HTONS_VOL_HP+0x130>)
 800dd4c:	fb23 cb02 	smlad	fp, r3, r2, ip
 800dd50:	f3c6 0c09 	ubfx	ip, r6, #0, #10
 800dd54:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 800dd58:	eb0b 0b4c 	add.w	fp, fp, ip, lsl #1
 800dd5c:	2201      	movs	r2, #1
 800dd5e:	fb23 f702 	smuad	r7, r3, r2
 800dd62:	f5a1 51d8 	sub.w	r1, r1, #6912	; 0x1b00
 800dd66:	eb01 0208 	add.w	r2, r1, r8
 800dd6a:	1b12      	subs	r2, r2, r4
 800dd6c:	17d4      	asrs	r4, r2, #31
 800dd6e:	fba2 2305 	umull	r2, r3, r2, r5
 800dd72:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800dd76:	fb05 3304 	mla	r3, r5, r4, r3
 800dd7a:	f143 0300 	adc.w	r3, r3, #0
 800dd7e:	9c05      	ldr	r4, [sp, #20]
 800dd80:	03da      	lsls	r2, r3, #15
 800dd82:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800dd86:	f04f 0900 	mov.w	r9, #0
 800dd8a:	fbc4 8902 	smlal	r8, r9, r4, r2
 800dd8e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800dd92:	9a01      	ldr	r2, [sp, #4]
 800dd94:	ea4f 0843 	mov.w	r8, r3, lsl #1
 800dd98:	9b03      	ldr	r3, [sp, #12]
 800dd9a:	109b      	asrs	r3, r3, #2
 800dd9c:	f303 030f 	ssat	r3, #16, r3
 800dda0:	f822 3f02 	strh.w	r3, [r2, #2]!
 800dda4:	9b04      	ldr	r3, [sp, #16]
 800dda6:	9201      	str	r2, [sp, #4]
 800dda8:	f10a 0a01 	add.w	sl, sl, #1
 800ddac:	459a      	cmp	sl, r3
 800ddae:	44bc      	add	ip, r7
 800ddb0:	460c      	mov	r4, r1
 800ddb2:	d00b      	beq.n	800ddcc <D24_1CH_HTONS_VOL_HP+0x108>
 800ddb4:	f01a 0f01 	tst.w	sl, #1
 800ddb8:	d0a6      	beq.n	800dd08 <D24_1CH_HTONS_VOL_HP+0x44>
 800ddba:	78c2      	ldrb	r2, [r0, #3]
 800ddbc:	7883      	ldrb	r3, [r0, #2]
 800ddbe:	f810 1b04 	ldrb.w	r1, [r0], #4
 800ddc2:	0212      	lsls	r2, r2, #8
 800ddc4:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 800ddc8:	440b      	add	r3, r1
 800ddca:	e7a5      	b.n	800dd18 <D24_1CH_HTONS_VOL_HP+0x54>
 800ddcc:	4663      	mov	r3, ip
 800ddce:	4645      	mov	r5, r8
 800ddd0:	46dc      	mov	ip, fp
 800ddd2:	9807      	ldr	r0, [sp, #28]
 800ddd4:	6141      	str	r1, [r0, #20]
 800ddd6:	9906      	ldr	r1, [sp, #24]
 800ddd8:	6083      	str	r3, [r0, #8]
 800ddda:	f8c0 c00c 	str.w	ip, [r0, #12]
 800ddde:	61c6      	str	r6, [r0, #28]
 800dde0:	6105      	str	r5, [r0, #16]
 800dde2:	6181      	str	r1, [r0, #24]
 800dde4:	2000      	movs	r0, #0
 800dde6:	b009      	add	sp, #36	; 0x24
 800dde8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddec:	4621      	mov	r1, r4
 800ddee:	e7f0      	b.n	800ddd2 <D24_1CH_HTONS_VOL_HP+0x10e>
 800ddf0:	00030001 	.word	0x00030001
 800ddf4:	00060007 	.word	0x00060007
 800ddf8:	20000000 	.word	0x20000000

0800ddfc <D32_1CH_HTONS_VOL_HP>:
 800ddfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de00:	4692      	mov	sl, r2
 800de02:	b087      	sub	sp, #28
 800de04:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800de06:	f8da 3018 	ldr.w	r3, [sl, #24]
 800de0a:	f8da 5030 	ldr.w	r5, [sl, #48]	; 0x30
 800de0e:	9304      	str	r3, [sp, #16]
 800de10:	f8da 4010 	ldr.w	r4, [sl, #16]
 800de14:	f8da 8014 	ldr.w	r8, [sl, #20]
 800de18:	f8da 601c 	ldr.w	r6, [sl, #28]
 800de1c:	f8da 3008 	ldr.w	r3, [sl, #8]
 800de20:	f8da e00c 	ldr.w	lr, [sl, #12]
 800de24:	9501      	str	r5, [sp, #4]
 800de26:	f8da c020 	ldr.w	ip, [sl, #32]
 800de2a:	2a00      	cmp	r2, #0
 800de2c:	d07b      	beq.n	800df26 <D32_1CH_HTONS_VOL_HP+0x12a>
 800de2e:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800de32:	4f3e      	ldr	r7, [pc, #248]	; (800df2c <D32_1CH_HTONS_VOL_HP+0x130>)
 800de34:	f8cd c00c 	str.w	ip, [sp, #12]
 800de38:	9202      	str	r2, [sp, #8]
 800de3a:	460d      	mov	r5, r1
 800de3c:	46a1      	mov	r9, r4
 800de3e:	4684      	mov	ip, r0
 800de40:	f8cd a014 	str.w	sl, [sp, #20]
 800de44:	f85c 1b04 	ldr.w	r1, [ip], #4
 800de48:	ba49      	rev16	r1, r1
 800de4a:	b2c8      	uxtb	r0, r1
 800de4c:	f3c1 2207 	ubfx	r2, r1, #8, #8
 800de50:	f3c1 4a07 	ubfx	sl, r1, #16, #8
 800de54:	f857 0020 	ldr.w	r0, [r7, r0, lsl #2]
 800de58:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800de5c:	0e09      	lsrs	r1, r1, #24
 800de5e:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 800de62:	f857 602a 	ldr.w	r6, [r7, sl, lsl #2]
 800de66:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 800de6a:	eb02 2290 	add.w	r2, r2, r0, lsr #10
 800de6e:	eb06 2a92 	add.w	sl, r6, r2, lsr #10
 800de72:	eb01 269a 	add.w	r6, r1, sl, lsr #10
 800de76:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800de7a:	f3c6 0109 	ubfx	r1, r6, #0, #10
 800de7e:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800de82:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800de86:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
 800de8a:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 800de8e:	4a28      	ldr	r2, [pc, #160]	; (800df30 <D32_1CH_HTONS_VOL_HP+0x134>)
 800de90:	fb20 e202 	smlad	r2, r0, r2, lr
 800de94:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800de98:	fb2a 2101 	smlad	r1, sl, r1, r2
 800de9c:	4a25      	ldr	r2, [pc, #148]	; (800df34 <D32_1CH_HTONS_VOL_HP+0x138>)
 800de9e:	fb20 3302 	smlad	r3, r0, r2, r3
 800dea2:	4a25      	ldr	r2, [pc, #148]	; (800df38 <D32_1CH_HTONS_VOL_HP+0x13c>)
 800dea4:	fb2a 3e02 	smlad	lr, sl, r2, r3
 800dea8:	2301      	movs	r3, #1
 800deaa:	fb20 f003 	smuad	r0, r0, r3
 800deae:	4b23      	ldr	r3, [pc, #140]	; (800df3c <D32_1CH_HTONS_VOL_HP+0x140>)
 800deb0:	fb2a 0303 	smlad	r3, sl, r3, r0
 800deb4:	f5a1 4280 	sub.w	r2, r1, #16384	; 0x4000
 800deb8:	9c03      	ldr	r4, [sp, #12]
 800deba:	eb02 0009 	add.w	r0, r2, r9
 800debe:	eba0 0008 	sub.w	r0, r0, r8
 800dec2:	ea4f 7be0 	mov.w	fp, r0, asr #31
 800dec6:	fba0 0104 	umull	r0, r1, r0, r4
 800deca:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800dece:	fb04 110b 	mla	r1, r4, fp, r1
 800ded2:	f141 0100 	adc.w	r1, r1, #0
 800ded6:	9c01      	ldr	r4, [sp, #4]
 800ded8:	0388      	lsls	r0, r1, #14
 800deda:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800dede:	f04f 0900 	mov.w	r9, #0
 800dee2:	fbc0 8904 	smlal	r8, r9, r0, r4
 800dee6:	ea4f 00a9 	mov.w	r0, r9, asr #2
 800deea:	ea4f 0941 	mov.w	r9, r1, lsl #1
 800deee:	f300 000f 	ssat	r0, #16, r0
 800def2:	9902      	ldr	r1, [sp, #8]
 800def4:	f825 0b02 	strh.w	r0, [r5], #2
 800def8:	428d      	cmp	r5, r1
 800defa:	4690      	mov	r8, r2
 800defc:	d1a2      	bne.n	800de44 <D32_1CH_HTONS_VOL_HP+0x48>
 800defe:	f8dd a014 	ldr.w	sl, [sp, #20]
 800df02:	464c      	mov	r4, r9
 800df04:	f8ca 3008 	str.w	r3, [sl, #8]
 800df08:	9b04      	ldr	r3, [sp, #16]
 800df0a:	f8ca e00c 	str.w	lr, [sl, #12]
 800df0e:	2000      	movs	r0, #0
 800df10:	f8ca 601c 	str.w	r6, [sl, #28]
 800df14:	f8ca 4010 	str.w	r4, [sl, #16]
 800df18:	f8ca 2014 	str.w	r2, [sl, #20]
 800df1c:	f8ca 3018 	str.w	r3, [sl, #24]
 800df20:	b007      	add	sp, #28
 800df22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df26:	4642      	mov	r2, r8
 800df28:	e7ec      	b.n	800df04 <D32_1CH_HTONS_VOL_HP+0x108>
 800df2a:	bf00      	nop
 800df2c:	20000000 	.word	0x20000000
 800df30:	00060003 	.word	0x00060003
 800df34:	000a000c 	.word	0x000a000c
 800df38:	000c000a 	.word	0x000c000a
 800df3c:	00030006 	.word	0x00030006

0800df40 <D48_1CH_HTONS_VOL_HP>:
 800df40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df44:	4613      	mov	r3, r2
 800df46:	461c      	mov	r4, r3
 800df48:	b087      	sub	sp, #28
 800df4a:	4625      	mov	r5, r4
 800df4c:	4626      	mov	r6, r4
 800df4e:	6b2d      	ldr	r5, [r5, #48]	; 0x30
 800df50:	9205      	str	r2, [sp, #20]
 800df52:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800df54:	f8d3 9014 	ldr.w	r9, [r3, #20]
 800df58:	9501      	str	r5, [sp, #4]
 800df5a:	4680      	mov	r8, r0
 800df5c:	6a35      	ldr	r5, [r6, #32]
 800df5e:	6918      	ldr	r0, [r3, #16]
 800df60:	699b      	ldr	r3, [r3, #24]
 800df62:	9304      	str	r3, [sp, #16]
 800df64:	f8d4 e01c 	ldr.w	lr, [r4, #28]
 800df68:	68a3      	ldr	r3, [r4, #8]
 800df6a:	9502      	str	r5, [sp, #8]
 800df6c:	68e4      	ldr	r4, [r4, #12]
 800df6e:	2a00      	cmp	r2, #0
 800df70:	f000 808c 	beq.w	800e08c <D48_1CH_HTONS_VOL_HP+0x14c>
 800df74:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800df78:	4d45      	ldr	r5, [pc, #276]	; (800e090 <D48_1CH_HTONS_VOL_HP+0x150>)
 800df7a:	9203      	str	r2, [sp, #12]
 800df7c:	468c      	mov	ip, r1
 800df7e:	e898 0044 	ldmia.w	r8, {r2, r6}
 800df82:	f108 0806 	add.w	r8, r8, #6
 800df86:	ba52      	rev16	r2, r2
 800df88:	ba76      	rev16	r6, r6
 800df8a:	b2d7      	uxtb	r7, r2
 800df8c:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800df90:	f855 a027 	ldr.w	sl, [r5, r7, lsl #2]
 800df94:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 800df98:	f3c2 4707 	ubfx	r7, r2, #16, #8
 800df9c:	0e12      	lsrs	r2, r2, #24
 800df9e:	eb0a 2a9e 	add.w	sl, sl, lr, lsr #10
 800dfa2:	f855 7027 	ldr.w	r7, [r5, r7, lsl #2]
 800dfa6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800dfaa:	fa5f fb86 	uxtb.w	fp, r6
 800dfae:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 800dfb2:	f3c6 2e07 	ubfx	lr, r6, #8, #8
 800dfb6:	eb07 2791 	add.w	r7, r7, r1, lsr #10
 800dfba:	f855 602b 	ldr.w	r6, [r5, fp, lsl #2]
 800dfbe:	f855 e02e 	ldr.w	lr, [r5, lr, lsl #2]
 800dfc2:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800dfc6:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 800dfca:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 800dfce:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800dfd2:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800dfd6:	f3ce 0b09 	ubfx	fp, lr, #0, #10
 800dfda:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800dfde:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800dfe2:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800dfe6:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
 800dfea:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 800dfee:	ea4b 4606 	orr.w	r6, fp, r6, lsl #16
 800dff2:	4a28      	ldr	r2, [pc, #160]	; (800e094 <D48_1CH_HTONS_VOL_HP+0x154>)
 800dff4:	fb2a 4202 	smlad	r2, sl, r2, r4
 800dff8:	4927      	ldr	r1, [pc, #156]	; (800e098 <D48_1CH_HTONS_VOL_HP+0x158>)
 800dffa:	fb27 2201 	smlad	r2, r7, r1, r2
 800dffe:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800e002:	fb26 2201 	smlad	r2, r6, r1, r2
 800e006:	4925      	ldr	r1, [pc, #148]	; (800e09c <D48_1CH_HTONS_VOL_HP+0x15c>)
 800e008:	fb2a 3401 	smlad	r4, sl, r1, r3
 800e00c:	f04f 131b 	mov.w	r3, #1769499	; 0x1b001b
 800e010:	fb27 4403 	smlad	r4, r7, r3, r4
 800e014:	4b22      	ldr	r3, [pc, #136]	; (800e0a0 <D48_1CH_HTONS_VOL_HP+0x160>)
 800e016:	fb26 4403 	smlad	r4, r6, r3, r4
 800e01a:	2101      	movs	r1, #1
 800e01c:	fb2a fa01 	smuad	sl, sl, r1
 800e020:	4b20      	ldr	r3, [pc, #128]	; (800e0a4 <D48_1CH_HTONS_VOL_HP+0x164>)
 800e022:	fb27 a703 	smlad	r7, r7, r3, sl
 800e026:	4b20      	ldr	r3, [pc, #128]	; (800e0a8 <D48_1CH_HTONS_VOL_HP+0x168>)
 800e028:	fb26 7303 	smlad	r3, r6, r3, r7
 800e02c:	f5a2 4258 	sub.w	r2, r2, #55296	; 0xd800
 800e030:	9e02      	ldr	r6, [sp, #8]
 800e032:	9f01      	ldr	r7, [sp, #4]
 800e034:	4410      	add	r0, r2
 800e036:	eba0 0009 	sub.w	r0, r0, r9
 800e03a:	ea4f 7ae0 	mov.w	sl, r0, asr #31
 800e03e:	fba0 0106 	umull	r0, r1, r0, r6
 800e042:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800e046:	fb06 110a 	mla	r1, r6, sl, r1
 800e04a:	f141 0100 	adc.w	r1, r1, #0
 800e04e:	0308      	lsls	r0, r1, #12
 800e050:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 800e054:	f04f 0a00 	mov.w	sl, #0
 800e058:	fbc0 9a07 	smlal	r9, sl, r0, r7
 800e05c:	4657      	mov	r7, sl
 800e05e:	10b8      	asrs	r0, r7, #2
 800e060:	f300 000f 	ssat	r0, #16, r0
 800e064:	f82c 0b02 	strh.w	r0, [ip], #2
 800e068:	0048      	lsls	r0, r1, #1
 800e06a:	9903      	ldr	r1, [sp, #12]
 800e06c:	458c      	cmp	ip, r1
 800e06e:	4691      	mov	r9, r2
 800e070:	d185      	bne.n	800df7e <D48_1CH_HTONS_VOL_HP+0x3e>
 800e072:	9d05      	ldr	r5, [sp, #20]
 800e074:	616a      	str	r2, [r5, #20]
 800e076:	9a04      	ldr	r2, [sp, #16]
 800e078:	6128      	str	r0, [r5, #16]
 800e07a:	2000      	movs	r0, #0
 800e07c:	60ab      	str	r3, [r5, #8]
 800e07e:	60ec      	str	r4, [r5, #12]
 800e080:	f8c5 e01c 	str.w	lr, [r5, #28]
 800e084:	61aa      	str	r2, [r5, #24]
 800e086:	b007      	add	sp, #28
 800e088:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e08c:	464a      	mov	r2, r9
 800e08e:	e7f0      	b.n	800e072 <D48_1CH_HTONS_VOL_HP+0x132>
 800e090:	20000000 	.word	0x20000000
 800e094:	000f000a 	.word	0x000f000a
 800e098:	00060003 	.word	0x00060003
 800e09c:	00150019 	.word	0x00150019
 800e0a0:	00190015 	.word	0x00190015
 800e0a4:	00030006 	.word	0x00030006
 800e0a8:	000a000f 	.word	0x000a000f

0800e0ac <D64_1CH_HTONS_VOL_HP>:
 800e0ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0b0:	b089      	sub	sp, #36	; 0x24
 800e0b2:	4614      	mov	r4, r2
 800e0b4:	9207      	str	r2, [sp, #28]
 800e0b6:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800e0b8:	f8d2 c010 	ldr.w	ip, [r2, #16]
 800e0bc:	f8d2 8014 	ldr.w	r8, [r2, #20]
 800e0c0:	6992      	ldr	r2, [r2, #24]
 800e0c2:	9206      	str	r2, [sp, #24]
 800e0c4:	68e2      	ldr	r2, [r4, #12]
 800e0c6:	9201      	str	r2, [sp, #4]
 800e0c8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800e0ca:	9203      	str	r2, [sp, #12]
 800e0cc:	6a22      	ldr	r2, [r4, #32]
 800e0ce:	69e5      	ldr	r5, [r4, #28]
 800e0d0:	68a6      	ldr	r6, [r4, #8]
 800e0d2:	9204      	str	r2, [sp, #16]
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	f000 80b0 	beq.w	800e23a <D64_1CH_HTONS_VOL_HP+0x18e>
 800e0da:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800e0de:	4f58      	ldr	r7, [pc, #352]	; (800e240 <D64_1CH_HTONS_VOL_HP+0x194>)
 800e0e0:	9305      	str	r3, [sp, #20]
 800e0e2:	9102      	str	r1, [sp, #8]
 800e0e4:	f850 2b08 	ldr.w	r2, [r0], #8
 800e0e8:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800e0ec:	ba52      	rev16	r2, r2
 800e0ee:	fa93 f993 	rev16.w	r9, r3
 800e0f2:	b2d4      	uxtb	r4, r2
 800e0f4:	f3c2 2307 	ubfx	r3, r2, #8, #8
 800e0f8:	f857 b024 	ldr.w	fp, [r7, r4, lsl #2]
 800e0fc:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 800e100:	9901      	ldr	r1, [sp, #4]
 800e102:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800e106:	0e12      	lsrs	r2, r2, #24
 800e108:	44ab      	add	fp, r5
 800e10a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800e10e:	f857 4022 	ldr.w	r4, [r7, r2, lsl #2]
 800e112:	fa5f f289 	uxtb.w	r2, r9
 800e116:	eb03 2e9b 	add.w	lr, r3, fp, lsr #10
 800e11a:	f3c9 2307 	ubfx	r3, r9, #8, #8
 800e11e:	eb05 2a9e 	add.w	sl, r5, lr, lsr #10
 800e122:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800e126:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 800e12a:	f3c9 4507 	ubfx	r5, r9, #16, #8
 800e12e:	eb04 249a 	add.w	r4, r4, sl, lsr #10
 800e132:	ea4f 6919 	mov.w	r9, r9, lsr #24
 800e136:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 800e13a:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
 800e13e:	f857 9029 	ldr.w	r9, [r7, r9, lsl #2]
 800e142:	eb03 2392 	add.w	r3, r3, r2, lsr #10
 800e146:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800e14a:	eb09 2995 	add.w	r9, r9, r5, lsr #10
 800e14e:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800e152:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800e156:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800e15a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e15e:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800e162:	ea4e 4b0b 	orr.w	fp, lr, fp, lsl #16
 800e166:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800e16a:	f3c9 0e09 	ubfx	lr, r9, #0, #10
 800e16e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800e172:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 800e176:	ea4e 4e05 	orr.w	lr, lr, r5, lsl #16
 800e17a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800e17e:	ea4f 2599 	mov.w	r5, r9, lsr #10
 800e182:	4b30      	ldr	r3, [pc, #192]	; (800e244 <D64_1CH_HTONS_VOL_HP+0x198>)
 800e184:	fb2b 1303 	smlad	r3, fp, r3, r1
 800e188:	492f      	ldr	r1, [pc, #188]	; (800e248 <D64_1CH_HTONS_VOL_HP+0x19c>)
 800e18a:	fb24 3301 	smlad	r3, r4, r1, r3
 800e18e:	492f      	ldr	r1, [pc, #188]	; (800e24c <D64_1CH_HTONS_VOL_HP+0x1a0>)
 800e190:	fb22 3301 	smlad	r3, r2, r1, r3
 800e194:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 800e198:	fb2e 390a 	smlad	r9, lr, sl, r3
 800e19c:	4b2c      	ldr	r3, [pc, #176]	; (800e250 <D64_1CH_HTONS_VOL_HP+0x1a4>)
 800e19e:	fb2b 6603 	smlad	r6, fp, r3, r6
 800e1a2:	fb2e 6613 	smladx	r6, lr, r3, r6
 800e1a6:	4b2b      	ldr	r3, [pc, #172]	; (800e254 <D64_1CH_HTONS_VOL_HP+0x1a8>)
 800e1a8:	fb24 6603 	smlad	r6, r4, r3, r6
 800e1ac:	fb22 6313 	smladx	r3, r2, r3, r6
 800e1b0:	f04f 0a01 	mov.w	sl, #1
 800e1b4:	9301      	str	r3, [sp, #4]
 800e1b6:	fb2b fb0a 	smuad	fp, fp, sl
 800e1ba:	4b27      	ldr	r3, [pc, #156]	; (800e258 <D64_1CH_HTONS_VOL_HP+0x1ac>)
 800e1bc:	fb24 ba03 	smlad	sl, r4, r3, fp
 800e1c0:	4b26      	ldr	r3, [pc, #152]	; (800e25c <D64_1CH_HTONS_VOL_HP+0x1b0>)
 800e1c2:	fb22 a203 	smlad	r2, r2, r3, sl
 800e1c6:	4b26      	ldr	r3, [pc, #152]	; (800e260 <D64_1CH_HTONS_VOL_HP+0x1b4>)
 800e1c8:	fb2e 2603 	smlad	r6, lr, r3, r2
 800e1cc:	f5a9 3a00 	sub.w	sl, r9, #131072	; 0x20000
 800e1d0:	eb0a 020c 	add.w	r2, sl, ip
 800e1d4:	9c04      	ldr	r4, [sp, #16]
 800e1d6:	9903      	ldr	r1, [sp, #12]
 800e1d8:	eba2 0208 	sub.w	r2, r2, r8
 800e1dc:	ea4f 79e2 	mov.w	r9, r2, asr #31
 800e1e0:	fba2 2304 	umull	r2, r3, r2, r4
 800e1e4:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800e1e8:	fb04 3309 	mla	r3, r4, r9, r3
 800e1ec:	f143 0300 	adc.w	r3, r3, #0
 800e1f0:	02da      	lsls	r2, r3, #11
 800e1f2:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800e1f6:	f04f 0900 	mov.w	r9, #0
 800e1fa:	fbc1 8902 	smlal	r8, r9, r1, r2
 800e1fe:	9902      	ldr	r1, [sp, #8]
 800e200:	ea4f 02a9 	mov.w	r2, r9, asr #2
 800e204:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800e208:	f302 020f 	ssat	r2, #16, r2
 800e20c:	9b05      	ldr	r3, [sp, #20]
 800e20e:	f821 2b02 	strh.w	r2, [r1], #2
 800e212:	4299      	cmp	r1, r3
 800e214:	9102      	str	r1, [sp, #8]
 800e216:	46d0      	mov	r8, sl
 800e218:	f47f af64 	bne.w	800e0e4 <D64_1CH_HTONS_VOL_HP+0x38>
 800e21c:	9a07      	ldr	r2, [sp, #28]
 800e21e:	9901      	ldr	r1, [sp, #4]
 800e220:	60d1      	str	r1, [r2, #12]
 800e222:	9906      	ldr	r1, [sp, #24]
 800e224:	6096      	str	r6, [r2, #8]
 800e226:	2000      	movs	r0, #0
 800e228:	61d5      	str	r5, [r2, #28]
 800e22a:	f8c2 c010 	str.w	ip, [r2, #16]
 800e22e:	f8c2 a014 	str.w	sl, [r2, #20]
 800e232:	6191      	str	r1, [r2, #24]
 800e234:	b009      	add	sp, #36	; 0x24
 800e236:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e23a:	46c2      	mov	sl, r8
 800e23c:	4622      	mov	r2, r4
 800e23e:	e7ee      	b.n	800e21e <D64_1CH_HTONS_VOL_HP+0x172>
 800e240:	20000000 	.word	0x20000000
 800e244:	001c0015 	.word	0x001c0015
 800e248:	000f000a 	.word	0x000f000a
 800e24c:	00060003 	.word	0x00060003
 800e250:	0024002a 	.word	0x0024002a
 800e254:	002e0030 	.word	0x002e0030
 800e258:	00030006 	.word	0x00030006
 800e25c:	000a000f 	.word	0x000a000f
 800e260:	0015001c 	.word	0x0015001c

0800e264 <D80_1CH_HTONS_VOL_HP>:
 800e264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e268:	4613      	mov	r3, r2
 800e26a:	b089      	sub	sp, #36	; 0x24
 800e26c:	4686      	mov	lr, r0
 800e26e:	6918      	ldr	r0, [r3, #16]
 800e270:	9000      	str	r0, [sp, #0]
 800e272:	4618      	mov	r0, r3
 800e274:	461c      	mov	r4, r3
 800e276:	695b      	ldr	r3, [r3, #20]
 800e278:	9302      	str	r3, [sp, #8]
 800e27a:	6983      	ldr	r3, [r0, #24]
 800e27c:	9306      	str	r3, [sp, #24]
 800e27e:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800e282:	69c3      	ldr	r3, [r0, #28]
 800e284:	68c0      	ldr	r0, [r0, #12]
 800e286:	9207      	str	r2, [sp, #28]
 800e288:	9001      	str	r0, [sp, #4]
 800e28a:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800e28c:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800e28e:	9003      	str	r0, [sp, #12]
 800e290:	6a20      	ldr	r0, [r4, #32]
 800e292:	9004      	str	r0, [sp, #16]
 800e294:	2a00      	cmp	r2, #0
 800e296:	f000 80d2 	beq.w	800e43e <D80_1CH_HTONS_VOL_HP+0x1da>
 800e29a:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800e29e:	4869      	ldr	r0, [pc, #420]	; (800e444 <D80_1CH_HTONS_VOL_HP+0x1e0>)
 800e2a0:	9205      	str	r2, [sp, #20]
 800e2a2:	461c      	mov	r4, r3
 800e2a4:	f8de 5000 	ldr.w	r5, [lr]
 800e2a8:	f8de 2004 	ldr.w	r2, [lr, #4]
 800e2ac:	f8de 3008 	ldr.w	r3, [lr, #8]
 800e2b0:	f10e 0e0a 	add.w	lr, lr, #10
 800e2b4:	ba6d      	rev16	r5, r5
 800e2b6:	ba52      	rev16	r2, r2
 800e2b8:	fa93 fb93 	rev16.w	fp, r3
 800e2bc:	b2ee      	uxtb	r6, r5
 800e2be:	f3c5 2307 	ubfx	r3, r5, #8, #8
 800e2c2:	f850 7026 	ldr.w	r7, [r0, r6, lsl #2]
 800e2c6:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800e2ca:	f3c5 4607 	ubfx	r6, r5, #16, #8
 800e2ce:	eb04 0a07 	add.w	sl, r4, r7
 800e2d2:	0e2d      	lsrs	r5, r5, #24
 800e2d4:	f850 4026 	ldr.w	r4, [r0, r6, lsl #2]
 800e2d8:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
 800e2dc:	eb03 239a 	add.w	r3, r3, sl, lsr #10
 800e2e0:	eb04 2993 	add.w	r9, r4, r3, lsr #10
 800e2e4:	b2d5      	uxtb	r5, r2
 800e2e6:	f3c2 2407 	ubfx	r4, r2, #8, #8
 800e2ea:	f850 7025 	ldr.w	r7, [r0, r5, lsl #2]
 800e2ee:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
 800e2f2:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800e2f6:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 800e2fa:	0e12      	lsrs	r2, r2, #24
 800e2fc:	eb07 2896 	add.w	r8, r7, r6, lsr #10
 800e300:	f850 7024 	ldr.w	r7, [r0, r4, lsl #2]
 800e304:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 800e308:	fa5f f48b 	uxtb.w	r4, fp
 800e30c:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 800e310:	f3cb 2b07 	ubfx	fp, fp, #8, #8
 800e314:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800e318:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 800e31c:	f850 b02b 	ldr.w	fp, [r0, fp, lsl #2]
 800e320:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800e324:	eb04 2492 	add.w	r4, r4, r2, lsr #10
 800e328:	eb0b 2b94 	add.w	fp, fp, r4, lsr #10
 800e32c:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800e330:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800e334:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800e338:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800e33c:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800e340:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800e344:	ea46 4909 	orr.w	r9, r6, r9, lsl #16
 800e348:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e34c:	f3cb 0609 	ubfx	r6, fp, #0, #10
 800e350:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800e354:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800e358:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 800e35c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800e360:	ea46 4604 	orr.w	r6, r6, r4, lsl #16
 800e364:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800e368:	ea4f 249b 	mov.w	r4, fp, lsr #10
 800e36c:	4d36      	ldr	r5, [pc, #216]	; (800e448 <D80_1CH_HTONS_VOL_HP+0x1e4>)
 800e36e:	9f01      	ldr	r7, [sp, #4]
 800e370:	fb23 7505 	smlad	r5, r3, r5, r7
 800e374:	4f35      	ldr	r7, [pc, #212]	; (800e44c <D80_1CH_HTONS_VOL_HP+0x1e8>)
 800e376:	fb29 5507 	smlad	r5, r9, r7, r5
 800e37a:	4f35      	ldr	r7, [pc, #212]	; (800e450 <D80_1CH_HTONS_VOL_HP+0x1ec>)
 800e37c:	fb28 5507 	smlad	r5, r8, r7, r5
 800e380:	4f34      	ldr	r7, [pc, #208]	; (800e454 <D80_1CH_HTONS_VOL_HP+0x1f0>)
 800e382:	fb22 5507 	smlad	r5, r2, r7, r5
 800e386:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 800e38a:	fb26 5b0a 	smlad	fp, r6, sl, r5
 800e38e:	4d32      	ldr	r5, [pc, #200]	; (800e458 <D80_1CH_HTONS_VOL_HP+0x1f4>)
 800e390:	fb23 cc05 	smlad	ip, r3, r5, ip
 800e394:	4d31      	ldr	r5, [pc, #196]	; (800e45c <D80_1CH_HTONS_VOL_HP+0x1f8>)
 800e396:	fb29 cc05 	smlad	ip, r9, r5, ip
 800e39a:	f04f 154b 	mov.w	r5, #4915275	; 0x4b004b
 800e39e:	fb28 c505 	smlad	r5, r8, r5, ip
 800e3a2:	4f2f      	ldr	r7, [pc, #188]	; (800e460 <D80_1CH_HTONS_VOL_HP+0x1fc>)
 800e3a4:	fb22 5507 	smlad	r5, r2, r7, r5
 800e3a8:	4f2e      	ldr	r7, [pc, #184]	; (800e464 <D80_1CH_HTONS_VOL_HP+0x200>)
 800e3aa:	fb26 5507 	smlad	r5, r6, r7, r5
 800e3ae:	f04f 0a01 	mov.w	sl, #1
 800e3b2:	9501      	str	r5, [sp, #4]
 800e3b4:	fb23 fa0a 	smuad	sl, r3, sl
 800e3b8:	4b2b      	ldr	r3, [pc, #172]	; (800e468 <D80_1CH_HTONS_VOL_HP+0x204>)
 800e3ba:	fb29 a903 	smlad	r9, r9, r3, sl
 800e3be:	4d2b      	ldr	r5, [pc, #172]	; (800e46c <D80_1CH_HTONS_VOL_HP+0x208>)
 800e3c0:	fb28 9805 	smlad	r8, r8, r5, r9
 800e3c4:	4d2a      	ldr	r5, [pc, #168]	; (800e470 <D80_1CH_HTONS_VOL_HP+0x20c>)
 800e3c6:	fb22 8205 	smlad	r2, r2, r5, r8
 800e3ca:	4b2a      	ldr	r3, [pc, #168]	; (800e474 <D80_1CH_HTONS_VOL_HP+0x210>)
 800e3cc:	fb26 2c03 	smlad	ip, r6, r3, r2
 800e3d0:	9b00      	ldr	r3, [sp, #0]
 800e3d2:	9d04      	ldr	r5, [sp, #16]
 800e3d4:	f5ab 3a7a 	sub.w	sl, fp, #256000	; 0x3e800
 800e3d8:	4453      	add	r3, sl
 800e3da:	461a      	mov	r2, r3
 800e3dc:	9b02      	ldr	r3, [sp, #8]
 800e3de:	f8cd a008 	str.w	sl, [sp, #8]
 800e3e2:	1ad2      	subs	r2, r2, r3
 800e3e4:	17d7      	asrs	r7, r2, #31
 800e3e6:	fba2 2305 	umull	r2, r3, r2, r5
 800e3ea:	fb05 3307 	mla	r3, r5, r7, r3
 800e3ee:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800e3f2:	f143 0300 	adc.w	r3, r3, #0
 800e3f6:	9d03      	ldr	r5, [sp, #12]
 800e3f8:	029a      	lsls	r2, r3, #10
 800e3fa:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800e3fe:	2700      	movs	r7, #0
 800e400:	005b      	lsls	r3, r3, #1
 800e402:	fbc5 6702 	smlal	r6, r7, r5, r2
 800e406:	10ba      	asrs	r2, r7, #2
 800e408:	9300      	str	r3, [sp, #0]
 800e40a:	f302 020f 	ssat	r2, #16, r2
 800e40e:	9b05      	ldr	r3, [sp, #20]
 800e410:	f821 2b02 	strh.w	r2, [r1], #2
 800e414:	4299      	cmp	r1, r3
 800e416:	f47f af45 	bne.w	800e2a4 <D80_1CH_HTONS_VOL_HP+0x40>
 800e41a:	4623      	mov	r3, r4
 800e41c:	9907      	ldr	r1, [sp, #28]
 800e41e:	9801      	ldr	r0, [sp, #4]
 800e420:	60c8      	str	r0, [r1, #12]
 800e422:	9a00      	ldr	r2, [sp, #0]
 800e424:	f8c1 c008 	str.w	ip, [r1, #8]
 800e428:	4608      	mov	r0, r1
 800e42a:	61cb      	str	r3, [r1, #28]
 800e42c:	610a      	str	r2, [r1, #16]
 800e42e:	f8c1 a014 	str.w	sl, [r1, #20]
 800e432:	9906      	ldr	r1, [sp, #24]
 800e434:	6181      	str	r1, [r0, #24]
 800e436:	2000      	movs	r0, #0
 800e438:	b009      	add	sp, #36	; 0x24
 800e43a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e43e:	f8dd a008 	ldr.w	sl, [sp, #8]
 800e442:	e7eb      	b.n	800e41c <D80_1CH_HTONS_VOL_HP+0x1b8>
 800e444:	20000000 	.word	0x20000000
 800e448:	002d0024 	.word	0x002d0024
 800e44c:	001c0015 	.word	0x001c0015
 800e450:	000f000a 	.word	0x000f000a
 800e454:	00060003 	.word	0x00060003
 800e458:	0037003f 	.word	0x0037003f
 800e45c:	00450049 	.word	0x00450049
 800e460:	00490045 	.word	0x00490045
 800e464:	003f0037 	.word	0x003f0037
 800e468:	00030006 	.word	0x00030006
 800e46c:	000a000f 	.word	0x000a000f
 800e470:	0015001c 	.word	0x0015001c
 800e474:	0024002d 	.word	0x0024002d

0800e478 <D128_1CH_HTONS_VOL_HP>:
 800e478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e47c:	b093      	sub	sp, #76	; 0x4c
 800e47e:	4614      	mov	r4, r2
 800e480:	9211      	str	r2, [sp, #68]	; 0x44
 800e482:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800e484:	6912      	ldr	r2, [r2, #16]
 800e486:	9203      	str	r2, [sp, #12]
 800e488:	4622      	mov	r2, r4
 800e48a:	4615      	mov	r5, r2
 800e48c:	6964      	ldr	r4, [r4, #20]
 800e48e:	9406      	str	r4, [sp, #24]
 800e490:	4614      	mov	r4, r2
 800e492:	6992      	ldr	r2, [r2, #24]
 800e494:	9210      	str	r2, [sp, #64]	; 0x40
 800e496:	68ea      	ldr	r2, [r5, #12]
 800e498:	9204      	str	r2, [sp, #16]
 800e49a:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800e49c:	69e6      	ldr	r6, [r4, #28]
 800e49e:	920d      	str	r2, [sp, #52]	; 0x34
 800e4a0:	68a4      	ldr	r4, [r4, #8]
 800e4a2:	6a2a      	ldr	r2, [r5, #32]
 800e4a4:	9405      	str	r4, [sp, #20]
 800e4a6:	920e      	str	r2, [sp, #56]	; 0x38
 800e4a8:	2b00      	cmp	r3, #0
 800e4aa:	f000 8145 	beq.w	800e738 <D128_1CH_HTONS_VOL_HP+0x2c0>
 800e4ae:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800e4b2:	930f      	str	r3, [sp, #60]	; 0x3c
 800e4b4:	f8df 82dc 	ldr.w	r8, [pc, #732]	; 800e794 <D128_1CH_HTONS_VOL_HP+0x31c>
 800e4b8:	9107      	str	r1, [sp, #28]
 800e4ba:	f100 0310 	add.w	r3, r0, #16
 800e4be:	4699      	mov	r9, r3
 800e4c0:	f1a9 0110 	sub.w	r1, r9, #16
 800e4c4:	c90e      	ldmia	r1, {r1, r2, r3}
 800e4c6:	f859 0c04 	ldr.w	r0, [r9, #-4]
 800e4ca:	ba49      	rev16	r1, r1
 800e4cc:	ba52      	rev16	r2, r2
 800e4ce:	ba5b      	rev16	r3, r3
 800e4d0:	fa90 fa90 	rev16.w	sl, r0
 800e4d4:	f3c1 2007 	ubfx	r0, r1, #8, #8
 800e4d8:	b2cc      	uxtb	r4, r1
 800e4da:	f858 5020 	ldr.w	r5, [r8, r0, lsl #2]
 800e4de:	f858 4024 	ldr.w	r4, [r8, r4, lsl #2]
 800e4e2:	f3c1 4007 	ubfx	r0, r1, #16, #8
 800e4e6:	0e09      	lsrs	r1, r1, #24
 800e4e8:	4426      	add	r6, r4
 800e4ea:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 800e4ee:	f858 7021 	ldr.w	r7, [r8, r1, lsl #2]
 800e4f2:	b2d0      	uxtb	r0, r2
 800e4f4:	eb05 2596 	add.w	r5, r5, r6, lsr #10
 800e4f8:	eb04 2b95 	add.w	fp, r4, r5, lsr #10
 800e4fc:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800e500:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 800e504:	f858 1021 	ldr.w	r1, [r8, r1, lsl #2]
 800e508:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 800e50c:	f3c2 4007 	ubfx	r0, r2, #16, #8
 800e510:	0e12      	lsrs	r2, r2, #24
 800e512:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 800e516:	9701      	str	r7, [sp, #4]
 800e518:	f858 0020 	ldr.w	r0, [r8, r0, lsl #2]
 800e51c:	4627      	mov	r7, r4
 800e51e:	f858 4022 	ldr.w	r4, [r8, r2, lsl #2]
 800e522:	9702      	str	r7, [sp, #8]
 800e524:	b2da      	uxtb	r2, r3
 800e526:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 800e52a:	eb00 2c91 	add.w	ip, r0, r1, lsr #10
 800e52e:	f858 0022 	ldr.w	r0, [r8, r2, lsl #2]
 800e532:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 800e536:	eb00 2e94 	add.w	lr, r0, r4, lsr #10
 800e53a:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800e53e:	f3c3 4007 	ubfx	r0, r3, #16, #8
 800e542:	0e1b      	lsrs	r3, r3, #24
 800e544:	f858 7020 	ldr.w	r7, [r8, r0, lsl #2]
 800e548:	f858 2022 	ldr.w	r2, [r8, r2, lsl #2]
 800e54c:	f858 0023 	ldr.w	r0, [r8, r3, lsl #2]
 800e550:	fa5f f38a 	uxtb.w	r3, sl
 800e554:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800e558:	960a      	str	r6, [sp, #40]	; 0x28
 800e55a:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 800e55e:	f858 6023 	ldr.w	r6, [r8, r3, lsl #2]
 800e562:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800e566:	f3ca 2307 	ubfx	r3, sl, #8, #8
 800e56a:	950b      	str	r5, [sp, #44]	; 0x2c
 800e56c:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 800e570:	f3ca 4507 	ubfx	r5, sl, #16, #8
 800e574:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 800e578:	f858 3023 	ldr.w	r3, [r8, r3, lsl #2]
 800e57c:	f858 5025 	ldr.w	r5, [r8, r5, lsl #2]
 800e580:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 800e584:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 800e588:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 800e58c:	f858 a02a 	ldr.w	sl, [r8, sl, lsl #2]
 800e590:	9308      	str	r3, [sp, #32]
 800e592:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800e596:	9b01      	ldr	r3, [sp, #4]
 800e598:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 800e59c:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800e5a0:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 800e5a4:	9b02      	ldr	r3, [sp, #8]
 800e5a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e5aa:	9302      	str	r3, [sp, #8]
 800e5ac:	9b08      	ldr	r3, [sp, #32]
 800e5ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e5b2:	9308      	str	r3, [sp, #32]
 800e5b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e5b6:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800e5ba:	950c      	str	r5, [sp, #48]	; 0x30
 800e5bc:	461d      	mov	r5, r3
 800e5be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e5c0:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800e5c4:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800e5c8:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 800e5cc:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 800e5d0:	9301      	str	r3, [sp, #4]
 800e5d2:	9b02      	ldr	r3, [sp, #8]
 800e5d4:	9202      	str	r2, [sp, #8]
 800e5d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e5d8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e5da:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800e5de:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800e5e2:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800e5e6:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800e5ea:	f3c2 0709 	ubfx	r7, r2, #0, #10
 800e5ee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800e5f2:	ea47 4505 	orr.w	r5, r7, r5, lsl #16
 800e5f6:	9b08      	ldr	r3, [sp, #32]
 800e5f8:	9f01      	ldr	r7, [sp, #4]
 800e5fa:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800e5fe:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800e602:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800e606:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800e60a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800e60e:	46be      	mov	lr, r7
 800e610:	0a96      	lsrs	r6, r2, #10
 800e612:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 800e616:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
 800e61a:	4f49      	ldr	r7, [pc, #292]	; (800e740 <D128_1CH_HTONS_VOL_HP+0x2c8>)
 800e61c:	9a04      	ldr	r2, [sp, #16]
 800e61e:	fb2e 2e07 	smlad	lr, lr, r7, r2
 800e622:	4a48      	ldr	r2, [pc, #288]	; (800e744 <D128_1CH_HTONS_VOL_HP+0x2cc>)
 800e624:	fb2a ee02 	smlad	lr, sl, r2, lr
 800e628:	4a47      	ldr	r2, [pc, #284]	; (800e748 <D128_1CH_HTONS_VOL_HP+0x2d0>)
 800e62a:	fb21 ee02 	smlad	lr, r1, r2, lr
 800e62e:	4a47      	ldr	r2, [pc, #284]	; (800e74c <D128_1CH_HTONS_VOL_HP+0x2d4>)
 800e630:	fb24 ee02 	smlad	lr, r4, r2, lr
 800e634:	4a46      	ldr	r2, [pc, #280]	; (800e750 <D128_1CH_HTONS_VOL_HP+0x2d8>)
 800e636:	9f02      	ldr	r7, [sp, #8]
 800e638:	fb27 ee02 	smlad	lr, r7, r2, lr
 800e63c:	4a45      	ldr	r2, [pc, #276]	; (800e754 <D128_1CH_HTONS_VOL_HP+0x2dc>)
 800e63e:	fb20 ee02 	smlad	lr, r0, r2, lr
 800e642:	4a45      	ldr	r2, [pc, #276]	; (800e758 <D128_1CH_HTONS_VOL_HP+0x2e0>)
 800e644:	fb23 e702 	smlad	r7, r3, r2, lr
 800e648:	f44f 3e80 	mov.w	lr, #65536	; 0x10000
 800e64c:	fb25 7e0e 	smlad	lr, r5, lr, r7
 800e650:	9f01      	ldr	r7, [sp, #4]
 800e652:	4a42      	ldr	r2, [pc, #264]	; (800e75c <D128_1CH_HTONS_VOL_HP+0x2e4>)
 800e654:	46bc      	mov	ip, r7
 800e656:	9f05      	ldr	r7, [sp, #20]
 800e658:	fb2c 7c02 	smlad	ip, ip, r2, r7
 800e65c:	4a40      	ldr	r2, [pc, #256]	; (800e760 <D128_1CH_HTONS_VOL_HP+0x2e8>)
 800e65e:	fb2a cc02 	smlad	ip, sl, r2, ip
 800e662:	4f40      	ldr	r7, [pc, #256]	; (800e764 <D128_1CH_HTONS_VOL_HP+0x2ec>)
 800e664:	fb21 cc07 	smlad	ip, r1, r7, ip
 800e668:	4f3f      	ldr	r7, [pc, #252]	; (800e768 <D128_1CH_HTONS_VOL_HP+0x2f0>)
 800e66a:	fb24 cc07 	smlad	ip, r4, r7, ip
 800e66e:	4f3f      	ldr	r7, [pc, #252]	; (800e76c <D128_1CH_HTONS_VOL_HP+0x2f4>)
 800e670:	9a02      	ldr	r2, [sp, #8]
 800e672:	fb22 cc07 	smlad	ip, r2, r7, ip
 800e676:	4f3e      	ldr	r7, [pc, #248]	; (800e770 <D128_1CH_HTONS_VOL_HP+0x2f8>)
 800e678:	fb20 cc07 	smlad	ip, r0, r7, ip
 800e67c:	4f3d      	ldr	r7, [pc, #244]	; (800e774 <D128_1CH_HTONS_VOL_HP+0x2fc>)
 800e67e:	fb23 c707 	smlad	r7, r3, r7, ip
 800e682:	f8df c114 	ldr.w	ip, [pc, #276]	; 800e798 <D128_1CH_HTONS_VOL_HP+0x320>
 800e686:	fb25 720c 	smlad	r2, r5, ip, r7
 800e68a:	f04f 0b01 	mov.w	fp, #1
 800e68e:	9204      	str	r2, [sp, #16]
 800e690:	9f01      	ldr	r7, [sp, #4]
 800e692:	fb27 fb0b 	smuad	fp, r7, fp
 800e696:	4f38      	ldr	r7, [pc, #224]	; (800e778 <D128_1CH_HTONS_VOL_HP+0x300>)
 800e698:	fb2a ba07 	smlad	sl, sl, r7, fp
 800e69c:	4f37      	ldr	r7, [pc, #220]	; (800e77c <D128_1CH_HTONS_VOL_HP+0x304>)
 800e69e:	fb21 aa07 	smlad	sl, r1, r7, sl
 800e6a2:	4f37      	ldr	r7, [pc, #220]	; (800e780 <D128_1CH_HTONS_VOL_HP+0x308>)
 800e6a4:	fb24 aa07 	smlad	sl, r4, r7, sl
 800e6a8:	4f36      	ldr	r7, [pc, #216]	; (800e784 <D128_1CH_HTONS_VOL_HP+0x30c>)
 800e6aa:	9a02      	ldr	r2, [sp, #8]
 800e6ac:	fb22 a707 	smlad	r7, r2, r7, sl
 800e6b0:	4a35      	ldr	r2, [pc, #212]	; (800e788 <D128_1CH_HTONS_VOL_HP+0x310>)
 800e6b2:	fb20 7702 	smlad	r7, r0, r2, r7
 800e6b6:	4a35      	ldr	r2, [pc, #212]	; (800e78c <D128_1CH_HTONS_VOL_HP+0x314>)
 800e6b8:	fb23 7702 	smlad	r7, r3, r2, r7
 800e6bc:	4b34      	ldr	r3, [pc, #208]	; (800e790 <D128_1CH_HTONS_VOL_HP+0x318>)
 800e6be:	fb25 7303 	smlad	r3, r5, r3, r7
 800e6c2:	9305      	str	r3, [sp, #20]
 800e6c4:	9b03      	ldr	r3, [sp, #12]
 800e6c6:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800e6c8:	f5ae 1e80 	sub.w	lr, lr, #1048576	; 0x100000
 800e6cc:	4473      	add	r3, lr
 800e6ce:	461a      	mov	r2, r3
 800e6d0:	9b06      	ldr	r3, [sp, #24]
 800e6d2:	f8cd e018 	str.w	lr, [sp, #24]
 800e6d6:	1ad2      	subs	r2, r2, r3
 800e6d8:	17d1      	asrs	r1, r2, #31
 800e6da:	fba2 2304 	umull	r2, r3, r2, r4
 800e6de:	fb04 3301 	mla	r3, r4, r1, r3
 800e6e2:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800e6e6:	f143 0300 	adc.w	r3, r3, #0
 800e6ea:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800e6ec:	021a      	lsls	r2, r3, #8
 800e6ee:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800e6f2:	2100      	movs	r1, #0
 800e6f4:	fbc4 0102 	smlal	r0, r1, r4, r2
 800e6f8:	108a      	asrs	r2, r1, #2
 800e6fa:	9907      	ldr	r1, [sp, #28]
 800e6fc:	f302 020f 	ssat	r2, #16, r2
 800e700:	005b      	lsls	r3, r3, #1
 800e702:	f821 2b02 	strh.w	r2, [r1], #2
 800e706:	9303      	str	r3, [sp, #12]
 800e708:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e70a:	9107      	str	r1, [sp, #28]
 800e70c:	4299      	cmp	r1, r3
 800e70e:	f109 0910 	add.w	r9, r9, #16
 800e712:	f47f aed5 	bne.w	800e4c0 <D128_1CH_HTONS_VOL_HP+0x48>
 800e716:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800e718:	9905      	ldr	r1, [sp, #20]
 800e71a:	6091      	str	r1, [r2, #8]
 800e71c:	9904      	ldr	r1, [sp, #16]
 800e71e:	60d1      	str	r1, [r2, #12]
 800e720:	4613      	mov	r3, r2
 800e722:	61d6      	str	r6, [r2, #28]
 800e724:	9910      	ldr	r1, [sp, #64]	; 0x40
 800e726:	9a03      	ldr	r2, [sp, #12]
 800e728:	611a      	str	r2, [r3, #16]
 800e72a:	2000      	movs	r0, #0
 800e72c:	f8c3 e014 	str.w	lr, [r3, #20]
 800e730:	6199      	str	r1, [r3, #24]
 800e732:	b013      	add	sp, #76	; 0x4c
 800e734:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e738:	f8dd e018 	ldr.w	lr, [sp, #24]
 800e73c:	e7eb      	b.n	800e716 <D128_1CH_HTONS_VOL_HP+0x29e>
 800e73e:	bf00      	nop
 800e740:	00780069 	.word	0x00780069
 800e744:	005b004e 	.word	0x005b004e
 800e748:	00420037 	.word	0x00420037
 800e74c:	002d0024 	.word	0x002d0024
 800e750:	001c0015 	.word	0x001c0015
 800e754:	000f000a 	.word	0x000f000a
 800e758:	00060003 	.word	0x00060003
 800e75c:	00880096 	.word	0x00880096
 800e760:	00a200ac 	.word	0x00a200ac
 800e764:	00b400ba 	.word	0x00b400ba
 800e768:	00be00c0 	.word	0x00be00c0
 800e76c:	00c000be 	.word	0x00c000be
 800e770:	00ba00b4 	.word	0x00ba00b4
 800e774:	00ac00a2 	.word	0x00ac00a2
 800e778:	00030006 	.word	0x00030006
 800e77c:	000a000f 	.word	0x000a000f
 800e780:	0015001c 	.word	0x0015001c
 800e784:	0024002d 	.word	0x0024002d
 800e788:	00370042 	.word	0x00370042
 800e78c:	004e005b 	.word	0x004e005b
 800e790:	00690078 	.word	0x00690078
 800e794:	20000000 	.word	0x20000000
 800e798:	00960088 	.word	0x00960088

0800e79c <PDM_Filter_Init>:
 800e79c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e79e:	2240      	movs	r2, #64	; 0x40
 800e7a0:	4604      	mov	r4, r0
 800e7a2:	2100      	movs	r1, #0
 800e7a4:	300c      	adds	r0, #12
 800e7a6:	f000 fa14 	bl	800ebd2 <memset>
 800e7aa:	493b      	ldr	r1, [pc, #236]	; (800e898 <PDM_Filter_Init+0xfc>)
 800e7ac:	483b      	ldr	r0, [pc, #236]	; (800e89c <PDM_Filter_Init+0x100>)
 800e7ae:	f000 f98d 	bl	800eacc <CRC_Lock>
 800e7b2:	8822      	ldrh	r2, [r4, #0]
 800e7b4:	8963      	ldrh	r3, [r4, #10]
 800e7b6:	4938      	ldr	r1, [pc, #224]	; (800e898 <PDM_Filter_Init+0xfc>)
 800e7b8:	8925      	ldrh	r5, [r4, #8]
 800e7ba:	86a3      	strh	r3, [r4, #52]	; 0x34
 800e7bc:	2801      	cmp	r0, #1
 800e7be:	f04f 0300 	mov.w	r3, #0
 800e7c2:	bf18      	it	ne
 800e7c4:	2100      	movne	r1, #0
 800e7c6:	2a01      	cmp	r2, #1
 800e7c8:	6461      	str	r1, [r4, #68]	; 0x44
 800e7ca:	86e5      	strh	r5, [r4, #54]	; 0x36
 800e7cc:	61a3      	str	r3, [r4, #24]
 800e7ce:	6123      	str	r3, [r4, #16]
 800e7d0:	6163      	str	r3, [r4, #20]
 800e7d2:	60e3      	str	r3, [r4, #12]
 800e7d4:	6263      	str	r3, [r4, #36]	; 0x24
 800e7d6:	61e3      	str	r3, [r4, #28]
 800e7d8:	6223      	str	r3, [r4, #32]
 800e7da:	6423      	str	r3, [r4, #64]	; 0x40
 800e7dc:	d918      	bls.n	800e810 <PDM_Filter_Init+0x74>
 800e7de:	2003      	movs	r0, #3
 800e7e0:	2302      	movs	r3, #2
 800e7e2:	8862      	ldrh	r2, [r4, #2]
 800e7e4:	2a01      	cmp	r2, #1
 800e7e6:	d91d      	bls.n	800e824 <PDM_Filter_Init+0x88>
 800e7e8:	2140      	movs	r1, #64	; 0x40
 800e7ea:	2300      	movs	r3, #0
 800e7ec:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800e7ee:	f1b2 1f01 	cmp.w	r2, #65537	; 0x10001
 800e7f2:	6862      	ldr	r2, [r4, #4]
 800e7f4:	bf04      	itt	eq
 800e7f6:	6421      	streq	r1, [r4, #64]	; 0x40
 800e7f8:	460b      	moveq	r3, r1
 800e7fa:	b11a      	cbz	r2, 800e804 <PDM_Filter_Init+0x68>
 800e7fc:	f043 0310 	orr.w	r3, r3, #16
 800e800:	6423      	str	r3, [r4, #64]	; 0x40
 800e802:	62e2      	str	r2, [r4, #44]	; 0x2c
 800e804:	2200      	movs	r2, #0
 800e806:	8722      	strh	r2, [r4, #56]	; 0x38
 800e808:	b908      	cbnz	r0, 800e80e <PDM_Filter_Init+0x72>
 800e80a:	3380      	adds	r3, #128	; 0x80
 800e80c:	6423      	str	r3, [r4, #64]	; 0x40
 800e80e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e810:	4d23      	ldr	r5, [pc, #140]	; (800e8a0 <PDM_Filter_Init+0x104>)
 800e812:	d010      	beq.n	800e836 <PDM_Filter_Init+0x9a>
 800e814:	782a      	ldrb	r2, [r5, #0]
 800e816:	2a01      	cmp	r2, #1
 800e818:	d027      	beq.n	800e86a <PDM_Filter_Init+0xce>
 800e81a:	8862      	ldrh	r2, [r4, #2]
 800e81c:	2a01      	cmp	r2, #1
 800e81e:	f04f 0001 	mov.w	r0, #1
 800e822:	d8e1      	bhi.n	800e7e8 <PDM_Filter_Init+0x4c>
 800e824:	d001      	beq.n	800e82a <PDM_Filter_Init+0x8e>
 800e826:	4618      	mov	r0, r3
 800e828:	e7de      	b.n	800e7e8 <PDM_Filter_Init+0x4c>
 800e82a:	2220      	movs	r2, #32
 800e82c:	4618      	mov	r0, r3
 800e82e:	6422      	str	r2, [r4, #64]	; 0x40
 800e830:	4613      	mov	r3, r2
 800e832:	2160      	movs	r1, #96	; 0x60
 800e834:	e7da      	b.n	800e7ec <PDM_Filter_Init+0x50>
 800e836:	7829      	ldrb	r1, [r5, #0]
 800e838:	2900      	cmp	r1, #0
 800e83a:	d1ee      	bne.n	800e81a <PDM_Filter_Init+0x7e>
 800e83c:	4919      	ldr	r1, [pc, #100]	; (800e8a4 <PDM_Filter_Init+0x108>)
 800e83e:	f8df e06c 	ldr.w	lr, [pc, #108]	; 800e8ac <PDM_Filter_Init+0x110>
 800e842:	4f19      	ldr	r7, [pc, #100]	; (800e8a8 <PDM_Filter_Init+0x10c>)
 800e844:	f501 6680 	add.w	r6, r1, #1024	; 0x400
 800e848:	684a      	ldr	r2, [r1, #4]
 800e84a:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 800e84e:	ea02 0007 	and.w	r0, r2, r7
 800e852:	4303      	orrs	r3, r0
 800e854:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800e858:	4413      	add	r3, r2
 800e85a:	f841 3f04 	str.w	r3, [r1, #4]!
 800e85e:	428e      	cmp	r6, r1
 800e860:	d1f2      	bne.n	800e848 <PDM_Filter_Init+0xac>
 800e862:	2001      	movs	r0, #1
 800e864:	7028      	strb	r0, [r5, #0]
 800e866:	2300      	movs	r3, #0
 800e868:	e7bb      	b.n	800e7e2 <PDM_Filter_Init+0x46>
 800e86a:	490e      	ldr	r1, [pc, #56]	; (800e8a4 <PDM_Filter_Init+0x108>)
 800e86c:	f8df e03c 	ldr.w	lr, [pc, #60]	; 800e8ac <PDM_Filter_Init+0x110>
 800e870:	4f0d      	ldr	r7, [pc, #52]	; (800e8a8 <PDM_Filter_Init+0x10c>)
 800e872:	f501 6680 	add.w	r6, r1, #1024	; 0x400
 800e876:	684a      	ldr	r2, [r1, #4]
 800e878:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 800e87c:	ea02 0007 	and.w	r0, r2, r7
 800e880:	4303      	orrs	r3, r0
 800e882:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800e886:	4413      	add	r3, r2
 800e888:	f841 3f04 	str.w	r3, [r1, #4]!
 800e88c:	428e      	cmp	r6, r1
 800e88e:	d1f2      	bne.n	800e876 <PDM_Filter_Init+0xda>
 800e890:	2300      	movs	r3, #0
 800e892:	702b      	strb	r3, [r5, #0]
 800e894:	e7c1      	b.n	800e81a <PDM_Filter_Init+0x7e>
 800e896:	bf00      	nop
 800e898:	b5e8b5cd 	.word	0xb5e8b5cd
 800e89c:	f407a5c2 	.word	0xf407a5c2
 800e8a0:	20000604 	.word	0x20000604
 800e8a4:	1ffffffc 	.word	0x1ffffffc
 800e8a8:	000ffc00 	.word	0x000ffc00
 800e8ac:	3ff00000 	.word	0x3ff00000

0800e8b0 <PDM_Filter_setConfig>:
 800e8b0:	4b66      	ldr	r3, [pc, #408]	; (800ea4c <PDM_Filter_setConfig+0x19c>)
 800e8b2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800e8b4:	429a      	cmp	r2, r3
 800e8b6:	d001      	beq.n	800e8bc <PDM_Filter_setConfig+0xc>
 800e8b8:	2004      	movs	r0, #4
 800e8ba:	4770      	bx	lr
 800e8bc:	b530      	push	{r4, r5, lr}
 800e8be:	880a      	ldrh	r2, [r1, #0]
 800e8c0:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800e8c2:	ed2d 8b04 	vpush	{d8-d9}
 800e8c6:	4604      	mov	r4, r0
 800e8c8:	460d      	mov	r5, r1
 800e8ca:	1e51      	subs	r1, r2, #1
 800e8cc:	f423 7080 	bic.w	r0, r3, #256	; 0x100
 800e8d0:	2906      	cmp	r1, #6
 800e8d2:	b083      	sub	sp, #12
 800e8d4:	6420      	str	r0, [r4, #64]	; 0x40
 800e8d6:	d91a      	bls.n	800e90e <PDM_Filter_setConfig+0x5e>
 800e8d8:	2008      	movs	r0, #8
 800e8da:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 800e8de:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800e8e2:	4299      	cmp	r1, r3
 800e8e4:	d07e      	beq.n	800e9e4 <PDM_Filter_setConfig+0x134>
 800e8e6:	f113 0f0c 	cmn.w	r3, #12
 800e8ea:	da2a      	bge.n	800e942 <PDM_Filter_setConfig+0x92>
 800e8ec:	f64f 73f4 	movw	r3, #65524	; 0xfff4
 800e8f0:	3040      	adds	r0, #64	; 0x40
 800e8f2:	80ab      	strh	r3, [r5, #4]
 800e8f4:	8622      	strh	r2, [r4, #48]	; 0x30
 800e8f6:	886b      	ldrh	r3, [r5, #2]
 800e8f8:	8663      	strh	r3, [r4, #50]	; 0x32
 800e8fa:	b920      	cbnz	r0, 800e906 <PDM_Filter_setConfig+0x56>
 800e8fc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e8fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e902:	6423      	str	r3, [r4, #64]	; 0x40
 800e904:	2000      	movs	r0, #0
 800e906:	b003      	add	sp, #12
 800e908:	ecbd 8b04 	vpop	{d8-d9}
 800e90c:	bd30      	pop	{r4, r5, pc}
 800e90e:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 800e910:	4291      	cmp	r1, r2
 800e912:	d06c      	beq.n	800e9ee <PDM_Filter_setConfig+0x13e>
 800e914:	f423 7387 	bic.w	r3, r3, #270	; 0x10e
 800e918:	f023 0301 	bic.w	r3, r3, #1
 800e91c:	4313      	orrs	r3, r2
 800e91e:	f003 0170 	and.w	r1, r3, #112	; 0x70
 800e922:	6423      	str	r3, [r4, #64]	; 0x40
 800e924:	2970      	cmp	r1, #112	; 0x70
 800e926:	f003 030f 	and.w	r3, r3, #15
 800e92a:	f103 33ff 	add.w	r3, r3, #4294967295
 800e92e:	d066      	beq.n	800e9fe <PDM_Filter_setConfig+0x14e>
 800e930:	2b06      	cmp	r3, #6
 800e932:	f200 8089 	bhi.w	800ea48 <PDM_Filter_setConfig+0x198>
 800e936:	e8df f003 	tbb	[pc, r3]
 800e93a:	4f52      	.short	0x4f52
 800e93c:	3d43494c 	.word	0x3d43494c
 800e940:	46          	.byte	0x46
 800e941:	00          	.byte	0x00
 800e942:	2b33      	cmp	r3, #51	; 0x33
 800e944:	dc32      	bgt.n	800e9ac <PDM_Filter_setConfig+0xfc>
 800e946:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800e948:	f002 020f 	and.w	r2, r2, #15
 800e94c:	3a01      	subs	r2, #1
 800e94e:	2a06      	cmp	r2, #6
 800e950:	d872      	bhi.n	800ea38 <PDM_Filter_setConfig+0x188>
 800e952:	493f      	ldr	r1, [pc, #252]	; (800ea50 <PDM_Filter_setConfig+0x1a0>)
 800e954:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800e958:	ed92 9a00 	vldr	s18, [r2]
 800e95c:	ed92 8a07 	vldr	s16, [r2, #28]
 800e960:	9001      	str	r0, [sp, #4]
 800e962:	ee07 3a90 	vmov	s15, r3
 800e966:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e96a:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 800e96e:	eec7 0aa0 	vdiv.f32	s1, s15, s1
 800e972:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 800e976:	f000 fa6f 	bl	800ee58 <powf>
 800e97a:	eddf 0a36 	vldr	s1, [pc, #216]	; 800ea54 <PDM_Filter_setConfig+0x1a4>
 800e97e:	eef0 8a40 	vmov.f32	s17, s0
 800e982:	ee70 0ac9 	vsub.f32	s1, s1, s18
 800e986:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800e98a:	f000 fa65 	bl	800ee58 <powf>
 800e98e:	ee28 8a28 	vmul.f32	s16, s16, s17
 800e992:	ee28 0a00 	vmul.f32	s0, s16, s0
 800e996:	f000 f9df 	bl	800ed58 <roundf>
 800e99a:	eebc 0ac0 	vcvt.u32.f32	s0, s0
 800e99e:	88ab      	ldrh	r3, [r5, #4]
 800e9a0:	882a      	ldrh	r2, [r5, #0]
 800e9a2:	9801      	ldr	r0, [sp, #4]
 800e9a4:	ed84 0a0f 	vstr	s0, [r4, #60]	; 0x3c
 800e9a8:	8723      	strh	r3, [r4, #56]	; 0x38
 800e9aa:	e7a3      	b.n	800e8f4 <PDM_Filter_setConfig+0x44>
 800e9ac:	2333      	movs	r3, #51	; 0x33
 800e9ae:	3040      	adds	r0, #64	; 0x40
 800e9b0:	80ab      	strh	r3, [r5, #4]
 800e9b2:	e79f      	b.n	800e8f4 <PDM_Filter_setConfig+0x44>
 800e9b4:	4b28      	ldr	r3, [pc, #160]	; (800ea58 <PDM_Filter_setConfig+0x1a8>)
 800e9b6:	64a3      	str	r3, [r4, #72]	; 0x48
 800e9b8:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800e9bc:	2000      	movs	r0, #0
 800e9be:	e792      	b.n	800e8e6 <PDM_Filter_setConfig+0x36>
 800e9c0:	4b26      	ldr	r3, [pc, #152]	; (800ea5c <PDM_Filter_setConfig+0x1ac>)
 800e9c2:	64a3      	str	r3, [r4, #72]	; 0x48
 800e9c4:	e7f8      	b.n	800e9b8 <PDM_Filter_setConfig+0x108>
 800e9c6:	4b26      	ldr	r3, [pc, #152]	; (800ea60 <PDM_Filter_setConfig+0x1b0>)
 800e9c8:	64a3      	str	r3, [r4, #72]	; 0x48
 800e9ca:	e7f5      	b.n	800e9b8 <PDM_Filter_setConfig+0x108>
 800e9cc:	4b25      	ldr	r3, [pc, #148]	; (800ea64 <PDM_Filter_setConfig+0x1b4>)
 800e9ce:	64a3      	str	r3, [r4, #72]	; 0x48
 800e9d0:	e7f2      	b.n	800e9b8 <PDM_Filter_setConfig+0x108>
 800e9d2:	4b25      	ldr	r3, [pc, #148]	; (800ea68 <PDM_Filter_setConfig+0x1b8>)
 800e9d4:	64a3      	str	r3, [r4, #72]	; 0x48
 800e9d6:	e7ef      	b.n	800e9b8 <PDM_Filter_setConfig+0x108>
 800e9d8:	4b24      	ldr	r3, [pc, #144]	; (800ea6c <PDM_Filter_setConfig+0x1bc>)
 800e9da:	64a3      	str	r3, [r4, #72]	; 0x48
 800e9dc:	e7ec      	b.n	800e9b8 <PDM_Filter_setConfig+0x108>
 800e9de:	4b24      	ldr	r3, [pc, #144]	; (800ea70 <PDM_Filter_setConfig+0x1c0>)
 800e9e0:	64a3      	str	r3, [r4, #72]	; 0x48
 800e9e2:	e7e9      	b.n	800e9b8 <PDM_Filter_setConfig+0x108>
 800e9e4:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 800e9e6:	4291      	cmp	r1, r2
 800e9e8:	f47f af7d 	bne.w	800e8e6 <PDM_Filter_setConfig+0x36>
 800e9ec:	e783      	b.n	800e8f6 <PDM_Filter_setConfig+0x46>
 800e9ee:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800e9f2:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 800e9f6:	4299      	cmp	r1, r3
 800e9f8:	d023      	beq.n	800ea42 <PDM_Filter_setConfig+0x192>
 800e9fa:	2000      	movs	r0, #0
 800e9fc:	e773      	b.n	800e8e6 <PDM_Filter_setConfig+0x36>
 800e9fe:	2b06      	cmp	r3, #6
 800ea00:	d822      	bhi.n	800ea48 <PDM_Filter_setConfig+0x198>
 800ea02:	e8df f003 	tbb	[pc, r3]
 800ea06:	1316      	.short	0x1316
 800ea08:	070a0d10 	.word	0x070a0d10
 800ea0c:	04          	.byte	0x04
 800ea0d:	00          	.byte	0x00
 800ea0e:	4b19      	ldr	r3, [pc, #100]	; (800ea74 <PDM_Filter_setConfig+0x1c4>)
 800ea10:	64a3      	str	r3, [r4, #72]	; 0x48
 800ea12:	e7d1      	b.n	800e9b8 <PDM_Filter_setConfig+0x108>
 800ea14:	4b18      	ldr	r3, [pc, #96]	; (800ea78 <PDM_Filter_setConfig+0x1c8>)
 800ea16:	64a3      	str	r3, [r4, #72]	; 0x48
 800ea18:	e7ce      	b.n	800e9b8 <PDM_Filter_setConfig+0x108>
 800ea1a:	4b18      	ldr	r3, [pc, #96]	; (800ea7c <PDM_Filter_setConfig+0x1cc>)
 800ea1c:	64a3      	str	r3, [r4, #72]	; 0x48
 800ea1e:	e7cb      	b.n	800e9b8 <PDM_Filter_setConfig+0x108>
 800ea20:	4b17      	ldr	r3, [pc, #92]	; (800ea80 <PDM_Filter_setConfig+0x1d0>)
 800ea22:	64a3      	str	r3, [r4, #72]	; 0x48
 800ea24:	e7c8      	b.n	800e9b8 <PDM_Filter_setConfig+0x108>
 800ea26:	4b17      	ldr	r3, [pc, #92]	; (800ea84 <PDM_Filter_setConfig+0x1d4>)
 800ea28:	64a3      	str	r3, [r4, #72]	; 0x48
 800ea2a:	e7c5      	b.n	800e9b8 <PDM_Filter_setConfig+0x108>
 800ea2c:	4b16      	ldr	r3, [pc, #88]	; (800ea88 <PDM_Filter_setConfig+0x1d8>)
 800ea2e:	64a3      	str	r3, [r4, #72]	; 0x48
 800ea30:	e7c2      	b.n	800e9b8 <PDM_Filter_setConfig+0x108>
 800ea32:	4b16      	ldr	r3, [pc, #88]	; (800ea8c <PDM_Filter_setConfig+0x1dc>)
 800ea34:	64a3      	str	r3, [r4, #72]	; 0x48
 800ea36:	e7bf      	b.n	800e9b8 <PDM_Filter_setConfig+0x108>
 800ea38:	ed9f 8a15 	vldr	s16, [pc, #84]	; 800ea90 <PDM_Filter_setConfig+0x1e0>
 800ea3c:	eeb0 9a48 	vmov.f32	s18, s16
 800ea40:	e78e      	b.n	800e960 <PDM_Filter_setConfig+0xb0>
 800ea42:	886b      	ldrh	r3, [r5, #2]
 800ea44:	8663      	strh	r3, [r4, #50]	; 0x32
 800ea46:	e759      	b.n	800e8fc <PDM_Filter_setConfig+0x4c>
 800ea48:	2000      	movs	r0, #0
 800ea4a:	e746      	b.n	800e8da <PDM_Filter_setConfig+0x2a>
 800ea4c:	b5e8b5cd 	.word	0xb5e8b5cd
 800ea50:	0800fcec 	.word	0x0800fcec
 800ea54:	42000000 	.word	0x42000000
 800ea58:	0800ce1d 	.word	0x0800ce1d
 800ea5c:	0800ccfd 	.word	0x0800ccfd
 800ea60:	0800cfad 	.word	0x0800cfad
 800ea64:	0800d7f1 	.word	0x0800d7f1
 800ea68:	0800d551 	.word	0x0800d551
 800ea6c:	0800d331 	.word	0x0800d331
 800ea70:	0800d145 	.word	0x0800d145
 800ea74:	0800ddfd 	.word	0x0800ddfd
 800ea78:	0800dcc5 	.word	0x0800dcc5
 800ea7c:	0800dbe1 	.word	0x0800dbe1
 800ea80:	0800e479 	.word	0x0800e479
 800ea84:	0800e265 	.word	0x0800e265
 800ea88:	0800e0ad 	.word	0x0800e0ad
 800ea8c:	0800df41 	.word	0x0800df41
 800ea90:	00000000 	.word	0x00000000

0800ea94 <PDM_Filter>:
 800ea94:	b410      	push	{r4}
 800ea96:	4b0c      	ldr	r3, [pc, #48]	; (800eac8 <PDM_Filter+0x34>)
 800ea98:	6c54      	ldr	r4, [r2, #68]	; 0x44
 800ea9a:	429c      	cmp	r4, r3
 800ea9c:	d003      	beq.n	800eaa6 <PDM_Filter+0x12>
 800ea9e:	2004      	movs	r0, #4
 800eaa0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eaa4:	4770      	bx	lr
 800eaa6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800eaa8:	05dc      	lsls	r4, r3, #23
 800eaaa:	d407      	bmi.n	800eabc <PDM_Filter+0x28>
 800eaac:	f013 0f80 	tst.w	r3, #128	; 0x80
 800eab0:	bf14      	ite	ne
 800eab2:	2020      	movne	r0, #32
 800eab4:	2030      	moveq	r0, #48	; 0x30
 800eab6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eaba:	4770      	bx	lr
 800eabc:	6c93      	ldr	r3, [r2, #72]	; 0x48
 800eabe:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eac2:	320c      	adds	r2, #12
 800eac4:	4718      	bx	r3
 800eac6:	bf00      	nop
 800eac8:	b5e8b5cd 	.word	0xb5e8b5cd

0800eacc <CRC_Lock>:
 800eacc:	4a17      	ldr	r2, [pc, #92]	; (800eb2c <CRC_Lock+0x60>)
 800eace:	6813      	ldr	r3, [r2, #0]
 800ead0:	b410      	push	{r4}
 800ead2:	f023 0301 	bic.w	r3, r3, #1
 800ead6:	4c16      	ldr	r4, [pc, #88]	; (800eb30 <CRC_Lock+0x64>)
 800ead8:	6013      	str	r3, [r2, #0]
 800eada:	6823      	ldr	r3, [r4, #0]
 800eadc:	b933      	cbnz	r3, 800eaec <CRC_Lock+0x20>
 800eade:	4b15      	ldr	r3, [pc, #84]	; (800eb34 <CRC_Lock+0x68>)
 800eae0:	681b      	ldr	r3, [r3, #0]
 800eae2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800eae6:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800eaea:	d00f      	beq.n	800eb0c <CRC_Lock+0x40>
 800eaec:	4a12      	ldr	r2, [pc, #72]	; (800eb38 <CRC_Lock+0x6c>)
 800eaee:	2301      	movs	r3, #1
 800eaf0:	6013      	str	r3, [r2, #0]
 800eaf2:	6813      	ldr	r3, [r2, #0]
 800eaf4:	2b00      	cmp	r3, #0
 800eaf6:	d1fc      	bne.n	800eaf2 <CRC_Lock+0x26>
 800eaf8:	4b10      	ldr	r3, [pc, #64]	; (800eb3c <CRC_Lock+0x70>)
 800eafa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eafe:	6018      	str	r0, [r3, #0]
 800eb00:	6818      	ldr	r0, [r3, #0]
 800eb02:	1a08      	subs	r0, r1, r0
 800eb04:	fab0 f080 	clz	r0, r0
 800eb08:	0940      	lsrs	r0, r0, #5
 800eb0a:	4770      	bx	lr
 800eb0c:	4a0c      	ldr	r2, [pc, #48]	; (800eb40 <CRC_Lock+0x74>)
 800eb0e:	2301      	movs	r3, #1
 800eb10:	6013      	str	r3, [r2, #0]
 800eb12:	6813      	ldr	r3, [r2, #0]
 800eb14:	2b00      	cmp	r3, #0
 800eb16:	d1fc      	bne.n	800eb12 <CRC_Lock+0x46>
 800eb18:	4b0a      	ldr	r3, [pc, #40]	; (800eb44 <CRC_Lock+0x78>)
 800eb1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eb1e:	6018      	str	r0, [r3, #0]
 800eb20:	6818      	ldr	r0, [r3, #0]
 800eb22:	1a40      	subs	r0, r0, r1
 800eb24:	fab0 f080 	clz	r0, r0
 800eb28:	0940      	lsrs	r0, r0, #5
 800eb2a:	4770      	bx	lr
 800eb2c:	e0002000 	.word	0xe0002000
 800eb30:	e0042000 	.word	0xe0042000
 800eb34:	5c001000 	.word	0x5c001000
 800eb38:	40023008 	.word	0x40023008
 800eb3c:	40023000 	.word	0x40023000
 800eb40:	58024c08 	.word	0x58024c08
 800eb44:	58024c00 	.word	0x58024c00

0800eb48 <__errno>:
 800eb48:	4b01      	ldr	r3, [pc, #4]	; (800eb50 <__errno+0x8>)
 800eb4a:	6818      	ldr	r0, [r3, #0]
 800eb4c:	4770      	bx	lr
 800eb4e:	bf00      	nop
 800eb50:	20000580 	.word	0x20000580

0800eb54 <__libc_init_array>:
 800eb54:	b570      	push	{r4, r5, r6, lr}
 800eb56:	4e0d      	ldr	r6, [pc, #52]	; (800eb8c <__libc_init_array+0x38>)
 800eb58:	4c0d      	ldr	r4, [pc, #52]	; (800eb90 <__libc_init_array+0x3c>)
 800eb5a:	1ba4      	subs	r4, r4, r6
 800eb5c:	10a4      	asrs	r4, r4, #2
 800eb5e:	2500      	movs	r5, #0
 800eb60:	42a5      	cmp	r5, r4
 800eb62:	d109      	bne.n	800eb78 <__libc_init_array+0x24>
 800eb64:	4e0b      	ldr	r6, [pc, #44]	; (800eb94 <__libc_init_array+0x40>)
 800eb66:	4c0c      	ldr	r4, [pc, #48]	; (800eb98 <__libc_init_array+0x44>)
 800eb68:	f000 ff2c 	bl	800f9c4 <_init>
 800eb6c:	1ba4      	subs	r4, r4, r6
 800eb6e:	10a4      	asrs	r4, r4, #2
 800eb70:	2500      	movs	r5, #0
 800eb72:	42a5      	cmp	r5, r4
 800eb74:	d105      	bne.n	800eb82 <__libc_init_array+0x2e>
 800eb76:	bd70      	pop	{r4, r5, r6, pc}
 800eb78:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800eb7c:	4798      	blx	r3
 800eb7e:	3501      	adds	r5, #1
 800eb80:	e7ee      	b.n	800eb60 <__libc_init_array+0xc>
 800eb82:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800eb86:	4798      	blx	r3
 800eb88:	3501      	adds	r5, #1
 800eb8a:	e7f2      	b.n	800eb72 <__libc_init_array+0x1e>
 800eb8c:	0800fde8 	.word	0x0800fde8
 800eb90:	0800fde8 	.word	0x0800fde8
 800eb94:	0800fde8 	.word	0x0800fde8
 800eb98:	0800fdec 	.word	0x0800fdec

0800eb9c <malloc>:
 800eb9c:	4b02      	ldr	r3, [pc, #8]	; (800eba8 <malloc+0xc>)
 800eb9e:	4601      	mov	r1, r0
 800eba0:	6818      	ldr	r0, [r3, #0]
 800eba2:	f000 b86d 	b.w	800ec80 <_malloc_r>
 800eba6:	bf00      	nop
 800eba8:	20000580 	.word	0x20000580

0800ebac <free>:
 800ebac:	4b02      	ldr	r3, [pc, #8]	; (800ebb8 <free+0xc>)
 800ebae:	4601      	mov	r1, r0
 800ebb0:	6818      	ldr	r0, [r3, #0]
 800ebb2:	f000 b817 	b.w	800ebe4 <_free_r>
 800ebb6:	bf00      	nop
 800ebb8:	20000580 	.word	0x20000580

0800ebbc <memcpy>:
 800ebbc:	b510      	push	{r4, lr}
 800ebbe:	1e43      	subs	r3, r0, #1
 800ebc0:	440a      	add	r2, r1
 800ebc2:	4291      	cmp	r1, r2
 800ebc4:	d100      	bne.n	800ebc8 <memcpy+0xc>
 800ebc6:	bd10      	pop	{r4, pc}
 800ebc8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ebcc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ebd0:	e7f7      	b.n	800ebc2 <memcpy+0x6>

0800ebd2 <memset>:
 800ebd2:	4402      	add	r2, r0
 800ebd4:	4603      	mov	r3, r0
 800ebd6:	4293      	cmp	r3, r2
 800ebd8:	d100      	bne.n	800ebdc <memset+0xa>
 800ebda:	4770      	bx	lr
 800ebdc:	f803 1b01 	strb.w	r1, [r3], #1
 800ebe0:	e7f9      	b.n	800ebd6 <memset+0x4>
	...

0800ebe4 <_free_r>:
 800ebe4:	b538      	push	{r3, r4, r5, lr}
 800ebe6:	4605      	mov	r5, r0
 800ebe8:	2900      	cmp	r1, #0
 800ebea:	d045      	beq.n	800ec78 <_free_r+0x94>
 800ebec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ebf0:	1f0c      	subs	r4, r1, #4
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	bfb8      	it	lt
 800ebf6:	18e4      	addlt	r4, r4, r3
 800ebf8:	f000 f8ac 	bl	800ed54 <__malloc_lock>
 800ebfc:	4a1f      	ldr	r2, [pc, #124]	; (800ec7c <_free_r+0x98>)
 800ebfe:	6813      	ldr	r3, [r2, #0]
 800ec00:	4610      	mov	r0, r2
 800ec02:	b933      	cbnz	r3, 800ec12 <_free_r+0x2e>
 800ec04:	6063      	str	r3, [r4, #4]
 800ec06:	6014      	str	r4, [r2, #0]
 800ec08:	4628      	mov	r0, r5
 800ec0a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ec0e:	f000 b8a2 	b.w	800ed56 <__malloc_unlock>
 800ec12:	42a3      	cmp	r3, r4
 800ec14:	d90c      	bls.n	800ec30 <_free_r+0x4c>
 800ec16:	6821      	ldr	r1, [r4, #0]
 800ec18:	1862      	adds	r2, r4, r1
 800ec1a:	4293      	cmp	r3, r2
 800ec1c:	bf04      	itt	eq
 800ec1e:	681a      	ldreq	r2, [r3, #0]
 800ec20:	685b      	ldreq	r3, [r3, #4]
 800ec22:	6063      	str	r3, [r4, #4]
 800ec24:	bf04      	itt	eq
 800ec26:	1852      	addeq	r2, r2, r1
 800ec28:	6022      	streq	r2, [r4, #0]
 800ec2a:	6004      	str	r4, [r0, #0]
 800ec2c:	e7ec      	b.n	800ec08 <_free_r+0x24>
 800ec2e:	4613      	mov	r3, r2
 800ec30:	685a      	ldr	r2, [r3, #4]
 800ec32:	b10a      	cbz	r2, 800ec38 <_free_r+0x54>
 800ec34:	42a2      	cmp	r2, r4
 800ec36:	d9fa      	bls.n	800ec2e <_free_r+0x4a>
 800ec38:	6819      	ldr	r1, [r3, #0]
 800ec3a:	1858      	adds	r0, r3, r1
 800ec3c:	42a0      	cmp	r0, r4
 800ec3e:	d10b      	bne.n	800ec58 <_free_r+0x74>
 800ec40:	6820      	ldr	r0, [r4, #0]
 800ec42:	4401      	add	r1, r0
 800ec44:	1858      	adds	r0, r3, r1
 800ec46:	4282      	cmp	r2, r0
 800ec48:	6019      	str	r1, [r3, #0]
 800ec4a:	d1dd      	bne.n	800ec08 <_free_r+0x24>
 800ec4c:	6810      	ldr	r0, [r2, #0]
 800ec4e:	6852      	ldr	r2, [r2, #4]
 800ec50:	605a      	str	r2, [r3, #4]
 800ec52:	4401      	add	r1, r0
 800ec54:	6019      	str	r1, [r3, #0]
 800ec56:	e7d7      	b.n	800ec08 <_free_r+0x24>
 800ec58:	d902      	bls.n	800ec60 <_free_r+0x7c>
 800ec5a:	230c      	movs	r3, #12
 800ec5c:	602b      	str	r3, [r5, #0]
 800ec5e:	e7d3      	b.n	800ec08 <_free_r+0x24>
 800ec60:	6820      	ldr	r0, [r4, #0]
 800ec62:	1821      	adds	r1, r4, r0
 800ec64:	428a      	cmp	r2, r1
 800ec66:	bf04      	itt	eq
 800ec68:	6811      	ldreq	r1, [r2, #0]
 800ec6a:	6852      	ldreq	r2, [r2, #4]
 800ec6c:	6062      	str	r2, [r4, #4]
 800ec6e:	bf04      	itt	eq
 800ec70:	1809      	addeq	r1, r1, r0
 800ec72:	6021      	streq	r1, [r4, #0]
 800ec74:	605c      	str	r4, [r3, #4]
 800ec76:	e7c7      	b.n	800ec08 <_free_r+0x24>
 800ec78:	bd38      	pop	{r3, r4, r5, pc}
 800ec7a:	bf00      	nop
 800ec7c:	2000066c 	.word	0x2000066c

0800ec80 <_malloc_r>:
 800ec80:	b570      	push	{r4, r5, r6, lr}
 800ec82:	1ccd      	adds	r5, r1, #3
 800ec84:	f025 0503 	bic.w	r5, r5, #3
 800ec88:	3508      	adds	r5, #8
 800ec8a:	2d0c      	cmp	r5, #12
 800ec8c:	bf38      	it	cc
 800ec8e:	250c      	movcc	r5, #12
 800ec90:	2d00      	cmp	r5, #0
 800ec92:	4606      	mov	r6, r0
 800ec94:	db01      	blt.n	800ec9a <_malloc_r+0x1a>
 800ec96:	42a9      	cmp	r1, r5
 800ec98:	d903      	bls.n	800eca2 <_malloc_r+0x22>
 800ec9a:	230c      	movs	r3, #12
 800ec9c:	6033      	str	r3, [r6, #0]
 800ec9e:	2000      	movs	r0, #0
 800eca0:	bd70      	pop	{r4, r5, r6, pc}
 800eca2:	f000 f857 	bl	800ed54 <__malloc_lock>
 800eca6:	4a21      	ldr	r2, [pc, #132]	; (800ed2c <_malloc_r+0xac>)
 800eca8:	6814      	ldr	r4, [r2, #0]
 800ecaa:	4621      	mov	r1, r4
 800ecac:	b991      	cbnz	r1, 800ecd4 <_malloc_r+0x54>
 800ecae:	4c20      	ldr	r4, [pc, #128]	; (800ed30 <_malloc_r+0xb0>)
 800ecb0:	6823      	ldr	r3, [r4, #0]
 800ecb2:	b91b      	cbnz	r3, 800ecbc <_malloc_r+0x3c>
 800ecb4:	4630      	mov	r0, r6
 800ecb6:	f000 f83d 	bl	800ed34 <_sbrk_r>
 800ecba:	6020      	str	r0, [r4, #0]
 800ecbc:	4629      	mov	r1, r5
 800ecbe:	4630      	mov	r0, r6
 800ecc0:	f000 f838 	bl	800ed34 <_sbrk_r>
 800ecc4:	1c43      	adds	r3, r0, #1
 800ecc6:	d124      	bne.n	800ed12 <_malloc_r+0x92>
 800ecc8:	230c      	movs	r3, #12
 800ecca:	6033      	str	r3, [r6, #0]
 800eccc:	4630      	mov	r0, r6
 800ecce:	f000 f842 	bl	800ed56 <__malloc_unlock>
 800ecd2:	e7e4      	b.n	800ec9e <_malloc_r+0x1e>
 800ecd4:	680b      	ldr	r3, [r1, #0]
 800ecd6:	1b5b      	subs	r3, r3, r5
 800ecd8:	d418      	bmi.n	800ed0c <_malloc_r+0x8c>
 800ecda:	2b0b      	cmp	r3, #11
 800ecdc:	d90f      	bls.n	800ecfe <_malloc_r+0x7e>
 800ecde:	600b      	str	r3, [r1, #0]
 800ece0:	50cd      	str	r5, [r1, r3]
 800ece2:	18cc      	adds	r4, r1, r3
 800ece4:	4630      	mov	r0, r6
 800ece6:	f000 f836 	bl	800ed56 <__malloc_unlock>
 800ecea:	f104 000b 	add.w	r0, r4, #11
 800ecee:	1d23      	adds	r3, r4, #4
 800ecf0:	f020 0007 	bic.w	r0, r0, #7
 800ecf4:	1ac3      	subs	r3, r0, r3
 800ecf6:	d0d3      	beq.n	800eca0 <_malloc_r+0x20>
 800ecf8:	425a      	negs	r2, r3
 800ecfa:	50e2      	str	r2, [r4, r3]
 800ecfc:	e7d0      	b.n	800eca0 <_malloc_r+0x20>
 800ecfe:	428c      	cmp	r4, r1
 800ed00:	684b      	ldr	r3, [r1, #4]
 800ed02:	bf16      	itet	ne
 800ed04:	6063      	strne	r3, [r4, #4]
 800ed06:	6013      	streq	r3, [r2, #0]
 800ed08:	460c      	movne	r4, r1
 800ed0a:	e7eb      	b.n	800ece4 <_malloc_r+0x64>
 800ed0c:	460c      	mov	r4, r1
 800ed0e:	6849      	ldr	r1, [r1, #4]
 800ed10:	e7cc      	b.n	800ecac <_malloc_r+0x2c>
 800ed12:	1cc4      	adds	r4, r0, #3
 800ed14:	f024 0403 	bic.w	r4, r4, #3
 800ed18:	42a0      	cmp	r0, r4
 800ed1a:	d005      	beq.n	800ed28 <_malloc_r+0xa8>
 800ed1c:	1a21      	subs	r1, r4, r0
 800ed1e:	4630      	mov	r0, r6
 800ed20:	f000 f808 	bl	800ed34 <_sbrk_r>
 800ed24:	3001      	adds	r0, #1
 800ed26:	d0cf      	beq.n	800ecc8 <_malloc_r+0x48>
 800ed28:	6025      	str	r5, [r4, #0]
 800ed2a:	e7db      	b.n	800ece4 <_malloc_r+0x64>
 800ed2c:	2000066c 	.word	0x2000066c
 800ed30:	20000670 	.word	0x20000670

0800ed34 <_sbrk_r>:
 800ed34:	b538      	push	{r3, r4, r5, lr}
 800ed36:	4c06      	ldr	r4, [pc, #24]	; (800ed50 <_sbrk_r+0x1c>)
 800ed38:	2300      	movs	r3, #0
 800ed3a:	4605      	mov	r5, r0
 800ed3c:	4608      	mov	r0, r1
 800ed3e:	6023      	str	r3, [r4, #0]
 800ed40:	f7f3 fb58 	bl	80023f4 <_sbrk>
 800ed44:	1c43      	adds	r3, r0, #1
 800ed46:	d102      	bne.n	800ed4e <_sbrk_r+0x1a>
 800ed48:	6823      	ldr	r3, [r4, #0]
 800ed4a:	b103      	cbz	r3, 800ed4e <_sbrk_r+0x1a>
 800ed4c:	602b      	str	r3, [r5, #0]
 800ed4e:	bd38      	pop	{r3, r4, r5, pc}
 800ed50:	20004ca8 	.word	0x20004ca8

0800ed54 <__malloc_lock>:
 800ed54:	4770      	bx	lr

0800ed56 <__malloc_unlock>:
 800ed56:	4770      	bx	lr

0800ed58 <roundf>:
 800ed58:	ee10 0a10 	vmov	r0, s0
 800ed5c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800ed60:	f1a3 027f 	sub.w	r2, r3, #127	; 0x7f
 800ed64:	2a16      	cmp	r2, #22
 800ed66:	dc15      	bgt.n	800ed94 <roundf+0x3c>
 800ed68:	2a00      	cmp	r2, #0
 800ed6a:	da08      	bge.n	800ed7e <roundf+0x26>
 800ed6c:	3201      	adds	r2, #1
 800ed6e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800ed72:	d101      	bne.n	800ed78 <roundf+0x20>
 800ed74:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 800ed78:	ee00 3a10 	vmov	s0, r3
 800ed7c:	4770      	bx	lr
 800ed7e:	4908      	ldr	r1, [pc, #32]	; (800eda0 <roundf+0x48>)
 800ed80:	4111      	asrs	r1, r2
 800ed82:	4208      	tst	r0, r1
 800ed84:	d0fa      	beq.n	800ed7c <roundf+0x24>
 800ed86:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800ed8a:	4113      	asrs	r3, r2
 800ed8c:	4403      	add	r3, r0
 800ed8e:	ea23 0301 	bic.w	r3, r3, r1
 800ed92:	e7f1      	b.n	800ed78 <roundf+0x20>
 800ed94:	2a80      	cmp	r2, #128	; 0x80
 800ed96:	d1f1      	bne.n	800ed7c <roundf+0x24>
 800ed98:	ee30 0a00 	vadd.f32	s0, s0, s0
 800ed9c:	4770      	bx	lr
 800ed9e:	bf00      	nop
 800eda0:	007fffff 	.word	0x007fffff

0800eda4 <sqrt>:
 800eda4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800eda8:	ed2d 8b02 	vpush	{d8}
 800edac:	b08b      	sub	sp, #44	; 0x2c
 800edae:	ec55 4b10 	vmov	r4, r5, d0
 800edb2:	f000 f9b5 	bl	800f120 <__ieee754_sqrt>
 800edb6:	4b26      	ldr	r3, [pc, #152]	; (800ee50 <sqrt+0xac>)
 800edb8:	eeb0 8a40 	vmov.f32	s16, s0
 800edbc:	eef0 8a60 	vmov.f32	s17, s1
 800edc0:	f993 6000 	ldrsb.w	r6, [r3]
 800edc4:	1c73      	adds	r3, r6, #1
 800edc6:	d02a      	beq.n	800ee1e <sqrt+0x7a>
 800edc8:	4622      	mov	r2, r4
 800edca:	462b      	mov	r3, r5
 800edcc:	4620      	mov	r0, r4
 800edce:	4629      	mov	r1, r5
 800edd0:	f7f1 fe58 	bl	8000a84 <__aeabi_dcmpun>
 800edd4:	4607      	mov	r7, r0
 800edd6:	bb10      	cbnz	r0, 800ee1e <sqrt+0x7a>
 800edd8:	f04f 0800 	mov.w	r8, #0
 800eddc:	f04f 0900 	mov.w	r9, #0
 800ede0:	4642      	mov	r2, r8
 800ede2:	464b      	mov	r3, r9
 800ede4:	4620      	mov	r0, r4
 800ede6:	4629      	mov	r1, r5
 800ede8:	f7f1 fe24 	bl	8000a34 <__aeabi_dcmplt>
 800edec:	b1b8      	cbz	r0, 800ee1e <sqrt+0x7a>
 800edee:	2301      	movs	r3, #1
 800edf0:	9300      	str	r3, [sp, #0]
 800edf2:	4b18      	ldr	r3, [pc, #96]	; (800ee54 <sqrt+0xb0>)
 800edf4:	9301      	str	r3, [sp, #4]
 800edf6:	9708      	str	r7, [sp, #32]
 800edf8:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800edfc:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800ee00:	b9b6      	cbnz	r6, 800ee30 <sqrt+0x8c>
 800ee02:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800ee06:	4668      	mov	r0, sp
 800ee08:	f000 fcfd 	bl	800f806 <matherr>
 800ee0c:	b1d0      	cbz	r0, 800ee44 <sqrt+0xa0>
 800ee0e:	9b08      	ldr	r3, [sp, #32]
 800ee10:	b11b      	cbz	r3, 800ee1a <sqrt+0x76>
 800ee12:	f7ff fe99 	bl	800eb48 <__errno>
 800ee16:	9b08      	ldr	r3, [sp, #32]
 800ee18:	6003      	str	r3, [r0, #0]
 800ee1a:	ed9d 8b06 	vldr	d8, [sp, #24]
 800ee1e:	eeb0 0a48 	vmov.f32	s0, s16
 800ee22:	eef0 0a68 	vmov.f32	s1, s17
 800ee26:	b00b      	add	sp, #44	; 0x2c
 800ee28:	ecbd 8b02 	vpop	{d8}
 800ee2c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ee30:	4642      	mov	r2, r8
 800ee32:	464b      	mov	r3, r9
 800ee34:	4640      	mov	r0, r8
 800ee36:	4649      	mov	r1, r9
 800ee38:	f7f1 fcb4 	bl	80007a4 <__aeabi_ddiv>
 800ee3c:	2e02      	cmp	r6, #2
 800ee3e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ee42:	d1e0      	bne.n	800ee06 <sqrt+0x62>
 800ee44:	f7ff fe80 	bl	800eb48 <__errno>
 800ee48:	2321      	movs	r3, #33	; 0x21
 800ee4a:	6003      	str	r3, [r0, #0]
 800ee4c:	e7df      	b.n	800ee0e <sqrt+0x6a>
 800ee4e:	bf00      	nop
 800ee50:	200005e4 	.word	0x200005e4
 800ee54:	0800fdb4 	.word	0x0800fdb4

0800ee58 <powf>:
 800ee58:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 800ee5c:	ed2d 8b04 	vpush	{d8-d9}
 800ee60:	4ca7      	ldr	r4, [pc, #668]	; (800f100 <powf+0x2a8>)
 800ee62:	b08a      	sub	sp, #40	; 0x28
 800ee64:	eef0 8a40 	vmov.f32	s17, s0
 800ee68:	eeb0 8a60 	vmov.f32	s16, s1
 800ee6c:	f000 fa08 	bl	800f280 <__ieee754_powf>
 800ee70:	f994 5000 	ldrsb.w	r5, [r4]
 800ee74:	1c6b      	adds	r3, r5, #1
 800ee76:	eeb0 9a40 	vmov.f32	s18, s0
 800ee7a:	4626      	mov	r6, r4
 800ee7c:	d05f      	beq.n	800ef3e <powf+0xe6>
 800ee7e:	eeb4 8a48 	vcmp.f32	s16, s16
 800ee82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ee86:	d65a      	bvs.n	800ef3e <powf+0xe6>
 800ee88:	eef4 8a68 	vcmp.f32	s17, s17
 800ee8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ee90:	d721      	bvc.n	800eed6 <powf+0x7e>
 800ee92:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800ee96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ee9a:	d150      	bne.n	800ef3e <powf+0xe6>
 800ee9c:	2301      	movs	r3, #1
 800ee9e:	9300      	str	r3, [sp, #0]
 800eea0:	4b98      	ldr	r3, [pc, #608]	; (800f104 <powf+0x2ac>)
 800eea2:	9301      	str	r3, [sp, #4]
 800eea4:	ee18 0a90 	vmov	r0, s17
 800eea8:	2300      	movs	r3, #0
 800eeaa:	9308      	str	r3, [sp, #32]
 800eeac:	f7f1 faf8 	bl	80004a0 <__aeabi_f2d>
 800eeb0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eeb4:	ee18 0a10 	vmov	r0, s16
 800eeb8:	f7f1 faf2 	bl	80004a0 <__aeabi_f2d>
 800eebc:	4b92      	ldr	r3, [pc, #584]	; (800f108 <powf+0x2b0>)
 800eebe:	2200      	movs	r2, #0
 800eec0:	2d02      	cmp	r5, #2
 800eec2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800eec6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800eeca:	d032      	beq.n	800ef32 <powf+0xda>
 800eecc:	4668      	mov	r0, sp
 800eece:	f000 fc9a 	bl	800f806 <matherr>
 800eed2:	bb40      	cbnz	r0, 800ef26 <powf+0xce>
 800eed4:	e065      	b.n	800efa2 <powf+0x14a>
 800eed6:	eddf 9a8d 	vldr	s19, [pc, #564]	; 800f10c <powf+0x2b4>
 800eeda:	eef4 8a69 	vcmp.f32	s17, s19
 800eede:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eee2:	d163      	bne.n	800efac <powf+0x154>
 800eee4:	eeb4 8a69 	vcmp.f32	s16, s19
 800eee8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eeec:	d12e      	bne.n	800ef4c <powf+0xf4>
 800eeee:	2301      	movs	r3, #1
 800eef0:	9300      	str	r3, [sp, #0]
 800eef2:	4b84      	ldr	r3, [pc, #528]	; (800f104 <powf+0x2ac>)
 800eef4:	9301      	str	r3, [sp, #4]
 800eef6:	ee18 0a90 	vmov	r0, s17
 800eefa:	2300      	movs	r3, #0
 800eefc:	9308      	str	r3, [sp, #32]
 800eefe:	f7f1 facf 	bl	80004a0 <__aeabi_f2d>
 800ef02:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ef06:	ee18 0a10 	vmov	r0, s16
 800ef0a:	f7f1 fac9 	bl	80004a0 <__aeabi_f2d>
 800ef0e:	2200      	movs	r2, #0
 800ef10:	2300      	movs	r3, #0
 800ef12:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ef16:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ef1a:	2d00      	cmp	r5, #0
 800ef1c:	d0d6      	beq.n	800eecc <powf+0x74>
 800ef1e:	4b7a      	ldr	r3, [pc, #488]	; (800f108 <powf+0x2b0>)
 800ef20:	2200      	movs	r2, #0
 800ef22:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ef26:	9b08      	ldr	r3, [sp, #32]
 800ef28:	b11b      	cbz	r3, 800ef32 <powf+0xda>
 800ef2a:	f7ff fe0d 	bl	800eb48 <__errno>
 800ef2e:	9b08      	ldr	r3, [sp, #32]
 800ef30:	6003      	str	r3, [r0, #0]
 800ef32:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ef36:	f7f1 fdbb 	bl	8000ab0 <__aeabi_d2f>
 800ef3a:	ee09 0a10 	vmov	s18, r0
 800ef3e:	eeb0 0a49 	vmov.f32	s0, s18
 800ef42:	b00a      	add	sp, #40	; 0x28
 800ef44:	ecbd 8b04 	vpop	{d8-d9}
 800ef48:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800ef4c:	eeb0 0a48 	vmov.f32	s0, s16
 800ef50:	f000 fc62 	bl	800f818 <finitef>
 800ef54:	2800      	cmp	r0, #0
 800ef56:	d0f2      	beq.n	800ef3e <powf+0xe6>
 800ef58:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800ef5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef60:	d5ed      	bpl.n	800ef3e <powf+0xe6>
 800ef62:	2301      	movs	r3, #1
 800ef64:	9300      	str	r3, [sp, #0]
 800ef66:	4b67      	ldr	r3, [pc, #412]	; (800f104 <powf+0x2ac>)
 800ef68:	9301      	str	r3, [sp, #4]
 800ef6a:	ee18 0a90 	vmov	r0, s17
 800ef6e:	2300      	movs	r3, #0
 800ef70:	9308      	str	r3, [sp, #32]
 800ef72:	f7f1 fa95 	bl	80004a0 <__aeabi_f2d>
 800ef76:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ef7a:	ee18 0a10 	vmov	r0, s16
 800ef7e:	f7f1 fa8f 	bl	80004a0 <__aeabi_f2d>
 800ef82:	f994 3000 	ldrsb.w	r3, [r4]
 800ef86:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ef8a:	b923      	cbnz	r3, 800ef96 <powf+0x13e>
 800ef8c:	2200      	movs	r2, #0
 800ef8e:	2300      	movs	r3, #0
 800ef90:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ef94:	e79a      	b.n	800eecc <powf+0x74>
 800ef96:	495e      	ldr	r1, [pc, #376]	; (800f110 <powf+0x2b8>)
 800ef98:	2000      	movs	r0, #0
 800ef9a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ef9e:	2b02      	cmp	r3, #2
 800efa0:	d194      	bne.n	800eecc <powf+0x74>
 800efa2:	f7ff fdd1 	bl	800eb48 <__errno>
 800efa6:	2321      	movs	r3, #33	; 0x21
 800efa8:	6003      	str	r3, [r0, #0]
 800efaa:	e7bc      	b.n	800ef26 <powf+0xce>
 800efac:	f000 fc34 	bl	800f818 <finitef>
 800efb0:	4605      	mov	r5, r0
 800efb2:	2800      	cmp	r0, #0
 800efb4:	d173      	bne.n	800f09e <powf+0x246>
 800efb6:	eeb0 0a68 	vmov.f32	s0, s17
 800efba:	f000 fc2d 	bl	800f818 <finitef>
 800efbe:	2800      	cmp	r0, #0
 800efc0:	d06d      	beq.n	800f09e <powf+0x246>
 800efc2:	eeb0 0a48 	vmov.f32	s0, s16
 800efc6:	f000 fc27 	bl	800f818 <finitef>
 800efca:	2800      	cmp	r0, #0
 800efcc:	d067      	beq.n	800f09e <powf+0x246>
 800efce:	ee18 0a90 	vmov	r0, s17
 800efd2:	f7f1 fa65 	bl	80004a0 <__aeabi_f2d>
 800efd6:	4680      	mov	r8, r0
 800efd8:	ee18 0a10 	vmov	r0, s16
 800efdc:	4689      	mov	r9, r1
 800efde:	f7f1 fa5f 	bl	80004a0 <__aeabi_f2d>
 800efe2:	eeb4 9a49 	vcmp.f32	s18, s18
 800efe6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800efea:	f994 4000 	ldrsb.w	r4, [r4]
 800efee:	4b45      	ldr	r3, [pc, #276]	; (800f104 <powf+0x2ac>)
 800eff0:	d713      	bvc.n	800f01a <powf+0x1c2>
 800eff2:	2201      	movs	r2, #1
 800eff4:	e9cd 2300 	strd	r2, r3, [sp]
 800eff8:	9508      	str	r5, [sp, #32]
 800effa:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800effe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f002:	2c00      	cmp	r4, #0
 800f004:	d0c2      	beq.n	800ef8c <powf+0x134>
 800f006:	eec9 7aa9 	vdiv.f32	s15, s19, s19
 800f00a:	ee17 0a90 	vmov	r0, s15
 800f00e:	f7f1 fa47 	bl	80004a0 <__aeabi_f2d>
 800f012:	2c02      	cmp	r4, #2
 800f014:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f018:	e7c2      	b.n	800efa0 <powf+0x148>
 800f01a:	2203      	movs	r2, #3
 800f01c:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800f020:	e9cd 2300 	strd	r2, r3, [sp]
 800f024:	9508      	str	r5, [sp, #32]
 800f026:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800f02a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f02e:	ee28 8a27 	vmul.f32	s16, s16, s15
 800f032:	b9fc      	cbnz	r4, 800f074 <powf+0x21c>
 800f034:	4b37      	ldr	r3, [pc, #220]	; (800f114 <powf+0x2bc>)
 800f036:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800f03a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800f03e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f042:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800f046:	d553      	bpl.n	800f0f0 <powf+0x298>
 800f048:	eeb0 0a48 	vmov.f32	s0, s16
 800f04c:	f000 fbf4 	bl	800f838 <rintf>
 800f050:	eeb4 0a48 	vcmp.f32	s0, s16
 800f054:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f058:	d004      	beq.n	800f064 <powf+0x20c>
 800f05a:	4b2f      	ldr	r3, [pc, #188]	; (800f118 <powf+0x2c0>)
 800f05c:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800f060:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800f064:	f996 3000 	ldrsb.w	r3, [r6]
 800f068:	2b02      	cmp	r3, #2
 800f06a:	d141      	bne.n	800f0f0 <powf+0x298>
 800f06c:	f7ff fd6c 	bl	800eb48 <__errno>
 800f070:	2322      	movs	r3, #34	; 0x22
 800f072:	e799      	b.n	800efa8 <powf+0x150>
 800f074:	4b29      	ldr	r3, [pc, #164]	; (800f11c <powf+0x2c4>)
 800f076:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800f07a:	2200      	movs	r2, #0
 800f07c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f080:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800f084:	d5ee      	bpl.n	800f064 <powf+0x20c>
 800f086:	eeb0 0a48 	vmov.f32	s0, s16
 800f08a:	f000 fbd5 	bl	800f838 <rintf>
 800f08e:	eeb4 0a48 	vcmp.f32	s0, s16
 800f092:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f096:	d0e5      	beq.n	800f064 <powf+0x20c>
 800f098:	2200      	movs	r2, #0
 800f09a:	4b1d      	ldr	r3, [pc, #116]	; (800f110 <powf+0x2b8>)
 800f09c:	e7e0      	b.n	800f060 <powf+0x208>
 800f09e:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800f0a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f0a6:	f47f af4a 	bne.w	800ef3e <powf+0xe6>
 800f0aa:	eeb0 0a68 	vmov.f32	s0, s17
 800f0ae:	f000 fbb3 	bl	800f818 <finitef>
 800f0b2:	2800      	cmp	r0, #0
 800f0b4:	f43f af43 	beq.w	800ef3e <powf+0xe6>
 800f0b8:	eeb0 0a48 	vmov.f32	s0, s16
 800f0bc:	f000 fbac 	bl	800f818 <finitef>
 800f0c0:	2800      	cmp	r0, #0
 800f0c2:	f43f af3c 	beq.w	800ef3e <powf+0xe6>
 800f0c6:	2304      	movs	r3, #4
 800f0c8:	9300      	str	r3, [sp, #0]
 800f0ca:	4b0e      	ldr	r3, [pc, #56]	; (800f104 <powf+0x2ac>)
 800f0cc:	9301      	str	r3, [sp, #4]
 800f0ce:	ee18 0a90 	vmov	r0, s17
 800f0d2:	2300      	movs	r3, #0
 800f0d4:	9308      	str	r3, [sp, #32]
 800f0d6:	f7f1 f9e3 	bl	80004a0 <__aeabi_f2d>
 800f0da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f0de:	ee18 0a10 	vmov	r0, s16
 800f0e2:	f7f1 f9dd 	bl	80004a0 <__aeabi_f2d>
 800f0e6:	2200      	movs	r2, #0
 800f0e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f0ec:	2300      	movs	r3, #0
 800f0ee:	e7b7      	b.n	800f060 <powf+0x208>
 800f0f0:	4668      	mov	r0, sp
 800f0f2:	f000 fb88 	bl	800f806 <matherr>
 800f0f6:	2800      	cmp	r0, #0
 800f0f8:	f47f af15 	bne.w	800ef26 <powf+0xce>
 800f0fc:	e7b6      	b.n	800f06c <powf+0x214>
 800f0fe:	bf00      	nop
 800f100:	200005e4 	.word	0x200005e4
 800f104:	0800fdb9 	.word	0x0800fdb9
 800f108:	3ff00000 	.word	0x3ff00000
 800f10c:	00000000 	.word	0x00000000
 800f110:	fff00000 	.word	0xfff00000
 800f114:	47efffff 	.word	0x47efffff
 800f118:	c7efffff 	.word	0xc7efffff
 800f11c:	7ff00000 	.word	0x7ff00000

0800f120 <__ieee754_sqrt>:
 800f120:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f124:	4955      	ldr	r1, [pc, #340]	; (800f27c <__ieee754_sqrt+0x15c>)
 800f126:	ec55 4b10 	vmov	r4, r5, d0
 800f12a:	43a9      	bics	r1, r5
 800f12c:	462b      	mov	r3, r5
 800f12e:	462a      	mov	r2, r5
 800f130:	d112      	bne.n	800f158 <__ieee754_sqrt+0x38>
 800f132:	ee10 2a10 	vmov	r2, s0
 800f136:	ee10 0a10 	vmov	r0, s0
 800f13a:	4629      	mov	r1, r5
 800f13c:	f7f1 fa08 	bl	8000550 <__aeabi_dmul>
 800f140:	4602      	mov	r2, r0
 800f142:	460b      	mov	r3, r1
 800f144:	4620      	mov	r0, r4
 800f146:	4629      	mov	r1, r5
 800f148:	f7f1 f84c 	bl	80001e4 <__adddf3>
 800f14c:	4604      	mov	r4, r0
 800f14e:	460d      	mov	r5, r1
 800f150:	ec45 4b10 	vmov	d0, r4, r5
 800f154:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f158:	2d00      	cmp	r5, #0
 800f15a:	ee10 0a10 	vmov	r0, s0
 800f15e:	4621      	mov	r1, r4
 800f160:	dc0f      	bgt.n	800f182 <__ieee754_sqrt+0x62>
 800f162:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800f166:	4330      	orrs	r0, r6
 800f168:	d0f2      	beq.n	800f150 <__ieee754_sqrt+0x30>
 800f16a:	b155      	cbz	r5, 800f182 <__ieee754_sqrt+0x62>
 800f16c:	ee10 2a10 	vmov	r2, s0
 800f170:	4620      	mov	r0, r4
 800f172:	4629      	mov	r1, r5
 800f174:	f7f1 f834 	bl	80001e0 <__aeabi_dsub>
 800f178:	4602      	mov	r2, r0
 800f17a:	460b      	mov	r3, r1
 800f17c:	f7f1 fb12 	bl	80007a4 <__aeabi_ddiv>
 800f180:	e7e4      	b.n	800f14c <__ieee754_sqrt+0x2c>
 800f182:	151b      	asrs	r3, r3, #20
 800f184:	d073      	beq.n	800f26e <__ieee754_sqrt+0x14e>
 800f186:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800f18a:	07dd      	lsls	r5, r3, #31
 800f18c:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800f190:	bf48      	it	mi
 800f192:	0fc8      	lsrmi	r0, r1, #31
 800f194:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800f198:	bf44      	itt	mi
 800f19a:	0049      	lslmi	r1, r1, #1
 800f19c:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800f1a0:	2500      	movs	r5, #0
 800f1a2:	1058      	asrs	r0, r3, #1
 800f1a4:	0fcb      	lsrs	r3, r1, #31
 800f1a6:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800f1aa:	0049      	lsls	r1, r1, #1
 800f1ac:	2316      	movs	r3, #22
 800f1ae:	462c      	mov	r4, r5
 800f1b0:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800f1b4:	19a7      	adds	r7, r4, r6
 800f1b6:	4297      	cmp	r7, r2
 800f1b8:	bfde      	ittt	le
 800f1ba:	19bc      	addle	r4, r7, r6
 800f1bc:	1bd2      	suble	r2, r2, r7
 800f1be:	19ad      	addle	r5, r5, r6
 800f1c0:	0fcf      	lsrs	r7, r1, #31
 800f1c2:	3b01      	subs	r3, #1
 800f1c4:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800f1c8:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800f1cc:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800f1d0:	d1f0      	bne.n	800f1b4 <__ieee754_sqrt+0x94>
 800f1d2:	f04f 0c20 	mov.w	ip, #32
 800f1d6:	469e      	mov	lr, r3
 800f1d8:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800f1dc:	42a2      	cmp	r2, r4
 800f1de:	eb06 070e 	add.w	r7, r6, lr
 800f1e2:	dc02      	bgt.n	800f1ea <__ieee754_sqrt+0xca>
 800f1e4:	d112      	bne.n	800f20c <__ieee754_sqrt+0xec>
 800f1e6:	428f      	cmp	r7, r1
 800f1e8:	d810      	bhi.n	800f20c <__ieee754_sqrt+0xec>
 800f1ea:	2f00      	cmp	r7, #0
 800f1ec:	eb07 0e06 	add.w	lr, r7, r6
 800f1f0:	da42      	bge.n	800f278 <__ieee754_sqrt+0x158>
 800f1f2:	f1be 0f00 	cmp.w	lr, #0
 800f1f6:	db3f      	blt.n	800f278 <__ieee754_sqrt+0x158>
 800f1f8:	f104 0801 	add.w	r8, r4, #1
 800f1fc:	1b12      	subs	r2, r2, r4
 800f1fe:	428f      	cmp	r7, r1
 800f200:	bf88      	it	hi
 800f202:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800f206:	1bc9      	subs	r1, r1, r7
 800f208:	4433      	add	r3, r6
 800f20a:	4644      	mov	r4, r8
 800f20c:	0052      	lsls	r2, r2, #1
 800f20e:	f1bc 0c01 	subs.w	ip, ip, #1
 800f212:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800f216:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800f21a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800f21e:	d1dd      	bne.n	800f1dc <__ieee754_sqrt+0xbc>
 800f220:	430a      	orrs	r2, r1
 800f222:	d006      	beq.n	800f232 <__ieee754_sqrt+0x112>
 800f224:	1c5c      	adds	r4, r3, #1
 800f226:	bf13      	iteet	ne
 800f228:	3301      	addne	r3, #1
 800f22a:	3501      	addeq	r5, #1
 800f22c:	4663      	moveq	r3, ip
 800f22e:	f023 0301 	bicne.w	r3, r3, #1
 800f232:	106a      	asrs	r2, r5, #1
 800f234:	085b      	lsrs	r3, r3, #1
 800f236:	07e9      	lsls	r1, r5, #31
 800f238:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800f23c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800f240:	bf48      	it	mi
 800f242:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800f246:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800f24a:	461c      	mov	r4, r3
 800f24c:	e780      	b.n	800f150 <__ieee754_sqrt+0x30>
 800f24e:	0aca      	lsrs	r2, r1, #11
 800f250:	3815      	subs	r0, #21
 800f252:	0549      	lsls	r1, r1, #21
 800f254:	2a00      	cmp	r2, #0
 800f256:	d0fa      	beq.n	800f24e <__ieee754_sqrt+0x12e>
 800f258:	02d6      	lsls	r6, r2, #11
 800f25a:	d50a      	bpl.n	800f272 <__ieee754_sqrt+0x152>
 800f25c:	f1c3 0420 	rsb	r4, r3, #32
 800f260:	fa21 f404 	lsr.w	r4, r1, r4
 800f264:	1e5d      	subs	r5, r3, #1
 800f266:	4099      	lsls	r1, r3
 800f268:	4322      	orrs	r2, r4
 800f26a:	1b43      	subs	r3, r0, r5
 800f26c:	e78b      	b.n	800f186 <__ieee754_sqrt+0x66>
 800f26e:	4618      	mov	r0, r3
 800f270:	e7f0      	b.n	800f254 <__ieee754_sqrt+0x134>
 800f272:	0052      	lsls	r2, r2, #1
 800f274:	3301      	adds	r3, #1
 800f276:	e7ef      	b.n	800f258 <__ieee754_sqrt+0x138>
 800f278:	46a0      	mov	r8, r4
 800f27a:	e7bf      	b.n	800f1fc <__ieee754_sqrt+0xdc>
 800f27c:	7ff00000 	.word	0x7ff00000

0800f280 <__ieee754_powf>:
 800f280:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f284:	ee10 5a90 	vmov	r5, s1
 800f288:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 800f28c:	ed2d 8b02 	vpush	{d8}
 800f290:	eeb0 8a40 	vmov.f32	s16, s0
 800f294:	eef0 8a60 	vmov.f32	s17, s1
 800f298:	f000 8293 	beq.w	800f7c2 <__ieee754_powf+0x542>
 800f29c:	ee10 8a10 	vmov	r8, s0
 800f2a0:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 800f2a4:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800f2a8:	dc06      	bgt.n	800f2b8 <__ieee754_powf+0x38>
 800f2aa:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800f2ae:	dd0a      	ble.n	800f2c6 <__ieee754_powf+0x46>
 800f2b0:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800f2b4:	f000 8285 	beq.w	800f7c2 <__ieee754_powf+0x542>
 800f2b8:	ecbd 8b02 	vpop	{d8}
 800f2bc:	48d9      	ldr	r0, [pc, #868]	; (800f624 <__ieee754_powf+0x3a4>)
 800f2be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f2c2:	f000 bab3 	b.w	800f82c <nanf>
 800f2c6:	f1b8 0f00 	cmp.w	r8, #0
 800f2ca:	da1d      	bge.n	800f308 <__ieee754_powf+0x88>
 800f2cc:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 800f2d0:	da2c      	bge.n	800f32c <__ieee754_powf+0xac>
 800f2d2:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800f2d6:	db30      	blt.n	800f33a <__ieee754_powf+0xba>
 800f2d8:	15fb      	asrs	r3, r7, #23
 800f2da:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800f2de:	fa47 f603 	asr.w	r6, r7, r3
 800f2e2:	fa06 f303 	lsl.w	r3, r6, r3
 800f2e6:	42bb      	cmp	r3, r7
 800f2e8:	d127      	bne.n	800f33a <__ieee754_powf+0xba>
 800f2ea:	f006 0601 	and.w	r6, r6, #1
 800f2ee:	f1c6 0602 	rsb	r6, r6, #2
 800f2f2:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800f2f6:	d122      	bne.n	800f33e <__ieee754_powf+0xbe>
 800f2f8:	2d00      	cmp	r5, #0
 800f2fa:	f280 8268 	bge.w	800f7ce <__ieee754_powf+0x54e>
 800f2fe:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800f302:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800f306:	e00d      	b.n	800f324 <__ieee754_powf+0xa4>
 800f308:	2600      	movs	r6, #0
 800f30a:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800f30e:	d1f0      	bne.n	800f2f2 <__ieee754_powf+0x72>
 800f310:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800f314:	f000 8255 	beq.w	800f7c2 <__ieee754_powf+0x542>
 800f318:	dd0a      	ble.n	800f330 <__ieee754_powf+0xb0>
 800f31a:	2d00      	cmp	r5, #0
 800f31c:	f280 8254 	bge.w	800f7c8 <__ieee754_powf+0x548>
 800f320:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 800f628 <__ieee754_powf+0x3a8>
 800f324:	ecbd 8b02 	vpop	{d8}
 800f328:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f32c:	2602      	movs	r6, #2
 800f32e:	e7ec      	b.n	800f30a <__ieee754_powf+0x8a>
 800f330:	2d00      	cmp	r5, #0
 800f332:	daf5      	bge.n	800f320 <__ieee754_powf+0xa0>
 800f334:	eeb1 0a68 	vneg.f32	s0, s17
 800f338:	e7f4      	b.n	800f324 <__ieee754_powf+0xa4>
 800f33a:	2600      	movs	r6, #0
 800f33c:	e7d9      	b.n	800f2f2 <__ieee754_powf+0x72>
 800f33e:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 800f342:	d102      	bne.n	800f34a <__ieee754_powf+0xca>
 800f344:	ee28 0a08 	vmul.f32	s0, s16, s16
 800f348:	e7ec      	b.n	800f324 <__ieee754_powf+0xa4>
 800f34a:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 800f34e:	eeb0 0a48 	vmov.f32	s0, s16
 800f352:	d108      	bne.n	800f366 <__ieee754_powf+0xe6>
 800f354:	f1b8 0f00 	cmp.w	r8, #0
 800f358:	db05      	blt.n	800f366 <__ieee754_powf+0xe6>
 800f35a:	ecbd 8b02 	vpop	{d8}
 800f35e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f362:	f000 ba4d 	b.w	800f800 <__ieee754_sqrtf>
 800f366:	f000 fa50 	bl	800f80a <fabsf>
 800f36a:	b124      	cbz	r4, 800f376 <__ieee754_powf+0xf6>
 800f36c:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 800f370:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 800f374:	d117      	bne.n	800f3a6 <__ieee754_powf+0x126>
 800f376:	2d00      	cmp	r5, #0
 800f378:	bfbc      	itt	lt
 800f37a:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 800f37e:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800f382:	f1b8 0f00 	cmp.w	r8, #0
 800f386:	dacd      	bge.n	800f324 <__ieee754_powf+0xa4>
 800f388:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 800f38c:	ea54 0306 	orrs.w	r3, r4, r6
 800f390:	d104      	bne.n	800f39c <__ieee754_powf+0x11c>
 800f392:	ee70 7a40 	vsub.f32	s15, s0, s0
 800f396:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800f39a:	e7c3      	b.n	800f324 <__ieee754_powf+0xa4>
 800f39c:	2e01      	cmp	r6, #1
 800f39e:	d1c1      	bne.n	800f324 <__ieee754_powf+0xa4>
 800f3a0:	eeb1 0a40 	vneg.f32	s0, s0
 800f3a4:	e7be      	b.n	800f324 <__ieee754_powf+0xa4>
 800f3a6:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 800f3aa:	3801      	subs	r0, #1
 800f3ac:	ea56 0300 	orrs.w	r3, r6, r0
 800f3b0:	d104      	bne.n	800f3bc <__ieee754_powf+0x13c>
 800f3b2:	ee38 8a48 	vsub.f32	s16, s16, s16
 800f3b6:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800f3ba:	e7b3      	b.n	800f324 <__ieee754_powf+0xa4>
 800f3bc:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 800f3c0:	dd6d      	ble.n	800f49e <__ieee754_powf+0x21e>
 800f3c2:	4b9a      	ldr	r3, [pc, #616]	; (800f62c <__ieee754_powf+0x3ac>)
 800f3c4:	429c      	cmp	r4, r3
 800f3c6:	dc06      	bgt.n	800f3d6 <__ieee754_powf+0x156>
 800f3c8:	2d00      	cmp	r5, #0
 800f3ca:	daa9      	bge.n	800f320 <__ieee754_powf+0xa0>
 800f3cc:	ed9f 0a98 	vldr	s0, [pc, #608]	; 800f630 <__ieee754_powf+0x3b0>
 800f3d0:	ee20 0a00 	vmul.f32	s0, s0, s0
 800f3d4:	e7a6      	b.n	800f324 <__ieee754_powf+0xa4>
 800f3d6:	4b97      	ldr	r3, [pc, #604]	; (800f634 <__ieee754_powf+0x3b4>)
 800f3d8:	429c      	cmp	r4, r3
 800f3da:	dd02      	ble.n	800f3e2 <__ieee754_powf+0x162>
 800f3dc:	2d00      	cmp	r5, #0
 800f3de:	dcf5      	bgt.n	800f3cc <__ieee754_powf+0x14c>
 800f3e0:	e79e      	b.n	800f320 <__ieee754_powf+0xa0>
 800f3e2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800f3e6:	ee30 0a67 	vsub.f32	s0, s0, s15
 800f3ea:	ed9f 7a93 	vldr	s14, [pc, #588]	; 800f638 <__ieee754_powf+0x3b8>
 800f3ee:	eef1 6a40 	vneg.f32	s13, s0
 800f3f2:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 800f3f6:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800f3fa:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800f3fe:	eee7 7a40 	vfms.f32	s15, s14, s0
 800f402:	ee60 0a00 	vmul.f32	s1, s0, s0
 800f406:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 800f63c <__ieee754_powf+0x3bc>
 800f40a:	ee67 0aa0 	vmul.f32	s1, s15, s1
 800f40e:	eddf 7a8c 	vldr	s15, [pc, #560]	; 800f640 <__ieee754_powf+0x3c0>
 800f412:	ee67 7ae0 	vnmul.f32	s15, s15, s1
 800f416:	eee0 7a07 	vfma.f32	s15, s0, s14
 800f41a:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 800f644 <__ieee754_powf+0x3c4>
 800f41e:	eeb0 6a67 	vmov.f32	s12, s15
 800f422:	eea0 6a07 	vfma.f32	s12, s0, s14
 800f426:	ee16 3a10 	vmov	r3, s12
 800f42a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800f42e:	f023 030f 	bic.w	r3, r3, #15
 800f432:	ee00 3a90 	vmov	s1, r3
 800f436:	eee6 0a87 	vfma.f32	s1, s13, s14
 800f43a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800f43e:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 800f442:	f025 050f 	bic.w	r5, r5, #15
 800f446:	ee07 5a10 	vmov	s14, r5
 800f44a:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800f44e:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800f452:	ee07 3a90 	vmov	s15, r3
 800f456:	eee7 0a27 	vfma.f32	s1, s14, s15
 800f45a:	3e01      	subs	r6, #1
 800f45c:	ea56 0200 	orrs.w	r2, r6, r0
 800f460:	ee07 5a10 	vmov	s14, r5
 800f464:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f468:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800f46c:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800f470:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 800f474:	ee17 4a10 	vmov	r4, s14
 800f478:	bf08      	it	eq
 800f47a:	eeb0 8a40 	vmoveq.f32	s16, s0
 800f47e:	2c00      	cmp	r4, #0
 800f480:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800f484:	f340 8184 	ble.w	800f790 <__ieee754_powf+0x510>
 800f488:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 800f48c:	f340 80fc 	ble.w	800f688 <__ieee754_powf+0x408>
 800f490:	eddf 7a67 	vldr	s15, [pc, #412]	; 800f630 <__ieee754_powf+0x3b0>
 800f494:	ee28 0a27 	vmul.f32	s0, s16, s15
 800f498:	ee20 0a27 	vmul.f32	s0, s0, s15
 800f49c:	e742      	b.n	800f324 <__ieee754_powf+0xa4>
 800f49e:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
 800f4a2:	bfbf      	itttt	lt
 800f4a4:	eddf 7a68 	vldrlt	s15, [pc, #416]	; 800f648 <__ieee754_powf+0x3c8>
 800f4a8:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800f4ac:	f06f 0217 	mvnlt.w	r2, #23
 800f4b0:	ee17 4a90 	vmovlt	r4, s15
 800f4b4:	ea4f 53e4 	mov.w	r3, r4, asr #23
 800f4b8:	bfa8      	it	ge
 800f4ba:	2200      	movge	r2, #0
 800f4bc:	3b7f      	subs	r3, #127	; 0x7f
 800f4be:	4413      	add	r3, r2
 800f4c0:	4a62      	ldr	r2, [pc, #392]	; (800f64c <__ieee754_powf+0x3cc>)
 800f4c2:	f3c4 0416 	ubfx	r4, r4, #0, #23
 800f4c6:	4294      	cmp	r4, r2
 800f4c8:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 800f4cc:	dd06      	ble.n	800f4dc <__ieee754_powf+0x25c>
 800f4ce:	4a60      	ldr	r2, [pc, #384]	; (800f650 <__ieee754_powf+0x3d0>)
 800f4d0:	4294      	cmp	r4, r2
 800f4d2:	f340 80a5 	ble.w	800f620 <__ieee754_powf+0x3a0>
 800f4d6:	3301      	adds	r3, #1
 800f4d8:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 800f4dc:	2400      	movs	r4, #0
 800f4de:	4a5d      	ldr	r2, [pc, #372]	; (800f654 <__ieee754_powf+0x3d4>)
 800f4e0:	00a7      	lsls	r7, r4, #2
 800f4e2:	443a      	add	r2, r7
 800f4e4:	ee07 1a90 	vmov	s15, r1
 800f4e8:	ed92 7a00 	vldr	s14, [r2]
 800f4ec:	4a5a      	ldr	r2, [pc, #360]	; (800f658 <__ieee754_powf+0x3d8>)
 800f4ee:	ee37 6a27 	vadd.f32	s12, s14, s15
 800f4f2:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 800f4f6:	eec5 6a06 	vdiv.f32	s13, s10, s12
 800f4fa:	1049      	asrs	r1, r1, #1
 800f4fc:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 800f500:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 800f504:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 800f508:	ee77 5ac7 	vsub.f32	s11, s15, s14
 800f50c:	ee06 1a10 	vmov	s12, r1
 800f510:	ee65 4aa6 	vmul.f32	s9, s11, s13
 800f514:	ee14 ca90 	vmov	ip, s9
 800f518:	ea02 0c0c 	and.w	ip, r2, ip
 800f51c:	ee05 ca10 	vmov	s10, ip
 800f520:	eeb1 4a45 	vneg.f32	s8, s10
 800f524:	eee4 5a06 	vfma.f32	s11, s8, s12
 800f528:	ee36 6a47 	vsub.f32	s12, s12, s14
 800f52c:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 800f65c <__ieee754_powf+0x3dc>
 800f530:	ee37 6ac6 	vsub.f32	s12, s15, s12
 800f534:	ee64 7aa4 	vmul.f32	s15, s9, s9
 800f538:	eee4 5a06 	vfma.f32	s11, s8, s12
 800f53c:	ee67 3aa7 	vmul.f32	s7, s15, s15
 800f540:	ee25 6aa6 	vmul.f32	s12, s11, s13
 800f544:	eddf 5a46 	vldr	s11, [pc, #280]	; 800f660 <__ieee754_powf+0x3e0>
 800f548:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800f54c:	eddf 5a45 	vldr	s11, [pc, #276]	; 800f664 <__ieee754_powf+0x3e4>
 800f550:	eee7 5a27 	vfma.f32	s11, s14, s15
 800f554:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800f638 <__ieee754_powf+0x3b8>
 800f558:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800f55c:	eddf 5a42 	vldr	s11, [pc, #264]	; 800f668 <__ieee754_powf+0x3e8>
 800f560:	eee7 5a27 	vfma.f32	s11, s14, s15
 800f564:	ed9f 7a41 	vldr	s14, [pc, #260]	; 800f66c <__ieee754_powf+0x3ec>
 800f568:	ee75 6a24 	vadd.f32	s13, s10, s9
 800f56c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800f570:	ee66 6a86 	vmul.f32	s13, s13, s12
 800f574:	eef0 5a08 	vmov.f32	s11, #8	; 0x40400000  3.0
 800f578:	eef0 7a65 	vmov.f32	s15, s11
 800f57c:	eee3 6a87 	vfma.f32	s13, s7, s14
 800f580:	eee5 7a05 	vfma.f32	s15, s10, s10
 800f584:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f588:	ee17 1a90 	vmov	r1, s15
 800f58c:	4011      	ands	r1, r2
 800f58e:	ee07 1a90 	vmov	s15, r1
 800f592:	ee37 7ae5 	vsub.f32	s14, s15, s11
 800f596:	eddf 5a36 	vldr	s11, [pc, #216]	; 800f670 <__ieee754_powf+0x3f0>
 800f59a:	eea4 7a05 	vfma.f32	s14, s8, s10
 800f59e:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800f5a2:	ee27 7a24 	vmul.f32	s14, s14, s9
 800f5a6:	eea7 7a86 	vfma.f32	s14, s15, s12
 800f5aa:	eeb0 6a47 	vmov.f32	s12, s14
 800f5ae:	eea5 6a27 	vfma.f32	s12, s10, s15
 800f5b2:	ee16 1a10 	vmov	r1, s12
 800f5b6:	4011      	ands	r1, r2
 800f5b8:	ee06 1a90 	vmov	s13, r1
 800f5bc:	eee4 6a27 	vfma.f32	s13, s8, s15
 800f5c0:	eddf 7a2c 	vldr	s15, [pc, #176]	; 800f674 <__ieee754_powf+0x3f4>
 800f5c4:	ee37 7a66 	vsub.f32	s14, s14, s13
 800f5c8:	ee06 1a10 	vmov	s12, r1
 800f5cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f5d0:	eddf 7a29 	vldr	s15, [pc, #164]	; 800f678 <__ieee754_powf+0x3f8>
 800f5d4:	4929      	ldr	r1, [pc, #164]	; (800f67c <__ieee754_powf+0x3fc>)
 800f5d6:	eea6 7a27 	vfma.f32	s14, s12, s15
 800f5da:	4439      	add	r1, r7
 800f5dc:	edd1 7a00 	vldr	s15, [r1]
 800f5e0:	ee37 7a27 	vadd.f32	s14, s14, s15
 800f5e4:	ee07 3a90 	vmov	s15, r3
 800f5e8:	eef0 0a47 	vmov.f32	s1, s14
 800f5ec:	4b24      	ldr	r3, [pc, #144]	; (800f680 <__ieee754_powf+0x400>)
 800f5ee:	eee6 0a25 	vfma.f32	s1, s12, s11
 800f5f2:	443b      	add	r3, r7
 800f5f4:	ed93 5a00 	vldr	s10, [r3]
 800f5f8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800f5fc:	ee70 0a85 	vadd.f32	s1, s1, s10
 800f600:	ee70 7aa6 	vadd.f32	s15, s1, s13
 800f604:	ee17 3a90 	vmov	r3, s15
 800f608:	4013      	ands	r3, r2
 800f60a:	ee07 3a90 	vmov	s15, r3
 800f60e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800f612:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800f616:	eee6 7a65 	vfms.f32	s15, s12, s11
 800f61a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f61e:	e70e      	b.n	800f43e <__ieee754_powf+0x1be>
 800f620:	2401      	movs	r4, #1
 800f622:	e75c      	b.n	800f4de <__ieee754_powf+0x25e>
 800f624:	0800fdbd 	.word	0x0800fdbd
 800f628:	00000000 	.word	0x00000000
 800f62c:	3f7ffff7 	.word	0x3f7ffff7
 800f630:	7149f2ca 	.word	0x7149f2ca
 800f634:	3f800007 	.word	0x3f800007
 800f638:	3eaaaaab 	.word	0x3eaaaaab
 800f63c:	36eca570 	.word	0x36eca570
 800f640:	3fb8aa3b 	.word	0x3fb8aa3b
 800f644:	3fb8aa00 	.word	0x3fb8aa00
 800f648:	4b800000 	.word	0x4b800000
 800f64c:	001cc471 	.word	0x001cc471
 800f650:	005db3d6 	.word	0x005db3d6
 800f654:	0800fdc0 	.word	0x0800fdc0
 800f658:	fffff000 	.word	0xfffff000
 800f65c:	3e6c3255 	.word	0x3e6c3255
 800f660:	3e53f142 	.word	0x3e53f142
 800f664:	3e8ba305 	.word	0x3e8ba305
 800f668:	3edb6db7 	.word	0x3edb6db7
 800f66c:	3f19999a 	.word	0x3f19999a
 800f670:	3f763800 	.word	0x3f763800
 800f674:	3f76384f 	.word	0x3f76384f
 800f678:	369dc3a0 	.word	0x369dc3a0
 800f67c:	0800fdd0 	.word	0x0800fdd0
 800f680:	0800fdc8 	.word	0x0800fdc8
 800f684:	3338aa3c 	.word	0x3338aa3c
 800f688:	f040 8092 	bne.w	800f7b0 <__ieee754_powf+0x530>
 800f68c:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 800f684 <__ieee754_powf+0x404>
 800f690:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f694:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800f698:	eef4 6ac7 	vcmpe.f32	s13, s14
 800f69c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f6a0:	f73f aef6 	bgt.w	800f490 <__ieee754_powf+0x210>
 800f6a4:	15db      	asrs	r3, r3, #23
 800f6a6:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 800f6aa:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800f6ae:	4103      	asrs	r3, r0
 800f6b0:	4423      	add	r3, r4
 800f6b2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800f6b6:	4947      	ldr	r1, [pc, #284]	; (800f7d4 <__ieee754_powf+0x554>)
 800f6b8:	3a7f      	subs	r2, #127	; 0x7f
 800f6ba:	4111      	asrs	r1, r2
 800f6bc:	ea23 0101 	bic.w	r1, r3, r1
 800f6c0:	f3c3 0016 	ubfx	r0, r3, #0, #23
 800f6c4:	ee07 1a10 	vmov	s14, r1
 800f6c8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800f6cc:	f1c2 0217 	rsb	r2, r2, #23
 800f6d0:	4110      	asrs	r0, r2
 800f6d2:	2c00      	cmp	r4, #0
 800f6d4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f6d8:	bfb8      	it	lt
 800f6da:	4240      	neglt	r0, r0
 800f6dc:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800f6e0:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800f7d8 <__ieee754_powf+0x558>
 800f6e4:	ee17 3a10 	vmov	r3, s14
 800f6e8:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800f6ec:	f023 030f 	bic.w	r3, r3, #15
 800f6f0:	ee07 3a10 	vmov	s14, r3
 800f6f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f6f8:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800f6fc:	eddf 7a37 	vldr	s15, [pc, #220]	; 800f7dc <__ieee754_powf+0x55c>
 800f700:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f704:	eee0 7aa6 	vfma.f32	s15, s1, s13
 800f708:	eddf 6a35 	vldr	s13, [pc, #212]	; 800f7e0 <__ieee754_powf+0x560>
 800f70c:	eeb0 0a67 	vmov.f32	s0, s15
 800f710:	eea7 0a26 	vfma.f32	s0, s14, s13
 800f714:	eeb0 6a40 	vmov.f32	s12, s0
 800f718:	eea7 6a66 	vfms.f32	s12, s14, s13
 800f71c:	ee20 7a00 	vmul.f32	s14, s0, s0
 800f720:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800f724:	eddf 6a2f 	vldr	s13, [pc, #188]	; 800f7e4 <__ieee754_powf+0x564>
 800f728:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 800f7e8 <__ieee754_powf+0x568>
 800f72c:	eea7 6a26 	vfma.f32	s12, s14, s13
 800f730:	eddf 6a2e 	vldr	s13, [pc, #184]	; 800f7ec <__ieee754_powf+0x56c>
 800f734:	eee6 6a07 	vfma.f32	s13, s12, s14
 800f738:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 800f7f0 <__ieee754_powf+0x570>
 800f73c:	eea6 6a87 	vfma.f32	s12, s13, s14
 800f740:	eddf 6a2c 	vldr	s13, [pc, #176]	; 800f7f4 <__ieee754_powf+0x574>
 800f744:	eee6 6a07 	vfma.f32	s13, s12, s14
 800f748:	eeb0 6a40 	vmov.f32	s12, s0
 800f74c:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800f750:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800f754:	eeb0 7a46 	vmov.f32	s14, s12
 800f758:	ee77 6a66 	vsub.f32	s13, s14, s13
 800f75c:	ee20 6a06 	vmul.f32	s12, s0, s12
 800f760:	eee0 7a27 	vfma.f32	s15, s0, s15
 800f764:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800f768:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f76c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800f770:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800f774:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800f778:	ee10 3a10 	vmov	r3, s0
 800f77c:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800f780:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800f784:	da1a      	bge.n	800f7bc <__ieee754_powf+0x53c>
 800f786:	f000 f8b1 	bl	800f8ec <scalbnf>
 800f78a:	ee20 0a08 	vmul.f32	s0, s0, s16
 800f78e:	e5c9      	b.n	800f324 <__ieee754_powf+0xa4>
 800f790:	4a19      	ldr	r2, [pc, #100]	; (800f7f8 <__ieee754_powf+0x578>)
 800f792:	4293      	cmp	r3, r2
 800f794:	dd02      	ble.n	800f79c <__ieee754_powf+0x51c>
 800f796:	eddf 7a19 	vldr	s15, [pc, #100]	; 800f7fc <__ieee754_powf+0x57c>
 800f79a:	e67b      	b.n	800f494 <__ieee754_powf+0x214>
 800f79c:	d108      	bne.n	800f7b0 <__ieee754_powf+0x530>
 800f79e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f7a2:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800f7a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f7aa:	f6ff af7b 	blt.w	800f6a4 <__ieee754_powf+0x424>
 800f7ae:	e7f2      	b.n	800f796 <__ieee754_powf+0x516>
 800f7b0:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 800f7b4:	f73f af76 	bgt.w	800f6a4 <__ieee754_powf+0x424>
 800f7b8:	2000      	movs	r0, #0
 800f7ba:	e78f      	b.n	800f6dc <__ieee754_powf+0x45c>
 800f7bc:	ee00 3a10 	vmov	s0, r3
 800f7c0:	e7e3      	b.n	800f78a <__ieee754_powf+0x50a>
 800f7c2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800f7c6:	e5ad      	b.n	800f324 <__ieee754_powf+0xa4>
 800f7c8:	eeb0 0a68 	vmov.f32	s0, s17
 800f7cc:	e5aa      	b.n	800f324 <__ieee754_powf+0xa4>
 800f7ce:	eeb0 0a48 	vmov.f32	s0, s16
 800f7d2:	e5a7      	b.n	800f324 <__ieee754_powf+0xa4>
 800f7d4:	007fffff 	.word	0x007fffff
 800f7d8:	3f317218 	.word	0x3f317218
 800f7dc:	35bfbe8c 	.word	0x35bfbe8c
 800f7e0:	3f317200 	.word	0x3f317200
 800f7e4:	3331bb4c 	.word	0x3331bb4c
 800f7e8:	b5ddea0e 	.word	0xb5ddea0e
 800f7ec:	388ab355 	.word	0x388ab355
 800f7f0:	bb360b61 	.word	0xbb360b61
 800f7f4:	3e2aaaab 	.word	0x3e2aaaab
 800f7f8:	43160000 	.word	0x43160000
 800f7fc:	0da24260 	.word	0x0da24260

0800f800 <__ieee754_sqrtf>:
 800f800:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800f804:	4770      	bx	lr

0800f806 <matherr>:
 800f806:	2000      	movs	r0, #0
 800f808:	4770      	bx	lr

0800f80a <fabsf>:
 800f80a:	ee10 3a10 	vmov	r3, s0
 800f80e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f812:	ee00 3a10 	vmov	s0, r3
 800f816:	4770      	bx	lr

0800f818 <finitef>:
 800f818:	ee10 3a10 	vmov	r3, s0
 800f81c:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 800f820:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800f824:	bfac      	ite	ge
 800f826:	2000      	movge	r0, #0
 800f828:	2001      	movlt	r0, #1
 800f82a:	4770      	bx	lr

0800f82c <nanf>:
 800f82c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800f834 <nanf+0x8>
 800f830:	4770      	bx	lr
 800f832:	bf00      	nop
 800f834:	7fc00000 	.word	0x7fc00000

0800f838 <rintf>:
 800f838:	b513      	push	{r0, r1, r4, lr}
 800f83a:	ee10 1a10 	vmov	r1, s0
 800f83e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f842:	0ddc      	lsrs	r4, r3, #23
 800f844:	3c7f      	subs	r4, #127	; 0x7f
 800f846:	2c16      	cmp	r4, #22
 800f848:	dc46      	bgt.n	800f8d8 <rintf+0xa0>
 800f84a:	b32b      	cbz	r3, 800f898 <rintf+0x60>
 800f84c:	2c00      	cmp	r4, #0
 800f84e:	ee10 2a10 	vmov	r2, s0
 800f852:	ea4f 70d1 	mov.w	r0, r1, lsr #31
 800f856:	da21      	bge.n	800f89c <rintf+0x64>
 800f858:	f3c1 0316 	ubfx	r3, r1, #0, #23
 800f85c:	425b      	negs	r3, r3
 800f85e:	4a21      	ldr	r2, [pc, #132]	; (800f8e4 <rintf+0xac>)
 800f860:	0a5b      	lsrs	r3, r3, #9
 800f862:	0d09      	lsrs	r1, r1, #20
 800f864:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800f868:	0509      	lsls	r1, r1, #20
 800f86a:	430b      	orrs	r3, r1
 800f86c:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 800f870:	ee07 3a90 	vmov	s15, r3
 800f874:	edd2 6a00 	vldr	s13, [r2]
 800f878:	ee36 7aa7 	vadd.f32	s14, s13, s15
 800f87c:	ed8d 7a01 	vstr	s14, [sp, #4]
 800f880:	eddd 7a01 	vldr	s15, [sp, #4]
 800f884:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800f888:	ee17 3a90 	vmov	r3, s15
 800f88c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f890:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 800f894:	ee00 3a10 	vmov	s0, r3
 800f898:	b002      	add	sp, #8
 800f89a:	bd10      	pop	{r4, pc}
 800f89c:	4b12      	ldr	r3, [pc, #72]	; (800f8e8 <rintf+0xb0>)
 800f89e:	4123      	asrs	r3, r4
 800f8a0:	4219      	tst	r1, r3
 800f8a2:	d0f9      	beq.n	800f898 <rintf+0x60>
 800f8a4:	085b      	lsrs	r3, r3, #1
 800f8a6:	4219      	tst	r1, r3
 800f8a8:	d006      	beq.n	800f8b8 <rintf+0x80>
 800f8aa:	ea21 0203 	bic.w	r2, r1, r3
 800f8ae:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800f8b2:	fa43 f404 	asr.w	r4, r3, r4
 800f8b6:	4322      	orrs	r2, r4
 800f8b8:	4b0a      	ldr	r3, [pc, #40]	; (800f8e4 <rintf+0xac>)
 800f8ba:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800f8be:	ed90 7a00 	vldr	s14, [r0]
 800f8c2:	ee07 2a90 	vmov	s15, r2
 800f8c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f8ca:	edcd 7a01 	vstr	s15, [sp, #4]
 800f8ce:	ed9d 0a01 	vldr	s0, [sp, #4]
 800f8d2:	ee30 0a47 	vsub.f32	s0, s0, s14
 800f8d6:	e7df      	b.n	800f898 <rintf+0x60>
 800f8d8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800f8dc:	d3dc      	bcc.n	800f898 <rintf+0x60>
 800f8de:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f8e2:	e7d9      	b.n	800f898 <rintf+0x60>
 800f8e4:	0800fdd8 	.word	0x0800fdd8
 800f8e8:	007fffff 	.word	0x007fffff

0800f8ec <scalbnf>:
 800f8ec:	b508      	push	{r3, lr}
 800f8ee:	ee10 2a10 	vmov	r2, s0
 800f8f2:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 800f8f6:	ed2d 8b02 	vpush	{d8}
 800f8fa:	eef0 0a40 	vmov.f32	s1, s0
 800f8fe:	d004      	beq.n	800f90a <scalbnf+0x1e>
 800f900:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800f904:	d306      	bcc.n	800f914 <scalbnf+0x28>
 800f906:	ee70 0a00 	vadd.f32	s1, s0, s0
 800f90a:	ecbd 8b02 	vpop	{d8}
 800f90e:	eeb0 0a60 	vmov.f32	s0, s1
 800f912:	bd08      	pop	{r3, pc}
 800f914:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800f918:	d21c      	bcs.n	800f954 <scalbnf+0x68>
 800f91a:	4b1f      	ldr	r3, [pc, #124]	; (800f998 <scalbnf+0xac>)
 800f91c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800f99c <scalbnf+0xb0>
 800f920:	4298      	cmp	r0, r3
 800f922:	ee60 0a27 	vmul.f32	s1, s0, s15
 800f926:	db10      	blt.n	800f94a <scalbnf+0x5e>
 800f928:	ee10 2a90 	vmov	r2, s1
 800f92c:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 800f930:	3b19      	subs	r3, #25
 800f932:	4403      	add	r3, r0
 800f934:	2bfe      	cmp	r3, #254	; 0xfe
 800f936:	dd0f      	ble.n	800f958 <scalbnf+0x6c>
 800f938:	ed9f 8a19 	vldr	s16, [pc, #100]	; 800f9a0 <scalbnf+0xb4>
 800f93c:	eeb0 0a48 	vmov.f32	s0, s16
 800f940:	f000 f834 	bl	800f9ac <copysignf>
 800f944:	ee60 0a08 	vmul.f32	s1, s0, s16
 800f948:	e7df      	b.n	800f90a <scalbnf+0x1e>
 800f94a:	eddf 7a16 	vldr	s15, [pc, #88]	; 800f9a4 <scalbnf+0xb8>
 800f94e:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800f952:	e7da      	b.n	800f90a <scalbnf+0x1e>
 800f954:	0ddb      	lsrs	r3, r3, #23
 800f956:	e7ec      	b.n	800f932 <scalbnf+0x46>
 800f958:	2b00      	cmp	r3, #0
 800f95a:	dd06      	ble.n	800f96a <scalbnf+0x7e>
 800f95c:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800f960:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800f964:	ee00 3a90 	vmov	s1, r3
 800f968:	e7cf      	b.n	800f90a <scalbnf+0x1e>
 800f96a:	f113 0f16 	cmn.w	r3, #22
 800f96e:	da06      	bge.n	800f97e <scalbnf+0x92>
 800f970:	f24c 3350 	movw	r3, #50000	; 0xc350
 800f974:	4298      	cmp	r0, r3
 800f976:	dcdf      	bgt.n	800f938 <scalbnf+0x4c>
 800f978:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 800f9a4 <scalbnf+0xb8>
 800f97c:	e7de      	b.n	800f93c <scalbnf+0x50>
 800f97e:	3319      	adds	r3, #25
 800f980:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800f984:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800f988:	eddf 7a07 	vldr	s15, [pc, #28]	; 800f9a8 <scalbnf+0xbc>
 800f98c:	ee07 3a10 	vmov	s14, r3
 800f990:	ee67 0a27 	vmul.f32	s1, s14, s15
 800f994:	e7b9      	b.n	800f90a <scalbnf+0x1e>
 800f996:	bf00      	nop
 800f998:	ffff3cb0 	.word	0xffff3cb0
 800f99c:	4c000000 	.word	0x4c000000
 800f9a0:	7149f2ca 	.word	0x7149f2ca
 800f9a4:	0da24260 	.word	0x0da24260
 800f9a8:	33000000 	.word	0x33000000

0800f9ac <copysignf>:
 800f9ac:	ee10 3a10 	vmov	r3, s0
 800f9b0:	ee10 2a90 	vmov	r2, s1
 800f9b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f9b8:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800f9bc:	4313      	orrs	r3, r2
 800f9be:	ee00 3a10 	vmov	s0, r3
 800f9c2:	4770      	bx	lr

0800f9c4 <_init>:
 800f9c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f9c6:	bf00      	nop
 800f9c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f9ca:	bc08      	pop	{r3}
 800f9cc:	469e      	mov	lr, r3
 800f9ce:	4770      	bx	lr

0800f9d0 <_fini>:
 800f9d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f9d2:	bf00      	nop
 800f9d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f9d6:	bc08      	pop	{r3}
 800f9d8:	469e      	mov	lr, r3
 800f9da:	4770      	bx	lr
