// Seed: 2704606169
program module_0 (
    id_1
);
  output wire id_1;
  tri id_2;
  assign id_1 = id_2 - 1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1,
    input  tri0 id_2,
    input  tri1 id_3,
    output wand id_4,
    input  tri0 id_5,
    output wire id_6,
    input  wand id_7
);
  wire id_9, id_10;
  wire id_11, id_12;
  module_0 modCall_1 (id_10);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0] id_6;
  parameter id_7 = (1);
  parameter id_8 = id_6[-1];
  module_0 modCall_1 (id_8);
  assign modCall_1.id_1 = 0;
  assign id_3[""] = 1;
  wire id_9;
endmodule
