{"kind":"symbol","relationshipsSections":[{"kind":"relationships","identifiers":["doc:\/\/VHDLModelChecker\/SL","doc:\/\/VHDLModelChecker\/SQ"],"title":"Conforms To","type":"conformsTo"}],"abstract":[{"text":"Add ","type":"text"},{"code":"Comparable","type":"codeVoice"},{"text":" conformance.","type":"text"}],"primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"SignalLiteral","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing13SignalLiteralO"}],"platforms":["Linux"],"languages":["swift"]}]}],"identifier":{"url":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral","interfaceLanguage":"swift"},"schemaVersion":{"patch":0,"major":0,"minor":3},"sections":[],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmodelchecker\/vhdlparsing\/signalliteral"]}],"hierarchy":{"paths":[["doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker","doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing"]]},"topicSections":[{"identifiers":["doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral\/Comparable-Implementations"],"generated":true,"title":"Default Implementations"}],"metadata":{"extendedModule":"VHDLParsing","symbolKind":"extension","roleHeading":"Extended Enumeration","navigatorTitle":[{"kind":"identifier","text":"SignalLiteral"}],"role":"symbol","externalID":"s:e:s:11VHDLParsing13SignalLiteralO16VHDLModelCheckerE1loiySbAC_ACtFZ","fragments":[{"kind":"keyword","text":"extension"},{"kind":"text","text":" "},{"kind":"identifier","text":"SignalLiteral","preciseIdentifier":"s:11VHDLParsing13SignalLiteralO"}],"title":"SignalLiteral","modules":[{"relatedModules":["VHDLParsing"],"name":"VHDLModelChecker"}]},"references":{"doc://VHDLModelChecker/SL":{"title":"Swift.Comparable","identifier":"doc:\/\/VHDLModelChecker\/SL","type":"unresolvable"},"doc://VHDLModelChecker/documentation/VHDLModelChecker/VHDLParsing":{"identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing","role":"collection","type":"topic","url":"\/documentation\/vhdlmodelchecker\/vhdlparsing","kind":"symbol","title":"VHDLParsing","abstract":[]},"doc://VHDLModelChecker/SQ":{"title":"Swift.Equatable","identifier":"doc:\/\/VHDLModelChecker\/SQ","type":"unresolvable"},"doc://VHDLModelChecker/documentation/VHDLModelChecker":{"url":"\/documentation\/vhdlmodelchecker","type":"topic","identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker","kind":"symbol","abstract":[],"role":"collection","title":"VHDLModelChecker"},"doc://VHDLModelChecker/documentation/VHDLModelChecker/VHDLParsing/SignalLiteral":{"abstract":[{"text":"Add ","type":"text"},{"code":"Comparable","type":"codeVoice"},{"text":" conformance.","type":"text"}],"kind":"symbol","navigatorTitle":[{"text":"SignalLiteral","kind":"identifier"}],"role":"symbol","identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral","title":"SignalLiteral","type":"topic","url":"\/documentation\/vhdlmodelchecker\/vhdlparsing\/signalliteral","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"SignalLiteral","kind":"identifier","preciseIdentifier":"s:11VHDLParsing13SignalLiteralO"}]},"doc://VHDLModelChecker/documentation/VHDLModelChecker/VHDLParsing/SignalLiteral/Comparable-Implementations":{"title":"Comparable Implementations","url":"\/documentation\/vhdlmodelchecker\/vhdlparsing\/signalliteral\/comparable-implementations","identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral\/Comparable-Implementations","abstract":[],"type":"topic","kind":"article","role":"collectionGroup"}}}