// =============================================================================
// line_buffer.sv  —  CR-3: K-row sliding-window line buffer (locality cache)
// =============================================================================
//
//  Holds KH rows of one input feature-map channel in BRAM, IMG_W_MAX wide.
//  KH independent banks (one per kernel row) → a vertical KH-pixel slice at any
//  column x is read in ONE cycle. As the window slides down the image, only S
//  new rows are written per output-row band; the rest are reused → each input
//  pixel is fetched from the backing store ~once per output-row band (CR-3
//  locality acceptance).
//
//  Bank rotation (which input row currently lives in which physical bank) is
//  managed by the im2col_engine via wr_row; this module is pure storage.
//
//  Synthesis: (* ram_style = "block" *) → RAMB.
// =============================================================================

`timescale 1ns/1ps

module line_buffer #(
    parameter integer DATA_W    = 8,
    parameter integer IMG_W_MAX = 640,
    parameter integer KH        = 3,
    parameter integer XW        = $clog2(IMG_W_MAX)
)(
    input  wire                       clk,
    input  wire                       rst_n,

    // ── Write one pixel into a chosen row bank ───────────────────────────────
    input  wire                       wr_en,
    input  wire [$clog2(KH)-1:0]      wr_row,    // physical bank (0..KH-1)
    input  wire [XW-1:0]              wr_x,      // column within the row
    input  wire signed [DATA_W-1:0]   wr_data,

    // ── Read a vertical KH-pixel slice at column rd_x ────────────────────────
    input  wire                       rd_en,
    input  wire [XW-1:0]              rd_x,
    output reg  signed [DATA_W-1:0]   col_pix [0:KH-1],   // 1-cycle latency
    output reg                        rd_valid
);

    genvar k;
    generate
        for (k = 0; k < KH; k = k + 1) begin : g_rowbank
            (* ram_style = "block" *) reg signed [DATA_W-1:0] mem [0:IMG_W_MAX-1];

            wire bank_wr = wr_en && (wr_row == k);
            always @(posedge clk) begin
                if (bank_wr) mem[wr_x] <= wr_data;
            end
            always @(posedge clk) begin
                if (rd_en) col_pix[k] <= mem[rd_x];
            end
        end
    endgenerate

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) rd_valid <= 1'b0;
        else        rd_valid <= rd_en;
    end

endmodule
