// Seed: 284327196
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = id_6;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1
    , id_19,
    input tri1 id_2,
    input wand id_3
    , id_20,
    input tri id_4,
    input supply1 id_5,
    output wand id_6,
    input supply1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    output wand id_10,
    input supply1 id_11,
    input supply0 id_12,
    input wor id_13,
    output logic id_14,
    input wire id_15,
    input wand id_16,
    output wire id_17
);
  wire id_21;
  assign id_17 = 1;
  wire id_22;
  always @(1) begin : LABEL_0
    id_14 <= 1;
  end
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_19,
      id_21,
      id_21
  );
endmodule
