// Seed: 3098789766
module module_0;
  logic id_1;
  always begin : LABEL_0
    if (1) id_1 <= 1;
    id_1 <= 1;
    id_1 <= 1;
    id_1 = -1;
    id_1 <= id_1;
    id_1 = new();
    id_1 <= {id_1{-1'h0}};
  end
  wire id_2;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = id_5;
  module_0 modCall_1 ();
endmodule
