nor(vdd, gnd, ia, ib, o)
{
wire:
        tmp : wire
chip:
        p1, p2 : pmos
        n1, n2 : nmos
wireview:
        vdd@ p1.s
        gnd@ n1.s, n2.s
        ia @ p1.g, n1.g
        ib @ p2.g, n2.g
        o  @ p2.d, n1.d, n2.d
        tmp@ p1.d, p2.s
chipview:
        p1(s@vdd, g@ia, d@tmp)
        n1(s@gnd, g@ia, d@o)
        p2(s@tmp, g@ib, d@o)
        n2(s@gnd, g@ib, d@o)
}

or(vdd, gnd, ia, ib, o)
{
wire:
        tmp : wire
chip:
        nor : nor
        not : not
wireview:
        vdd@ nor.vdd, not.vdd
        gnd@ nor.gnd, not.gnd
        ia @ nor.ia
        ib @ nor.ib
        o  @ not.o
        tmp@ nor.o, not.i
chipview:
        nor(vdd,gnd,ia,ib,tmp)
        not(vdd,gnd,tmp,o)
}
