#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a22bef8ba0 .scope module, "tb_decoder" "tb_decoder" 2 4;
 .timescale -9 -12;
P_000001a22bebf8c0 .param/l "AWIDTH" 0 2 8, +C4<00000000000000000000000000000101>;
P_000001a22bebf8f8 .param/l "CLK_PERIOD" 0 2 10, +C4<00000000000000000000000000001010>;
P_000001a22bebf930 .param/l "DWIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
P_000001a22bebf968 .param/l "IWIDTH" 0 2 7, +C4<00000000000000000000000000100000>;
P_000001a22bebf9a0 .param/l "PC_WIDTH" 0 2 9, +C4<00000000000000000000000000100000>;
v000001a22bf78030_0 .var "d_clk", 0 0;
v000001a22bf776d0_0 .var "d_i_ce", 0 0;
v000001a22bf77770_0 .var "d_i_flush", 0 0;
v000001a22bf77d10_0 .var "d_i_instr", 31 0;
v000001a22bf77e50_0 .var "d_i_pc", 31 0;
v000001a22bf76910_0 .var "d_i_stall", 0 0;
v000001a22bf78170_0 .net "d_o_addr_rd", 4 0, L_000001a22bf0a140;  1 drivers
v000001a22bf77ef0_0 .net "d_o_addr_rd_p", 4 0, v000001a22bf763a0_0;  1 drivers
v000001a22bf77f90_0 .net "d_o_addr_rs1", 4 0, L_000001a22bf0a680;  1 drivers
v000001a22bf78210_0 .net "d_o_addr_rs1_p", 4 0, v000001a22bf75f40_0;  1 drivers
v000001a22bf76af0_0 .net "d_o_addr_rs2", 4 0, L_000001a22bf0a290;  1 drivers
v000001a22bf76b90_0 .net "d_o_addr_rs2_p", 4 0, v000001a22bf757c0_0;  1 drivers
v000001a22bf76c30_0 .net "d_o_alu", 13 0, v000001a22bf75900_0;  1 drivers
v000001a22bf76690_0 .net "d_o_ce", 0 0, v000001a22bf75d60_0;  1 drivers
v000001a22bf76cd0_0 .net "d_o_exception", 3 0, v000001a22bf76730_0;  1 drivers
v000001a22bf76d70_0 .net "d_o_flush", 0 0, L_000001a22bf0a840;  1 drivers
v000001a22bf77130_0 .net "d_o_funct3", 2 0, v000001a22bf77a90_0;  1 drivers
v000001a22bf782b0_0 .net "d_o_imm", 31 0, v000001a22bf77db0_0;  1 drivers
v000001a22bf78350_0 .net "d_o_opcode", 10 0, v000001a22bf76e10_0;  1 drivers
v000001a22bf771d0_0 .net "d_o_pc", 31 0, v000001a22bf77b30_0;  1 drivers
v000001a22bf77310_0 .net "d_o_stall", 0 0, L_000001a22bf09d50;  1 drivers
v000001a22bf7b050_0 .var "d_rst", 0 0;
S_000001a22bef8d30 .scope task, "reset" "reset" 2 79, 2 79 0, S_000001a22bef8ba0;
 .timescale -9 -12;
v000001a22bf0def0_0 .var/i "i", 31 0;
E_000001a22bf1f350 .event posedge, v000001a22bf75b80_0;
TD_tb_decoder.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a22bf7b050_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a22bf0def0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001a22bf0def0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_0.1, 5;
    %wait E_000001a22bf1f350;
    %load/vec4 v000001a22bf0def0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a22bf0def0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a22bf7b050_0, 0, 1;
    %wait E_000001a22bf1f350;
    %end;
S_000001a22bf24b30 .scope module, "uut" "decoder" 2 43, 3 5 0, S_000001a22bef8ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d_clk";
    .port_info 1 /INPUT 1 "d_rst";
    .port_info 2 /INPUT 32 "d_i_instr";
    .port_info 3 /INPUT 32 "d_i_pc";
    .port_info 4 /OUTPUT 32 "d_o_pc";
    .port_info 5 /OUTPUT 5 "d_o_addr_rs1";
    .port_info 6 /OUTPUT 5 "d_o_addr_rs1_p";
    .port_info 7 /OUTPUT 5 "d_o_addr_rs2";
    .port_info 8 /OUTPUT 5 "d_o_addr_rs2_p";
    .port_info 9 /OUTPUT 5 "d_o_addr_rd";
    .port_info 10 /OUTPUT 5 "d_o_addr_rd_p";
    .port_info 11 /OUTPUT 32 "d_o_imm";
    .port_info 12 /OUTPUT 3 "d_o_funct3";
    .port_info 13 /OUTPUT 14 "d_o_alu";
    .port_info 14 /OUTPUT 11 "d_o_opcode";
    .port_info 15 /OUTPUT 4 "d_o_exception";
    .port_info 16 /INPUT 1 "d_i_ce";
    .port_info 17 /OUTPUT 1 "d_o_ce";
    .port_info 18 /INPUT 1 "d_i_stall";
    .port_info 19 /OUTPUT 1 "d_o_stall";
    .port_info 20 /INPUT 1 "d_i_flush";
    .port_info 21 /OUTPUT 1 "d_o_flush";
P_000001a22bec0880 .param/l "AWIDTH" 0 3 8, +C4<00000000000000000000000000000101>;
P_000001a22bec08b8 .param/l "DWIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
P_000001a22bec08f0 .param/l "FUNCT_WIDTH" 0 3 10, +C4<00000000000000000000000000000011>;
P_000001a22bec0928 .param/l "IWIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
P_000001a22bec0960 .param/l "PC_WIDTH" 0 3 9, +C4<00000000000000000000000000100000>;
L_000001a22bf0a290 .functor BUFZ 5, v000001a22bf77630_0, C4<00000>, C4<00000>, C4<00000>;
L_000001a22bf0a680 .functor BUFZ 5, v000001a22bf76ff0_0, C4<00000>, C4<00000>, C4<00000>;
L_000001a22bf0a140 .functor BUFZ 5, v000001a22bf76eb0_0, C4<00000>, C4<00000>, C4<00000>;
L_000001a22bf0a5a0 .functor OR 1, L_000001a22bf09d50, v000001a22bf76910_0, C4<0>, C4<0>;
L_000001a22bf09d50 .functor OR 1, v000001a22bf76910_0, L_000001a22bf79d90, C4<0>, C4<0>;
L_000001a22bf0a840 .functor OR 1, v000001a22bf77770_0, L_000001a22bf7a290, C4<0>, C4<0>;
v000001a22be93180_0 .net *"_ivl_13", 0 0, L_000001a22bf7a290;  1 drivers
v000001a22be93310_0 .net *"_ivl_9", 0 0, L_000001a22bf79d90;  1 drivers
v000001a22bec66c0_0 .var "alu_add_d", 0 0;
v000001a22bfdbc00_0 .var "alu_and_d", 0 0;
v000001a22bf24e30_0 .var "alu_eq_d", 0 0;
v000001a22bf24ed0_0 .var "alu_ge_d", 0 0;
v000001a22bf24f70_0 .var "alu_geu_d", 0 0;
v000001a22bf75fe0_0 .var "alu_lt_d", 0 0;
v000001a22bf759a0_0 .var "alu_ltu_d", 0 0;
v000001a22bf75860_0 .var "alu_neq_d", 0 0;
v000001a22bf75e00_0 .var "alu_or_d", 0 0;
v000001a22bf75680_0 .var "alu_sll_d", 0 0;
v000001a22bf76440_0 .var "alu_slt_d", 0 0;
v000001a22bf76120_0 .var "alu_sltu_d", 0 0;
v000001a22bf75a40_0 .var "alu_sra_d", 0 0;
v000001a22bf75ae0_0 .var "alu_srl_d", 0 0;
v000001a22bf76080_0 .var "alu_sub_d", 0 0;
v000001a22bf75720_0 .var "alu_xor_d", 0 0;
v000001a22bf75b80_0 .net "d_clk", 0 0, v000001a22bf78030_0;  1 drivers
v000001a22bf761c0_0 .net "d_i_ce", 0 0, v000001a22bf776d0_0;  1 drivers
v000001a22bf75c20_0 .net "d_i_flush", 0 0, v000001a22bf77770_0;  1 drivers
v000001a22bf76260_0 .net "d_i_instr", 31 0, v000001a22bf77d10_0;  1 drivers
v000001a22bf75cc0_0 .net "d_i_pc", 31 0, v000001a22bf77e50_0;  1 drivers
v000001a22bf75ea0_0 .net "d_i_stall", 0 0, v000001a22bf76910_0;  1 drivers
v000001a22bf76300_0 .net "d_o_addr_rd", 4 0, L_000001a22bf0a140;  alias, 1 drivers
v000001a22bf763a0_0 .var "d_o_addr_rd_p", 4 0;
v000001a22bf75540_0 .net "d_o_addr_rs1", 4 0, L_000001a22bf0a680;  alias, 1 drivers
v000001a22bf75f40_0 .var "d_o_addr_rs1_p", 4 0;
v000001a22bf755e0_0 .net "d_o_addr_rs2", 4 0, L_000001a22bf0a290;  alias, 1 drivers
v000001a22bf757c0_0 .var "d_o_addr_rs2_p", 4 0;
v000001a22bf75900_0 .var "d_o_alu", 13 0;
v000001a22bf75d60_0 .var "d_o_ce", 0 0;
v000001a22bf76730_0 .var "d_o_exception", 3 0;
v000001a22bf77270_0 .net "d_o_flush", 0 0, L_000001a22bf0a840;  alias, 1 drivers
v000001a22bf77a90_0 .var "d_o_funct3", 2 0;
v000001a22bf77db0_0 .var "d_o_imm", 31 0;
v000001a22bf76e10_0 .var "d_o_opcode", 10 0;
v000001a22bf77b30_0 .var "d_o_pc", 31 0;
v000001a22bf77c70_0 .net "d_o_stall", 0 0, L_000001a22bf09d50;  alias, 1 drivers
v000001a22bf769b0_0 .net "d_rst", 0 0, v000001a22bf7b050_0;  1 drivers
v000001a22bf783f0_0 .var "funct3", 2 0;
v000001a22bf76a50_0 .var "illegal_check", 0 0;
v000001a22bf778b0_0 .var "imm_d", 31 0;
v000001a22bf77950_0 .var "opcode", 6 0;
v000001a22bf773b0_0 .var "opcode_auipc_d", 0 0;
v000001a22bf77450_0 .var "opcode_branch_d", 0 0;
v000001a22bf77810_0 .var "opcode_fence_d", 0 0;
v000001a22bf767d0_0 .var "opcode_itype_d", 0 0;
v000001a22bf77bd0_0 .var "opcode_jal_d", 0 0;
v000001a22bf76550_0 .var "opcode_jalr_d", 0 0;
v000001a22bf76870_0 .var "opcode_load_word_d", 0 0;
v000001a22bf765f0_0 .var "opcode_lui_d", 0 0;
v000001a22bf77090_0 .var "opcode_rtype_d", 0 0;
v000001a22bf779f0_0 .var "opcode_store_word_d", 0 0;
v000001a22bf774f0_0 .var "opcode_system_d", 0 0;
v000001a22bf780d0_0 .net "stall_bit", 0 0, L_000001a22bf0a5a0;  1 drivers
v000001a22bf77590_0 .var "system_exeption", 0 0;
v000001a22bf76eb0_0 .var "temp_addr_rd", 4 0;
v000001a22bf76ff0_0 .var "temp_addr_rs1", 4 0;
v000001a22bf77630_0 .var "temp_addr_rs2", 4 0;
v000001a22bf76f50_0 .var "valid_opcode", 0 0;
E_000001a22bf1f510/0 .event anyedge, v000001a22bf76260_0, v000001a22bf77950_0, v000001a22bf783f0_0, v000001a22bf77090_0;
E_000001a22bf1f510/1 .event anyedge, v000001a22bf767d0_0, v000001a22bf76870_0, v000001a22bf779f0_0, v000001a22bf77450_0;
E_000001a22bf1f510/2 .event anyedge, v000001a22bf77bd0_0, v000001a22bf76550_0, v000001a22bf765f0_0, v000001a22bf773b0_0;
E_000001a22bf1f510/3 .event anyedge, v000001a22bf774f0_0, v000001a22bf77810_0, v000001a22bf75680_0, v000001a22bf75ae0_0;
E_000001a22bf1f510/4 .event anyedge, v000001a22bf75a40_0;
E_000001a22bf1f510 .event/or E_000001a22bf1f510/0, E_000001a22bf1f510/1, E_000001a22bf1f510/2, E_000001a22bf1f510/3, E_000001a22bf1f510/4;
E_000001a22bf1f150/0 .event negedge, v000001a22bf769b0_0;
E_000001a22bf1f150/1 .event posedge, v000001a22bf75b80_0;
E_000001a22bf1f150 .event/or E_000001a22bf1f150/0, E_000001a22bf1f150/1;
L_000001a22bf79d90 .part v000001a22bf76730_0, 0, 1;
L_000001a22bf7a290 .part v000001a22bf76730_0, 1, 1;
    .scope S_000001a22bf24b30;
T_1 ;
    %wait E_000001a22bf1f150;
    %load/vec4 v000001a22bf769b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a22bf75d60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a22bf77b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a22bf76f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a22bf76a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a22bf77590_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a22bf75f40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a22bf757c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a22bf763a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a22bf76730_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v000001a22bf75900_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001a22bf76e10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a22bf77630_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a22bf76ff0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a22bf76eb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001a22bf761c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v000001a22bf780d0_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001a22bf75cc0_0;
    %assign/vec4 v000001a22bf77b30_0, 0;
    %load/vec4 v000001a22bf76ff0_0;
    %assign/vec4 v000001a22bf75f40_0, 0;
    %load/vec4 v000001a22bf77630_0;
    %assign/vec4 v000001a22bf757c0_0, 0;
    %load/vec4 v000001a22bf76eb0_0;
    %assign/vec4 v000001a22bf763a0_0, 0;
    %load/vec4 v000001a22bf783f0_0;
    %assign/vec4 v000001a22bf77a90_0, 0;
    %load/vec4 v000001a22bf778b0_0;
    %assign/vec4 v000001a22bf77db0_0, 0;
    %load/vec4 v000001a22bec66c0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a22bf75900_0, 4, 5;
    %load/vec4 v000001a22bf76080_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a22bf75900_0, 4, 5;
    %load/vec4 v000001a22bf76440_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a22bf75900_0, 4, 5;
    %load/vec4 v000001a22bf76120_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a22bf75900_0, 4, 5;
    %load/vec4 v000001a22bf75720_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a22bf75900_0, 4, 5;
    %load/vec4 v000001a22bf75e00_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a22bf75900_0, 4, 5;
    %load/vec4 v000001a22bfdbc00_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a22bf75900_0, 4, 5;
    %load/vec4 v000001a22bf75680_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a22bf75900_0, 4, 5;
    %load/vec4 v000001a22bf75ae0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a22bf75900_0, 4, 5;
    %load/vec4 v000001a22bf75a40_0;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a22bf75900_0, 4, 5;
    %load/vec4 v000001a22bf24e30_0;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a22bf75900_0, 4, 5;
    %load/vec4 v000001a22bf75860_0;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a22bf75900_0, 4, 5;
    %load/vec4 v000001a22bf24ed0_0;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a22bf75900_0, 4, 5;
    %load/vec4 v000001a22bf24f70_0;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a22bf75900_0, 4, 5;
    %load/vec4 v000001a22bf77090_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a22bf76e10_0, 4, 5;
    %load/vec4 v000001a22bf767d0_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a22bf76e10_0, 4, 5;
    %load/vec4 v000001a22bf76870_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a22bf76e10_0, 4, 5;
    %load/vec4 v000001a22bf779f0_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a22bf76e10_0, 4, 5;
    %load/vec4 v000001a22bf77450_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a22bf76e10_0, 4, 5;
    %load/vec4 v000001a22bf77bd0_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a22bf76e10_0, 4, 5;
    %load/vec4 v000001a22bf76550_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a22bf76e10_0, 4, 5;
    %load/vec4 v000001a22bf765f0_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a22bf76e10_0, 4, 5;
    %load/vec4 v000001a22bf773b0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a22bf76e10_0, 4, 5;
    %load/vec4 v000001a22bf774f0_0;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a22bf76e10_0, 4, 5;
    %load/vec4 v000001a22bf77810_0;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a22bf76e10_0, 4, 5;
T_1.2 ;
    %load/vec4 v000001a22bf77950_0;
    %pad/u 11;
    %assign/vec4 v000001a22bf76e10_0, 0;
    %load/vec4 v000001a22bf76f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_1.5, 8;
    %load/vec4 v000001a22bf76a50_0;
    %or;
T_1.5;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a22bf76730_0, 4, 5;
    %load/vec4 v000001a22bf77590_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.8, 9;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.8;
    %flag_set/vec4 8;
    %jmp/0 T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %pad/s 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a22bf76730_0, 4, 5;
    %load/vec4 v000001a22bf77590_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.11, 9;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.11;
    %flag_set/vec4 8;
    %jmp/0 T_1.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.10, 8;
T_1.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.10, 8;
 ; End of false expr.
    %blend;
T_1.10;
    %pad/s 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a22bf76730_0, 4, 5;
    %load/vec4 v000001a22bf77590_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.14, 9;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.14;
    %flag_set/vec4 8;
    %jmp/0 T_1.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.13, 8;
T_1.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.13, 8;
 ; End of false expr.
    %blend;
T_1.13;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a22bf76730_0, 4, 5;
    %load/vec4 v000001a22bf75c20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.17, 9;
    %load/vec4 v000001a22bf780d0_0;
    %nor/r;
    %and;
T_1.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a22bf75d60_0, 0;
    %jmp T_1.16;
T_1.15 ;
    %load/vec4 v000001a22bf780d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %load/vec4 v000001a22bf761c0_0;
    %assign/vec4 v000001a22bf75d60_0, 0;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v000001a22bf780d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.22, 9;
    %load/vec4 v000001a22bf75ea0_0;
    %nor/r;
    %and;
T_1.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.20, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a22bf75d60_0, 0;
T_1.20 ;
T_1.19 ;
T_1.16 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a22bf24b30;
T_2 ;
    %wait E_000001a22bf1f510;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a22bf76ff0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a22bf77630_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a22bf76eb0_0, 0, 5;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 7, 0, 2;
    %store/vec4 v000001a22bf77950_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a22bf783f0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a22bf778b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a22bec66c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a22bf76080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a22bf76440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a22bf76120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a22bf75720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a22bf75e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a22bfdbc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a22bf75680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a22bf75ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a22bf75a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a22bf24e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a22bf75860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a22bf75fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a22bf759a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a22bf24ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a22bf24f70_0, 0, 1;
    %load/vec4 v000001a22bf77950_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001a22bf77090_0, 0, 1;
    %load/vec4 v000001a22bf77950_0;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001a22bf767d0_0, 0, 1;
    %load/vec4 v000001a22bf77950_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001a22bf76870_0, 0, 1;
    %load/vec4 v000001a22bf77950_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001a22bf779f0_0, 0, 1;
    %load/vec4 v000001a22bf77950_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001a22bf77450_0, 0, 1;
    %load/vec4 v000001a22bf77950_0;
    %pushi/vec4 111, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001a22bf77bd0_0, 0, 1;
    %load/vec4 v000001a22bf77950_0;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001a22bf76550_0, 0, 1;
    %load/vec4 v000001a22bf77950_0;
    %pushi/vec4 55, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001a22bf765f0_0, 0, 1;
    %load/vec4 v000001a22bf77950_0;
    %pushi/vec4 23, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001a22bf773b0_0, 0, 1;
    %load/vec4 v000001a22bf77950_0;
    %pushi/vec4 115, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001a22bf774f0_0, 0, 1;
    %load/vec4 v000001a22bf77950_0;
    %pushi/vec4 15, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001a22bf77810_0, 0, 1;
    %load/vec4 v000001a22bf77950_0;
    %cmpi/e 115, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_2.0, 4;
    %load/vec4 v000001a22bf783f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.0;
    %store/vec4 v000001a22bf77590_0, 0, 1;
    %load/vec4 v000001a22bf77090_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.10, 8;
    %load/vec4 v000001a22bf767d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.10;
    %jmp/1 T_2.9, 8;
    %load/vec4 v000001a22bf76870_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.9;
    %jmp/1 T_2.8, 8;
    %load/vec4 v000001a22bf779f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.8;
    %jmp/1 T_2.7, 8;
    %load/vec4 v000001a22bf77450_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.7;
    %jmp/1 T_2.6, 8;
    %load/vec4 v000001a22bf77bd0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.6;
    %jmp/1 T_2.5, 8;
    %load/vec4 v000001a22bf76550_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.5;
    %jmp/1 T_2.4, 8;
    %load/vec4 v000001a22bf765f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.4;
    %jmp/1 T_2.3, 8;
    %load/vec4 v000001a22bf773b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.3;
    %jmp/1 T_2.2, 8;
    %load/vec4 v000001a22bf774f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.2;
    %flag_get/vec4 8;
    %jmp/1 T_2.1, 8;
    %load/vec4 v000001a22bf77810_0;
    %or;
T_2.1;
    %store/vec4 v000001a22bf76f50_0, 0, 1;
    %load/vec4 v000001a22bf767d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.12, 9;
    %load/vec4 v000001a22bf75680_0;
    %flag_set/vec4 9;
    %jmp/1 T_2.14, 9;
    %load/vec4 v000001a22bf75ae0_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_2.14;
    %flag_get/vec4 9;
    %jmp/1 T_2.13, 9;
    %load/vec4 v000001a22bf75a40_0;
    %or;
T_2.13;
    %and;
T_2.12;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.11, 8;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 1, 25, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.11;
    %store/vec4 v000001a22bf76a50_0, 0, 1;
    %load/vec4 v000001a22bf77090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 5, 20, 6;
    %store/vec4 v000001a22bf77630_0, 0, 5;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000001a22bf76ff0_0, 0, 5;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000001a22bf76eb0_0, 0, 5;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000001a22bf783f0_0, 0, 3;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v000001a22bf767d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.22, 8;
    %load/vec4 v000001a22bf76870_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.22;
    %jmp/1 T_2.21, 8;
    %load/vec4 v000001a22bf76550_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.21;
    %jmp/1 T_2.20, 8;
    %load/vec4 v000001a22bf774f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.20;
    %jmp/1 T_2.19, 8;
    %load/vec4 v000001a22bf77810_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.19;
    %jmp/0xz  T_2.17, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a22bf77630_0, 0, 5;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000001a22bf76ff0_0, 0, 5;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000001a22bf76eb0_0, 0, 5;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000001a22bf783f0_0, 0, 3;
    %jmp T_2.18;
T_2.17 ;
    %load/vec4 v000001a22bf779f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.25, 8;
    %load/vec4 v000001a22bf77450_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.25;
    %jmp/0xz  T_2.23, 8;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 5, 20, 6;
    %store/vec4 v000001a22bf77630_0, 0, 5;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000001a22bf76ff0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a22bf76eb0_0, 0, 5;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000001a22bf783f0_0, 0, 3;
    %jmp T_2.24;
T_2.23 ;
    %load/vec4 v000001a22bf765f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.29, 8;
    %load/vec4 v000001a22bf773b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.29;
    %jmp/1 T_2.28, 8;
    %load/vec4 v000001a22bf77bd0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.28;
    %jmp/0xz  T_2.26, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a22bf77630_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a22bf76ff0_0, 0, 5;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000001a22bf76eb0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a22bf783f0_0, 0, 3;
    %jmp T_2.27;
T_2.26 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a22bf77630_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a22bf76ff0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a22bf76eb0_0, 0, 5;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001a22bf77950_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a22bf783f0_0, 0, 3;
T_2.27 ;
T_2.24 ;
T_2.18 ;
T_2.16 ;
    %load/vec4 v000001a22bf77950_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a22bf778b0_0, 0, 32;
    %jmp T_2.42;
T_2.30 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a22bf778b0_0, 0, 32;
    %jmp T_2.42;
T_2.31 ;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a22bf778b0_0, 0, 32;
    %jmp T_2.42;
T_2.32 ;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a22bf778b0_0, 0, 32;
    %jmp T_2.42;
T_2.33 ;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a22bf778b0_0, 0, 32;
    %jmp T_2.42;
T_2.34 ;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a22bf76260_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a22bf778b0_0, 0, 32;
    %jmp T_2.42;
T_2.35 ;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a22bf76260_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a22bf76260_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001a22bf778b0_0, 0, 32;
    %jmp T_2.42;
T_2.36 ;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a22bf76260_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a22bf76260_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001a22bf778b0_0, 0, 32;
    %jmp T_2.42;
T_2.37 ;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001a22bf778b0_0, 0, 32;
    %jmp T_2.42;
T_2.38 ;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001a22bf778b0_0, 0, 32;
    %jmp T_2.42;
T_2.39 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a22bf778b0_0, 0, 32;
    %jmp T_2.42;
T_2.40 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a22bf778b0_0, 0, 32;
    %jmp T_2.42;
T_2.42 ;
    %pop/vec4 1;
    %load/vec4 v000001a22bf77950_0;
    %cmpi/e 51, 0, 7;
    %jmp/1 T_2.45, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a22bf77950_0;
    %cmpi/e 19, 0, 7;
    %flag_or 4, 8;
T_2.45;
    %jmp/0xz  T_2.43, 4;
    %load/vec4 v000001a22bf77950_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_2.46, 4;
    %load/vec4 v000001a22bf783f0_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_2.50, 4;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.50;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.48, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a22bec66c0_0, 0, 1;
    %jmp T_2.49;
T_2.48 ;
    %load/vec4 v000001a22bf783f0_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_2.53, 4;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.53;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.51, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a22bf76080_0, 0, 1;
T_2.51 ;
T_2.49 ;
    %jmp T_2.47;
T_2.46 ;
    %load/vec4 v000001a22bf783f0_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.54, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.55, 8;
T_2.54 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.55, 8;
 ; End of false expr.
    %blend;
T_2.55;
    %pad/s 1;
    %store/vec4 v000001a22bec66c0_0, 0, 1;
T_2.47 ;
    %load/vec4 v000001a22bf783f0_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.56, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.57, 8;
T_2.56 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.57, 8;
 ; End of false expr.
    %blend;
T_2.57;
    %pad/s 1;
    %store/vec4 v000001a22bf76440_0, 0, 1;
    %load/vec4 v000001a22bf783f0_0;
    %cmpi/e 3, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.58, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.59, 8;
T_2.58 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.59, 8;
 ; End of false expr.
    %blend;
T_2.59;
    %pad/s 1;
    %store/vec4 v000001a22bf76120_0, 0, 1;
    %load/vec4 v000001a22bf783f0_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.60, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.61, 8;
T_2.60 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.61, 8;
 ; End of false expr.
    %blend;
T_2.61;
    %pad/s 1;
    %store/vec4 v000001a22bf75720_0, 0, 1;
    %load/vec4 v000001a22bf783f0_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.62, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.63, 8;
T_2.62 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.63, 8;
 ; End of false expr.
    %blend;
T_2.63;
    %pad/s 1;
    %store/vec4 v000001a22bf75e00_0, 0, 1;
    %load/vec4 v000001a22bf783f0_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.64, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.65, 8;
T_2.64 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.65, 8;
 ; End of false expr.
    %blend;
T_2.65;
    %pad/s 1;
    %store/vec4 v000001a22bfdbc00_0, 0, 1;
    %load/vec4 v000001a22bf783f0_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.66, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.67, 8;
T_2.66 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.67, 8;
 ; End of false expr.
    %blend;
T_2.67;
    %pad/s 1;
    %store/vec4 v000001a22bf75680_0, 0, 1;
    %load/vec4 v000001a22bf783f0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_2.68, 4;
    %load/vec4 v000001a22bf76260_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.70, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a22bf75ae0_0, 0, 1;
    %jmp T_2.71;
T_2.70 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a22bf75a40_0, 0, 1;
T_2.71 ;
T_2.68 ;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v000001a22bf77950_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_2.72, 4;
    %load/vec4 v000001a22bf783f0_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.74, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.75, 8;
T_2.74 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.75, 8;
 ; End of false expr.
    %blend;
T_2.75;
    %pad/s 1;
    %store/vec4 v000001a22bf24e30_0, 0, 1;
    %load/vec4 v000001a22bf783f0_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.76, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.77, 8;
T_2.76 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.77, 8;
 ; End of false expr.
    %blend;
T_2.77;
    %pad/s 1;
    %store/vec4 v000001a22bf75860_0, 0, 1;
    %load/vec4 v000001a22bf783f0_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.78, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.79, 8;
T_2.78 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.79, 8;
 ; End of false expr.
    %blend;
T_2.79;
    %pad/s 1;
    %store/vec4 v000001a22bf75fe0_0, 0, 1;
    %load/vec4 v000001a22bf783f0_0;
    %cmpi/e 5, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.80, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.81, 8;
T_2.80 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.81, 8;
 ; End of false expr.
    %blend;
T_2.81;
    %pad/s 1;
    %store/vec4 v000001a22bf24ed0_0, 0, 1;
    %load/vec4 v000001a22bf783f0_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.82, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.83, 8;
T_2.82 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.83, 8;
 ; End of false expr.
    %blend;
T_2.83;
    %pad/s 1;
    %store/vec4 v000001a22bf759a0_0, 0, 1;
    %load/vec4 v000001a22bf783f0_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.84, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.85, 8;
T_2.84 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.85, 8;
 ; End of false expr.
    %blend;
T_2.85;
    %pad/s 1;
    %store/vec4 v000001a22bf24f70_0, 0, 1;
    %jmp T_2.73;
T_2.72 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a22bec66c0_0, 0, 1;
T_2.73 ;
T_2.44 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001a22bef8ba0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a22bf78030_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001a22bef8ba0;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v000001a22bf78030_0;
    %inv;
    %store/vec4 v000001a22bf78030_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001a22bef8ba0;
T_5 ;
    %vpi_call 2 75 "$dumpfile", "./waveform/decoder.vcd" {0 0 0};
    %vpi_call 2 76 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a22bef8ba0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001a22bef8ba0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a22bf77d10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a22bf77e50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a22bf776d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a22bf76910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a22bf77770_0, 0, 1;
    %fork TD_tb_decoder.reset, S_000001a22bef8d30;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a22bf776d0_0, 0, 1;
    %pushi/vec4 3211443, 0, 32;
    %store/vec4 v000001a22bf77d10_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001a22bf77e50_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 103 "$display", "R ADD:   rs1=%0d rs2=%0d rd=%0d alu[%b] opcode=%b", v000001a22bf77f90_0, v000001a22bf76af0_0, v000001a22bf78170_0, v000001a22bf76c30_0, v000001a22bf78350_0 {0 0 0};
    %pushi/vec4 1080197683, 0, 32;
    %store/vec4 v000001a22bf77d10_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000001a22bf77e50_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 108 "$display", "R SUB:   rs1=%0d rs2=%0d rd=%0d alu[%b] opcode=%b", v000001a22bf77f90_0, v000001a22bf76af0_0, v000001a22bf78170_0, v000001a22bf76c30_0, v000001a22bf78350_0 {0 0 0};
    %pushi/vec4 17040275, 0, 32;
    %store/vec4 v000001a22bf77d10_0, 0, 32;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v000001a22bf77e50_0, 0, 32;
    %delay 20000, 0;
    %load/vec4 v000001a22bf782b0_0;
    %vpi_call 2 113 "$display", "I ADDI:  rs1=%0d imm=%0d rd=%0d opcode=%b", v000001a22bf77f90_0, S<0,vec4,s32>, v000001a22bf78170_0, v000001a22bf78350_0 {1 0 0};
    %pushi/vec4 4531331, 0, 32;
    %store/vec4 v000001a22bf77d10_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000001a22bf77e50_0, 0, 32;
    %delay 20000, 0;
    %load/vec4 v000001a22bf782b0_0;
    %vpi_call 2 118 "$display", "LOAD:    rs1=%0d imm=%0d rd=%0d opcode=%b", v000001a22bf77f90_0, S<0,vec4,s32>, v000001a22bf78170_0, v000001a22bf78350_0 {1 0 0};
    %pushi/vec4 11936803, 0, 32;
    %store/vec4 v000001a22bf77d10_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v000001a22bf77e50_0, 0, 32;
    %delay 20000, 0;
    %load/vec4 v000001a22bf782b0_0;
    %vpi_call 2 123 "$display", "STORE:   rs1=%0d rs2=%0d imm=%0d opcode=%b", v000001a22bf77f90_0, v000001a22bf76af0_0, S<0,vec4,s32>, v000001a22bf78350_0 {1 0 0};
    %pushi/vec4 15106659, 0, 32;
    %store/vec4 v000001a22bf77d10_0, 0, 32;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v000001a22bf77e50_0, 0, 32;
    %delay 20000, 0;
    %load/vec4 v000001a22bf782b0_0;
    %vpi_call 2 128 "$display", "BRANCH:  rs1=%0d rs2=%0d imm=%0d opcode=%b", v000001a22bf77f90_0, v000001a22bf76af0_0, S<0,vec4,s32>, v000001a22bf78350_0 {1 0 0};
    %pushi/vec4 268568559, 0, 32;
    %store/vec4 v000001a22bf77d10_0, 0, 32;
    %pushi/vec4 28, 0, 32;
    %store/vec4 v000001a22bf77e50_0, 0, 32;
    %delay 20000, 0;
    %load/vec4 v000001a22bf782b0_0;
    %vpi_call 2 133 "$display", "JAL:     rd=%0d imm=%0d opcode=%b", v000001a22bf78170_0, S<0,vec4,s32>, v000001a22bf78350_0 {1 0 0};
    %pushi/vec4 21530727, 0, 32;
    %store/vec4 v000001a22bf77d10_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v000001a22bf77e50_0, 0, 32;
    %delay 20000, 0;
    %load/vec4 v000001a22bf782b0_0;
    %vpi_call 2 138 "$display", "JALR:    rs1=%0d imm=%0d rd=%0d opcode=%b", v000001a22bf77f90_0, S<0,vec4,s32>, v000001a22bf78170_0, v000001a22bf78350_0 {1 0 0};
    %pushi/vec4 305420599, 0, 32;
    %store/vec4 v000001a22bf77d10_0, 0, 32;
    %pushi/vec4 36, 0, 32;
    %store/vec4 v000001a22bf77e50_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 143 "$display", "LUI:     rd=%0d imm=%h opcode=%b", v000001a22bf78170_0, v000001a22bf782b0_0, v000001a22bf78350_0 {0 0 0};
    %pushi/vec4 2882398615, 0, 32;
    %store/vec4 v000001a22bf77d10_0, 0, 32;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v000001a22bf77e50_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 148 "$display", "AUIPC:   rd=%0d imm=%h opcode=%b", v000001a22bf78170_0, v000001a22bf782b0_0, v000001a22bf78350_0 {0 0 0};
    %vpi_call 2 150 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\test\tb_decoder.v";
    "././source/decoder.v";
