Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Jan 16 13:45:52 2026
| Host         : LAPTOP-JIVQAT26 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     35          
TIMING-18  Warning           Missing input or output delay   6           
TIMING-20  Warning           Non-clocked latch               49          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (987)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (124)
5. checking no_input_delay (6)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (987)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[9]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/FSM_sequential_currentState_reg[0]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/FSM_sequential_currentState_reg[1]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/FSM_sequential_currentState_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (124)
--------------------------------------------------
 There are 124 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.133        0.000                      0                  260        0.144        0.000                      0                  260        4.020        0.000                       0                   146  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.133        0.000                      0                  260        0.144        0.000                      0                  260        4.020        0.000                       0                   146  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.133ns  (required time - arrival time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 0.828ns (18.930%)  route 3.546ns (81.070%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.724     5.327    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  Inst_RgbLed/Pres/clkCnt_reg[23]/Q
                         net (fo=2, routed)           1.238     7.021    Inst_RgbLed/Pres/clkCnt_reg[23]
    SLICE_X2Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.145 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7/O
                         net (fo=1, routed)           0.709     7.854    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     7.978 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_5/O
                         net (fo=2, routed)           0.444     8.422    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_5_n_0
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.124     8.546 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          1.155     9.701    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.600    15.023    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[0]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y86          FDRE (Setup_fdre_C_R)       -0.429    14.833    Inst_RgbLed/Pres/clkCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  5.133    

Slack (MET) :             5.133ns  (required time - arrival time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 0.828ns (18.930%)  route 3.546ns (81.070%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.724     5.327    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  Inst_RgbLed/Pres/clkCnt_reg[23]/Q
                         net (fo=2, routed)           1.238     7.021    Inst_RgbLed/Pres/clkCnt_reg[23]
    SLICE_X2Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.145 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7/O
                         net (fo=1, routed)           0.709     7.854    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     7.978 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_5/O
                         net (fo=2, routed)           0.444     8.422    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_5_n_0
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.124     8.546 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          1.155     9.701    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.600    15.023    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[1]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y86          FDRE (Setup_fdre_C_R)       -0.429    14.833    Inst_RgbLed/Pres/clkCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  5.133    

Slack (MET) :             5.133ns  (required time - arrival time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 0.828ns (18.930%)  route 3.546ns (81.070%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.724     5.327    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  Inst_RgbLed/Pres/clkCnt_reg[23]/Q
                         net (fo=2, routed)           1.238     7.021    Inst_RgbLed/Pres/clkCnt_reg[23]
    SLICE_X2Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.145 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7/O
                         net (fo=1, routed)           0.709     7.854    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     7.978 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_5/O
                         net (fo=2, routed)           0.444     8.422    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_5_n_0
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.124     8.546 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          1.155     9.701    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.600    15.023    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[2]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y86          FDRE (Setup_fdre_C_R)       -0.429    14.833    Inst_RgbLed/Pres/clkCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  5.133    

Slack (MET) :             5.133ns  (required time - arrival time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 0.828ns (18.930%)  route 3.546ns (81.070%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.724     5.327    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  Inst_RgbLed/Pres/clkCnt_reg[23]/Q
                         net (fo=2, routed)           1.238     7.021    Inst_RgbLed/Pres/clkCnt_reg[23]
    SLICE_X2Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.145 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7/O
                         net (fo=1, routed)           0.709     7.854    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     7.978 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_5/O
                         net (fo=2, routed)           0.444     8.422    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_5_n_0
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.124     8.546 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          1.155     9.701    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.600    15.023    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[3]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y86          FDRE (Setup_fdre_C_R)       -0.429    14.833    Inst_RgbLed/Pres/clkCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  5.133    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 0.828ns (19.144%)  route 3.497ns (80.856%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.724     5.327    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  Inst_RgbLed/Pres/clkCnt_reg[23]/Q
                         net (fo=2, routed)           1.238     7.021    Inst_RgbLed/Pres/clkCnt_reg[23]
    SLICE_X2Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.145 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7/O
                         net (fo=1, routed)           0.709     7.854    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     7.978 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_5/O
                         net (fo=2, routed)           0.444     8.422    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_5_n_0
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.124     8.546 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          1.106     9.652    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.601    15.024    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[4]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y87          FDRE (Setup_fdre_C_R)       -0.429    14.834    Inst_RgbLed/Pres/clkCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 0.828ns (19.144%)  route 3.497ns (80.856%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.724     5.327    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  Inst_RgbLed/Pres/clkCnt_reg[23]/Q
                         net (fo=2, routed)           1.238     7.021    Inst_RgbLed/Pres/clkCnt_reg[23]
    SLICE_X2Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.145 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7/O
                         net (fo=1, routed)           0.709     7.854    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     7.978 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_5/O
                         net (fo=2, routed)           0.444     8.422    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_5_n_0
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.124     8.546 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          1.106     9.652    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.601    15.024    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[5]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y87          FDRE (Setup_fdre_C_R)       -0.429    14.834    Inst_RgbLed/Pres/clkCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 0.828ns (19.144%)  route 3.497ns (80.856%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.724     5.327    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  Inst_RgbLed/Pres/clkCnt_reg[23]/Q
                         net (fo=2, routed)           1.238     7.021    Inst_RgbLed/Pres/clkCnt_reg[23]
    SLICE_X2Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.145 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7/O
                         net (fo=1, routed)           0.709     7.854    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     7.978 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_5/O
                         net (fo=2, routed)           0.444     8.422    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_5_n_0
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.124     8.546 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          1.106     9.652    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.601    15.024    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[6]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y87          FDRE (Setup_fdre_C_R)       -0.429    14.834    Inst_RgbLed/Pres/clkCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 0.828ns (19.144%)  route 3.497ns (80.856%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.724     5.327    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  Inst_RgbLed/Pres/clkCnt_reg[23]/Q
                         net (fo=2, routed)           1.238     7.021    Inst_RgbLed/Pres/clkCnt_reg[23]
    SLICE_X2Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.145 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7/O
                         net (fo=1, routed)           0.709     7.854    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     7.978 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_5/O
                         net (fo=2, routed)           0.444     8.422    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_5_n_0
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.124     8.546 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          1.106     9.652    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.601    15.024    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[7]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y87          FDRE (Setup_fdre_C_R)       -0.429    14.834    Inst_RgbLed/Pres/clkCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.828ns (19.858%)  route 3.342ns (80.142%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.724     5.327    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  Inst_RgbLed/Pres/clkCnt_reg[23]/Q
                         net (fo=2, routed)           1.238     7.021    Inst_RgbLed/Pres/clkCnt_reg[23]
    SLICE_X2Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.145 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7/O
                         net (fo=1, routed)           0.709     7.854    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     7.978 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_5/O
                         net (fo=2, routed)           0.444     8.422    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_5_n_0
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.124     8.546 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.950     9.496    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.603    15.026    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[16]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y90          FDRE (Setup_fdre_C_R)       -0.429    14.836    Inst_RgbLed/Pres/clkCnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.828ns (19.858%)  route 3.342ns (80.142%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.724     5.327    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  Inst_RgbLed/Pres/clkCnt_reg[23]/Q
                         net (fo=2, routed)           1.238     7.021    Inst_RgbLed/Pres/clkCnt_reg[23]
    SLICE_X2Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.145 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7/O
                         net (fo=1, routed)           0.709     7.854    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     7.978 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_5/O
                         net (fo=2, routed)           0.444     8.422    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_5_n_0
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.124     8.546 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.950     9.496    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.603    15.026    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[17]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y90          FDRE (Setup_fdre_C_R)       -0.429    14.836    Inst_RgbLed/Pres/clkCnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  5.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Inst_SYNCHRNZR1/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SYNCHRNZR1/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.596     1.515    Inst_SYNCHRNZR1/clk_i_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  Inst_SYNCHRNZR1/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  Inst_SYNCHRNZR1/sreg_reg[0]/Q
                         net (fo=1, routed)           0.112     1.791    Inst_SYNCHRNZR1/sreg_reg_n_0_[0]
    SLICE_X2Y81          SRL16E                                       r  Inst_SYNCHRNZR1/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.868     2.033    Inst_SYNCHRNZR1/clk_i_IBUF_BUFG
    SLICE_X2Y81          SRL16E                                       r  Inst_SYNCHRNZR1/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.502     1.530    
    SLICE_X2Y81          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.647    Inst_SYNCHRNZR1/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Inst_SYNCHRNZR3/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SYNCHRNZR3/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.596     1.515    Inst_SYNCHRNZR3/clk_i_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  Inst_SYNCHRNZR3/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  Inst_SYNCHRNZR3/sreg_reg[0]/Q
                         net (fo=1, routed)           0.112     1.791    Inst_SYNCHRNZR3/sreg_reg_n_0_[0]
    SLICE_X2Y81          SRL16E                                       r  Inst_SYNCHRNZR3/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.868     2.033    Inst_SYNCHRNZR3/clk_i_IBUF_BUFG
    SLICE_X2Y81          SRL16E                                       r  Inst_SYNCHRNZR3/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.502     1.530    
    SLICE_X2Y81          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.645    Inst_SYNCHRNZR3/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Inst_SYNCHRNZR4/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SYNCHRNZR4/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.596     1.515    Inst_SYNCHRNZR4/clk_i_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  Inst_SYNCHRNZR4/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  Inst_SYNCHRNZR4/sreg_reg[0]/Q
                         net (fo=1, routed)           0.112     1.791    Inst_SYNCHRNZR4/sreg_reg_n_0_[0]
    SLICE_X2Y81          SRL16E                                       r  Inst_SYNCHRNZR4/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.868     2.033    Inst_SYNCHRNZR4/clk_i_IBUF_BUFG
    SLICE_X2Y81          SRL16E                                       r  Inst_SYNCHRNZR4/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.502     1.530    
    SLICE_X2Y81          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.639    Inst_SYNCHRNZR4/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Inst_SYNCHRNZR5/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SYNCHRNZR5/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (36.001%)  route 0.251ns (63.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.602     1.521    Inst_SYNCHRNZR5/clk_i_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  Inst_SYNCHRNZR5/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  Inst_SYNCHRNZR5/sreg_reg[0]/Q
                         net (fo=1, routed)           0.251     1.913    Inst_SYNCHRNZR5/sreg_reg_n_0_[0]
    SLICE_X2Y81          SRL16E                                       r  Inst_SYNCHRNZR5/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.868     2.033    Inst_SYNCHRNZR5/clk_i_IBUF_BUFG
    SLICE_X2Y81          SRL16E                                       r  Inst_SYNCHRNZR5/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.502     1.530    
    SLICE_X2Y81          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.713    Inst_SYNCHRNZR5/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Ins_EDGEDTCTR4/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ins_EDGEDTCTR4/sreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.258%)  route 0.185ns (56.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.599     1.518    Ins_EDGEDTCTR4/clk_i_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  Ins_EDGEDTCTR4/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Ins_EDGEDTCTR4/sreg_reg[1]/Q
                         net (fo=2, routed)           0.185     1.844    Ins_EDGEDTCTR4/sreg[1]
    SLICE_X4Y84          FDRE                                         r  Ins_EDGEDTCTR4/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.868     2.033    Ins_EDGEDTCTR4/clk_i_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  Ins_EDGEDTCTR4/sreg_reg[2]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X4Y84          FDRE (Hold_fdre_C_D)         0.066     1.584    Ins_EDGEDTCTR4/sreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Inst_RgbLed/PwmRed/Pres/clkCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/PwmRed/Pres/clkCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.571     1.490    Inst_RgbLed/PwmRed/Pres/clk_i_IBUF_BUFG
    SLICE_X9Y85          FDRE                                         r  Inst_RgbLed/PwmRed/Pres/clkCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  Inst_RgbLed/PwmRed/Pres/clkCnt_reg[7]/Q
                         net (fo=2, routed)           0.117     1.748    Inst_RgbLed/PwmRed/Pres/clkCnt_reg[7]
    SLICE_X9Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  Inst_RgbLed/PwmRed/Pres/clkCnt_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.856    Inst_RgbLed/PwmRed/Pres/clkCnt_reg[4]_i_1__1_n_4
    SLICE_X9Y85          FDRE                                         r  Inst_RgbLed/PwmRed/Pres/clkCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.841     2.006    Inst_RgbLed/PwmRed/Pres/clk_i_IBUF_BUFG
    SLICE_X9Y85          FDRE                                         r  Inst_RgbLed/PwmRed/Pres/clkCnt_reg[7]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X9Y85          FDRE (Hold_fdre_C_D)         0.105     1.595    Inst_RgbLed/PwmRed/Pres/clkCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.603     1.522    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Inst_RgbLed/Pres/clkCnt_reg[19]/Q
                         net (fo=2, routed)           0.117     1.781    Inst_RgbLed/Pres/clkCnt_reg[19]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  Inst_RgbLed/Pres/clkCnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    Inst_RgbLed/Pres/clkCnt_reg[16]_i_1_n_4
    SLICE_X1Y90          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.876     2.041    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[19]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    Inst_RgbLed/Pres/clkCnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Inst_RgbLed/PwmRed/Pres/clkCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/PwmRed/Pres/clkCnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.573     1.492    Inst_RgbLed/PwmRed/Pres/clk_i_IBUF_BUFG
    SLICE_X9Y88          FDRE                                         r  Inst_RgbLed/PwmRed/Pres/clkCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  Inst_RgbLed/PwmRed/Pres/clkCnt_reg[19]/Q
                         net (fo=2, routed)           0.117     1.751    Inst_RgbLed/PwmRed/Pres/clkCnt_reg[19]
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.859 r  Inst_RgbLed/PwmRed/Pres/clkCnt_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.859    Inst_RgbLed/PwmRed/Pres/clkCnt_reg[16]_i_1__1_n_4
    SLICE_X9Y88          FDRE                                         r  Inst_RgbLed/PwmRed/Pres/clkCnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.844     2.009    Inst_RgbLed/PwmRed/Pres/clk_i_IBUF_BUFG
    SLICE_X9Y88          FDRE                                         r  Inst_RgbLed/PwmRed/Pres/clkCnt_reg[19]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X9Y88          FDRE (Hold_fdre_C_D)         0.105     1.597    Inst_RgbLed/PwmRed/Pres/clkCnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Inst_SYNCHRNZR2/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SYNCHRNZR2/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.387%)  route 0.232ns (58.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.598     1.517    Inst_SYNCHRNZR2/clk_i_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  Inst_SYNCHRNZR2/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  Inst_SYNCHRNZR2/sreg_reg[0]/Q
                         net (fo=1, routed)           0.232     1.914    Inst_SYNCHRNZR2/sreg_reg_n_0_[0]
    SLICE_X2Y87          SRL16E                                       r  Inst_SYNCHRNZR2/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.873     2.038    Inst_SYNCHRNZR2/clk_i_IBUF_BUFG
    SLICE_X2Y87          SRL16E                                       r  Inst_SYNCHRNZR2/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.652    Inst_SYNCHRNZR2/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.600     1.519    Inst_RgbLed/PwmGreen/Pres/clk_i_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[19]/Q
                         net (fo=2, routed)           0.118     1.778    Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[19]
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.886    Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[16]_i_1__2_n_4
    SLICE_X3Y84          FDRE                                         r  Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.871     2.036    Inst_RgbLed/PwmGreen/Pres/clk_i_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[19]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y81     Ins_EDGEDTCTR1/sreg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y84     Ins_EDGEDTCTR1/sreg_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y84     Ins_EDGEDTCTR1/sreg_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y87     Ins_EDGEDTCTR2/sreg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y89     Ins_EDGEDTCTR2/sreg_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y89     Ins_EDGEDTCTR2/sreg_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y81     Ins_EDGEDTCTR3/sreg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y84     Ins_EDGEDTCTR3/sreg_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y84     Ins_EDGEDTCTR3/sreg_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     Inst_SYNCHRNZR1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     Inst_SYNCHRNZR1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y87     Inst_SYNCHRNZR2/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y87     Inst_SYNCHRNZR2/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     Inst_SYNCHRNZR3/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     Inst_SYNCHRNZR3/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     Inst_SYNCHRNZR4/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     Inst_SYNCHRNZR4/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     Inst_SYNCHRNZR5/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     Inst_SYNCHRNZR5/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     Inst_SYNCHRNZR1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     Inst_SYNCHRNZR1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y87     Inst_SYNCHRNZR2/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y87     Inst_SYNCHRNZR2/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     Inst_SYNCHRNZR3/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     Inst_SYNCHRNZR3/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     Inst_SYNCHRNZR4/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     Inst_SYNCHRNZR4/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     Inst_SYNCHRNZR5/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     Inst_SYNCHRNZR5/SYNC_OUT_reg_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           135 Endpoints
Min Delay           135 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_RgbLed/PwmBlue/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb2_blue_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.947ns  (logic 4.953ns (49.796%)  route 4.994ns (50.204%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE                         0.000     0.000 r  Inst_RgbLed/PwmBlue/cnt_reg[0]/C
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.658     0.658 r  Inst_RgbLed/PwmBlue/cnt_reg[0]/Q
                         net (fo=9, routed)           1.143     1.801    Inst_RgbLed/PwmBlue/cnt_reg[0]
    SLICE_X6Y87          LUT4 (Prop_lut4_I3_O)        0.124     1.925 r  Inst_RgbLed/PwmBlue/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     1.925    Inst_RgbLed/PwmBlue/i__carry_i_8__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.438 r  Inst_RgbLed/PwmBlue/ltOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.030     3.468    Inst_RgbLed/PwmBlue/pwm_blue
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.124     3.592 r  Inst_RgbLed/PwmBlue/rgb1_blue_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.820     6.413    rgb2_blue_o_OBUF
    G14                  OBUF (Prop_obuf_I_O)         3.534     9.947 r  rgb2_blue_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.947    rgb2_blue_o
    G14                                                               r  rgb2_blue_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/PwmRed/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb2_red_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.512ns  (logic 5.181ns (54.465%)  route 4.331ns (45.535%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE                         0.000     0.000 r  Inst_RgbLed/PwmRed/cnt_reg[3]/C
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.682     0.682 r  Inst_RgbLed/PwmRed/cnt_reg[3]/Q
                         net (fo=7, routed)           0.998     1.680    Inst_RgbLed/PwmRed/cnt_reg[3]
    SLICE_X4Y88          LUT4 (Prop_lut4_I1_O)        0.301     1.981 r  Inst_RgbLed/PwmRed/i__carry_i_7/O
                         net (fo=1, routed)           0.000     1.981    Inst_RgbLed/PwmRed/i__carry_i_7_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.531 r  Inst_RgbLed/PwmRed/ltOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.131     3.661    Inst_RgbLed/PwmRed/pwm_o
    SLICE_X3Y88          LUT2 (Prop_lut2_I0_O)        0.124     3.785 r  Inst_RgbLed/PwmRed/rgb1_red_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.203     5.988    rgb2_red_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.524     9.512 r  rgb2_red_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.512    rgb2_red_o
    N16                                                               r  rgb2_red_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/PwmRed/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb1_red_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.366ns  (logic 5.174ns (55.249%)  route 4.191ns (44.751%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE                         0.000     0.000 r  Inst_RgbLed/PwmRed/cnt_reg[3]/C
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.682     0.682 r  Inst_RgbLed/PwmRed/cnt_reg[3]/Q
                         net (fo=7, routed)           0.998     1.680    Inst_RgbLed/PwmRed/cnt_reg[3]
    SLICE_X4Y88          LUT4 (Prop_lut4_I1_O)        0.301     1.981 r  Inst_RgbLed/PwmRed/i__carry_i_7/O
                         net (fo=1, routed)           0.000     1.981    Inst_RgbLed/PwmRed/i__carry_i_7_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.531 r  Inst_RgbLed/PwmRed/ltOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.131     3.661    Inst_RgbLed/PwmRed/pwm_o
    SLICE_X3Y88          LUT2 (Prop_lut2_I0_O)        0.124     3.785 r  Inst_RgbLed/PwmRed/rgb1_red_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.063     5.848    rgb2_red_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.517     9.366 r  rgb1_red_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.366    rgb1_red_o
    N15                                                               r  rgb1_red_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/PwmGreen/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb1_green_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.236ns  (logic 5.162ns (55.888%)  route 4.074ns (44.112%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE                         0.000     0.000 r  Inst_RgbLed/PwmGreen/cnt_reg[0]/C
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.658     0.658 r  Inst_RgbLed/PwmGreen/cnt_reg[0]/Q
                         net (fo=9, routed)           1.264     1.922    Inst_RgbLed/PwmGreen/cnt_reg[0]
    SLICE_X4Y89          LUT4 (Prop_lut4_I3_O)        0.124     2.046 r  Inst_RgbLed/PwmGreen/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     2.046    Inst_RgbLed/PwmGreen/i__carry_i_8__0_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.578 r  Inst_RgbLed/PwmGreen/ltOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.725     3.302    Inst_RgbLed/PwmGreen/pwm_green
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.119     3.421 r  Inst_RgbLed/PwmGreen/rgb1_green_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.086     5.507    rgb2_green_o_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.729     9.236 r  rgb1_green_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.236    rgb1_green_o
    M16                                                               r  rgb1_green_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/PwmGreen/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb2_green_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.101ns  (logic 5.182ns (56.938%)  route 3.919ns (43.062%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE                         0.000     0.000 r  Inst_RgbLed/PwmGreen/cnt_reg[0]/C
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.658     0.658 r  Inst_RgbLed/PwmGreen/cnt_reg[0]/Q
                         net (fo=9, routed)           1.264     1.922    Inst_RgbLed/PwmGreen/cnt_reg[0]
    SLICE_X4Y89          LUT4 (Prop_lut4_I3_O)        0.124     2.046 r  Inst_RgbLed/PwmGreen/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     2.046    Inst_RgbLed/PwmGreen/i__carry_i_8__0_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.578 r  Inst_RgbLed/PwmGreen/ltOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.725     3.302    Inst_RgbLed/PwmGreen/pwm_green
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.119     3.421 r  Inst_RgbLed/PwmGreen/rgb1_green_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.931     5.352    rgb2_green_o_OBUF
    R11                  OBUF (Prop_obuf_I_O)         3.749     9.101 r  rgb2_green_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.101    rgb2_green_o
    R11                                                               r  rgb2_green_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/PwmBlue/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb1_blue_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.853ns  (logic 4.986ns (56.327%)  route 3.866ns (43.673%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE                         0.000     0.000 r  Inst_RgbLed/PwmBlue/cnt_reg[0]/C
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.658     0.658 r  Inst_RgbLed/PwmBlue/cnt_reg[0]/Q
                         net (fo=9, routed)           1.143     1.801    Inst_RgbLed/PwmBlue/cnt_reg[0]
    SLICE_X6Y87          LUT4 (Prop_lut4_I3_O)        0.124     1.925 r  Inst_RgbLed/PwmBlue/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     1.925    Inst_RgbLed/PwmBlue/i__carry_i_8__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.438 r  Inst_RgbLed/PwmBlue/ltOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.030     3.468    Inst_RgbLed/PwmBlue/pwm_blue
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.124     3.592 r  Inst_RgbLed/PwmBlue/rgb1_blue_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.693     5.285    rgb2_blue_o_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.567     8.853 r  rgb1_blue_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.853    rgb1_blue_o
    R12                                                               r  rgb1_blue_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/FSM_sequential_currentState_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.130ns  (logic 4.723ns (58.095%)  route 3.407ns (41.905%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE                         0.000     0.000 r  Inst_RgbLed/FSM_sequential_currentState_reg[2]/C
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.680     0.680 r  Inst_RgbLed/FSM_sequential_currentState_reg[2]/Q
                         net (fo=28, routed)          0.774     1.454    Inst_RgbLed/FSM_sequential_currentState_reg[2]_0[0]
    SLICE_X3Y89          LUT3 (Prop_lut3_I2_O)        0.321     1.775 r  Inst_RgbLed/LED_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.633     4.408    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.722     8.130 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.130    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/FSM_sequential_currentState_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.912ns  (logic 4.528ns (57.225%)  route 3.384ns (42.775%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE                         0.000     0.000 r  Inst_RgbLed/FSM_sequential_currentState_reg[2]/C
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.680     0.680 f  Inst_RgbLed/FSM_sequential_currentState_reg[2]/Q
                         net (fo=28, routed)          0.774     1.454    Inst_RgbLed/FSM_sequential_currentState_reg[2]_0[0]
    SLICE_X3Y89          LUT3 (Prop_lut3_I2_O)        0.295     1.749 r  Inst_RgbLed/LED_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           2.611     4.359    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     7.912 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.912    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/FSM_sequential_currentState_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.640ns  (logic 4.760ns (62.295%)  route 2.881ns (37.705%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE                         0.000     0.000 r  Inst_RgbLed/FSM_sequential_currentState_reg[2]/C
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.680     0.680 f  Inst_RgbLed/FSM_sequential_currentState_reg[2]/Q
                         net (fo=28, routed)          0.848     1.528    Inst_RgbLed/FSM_sequential_currentState_reg[2]_0[0]
    SLICE_X3Y88          LUT3 (Prop_lut3_I2_O)        0.321     1.849 r  Inst_RgbLed/LED_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           2.033     3.882    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.759     7.640 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.640    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/FSM_sequential_currentState_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.472ns  (logic 4.510ns (60.360%)  route 2.962ns (39.640%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE                         0.000     0.000 r  Inst_RgbLed/FSM_sequential_currentState_reg[2]/C
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.680     0.680 f  Inst_RgbLed/FSM_sequential_currentState_reg[2]/Q
                         net (fo=28, routed)          0.848     1.528    Inst_RgbLed/FSM_sequential_currentState_reg[2]_0[0]
    SLICE_X3Y88          LUT3 (Prop_lut3_I1_O)        0.295     1.823 r  Inst_RgbLed/LED_OBUF[1]_inst_i_1/O
                         net (fo=9, routed)           2.114     3.937    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     7.472 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.472    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_RgbLed/colorcntgreen_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Inst_RgbLed/green_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.158ns (55.820%)  route 0.125ns (44.180%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          LDCE                         0.000     0.000 r  Inst_RgbLed/colorcntgreen_reg[3]/G
    SLICE_X0Y87          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_RgbLed/colorcntgreen_reg[3]/Q
                         net (fo=2, routed)           0.125     0.283    Inst_RgbLed/colorcntgreen[3]
    SLICE_X0Y88          LDCE                                         r  Inst_RgbLed/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/colorcntgreen_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            Inst_RgbLed/green_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.158ns (54.879%)  route 0.130ns (45.121%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          LDCE                         0.000     0.000 r  Inst_RgbLed/colorcntgreen_reg[7]/G
    SLICE_X0Y87          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_RgbLed/colorcntgreen_reg[7]/Q
                         net (fo=2, routed)           0.130     0.288    Inst_RgbLed/colorcntgreen[7]
    SLICE_X0Y88          LDCE                                         r  Inst_RgbLed/green_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/colorcntblue_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Inst_RgbLed/blue_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.223ns (69.202%)  route 0.099ns (30.798%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          LDCE                         0.000     0.000 r  Inst_RgbLed/colorcntblue_reg[0]/G
    SLICE_X5Y88          LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  Inst_RgbLed/colorcntblue_reg[0]/Q
                         net (fo=1, routed)           0.099     0.322    Inst_RgbLed/colorcntblue[0]
    SLICE_X6Y87          LDCE                                         r  Inst_RgbLed/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/colorcntblue_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            Inst_RgbLed/blue_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.223ns (68.231%)  route 0.104ns (31.769%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          LDCE                         0.000     0.000 r  Inst_RgbLed/colorcntblue_reg[4]/G
    SLICE_X4Y87          LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  Inst_RgbLed/colorcntblue_reg[4]/Q
                         net (fo=1, routed)           0.104     0.327    Inst_RgbLed/colorcntblue[4]
    SLICE_X6Y87          LDCE                                         r  Inst_RgbLed/blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/colorcntblue_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            Inst_RgbLed/blue_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.223ns (68.018%)  route 0.105ns (31.982%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          LDCE                         0.000     0.000 r  Inst_RgbLed/colorcntblue_reg[5]/G
    SLICE_X4Y87          LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  Inst_RgbLed/colorcntblue_reg[5]/Q
                         net (fo=1, routed)           0.105     0.328    Inst_RgbLed/colorcntblue[5]
    SLICE_X6Y87          LDCE                                         r  Inst_RgbLed/blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/colorcntgreen_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            Inst_RgbLed/green_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.158ns (47.852%)  route 0.172ns (52.148%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          LDCE                         0.000     0.000 r  Inst_RgbLed/colorcntgreen_reg[6]/G
    SLICE_X7Y87          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_RgbLed/colorcntgreen_reg[6]/Q
                         net (fo=2, routed)           0.172     0.330    Inst_RgbLed/colorcntgreen[6]
    SLICE_X4Y89          LDCE                                         r  Inst_RgbLed/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/colorcntgreen_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            Inst_RgbLed/green_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.158ns (47.695%)  route 0.173ns (52.305%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          LDCE                         0.000     0.000 r  Inst_RgbLed/colorcntgreen_reg[5]/G
    SLICE_X7Y87          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_RgbLed/colorcntgreen_reg[5]/Q
                         net (fo=2, routed)           0.173     0.331    Inst_RgbLed/colorcntgreen[5]
    SLICE_X4Y89          LDCE                                         r  Inst_RgbLed/green_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/colorcntgreen_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Inst_RgbLed/green_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.158ns (47.686%)  route 0.173ns (52.314%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          LDCE                         0.000     0.000 r  Inst_RgbLed/colorcntgreen_reg[2]/G
    SLICE_X7Y87          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_RgbLed/colorcntgreen_reg[2]/Q
                         net (fo=2, routed)           0.173     0.331    Inst_RgbLed/colorcntgreen[2]
    SLICE_X4Y89          LDCE                                         r  Inst_RgbLed/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/colorcntblue_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Inst_RgbLed/blue_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.223ns (65.749%)  route 0.116ns (34.251%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          LDCE                         0.000     0.000 r  Inst_RgbLed/colorcntblue_reg[2]/G
    SLICE_X5Y88          LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  Inst_RgbLed/colorcntblue_reg[2]/Q
                         net (fo=1, routed)           0.116     0.339    Inst_RgbLed/colorcntblue[2]
    SLICE_X4Y88          LDCE                                         r  Inst_RgbLed/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/colorcntblue_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Inst_RgbLed/blue_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.223ns (64.633%)  route 0.122ns (35.367%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          LDCE                         0.000     0.000 r  Inst_RgbLed/colorcntblue_reg[1]/G
    SLICE_X5Y88          LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  Inst_RgbLed/colorcntblue_reg[1]/Q
                         net (fo=1, routed)           0.122     0.345    Inst_RgbLed/colorcntblue[1]
    SLICE_X4Y88          LDCE                                         r  Inst_RgbLed/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Ins_EDGEDTCTR3/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/FSM_sequential_currentState_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.710ns  (logic 1.053ns (22.358%)  route 3.657ns (77.642%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.714     5.317    Ins_EDGEDTCTR3/clk_i_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  Ins_EDGEDTCTR3/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478     5.795 f  Ins_EDGEDTCTR3/sreg_reg[0]/Q
                         net (fo=3, routed)           1.418     7.212    Ins_EDGEDTCTR3/sreg_0[0]
    SLICE_X1Y84          LUT6 (Prop_lut6_I2_O)        0.301     7.513 f  Ins_EDGEDTCTR3/FSM_sequential_currentState[2]_i_4/O
                         net (fo=4, routed)           1.169     8.683    Ins_EDGEDTCTR2/FSM_sequential_currentState_reg[2]
    SLICE_X2Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.807 r  Ins_EDGEDTCTR2/FSM_sequential_currentState[2]_i_3/O
                         net (fo=3, routed)           1.070     9.876    Inst_RgbLed/FSM_sequential_currentState_reg[2]_2
    SLICE_X2Y89          LUT4 (Prop_lut4_I1_O)        0.150    10.026 r  Inst_RgbLed/FSM_sequential_currentState[2]_i_1/O
                         net (fo=1, routed)           0.000    10.026    Inst_RgbLed/FSM_sequential_currentState[2]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  Inst_RgbLed/FSM_sequential_currentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ins_EDGEDTCTR3/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/FSM_sequential_currentState_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.684ns  (logic 1.027ns (21.927%)  route 3.657ns (78.073%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.714     5.317    Ins_EDGEDTCTR3/clk_i_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  Ins_EDGEDTCTR3/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478     5.795 f  Ins_EDGEDTCTR3/sreg_reg[0]/Q
                         net (fo=3, routed)           1.418     7.212    Ins_EDGEDTCTR3/sreg_0[0]
    SLICE_X1Y84          LUT6 (Prop_lut6_I2_O)        0.301     7.513 f  Ins_EDGEDTCTR3/FSM_sequential_currentState[2]_i_4/O
                         net (fo=4, routed)           1.169     8.683    Ins_EDGEDTCTR2/FSM_sequential_currentState_reg[2]
    SLICE_X2Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.807 r  Ins_EDGEDTCTR2/FSM_sequential_currentState[2]_i_3/O
                         net (fo=3, routed)           1.070     9.876    Inst_RgbLed/FSM_sequential_currentState_reg[2]_2
    SLICE_X2Y89          LUT5 (Prop_lut5_I1_O)        0.124    10.000 r  Inst_RgbLed/FSM_sequential_currentState[0]_i_1/O
                         net (fo=1, routed)           0.000    10.000    Inst_RgbLed/FSM_sequential_currentState[0]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  Inst_RgbLed/FSM_sequential_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ins_EDGEDTCTR3/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/FSM_sequential_currentState_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.674ns  (logic 1.027ns (21.974%)  route 3.647ns (78.026%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.714     5.317    Ins_EDGEDTCTR3/clk_i_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  Ins_EDGEDTCTR3/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478     5.795 f  Ins_EDGEDTCTR3/sreg_reg[0]/Q
                         net (fo=3, routed)           1.418     7.212    Ins_EDGEDTCTR3/sreg_0[0]
    SLICE_X1Y84          LUT6 (Prop_lut6_I2_O)        0.301     7.513 f  Ins_EDGEDTCTR3/FSM_sequential_currentState[2]_i_4/O
                         net (fo=4, routed)           1.169     8.683    Ins_EDGEDTCTR2/FSM_sequential_currentState_reg[2]
    SLICE_X2Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.807 r  Ins_EDGEDTCTR2/FSM_sequential_currentState[2]_i_3/O
                         net (fo=3, routed)           1.060     9.866    Inst_RgbLed/FSM_sequential_currentState_reg[2]_2
    SLICE_X2Y89          LUT6 (Prop_lut6_I1_O)        0.124     9.990 r  Inst_RgbLed/FSM_sequential_currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     9.990    Inst_RgbLed/FSM_sequential_currentState[1]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  Inst_RgbLed/FSM_sequential_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ins_EDGEDTCTR4/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Cnt/cnt_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.412ns  (logic 1.022ns (29.954%)  route 2.390ns (70.046%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.714     5.317    Ins_EDGEDTCTR4/clk_i_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  Ins_EDGEDTCTR4/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478     5.795 f  Ins_EDGEDTCTR4/sreg_reg[0]/Q
                         net (fo=2, routed)           0.667     6.462    Ins_EDGEDTCTR4/sreg[0]
    SLICE_X4Y84          LUT3 (Prop_lut3_I0_O)        0.296     6.758 f  Ins_EDGEDTCTR4/cnt[7]_i_8/O
                         net (fo=1, routed)           0.952     7.710    Inst_RgbLed/Cnt/cnt_reg[7]_0
    SLICE_X2Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.834 r  Inst_RgbLed/Cnt/cnt[7]_i_6/O
                         net (fo=1, routed)           0.286     8.120    Inst_RgbLed/Cnt/cnt[7]_i_6_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.124     8.244 r  Inst_RgbLed/Cnt/cnt[7]_i_2/O
                         net (fo=8, routed)           0.485     8.729    Inst_RgbLed/Cnt/cnt[7]_i_2_n_0
    SLICE_X3Y87          FDRE                                         r  Inst_RgbLed/Cnt/cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ins_EDGEDTCTR4/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Cnt/cnt_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.412ns  (logic 1.022ns (29.954%)  route 2.390ns (70.046%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.714     5.317    Ins_EDGEDTCTR4/clk_i_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  Ins_EDGEDTCTR4/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478     5.795 f  Ins_EDGEDTCTR4/sreg_reg[0]/Q
                         net (fo=2, routed)           0.667     6.462    Ins_EDGEDTCTR4/sreg[0]
    SLICE_X4Y84          LUT3 (Prop_lut3_I0_O)        0.296     6.758 f  Ins_EDGEDTCTR4/cnt[7]_i_8/O
                         net (fo=1, routed)           0.952     7.710    Inst_RgbLed/Cnt/cnt_reg[7]_0
    SLICE_X2Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.834 r  Inst_RgbLed/Cnt/cnt[7]_i_6/O
                         net (fo=1, routed)           0.286     8.120    Inst_RgbLed/Cnt/cnt[7]_i_6_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.124     8.244 r  Inst_RgbLed/Cnt/cnt[7]_i_2/O
                         net (fo=8, routed)           0.485     8.729    Inst_RgbLed/Cnt/cnt[7]_i_2_n_0
    SLICE_X3Y87          FDRE                                         r  Inst_RgbLed/Cnt/cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ins_EDGEDTCTR4/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Cnt/cnt_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.412ns  (logic 1.022ns (29.954%)  route 2.390ns (70.046%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.714     5.317    Ins_EDGEDTCTR4/clk_i_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  Ins_EDGEDTCTR4/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478     5.795 f  Ins_EDGEDTCTR4/sreg_reg[0]/Q
                         net (fo=2, routed)           0.667     6.462    Ins_EDGEDTCTR4/sreg[0]
    SLICE_X4Y84          LUT3 (Prop_lut3_I0_O)        0.296     6.758 f  Ins_EDGEDTCTR4/cnt[7]_i_8/O
                         net (fo=1, routed)           0.952     7.710    Inst_RgbLed/Cnt/cnt_reg[7]_0
    SLICE_X2Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.834 r  Inst_RgbLed/Cnt/cnt[7]_i_6/O
                         net (fo=1, routed)           0.286     8.120    Inst_RgbLed/Cnt/cnt[7]_i_6_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.124     8.244 r  Inst_RgbLed/Cnt/cnt[7]_i_2/O
                         net (fo=8, routed)           0.485     8.729    Inst_RgbLed/Cnt/cnt[7]_i_2_n_0
    SLICE_X3Y87          FDRE                                         r  Inst_RgbLed/Cnt/cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ins_EDGEDTCTR4/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Cnt/cnt_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 1.022ns (32.662%)  route 2.107ns (67.338%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.714     5.317    Ins_EDGEDTCTR4/clk_i_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  Ins_EDGEDTCTR4/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478     5.795 f  Ins_EDGEDTCTR4/sreg_reg[0]/Q
                         net (fo=2, routed)           0.667     6.462    Ins_EDGEDTCTR4/sreg[0]
    SLICE_X4Y84          LUT3 (Prop_lut3_I0_O)        0.296     6.758 f  Ins_EDGEDTCTR4/cnt[7]_i_8/O
                         net (fo=1, routed)           0.952     7.710    Inst_RgbLed/Cnt/cnt_reg[7]_0
    SLICE_X2Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.834 r  Inst_RgbLed/Cnt/cnt[7]_i_6/O
                         net (fo=1, routed)           0.286     8.120    Inst_RgbLed/Cnt/cnt[7]_i_6_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.124     8.244 r  Inst_RgbLed/Cnt/cnt[7]_i_2/O
                         net (fo=8, routed)           0.202     8.446    Inst_RgbLed/Cnt/cnt[7]_i_2_n_0
    SLICE_X3Y86          FDRE                                         r  Inst_RgbLed/Cnt/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ins_EDGEDTCTR4/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Cnt/cnt_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 1.022ns (32.662%)  route 2.107ns (67.338%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.714     5.317    Ins_EDGEDTCTR4/clk_i_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  Ins_EDGEDTCTR4/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478     5.795 f  Ins_EDGEDTCTR4/sreg_reg[0]/Q
                         net (fo=2, routed)           0.667     6.462    Ins_EDGEDTCTR4/sreg[0]
    SLICE_X4Y84          LUT3 (Prop_lut3_I0_O)        0.296     6.758 f  Ins_EDGEDTCTR4/cnt[7]_i_8/O
                         net (fo=1, routed)           0.952     7.710    Inst_RgbLed/Cnt/cnt_reg[7]_0
    SLICE_X2Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.834 r  Inst_RgbLed/Cnt/cnt[7]_i_6/O
                         net (fo=1, routed)           0.286     8.120    Inst_RgbLed/Cnt/cnt[7]_i_6_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.124     8.244 r  Inst_RgbLed/Cnt/cnt[7]_i_2/O
                         net (fo=8, routed)           0.202     8.446    Inst_RgbLed/Cnt/cnt[7]_i_2_n_0
    SLICE_X3Y86          FDRE                                         r  Inst_RgbLed/Cnt/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ins_EDGEDTCTR4/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Cnt/cnt_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 1.022ns (32.662%)  route 2.107ns (67.338%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.714     5.317    Ins_EDGEDTCTR4/clk_i_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  Ins_EDGEDTCTR4/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478     5.795 f  Ins_EDGEDTCTR4/sreg_reg[0]/Q
                         net (fo=2, routed)           0.667     6.462    Ins_EDGEDTCTR4/sreg[0]
    SLICE_X4Y84          LUT3 (Prop_lut3_I0_O)        0.296     6.758 f  Ins_EDGEDTCTR4/cnt[7]_i_8/O
                         net (fo=1, routed)           0.952     7.710    Inst_RgbLed/Cnt/cnt_reg[7]_0
    SLICE_X2Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.834 r  Inst_RgbLed/Cnt/cnt[7]_i_6/O
                         net (fo=1, routed)           0.286     8.120    Inst_RgbLed/Cnt/cnt[7]_i_6_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.124     8.244 r  Inst_RgbLed/Cnt/cnt[7]_i_2/O
                         net (fo=8, routed)           0.202     8.446    Inst_RgbLed/Cnt/cnt[7]_i_2_n_0
    SLICE_X3Y86          FDRE                                         r  Inst_RgbLed/Cnt/cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ins_EDGEDTCTR4/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Cnt/cnt_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 1.022ns (32.662%)  route 2.107ns (67.338%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.714     5.317    Ins_EDGEDTCTR4/clk_i_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  Ins_EDGEDTCTR4/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478     5.795 f  Ins_EDGEDTCTR4/sreg_reg[0]/Q
                         net (fo=2, routed)           0.667     6.462    Ins_EDGEDTCTR4/sreg[0]
    SLICE_X4Y84          LUT3 (Prop_lut3_I0_O)        0.296     6.758 f  Ins_EDGEDTCTR4/cnt[7]_i_8/O
                         net (fo=1, routed)           0.952     7.710    Inst_RgbLed/Cnt/cnt_reg[7]_0
    SLICE_X2Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.834 r  Inst_RgbLed/Cnt/cnt[7]_i_6/O
                         net (fo=1, routed)           0.286     8.120    Inst_RgbLed/Cnt/cnt[7]_i_6_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.124     8.244 r  Inst_RgbLed/Cnt/cnt[7]_i_2/O
                         net (fo=8, routed)           0.202     8.446    Inst_RgbLed/Cnt/cnt[7]_i_2_n_0
    SLICE_X3Y86          FDRE                                         r  Inst_RgbLed/Cnt/cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Ins_EDGEDTCTR5/sreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Cnt/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.275ns (76.720%)  route 0.083ns (23.280%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.600     1.519    Ins_EDGEDTCTR5/clk_i_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  Ins_EDGEDTCTR5/sreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  Ins_EDGEDTCTR5/sreg_reg[2]/Q
                         net (fo=6, routed)           0.083     1.767    Ins_EDGEDTCTR5/sreg[2]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.045     1.812 r  Ins_EDGEDTCTR5/cnt0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.812    Inst_RgbLed/Cnt/S[2]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.878 r  Inst_RgbLed/Cnt/cnt0_carry/O[2]
                         net (fo=1, routed)           0.000     1.878    Inst_RgbLed/Cnt/cnt0_carry_n_5
    SLICE_X3Y86          FDRE                                         r  Inst_RgbLed/Cnt/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ins_EDGEDTCTR5/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Cnt/cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.279ns (74.751%)  route 0.094ns (25.249%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.600     1.519    Ins_EDGEDTCTR5/clk_i_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  Ins_EDGEDTCTR5/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  Ins_EDGEDTCTR5/sreg_reg[1]/Q
                         net (fo=7, routed)           0.094     1.778    Ins_EDGEDTCTR5/sreg[1]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.045     1.823 r  Ins_EDGEDTCTR5/cnt0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.823    Inst_RgbLed/Cnt/S[0]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.893 r  Inst_RgbLed/Cnt/cnt0_carry/O[0]
                         net (fo=1, routed)           0.000     1.893    Inst_RgbLed/Cnt/cnt0_carry_n_7
    SLICE_X3Y86          FDRE                                         r  Inst_RgbLed/Cnt/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ins_EDGEDTCTR5/sreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Cnt/cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.308ns (78.683%)  route 0.083ns (21.317%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.600     1.519    Ins_EDGEDTCTR5/clk_i_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  Ins_EDGEDTCTR5/sreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  Ins_EDGEDTCTR5/sreg_reg[2]/Q
                         net (fo=6, routed)           0.083     1.767    Ins_EDGEDTCTR5/sreg[2]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.045     1.812 r  Ins_EDGEDTCTR5/cnt0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.812    Inst_RgbLed/Cnt/S[2]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.911 r  Inst_RgbLed/Cnt/cnt0_carry/O[3]
                         net (fo=1, routed)           0.000     1.911    Inst_RgbLed/Cnt/cnt0_carry_n_4
    SLICE_X3Y86          FDRE                                         r  Inst_RgbLed/Cnt/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ins_EDGEDTCTR5/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Cnt/cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.315ns (76.972%)  route 0.094ns (23.028%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.600     1.519    Ins_EDGEDTCTR5/clk_i_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  Ins_EDGEDTCTR5/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  Ins_EDGEDTCTR5/sreg_reg[1]/Q
                         net (fo=7, routed)           0.094     1.778    Ins_EDGEDTCTR5/sreg[1]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.045     1.823 r  Ins_EDGEDTCTR5/cnt0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.823    Inst_RgbLed/Cnt/S[0]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.929 r  Inst_RgbLed/Cnt/cnt0_carry/O[1]
                         net (fo=1, routed)           0.000     1.929    Inst_RgbLed/Cnt/cnt0_carry_n_6
    SLICE_X3Y86          FDRE                                         r  Inst_RgbLed/Cnt/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ins_EDGEDTCTR5/sreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Cnt/cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.378ns (81.916%)  route 0.083ns (18.084%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.600     1.519    Ins_EDGEDTCTR5/clk_i_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  Ins_EDGEDTCTR5/sreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  Ins_EDGEDTCTR5/sreg_reg[2]/Q
                         net (fo=6, routed)           0.083     1.767    Ins_EDGEDTCTR5/sreg[2]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.045     1.812 r  Ins_EDGEDTCTR5/cnt0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.812    Inst_RgbLed/Cnt/S[2]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.927 r  Inst_RgbLed/Cnt/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.927    Inst_RgbLed/Cnt/cnt0_carry_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.981 r  Inst_RgbLed/Cnt/cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.981    Inst_RgbLed/Cnt/cnt0_carry__0_n_7
    SLICE_X3Y87          FDRE                                         r  Inst_RgbLed/Cnt/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ins_EDGEDTCTR5/sreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Cnt/cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.389ns (82.337%)  route 0.083ns (17.663%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.600     1.519    Ins_EDGEDTCTR5/clk_i_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  Ins_EDGEDTCTR5/sreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  Ins_EDGEDTCTR5/sreg_reg[2]/Q
                         net (fo=6, routed)           0.083     1.767    Ins_EDGEDTCTR5/sreg[2]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.045     1.812 r  Ins_EDGEDTCTR5/cnt0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.812    Inst_RgbLed/Cnt/S[2]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.927 r  Inst_RgbLed/Cnt/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.927    Inst_RgbLed/Cnt/cnt0_carry_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.992 r  Inst_RgbLed/Cnt/cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.992    Inst_RgbLed/Cnt/cnt0_carry__0_n_5
    SLICE_X3Y87          FDRE                                         r  Inst_RgbLed/Cnt/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ins_EDGEDTCTR5/sreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Cnt/cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.497ns  (logic 0.414ns (83.225%)  route 0.083ns (16.775%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.600     1.519    Ins_EDGEDTCTR5/clk_i_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  Ins_EDGEDTCTR5/sreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  Ins_EDGEDTCTR5/sreg_reg[2]/Q
                         net (fo=6, routed)           0.083     1.767    Ins_EDGEDTCTR5/sreg[2]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.045     1.812 r  Ins_EDGEDTCTR5/cnt0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.812    Inst_RgbLed/Cnt/S[2]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.927 r  Inst_RgbLed/Cnt/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.927    Inst_RgbLed/Cnt/cnt0_carry_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.017 r  Inst_RgbLed/Cnt/cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.017    Inst_RgbLed/Cnt/cnt0_carry__0_n_6
    SLICE_X3Y87          FDRE                                         r  Inst_RgbLed/Cnt/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ins_EDGEDTCTR5/sreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Cnt/cnt_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.254ns (45.261%)  route 0.307ns (54.739%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.600     1.519    Ins_EDGEDTCTR5/clk_i_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  Ins_EDGEDTCTR5/sreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  Ins_EDGEDTCTR5/sreg_reg[2]/Q
                         net (fo=6, routed)           0.186     1.869    Ins_EDGEDTCTR5/sreg[2]
    SLICE_X2Y86          LUT3 (Prop_lut3_I1_O)        0.045     1.914 r  Ins_EDGEDTCTR5/cnt[7]_i_5/O
                         net (fo=1, routed)           0.054     1.968    Inst_RgbLed/Cnt/edg_fsm5
    SLICE_X2Y86          LUT6 (Prop_lut6_I4_O)        0.045     2.013 r  Inst_RgbLed/Cnt/cnt[7]_i_2/O
                         net (fo=8, routed)           0.068     2.081    Inst_RgbLed/Cnt/cnt[7]_i_2_n_0
    SLICE_X3Y86          FDRE                                         r  Inst_RgbLed/Cnt/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ins_EDGEDTCTR5/sreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Cnt/cnt_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.254ns (45.261%)  route 0.307ns (54.739%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.600     1.519    Ins_EDGEDTCTR5/clk_i_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  Ins_EDGEDTCTR5/sreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  Ins_EDGEDTCTR5/sreg_reg[2]/Q
                         net (fo=6, routed)           0.186     1.869    Ins_EDGEDTCTR5/sreg[2]
    SLICE_X2Y86          LUT3 (Prop_lut3_I1_O)        0.045     1.914 r  Ins_EDGEDTCTR5/cnt[7]_i_5/O
                         net (fo=1, routed)           0.054     1.968    Inst_RgbLed/Cnt/edg_fsm5
    SLICE_X2Y86          LUT6 (Prop_lut6_I4_O)        0.045     2.013 r  Inst_RgbLed/Cnt/cnt[7]_i_2/O
                         net (fo=8, routed)           0.068     2.081    Inst_RgbLed/Cnt/cnt[7]_i_2_n_0
    SLICE_X3Y86          FDRE                                         r  Inst_RgbLed/Cnt/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ins_EDGEDTCTR5/sreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Cnt/cnt_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.254ns (45.261%)  route 0.307ns (54.739%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.600     1.519    Ins_EDGEDTCTR5/clk_i_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  Ins_EDGEDTCTR5/sreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  Ins_EDGEDTCTR5/sreg_reg[2]/Q
                         net (fo=6, routed)           0.186     1.869    Ins_EDGEDTCTR5/sreg[2]
    SLICE_X2Y86          LUT3 (Prop_lut3_I1_O)        0.045     1.914 r  Ins_EDGEDTCTR5/cnt[7]_i_5/O
                         net (fo=1, routed)           0.054     1.968    Inst_RgbLed/Cnt/edg_fsm5
    SLICE_X2Y86          LUT6 (Prop_lut6_I4_O)        0.045     2.013 r  Inst_RgbLed/Cnt/cnt[7]_i_2/O
                         net (fo=8, routed)           0.068     2.081    Inst_RgbLed/Cnt/cnt[7]_i_2_n_0
    SLICE_X3Y86          FDRE                                         r  Inst_RgbLed/Cnt/cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           125 Endpoints
Min Delay           125 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/Cnt/Pres/clkCnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.744ns  (logic 1.659ns (24.601%)  route 5.085ns (75.399%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=12, routed)          4.155     5.662    Inst_RgbLed/Cnt/Pres/reset_IBUF
    SLICE_X1Y83          LUT4 (Prop_lut4_I3_O)        0.152     5.814 r  Inst_RgbLed/Cnt/Pres/clkCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.929     6.744    Inst_RgbLed/Cnt/Pres/clkCnt[0]_i_1__0_n_0
    SLICE_X0Y83          FDRE                                         r  Inst_RgbLed/Cnt/Pres/clkCnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.598     5.021    Inst_RgbLed/Cnt/Pres/clk_i_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  Inst_RgbLed/Cnt/Pres/clkCnt_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/Cnt/Pres/clkCnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.744ns  (logic 1.659ns (24.601%)  route 5.085ns (75.399%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=12, routed)          4.155     5.662    Inst_RgbLed/Cnt/Pres/reset_IBUF
    SLICE_X1Y83          LUT4 (Prop_lut4_I3_O)        0.152     5.814 r  Inst_RgbLed/Cnt/Pres/clkCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.929     6.744    Inst_RgbLed/Cnt/Pres/clkCnt[0]_i_1__0_n_0
    SLICE_X0Y83          FDRE                                         r  Inst_RgbLed/Cnt/Pres/clkCnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.598     5.021    Inst_RgbLed/Cnt/Pres/clk_i_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  Inst_RgbLed/Cnt/Pres/clkCnt_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/Cnt/Pres/clkCnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.744ns  (logic 1.659ns (24.601%)  route 5.085ns (75.399%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=12, routed)          4.155     5.662    Inst_RgbLed/Cnt/Pres/reset_IBUF
    SLICE_X1Y83          LUT4 (Prop_lut4_I3_O)        0.152     5.814 r  Inst_RgbLed/Cnt/Pres/clkCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.929     6.744    Inst_RgbLed/Cnt/Pres/clkCnt[0]_i_1__0_n_0
    SLICE_X0Y83          FDRE                                         r  Inst_RgbLed/Cnt/Pres/clkCnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.598     5.021    Inst_RgbLed/Cnt/Pres/clk_i_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  Inst_RgbLed/Cnt/Pres/clkCnt_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/Cnt/Pres/clkCnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.744ns  (logic 1.659ns (24.601%)  route 5.085ns (75.399%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=12, routed)          4.155     5.662    Inst_RgbLed/Cnt/Pres/reset_IBUF
    SLICE_X1Y83          LUT4 (Prop_lut4_I3_O)        0.152     5.814 r  Inst_RgbLed/Cnt/Pres/clkCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.929     6.744    Inst_RgbLed/Cnt/Pres/clkCnt[0]_i_1__0_n_0
    SLICE_X0Y83          FDRE                                         r  Inst_RgbLed/Cnt/Pres/clkCnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.598     5.021    Inst_RgbLed/Cnt/Pres/clk_i_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  Inst_RgbLed/Cnt/Pres/clkCnt_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/PwmRed/Pres/clkCnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.737ns  (logic 1.631ns (24.211%)  route 5.106ns (75.789%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=12, routed)          3.985     5.492    Inst_RgbLed/PwmRed/Pres/reset_IBUF
    SLICE_X8Y87          LUT3 (Prop_lut3_I2_O)        0.124     5.616 r  Inst_RgbLed/PwmRed/Pres/clkCnt[0]_i_1__1/O
                         net (fo=24, routed)          1.120     6.737    Inst_RgbLed/PwmRed/Pres/clkCnt[0]_i_1__1_n_0
    SLICE_X9Y89          FDRE                                         r  Inst_RgbLed/PwmRed/Pres/clkCnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.522     4.945    Inst_RgbLed/PwmRed/Pres/clk_i_IBUF_BUFG
    SLICE_X9Y89          FDRE                                         r  Inst_RgbLed/PwmRed/Pres/clkCnt_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/PwmRed/Pres/clkCnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.737ns  (logic 1.631ns (24.211%)  route 5.106ns (75.789%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=12, routed)          3.985     5.492    Inst_RgbLed/PwmRed/Pres/reset_IBUF
    SLICE_X8Y87          LUT3 (Prop_lut3_I2_O)        0.124     5.616 r  Inst_RgbLed/PwmRed/Pres/clkCnt[0]_i_1__1/O
                         net (fo=24, routed)          1.120     6.737    Inst_RgbLed/PwmRed/Pres/clkCnt[0]_i_1__1_n_0
    SLICE_X9Y89          FDRE                                         r  Inst_RgbLed/PwmRed/Pres/clkCnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.522     4.945    Inst_RgbLed/PwmRed/Pres/clk_i_IBUF_BUFG
    SLICE_X9Y89          FDRE                                         r  Inst_RgbLed/PwmRed/Pres/clkCnt_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/PwmRed/Pres/clkCnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.737ns  (logic 1.631ns (24.211%)  route 5.106ns (75.789%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=12, routed)          3.985     5.492    Inst_RgbLed/PwmRed/Pres/reset_IBUF
    SLICE_X8Y87          LUT3 (Prop_lut3_I2_O)        0.124     5.616 r  Inst_RgbLed/PwmRed/Pres/clkCnt[0]_i_1__1/O
                         net (fo=24, routed)          1.120     6.737    Inst_RgbLed/PwmRed/Pres/clkCnt[0]_i_1__1_n_0
    SLICE_X9Y89          FDRE                                         r  Inst_RgbLed/PwmRed/Pres/clkCnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.522     4.945    Inst_RgbLed/PwmRed/Pres/clk_i_IBUF_BUFG
    SLICE_X9Y89          FDRE                                         r  Inst_RgbLed/PwmRed/Pres/clkCnt_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/PwmRed/Pres/clkCnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.737ns  (logic 1.631ns (24.211%)  route 5.106ns (75.789%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=12, routed)          3.985     5.492    Inst_RgbLed/PwmRed/Pres/reset_IBUF
    SLICE_X8Y87          LUT3 (Prop_lut3_I2_O)        0.124     5.616 r  Inst_RgbLed/PwmRed/Pres/clkCnt[0]_i_1__1/O
                         net (fo=24, routed)          1.120     6.737    Inst_RgbLed/PwmRed/Pres/clkCnt[0]_i_1__1_n_0
    SLICE_X9Y89          FDRE                                         r  Inst_RgbLed/PwmRed/Pres/clkCnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.522     4.945    Inst_RgbLed/PwmRed/Pres/clk_i_IBUF_BUFG
    SLICE_X9Y89          FDRE                                         r  Inst_RgbLed/PwmRed/Pres/clkCnt_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/Cnt/Pres/clkCnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.626ns  (logic 1.659ns (25.037%)  route 4.967ns (74.963%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=12, routed)          4.155     5.662    Inst_RgbLed/Cnt/Pres/reset_IBUF
    SLICE_X1Y83          LUT4 (Prop_lut4_I3_O)        0.152     5.814 r  Inst_RgbLed/Cnt/Pres/clkCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.812     6.626    Inst_RgbLed/Cnt/Pres/clkCnt[0]_i_1__0_n_0
    SLICE_X0Y86          FDRE                                         r  Inst_RgbLed/Cnt/Pres/clkCnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.600     5.023    Inst_RgbLed/Cnt/Pres/clk_i_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  Inst_RgbLed/Cnt/Pres/clkCnt_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/Cnt/Pres/clkCnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.626ns  (logic 1.659ns (25.037%)  route 4.967ns (74.963%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=12, routed)          4.155     5.662    Inst_RgbLed/Cnt/Pres/reset_IBUF
    SLICE_X1Y83          LUT4 (Prop_lut4_I3_O)        0.152     5.814 r  Inst_RgbLed/Cnt/Pres/clkCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.812     6.626    Inst_RgbLed/Cnt/Pres/clkCnt[0]_i_1__0_n_0
    SLICE_X0Y86          FDRE                                         r  Inst_RgbLed/Cnt/Pres/clkCnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.600     5.023    Inst_RgbLed/Cnt/Pres/clk_i_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  Inst_RgbLed/Cnt/Pres/clkCnt_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnd_i
                            (input port)
  Destination:            Inst_SYNCHRNZR4/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.248ns (42.232%)  route 0.339ns (57.768%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btnd_i (IN)
                         net (fo=0)                   0.000     0.000    btnd_i
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  btnd_i_IBUF_inst/O
                         net (fo=1, routed)           0.339     0.587    Inst_SYNCHRNZR4/btnd_i_IBUF
    SLICE_X2Y80          FDRE                                         r  Inst_SYNCHRNZR4/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.867     2.032    Inst_SYNCHRNZR4/clk_i_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  Inst_SYNCHRNZR4/sreg_reg[0]/C

Slack:                    inf
  Source:                 btnu_i
                            (input port)
  Destination:            Inst_SYNCHRNZR5/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.254ns (42.926%)  route 0.337ns (57.074%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnu_i (IN)
                         net (fo=0)                   0.000     0.000    btnu_i
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnu_i_IBUF_inst/O
                         net (fo=1, routed)           0.337     0.591    Inst_SYNCHRNZR5/btnu_i_IBUF
    SLICE_X0Y89          FDRE                                         r  Inst_SYNCHRNZR5/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.875     2.040    Inst_SYNCHRNZR5/clk_i_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  Inst_SYNCHRNZR5/sreg_reg[0]/C

Slack:                    inf
  Source:                 btnc_i
                            (input port)
  Destination:            Inst_SYNCHRNZR2/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.244ns (40.340%)  route 0.362ns (59.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnc_i (IN)
                         net (fo=0)                   0.000     0.000    btnc_i
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btnc_i_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.606    Inst_SYNCHRNZR2/btnc_i_IBUF
    SLICE_X2Y82          FDRE                                         r  Inst_SYNCHRNZR2/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.869     2.034    Inst_SYNCHRNZR2/clk_i_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  Inst_SYNCHRNZR2/sreg_reg[0]/C

Slack:                    inf
  Source:                 btnr_i
                            (input port)
  Destination:            Inst_SYNCHRNZR3/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.235ns (37.290%)  route 0.396ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr_i (IN)
                         net (fo=0)                   0.000     0.000    btnr_i
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_i_IBUF_inst/O
                         net (fo=1, routed)           0.396     0.631    Inst_SYNCHRNZR3/btnr_i_IBUF
    SLICE_X2Y80          FDRE                                         r  Inst_SYNCHRNZR3/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.867     2.032    Inst_SYNCHRNZR3/clk_i_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  Inst_SYNCHRNZR3/sreg_reg[0]/C

Slack:                    inf
  Source:                 btnl_i
                            (input port)
  Destination:            Inst_SYNCHRNZR1/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.634ns  (logic 0.256ns (40.306%)  route 0.379ns (59.694%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl_i (IN)
                         net (fo=0)                   0.000     0.000    btnl_i
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnl_i_IBUF_inst/O
                         net (fo=1, routed)           0.379     0.634    Inst_SYNCHRNZR1/btnl_i_IBUF
    SLICE_X2Y80          FDRE                                         r  Inst_SYNCHRNZR1/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.867     2.032    Inst_SYNCHRNZR1/clk_i_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  Inst_SYNCHRNZR1/sreg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.111ns  (logic 0.320ns (15.136%)  route 1.792ns (84.864%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=12, routed)          1.537     1.811    Inst_RgbLed/Pres/reset_IBUF
    SLICE_X0Y89          LUT4 (Prop_lut4_I3_O)        0.045     1.856 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.255     2.111    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.875     2.040    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.111ns  (logic 0.320ns (15.136%)  route 1.792ns (84.864%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=12, routed)          1.537     1.811    Inst_RgbLed/Pres/reset_IBUF
    SLICE_X0Y89          LUT4 (Prop_lut4_I3_O)        0.045     1.856 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.255     2.111    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.875     2.040    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.111ns  (logic 0.320ns (15.136%)  route 1.792ns (84.864%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=12, routed)          1.537     1.811    Inst_RgbLed/Pres/reset_IBUF
    SLICE_X0Y89          LUT4 (Prop_lut4_I3_O)        0.045     1.856 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.255     2.111    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.875     2.040    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.111ns  (logic 0.320ns (15.136%)  route 1.792ns (84.864%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=12, routed)          1.537     1.811    Inst_RgbLed/Pres/reset_IBUF
    SLICE_X0Y89          LUT4 (Prop_lut4_I3_O)        0.045     1.856 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.255     2.111    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.875     2.040    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.121ns  (logic 0.320ns (15.070%)  route 1.801ns (84.930%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=12, routed)          1.598     1.872    Inst_RgbLed/PwmBlue/Pres/reset_IBUF
    SLICE_X7Y84          LUT3 (Prop_lut3_I2_O)        0.045     1.917 r  Inst_RgbLed/PwmBlue/Pres/clkCnt[0]_i_1__3/O
                         net (fo=24, routed)          0.204     2.121    Inst_RgbLed/PwmBlue/Pres/clkCnt[0]_i_1__3_n_0
    SLICE_X6Y84          FDRE                                         r  Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.868     2.033    Inst_RgbLed/PwmBlue/Pres/clk_i_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[12]/C





