Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/install/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1e3eb5c7e9284af8bc8d9c8157b11335 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Controller_tb_behav xil_defaultlib.Controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Controller.v" Line 3. Module Controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Controller_tb_behav
