TimeQuest Timing Analyzer report for lab2
Sat Oct 19 22:17:40 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'GClock'
 13. Slow 1200mV 85C Model Hold: 'GClock'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'GClock'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'GClock'
 27. Slow 1200mV 0C Model Hold: 'GClock'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'GClock'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'GClock'
 40. Fast 1200mV 0C Model Hold: 'GClock'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'GClock'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; lab2                                               ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-14        ; < 0.1%      ;
;     Processors 15-20       ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; GClock     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { GClock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 174.06 MHz ; 174.06 MHz      ; GClock     ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+--------+--------+-------------------+
; Clock  ; Slack  ; End Point TNS     ;
+--------+--------+-------------------+
; GClock ; -4.745 ; -113.045          ;
+--------+--------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+--------+-------+-------------------+
; Clock  ; Slack ; End Point TNS     ;
+--------+-------+-------------------+
; GClock ; 0.438 ; 0.000             ;
+--------+-------+-------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------+--------+---------------------------------+
; Clock  ; Slack  ; End Point TNS                   ;
+--------+--------+---------------------------------+
; GClock ; -3.000 ; -50.545                         ;
+--------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GClock'                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.745 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.079     ; 5.664      ;
; -4.735 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.080     ; 5.653      ;
; -4.705 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.079     ; 5.624      ;
; -4.695 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.080     ; 5.613      ;
; -4.588 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.081     ; 5.505      ;
; -4.588 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.081     ; 5.505      ;
; -4.550 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.081     ; 5.467      ;
; -4.548 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.081     ; 5.465      ;
; -4.532 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.079     ; 5.451      ;
; -4.522 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.080     ; 5.440      ;
; -4.522 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.078     ; 5.442      ;
; -4.512 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.079     ; 5.431      ;
; -4.473 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.079     ; 5.392      ;
; -4.472 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.080     ; 5.390      ;
; -4.375 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.081     ; 5.292      ;
; -4.375 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.081     ; 5.292      ;
; -4.365 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.080     ; 5.283      ;
; -4.365 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.080     ; 5.283      ;
; -4.352 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.080     ; 5.270      ;
; -4.349 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.346      ; 5.693      ;
; -4.333 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                    ; GClock       ; GClock      ; 1.000        ; 0.301      ; 5.632      ;
; -4.328 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.081     ; 5.245      ;
; -4.314 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.080     ; 5.232      ;
; -4.309 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.346      ; 5.653      ;
; -4.306 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.078     ; 5.226      ;
; -4.296 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.079     ; 5.215      ;
; -4.293 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                    ; GClock       ; GClock      ; 1.000        ; 0.301      ; 5.592      ;
; -4.291 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.081     ; 5.208      ;
; -4.149 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.080     ; 5.067      ;
; -4.149 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.080     ; 5.067      ;
; -4.139 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.080     ; 5.057      ;
; -4.136 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.346      ; 5.480      ;
; -4.129 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.079     ; 5.048      ;
; -4.126 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.347      ; 5.471      ;
; -4.120 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                    ; GClock       ; GClock      ; 1.000        ; 0.301      ; 5.419      ;
; -4.113 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.346      ; 5.457      ;
; -4.110 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                    ; GClock       ; GClock      ; 1.000        ; 0.302      ; 5.410      ;
; -4.092 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.080     ; 5.010      ;
; -4.086 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.346      ; 5.430      ;
; -4.073 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.346      ; 5.417      ;
; -4.070 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                    ; GClock       ; GClock      ; 1.000        ; 0.301      ; 5.369      ;
; -4.031 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.309      ; 5.338      ;
; -4.012 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:0:biti|int_q  ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.079     ; 4.931      ;
; -4.009 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.309      ; 5.316      ;
; -4.002 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:0:biti|int_q  ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.080     ; 4.920      ;
; -4.002 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q  ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.484     ; 4.516      ;
; -4.001 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q  ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.485     ; 4.514      ;
; -3.991 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.309      ; 5.298      ;
; -3.980 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.081     ; 4.897      ;
; -3.976 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.342      ; 5.316      ;
; -3.969 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:0:biti|int_q           ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.522     ; 4.445      ;
; -3.969 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.309      ; 5.276      ;
; -3.968 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:0:biti|int_q           ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.523     ; 4.443      ;
; -3.944 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.081     ; 4.861      ;
; -3.936 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.342      ; 5.276      ;
; -3.913 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.079     ; 4.832      ;
; -3.910 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.347      ; 5.255      ;
; -3.900 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.346      ; 5.244      ;
; -3.894 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                    ; GClock       ; GClock      ; 1.000        ; 0.302      ; 5.194      ;
; -3.890 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.347      ; 5.235      ;
; -3.857 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q  ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.486     ; 4.369      ;
; -3.855 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:0:biti|int_q  ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.081     ; 4.772      ;
; -3.855 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:0:biti|int_q  ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.081     ; 4.772      ;
; -3.847 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.346      ; 5.191      ;
; -3.824 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:0:biti|int_q           ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.524     ; 4.298      ;
; -3.821 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q  ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.486     ; 4.333      ;
; -3.818 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.309      ; 5.125      ;
; -3.808 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.310      ; 5.116      ;
; -3.803 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:4:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.078     ; 4.723      ;
; -3.796 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.309      ; 5.103      ;
; -3.792 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                    ; GClock       ; GClock      ; 1.000        ; 0.301      ; 5.091      ;
; -3.786 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.310      ; 5.094      ;
; -3.782 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:0:biti|int_q           ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.524     ; 4.256      ;
; -3.767 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.081     ; 4.684      ;
; -3.764 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.309      ; 5.071      ;
; -3.763 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.342      ; 5.103      ;
; -3.763 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:4:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.078     ; 4.683      ;
; -3.757 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.080     ; 4.675      ;
; -3.753 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.343      ; 5.094      ;
; -3.752 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                    ; GClock       ; GClock      ; 1.000        ; 0.301      ; 5.051      ;
; -3.734 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:1:biti|int_q  ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.079     ; 4.653      ;
; -3.733 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:1:biti|int_q  ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.080     ; 4.651      ;
; -3.729 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.309      ; 5.036      ;
; -3.722 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.081     ; 4.639      ;
; -3.712 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:2:biti|int_q ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.078     ; 4.632      ;
; -3.702 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:2:biti|int_q ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.079     ; 4.621      ;
; -3.696 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.342      ; 5.036      ;
; -3.674 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.347      ; 5.019      ;
; -3.648 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:1:biti|int_q           ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.522     ; 4.124      ;
; -3.647 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:1:biti|int_q           ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.523     ; 4.122      ;
; -3.621 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q  ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.485     ; 4.134      ;
; -3.619 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:0:biti|int_q  ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.080     ; 4.537      ;
; -3.616 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:0:biti|int_q  ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.346      ; 4.960      ;
; -3.615 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q  ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q           ; GClock       ; GClock      ; 1.000        ; -0.059     ; 4.554      ;
; -3.603 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:3:biti|int_q  ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.484     ; 4.117      ;
; -3.602 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:3:biti|int_q  ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.485     ; 4.115      ;
; -3.600 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:0:biti|int_q  ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                    ; GClock       ; GClock      ; 1.000        ; 0.301      ; 4.899      ;
; -3.599 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q  ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                    ; GClock       ; GClock      ; 1.000        ; -0.104     ; 4.493      ;
; -3.592 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.310      ; 4.900      ;
; -3.590 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:4:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.078     ; 4.510      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GClock'                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                           ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.438 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:3:biti|int_q      ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.096      ; 0.720      ;
; 0.452 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q     ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:2:biti|int_q     ; GClock       ; GClock      ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q     ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q     ; GClock       ; GClock      ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:1:biti|int_q      ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:0:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.080      ; 0.719      ;
; 0.559 ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.132      ; 0.877      ;
; 0.561 ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:3:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.132      ; 0.879      ;
; 0.561 ; divider_controlpath:cp|enARdFF_2:state0|int_q                                       ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.096      ; 0.843      ;
; 0.563 ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:4:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.132      ; 0.881      ;
; 0.652 ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:1:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.132      ; 0.970      ;
; 0.653 ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.132      ; 0.971      ;
; 0.672 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q     ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q     ; GClock       ; GClock      ; 0.000        ; 0.080      ; 0.938      ;
; 0.674 ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:0:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.132      ; 0.992      ;
; 0.683 ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:2:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.132      ; 1.001      ;
; 0.692 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.096      ; 0.974      ;
; 0.755 ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.105      ; 1.046      ;
; 0.761 ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:3:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.105      ; 1.052      ;
; 0.788 ; divider_controlpath:cp|enARdFF_2:\states1to9:8:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.105      ; 1.079      ;
; 0.847 ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.301     ; 0.732      ;
; 0.873 ; divider_controlpath:cp|enARdFF_2:\states1to9:8:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.105      ; 1.164      ;
; 0.873 ; divider_controlpath:cp|enARdFF_2:\states1to9:8:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:3:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.105      ; 1.164      ;
; 0.878 ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.105      ; 1.169      ;
; 0.891 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q     ; GClock       ; GClock      ; 0.000        ; 0.079      ; 1.156      ;
; 0.902 ; divider_controlpath:cp|enARdFF_2:\states1to9:8:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.105      ; 1.193      ;
; 0.950 ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:8:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.094      ; 1.230      ;
; 1.014 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:3:biti|int_q               ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:3:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.097      ; 1.297      ;
; 1.014 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:2:biti|int_q               ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:2:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.097      ; 1.297      ;
; 1.022 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.097      ; 1.305      ;
; 1.034 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:4:biti|int_q               ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:4:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.097      ; 1.317      ;
; 1.056 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.063      ; 1.305      ;
; 1.070 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q     ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q     ; GClock       ; GClock      ; 0.000        ; 0.081      ; 1.337      ;
; 1.088 ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.128      ; 1.402      ;
; 1.094 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.477      ; 1.757      ;
; 1.101 ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.301     ; 0.986      ;
; 1.130 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                        ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:1:biti|int_q ; GClock       ; GClock      ; 0.000        ; 0.475      ; 1.791      ;
; 1.159 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:1:biti|int_q               ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:1:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.097      ; 1.442      ;
; 1.162 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                        ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:2:biti|int_q ; GClock       ; GClock      ; 0.000        ; 0.475      ; 1.823      ;
; 1.165 ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:8:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.094      ; 1.445      ;
; 1.184 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.477      ; 1.847      ;
; 1.199 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.475      ; 1.860      ;
; 1.203 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:4:biti|int_q     ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q     ; GClock       ; GClock      ; 0.000        ; 0.077      ; 1.466      ;
; 1.221 ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.105      ; 1.512      ;
; 1.225 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.477      ; 1.888      ;
; 1.226 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.523      ; 1.935      ;
; 1.242 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q      ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.477      ; 1.905      ;
; 1.267 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.477      ; 1.930      ;
; 1.281 ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.302     ; 1.165      ;
; 1.302 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.523      ; 2.011      ;
; 1.313 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.477      ; 1.976      ;
; 1.326 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q      ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:3:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.096      ; 1.608      ;
; 1.338 ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.302     ; 1.222      ;
; 1.341 ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:0:biti|int_q ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:0:biti|int_q ; GClock       ; GClock      ; 0.000        ; 0.095      ; 1.622      ;
; 1.343 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.519      ; 2.048      ;
; 1.347 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q      ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:1:biti|int_q      ; GClock       ; GClock      ; 0.000        ; -0.309     ; 1.224      ;
; 1.356 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.477      ; 2.019      ;
; 1.377 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.485      ; 2.048      ;
; 1.381 ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:0:biti|int_q      ; GClock       ; GClock      ; 0.000        ; -0.300     ; 1.267      ;
; 1.394 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.523      ; 2.103      ;
; 1.399 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                        ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:0:biti|int_q ; GClock       ; GClock      ; 0.000        ; 0.475      ; 2.060      ;
; 1.401 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:0:biti|int_q               ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:0:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.097      ; 1.684      ;
; 1.420 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q               ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.051      ; 1.657      ;
; 1.455 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.130      ; 1.771      ;
; 1.487 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:1:biti|int_q      ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:1:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.523      ; 2.196      ;
; 1.489 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.096      ; 1.771      ;
; 1.493 ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:1:biti|int_q ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; -0.300     ; 1.379      ;
; 1.512 ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q      ; GClock       ; GClock      ; 0.000        ; -0.300     ; 1.398      ;
; 1.514 ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:1:biti|int_q      ; GClock       ; GClock      ; 0.000        ; -0.300     ; 1.400      ;
; 1.516 ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:4:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.299     ; 1.403      ;
; 1.518 ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q      ; GClock       ; GClock      ; 0.000        ; -0.300     ; 1.404      ;
; 1.523 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.477      ; 2.186      ;
; 1.525 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.519      ; 2.230      ;
; 1.531 ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.302     ; 1.415      ;
; 1.535 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q     ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:4:biti|int_q     ; GClock       ; GClock      ; 0.000        ; 0.083      ; 1.804      ;
; 1.535 ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:2:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.302     ; 1.419      ;
; 1.535 ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.302     ; 1.419      ;
; 1.539 ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:0:biti|int_q ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:1:biti|int_q ; GClock       ; GClock      ; 0.000        ; 0.095      ; 1.820      ;
; 1.543 ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:2:biti|int_q ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; -0.300     ; 1.429      ;
; 1.550 ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.302     ; 1.434      ;
; 1.551 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:2:biti|int_q               ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.059      ; 1.796      ;
; 1.556 ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:4:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.299     ; 1.443      ;
; 1.559 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:2:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.523      ; 2.268      ;
; 1.562 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.519      ; 2.267      ;
; 1.571 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.523      ; 2.280      ;
; 1.577 ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:0:biti|int_q ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:2:biti|int_q ; GClock       ; GClock      ; 0.000        ; 0.095      ; 1.858      ;
; 1.582 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.477      ; 2.245      ;
; 1.583 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:2:biti|int_q     ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q     ; GClock       ; GClock      ; 0.000        ; 0.080      ; 1.849      ;
; 1.593 ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:2:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.302     ; 1.477      ;
; 1.593 ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.302     ; 1.477      ;
; 1.596 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.485      ; 2.267      ;
; 1.601 ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.302     ; 1.485      ;
; 1.605 ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.302     ; 1.489      ;
; 1.615 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q     ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.520      ; 2.321      ;
; 1.628 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.523      ; 2.337      ;
; 1.628 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.080      ; 1.894      ;
; 1.633 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.080      ; 1.899      ;
; 1.635 ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.302     ; 1.519      ;
; 1.635 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:2:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.523      ; 2.344      ;
; 1.638 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q     ; GClock       ; GClock      ; 0.000        ; 0.080      ; 1.904      ;
; 1.641 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:4:biti|int_q               ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:4:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.344     ; 1.483      ;
; 1.644 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.343     ; 1.487      ;
; 1.649 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q     ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.486      ; 2.321      ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'GClock'                                                                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GClock ; Rise       ; GClock                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:8:state_i|int_q                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:state0|int_q                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:0:biti|int_q               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:1:biti|int_q               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:2:biti|int_q               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:3:biti|int_q               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:4:biti|int_q               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:0:biti|int_q      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:1:biti|int_q      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:3:biti|int_q      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:2:biti|int_q     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:4:biti|int_q     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:0:biti|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:1:biti|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:2:biti|int_q ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:0:biti|int_q               ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:1:biti|int_q               ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:2:biti|int_q               ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:3:biti|int_q               ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:4:biti|int_q               ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q               ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q               ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:4:biti|int_q     ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q     ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                        ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                        ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                        ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:0:biti|int_q      ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:1:biti|int_q      ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q      ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q      ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q     ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q     ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:2:biti|int_q     ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q     ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q     ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q     ;
; 0.270  ; 0.458        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ;
; 0.270  ; 0.458        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:state0|int_q                                       ;
; 0.272  ; 0.460        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q      ;
; 0.272  ; 0.460        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:3:biti|int_q      ;
; 0.272  ; 0.460        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q      ;
; 0.272  ; 0.460        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ;
; 0.273  ; 0.461        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ;
; 0.273  ; 0.461        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ;
; 0.273  ; 0.461        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ;
; 0.273  ; 0.461        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:8:state_i|int_q                        ;
; 0.273  ; 0.461        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:0:biti|int_q ;
; 0.273  ; 0.461        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:1:biti|int_q ;
; 0.273  ; 0.461        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:2:biti|int_q ;
; 0.319  ; 0.539        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ;
; 0.319  ; 0.539        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ;
; 0.319  ; 0.539        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ;
; 0.319  ; 0.539        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:8:state_i|int_q                        ;
; 0.319  ; 0.539        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q      ;
; 0.319  ; 0.539        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:3:biti|int_q      ;
; 0.319  ; 0.539        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q      ;
; 0.319  ; 0.539        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ;
; 0.319  ; 0.539        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:0:biti|int_q ;
; 0.319  ; 0.539        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:1:biti|int_q ;
; 0.319  ; 0.539        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:2:biti|int_q ;
; 0.321  ; 0.541        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ;
; 0.321  ; 0.541        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:state0|int_q                                       ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q     ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                        ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                        ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                        ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:0:biti|int_q      ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:1:biti|int_q      ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q      ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q      ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q     ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q     ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; GReset       ; GClock     ; 0.153 ; 0.153 ; Rise       ; GClock          ;
; OperandA[*]  ; GClock     ; 6.686 ; 7.131 ; Rise       ; GClock          ;
;  OperandA[0] ; GClock     ; 6.686 ; 7.131 ; Rise       ; GClock          ;
;  OperandA[1] ; GClock     ; 5.576 ; 5.990 ; Rise       ; GClock          ;
;  OperandA[2] ; GClock     ; 5.717 ; 6.170 ; Rise       ; GClock          ;
;  OperandA[3] ; GClock     ; 5.480 ; 5.875 ; Rise       ; GClock          ;
; OperandB[*]  ; GClock     ; 2.905 ; 3.343 ; Rise       ; GClock          ;
;  OperandB[0] ; GClock     ; 1.972 ; 2.421 ; Rise       ; GClock          ;
;  OperandB[1] ; GClock     ; 2.158 ; 2.600 ; Rise       ; GClock          ;
;  OperandB[2] ; GClock     ; 2.613 ; 3.000 ; Rise       ; GClock          ;
;  OperandB[3] ; GClock     ; 2.905 ; 3.343 ; Rise       ; GClock          ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; GReset       ; GClock     ; 0.254  ; 0.250  ; Rise       ; GClock          ;
; OperandA[*]  ; GClock     ; -0.648 ; -1.010 ; Rise       ; GClock          ;
;  OperandA[0] ; GClock     ; -0.898 ; -1.254 ; Rise       ; GClock          ;
;  OperandA[1] ; GClock     ; -0.648 ; -1.010 ; Rise       ; GClock          ;
;  OperandA[2] ; GClock     ; -1.044 ; -1.428 ; Rise       ; GClock          ;
;  OperandA[3] ; GClock     ; -1.044 ; -1.426 ; Rise       ; GClock          ;
; OperandB[*]  ; GClock     ; -1.413 ; -1.827 ; Rise       ; GClock          ;
;  OperandB[0] ; GClock     ; -1.413 ; -1.827 ; Rise       ; GClock          ;
;  OperandB[1] ; GClock     ; -1.569 ; -1.967 ; Rise       ; GClock          ;
;  OperandB[2] ; GClock     ; -2.033 ; -2.383 ; Rise       ; GClock          ;
;  OperandB[3] ; GClock     ; -1.741 ; -2.174 ; Rise       ; GClock          ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; QuotientOut[*]   ; GClock     ; 8.717 ; 8.756 ; Rise       ; GClock          ;
;  QuotientOut[0]  ; GClock     ; 8.373 ; 8.309 ; Rise       ; GClock          ;
;  QuotientOut[1]  ; GClock     ; 8.437 ; 8.374 ; Rise       ; GClock          ;
;  QuotientOut[2]  ; GClock     ; 8.427 ; 8.360 ; Rise       ; GClock          ;
;  QuotientOut[3]  ; GClock     ; 8.717 ; 8.756 ; Rise       ; GClock          ;
;  QuotientOut[4]  ; GClock     ; 8.459 ; 8.400 ; Rise       ; GClock          ;
;  QuotientOut[5]  ; GClock     ; 8.214 ; 8.183 ; Rise       ; GClock          ;
;  QuotientOut[6]  ; GClock     ; 8.496 ; 8.473 ; Rise       ; GClock          ;
;  QuotientOut[7]  ; GClock     ; 8.717 ; 8.661 ; Rise       ; GClock          ;
; RemainderOut[*]  ; GClock     ; 9.638 ; 9.626 ; Rise       ; GClock          ;
;  RemainderOut[0] ; GClock     ; 7.972 ; 7.969 ; Rise       ; GClock          ;
;  RemainderOut[1] ; GClock     ; 8.723 ; 8.750 ; Rise       ; GClock          ;
;  RemainderOut[2] ; GClock     ; 9.638 ; 9.626 ; Rise       ; GClock          ;
;  RemainderOut[3] ; GClock     ; 8.741 ; 8.676 ; Rise       ; GClock          ;
;  RemainderOut[4] ; GClock     ; 8.625 ; 8.592 ; Rise       ; GClock          ;
;  RemainderOut[5] ; GClock     ; 8.661 ; 8.578 ; Rise       ; GClock          ;
;  RemainderOut[6] ; GClock     ; 8.873 ; 8.852 ; Rise       ; GClock          ;
;  RemainderOut[7] ; GClock     ; 8.992 ; 8.959 ; Rise       ; GClock          ;
+------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; QuotientOut[*]   ; GClock     ; 7.933 ; 7.901 ; Rise       ; GClock          ;
;  QuotientOut[0]  ; GClock     ; 8.084 ; 8.021 ; Rise       ; GClock          ;
;  QuotientOut[1]  ; GClock     ; 8.147 ; 8.085 ; Rise       ; GClock          ;
;  QuotientOut[2]  ; GClock     ; 8.137 ; 8.071 ; Rise       ; GClock          ;
;  QuotientOut[3]  ; GClock     ; 8.415 ; 8.451 ; Rise       ; GClock          ;
;  QuotientOut[4]  ; GClock     ; 8.167 ; 8.109 ; Rise       ; GClock          ;
;  QuotientOut[5]  ; GClock     ; 7.933 ; 7.901 ; Rise       ; GClock          ;
;  QuotientOut[6]  ; GClock     ; 8.203 ; 8.179 ; Rise       ; GClock          ;
;  QuotientOut[7]  ; GClock     ; 8.416 ; 8.360 ; Rise       ; GClock          ;
; RemainderOut[*]  ; GClock     ; 7.700 ; 7.695 ; Rise       ; GClock          ;
;  RemainderOut[0] ; GClock     ; 7.700 ; 7.695 ; Rise       ; GClock          ;
;  RemainderOut[1] ; GClock     ; 8.421 ; 8.445 ; Rise       ; GClock          ;
;  RemainderOut[2] ; GClock     ; 9.299 ; 9.287 ; Rise       ; GClock          ;
;  RemainderOut[3] ; GClock     ; 8.437 ; 8.373 ; Rise       ; GClock          ;
;  RemainderOut[4] ; GClock     ; 8.326 ; 8.292 ; Rise       ; GClock          ;
;  RemainderOut[5] ; GClock     ; 8.364 ; 8.282 ; Rise       ; GClock          ;
;  RemainderOut[6] ; GClock     ; 8.566 ; 8.545 ; Rise       ; GClock          ;
;  RemainderOut[7] ; GClock     ; 8.681 ; 8.647 ; Rise       ; GClock          ;
+------------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 190.59 MHz ; 190.59 MHz      ; GClock     ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; GClock ; -4.247 ; -100.570         ;
+--------+--------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+--------+-------+------------------+
; Clock  ; Slack ; End Point TNS    ;
+--------+-------+------------------+
; GClock ; 0.406 ; 0.000            ;
+--------+-------+------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; GClock ; -3.000 ; -50.545                        ;
+--------+--------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GClock'                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.247 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.071     ; 5.175      ;
; -4.238 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.071     ; 5.166      ;
; -4.228 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.071     ; 5.156      ;
; -4.219 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.071     ; 5.147      ;
; -4.128 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.072     ; 5.055      ;
; -4.119 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.072     ; 5.046      ;
; -4.119 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.072     ; 5.046      ;
; -4.110 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.072     ; 5.037      ;
; -4.052 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.071     ; 4.980      ;
; -4.043 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.070     ; 4.972      ;
; -4.033 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.071     ; 4.961      ;
; -4.024 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.070     ; 4.953      ;
; -3.977 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.071     ; 4.905      ;
; -3.958 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.071     ; 4.886      ;
; -3.933 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.072     ; 4.860      ;
; -3.924 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.072     ; 4.851      ;
; -3.924 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.071     ; 4.852      ;
; -3.915 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.071     ; 4.843      ;
; -3.896 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.071     ; 4.824      ;
; -3.895 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.318      ; 5.212      ;
; -3.887 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.071     ; 4.815      ;
; -3.886 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.318      ; 5.203      ;
; -3.860 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                    ; GClock       ; GClock      ; 1.000        ; 0.275      ; 5.134      ;
; -3.858 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.072     ; 4.785      ;
; -3.851 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                    ; GClock       ; GClock      ; 1.000        ; 0.275      ; 5.125      ;
; -3.849 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.072     ; 4.776      ;
; -3.847 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.070     ; 4.776      ;
; -3.828 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.070     ; 4.757      ;
; -3.728 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.071     ; 4.656      ;
; -3.719 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.071     ; 4.647      ;
; -3.701 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.071     ; 4.629      ;
; -3.700 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.318      ; 5.017      ;
; -3.692 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.070     ; 4.621      ;
; -3.691 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.319      ; 5.009      ;
; -3.675 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.318      ; 4.992      ;
; -3.666 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.318      ; 4.983      ;
; -3.665 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                    ; GClock       ; GClock      ; 1.000        ; 0.275      ; 4.939      ;
; -3.656 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                    ; GClock       ; GClock      ; 1.000        ; 0.276      ; 4.931      ;
; -3.626 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.071     ; 4.554      ;
; -3.625 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.318      ; 4.942      ;
; -3.619 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.281      ; 4.899      ;
; -3.610 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.281      ; 4.890      ;
; -3.599 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:0:biti|int_q  ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.071     ; 4.527      ;
; -3.590 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.281      ; 4.870      ;
; -3.590 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                    ; GClock       ; GClock      ; 1.000        ; 0.275      ; 4.864      ;
; -3.581 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.281      ; 4.861      ;
; -3.580 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:0:biti|int_q  ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.071     ; 4.508      ;
; -3.561 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.072     ; 4.488      ;
; -3.558 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.313      ; 4.870      ;
; -3.557 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q  ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.437     ; 4.119      ;
; -3.552 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.072     ; 4.479      ;
; -3.549 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:0:biti|int_q           ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.477     ; 4.071      ;
; -3.549 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.313      ; 4.861      ;
; -3.538 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q  ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.437     ; 4.100      ;
; -3.530 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:0:biti|int_q           ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.477     ; 4.052      ;
; -3.496 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.070     ; 4.425      ;
; -3.495 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.319      ; 4.813      ;
; -3.480 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:0:biti|int_q  ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.072     ; 4.407      ;
; -3.480 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.318      ; 4.797      ;
; -3.471 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:0:biti|int_q  ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.072     ; 4.398      ;
; -3.471 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.319      ; 4.789      ;
; -3.460 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                    ; GClock       ; GClock      ; 1.000        ; 0.276      ; 4.735      ;
; -3.441 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q  ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.438     ; 4.002      ;
; -3.438 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q  ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.438     ; 3.999      ;
; -3.430 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:0:biti|int_q           ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.478     ; 3.951      ;
; -3.424 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.281      ; 4.704      ;
; -3.421 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:0:biti|int_q           ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.478     ; 3.942      ;
; -3.415 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.282      ; 4.696      ;
; -3.405 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.318      ; 4.722      ;
; -3.396 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:4:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.069     ; 4.326      ;
; -3.395 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.281      ; 4.675      ;
; -3.387 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:4:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.069     ; 4.317      ;
; -3.386 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.282      ; 4.667      ;
; -3.374 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                    ; GClock       ; GClock      ; 1.000        ; 0.275      ; 4.648      ;
; -3.366 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.072     ; 4.293      ;
; -3.365 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                    ; GClock       ; GClock      ; 1.000        ; 0.275      ; 4.639      ;
; -3.363 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.313      ; 4.675      ;
; -3.357 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.071     ; 4.285      ;
; -3.354 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.314      ; 4.667      ;
; -3.349 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.281      ; 4.629      ;
; -3.320 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.281      ; 4.600      ;
; -3.318 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:1:biti|int_q  ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.071     ; 4.246      ;
; -3.315 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:2:biti|int_q ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.070     ; 4.244      ;
; -3.299 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:1:biti|int_q  ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.071     ; 4.227      ;
; -3.296 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:2:biti|int_q ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.070     ; 4.225      ;
; -3.291 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.072     ; 4.218      ;
; -3.288 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.313      ; 4.600      ;
; -3.275 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.319      ; 4.593      ;
; -3.249 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:1:biti|int_q           ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.477     ; 3.771      ;
; -3.248 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:0:biti|int_q  ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.071     ; 4.176      ;
; -3.247 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:0:biti|int_q  ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.318      ; 4.564      ;
; -3.230 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:1:biti|int_q           ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.477     ; 3.752      ;
; -3.219 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.282      ; 4.500      ;
; -3.218 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q  ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.437     ; 3.780      ;
; -3.212 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:0:biti|int_q  ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                    ; GClock       ; GClock      ; 1.000        ; 0.275      ; 4.486      ;
; -3.205 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q  ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q           ; GClock       ; GClock      ; 1.000        ; -0.048     ; 4.156      ;
; -3.201 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:4:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.069     ; 4.131      ;
; -3.199 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:1:biti|int_q  ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.072     ; 4.126      ;
; -3.198 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:0:biti|int_q           ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.477     ; 3.720      ;
; -3.197 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:0:biti|int_q           ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q           ; GClock       ; GClock      ; 1.000        ; -0.088     ; 4.108      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GClock'                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                           ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.406 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:3:biti|int_q      ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.085      ; 0.662      ;
; 0.417 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q     ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:2:biti|int_q     ; GClock       ; GClock      ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q     ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q     ; GClock       ; GClock      ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:1:biti|int_q      ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:0:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.071      ; 0.660      ;
; 0.504 ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.123      ; 0.798      ;
; 0.507 ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:3:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.123      ; 0.801      ;
; 0.509 ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:4:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.123      ; 0.803      ;
; 0.514 ; divider_controlpath:cp|enARdFF_2:state0|int_q                                       ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.086      ; 0.771      ;
; 0.594 ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:1:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.123      ; 0.888      ;
; 0.595 ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.123      ; 0.889      ;
; 0.615 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q     ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q     ; GClock       ; GClock      ; 0.000        ; 0.071      ; 0.857      ;
; 0.617 ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:0:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.123      ; 0.911      ;
; 0.621 ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:2:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.123      ; 0.915      ;
; 0.633 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.085      ; 0.889      ;
; 0.694 ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.093      ; 0.958      ;
; 0.700 ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:3:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.093      ; 0.964      ;
; 0.736 ; divider_controlpath:cp|enARdFF_2:\states1to9:8:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.093      ; 1.000      ;
; 0.766 ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.275     ; 0.662      ;
; 0.809 ; divider_controlpath:cp|enARdFF_2:\states1to9:8:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:3:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.093      ; 1.073      ;
; 0.810 ; divider_controlpath:cp|enARdFF_2:\states1to9:8:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.093      ; 1.074      ;
; 0.811 ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.093      ; 1.075      ;
; 0.812 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q     ; GClock       ; GClock      ; 0.000        ; 0.070      ; 1.053      ;
; 0.836 ; divider_controlpath:cp|enARdFF_2:\states1to9:8:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.093      ; 1.100      ;
; 0.859 ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:8:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.083      ; 1.113      ;
; 0.931 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:3:biti|int_q               ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:3:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.088      ; 1.190      ;
; 0.931 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:2:biti|int_q               ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:2:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.088      ; 1.190      ;
; 0.938 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.088      ; 1.197      ;
; 0.947 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:4:biti|int_q               ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:4:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.088      ; 1.206      ;
; 0.974 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.053      ; 1.198      ;
; 0.977 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q     ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q     ; GClock       ; GClock      ; 0.000        ; 0.072      ; 1.220      ;
; 0.980 ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.118      ; 1.269      ;
; 1.002 ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.275     ; 0.898      ;
; 1.005 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.431      ; 1.607      ;
; 1.028 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                        ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:1:biti|int_q ; GClock       ; GClock      ; 0.000        ; 0.429      ; 1.628      ;
; 1.055 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                        ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:2:biti|int_q ; GClock       ; GClock      ; 0.000        ; 0.429      ; 1.655      ;
; 1.058 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:1:biti|int_q               ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:1:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.088      ; 1.317      ;
; 1.069 ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:8:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.083      ; 1.323      ;
; 1.080 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.429      ; 1.680      ;
; 1.082 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:4:biti|int_q     ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q     ; GClock       ; GClock      ; 0.000        ; 0.068      ; 1.321      ;
; 1.088 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.431      ; 1.690      ;
; 1.096 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.431      ; 1.698      ;
; 1.096 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.477      ; 1.744      ;
; 1.115 ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.093      ; 1.379      ;
; 1.122 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q      ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.431      ; 1.724      ;
; 1.161 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.431      ; 1.763      ;
; 1.179 ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.276     ; 1.074      ;
; 1.181 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q      ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:3:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.085      ; 1.437      ;
; 1.184 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.477      ; 1.832      ;
; 1.211 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.472      ; 1.854      ;
; 1.215 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.431      ; 1.817      ;
; 1.219 ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.276     ; 1.114      ;
; 1.224 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.431      ; 1.826      ;
; 1.227 ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:0:biti|int_q ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:0:biti|int_q ; GClock       ; GClock      ; 0.000        ; 0.085      ; 1.483      ;
; 1.236 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q      ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:1:biti|int_q      ; GClock       ; GClock      ; 0.000        ; -0.281     ; 1.126      ;
; 1.246 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.437      ; 1.854      ;
; 1.255 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:0:biti|int_q               ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:0:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.088      ; 1.514      ;
; 1.258 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.477      ; 1.906      ;
; 1.274 ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:0:biti|int_q      ; GClock       ; GClock      ; 0.000        ; -0.273     ; 1.172      ;
; 1.289 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q               ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.042      ; 1.502      ;
; 1.294 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                        ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:0:biti|int_q ; GClock       ; GClock      ; 0.000        ; 0.429      ; 1.894      ;
; 1.315 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.120      ; 1.606      ;
; 1.341 ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:1:biti|int_q ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; -0.273     ; 1.239      ;
; 1.350 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.085      ; 1.606      ;
; 1.367 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.431      ; 1.969      ;
; 1.372 ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q      ; GClock       ; GClock      ; 0.000        ; -0.273     ; 1.270      ;
; 1.372 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q     ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:4:biti|int_q     ; GClock       ; GClock      ; 0.000        ; 0.074      ; 1.617      ;
; 1.374 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.472      ; 2.017      ;
; 1.377 ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:1:biti|int_q      ; GClock       ; GClock      ; 0.000        ; -0.273     ; 1.275      ;
; 1.379 ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q      ; GClock       ; GClock      ; 0.000        ; -0.273     ; 1.277      ;
; 1.381 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:1:biti|int_q      ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:1:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.477      ; 2.029      ;
; 1.386 ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.276     ; 1.281      ;
; 1.394 ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:4:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.273     ; 1.292      ;
; 1.395 ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:2:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.276     ; 1.290      ;
; 1.395 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:2:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.477      ; 2.043      ;
; 1.396 ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.276     ; 1.291      ;
; 1.397 ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:2:biti|int_q ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; -0.273     ; 1.295      ;
; 1.404 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.472      ; 2.047      ;
; 1.413 ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.276     ; 1.308      ;
; 1.413 ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:4:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.273     ; 1.311      ;
; 1.414 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:2:biti|int_q               ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.048      ; 1.633      ;
; 1.419 ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:0:biti|int_q ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:1:biti|int_q ; GClock       ; GClock      ; 0.000        ; 0.085      ; 1.675      ;
; 1.425 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.477      ; 2.073      ;
; 1.433 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:2:biti|int_q     ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q     ; GClock       ; GClock      ; 0.000        ; 0.071      ; 1.675      ;
; 1.437 ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.276     ; 1.332      ;
; 1.438 ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:2:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.276     ; 1.333      ;
; 1.439 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.437      ; 2.047      ;
; 1.449 ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.276     ; 1.344      ;
; 1.453 ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.276     ; 1.348      ;
; 1.456 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.431      ; 2.058      ;
; 1.457 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q     ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.473      ; 2.101      ;
; 1.470 ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:0:biti|int_q ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:2:biti|int_q ; GClock       ; GClock      ; 0.000        ; 0.085      ; 1.726      ;
; 1.471 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.071      ; 1.713      ;
; 1.474 ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.276     ; 1.369      ;
; 1.476 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q     ; GClock       ; GClock      ; 0.000        ; 0.071      ; 1.718      ;
; 1.481 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.071      ; 1.723      ;
; 1.484 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:2:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.477      ; 2.132      ;
; 1.487 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:4:biti|int_q               ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:4:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.316     ; 1.342      ;
; 1.488 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.477      ; 2.136      ;
; 1.492 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.314     ; 1.349      ;
; 1.492 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q     ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.438      ; 2.101      ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'GClock'                                                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GClock ; Rise       ; GClock                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:8:state_i|int_q                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:state0|int_q                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:0:biti|int_q               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:1:biti|int_q               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:2:biti|int_q               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:3:biti|int_q               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:4:biti|int_q               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:0:biti|int_q      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:1:biti|int_q      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:3:biti|int_q      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:2:biti|int_q     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:4:biti|int_q     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:0:biti|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:1:biti|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:2:biti|int_q ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q     ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                        ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                        ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                        ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:0:biti|int_q      ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:1:biti|int_q      ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q      ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q      ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q     ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q     ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:2:biti|int_q     ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q     ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:4:biti|int_q     ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q     ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q     ;
; 0.287  ; 0.473        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:0:biti|int_q               ;
; 0.287  ; 0.473        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:1:biti|int_q               ;
; 0.287  ; 0.473        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:2:biti|int_q               ;
; 0.287  ; 0.473        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:3:biti|int_q               ;
; 0.287  ; 0.473        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:4:biti|int_q               ;
; 0.287  ; 0.473        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q               ;
; 0.287  ; 0.473        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q               ;
; 0.292  ; 0.510        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ;
; 0.292  ; 0.510        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ;
; 0.292  ; 0.510        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ;
; 0.292  ; 0.510        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:8:state_i|int_q                        ;
; 0.292  ; 0.510        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:0:biti|int_q ;
; 0.292  ; 0.510        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:1:biti|int_q ;
; 0.292  ; 0.510        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:2:biti|int_q ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ;
; 0.294  ; 0.512        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q      ;
; 0.294  ; 0.512        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:3:biti|int_q      ;
; 0.294  ; 0.512        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q      ;
; 0.294  ; 0.512        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ;
; 0.296  ; 0.514        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ;
; 0.296  ; 0.514        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:state0|int_q                                       ;
; 0.297  ; 0.483        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ;
; 0.297  ; 0.483        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:state0|int_q                                       ;
; 0.299  ; 0.485        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q      ;
; 0.299  ; 0.485        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:3:biti|int_q      ;
; 0.299  ; 0.485        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q      ;
; 0.299  ; 0.485        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ;
; 0.300  ; 0.518        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ;
; 0.301  ; 0.487        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ;
; 0.301  ; 0.487        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ;
; 0.301  ; 0.487        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ;
; 0.301  ; 0.487        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:8:state_i|int_q                        ;
; 0.301  ; 0.487        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:0:biti|int_q ;
; 0.301  ; 0.487        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:1:biti|int_q ;
; 0.301  ; 0.487        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:2:biti|int_q ;
; 0.305  ; 0.523        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:0:biti|int_q               ;
; 0.305  ; 0.523        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:1:biti|int_q               ;
; 0.305  ; 0.523        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:2:biti|int_q               ;
; 0.305  ; 0.523        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:3:biti|int_q               ;
; 0.305  ; 0.523        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:4:biti|int_q               ;
; 0.305  ; 0.523        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q               ;
; 0.305  ; 0.523        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q               ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                        ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                        ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                        ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; GReset       ; GClock     ; 0.159 ; 0.250 ; Rise       ; GClock          ;
; OperandA[*]  ; GClock     ; 6.097 ; 6.344 ; Rise       ; GClock          ;
;  OperandA[0] ; GClock     ; 6.097 ; 6.344 ; Rise       ; GClock          ;
;  OperandA[1] ; GClock     ; 5.062 ; 5.327 ; Rise       ; GClock          ;
;  OperandA[2] ; GClock     ; 5.204 ; 5.466 ; Rise       ; GClock          ;
;  OperandA[3] ; GClock     ; 4.995 ; 5.203 ; Rise       ; GClock          ;
; OperandB[*]  ; GClock     ; 2.610 ; 2.869 ; Rise       ; GClock          ;
;  OperandB[0] ; GClock     ; 1.744 ; 2.033 ; Rise       ; GClock          ;
;  OperandB[1] ; GClock     ; 1.916 ; 2.189 ; Rise       ; GClock          ;
;  OperandB[2] ; GClock     ; 2.341 ; 2.538 ; Rise       ; GClock          ;
;  OperandB[3] ; GClock     ; 2.610 ; 2.869 ; Rise       ; GClock          ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; GReset       ; GClock     ; 0.207  ; 0.117  ; Rise       ; GClock          ;
; OperandA[*]  ; GClock     ; -0.536 ; -0.762 ; Rise       ; GClock          ;
;  OperandA[0] ; GClock     ; -0.763 ; -0.979 ; Rise       ; GClock          ;
;  OperandA[1] ; GClock     ; -0.536 ; -0.762 ; Rise       ; GClock          ;
;  OperandA[2] ; GClock     ; -0.895 ; -1.139 ; Rise       ; GClock          ;
;  OperandA[3] ; GClock     ; -0.903 ; -1.148 ; Rise       ; GClock          ;
; OperandB[*]  ; GClock     ; -1.246 ; -1.504 ; Rise       ; GClock          ;
;  OperandB[0] ; GClock     ; -1.246 ; -1.504 ; Rise       ; GClock          ;
;  OperandB[1] ; GClock     ; -1.390 ; -1.626 ; Rise       ; GClock          ;
;  OperandB[2] ; GClock     ; -1.822 ; -1.990 ; Rise       ; GClock          ;
;  OperandB[3] ; GClock     ; -1.546 ; -1.819 ; Rise       ; GClock          ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; QuotientOut[*]   ; GClock     ; 7.923 ; 7.846 ; Rise       ; GClock          ;
;  QuotientOut[0]  ; GClock     ; 7.593 ; 7.467 ; Rise       ; GClock          ;
;  QuotientOut[1]  ; GClock     ; 7.654 ; 7.531 ; Rise       ; GClock          ;
;  QuotientOut[2]  ; GClock     ; 7.645 ; 7.518 ; Rise       ; GClock          ;
;  QuotientOut[3]  ; GClock     ; 7.923 ; 7.846 ; Rise       ; GClock          ;
;  QuotientOut[4]  ; GClock     ; 7.674 ; 7.552 ; Rise       ; GClock          ;
;  QuotientOut[5]  ; GClock     ; 7.434 ; 7.359 ; Rise       ; GClock          ;
;  QuotientOut[6]  ; GClock     ; 7.709 ; 7.616 ; Rise       ; GClock          ;
;  QuotientOut[7]  ; GClock     ; 7.913 ; 7.772 ; Rise       ; GClock          ;
; RemainderOut[*]  ; GClock     ; 8.757 ; 8.656 ; Rise       ; GClock          ;
;  RemainderOut[0] ; GClock     ; 7.210 ; 7.164 ; Rise       ; GClock          ;
;  RemainderOut[1] ; GClock     ; 7.905 ; 7.862 ; Rise       ; GClock          ;
;  RemainderOut[2] ; GClock     ; 8.757 ; 8.656 ; Rise       ; GClock          ;
;  RemainderOut[3] ; GClock     ; 7.928 ; 7.805 ; Rise       ; GClock          ;
;  RemainderOut[4] ; GClock     ; 7.809 ; 7.729 ; Rise       ; GClock          ;
;  RemainderOut[5] ; GClock     ; 7.859 ; 7.704 ; Rise       ; GClock          ;
;  RemainderOut[6] ; GClock     ; 8.049 ; 7.954 ; Rise       ; GClock          ;
;  RemainderOut[7] ; GClock     ; 8.160 ; 8.062 ; Rise       ; GClock          ;
+------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; QuotientOut[*]   ; GClock     ; 7.163 ; 7.090 ; Rise       ; GClock          ;
;  QuotientOut[0]  ; GClock     ; 7.314 ; 7.193 ; Rise       ; GClock          ;
;  QuotientOut[1]  ; GClock     ; 7.375 ; 7.256 ; Rise       ; GClock          ;
;  QuotientOut[2]  ; GClock     ; 7.365 ; 7.243 ; Rise       ; GClock          ;
;  QuotientOut[3]  ; GClock     ; 7.632 ; 7.558 ; Rise       ; GClock          ;
;  QuotientOut[4]  ; GClock     ; 7.393 ; 7.275 ; Rise       ; GClock          ;
;  QuotientOut[5]  ; GClock     ; 7.163 ; 7.090 ; Rise       ; GClock          ;
;  QuotientOut[6]  ; GClock     ; 7.427 ; 7.336 ; Rise       ; GClock          ;
;  QuotientOut[7]  ; GClock     ; 7.622 ; 7.486 ; Rise       ; GClock          ;
; RemainderOut[*]  ; GClock     ; 6.946 ; 6.901 ; Rise       ; GClock          ;
;  RemainderOut[0] ; GClock     ; 6.946 ; 6.901 ; Rise       ; GClock          ;
;  RemainderOut[1] ; GClock     ; 7.614 ; 7.571 ; Rise       ; GClock          ;
;  RemainderOut[2] ; GClock     ; 8.431 ; 8.334 ; Rise       ; GClock          ;
;  RemainderOut[3] ; GClock     ; 7.635 ; 7.516 ; Rise       ; GClock          ;
;  RemainderOut[4] ; GClock     ; 7.521 ; 7.443 ; Rise       ; GClock          ;
;  RemainderOut[5] ; GClock     ; 7.572 ; 7.422 ; Rise       ; GClock          ;
;  RemainderOut[6] ; GClock     ; 7.754 ; 7.661 ; Rise       ; GClock          ;
;  RemainderOut[7] ; GClock     ; 7.861 ; 7.765 ; Rise       ; GClock          ;
+------------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; GClock ; -1.789 ; -37.847          ;
+--------+--------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+--------+-------+------------------+
; Clock  ; Slack ; End Point TNS    ;
+--------+-------+------------------+
; GClock ; 0.196 ; 0.000            ;
+--------+-------+------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; GClock ; -3.000 ; -42.595                        ;
+--------+--------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GClock'                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.789 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.039     ; 2.737      ;
; -1.780 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.040     ; 2.727      ;
; -1.734 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.039     ; 2.682      ;
; -1.732 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.041     ; 2.678      ;
; -1.725 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.040     ; 2.672      ;
; -1.714 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.041     ; 2.660      ;
; -1.681 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.039     ; 2.629      ;
; -1.677 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.041     ; 2.623      ;
; -1.677 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.038     ; 2.626      ;
; -1.676 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.039     ; 2.624      ;
; -1.672 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.040     ; 2.619      ;
; -1.668 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.039     ; 2.616      ;
; -1.667 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.040     ; 2.614      ;
; -1.659 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.041     ; 2.605      ;
; -1.624 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.041     ; 2.570      ;
; -1.620 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.040     ; 2.567      ;
; -1.619 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.041     ; 2.565      ;
; -1.606 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.041     ; 2.552      ;
; -1.602 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.040     ; 2.549      ;
; -1.601 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.041     ; 2.547      ;
; -1.599 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.162      ; 2.748      ;
; -1.599 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.040     ; 2.546      ;
; -1.584 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.038     ; 2.533      ;
; -1.583 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                    ; GClock       ; GClock      ; 1.000        ; 0.141      ; 2.711      ;
; -1.575 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.039     ; 2.523      ;
; -1.544 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.162      ; 2.693      ;
; -1.544 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.040     ; 2.491      ;
; -1.528 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                    ; GClock       ; GClock      ; 1.000        ; 0.141      ; 2.656      ;
; -1.527 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.040     ; 2.474      ;
; -1.509 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.040     ; 2.456      ;
; -1.497 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.162      ; 2.646      ;
; -1.491 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.162      ; 2.640      ;
; -1.491 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.040     ; 2.438      ;
; -1.487 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.163      ; 2.637      ;
; -1.487 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.039     ; 2.435      ;
; -1.486 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.162      ; 2.635      ;
; -1.486 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.040     ; 2.433      ;
; -1.475 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                    ; GClock       ; GClock      ; 1.000        ; 0.141      ; 2.603      ;
; -1.471 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                    ; GClock       ; GClock      ; 1.000        ; 0.142      ; 2.600      ;
; -1.470 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                    ; GClock       ; GClock      ; 1.000        ; 0.141      ; 2.598      ;
; -1.459 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.143      ; 2.589      ;
; -1.451 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.143      ; 2.581      ;
; -1.444 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.158      ; 2.589      ;
; -1.442 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.162      ; 2.591      ;
; -1.439 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q  ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.230     ; 2.196      ;
; -1.432 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.041     ; 2.378      ;
; -1.430 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q  ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.231     ; 2.186      ;
; -1.425 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:0:biti|int_q  ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.039     ; 2.373      ;
; -1.421 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:0:biti|int_q           ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.250     ; 2.158      ;
; -1.416 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:0:biti|int_q  ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.040     ; 2.363      ;
; -1.412 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:0:biti|int_q           ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.251     ; 2.148      ;
; -1.404 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.143      ; 2.534      ;
; -1.396 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.143      ; 2.526      ;
; -1.394 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.163      ; 2.544      ;
; -1.394 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.039     ; 2.342      ;
; -1.389 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.162      ; 2.538      ;
; -1.389 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.158      ; 2.534      ;
; -1.385 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.163      ; 2.535      ;
; -1.384 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.162      ; 2.533      ;
; -1.382 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q  ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.232     ; 2.137      ;
; -1.378 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                    ; GClock       ; GClock      ; 1.000        ; 0.142      ; 2.507      ;
; -1.377 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.041     ; 2.323      ;
; -1.368 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:0:biti|int_q  ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.041     ; 2.314      ;
; -1.364 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:0:biti|int_q           ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.252     ; 2.099      ;
; -1.364 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q  ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.232     ; 2.119      ;
; -1.351 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.143      ; 2.481      ;
; -1.350 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:0:biti|int_q  ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.041     ; 2.296      ;
; -1.347 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.144      ; 2.478      ;
; -1.346 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:0:biti|int_q           ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.252     ; 2.081      ;
; -1.346 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.143      ; 2.476      ;
; -1.343 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.143      ; 2.473      ;
; -1.339 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.144      ; 2.470      ;
; -1.338 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:4:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.038     ; 2.287      ;
; -1.338 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.143      ; 2.468      ;
; -1.336 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.158      ; 2.481      ;
; -1.334 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                    ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                    ; GClock       ; GClock      ; 1.000        ; 0.141      ; 2.462      ;
; -1.332 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.159      ; 2.478      ;
; -1.331 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.158      ; 2.476      ;
; -1.324 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.041     ; 2.270      ;
; -1.320 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.040     ; 2.267      ;
; -1.319 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.041     ; 2.265      ;
; -1.302 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:1:biti|int_q  ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.039     ; 2.250      ;
; -1.294 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:2:biti|int_q ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.038     ; 2.243      ;
; -1.293 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:1:biti|int_q  ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.040     ; 2.240      ;
; -1.292 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.163      ; 2.442      ;
; -1.285 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:2:biti|int_q ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.039     ; 2.233      ;
; -1.283 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:4:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.038     ; 2.232      ;
; -1.279 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                    ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                    ; GClock       ; GClock      ; 1.000        ; 0.141      ; 2.407      ;
; -1.263 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:1:biti|int_q           ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.250     ; 2.000      ;
; -1.254 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:1:biti|int_q           ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.251     ; 1.990      ;
; -1.254 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.144      ; 2.385      ;
; -1.249 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q  ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q           ; GClock       ; GClock      ; 1.000        ; -0.029     ; 2.207      ;
; -1.249 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q  ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.231     ; 2.005      ;
; -1.246 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:3:biti|int_q  ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.230     ; 2.003      ;
; -1.246 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q  ; GClock       ; GClock      ; 1.000        ; 0.144      ; 2.377      ;
; -1.245 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:1:biti|int_q  ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.041     ; 2.191      ;
; -1.239 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.159      ; 2.385      ;
; -1.237 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:2:biti|int_q ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q ; GClock       ; GClock      ; 1.000        ; -0.040     ; 2.184      ;
; -1.237 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:3:biti|int_q  ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q  ; GClock       ; GClock      ; 1.000        ; -0.231     ; 1.993      ;
; -1.235 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:0:biti|int_q  ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q           ; GClock       ; GClock      ; 1.000        ; 0.162      ; 2.384      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GClock'                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                           ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.196 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:3:biti|int_q      ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.048      ; 0.328      ;
; 0.201 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q     ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:2:biti|int_q     ; GClock       ; GClock      ; 0.000        ; 0.040      ; 0.325      ;
; 0.202 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q     ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q     ; GClock       ; GClock      ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:1:biti|int_q      ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:0:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.040      ; 0.326      ;
; 0.252 ; divider_controlpath:cp|enARdFF_2:state0|int_q                                       ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.048      ; 0.384      ;
; 0.263 ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.064      ; 0.411      ;
; 0.265 ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:3:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.064      ; 0.413      ;
; 0.267 ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:4:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.064      ; 0.415      ;
; 0.307 ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:1:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.064      ; 0.455      ;
; 0.308 ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.064      ; 0.456      ;
; 0.311 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q     ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q     ; GClock       ; GClock      ; 0.000        ; 0.040      ; 0.435      ;
; 0.316 ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:0:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.064      ; 0.464      ;
; 0.318 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.048      ; 0.450      ;
; 0.320 ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:2:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.064      ; 0.468      ;
; 0.344 ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.052      ; 0.480      ;
; 0.350 ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:3:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.052      ; 0.486      ;
; 0.355 ; divider_controlpath:cp|enARdFF_2:\states1to9:8:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.052      ; 0.491      ;
; 0.392 ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.139     ; 0.337      ;
; 0.398 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q     ; GClock       ; GClock      ; 0.000        ; 0.039      ; 0.521      ;
; 0.400 ; divider_controlpath:cp|enARdFF_2:\states1to9:8:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.052      ; 0.536      ;
; 0.400 ; divider_controlpath:cp|enARdFF_2:\states1to9:8:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:3:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.052      ; 0.536      ;
; 0.401 ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.052      ; 0.537      ;
; 0.412 ; divider_controlpath:cp|enARdFF_2:\states1to9:8:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.052      ; 0.548      ;
; 0.419 ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:8:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.046      ; 0.549      ;
; 0.459 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:3:biti|int_q               ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:3:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.049      ; 0.592      ;
; 0.461 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:2:biti|int_q               ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:2:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.049      ; 0.594      ;
; 0.465 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.048      ; 0.597      ;
; 0.469 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:4:biti|int_q               ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:4:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.049      ; 0.602      ;
; 0.479 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q     ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q     ; GClock       ; GClock      ; 0.000        ; 0.043      ; 0.606      ;
; 0.481 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.033      ; 0.598      ;
; 0.488 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                        ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:1:biti|int_q ; GClock       ; GClock      ; 0.000        ; 0.227      ; 0.799      ;
; 0.490 ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.059      ; 0.633      ;
; 0.497 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.229      ; 0.810      ;
; 0.501 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                        ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:2:biti|int_q ; GClock       ; GClock      ; 0.000        ; 0.227      ; 0.812      ;
; 0.513 ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.139     ; 0.458      ;
; 0.514 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.227      ; 0.825      ;
; 0.532 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:1:biti|int_q               ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:1:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.049      ; 0.665      ;
; 0.532 ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:8:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.046      ; 0.662      ;
; 0.538 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:4:biti|int_q     ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q     ; GClock       ; GClock      ; 0.000        ; 0.037      ; 0.659      ;
; 0.540 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q      ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.229      ; 0.853      ;
; 0.551 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.251      ; 0.886      ;
; 0.553 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.229      ; 0.866      ;
; 0.557 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.229      ; 0.870      ;
; 0.568 ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.052      ; 0.704      ;
; 0.582 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q      ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:3:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.048      ; 0.714      ;
; 0.588 ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:0:biti|int_q ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:0:biti|int_q ; GClock       ; GClock      ; 0.000        ; 0.048      ; 0.720      ;
; 0.590 ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.142     ; 0.532      ;
; 0.590 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.251      ; 0.925      ;
; 0.593 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.229      ; 0.906      ;
; 0.596 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.229      ; 0.909      ;
; 0.603 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.246      ; 0.933      ;
; 0.607 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q      ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:1:biti|int_q      ; GClock       ; GClock      ; 0.000        ; -0.143     ; 0.548      ;
; 0.608 ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.142     ; 0.550      ;
; 0.619 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.231      ; 0.934      ;
; 0.624 ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                        ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:0:biti|int_q ; GClock       ; GClock      ; 0.000        ; 0.227      ; 0.935      ;
; 0.625 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.251      ; 0.960      ;
; 0.632 ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:0:biti|int_q      ; GClock       ; GClock      ; 0.000        ; -0.139     ; 0.577      ;
; 0.634 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.229      ; 0.947      ;
; 0.642 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q               ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.027      ; 0.753      ;
; 0.648 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:0:biti|int_q               ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:0:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.049      ; 0.781      ;
; 0.655 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.063      ; 0.802      ;
; 0.656 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:1:biti|int_q      ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:1:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.251      ; 0.991      ;
; 0.669 ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:1:biti|int_q ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; -0.139     ; 0.614      ;
; 0.671 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.048      ; 0.803      ;
; 0.679 ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:0:biti|int_q ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:1:biti|int_q ; GClock       ; GClock      ; 0.000        ; 0.048      ; 0.811      ;
; 0.686 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q     ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:4:biti|int_q     ; GClock       ; GClock      ; 0.000        ; 0.044      ; 0.814      ;
; 0.691 ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q      ; GClock       ; GClock      ; 0.000        ; -0.139     ; 0.636      ;
; 0.694 ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:0:biti|int_q ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:2:biti|int_q ; GClock       ; GClock      ; 0.000        ; 0.048      ; 0.826      ;
; 0.696 ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:1:biti|int_q      ; GClock       ; GClock      ; 0.000        ; -0.139     ; 0.641      ;
; 0.697 ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q      ; GClock       ; GClock      ; 0.000        ; -0.139     ; 0.642      ;
; 0.698 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:2:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.251      ; 1.033      ;
; 0.699 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.246      ; 1.029      ;
; 0.701 ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:4:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.138     ; 0.647      ;
; 0.703 ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.142     ; 0.645      ;
; 0.706 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:2:biti|int_q               ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.029      ; 0.819      ;
; 0.707 ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:2:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.142     ; 0.649      ;
; 0.707 ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.142     ; 0.649      ;
; 0.714 ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:4:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.138     ; 0.660      ;
; 0.716 ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.142     ; 0.658      ;
; 0.719 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.251      ; 1.054      ;
; 0.721 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:2:biti|int_q     ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q     ; GClock       ; GClock      ; 0.000        ; 0.040      ; 0.845      ;
; 0.723 ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:2:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.142     ; 0.665      ;
; 0.723 ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.142     ; 0.665      ;
; 0.724 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.229      ; 1.037      ;
; 0.725 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                        ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; 0.229      ; 1.038      ;
; 0.725 ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:2:biti|int_q ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                        ; GClock       ; GClock      ; 0.000        ; -0.139     ; 0.670      ;
; 0.727 ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.142     ; 0.669      ;
; 0.731 ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.142     ; 0.673      ;
; 0.735 ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:2:biti|int_q ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:2:biti|int_q ; GClock       ; GClock      ; 0.000        ; 0.048      ; 0.867      ;
; 0.737 ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:2:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.251      ; 1.072      ;
; 0.739 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q     ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.247      ; 1.070      ;
; 0.740 ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                        ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.246      ; 1.070      ;
; 0.746 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.040      ; 0.870      ;
; 0.747 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.159     ; 0.672      ;
; 0.747 ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.142     ; 0.689      ;
; 0.747 ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:4:biti|int_q               ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:4:biti|int_q     ; GClock       ; GClock      ; 0.000        ; -0.159     ; 0.672      ;
; 0.748 ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                        ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q     ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.874      ;
; 0.748 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q     ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:3:biti|int_q               ; GClock       ; GClock      ; 0.000        ; 0.252      ; 1.084      ;
; 0.755 ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q      ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.231      ; 1.070      ;
; 0.755 ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q     ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ; GClock       ; GClock      ; 0.000        ; 0.232      ; 1.071      ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'GClock'                                                                                                                   ;
+--------+--------------+----------------+-----------------+--------+------------+-------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                                                              ;
+--------+--------------+----------------+-----------------+--------+------------+-------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; GClock ; Rise       ; GClock                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:8:state_i|int_q                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:state0|int_q                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:0:biti|int_q               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:1:biti|int_q               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:2:biti|int_q               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:3:biti|int_q               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:4:biti|int_q               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:0:biti|int_q      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:1:biti|int_q      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:3:biti|int_q      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:2:biti|int_q     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:4:biti|int_q     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:0:biti|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:1:biti|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; GClock ; Rise       ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:2:biti|int_q ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:0:biti|int_q               ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:1:biti|int_q               ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:2:biti|int_q               ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:3:biti|int_q               ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:4:biti|int_q               ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:6:biti|int_q               ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:7:biti|int_q               ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitreg:remainder_reg|enARdFF_2:\reg:5:biti|int_q               ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:2:state_i|int_q                        ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:state0|int_q                                       ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:2:biti|int_q      ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:3:biti|int_q      ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:4:biti|int_q      ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:5:biti|int_q      ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:4:state_i|int_q                        ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:6:state_i|int_q                        ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:7:state_i|int_q                        ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:8:state_i|int_q                        ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:0:biti|int_q ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:1:biti|int_q ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_datapath:dp|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:2:biti|int_q ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:1:state_i|int_q                        ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:3:state_i|int_q                        ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:5:state_i|int_q                        ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_controlpath:cp|enARdFF_2:\states1to9:9:state_i|int_q                        ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:0:biti|int_q      ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:1:biti|int_q      ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:6:biti|int_q      ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:divisor_shiftreg|enARdFF_2:\dffs:7:biti|int_q      ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:0:biti|int_q     ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:1:biti|int_q     ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:2:biti|int_q     ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:3:biti|int_q     ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:4:biti|int_q     ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:5:biti|int_q     ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:6:biti|int_q     ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; GClock ; Rise       ; divider_datapath:dp|nbitshiftreg:quotient_shiftreg|enARdFF_2:\dffs:7:biti|int_q     ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; dp|remainder_reg|\reg:0:biti|int_q|clk                                              ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; dp|remainder_reg|\reg:1:biti|int_q|clk                                              ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; dp|remainder_reg|\reg:2:biti|int_q|clk                                              ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; dp|remainder_reg|\reg:3:biti|int_q|clk                                              ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; dp|remainder_reg|\reg:4:biti|int_q|clk                                              ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; dp|remainder_reg|\reg:6:biti|int_q|clk                                              ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; dp|remainder_reg|\reg:7:biti|int_q|clk                                              ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; dp|remainder_reg|\reg:5:biti|int_q|clk                                              ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; cp|\states1to9:2:state_i|int_q|clk                                                  ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; cp|state0|int_q|clk                                                                 ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; dp|divisor_shiftreg|\dffs:2:biti|int_q|clk                                          ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; dp|divisor_shiftreg|\dffs:3:biti|int_q|clk                                          ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; dp|divisor_shiftreg|\dffs:4:biti|int_q|clk                                          ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; dp|divisor_shiftreg|\dffs:5:biti|int_q|clk                                          ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; cp|\states1to9:4:state_i|int_q|clk                                                  ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; cp|\states1to9:6:state_i|int_q|clk                                                  ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; cp|\states1to9:7:state_i|int_q|clk                                                  ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; cp|\states1to9:8:state_i|int_q|clk                                                  ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; dp|counter|reg|\reg:0:biti|int_q|clk                                                ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; dp|counter|reg|\reg:1:biti|int_q|clk                                                ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; dp|counter|reg|\reg:2:biti|int_q|clk                                                ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; dp|quotient_shiftreg|\dffs:4:biti|int_q|clk                                         ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; GClock~input|o                                                                      ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; cp|\states1to9:1:state_i|int_q|clk                                                  ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; cp|\states1to9:3:state_i|int_q|clk                                                  ;
+--------+--------------+----------------+-----------------+--------+------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; GReset       ; GClock     ; 0.121 ; 0.322 ; Rise       ; GClock          ;
; OperandA[*]  ; GClock     ; 3.157 ; 3.888 ; Rise       ; GClock          ;
;  OperandA[0] ; GClock     ; 3.157 ; 3.888 ; Rise       ; GClock          ;
;  OperandA[1] ; GClock     ; 2.645 ; 3.293 ; Rise       ; GClock          ;
;  OperandA[2] ; GClock     ; 2.727 ; 3.431 ; Rise       ; GClock          ;
;  OperandA[3] ; GClock     ; 2.617 ; 3.309 ; Rise       ; GClock          ;
; OperandB[*]  ; GClock     ; 1.361 ; 2.060 ; Rise       ; GClock          ;
;  OperandB[0] ; GClock     ; 0.925 ; 1.609 ; Rise       ; GClock          ;
;  OperandB[1] ; GClock     ; 0.999 ; 1.700 ; Rise       ; GClock          ;
;  OperandB[2] ; GClock     ; 1.182 ; 1.872 ; Rise       ; GClock          ;
;  OperandB[3] ; GClock     ; 1.361 ; 2.060 ; Rise       ; GClock          ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; GReset       ; GClock     ; 0.085  ; -0.124 ; Rise       ; GClock          ;
; OperandA[*]  ; GClock     ; -0.277 ; -0.887 ; Rise       ; GClock          ;
;  OperandA[0] ; GClock     ; -0.399 ; -1.023 ; Rise       ; GClock          ;
;  OperandA[1] ; GClock     ; -0.277 ; -0.887 ; Rise       ; GClock          ;
;  OperandA[2] ; GClock     ; -0.467 ; -1.105 ; Rise       ; GClock          ;
;  OperandA[3] ; GClock     ; -0.493 ; -1.132 ; Rise       ; GClock          ;
; OperandB[*]  ; GClock     ; -0.647 ; -1.312 ; Rise       ; GClock          ;
;  OperandB[0] ; GClock     ; -0.647 ; -1.312 ; Rise       ; GClock          ;
;  OperandB[1] ; GClock     ; -0.713 ; -1.380 ; Rise       ; GClock          ;
;  OperandB[2] ; GClock     ; -0.903 ; -1.565 ; Rise       ; GClock          ;
;  OperandB[3] ; GClock     ; -0.840 ; -1.454 ; Rise       ; GClock          ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; QuotientOut[*]   ; GClock     ; 4.551 ; 4.750 ; Rise       ; GClock          ;
;  QuotientOut[0]  ; GClock     ; 4.393 ; 4.530 ; Rise       ; GClock          ;
;  QuotientOut[1]  ; GClock     ; 4.448 ; 4.586 ; Rise       ; GClock          ;
;  QuotientOut[2]  ; GClock     ; 4.435 ; 4.578 ; Rise       ; GClock          ;
;  QuotientOut[3]  ; GClock     ; 4.551 ; 4.750 ; Rise       ; GClock          ;
;  QuotientOut[4]  ; GClock     ; 4.455 ; 4.602 ; Rise       ; GClock          ;
;  QuotientOut[5]  ; GClock     ; 4.327 ; 4.474 ; Rise       ; GClock          ;
;  QuotientOut[6]  ; GClock     ; 4.461 ; 4.637 ; Rise       ; GClock          ;
;  QuotientOut[7]  ; GClock     ; 4.534 ; 4.717 ; Rise       ; GClock          ;
; RemainderOut[*]  ; GClock     ; 5.017 ; 5.244 ; Rise       ; GClock          ;
;  RemainderOut[0] ; GClock     ; 4.186 ; 4.293 ; Rise       ; GClock          ;
;  RemainderOut[1] ; GClock     ; 4.553 ; 4.727 ; Rise       ; GClock          ;
;  RemainderOut[2] ; GClock     ; 5.017 ; 5.244 ; Rise       ; GClock          ;
;  RemainderOut[3] ; GClock     ; 4.556 ; 4.696 ; Rise       ; GClock          ;
;  RemainderOut[4] ; GClock     ; 4.505 ; 4.651 ; Rise       ; GClock          ;
;  RemainderOut[5] ; GClock     ; 4.517 ; 4.632 ; Rise       ; GClock          ;
;  RemainderOut[6] ; GClock     ; 4.643 ; 4.805 ; Rise       ; GClock          ;
;  RemainderOut[7] ; GClock     ; 4.717 ; 4.886 ; Rise       ; GClock          ;
+------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; QuotientOut[*]   ; GClock     ; 4.183 ; 4.324 ; Rise       ; GClock          ;
;  QuotientOut[0]  ; GClock     ; 4.245 ; 4.377 ; Rise       ; GClock          ;
;  QuotientOut[1]  ; GClock     ; 4.299 ; 4.432 ; Rise       ; GClock          ;
;  QuotientOut[2]  ; GClock     ; 4.287 ; 4.423 ; Rise       ; GClock          ;
;  QuotientOut[3]  ; GClock     ; 4.397 ; 4.589 ; Rise       ; GClock          ;
;  QuotientOut[4]  ; GClock     ; 4.304 ; 4.445 ; Rise       ; GClock          ;
;  QuotientOut[5]  ; GClock     ; 4.183 ; 4.324 ; Rise       ; GClock          ;
;  QuotientOut[6]  ; GClock     ; 4.310 ; 4.480 ; Rise       ; GClock          ;
;  QuotientOut[7]  ; GClock     ; 4.380 ; 4.555 ; Rise       ; GClock          ;
; RemainderOut[*]  ; GClock     ; 4.046 ; 4.149 ; Rise       ; GClock          ;
;  RemainderOut[0] ; GClock     ; 4.046 ; 4.149 ; Rise       ; GClock          ;
;  RemainderOut[1] ; GClock     ; 4.398 ; 4.565 ; Rise       ; GClock          ;
;  RemainderOut[2] ; GClock     ; 4.843 ; 5.061 ; Rise       ; GClock          ;
;  RemainderOut[3] ; GClock     ; 4.400 ; 4.534 ; Rise       ; GClock          ;
;  RemainderOut[4] ; GClock     ; 4.351 ; 4.492 ; Rise       ; GClock          ;
;  RemainderOut[5] ; GClock     ; 4.367 ; 4.477 ; Rise       ; GClock          ;
;  RemainderOut[6] ; GClock     ; 4.486 ; 4.641 ; Rise       ; GClock          ;
;  RemainderOut[7] ; GClock     ; 4.557 ; 4.720 ; Rise       ; GClock          ;
+------------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.745   ; 0.196 ; N/A      ; N/A     ; -3.000              ;
;  GClock          ; -4.745   ; 0.196 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -113.045 ; 0.0   ; 0.0      ; 0.0     ; -50.545             ;
;  GClock          ; -113.045 ; 0.000 ; N/A      ; N/A     ; -50.545             ;
+------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; GReset       ; GClock     ; 0.159 ; 0.322 ; Rise       ; GClock          ;
; OperandA[*]  ; GClock     ; 6.686 ; 7.131 ; Rise       ; GClock          ;
;  OperandA[0] ; GClock     ; 6.686 ; 7.131 ; Rise       ; GClock          ;
;  OperandA[1] ; GClock     ; 5.576 ; 5.990 ; Rise       ; GClock          ;
;  OperandA[2] ; GClock     ; 5.717 ; 6.170 ; Rise       ; GClock          ;
;  OperandA[3] ; GClock     ; 5.480 ; 5.875 ; Rise       ; GClock          ;
; OperandB[*]  ; GClock     ; 2.905 ; 3.343 ; Rise       ; GClock          ;
;  OperandB[0] ; GClock     ; 1.972 ; 2.421 ; Rise       ; GClock          ;
;  OperandB[1] ; GClock     ; 2.158 ; 2.600 ; Rise       ; GClock          ;
;  OperandB[2] ; GClock     ; 2.613 ; 3.000 ; Rise       ; GClock          ;
;  OperandB[3] ; GClock     ; 2.905 ; 3.343 ; Rise       ; GClock          ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; GReset       ; GClock     ; 0.254  ; 0.250  ; Rise       ; GClock          ;
; OperandA[*]  ; GClock     ; -0.277 ; -0.762 ; Rise       ; GClock          ;
;  OperandA[0] ; GClock     ; -0.399 ; -0.979 ; Rise       ; GClock          ;
;  OperandA[1] ; GClock     ; -0.277 ; -0.762 ; Rise       ; GClock          ;
;  OperandA[2] ; GClock     ; -0.467 ; -1.105 ; Rise       ; GClock          ;
;  OperandA[3] ; GClock     ; -0.493 ; -1.132 ; Rise       ; GClock          ;
; OperandB[*]  ; GClock     ; -0.647 ; -1.312 ; Rise       ; GClock          ;
;  OperandB[0] ; GClock     ; -0.647 ; -1.312 ; Rise       ; GClock          ;
;  OperandB[1] ; GClock     ; -0.713 ; -1.380 ; Rise       ; GClock          ;
;  OperandB[2] ; GClock     ; -0.903 ; -1.565 ; Rise       ; GClock          ;
;  OperandB[3] ; GClock     ; -0.840 ; -1.454 ; Rise       ; GClock          ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; QuotientOut[*]   ; GClock     ; 8.717 ; 8.756 ; Rise       ; GClock          ;
;  QuotientOut[0]  ; GClock     ; 8.373 ; 8.309 ; Rise       ; GClock          ;
;  QuotientOut[1]  ; GClock     ; 8.437 ; 8.374 ; Rise       ; GClock          ;
;  QuotientOut[2]  ; GClock     ; 8.427 ; 8.360 ; Rise       ; GClock          ;
;  QuotientOut[3]  ; GClock     ; 8.717 ; 8.756 ; Rise       ; GClock          ;
;  QuotientOut[4]  ; GClock     ; 8.459 ; 8.400 ; Rise       ; GClock          ;
;  QuotientOut[5]  ; GClock     ; 8.214 ; 8.183 ; Rise       ; GClock          ;
;  QuotientOut[6]  ; GClock     ; 8.496 ; 8.473 ; Rise       ; GClock          ;
;  QuotientOut[7]  ; GClock     ; 8.717 ; 8.661 ; Rise       ; GClock          ;
; RemainderOut[*]  ; GClock     ; 9.638 ; 9.626 ; Rise       ; GClock          ;
;  RemainderOut[0] ; GClock     ; 7.972 ; 7.969 ; Rise       ; GClock          ;
;  RemainderOut[1] ; GClock     ; 8.723 ; 8.750 ; Rise       ; GClock          ;
;  RemainderOut[2] ; GClock     ; 9.638 ; 9.626 ; Rise       ; GClock          ;
;  RemainderOut[3] ; GClock     ; 8.741 ; 8.676 ; Rise       ; GClock          ;
;  RemainderOut[4] ; GClock     ; 8.625 ; 8.592 ; Rise       ; GClock          ;
;  RemainderOut[5] ; GClock     ; 8.661 ; 8.578 ; Rise       ; GClock          ;
;  RemainderOut[6] ; GClock     ; 8.873 ; 8.852 ; Rise       ; GClock          ;
;  RemainderOut[7] ; GClock     ; 8.992 ; 8.959 ; Rise       ; GClock          ;
+------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; QuotientOut[*]   ; GClock     ; 4.183 ; 4.324 ; Rise       ; GClock          ;
;  QuotientOut[0]  ; GClock     ; 4.245 ; 4.377 ; Rise       ; GClock          ;
;  QuotientOut[1]  ; GClock     ; 4.299 ; 4.432 ; Rise       ; GClock          ;
;  QuotientOut[2]  ; GClock     ; 4.287 ; 4.423 ; Rise       ; GClock          ;
;  QuotientOut[3]  ; GClock     ; 4.397 ; 4.589 ; Rise       ; GClock          ;
;  QuotientOut[4]  ; GClock     ; 4.304 ; 4.445 ; Rise       ; GClock          ;
;  QuotientOut[5]  ; GClock     ; 4.183 ; 4.324 ; Rise       ; GClock          ;
;  QuotientOut[6]  ; GClock     ; 4.310 ; 4.480 ; Rise       ; GClock          ;
;  QuotientOut[7]  ; GClock     ; 4.380 ; 4.555 ; Rise       ; GClock          ;
; RemainderOut[*]  ; GClock     ; 4.046 ; 4.149 ; Rise       ; GClock          ;
;  RemainderOut[0] ; GClock     ; 4.046 ; 4.149 ; Rise       ; GClock          ;
;  RemainderOut[1] ; GClock     ; 4.398 ; 4.565 ; Rise       ; GClock          ;
;  RemainderOut[2] ; GClock     ; 4.843 ; 5.061 ; Rise       ; GClock          ;
;  RemainderOut[3] ; GClock     ; 4.400 ; 4.534 ; Rise       ; GClock          ;
;  RemainderOut[4] ; GClock     ; 4.351 ; 4.492 ; Rise       ; GClock          ;
;  RemainderOut[5] ; GClock     ; 4.367 ; 4.477 ; Rise       ; GClock          ;
;  RemainderOut[6] ; GClock     ; 4.486 ; 4.641 ; Rise       ; GClock          ;
;  RemainderOut[7] ; GClock     ; 4.557 ; 4.720 ; Rise       ; GClock          ;
+------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; QuotientOut[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; QuotientOut[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; QuotientOut[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; QuotientOut[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; QuotientOut[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; QuotientOut[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; QuotientOut[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; QuotientOut[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RemainderOut[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RemainderOut[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RemainderOut[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RemainderOut[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RemainderOut[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RemainderOut[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RemainderOut[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RemainderOut[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; OperandA[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GClock                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GReset                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OperandA[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OperandA[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OperandA[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OperandB[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OperandB[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OperandB[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OperandB[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; QuotientOut[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; QuotientOut[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; QuotientOut[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; QuotientOut[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; QuotientOut[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; QuotientOut[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; QuotientOut[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; QuotientOut[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; RemainderOut[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; RemainderOut[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; RemainderOut[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; RemainderOut[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; RemainderOut[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; RemainderOut[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; RemainderOut[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; RemainderOut[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; QuotientOut[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; QuotientOut[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; QuotientOut[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; QuotientOut[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; QuotientOut[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; QuotientOut[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; QuotientOut[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; QuotientOut[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; RemainderOut[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; RemainderOut[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; RemainderOut[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; RemainderOut[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; RemainderOut[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; RemainderOut[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; RemainderOut[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; RemainderOut[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; QuotientOut[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; QuotientOut[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; QuotientOut[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; QuotientOut[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; QuotientOut[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; QuotientOut[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; QuotientOut[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; QuotientOut[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RemainderOut[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RemainderOut[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RemainderOut[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RemainderOut[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RemainderOut[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RemainderOut[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RemainderOut[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RemainderOut[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; GClock     ; GClock   ; 2291     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; GClock     ; GClock   ; 2291     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 133   ; 133  ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sat Oct 19 22:17:37 2024
Info: Command: quartus_sta lab2 -c lab2
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name GClock GClock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.745
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.745            -113.045 GClock 
Info (332146): Worst-case hold slack is 0.438
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.438               0.000 GClock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -50.545 GClock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.247
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.247            -100.570 GClock 
Info (332146): Worst-case hold slack is 0.406
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.406               0.000 GClock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -50.545 GClock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.789
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.789             -37.847 GClock 
Info (332146): Worst-case hold slack is 0.196
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.196               0.000 GClock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -42.595 GClock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4856 megabytes
    Info: Processing ended: Sat Oct 19 22:17:40 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


