Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr  7 11:57:37 2025
| Host         : DESKTOP-OBENCRP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    151         
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (151)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (274)
5. checking no_input_delay (9)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (151)
--------------------------
 There are 149 register/latch pins with no clock driven by root clock pin: clkdiv_instance/clk_out1_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clkdiv_instance/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (274)
--------------------------------------------------
 There are 274 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.630        0.000                      0                   49        0.175        0.000                      0                   49        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.630        0.000                      0                   48        0.175        0.000                      0                   48        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.762        0.000                      0                    1        0.665        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.630ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.704ns (22.595%)  route 2.412ns (77.405%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.553     5.074    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  MPG_instance/s_cnt_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  MPG_instance/s_cnt_out_reg[10]/Q
                         net (fo=2, routed)           0.842     6.373    MPG_instance/s_cnt_out_reg[10]
    SLICE_X49Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.497 r  MPG_instance/s_dff1_out[4]_i_2/O
                         net (fo=1, routed)           0.941     7.438    MPG_instance/s_dff1_out[4]_i_2_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.562 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.628     8.190    MPG_instance/s_en_in
    SLICE_X48Y15         FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X48Y15         FDRE (Setup_fdre_C_CE)      -0.205    14.820    MPG_instance/s_dff1_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                  6.630    

Slack (MET) :             6.630ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.704ns (22.595%)  route 2.412ns (77.405%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.553     5.074    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  MPG_instance/s_cnt_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  MPG_instance/s_cnt_out_reg[10]/Q
                         net (fo=2, routed)           0.842     6.373    MPG_instance/s_cnt_out_reg[10]
    SLICE_X49Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.497 r  MPG_instance/s_dff1_out[4]_i_2/O
                         net (fo=1, routed)           0.941     7.438    MPG_instance/s_dff1_out[4]_i_2_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.562 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.628     8.190    MPG_instance/s_en_in
    SLICE_X48Y15         FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X48Y15         FDRE (Setup_fdre_C_CE)      -0.205    14.820    MPG_instance/s_dff1_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                  6.630    

Slack (MET) :             6.630ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.704ns (22.595%)  route 2.412ns (77.405%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.553     5.074    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  MPG_instance/s_cnt_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  MPG_instance/s_cnt_out_reg[10]/Q
                         net (fo=2, routed)           0.842     6.373    MPG_instance/s_cnt_out_reg[10]
    SLICE_X49Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.497 r  MPG_instance/s_dff1_out[4]_i_2/O
                         net (fo=1, routed)           0.941     7.438    MPG_instance/s_dff1_out[4]_i_2_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.562 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.628     8.190    MPG_instance/s_en_in
    SLICE_X48Y15         FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X48Y15         FDRE (Setup_fdre_C_CE)      -0.205    14.820    MPG_instance/s_dff1_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                  6.630    

Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.704ns (23.682%)  route 2.269ns (76.318%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.553     5.074    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  MPG_instance/s_cnt_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  MPG_instance/s_cnt_out_reg[10]/Q
                         net (fo=2, routed)           0.842     6.373    MPG_instance/s_cnt_out_reg[10]
    SLICE_X49Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.497 r  MPG_instance/s_dff1_out[4]_i_2/O
                         net (fo=1, routed)           0.941     7.438    MPG_instance/s_dff1_out[4]_i_2_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.562 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.485     8.047    MPG_instance/s_en_in
    SLICE_X48Y17         FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.443    14.784    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y17         FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X48Y17         FDRE (Setup_fdre_C_CE)      -0.205    14.818    MPG_instance/s_dff1_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  6.771    

Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.704ns (23.682%)  route 2.269ns (76.318%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.553     5.074    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  MPG_instance/s_cnt_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  MPG_instance/s_cnt_out_reg[10]/Q
                         net (fo=2, routed)           0.842     6.373    MPG_instance/s_cnt_out_reg[10]
    SLICE_X49Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.497 r  MPG_instance/s_dff1_out[4]_i_2/O
                         net (fo=1, routed)           0.941     7.438    MPG_instance/s_dff1_out[4]_i_2_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.562 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.485     8.047    MPG_instance/s_en_in
    SLICE_X48Y17         FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.443    14.784    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y17         FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X48Y17         FDRE (Setup_fdre_C_CE)      -0.205    14.818    MPG_instance/s_dff1_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  6.771    

Slack (MET) :             7.758ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 1.692ns (75.470%)  route 0.550ns (24.530%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.557     5.078    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  MPG_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  MPG_instance/s_cnt_out_reg[1]/Q
                         net (fo=2, routed)           0.550     6.084    MPG_instance/s_cnt_out_reg[1]
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.758 r  MPG_instance/s_cnt_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.758    MPG_instance/s_cnt_out_reg[0]_i_1__0_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  MPG_instance/s_cnt_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.872    MPG_instance/s_cnt_out_reg[4]_i_1__0_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  MPG_instance/s_cnt_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.986    MPG_instance/s_cnt_out_reg[8]_i_1__0_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.320 r  MPG_instance/s_cnt_out_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.320    MPG_instance/s_cnt_out_reg[12]_i_1__0_n_6
    SLICE_X48Y23         FDRE                                         r  MPG_instance/s_cnt_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.436    14.777    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y23         FDRE                                         r  MPG_instance/s_cnt_out_reg[13]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X48Y23         FDRE (Setup_fdre_C_D)        0.062    15.078    MPG_instance/s_cnt_out_reg[13]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                  7.758    

Slack (MET) :             7.774ns  (required time - arrival time)
  Source:                 SSD_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.732ns (76.211%)  route 0.541ns (23.789%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.566     5.087    SSD_instance/clk_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  SSD_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  SSD_instance/s_cnt_out_reg[1]/Q
                         net (fo=1, routed)           0.541     6.146    SSD_instance/s_cnt_out_reg_n_0_[1]
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.803 r  SSD_instance/s_cnt_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.803    SSD_instance/s_cnt_out_reg[0]_i_1_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  SSD_instance/s_cnt_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    SSD_instance/s_cnt_out_reg[4]_i_1_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  SSD_instance/s_cnt_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.037    SSD_instance/s_cnt_out_reg[8]_i_1_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.360 r  SSD_instance/s_cnt_out_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.360    SSD_instance/s_cnt_out_reg[12]_i_1_n_6
    SLICE_X56Y16         FDRE                                         r  SSD_instance/s_cnt_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.446    14.787    SSD_instance/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  SSD_instance/s_cnt_out_reg[13]/C
                         clock pessimism              0.273    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X56Y16         FDRE (Setup_fdre_C_D)        0.109    15.134    SSD_instance/s_cnt_out_reg[13]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.360    
  -------------------------------------------------------------------
                         slack                                  7.774    

Slack (MET) :             7.779ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 1.671ns (75.238%)  route 0.550ns (24.762%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.557     5.078    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  MPG_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  MPG_instance/s_cnt_out_reg[1]/Q
                         net (fo=2, routed)           0.550     6.084    MPG_instance/s_cnt_out_reg[1]
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.758 r  MPG_instance/s_cnt_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.758    MPG_instance/s_cnt_out_reg[0]_i_1__0_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  MPG_instance/s_cnt_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.872    MPG_instance/s_cnt_out_reg[4]_i_1__0_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  MPG_instance/s_cnt_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.986    MPG_instance/s_cnt_out_reg[8]_i_1__0_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.299 r  MPG_instance/s_cnt_out_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.299    MPG_instance/s_cnt_out_reg[12]_i_1__0_n_4
    SLICE_X48Y23         FDRE                                         r  MPG_instance/s_cnt_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.436    14.777    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y23         FDRE                                         r  MPG_instance/s_cnt_out_reg[15]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X48Y23         FDRE (Setup_fdre_C_D)        0.062    15.078    MPG_instance/s_cnt_out_reg[15]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -7.299    
  -------------------------------------------------------------------
                         slack                                  7.779    

Slack (MET) :             7.782ns  (required time - arrival time)
  Source:                 SSD_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.724ns (76.127%)  route 0.541ns (23.873%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.566     5.087    SSD_instance/clk_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  SSD_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  SSD_instance/s_cnt_out_reg[1]/Q
                         net (fo=1, routed)           0.541     6.146    SSD_instance/s_cnt_out_reg_n_0_[1]
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.803 r  SSD_instance/s_cnt_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.803    SSD_instance/s_cnt_out_reg[0]_i_1_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  SSD_instance/s_cnt_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    SSD_instance/s_cnt_out_reg[4]_i_1_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  SSD_instance/s_cnt_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.037    SSD_instance/s_cnt_out_reg[8]_i_1_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.352 r  SSD_instance/s_cnt_out_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.352    SSD_instance/s_cnt_out_reg[12]_i_1_n_4
    SLICE_X56Y16         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.446    14.787    SSD_instance/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
                         clock pessimism              0.273    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X56Y16         FDRE (Setup_fdre_C_D)        0.109    15.134    SSD_instance/s_cnt_out_reg[15]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.352    
  -------------------------------------------------------------------
                         slack                                  7.782    

Slack (MET) :             7.853ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 1.597ns (74.384%)  route 0.550ns (25.616%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.557     5.078    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  MPG_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  MPG_instance/s_cnt_out_reg[1]/Q
                         net (fo=2, routed)           0.550     6.084    MPG_instance/s_cnt_out_reg[1]
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.758 r  MPG_instance/s_cnt_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.758    MPG_instance/s_cnt_out_reg[0]_i_1__0_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  MPG_instance/s_cnt_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.872    MPG_instance/s_cnt_out_reg[4]_i_1__0_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  MPG_instance/s_cnt_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.986    MPG_instance/s_cnt_out_reg[8]_i_1__0_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.225 r  MPG_instance/s_cnt_out_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.225    MPG_instance/s_cnt_out_reg[12]_i_1__0_n_5
    SLICE_X48Y23         FDRE                                         r  MPG_instance/s_cnt_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.436    14.777    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y23         FDRE                                         r  MPG_instance/s_cnt_out_reg[14]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X48Y23         FDRE (Setup_fdre_C_D)        0.062    15.078    MPG_instance/s_cnt_out_reg[14]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                  7.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff1_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff2_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  MPG_instance/s_dff1_out_reg[4]/Q
                         net (fo=1, routed)           0.113     1.699    MPG_instance/s_dff1_out[4]
    SLICE_X48Y16         FDRE                                         r  MPG_instance/s_dff2_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.829     1.956    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  MPG_instance/s_dff2_out_reg[4]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X48Y16         FDRE (Hold_fdre_C_D)         0.066     1.524    MPG_instance/s_dff2_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff2_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff3_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.956%)  route 0.130ns (48.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.561     1.444    MPG_instance/clk_IBUF_BUFG
    SLICE_X49Y16         FDRE                                         r  MPG_instance/s_dff2_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  MPG_instance/s_dff2_out_reg[2]/Q
                         net (fo=4, routed)           0.130     1.716    MPG_instance/s_dff2_out[2]
    SLICE_X52Y16         FDRE                                         r  MPG_instance/s_dff3_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.830     1.957    MPG_instance/clk_IBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  MPG_instance/s_dff3_out_reg[2]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X52Y16         FDRE (Hold_fdre_C_D)         0.059     1.538    MPG_instance/s_dff3_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff1_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff2_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  MPG_instance/s_dff1_out_reg[0]/Q
                         net (fo=1, routed)           0.121     1.708    MPG_instance/s_dff1_out[0]
    SLICE_X48Y16         FDRE                                         r  MPG_instance/s_dff2_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.829     1.956    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  MPG_instance/s_dff2_out_reg[0]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X48Y16         FDRE (Hold_fdre_C_D)         0.070     1.528    MPG_instance/s_dff2_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff2_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff3_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.560     1.443    MPG_instance/clk_IBUF_BUFG
    SLICE_X49Y17         FDRE                                         r  MPG_instance/s_dff2_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  MPG_instance/s_dff2_out_reg[1]/Q
                         net (fo=4, routed)           0.124     1.708    MPG_instance/s_dff2_out[1]
    SLICE_X49Y16         FDRE                                         r  MPG_instance/s_dff3_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.829     1.956    MPG_instance/clk_IBUF_BUFG
    SLICE_X49Y16         FDRE                                         r  MPG_instance/s_dff3_out_reg[1]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X49Y16         FDRE (Hold_fdre_C_D)         0.066     1.524    MPG_instance/s_dff3_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff2_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff3_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.581%)  route 0.183ns (56.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    MPG_instance/clk_IBUF_BUFG
    SLICE_X49Y14         FDRE                                         r  MPG_instance/s_dff2_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  MPG_instance/s_dff2_out_reg[3]/Q
                         net (fo=4, routed)           0.183     1.769    MPG_instance/s_dff2_out[3]
    SLICE_X51Y14         FDRE                                         r  MPG_instance/s_dff3_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.832     1.959    MPG_instance/clk_IBUF_BUFG
    SLICE_X51Y14         FDRE                                         r  MPG_instance/s_dff3_out_reg[3]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X51Y14         FDRE (Hold_fdre_C_D)         0.070     1.551    MPG_instance/s_dff3_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff1_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff2_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.131%)  route 0.179ns (55.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.560     1.443    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y17         FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  MPG_instance/s_dff1_out_reg[2]/Q
                         net (fo=1, routed)           0.179     1.763    MPG_instance/s_dff1_out[2]
    SLICE_X49Y16         FDRE                                         r  MPG_instance/s_dff2_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.829     1.956    MPG_instance/clk_IBUF_BUFG
    SLICE_X49Y16         FDRE                                         r  MPG_instance/s_dff2_out_reg[2]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X49Y16         FDRE (Hold_fdre_C_D)         0.070     1.528    MPG_instance/s_dff2_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff1_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff2_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.131%)  route 0.179ns (55.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  MPG_instance/s_dff1_out_reg[3]/Q
                         net (fo=1, routed)           0.179     1.765    MPG_instance/s_dff1_out[3]
    SLICE_X49Y14         FDRE                                         r  MPG_instance/s_dff2_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.831     1.958    MPG_instance/clk_IBUF_BUFG
    SLICE_X49Y14         FDRE                                         r  MPG_instance/s_dff2_out_reg[3]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X49Y14         FDRE (Hold_fdre_C_D)         0.070     1.530    MPG_instance/s_dff2_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff2_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff3_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.412%)  route 0.191ns (57.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.561     1.444    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  MPG_instance/s_dff2_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  MPG_instance/s_dff2_out_reg[0]/Q
                         net (fo=3, routed)           0.191     1.777    MPG_instance/Q[0]
    SLICE_X48Y19         FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.826     1.953    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X48Y19         FDRE (Hold_fdre_C_D)         0.070     1.525    MPG_instance/s_dff3_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkdiv_instance/clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_instance/clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.556     1.439    clkdiv_instance/clk_IBUF_BUFG
    SLICE_X45Y19         FDCE                                         r  clkdiv_instance/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDCE (Prop_fdce_C_Q)         0.141     1.580 f  clkdiv_instance/clk_reg/Q
                         net (fo=3, routed)           0.168     1.748    clkdiv_instance/clk
    SLICE_X45Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.793 r  clkdiv_instance/clk_i_1/O
                         net (fo=1, routed)           0.000     1.793    clkdiv_instance/p_0_in
    SLICE_X45Y19         FDCE                                         r  clkdiv_instance/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.824     1.951    clkdiv_instance/clk_IBUF_BUFG
    SLICE_X45Y19         FDCE                                         r  clkdiv_instance/clk_reg/C
                         clock pessimism             -0.512     1.439    
    SLICE_X45Y19         FDCE (Hold_fdce_C_D)         0.091     1.530    clkdiv_instance/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSD_instance/s_cnt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.563     1.446    SSD_instance/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  SSD_instance/s_cnt_out_reg[14]/Q
                         net (fo=14, routed)          0.127     1.737    SSD_instance/p_0_in[0]
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  SSD_instance/s_cnt_out_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    SSD_instance/s_cnt_out_reg[12]_i_1_n_5
    SLICE_X56Y16         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.830     1.957    SSD_instance/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
                         clock pessimism             -0.511     1.446    
    SLICE_X56Y16         FDRE (Hold_fdre_C_D)         0.134     1.580    SSD_instance/s_cnt_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y20   MPG_instance/s_cnt_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y22   MPG_instance/s_cnt_out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y22   MPG_instance/s_cnt_out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y23   MPG_instance/s_cnt_out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y23   MPG_instance/s_cnt_out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y23   MPG_instance/s_cnt_out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y23   MPG_instance/s_cnt_out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y20   MPG_instance/s_cnt_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y20   MPG_instance/s_cnt_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y20   MPG_instance/s_cnt_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y20   MPG_instance/s_cnt_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y22   MPG_instance/s_cnt_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y22   MPG_instance/s_cnt_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y22   MPG_instance/s_cnt_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y22   MPG_instance/s_cnt_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y23   MPG_instance/s_cnt_out_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y23   MPG_instance/s_cnt_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y23   MPG_instance/s_cnt_out_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y23   MPG_instance/s_cnt_out_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y20   MPG_instance/s_cnt_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y20   MPG_instance/s_cnt_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y22   MPG_instance/s_cnt_out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y22   MPG_instance/s_cnt_out_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y22   MPG_instance/s_cnt_out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y22   MPG_instance/s_cnt_out_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y23   MPG_instance/s_cnt_out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y23   MPG_instance/s_cnt_out_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y23   MPG_instance/s_cnt_out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y23   MPG_instance/s_cnt_out_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.665ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.762ns  (required time - arrival time)
  Source:                 MPG_instance/s_dff2_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_instance/clk_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.580ns (33.087%)  route 1.173ns (66.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.562     5.083    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  MPG_instance/s_dff2_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  MPG_instance/s_dff2_out_reg[0]/Q
                         net (fo=3, routed)           0.819     6.358    MPG_instance/Q[0]
    SLICE_X47Y19         LUT2 (Prop_lut2_I0_O)        0.124     6.482 f  MPG_instance/clk_i_2/O
                         net (fo=52, routed)          0.354     6.836    clkdiv_instance/reset
    SLICE_X45Y19         FDCE                                         f  clkdiv_instance/clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.437    14.778    clkdiv_instance/clk_IBUF_BUFG
    SLICE_X45Y19         FDCE                                         r  clkdiv_instance/clk_reg/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X45Y19         FDCE (Recov_fdce_C_CLR)     -0.405    14.598    clkdiv_instance/clk_reg
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -6.836    
  -------------------------------------------------------------------
                         slack                                  7.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff3_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_instance/clk_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.736%)  route 0.419ns (69.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.558     1.441    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  MPG_instance/s_dff3_out_reg[0]/Q
                         net (fo=2, routed)           0.292     1.874    MPG_instance/s_dff3_out_reg[0]_0[0]
    SLICE_X47Y19         LUT2 (Prop_lut2_I1_O)        0.045     1.919 f  MPG_instance/clk_i_2/O
                         net (fo=52, routed)          0.127     2.046    clkdiv_instance/reset
    SLICE_X45Y19         FDCE                                         f  clkdiv_instance/clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.824     1.951    clkdiv_instance/clk_IBUF_BUFG
    SLICE_X45Y19         FDCE                                         r  clkdiv_instance/clk_reg/C
                         clock pessimism             -0.478     1.473    
    SLICE_X45Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    clkdiv_instance/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.665    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           310 Endpoints
Min Delay           310 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Vcount_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.802ns  (logic 3.875ns (13.454%)  route 24.927ns (86.546%))
  Logic Levels:           16  (CARRY4=4 FDCE=1 LUT2=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE                         0.000     0.000 r  Vcount_reg[5]/C
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Vcount_reg[5]/Q
                         net (fo=15, routed)          1.798     2.316    Vcount_reg_n_0_[5]
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.124     2.440 r  g0_b0_i_21/O
                         net (fo=1, routed)           0.000     2.440    g0_b0_i_21_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.838 r  g0_b0_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.838    g0_b0_i_15_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.952 r  g0_b0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.952    g0_b0_i_13_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.174 r  g0_b0_i_10/O[0]
                         net (fo=5, routed)           0.753     3.927    g0_b0_i_10_n_7
    SLICE_X42Y45         LUT2 (Prop_lut2_I1_O)        0.299     4.226 r  g0_b0_i_7/O
                         net (fo=1, routed)           0.000     4.226    g0_b0_i_7_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.869 r  g0_b0_i_1/O[3]
                         net (fo=65, routed)          3.212     8.081    g0_b0_i_1_n_4
    SLICE_X49Y74         LUT5 (Prop_lut5_I3_O)        0.307     8.388 f  g0_b0_i_2/O
                         net (fo=979, routed)        12.719    21.107    g0_b0_i_2_n_0
    SLICE_X60Y99         LUT6 (Prop_lut6_I3_O)        0.124    21.231 r  g1_b10__19/O
                         net (fo=2, routed)           0.607    21.838    g1_b10__19_n_0
    SLICE_X60Y98         LUT4 (Prop_lut4_I2_O)        0.124    21.962 r  Color[7]_i_306/O
                         net (fo=1, routed)           0.670    22.632    Color[7]_i_306_n_0
    SLICE_X60Y98         LUT6 (Prop_lut6_I5_O)        0.124    22.756 r  Color[7]_i_207/O
                         net (fo=1, routed)           0.000    22.756    Color[7]_i_207_n_0
    SLICE_X60Y98         MUXF7 (Prop_muxf7_I0_O)      0.209    22.965 r  Color_reg[7]_i_102/O
                         net (fo=2, routed)           0.964    23.930    Color_reg[7]_i_102_n_0
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.297    24.227 r  Color[7]_i_36/O
                         net (fo=1, routed)           1.023    25.249    Color[7]_i_36_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I3_O)        0.124    25.373 r  Color[7]_i_11/O
                         net (fo=1, routed)           1.453    26.827    Color[7]_i_11_n_0
    SLICE_X62Y66         LUT6 (Prop_lut6_I5_O)        0.124    26.951 r  Color[7]_i_3/O
                         net (fo=1, routed)           1.728    28.678    city[0,0][7]
    SLICE_X52Y45         LUT6 (Prop_lut6_I2_O)        0.124    28.802 r  Color[7]_i_1/O
                         net (fo=1, routed)           0.000    28.802    Color[7]_i_1_n_0
    SLICE_X52Y45         FDSE                                         r  Color_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.383ns  (logic 4.089ns (14.406%)  route 24.294ns (85.594%))
  Logic Levels:           17  (CARRY4=4 FDCE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE                         0.000     0.000 r  Vcount_reg[5]/C
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Vcount_reg[5]/Q
                         net (fo=15, routed)          1.798     2.316    Vcount_reg_n_0_[5]
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.124     2.440 r  g0_b0_i_21/O
                         net (fo=1, routed)           0.000     2.440    g0_b0_i_21_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.838 r  g0_b0_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.838    g0_b0_i_15_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.952 r  g0_b0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.952    g0_b0_i_13_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.174 r  g0_b0_i_10/O[0]
                         net (fo=5, routed)           0.753     3.927    g0_b0_i_10_n_7
    SLICE_X42Y45         LUT2 (Prop_lut2_I1_O)        0.299     4.226 r  g0_b0_i_7/O
                         net (fo=1, routed)           0.000     4.226    g0_b0_i_7_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.869 r  g0_b0_i_1/O[3]
                         net (fo=65, routed)          3.212     8.081    g0_b0_i_1_n_4
    SLICE_X49Y74         LUT5 (Prop_lut5_I3_O)        0.307     8.388 f  g0_b0_i_2/O
                         net (fo=979, routed)        12.719    21.107    g0_b0_i_2_n_0
    SLICE_X60Y99         LUT6 (Prop_lut6_I3_O)        0.124    21.231 r  g1_b10__19/O
                         net (fo=2, routed)           0.607    21.838    g1_b10__19_n_0
    SLICE_X60Y98         LUT4 (Prop_lut4_I2_O)        0.124    21.962 r  Color[7]_i_306/O
                         net (fo=1, routed)           0.670    22.632    Color[7]_i_306_n_0
    SLICE_X60Y98         LUT6 (Prop_lut6_I5_O)        0.124    22.756 r  Color[7]_i_207/O
                         net (fo=1, routed)           0.000    22.756    Color[7]_i_207_n_0
    SLICE_X60Y98         MUXF7 (Prop_muxf7_I0_O)      0.209    22.965 r  Color_reg[7]_i_102/O
                         net (fo=2, routed)           0.812    23.778    Color_reg[7]_i_102_n_0
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.297    24.075 r  Color[3]_i_64/O
                         net (fo=1, routed)           0.872    24.946    Color[3]_i_64_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I3_O)        0.124    25.070 r  Color[3]_i_28/O
                         net (fo=1, routed)           1.153    26.224    Color[3]_i_28_n_0
    SLICE_X60Y83         LUT5 (Prop_lut5_I4_O)        0.124    26.348 r  Color[3]_i_10/O
                         net (fo=1, routed)           1.697    28.045    Color[3]_i_10_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I5_O)        0.124    28.169 r  Color[3]_i_3/O
                         net (fo=1, routed)           0.000    28.169    Color[3]_i_3_n_0
    SLICE_X56Y54         MUXF7 (Prop_muxf7_I1_O)      0.214    28.383 r  Color_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    28.383    Color_reg[3]_i_1_n_0
    SLICE_X56Y54         FDSE                                         r  Color_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.374ns  (logic 4.135ns (14.573%)  route 24.239ns (85.427%))
  Logic Levels:           16  (CARRY4=4 FDCE=1 LUT2=2 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE                         0.000     0.000 r  Vcount_reg[5]/C
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Vcount_reg[5]/Q
                         net (fo=15, routed)          1.798     2.316    Vcount_reg_n_0_[5]
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.124     2.440 r  g0_b0_i_21/O
                         net (fo=1, routed)           0.000     2.440    g0_b0_i_21_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.838 r  g0_b0_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.838    g0_b0_i_15_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.952 r  g0_b0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.952    g0_b0_i_13_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.174 r  g0_b0_i_10/O[0]
                         net (fo=5, routed)           0.753     3.927    g0_b0_i_10_n_7
    SLICE_X42Y45         LUT2 (Prop_lut2_I1_O)        0.299     4.226 r  g0_b0_i_7/O
                         net (fo=1, routed)           0.000     4.226    g0_b0_i_7_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.869 r  g0_b0_i_1/O[3]
                         net (fo=65, routed)          3.212     8.081    g0_b0_i_1_n_4
    SLICE_X49Y74         LUT5 (Prop_lut5_I3_O)        0.307     8.388 f  g0_b0_i_2/O
                         net (fo=979, routed)        12.926    21.314    g0_b0_i_2_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I3_O)        0.124    21.438 r  g1_b9__21/O
                         net (fo=2, routed)           0.819    22.257    g1_b9__21_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I3_O)        0.124    22.381 r  Color[11]_i_351/O
                         net (fo=1, routed)           0.000    22.381    Color[11]_i_351_n_0
    SLICE_X58Y99         MUXF7 (Prop_muxf7_I1_O)      0.217    22.598 r  Color_reg[11]_i_192/O
                         net (fo=1, routed)           0.000    22.598    Color_reg[11]_i_192_n_0
    SLICE_X58Y99         MUXF8 (Prop_muxf8_I1_O)      0.094    22.692 r  Color_reg[11]_i_83/O
                         net (fo=1, routed)           0.801    23.493    Color_reg[11]_i_83_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I1_O)        0.316    23.809 r  Color[11]_i_39/O
                         net (fo=1, routed)           1.727    25.536    Color[11]_i_39_n_0
    SLICE_X62Y75         LUT6 (Prop_lut6_I5_O)        0.124    25.660 r  Color[11]_i_16/O
                         net (fo=1, routed)           0.000    25.660    Color[11]_i_16_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I0_O)      0.212    25.872 r  Color_reg[11]_i_4/O
                         net (fo=1, routed)           2.203    28.075    city[0,0][11]
    SLICE_X52Y45         LUT6 (Prop_lut6_I2_O)        0.299    28.374 r  Color[11]_i_1/O
                         net (fo=1, routed)           0.000    28.374    Color[11]_i_1_n_0
    SLICE_X52Y45         FDSE                                         r  Color_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.319ns  (logic 4.140ns (15.155%)  route 23.179ns (84.845%))
  Logic Levels:           16  (CARRY4=4 FDCE=1 LUT2=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE                         0.000     0.000 r  Vcount_reg[5]/C
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Vcount_reg[5]/Q
                         net (fo=15, routed)          1.798     2.316    Vcount_reg_n_0_[5]
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.124     2.440 r  g0_b0_i_21/O
                         net (fo=1, routed)           0.000     2.440    g0_b0_i_21_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.838 r  g0_b0_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.838    g0_b0_i_15_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.952 r  g0_b0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.952    g0_b0_i_13_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.174 r  g0_b0_i_10/O[0]
                         net (fo=5, routed)           0.753     3.927    g0_b0_i_10_n_7
    SLICE_X42Y45         LUT2 (Prop_lut2_I1_O)        0.299     4.226 r  g0_b0_i_7/O
                         net (fo=1, routed)           0.000     4.226    g0_b0_i_7_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.869 r  g0_b0_i_1/O[3]
                         net (fo=65, routed)          2.352     7.221    g0_b0_i_1_n_4
    SLICE_X31Y46         LUT5 (Prop_lut5_I3_O)        0.335     7.556 f  g0_b10__60_i_1/O
                         net (fo=979, routed)        13.597    21.153    g0_b10__60_i_1_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I3_O)        0.326    21.479 r  g1_b5__90/O
                         net (fo=1, routed)           0.000    21.479    g1_b5__90_n_0
    SLICE_X43Y92         MUXF7 (Prop_muxf7_I1_O)      0.245    21.724 r  Color_reg[5]_i_345/O
                         net (fo=1, routed)           0.000    21.724    Color_reg[5]_i_345_n_0
    SLICE_X43Y92         MUXF8 (Prop_muxf8_I0_O)      0.104    21.828 r  Color_reg[5]_i_138/O
                         net (fo=1, routed)           0.730    22.558    Color_reg[5]_i_138_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I3_O)        0.316    22.874 r  Color[5]_i_49/O
                         net (fo=1, routed)           0.444    23.318    Color[5]_i_49_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I5_O)        0.124    23.442 r  Color[5]_i_18/O
                         net (fo=1, routed)           0.669    24.111    Color[5]_i_18_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    24.235 r  Color[5]_i_7/O
                         net (fo=1, routed)           1.083    25.317    Color[5]_i_7_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I5_O)        0.124    25.441 r  Color[5]_i_2/O
                         net (fo=1, routed)           1.753    27.195    Color[5]_i_2_n_0
    SLICE_X50Y57         LUT5 (Prop_lut5_I2_O)        0.124    27.319 r  Color[5]_i_1/O
                         net (fo=1, routed)           0.000    27.319    Color[5]_i_1_n_0
    SLICE_X50Y57         FDSE                                         r  Color_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.275ns  (logic 3.813ns (13.980%)  route 23.462ns (86.020%))
  Logic Levels:           15  (CARRY4=4 FDCE=1 LUT2=2 LUT5=1 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE                         0.000     0.000 r  Vcount_reg[5]/C
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Vcount_reg[5]/Q
                         net (fo=15, routed)          1.798     2.316    Vcount_reg_n_0_[5]
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.124     2.440 r  g0_b0_i_21/O
                         net (fo=1, routed)           0.000     2.440    g0_b0_i_21_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.838 r  g0_b0_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.838    g0_b0_i_15_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.952 r  g0_b0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.952    g0_b0_i_13_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.174 r  g0_b0_i_10/O[0]
                         net (fo=5, routed)           0.753     3.927    g0_b0_i_10_n_7
    SLICE_X42Y45         LUT2 (Prop_lut2_I1_O)        0.299     4.226 r  g0_b0_i_7/O
                         net (fo=1, routed)           0.000     4.226    g0_b0_i_7_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.869 f  g0_b0_i_1/O[3]
                         net (fo=65, routed)          2.352     7.221    g0_b0_i_1_n_4
    SLICE_X31Y46         LUT5 (Prop_lut5_I3_O)        0.335     7.556 r  g0_b10__60_i_1/O
                         net (fo=979, routed)        13.241    20.797    g0_b10__60_i_1_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I3_O)        0.326    21.123 r  g1_b4__101/O
                         net (fo=1, routed)           0.674    21.797    g1_b4__101_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I0_O)        0.124    21.921 r  Color[4]_i_244/O
                         net (fo=1, routed)           0.945    22.866    Color[4]_i_244_n_0
    SLICE_X35Y92         LUT6 (Prop_lut6_I5_O)        0.124    22.990 r  Color[4]_i_81/O
                         net (fo=1, routed)           0.938    23.928    Color[4]_i_81_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I0_O)        0.124    24.052 r  Color[4]_i_31/O
                         net (fo=1, routed)           0.452    24.504    Color[4]_i_31_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I0_O)        0.124    24.628 r  Color[4]_i_10/O
                         net (fo=1, routed)           2.309    26.937    Color[4]_i_10_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.124    27.061 r  Color[4]_i_3/O
                         net (fo=1, routed)           0.000    27.061    Color[4]_i_3_n_0
    SLICE_X42Y59         MUXF7 (Prop_muxf7_I1_O)      0.214    27.275 r  Color_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    27.275    Color_reg[4]_i_1_n_0
    SLICE_X42Y59         FDSE                                         r  Color_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.025ns  (logic 4.130ns (15.282%)  route 22.895ns (84.718%))
  Logic Levels:           16  (CARRY4=4 FDCE=1 LUT2=2 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE                         0.000     0.000 r  Vcount_reg[5]/C
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Vcount_reg[5]/Q
                         net (fo=15, routed)          1.798     2.316    Vcount_reg_n_0_[5]
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.124     2.440 r  g0_b0_i_21/O
                         net (fo=1, routed)           0.000     2.440    g0_b0_i_21_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.838 r  g0_b0_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.838    g0_b0_i_15_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.952 r  g0_b0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.952    g0_b0_i_13_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.174 r  g0_b0_i_10/O[0]
                         net (fo=5, routed)           0.753     3.927    g0_b0_i_10_n_7
    SLICE_X42Y45         LUT2 (Prop_lut2_I1_O)        0.299     4.226 r  g0_b0_i_7/O
                         net (fo=1, routed)           0.000     4.226    g0_b0_i_7_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.869 f  g0_b0_i_1/O[3]
                         net (fo=65, routed)          3.212     8.081    g0_b0_i_1_n_4
    SLICE_X49Y74         LUT5 (Prop_lut5_I3_O)        0.307     8.388 r  g0_b0_i_2/O
                         net (fo=979, routed)        12.166    20.555    g0_b0_i_2_n_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I3_O)        0.124    20.679 r  g1_b1__57/O
                         net (fo=1, routed)           0.792    21.470    g1_b1__57_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I3_O)        0.124    21.594 r  Color[1]_i_254/O
                         net (fo=1, routed)           0.000    21.594    Color[1]_i_254_n_0
    SLICE_X62Y85         MUXF7 (Prop_muxf7_I0_O)      0.212    21.806 r  Color_reg[1]_i_123/O
                         net (fo=1, routed)           0.000    21.806    Color_reg[1]_i_123_n_0
    SLICE_X62Y85         MUXF8 (Prop_muxf8_I1_O)      0.094    21.900 r  Color_reg[1]_i_47/O
                         net (fo=1, routed)           1.290    23.191    Color_reg[1]_i_47_n_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I5_O)        0.316    23.507 r  Color[1]_i_16/O
                         net (fo=1, routed)           0.000    23.507    Color[1]_i_16_n_0
    SLICE_X55Y79         MUXF7 (Prop_muxf7_I0_O)      0.212    23.719 r  Color_reg[1]_i_6/O
                         net (fo=1, routed)           1.211    24.929    Color_reg[1]_i_6_n_0
    SLICE_X53Y71         LUT5 (Prop_lut5_I2_O)        0.299    25.228 r  Color[1]_i_2/O
                         net (fo=1, routed)           1.672    26.901    city[0,0][1]
    SLICE_X46Y43         LUT6 (Prop_lut6_I0_O)        0.124    27.025 r  Color[1]_i_1/O
                         net (fo=1, routed)           0.000    27.025    Color[1]_i_1_n_0
    SLICE_X46Y43         FDSE                                         r  Color_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.004ns  (logic 4.058ns (15.027%)  route 22.946ns (84.973%))
  Logic Levels:           16  (CARRY4=4 FDCE=1 LUT2=2 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE                         0.000     0.000 r  Vcount_reg[5]/C
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Vcount_reg[5]/Q
                         net (fo=15, routed)          1.798     2.316    Vcount_reg_n_0_[5]
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.124     2.440 r  g0_b0_i_21/O
                         net (fo=1, routed)           0.000     2.440    g0_b0_i_21_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.838 r  g0_b0_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.838    g0_b0_i_15_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.952 r  g0_b0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.952    g0_b0_i_13_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.174 r  g0_b0_i_10/O[0]
                         net (fo=5, routed)           0.753     3.927    g0_b0_i_10_n_7
    SLICE_X42Y45         LUT2 (Prop_lut2_I1_O)        0.299     4.226 r  g0_b0_i_7/O
                         net (fo=1, routed)           0.000     4.226    g0_b0_i_7_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.804 r  g0_b0_i_1/O[2]
                         net (fo=65, routed)          2.464     7.269    g0_b0_i_1_n_5
    SLICE_X31Y46         LUT5 (Prop_lut5_I2_O)        0.301     7.570 r  g1_b2__76_i_1/O
                         net (fo=983, routed)        12.496    20.066    g1_b2__76_i_1_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I4_O)        0.124    20.190 r  g1_b2__76/O
                         net (fo=1, routed)           0.985    21.175    g1_b2__76_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I3_O)        0.124    21.299 r  Color[2]_i_250/O
                         net (fo=1, routed)           0.000    21.299    Color[2]_i_250_n_0
    SLICE_X56Y92         MUXF7 (Prop_muxf7_I1_O)      0.214    21.513 r  Color_reg[2]_i_122/O
                         net (fo=1, routed)           0.000    21.513    Color_reg[2]_i_122_n_0
    SLICE_X56Y92         MUXF8 (Prop_muxf8_I1_O)      0.088    21.601 r  Color_reg[2]_i_45/O
                         net (fo=1, routed)           1.104    22.705    Color_reg[2]_i_45_n_0
    SLICE_X59Y86         LUT6 (Prop_lut6_I3_O)        0.319    23.024 r  Color[2]_i_14/O
                         net (fo=1, routed)           1.353    24.377    Color[2]_i_14_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I1_O)        0.124    24.501 r  Color[2]_i_5/O
                         net (fo=1, routed)           0.000    24.501    Color[2]_i_5_n_0
    SLICE_X59Y74         MUXF7 (Prop_muxf7_I0_O)      0.212    24.713 r  Color_reg[2]_i_2/O
                         net (fo=1, routed)           1.992    26.705    city[0,0][2]
    SLICE_X46Y44         LUT6 (Prop_lut6_I0_O)        0.299    27.004 r  Color[2]_i_1/O
                         net (fo=1, routed)           0.000    27.004    Color[2]_i_1_n_0
    SLICE_X46Y44         FDSE                                         r  Color_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.601ns  (logic 4.404ns (16.556%)  route 22.197ns (83.444%))
  Logic Levels:           17  (CARRY4=4 FDCE=1 LUT2=2 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE                         0.000     0.000 r  Vcount_reg[5]/C
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Vcount_reg[5]/Q
                         net (fo=15, routed)          1.798     2.316    Vcount_reg_n_0_[5]
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.124     2.440 r  g0_b0_i_21/O
                         net (fo=1, routed)           0.000     2.440    g0_b0_i_21_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.838 r  g0_b0_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.838    g0_b0_i_15_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.952 r  g0_b0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.952    g0_b0_i_13_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.174 r  g0_b0_i_10/O[0]
                         net (fo=5, routed)           0.753     3.927    g0_b0_i_10_n_7
    SLICE_X42Y45         LUT2 (Prop_lut2_I1_O)        0.299     4.226 r  g0_b0_i_7/O
                         net (fo=1, routed)           0.000     4.226    g0_b0_i_7_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.869 r  g0_b0_i_1/O[3]
                         net (fo=65, routed)          2.329     7.199    g0_b0_i_1_n_4
    SLICE_X35Y45         LUT5 (Prop_lut5_I0_O)        0.307     7.506 r  g0_b8__72_i_1/O
                         net (fo=979, routed)        13.308    20.814    g0_b8__72_i_1_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I5_O)        0.124    20.938 r  g1_b6__104/O
                         net (fo=1, routed)           0.000    20.938    g1_b6__104_n_0
    SLICE_X47Y96         MUXF7 (Prop_muxf7_I1_O)      0.245    21.183 r  Color_reg[6]_i_341/O
                         net (fo=1, routed)           0.000    21.183    Color_reg[6]_i_341_n_0
    SLICE_X47Y96         MUXF8 (Prop_muxf8_I0_O)      0.104    21.287 r  Color_reg[6]_i_208/O
                         net (fo=1, routed)           0.810    22.097    Color_reg[6]_i_208_n_0
    SLICE_X47Y95         LUT6 (Prop_lut6_I5_O)        0.316    22.413 r  Color[6]_i_93/O
                         net (fo=1, routed)           1.309    23.721    Color[6]_i_93_n_0
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.124    23.845 r  Color[6]_i_36/O
                         net (fo=1, routed)           0.000    23.845    Color[6]_i_36_n_0
    SLICE_X56Y88         MUXF7 (Prop_muxf7_I1_O)      0.214    24.059 r  Color_reg[6]_i_16/O
                         net (fo=1, routed)           0.000    24.059    Color_reg[6]_i_16_n_0
    SLICE_X56Y88         MUXF8 (Prop_muxf8_I1_O)      0.088    24.147 r  Color_reg[6]_i_6/O
                         net (fo=1, routed)           1.890    26.037    Color_reg[6]_i_6_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I0_O)        0.319    26.356 r  Color[6]_i_3/O
                         net (fo=1, routed)           0.000    26.356    Color[6]_i_3_n_0
    SLICE_X55Y55         MUXF7 (Prop_muxf7_I1_O)      0.245    26.601 r  Color_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    26.601    Color_reg[6]_i_1_n_0
    SLICE_X55Y55         FDSE                                         r  Color_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.358ns  (logic 4.479ns (17.663%)  route 20.879ns (82.337%))
  Logic Levels:           18  (CARRY4=5 FDCE=1 LUT2=2 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE                         0.000     0.000 r  Vcount_reg[5]/C
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Vcount_reg[5]/Q
                         net (fo=15, routed)          1.798     2.316    Vcount_reg_n_0_[5]
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.124     2.440 r  g0_b0_i_21/O
                         net (fo=1, routed)           0.000     2.440    g0_b0_i_21_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.838 r  g0_b0_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.838    g0_b0_i_15_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.952 r  g0_b0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.952    g0_b0_i_13_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.174 r  g0_b0_i_10/O[0]
                         net (fo=5, routed)           0.753     3.927    g0_b0_i_10_n_7
    SLICE_X42Y45         LUT2 (Prop_lut2_I1_O)        0.299     4.226 r  g0_b0_i_7/O
                         net (fo=1, routed)           0.000     4.226    g0_b0_i_7_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.759 r  g0_b0_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.759    g0_b0_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.978 f  g0_b0_i_9/O[0]
                         net (fo=65, routed)          2.861     7.839    g0_b0_i_9_n_7
    SLICE_X49Y74         LUT5 (Prop_lut5_I3_O)        0.295     8.134 r  g0_b0_i_4/O
                         net (fo=979, routed)        12.309    20.443    g0_b0_i_4_n_0
    SLICE_X49Y87         LUT6 (Prop_lut6_I5_O)        0.124    20.567 r  g1_b9__39/O
                         net (fo=1, routed)           0.000    20.567    g1_b9__39_n_0
    SLICE_X49Y87         MUXF7 (Prop_muxf7_I1_O)      0.217    20.784 r  Color_reg[10]_i_448/O
                         net (fo=1, routed)           0.000    20.784    Color_reg[10]_i_448_n_0
    SLICE_X49Y87         MUXF8 (Prop_muxf8_I1_O)      0.094    20.878 r  Color_reg[10]_i_240/O
                         net (fo=1, routed)           0.729    21.606    Color_reg[10]_i_240_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I5_O)        0.316    21.922 r  Color[10]_i_106/O
                         net (fo=1, routed)           0.000    21.922    Color[10]_i_106_n_0
    SLICE_X51Y86         MUXF7 (Prop_muxf7_I1_O)      0.245    22.167 r  Color_reg[10]_i_42/O
                         net (fo=1, routed)           0.000    22.167    Color_reg[10]_i_42_n_0
    SLICE_X51Y86         MUXF8 (Prop_muxf8_I0_O)      0.104    22.271 r  Color_reg[10]_i_18/O
                         net (fo=1, routed)           1.008    23.280    Color_reg[10]_i_18_n_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I3_O)        0.316    23.596 r  Color[10]_i_7/O
                         net (fo=1, routed)           1.422    25.017    Color[10]_i_7_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I0_O)        0.124    25.141 r  Color[10]_i_4/O
                         net (fo=1, routed)           0.000    25.141    Color[10]_i_4_n_0
    SLICE_X55Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    25.358 r  Color_reg[10]_i_2/O
                         net (fo=1, routed)           0.000    25.358    Color_reg[10]_i_2_n_0
    SLICE_X55Y55         FDSE                                         r  Color_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.677ns  (logic 4.506ns (18.260%)  route 20.171ns (81.740%))
  Logic Levels:           17  (CARRY4=4 FDCE=1 LUT2=2 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE                         0.000     0.000 r  Vcount_reg[5]/C
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Vcount_reg[5]/Q
                         net (fo=15, routed)          1.798     2.316    Vcount_reg_n_0_[5]
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.124     2.440 r  g0_b0_i_21/O
                         net (fo=1, routed)           0.000     2.440    g0_b0_i_21_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.838 r  g0_b0_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.838    g0_b0_i_15_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.952 r  g0_b0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.952    g0_b0_i_13_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.174 r  g0_b0_i_10/O[0]
                         net (fo=5, routed)           0.753     3.927    g0_b0_i_10_n_7
    SLICE_X42Y45         LUT2 (Prop_lut2_I1_O)        0.299     4.226 r  g0_b0_i_7/O
                         net (fo=1, routed)           0.000     4.226    g0_b0_i_7_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.869 f  g0_b0_i_1/O[3]
                         net (fo=65, routed)          2.352     7.221    g0_b0_i_1_n_4
    SLICE_X31Y46         LUT5 (Prop_lut5_I3_O)        0.335     7.556 r  g0_b10__60_i_1/O
                         net (fo=979, routed)        10.754    18.310    g0_b10__60_i_1_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I3_O)        0.326    18.636 r  g0_b0__91/O
                         net (fo=1, routed)           0.000    18.636    g0_b0__91_n_0
    SLICE_X45Y88         MUXF7 (Prop_muxf7_I0_O)      0.238    18.874 r  Color_reg[0]_i_809/O
                         net (fo=1, routed)           0.000    18.874    Color_reg[0]_i_809_n_0
    SLICE_X45Y88         MUXF8 (Prop_muxf8_I0_O)      0.104    18.978 r  Color_reg[0]_i_462/O
                         net (fo=1, routed)           0.902    19.880    Color_reg[0]_i_462_n_0
    SLICE_X46Y88         LUT6 (Prop_lut6_I1_O)        0.316    20.196 r  Color[0]_i_199/O
                         net (fo=1, routed)           0.000    20.196    Color[0]_i_199_n_0
    SLICE_X46Y88         MUXF7 (Prop_muxf7_I1_O)      0.214    20.410 r  Color_reg[0]_i_79/O
                         net (fo=1, routed)           0.000    20.410    Color_reg[0]_i_79_n_0
    SLICE_X46Y88         MUXF8 (Prop_muxf8_I1_O)      0.088    20.498 r  Color_reg[0]_i_30/O
                         net (fo=1, routed)           1.201    21.699    Color_reg[0]_i_30_n_0
    SLICE_X46Y83         LUT6 (Prop_lut6_I1_O)        0.319    22.018 r  Color[0]_i_9/O
                         net (fo=1, routed)           1.087    23.104    Color[0]_i_9_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124    23.228 r  Color[0]_i_2/O
                         net (fo=1, routed)           1.325    24.553    Color[0]_i_2_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.124    24.677 r  Color[0]_i_1/O
                         net (fo=1, routed)           0.000    24.677    Color[0]_i_1_n_0
    SLICE_X40Y54         FDSE                                         r  Color_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkdiv_instance/clock25mh_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clkdiv_instance/clk_out1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDCE                         0.000     0.000 r  clkdiv_instance/clock25mh_reg/C
    SLICE_X46Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  clkdiv_instance/clock25mh_reg/Q
                         net (fo=2, routed)           0.093     0.257    clkdiv_instance/clock25mh
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.045     0.302 r  clkdiv_instance/clk_out1_i_1/O
                         net (fo=1, routed)           0.000     0.302    clkdiv_instance/clk_out1_i_1_n_0
    SLICE_X47Y19         FDRE                                         r  clkdiv_instance/clk_out1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Color_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            G_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.164ns (52.663%)  route 0.147ns (47.337%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDSE                         0.000     0.000 r  Color_reg[7]/C
    SLICE_X52Y45         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  Color_reg[7]/Q
                         net (fo=1, routed)           0.147     0.311    Color_reg_n_0_[7]
    SLICE_X52Y47         FDRE                                         r  G_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Color_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            B_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.141ns (44.626%)  route 0.175ns (55.374%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDSE                         0.000     0.000 r  Color_reg[0]/C
    SLICE_X40Y54         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  Color_reg[0]/Q
                         net (fo=1, routed)           0.175     0.316    Color_reg_n_0_[0]
    SLICE_X41Y51         FDRE                                         r  B_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Squares_reg[2,2][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Squares_reg[2,2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.245%)  route 0.133ns (41.755%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y21         FDRE                         0.000     0.000 r  Squares_reg[2,2][3]/C
    SLICE_X53Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Squares_reg[2,2][3]/Q
                         net (fo=3, routed)           0.133     0.274    MPG_instance/Squares_reg[2,2][2]
    SLICE_X53Y21         LUT3 (Prop_lut3_I0_O)        0.045     0.319 r  MPG_instance/Squares[2,2][3]_i_1/O
                         net (fo=1, routed)           0.000     0.319    MPG_instance_n_39
    SLICE_X53Y21         FDRE                                         r  Squares_reg[2,2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Color_reg[11]/C
                            (rising edge-triggered cell FDSE)
  Destination:            R_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.164ns (49.565%)  route 0.167ns (50.435%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDSE                         0.000     0.000 r  Color_reg[11]/C
    SLICE_X52Y45         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  Color_reg[11]/Q
                         net (fo=1, routed)           0.167     0.331    p_1_in[3]
    SLICE_X52Y43         FDRE                                         r  R_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hcount_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            TCH_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.026%)  route 0.146ns (43.974%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDCE                         0.000     0.000 r  Hcount_reg[10]/C
    SLICE_X49Y50         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  Hcount_reg[10]/Q
                         net (fo=8, routed)           0.146     0.287    Hcount_reg_n_0_[10]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.332 r  TCH_i_1/O
                         net (fo=1, routed)           0.000     0.332    TCH_i_1_n_0
    SLICE_X51Y49         FDCE                                         r  TCH_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Vcount_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.246ns (73.835%)  route 0.087ns (26.165%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE                         0.000     0.000 r  Vcount_reg[8]/C
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  Vcount_reg[8]/Q
                         net (fo=17, routed)          0.087     0.235    Vcount_reg_n_0_[8]
    SLICE_X46Y45         LUT6 (Prop_lut6_I1_O)        0.098     0.333 r  Vcount[9]_i_1/O
                         net (fo=1, routed)           0.000     0.333    Vcount[9]
    SLICE_X46Y45         FDCE                                         r  Vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Squares_reg[0,0][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Squares_reg[0,0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.623%)  route 0.155ns (45.377%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE                         0.000     0.000 r  Squares_reg[0,0][3]/C
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Squares_reg[0,0][3]/Q
                         net (fo=3, routed)           0.155     0.296    MPG_instance/Squares_reg[0,0][3]_0
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.045     0.341 r  MPG_instance/Squares[0,0][3]_i_1/O
                         net (fo=1, routed)           0.000     0.341    MPG_instance_n_9
    SLICE_X55Y20         FDRE                                         r  Squares_reg[0,0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hcount_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Hcount_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.794%)  route 0.166ns (47.206%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDCE                         0.000     0.000 r  Hcount_reg[6]/C
    SLICE_X49Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Hcount_reg[6]/Q
                         net (fo=19, routed)          0.166     0.307    Hcount_reg_n_0_[6]
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.045     0.352 r  Hcount[9]_i_1/O
                         net (fo=1, routed)           0.000     0.352    Hcount[9]
    SLICE_X49Y50         FDCE                                         r  Hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Squares_reg[0,0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Squares_reg[0,0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE                         0.000     0.000 r  Squares_reg[0,0][1]/C
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Squares_reg[0,0][1]/Q
                         net (fo=3, routed)           0.168     0.309    MPG_instance/Squares_reg[0,0][1]_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.045     0.354 r  MPG_instance/Squares[0,0][1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    MPG_instance_n_7
    SLICE_X55Y20         FDRE                                         r  Squares_reg[0,0][1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.253ns  (logic 4.721ns (57.211%)  route 3.531ns (42.789%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563     5.084    SSD_instance/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=14, routed)          0.946     6.548    SSD_instance/p_0_in[1]
    SLICE_X57Y19         LUT5 (Prop_lut5_I2_O)        0.150     6.698 r  SSD_instance/cat_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.432     7.130    SSD_instance/s_top_mux[1]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.320     7.450 r  SSD_instance/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.153     9.604    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.733    13.337 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.337    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.171ns  (logic 4.506ns (55.148%)  route 3.665ns (44.852%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563     5.084    SSD_instance/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=14, routed)          1.181     6.784    SSD_instance/p_0_in[1]
    SLICE_X57Y19         LUT5 (Prop_lut5_I2_O)        0.152     6.936 r  SSD_instance/cat_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.280     7.216    SSD_instance/s_top_mux[0]
    SLICE_X57Y19         LUT6 (Prop_lut6_I5_O)        0.332     7.548 r  SSD_instance/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.204     9.751    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.256 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.256    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.159ns  (logic 4.505ns (55.210%)  route 3.654ns (44.790%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563     5.084    SSD_instance/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=14, routed)          0.946     6.548    SSD_instance/p_0_in[1]
    SLICE_X57Y19         LUT5 (Prop_lut5_I2_O)        0.150     6.698 f  SSD_instance/cat_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.602     7.300    SSD_instance/s_top_mux[1]
    SLICE_X57Y20         LUT6 (Prop_lut6_I5_O)        0.326     7.626 r  SSD_instance/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.107     9.733    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.243 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.243    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.138ns  (logic 4.721ns (58.013%)  route 3.417ns (41.987%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563     5.084    SSD_instance/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=14, routed)          1.181     6.784    SSD_instance/p_0_in[1]
    SLICE_X57Y19         LUT5 (Prop_lut5_I2_O)        0.152     6.936 r  SSD_instance/cat_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.281     7.217    SSD_instance/s_top_mux[0]
    SLICE_X57Y19         LUT5 (Prop_lut5_I4_O)        0.328     7.545 r  SSD_instance/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.954     9.499    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.723    13.222 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.222    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.959ns  (logic 4.531ns (56.930%)  route 3.428ns (43.070%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563     5.084    SSD_instance/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=14, routed)          1.181     6.784    SSD_instance/p_0_in[1]
    SLICE_X57Y19         LUT5 (Prop_lut5_I2_O)        0.152     6.936 r  SSD_instance/cat_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.281     7.217    SSD_instance/s_top_mux[0]
    SLICE_X57Y19         LUT5 (Prop_lut5_I4_O)        0.332     7.549 r  SSD_instance/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.966     9.514    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.043 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.043    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.853ns  (logic 4.529ns (57.674%)  route 3.324ns (42.326%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563     5.084    SSD_instance/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=14, routed)          0.946     6.548    SSD_instance/p_0_in[1]
    SLICE_X57Y19         LUT5 (Prop_lut5_I2_O)        0.150     6.698 r  SSD_instance/cat_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.320     7.018    SSD_instance/s_top_mux[1]
    SLICE_X57Y20         LUT6 (Prop_lut6_I2_O)        0.326     7.344 r  SSD_instance/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.058     9.402    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.937 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.937    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.846ns  (logic 4.530ns (57.729%)  route 3.317ns (42.271%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563     5.084    SSD_instance/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=14, routed)          0.946     6.548    SSD_instance/p_0_in[1]
    SLICE_X57Y19         LUT5 (Prop_lut5_I2_O)        0.150     6.698 r  SSD_instance/cat_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.325     7.023    SSD_instance/s_top_mux[1]
    SLICE_X57Y20         LUT6 (Prop_lut6_I5_O)        0.326     7.349 r  SSD_instance/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.046     9.395    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.931 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.931    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.550ns  (logic 4.165ns (55.165%)  route 3.385ns (44.835%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563     5.084    SSD_instance/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=14, routed)          1.181     6.784    SSD_instance/p_0_in[1]
    SLICE_X57Y19         LUT2 (Prop_lut2_I1_O)        0.124     6.908 r  SSD_instance/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.204     9.111    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.634 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.634    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.531ns  (logic 4.152ns (55.135%)  route 3.379ns (44.865%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563     5.084    SSD_instance/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=14, routed)          1.350     6.953    SSD_instance/p_0_in[1]
    SLICE_X58Y20         LUT2 (Prop_lut2_I0_O)        0.124     7.077 r  SSD_instance/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.028     9.105    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.615 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.615    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.481ns  (logic 4.145ns (55.403%)  route 3.336ns (44.597%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563     5.084    SSD_instance/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  SSD_instance/s_cnt_out_reg[14]/Q
                         net (fo=14, routed)          0.965     6.568    SSD_instance/p_0_in[0]
    SLICE_X57Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.692 r  SSD_instance/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.371     9.063    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.566 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.566    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_CoordX_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.231ns (57.017%)  route 0.174ns (42.983%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    MPG_instance/clk_IBUF_BUFG
    SLICE_X51Y14         FDRE                                         r  MPG_instance/s_dff3_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  MPG_instance/s_dff3_out_reg[3]/Q
                         net (fo=3, routed)           0.118     1.704    MPG_instance/s_dff3_out_reg_n_0_[3]
    SLICE_X52Y14         LUT6 (Prop_lut6_I0_O)        0.045     1.749 r  MPG_instance/Select_CoordX[1]_i_4/O
                         net (fo=1, routed)           0.056     1.805    MPG_instance/Select_CoordX[1]_i_4_n_0
    SLICE_X52Y14         LUT5 (Prop_lut5_I3_O)        0.045     1.850 r  MPG_instance/Select_CoordX[1]_i_1/O
                         net (fo=1, routed)           0.000     1.850    MPG_instance_n_0
    SLICE_X52Y14         FDRE                                         r  Select_CoordX_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_instance/clk_out1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.186ns (38.906%)  route 0.292ns (61.094%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.558     1.441    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  MPG_instance/s_dff3_out_reg[0]/Q
                         net (fo=2, routed)           0.292     1.874    clkdiv_instance/clk_out1_reg_0[0]
    SLICE_X47Y19         LUT4 (Prop_lut4_I2_O)        0.045     1.919 r  clkdiv_instance/clk_out1_i_1/O
                         net (fo=1, routed)           0.000     1.919    clkdiv_instance/clk_out1_i_1_n_0
    SLICE_X47Y19         FDRE                                         r  clkdiv_instance/clk_out1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_CoordY_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.552ns  (logic 0.254ns (46.002%)  route 0.298ns (53.998%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.561     1.444    MPG_instance/clk_IBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  MPG_instance/s_dff3_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  MPG_instance/s_dff3_out_reg[2]/Q
                         net (fo=3, routed)           0.140     1.748    MPG_instance/s_dff3_out_reg_n_0_[2]
    SLICE_X51Y16         LUT6 (Prop_lut6_I1_O)        0.045     1.793 r  MPG_instance/Select_CoordX[1]_i_3/O
                         net (fo=54, routed)          0.158     1.951    MPG_instance/neqOp
    SLICE_X51Y16         LUT6 (Prop_lut6_I2_O)        0.045     1.996 r  MPG_instance/Select_CoordY[0]_i_1/O
                         net (fo=1, routed)           0.000     1.996    MPG_instance_n_3
    SLICE_X51Y16         FDRE                                         r  Select_CoordY_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_CoordY_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.570ns  (logic 0.231ns (40.543%)  route 0.339ns (59.457%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.561     1.444    MPG_instance/clk_IBUF_BUFG
    SLICE_X49Y16         FDRE                                         r  MPG_instance/s_dff3_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  MPG_instance/s_dff3_out_reg[1]/Q
                         net (fo=3, routed)           0.199     1.784    MPG_instance/s_dff3_out_reg_n_0_[1]
    SLICE_X50Y16         LUT6 (Prop_lut6_I2_O)        0.045     1.829 r  MPG_instance/Select_CoordY[1]_i_2/O
                         net (fo=1, routed)           0.140     1.969    MPG_instance/Select_CoordY[1]_i_2_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I1_O)        0.045     2.014 r  MPG_instance/Select_CoordY[1]_i_1/O
                         net (fo=1, routed)           0.000     2.014    MPG_instance_n_2
    SLICE_X50Y16         FDRE                                         r  Select_CoordY_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_instance/clock25mh_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.621ns  (logic 0.186ns (29.945%)  route 0.435ns (70.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.558     1.441    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  MPG_instance/s_dff3_out_reg[0]/Q
                         net (fo=2, routed)           0.292     1.874    MPG_instance/s_dff3_out_reg[0]_0[0]
    SLICE_X47Y19         LUT2 (Prop_lut2_I1_O)        0.045     1.919 f  MPG_instance/clk_i_2/O
                         net (fo=52, routed)          0.143     2.062    clkdiv_instance/reset
    SLICE_X46Y19         FDCE                                         f  clkdiv_instance/clock25mh_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff2_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_CoordX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.632ns  (logic 0.231ns (36.527%)  route 0.401ns (63.473%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    MPG_instance/clk_IBUF_BUFG
    SLICE_X49Y14         FDRE                                         r  MPG_instance/s_dff2_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  MPG_instance/s_dff2_out_reg[3]/Q
                         net (fo=4, routed)           0.249     1.835    MPG_instance/s_dff2_out[3]
    SLICE_X53Y14         LUT2 (Prop_lut2_I0_O)        0.045     1.880 r  MPG_instance/Select_CoordX[0]_i_2/O
                         net (fo=2, routed)           0.152     2.033    MPG_instance/MPG_out__0[3]
    SLICE_X52Y15         LUT6 (Prop_lut6_I0_O)        0.045     2.078 r  MPG_instance/Select_CoordX[0]_i_1/O
                         net (fo=1, routed)           0.000     2.078    MPG_instance_n_1
    SLICE_X52Y15         FDRE                                         r  Select_CoordX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Squares_reg[3,2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.730ns  (logic 0.299ns (40.941%)  route 0.431ns (59.059%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.561     1.444    MPG_instance/clk_IBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  MPG_instance/s_dff3_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  MPG_instance/s_dff3_out_reg[2]/Q
                         net (fo=3, routed)           0.140     1.748    MPG_instance/s_dff3_out_reg_n_0_[2]
    SLICE_X51Y16         LUT6 (Prop_lut6_I1_O)        0.045     1.793 f  MPG_instance/Select_CoordX[1]_i_3/O
                         net (fo=54, routed)          0.240     2.033    MPG_instance/neqOp
    SLICE_X51Y20         LUT6 (Prop_lut6_I5_O)        0.045     2.078 r  MPG_instance/Squares[3,2][0]_i_3/O
                         net (fo=1, routed)           0.051     2.129    MPG_instance/Squares[3,2][0]_i_3_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.045     2.174 r  MPG_instance/Squares[3,2][0]_i_1/O
                         net (fo=1, routed)           0.000     2.174    MPG_instance_n_41
    SLICE_X51Y20         FDRE                                         r  Squares_reg[3,2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Squares_reg[3,2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.876ns  (logic 0.299ns (34.139%)  route 0.577ns (65.861%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.561     1.444    MPG_instance/clk_IBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  MPG_instance/s_dff3_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  MPG_instance/s_dff3_out_reg[2]/Q
                         net (fo=3, routed)           0.140     1.748    MPG_instance/s_dff3_out_reg_n_0_[2]
    SLICE_X51Y16         LUT6 (Prop_lut6_I1_O)        0.045     1.793 r  MPG_instance/Select_CoordX[1]_i_3/O
                         net (fo=54, routed)          0.243     2.036    MPG_instance/neqOp
    SLICE_X51Y20         LUT6 (Prop_lut6_I1_O)        0.045     2.081 r  MPG_instance/Squares[3,2][3]_i_2/O
                         net (fo=3, routed)           0.194     2.275    MPG_instance/Squares[3,2][3]_i_2_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I1_O)        0.045     2.320 r  MPG_instance/Squares[3,2][1]_i_1/O
                         net (fo=1, routed)           0.000     2.320    MPG_instance_n_40
    SLICE_X51Y21         FDRE                                         r  Squares_reg[3,2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Squares_reg[3,3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.895ns  (logic 0.299ns (33.407%)  route 0.596ns (66.593%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.561     1.444    MPG_instance/clk_IBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  MPG_instance/s_dff3_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  MPG_instance/s_dff3_out_reg[2]/Q
                         net (fo=3, routed)           0.140     1.748    MPG_instance/s_dff3_out_reg_n_0_[2]
    SLICE_X51Y16         LUT6 (Prop_lut6_I1_O)        0.045     1.793 r  MPG_instance/Select_CoordX[1]_i_3/O
                         net (fo=54, routed)          0.405     2.199    MPG_instance/neqOp
    SLICE_X51Y22         LUT6 (Prop_lut6_I2_O)        0.045     2.244 r  MPG_instance/Squares[3,3][1]_i_3/O
                         net (fo=1, routed)           0.050     2.294    MPG_instance/Squares[3,3][1]_i_3_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I4_O)        0.045     2.339 r  MPG_instance/Squares[3,3][1]_i_1/O
                         net (fo=1, routed)           0.000     2.339    MPG_instance_n_52
    SLICE_X51Y22         FDRE                                         r  Squares_reg[3,3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Squares_reg[0,2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.920ns  (logic 0.299ns (32.504%)  route 0.621ns (67.496%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.561     1.444    MPG_instance/clk_IBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  MPG_instance/s_dff3_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  MPG_instance/s_dff3_out_reg[2]/Q
                         net (fo=3, routed)           0.140     1.748    MPG_instance/s_dff3_out_reg_n_0_[2]
    SLICE_X51Y16         LUT6 (Prop_lut6_I1_O)        0.045     1.793 r  MPG_instance/Select_CoordX[1]_i_3/O
                         net (fo=54, routed)          0.425     2.218    MPG_instance/neqOp
    SLICE_X50Y20         LUT6 (Prop_lut6_I2_O)        0.045     2.263 r  MPG_instance/Squares[0,2][1]_i_3/O
                         net (fo=1, routed)           0.056     2.319    MPG_instance/Squares[0,2][1]_i_3_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I4_O)        0.045     2.364 r  MPG_instance/Squares[0,2][1]_i_1/O
                         net (fo=1, routed)           0.000     2.364    MPG_instance_n_31
    SLICE_X50Y20         FDRE                                         r  Squares_reg[0,2][1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.806ns  (logic 1.452ns (38.160%)  route 2.354ns (61.840%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           2.354     3.806    MPG_instance/D[4]
    SLICE_X48Y15         FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445     4.786    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.786ns  (logic 1.451ns (38.332%)  route 2.335ns (61.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           2.335     3.786    MPG_instance/D[3]
    SLICE_X48Y15         FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445     4.786    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.703ns  (logic 1.454ns (39.257%)  route 2.249ns (60.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.249     3.703    MPG_instance/D[1]
    SLICE_X48Y17         FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.443     4.784    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y17         FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.691ns  (logic 1.441ns (39.052%)  route 2.249ns (60.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           2.249     3.691    MPG_instance/D[0]
    SLICE_X48Y15         FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445     4.786    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.657ns  (logic 1.451ns (39.681%)  route 2.206ns (60.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           2.206     3.657    MPG_instance/D[2]
    SLICE_X48Y17         FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.443     4.784    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y17         FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.248ns  (logic 0.219ns (17.572%)  route 1.029ns (82.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           1.029     1.248    MPG_instance/D[2]
    SLICE_X48Y17         FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.828     1.955    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y17         FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.268ns  (logic 0.210ns (16.525%)  route 1.058ns (83.475%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.058     1.268    MPG_instance/D[0]
    SLICE_X48Y15         FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.830     1.957    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.280ns  (logic 0.222ns (17.330%)  route 1.058ns (82.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           1.058     1.280    MPG_instance/D[1]
    SLICE_X48Y17         FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.828     1.955    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y17         FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.289ns  (logic 0.219ns (17.012%)  route 1.070ns (82.988%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           1.070     1.289    MPG_instance/D[3]
    SLICE_X48Y15         FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.830     1.957    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.297ns  (logic 0.221ns (17.001%)  route 1.077ns (82.999%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           1.077     1.297    MPG_instance/D[4]
    SLICE_X48Y15         FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.830     1.957    MPG_instance/clk_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/C





