
8. Printing statistics.

=== ArrayCell ===

   Number of wires:                 10
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2_X1                         1
     FullBitAdder                    1

=== ArrayRow ===

   Number of wires:                 14
   Number of wire bits:             39
   Number of public wires:           9
   Number of public wire bits:      34
   Number of ports:                  6
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     AND2_X1                         2
     ArrayCell                       6
     HalfBitAdder                    2

=== ArrayRow_type2 ===

   Number of wires:                 12
   Number of wire bits:             37
   Number of public wires:           9
   Number of public wire bits:      34
   Number of ports:                  7
   Number of port bits:             26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     AND2_X1                         1
     ArrayCell                       7
     HalfBitAdder                    1

=== FullBitAdder ===

   Number of wires:                 16
   Number of wire bits:             16
   Number of public wires:           8
   Number of public wire bits:       8
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     INV_X1                          1
     NAND2_X1                        1
     OAI21_X1                        1
     XNOR2_X1                        2

=== HalfBitAdder ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2_X1                         1
     XOR2_X1                         1

=== array_8 ===

   Number of wires:                 33
   Number of wire bits:            104
   Number of public wires:          16
   Number of public wire bits:      87
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     AND2_X1                         8
     ArrayRow                        1
     ArrayRow_type2                  6

=== design hierarchy ===

   array_8                           1
     ArrayRow                        1
       ArrayCell                     6
         FullBitAdder                1
       HalfBitAdder                  2
     ArrayRow_type2                  6
       ArrayCell                     7
         FullBitAdder                1
       HalfBitAdder                  1

   Number of wires:               1431
   Number of wire bits:           1677
   Number of public wires:         831
   Number of public wire bits:    1077
   Number of ports:                611
   Number of port bits:            773
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                320
     AND2_X1                        72
     INV_X1                         48
     NAND2_X1                       48
     OAI21_X1                       48
     XNOR2_X1                       96
     XOR2_X1                         8

9. Printing statistics.

=== ArrayCell ===

   Number of wires:                 10
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2_X1                         1
     FullBitAdder                    1

   Area for cell type \FullBitAdder is unknown!

   Chip area for module '\ArrayCell': 1.064000
     of which used for sequential elements: 0.000000 (0.00%)

=== ArrayRow ===

   Number of wires:                 14
   Number of wire bits:             39
   Number of public wires:           9
   Number of public wire bits:      34
   Number of ports:                  6
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     AND2_X1                         2
     ArrayCell                       6
     HalfBitAdder                    2

   Area for cell type \HalfBitAdder is unknown!
   Area for cell type \ArrayCell is unknown!

   Chip area for module '\ArrayRow': 2.128000
     of which used for sequential elements: 0.000000 (0.00%)

=== ArrayRow_type2 ===

   Number of wires:                 12
   Number of wire bits:             37
   Number of public wires:           9
   Number of public wire bits:      34
   Number of ports:                  7
   Number of port bits:             26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     AND2_X1                         1
     ArrayCell                       7
     HalfBitAdder                    1

   Area for cell type \HalfBitAdder is unknown!
   Area for cell type \ArrayCell is unknown!

   Chip area for module '\ArrayRow_type2': 1.064000
     of which used for sequential elements: 0.000000 (0.00%)

=== FullBitAdder ===

   Number of wires:                 16
   Number of wire bits:             16
   Number of public wires:           8
   Number of public wire bits:       8
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     INV_X1                          1
     NAND2_X1                        1
     OAI21_X1                        1
     XNOR2_X1                        2

   Chip area for module '\FullBitAdder': 5.586000
     of which used for sequential elements: 0.000000 (0.00%)

=== HalfBitAdder ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2_X1                         1
     XOR2_X1                         1

   Chip area for module '\HalfBitAdder': 2.660000
     of which used for sequential elements: 0.000000 (0.00%)

=== array_8 ===

   Number of wires:                 33
   Number of wire bits:            104
   Number of public wires:          16
   Number of public wire bits:      87
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     AND2_X1                         8
     ArrayRow                        1
     ArrayRow_type2                  6

   Area for cell type \ArrayRow is unknown!
   Area for cell type \ArrayRow_type2 is unknown!

   Chip area for module '\array_8': 8.512000
     of which used for sequential elements: 0.000000 (0.00%)

=== design hierarchy ===

   array_8                           1
     ArrayRow                        1
       ArrayCell                     6
         FullBitAdder                1
       HalfBitAdder                  2
     ArrayRow_type2                  6
       ArrayCell                     7
         FullBitAdder                1
       HalfBitAdder                  1

   Number of wires:               1431
   Number of wire bits:           1677
   Number of public wires:         831
   Number of public wire bits:    1077
   Number of ports:                611
   Number of port bits:            773
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                320
     AND2_X1                        72
     INV_X1                         48
     NAND2_X1                       48
     OAI21_X1                       48
     XNOR2_X1                       96
     XOR2_X1                         8

   Chip area for top module '\array_8': 357.504000
     of which used for sequential elements: 0.000000 (0.00%)

