
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001198                       # Number of seconds simulated
sim_ticks                                  1198131489                       # Number of ticks simulated
final_tick                               449093211129                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 196880                       # Simulator instruction rate (inst/s)
host_op_rate                                   264842                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  36886                       # Simulator tick rate (ticks/s)
host_mem_usage                               67353808                       # Number of bytes of host memory used
host_seconds                                 32481.64                       # Real time elapsed on the host
sim_insts                                  6394976111                       # Number of instructions simulated
sim_ops                                    8602487114                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        25216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        25344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        25216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        17920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        24704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        77568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        77312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        18432                       # Number of bytes read from this memory
system.physmem.bytes_read::total               317824                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           26112                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       126464                       # Number of bytes written to this memory
system.physmem.bytes_written::total            126464                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          197                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          198                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          197                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          140                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          193                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          606                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          604                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          144                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2483                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             988                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  988                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2777658                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21046104                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      2777658                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21152937                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2563992                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     21046104                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      2884491                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     14956622                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      2670825                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     20618772                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      2670825                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     64740807                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      2563992                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     64527141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      2884491                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     15383954                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               265266378                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2777658                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      2777658                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2563992                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      2884491                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      2670825                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      2670825                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      2563992                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      2884491                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           21793935                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         105551019                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              105551019                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         105551019                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2777658                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21046104                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      2777658                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21152937                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2563992                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     21046104                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      2884491                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     14956622                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      2670825                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     20618772                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      2670825                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     64740807                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      2563992                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     64527141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      2884491                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     15383954                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              370817397                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2873218                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          221494                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       196234                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        19140                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       141676                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          137858                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           13597                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          636                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2303326                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1256500                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             221494                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       151455                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               278260                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          62489                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         35773                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           140500                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        18578                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2660588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.532604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.787825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2382328     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           41176      1.55%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           21660      0.81%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           40406      1.52%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13516      0.51%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           37361      1.40%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6055      0.23%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           10562      0.40%     95.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          107524      4.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2660588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.077089                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.437315                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         2227987                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       111935                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           277500                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          353                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         42807                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        21910                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          422                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1412046                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1773                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         42807                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         2236405                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          73846                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        14743                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           270869                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        21912                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1409053                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1157                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        19731                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      1853874                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6393966                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6393966                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1478065                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          375782                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          203                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          109                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            39821                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       248166                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        42503                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          204                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         9368                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1399696                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          207                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1300689                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1235                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       267232                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       566742                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2660588                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.488873                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.105768                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2088777     78.51%     78.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       189725      7.13%     85.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       179825      6.76%     92.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       110666      4.16%     96.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        58155      2.19%     98.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        15110      0.57%     99.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17536      0.66%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7          422      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          372      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2660588                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2336     57.35%     57.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           962     23.62%     80.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          775     19.03%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1023269     78.67%     78.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10483      0.81%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       224875     17.29%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        41967      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1300689                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.452694                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               4073                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003131                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5267273                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1667153                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1265885                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1304762                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         1131                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        52868                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1616                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         42807                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          37018                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         2766                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1399909                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           74                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       248166                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        42503                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          108                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           525                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           33                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           20                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11508                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         8739                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        20247                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1282339                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       221335                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        18349                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              263283                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          194374                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             41948                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.446308                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1266395                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1265885                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           764911                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1688871                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.440581                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.452913                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1129674                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       270306                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          198                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        18825                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2617781                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.431539                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.299312                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2195388     83.86%     83.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       166770      6.37%     90.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       106753      4.08%     94.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        33234      1.27%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        55188      2.11%     97.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        11241      0.43%     98.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         7225      0.28%     98.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         6467      0.25%     98.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        35515      1.36%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2617781                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1129674                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                236185                       # Number of memory references committed
system.switch_cpus0.commit.loads               195298                       # Number of loads committed
system.switch_cpus0.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            173315                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           988112                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        14525                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        35515                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3982233                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2842811                       # The number of ROB writes
system.switch_cpus0.timesIdled                  50929                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 212630                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1129674                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.873215                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.873215                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.348042                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.348042                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         5949575                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1655570                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1487732                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           198                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2873218                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          221672                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       196330                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        19229                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       141868                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          138101                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           13665                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          634                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2303484                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1256581                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             221672                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       151766                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               278399                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          62630                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         35159                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           140664                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        18675                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2660318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.532417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.786662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2381919     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           41067      1.54%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           21811      0.82%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           40555      1.52%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           13536      0.51%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           37629      1.41%     95.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            6101      0.23%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           10451      0.39%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          107249      4.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2660318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077151                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.437343                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2228028                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       111436                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           277696                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          297                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         42855                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        21936                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          421                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1411445                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1749                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         42855                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2236425                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          73410                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        14704                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           271089                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        21829                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1408632                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1111                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        19747                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1854126                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6391845                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6391845                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1477367                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          376750                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          204                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          110                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            39362                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       247752                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        42614                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          282                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         9419                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1399245                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          207                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1300574                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1294                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       267141                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       565562                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2660318                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.488879                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.105797                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2088509     78.51%     78.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       189805      7.13%     85.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       179788      6.76%     92.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       110700      4.16%     96.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        57977      2.18%     98.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        15210      0.57%     99.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        17541      0.66%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          415      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          373      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2660318                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2389     58.08%     58.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           948     23.05%     81.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          776     18.87%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1023064     78.66%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        10498      0.81%     79.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       224956     17.30%     96.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        41961      3.23%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1300574                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.452654                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               4113                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003162                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5266873                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1666614                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1265383                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1304687                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         1068                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        52502                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1745                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         42855                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          36330                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         2757                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1399456                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           81                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       247752                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        42614                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          108                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           487                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11707                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         8675                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        20382                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1281743                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       221118                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        18831                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              263055                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          194225                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             41937                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.446100                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1265997                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1265383                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           764385                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1688868                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.440406                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.452602                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       999606                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1129187                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       270330                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          198                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        18916                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2617463                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.431405                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.299169                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2195166     83.87%     83.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       166857      6.37%     90.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       106719      4.08%     94.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        33039      1.26%     95.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        55327      2.11%     97.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        11218      0.43%     98.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         7122      0.27%     98.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         6475      0.25%     98.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        35540      1.36%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2617463                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       999606                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1129187                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                236119                       # Number of memory references committed
system.switch_cpus1.commit.loads               195250                       # Number of loads committed
system.switch_cpus1.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            173232                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           987690                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        14519                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        35540                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3981427                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2841925                       # The number of ROB writes
system.switch_cpus1.timesIdled                  50990                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 212900                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             999606                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1129187                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       999606                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.874350                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.874350                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.347905                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.347905                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5946978                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1655319                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1487705                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           198                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2873218                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          221619                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       196230                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        19161                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       141429                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          137849                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           13713                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          658                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2303969                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1256803                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             221619                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       151562                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               278301                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          62393                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         36241                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           140593                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        18609                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2661621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.532408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.787241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2383320     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           41048      1.54%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           21673      0.81%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           40594      1.53%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           13503      0.51%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           37485      1.41%     95.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            6039      0.23%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           10450      0.39%     95.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          107509      4.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2661621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.077133                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.437420                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2224659                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       116395                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           277539                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          332                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         42690                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        21963                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          420                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1412091                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1724                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         42690                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2233414                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          77445                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        14662                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           270787                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        22617                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1409135                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1197                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        20500                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1854486                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6394950                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6394950                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1479417                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          375064                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          200                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          106                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            40816                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       248117                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        42582                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          260                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         9398                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1399924                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          203                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1301688                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1235                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       266458                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       564080                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2661621                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.489058                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.106265                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2089345     78.50%     78.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       190384      7.15%     85.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       179236      6.73%     92.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       110953      4.17%     96.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        58186      2.19%     98.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        15034      0.56%     99.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        17692      0.66%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7          421      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8          370      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2661621                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2371     57.84%     57.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           953     23.25%     81.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          775     18.91%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1023981     78.67%     78.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        10517      0.81%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       225084     17.29%     96.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        42011      3.23%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1301688                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.453042                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               4099                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003149                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5270331                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1666604                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1266614                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1305787                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         1120                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        52742                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1648                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         42690                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          38525                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         2910                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1400132                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           71                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       248117                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        42582                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          105                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           485                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           32                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11517                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         8747                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        20264                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1283174                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       221446                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        18514                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              263441                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          194478                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             41995                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.446598                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1267231                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1266614                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           765373                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1691578                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.440835                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.452461                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1000772                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1130615                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       269583                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          197                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        18848                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2618931                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.431709                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.299899                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2196327     83.86%     83.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       166881      6.37%     90.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       106715      4.07%     94.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        33255      1.27%     95.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        55219      2.11%     97.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        11233      0.43%     98.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         7211      0.28%     98.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         6488      0.25%     98.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        35602      1.36%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2618931                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1000772                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1130615                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                236306                       # Number of memory references committed
system.switch_cpus2.commit.loads               195372                       # Number of loads committed
system.switch_cpus2.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            173456                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           988951                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        14543                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        35602                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3983514                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2843125                       # The number of ROB writes
system.switch_cpus2.timesIdled                  50841                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 211597                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1000772                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1130615                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1000772                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.871002                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.871002                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.348311                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.348311                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5953525                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1656739                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1488060                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           196                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2873217                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          236861                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       193721                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        24875                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        96437                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           90845                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           24028                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         1149                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2273754                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1326702                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             236861                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       114873                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               275504                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          69066                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         49136                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines           140728                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        24736                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2642297                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.616783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.964132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2366793     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           12818      0.49%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           19884      0.75%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           26881      1.02%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           28250      1.07%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           23991      0.91%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           12798      0.48%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           20304      0.77%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          130578      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2642297                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082438                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.461748                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2250481                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        72920                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           274833                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          389                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         43668                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        38877                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1626140                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1268                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         43668                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2257030                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          15484                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        43024                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           268687                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        14399                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1624519                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1863                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         6346                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2267809                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      7553049                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      7553049                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1931978                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          335831                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          393                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            45138                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       152853                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        81535                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          909                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        21114                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1621177                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          394                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1528541                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          323                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       199205                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       483042                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2642297                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.578489                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270220                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1994697     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       267252     10.11%     85.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       135135      5.11%     90.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       101097      3.83%     94.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        79101      2.99%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        32332      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        20593      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        10614      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1476      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2642297                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            325     12.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           979     36.14%     48.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1405     51.86%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1285947     84.13%     84.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        22747      1.49%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          190      0.01%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       138537      9.06%     94.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        81120      5.31%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1528541                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.531996                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2709                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001772                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5702411                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1820791                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1503618                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1531250                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3088                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        27293                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1626                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         43668                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          12161                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1463                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1621578                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            9                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       152853                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        81535                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          202                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1263                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        13560                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        14487                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        28047                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1505899                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       130239                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        22642                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              211339                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          213345                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             81100                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.524116                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1503705                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1503618                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           864056                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2327489                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.523322                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371240                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1126087                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1385651                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       235936                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          385                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        24962                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2598629                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.533224                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.378215                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2028397     78.06%     78.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       283553     10.91%     88.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       106200      4.09%     93.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        50560      1.95%     95.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        43859      1.69%     96.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        24730      0.95%     97.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        21005      0.81%     98.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         9698      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        30627      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2598629                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1126087                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1385651                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                205469                       # Number of memory references committed
system.switch_cpus3.commit.loads               125560                       # Number of loads committed
system.switch_cpus3.commit.membars                192                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            199781                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1248482                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        28534                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        30627                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             4189576                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3286851                       # The number of ROB writes
system.switch_cpus3.timesIdled                  36352                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 230920                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1126087                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1385651                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1126087                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.551505                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.551505                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.391925                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.391925                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6776483                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        2096327                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1506860                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           384                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2873218                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          221745                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       196392                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        19104                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       141907                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          137758                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           13688                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          641                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2305353                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1257402                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             221745                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       151446                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               278457                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          62237                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         36083                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           140560                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        18557                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2662902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.532473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.787544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2384445     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           41125      1.54%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           21763      0.82%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           40504      1.52%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           13455      0.51%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           37482      1.41%     95.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            5992      0.23%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           10510      0.39%     95.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          107626      4.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2662902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.077177                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.437628                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2228788                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       113456                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           277741                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          326                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         42585                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        21951                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          424                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1413045                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1774                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         42585                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2237257                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          75056                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        14748                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           271103                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        22147                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1410424                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          1186                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        20003                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1856335                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6400970                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6400970                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1482533                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          373802                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          204                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          110                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            39983                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       248160                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        42692                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          225                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         9444                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1401384                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          208                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1303342                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1275                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       265641                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       562105                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2662902                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.489444                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.106531                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      2089929     78.48%     78.48% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       190378      7.15%     85.63% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       179937      6.76%     92.39% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       110698      4.16%     96.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        58396      2.19%     98.74% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        15126      0.57%     99.31% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        17652      0.66%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7          418      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8          368      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2662902                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2385     57.92%     57.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           955     23.19%     81.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          778     18.89%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1025438     78.68%     78.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        10550      0.81%     79.49% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.49% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.49% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.49% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.49% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.49% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.49% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.49% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.49% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.49% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.49% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.49% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.49% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.49% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.49% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.49% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.49% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       225148     17.27%     96.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        42111      3.23%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1303342                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.453618                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               4118                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.003160                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5274979                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1667255                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1268458                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1307460                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         1085                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        52582                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1620                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         42585                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          37507                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         2762                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1401597                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           48                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       248160                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        42692                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          109                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           465                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           37                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           24                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        11441                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         8755                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        20196                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1284770                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       221425                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        18572                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              263515                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          194657                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             42090                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.447154                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1269062                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1268458                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           766595                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1694629                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.441476                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.452367                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1002572                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1132856                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       268806                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          198                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        18787                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2620317                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.432335                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.300601                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      2196659     83.83%     83.83% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       167452      6.39%     90.22% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       106974      4.08%     94.30% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        33390      1.27%     95.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        55190      2.11%     97.69% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        11247      0.43%     98.11% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         7222      0.28%     98.39% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         6505      0.25%     98.64% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        35678      1.36%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2620317                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1002572                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1132856                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                236650                       # Number of memory references committed
system.switch_cpus4.commit.loads               195578                       # Number of loads committed
system.switch_cpus4.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            173763                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts           990981                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        14592                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        35678                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3986288                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2845938                       # The number of ROB writes
system.switch_cpus4.timesIdled                  50808                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 210316                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1002572                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1132856                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1002572                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.865847                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.865847                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.348937                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.348937                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5961097                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1659544                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1488941                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           198                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2873218                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          224311                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       183025                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        23514                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        91132                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           85842                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           22327                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         1020                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2175310                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1325694                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             224311                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       108169                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               272187                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          73586                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         73988                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           135636                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        23594                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2570694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.626577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.992210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2298507     89.41%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           14432      0.56%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           23071      0.90%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           34244      1.33%     92.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           14489      0.56%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           16862      0.66%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           17642      0.69%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           12262      0.48%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          139185      5.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2570694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078070                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.461397                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2147156                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       102900                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           270198                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1614                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         48823                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        36279                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          387                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1606345                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1346                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         48823                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2152777                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          49032                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        36559                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           266357                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        17143                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1603181                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents         1077                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          3300                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         8585                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         1303                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      2194030                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      7473422                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      7473422                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1811443                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          382587                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          355                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          188                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            49202                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       161988                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        89519                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         4617                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        18669                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1597845                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1491792                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         2214                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       244027                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       563718                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2570694                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.580307                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.264264                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1934599     75.26%     75.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       258235     10.05%     85.30% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       142584      5.55%     90.85% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        93624      3.64%     94.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        85692      3.33%     97.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        26144      1.02%     98.84% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        19002      0.74%     99.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         6495      0.25%     99.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         4319      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2570694                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            378     10.07%     10.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1637     43.63%     53.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1737     46.30%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1228658     82.36%     82.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        27387      1.84%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          165      0.01%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       147719      9.90%     94.11% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        87863      5.89%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1491792                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.519206                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3752                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002515                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5560244                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1842301                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1464574                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1495544                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         7058                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        33484                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         5469                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1145                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         48823                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          34759                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         2089                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1598206                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          626                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       161988                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        89519                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          190                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1208                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           39                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           75                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        12864                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        14461                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        27325                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1470130                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       139972                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        21662                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              227694                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          199735                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             87722                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.511667                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1464722                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1464574                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           865984                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2198257                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.509733                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.393941                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1085852                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1324201                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       275040                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          333                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        23935                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2521871                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.525087                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.376454                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1985661     78.74%     78.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       255128     10.12%     88.85% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       106093      4.21%     93.06% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        54356      2.16%     95.22% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        40508      1.61%     96.82% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        23077      0.92%     97.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        14110      0.56%     98.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        11762      0.47%     98.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        31176      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2521871                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1085852                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1324201                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                212554                       # Number of memory references committed
system.switch_cpus5.commit.loads               128504                       # Number of loads committed
system.switch_cpus5.commit.membars                166                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            184243                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1196851                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        25832                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        31176                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             4089923                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            3247315                       # The number of ROB writes
system.switch_cpus5.timesIdled                  38842                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 302524                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1085852                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1324201                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1085852                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.646049                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.646049                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.377922                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.377922                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6672246                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        2001292                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1522751                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           332                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2873218                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          224248                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       182888                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        23455                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        91281                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           85699                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           22304                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         1019                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2176182                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1326747                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             224248                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       108003                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               272202                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          73776                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         73804                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           135627                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        23553                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2571625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.626661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.992544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2299423     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           14497      0.56%     89.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           22916      0.89%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           34174      1.33%     92.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           14466      0.56%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           16870      0.66%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           17715      0.69%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           12329      0.48%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          139235      5.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2571625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078048                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.461763                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2148179                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       102580                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           270238                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1574                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         49051                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        36339                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          387                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1607096                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1346                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         49051                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2153701                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          48201                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        37529                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           266472                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        16668                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1603797                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          770                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          3241                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         8561                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         1048                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      2194406                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      7476407                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      7476407                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1809836                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          384570                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          356                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          190                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            48709                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       162055                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        89623                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         4633                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        18790                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1598461                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          357                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1492234                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         2158                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       245610                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       565053                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2571625                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580269                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.263652                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1934981     75.24%     75.24% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       258446     10.05%     85.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       142865      5.56%     90.85% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        94003      3.66%     94.50% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        85451      3.32%     97.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        26153      1.02%     98.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        18894      0.73%     99.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         6540      0.25%     99.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         4292      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2571625                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            415     11.14%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1607     43.15%     54.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1702     45.70%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1228770     82.34%     82.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        27474      1.84%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          165      0.01%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       147908      9.91%     94.11% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        87917      5.89%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1492234                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.519360                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3724                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002496                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5561975                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1844504                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1464981                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1495958                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         7041                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        33666                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           78                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         5640                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1147                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         49051                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          34545                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         2068                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1598824                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          646                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       162055                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        89623                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          191                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1195                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           78                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        12750                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        14517                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        27267                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1470616                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       140209                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        21618                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              227959                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          199841                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             87750                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.511836                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1465125                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1464981                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           866837                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2198209                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.509875                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.394338                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1084915                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1323010                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       276887                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          333                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        23894                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2522574                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.524468                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.373966                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1985845     78.72%     78.72% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       255621     10.13%     88.86% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       106355      4.22%     93.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        54459      2.16%     95.23% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        40377      1.60%     96.83% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        23136      0.92%     97.75% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        14185      0.56%     98.31% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        11764      0.47%     98.78% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        30832      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2522574                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1084915                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1323010                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                212372                       # Number of memory references committed
system.switch_cpus6.commit.loads               128389                       # Number of loads committed
system.switch_cpus6.commit.membars                166                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            184053                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1195770                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        25796                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        30832                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             4091626                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3248858                       # The number of ROB writes
system.switch_cpus6.timesIdled                  38770                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 301593                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1084915                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1323010                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1084915                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.648335                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.648335                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.377596                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.377596                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6674879                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        2001462                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1524011                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           332                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2873218                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          236488                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       193472                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        24873                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        96534                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           90766                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           24036                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1141                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2273445                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1324381                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             236488                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       114802                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               275198                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          68855                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         49720                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines           140689                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        24734                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2642055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.615875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.962612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2366857     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           12776      0.48%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           20018      0.76%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           26887      1.02%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           28180      1.07%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           23956      0.91%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           12807      0.48%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           20232      0.77%     95.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          130342      4.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2642055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082308                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.460940                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2250212                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        73469                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           274514                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          397                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         43457                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        38746                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1623552                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         43457                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2256776                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          15729                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        43323                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           268365                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        14400                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1621899                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          1887                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         6327                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2264856                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      7541204                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      7541204                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1931552                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          333297                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          393                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            45287                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       152803                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        81350                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          891                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        27818                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1618550                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          394                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1526852                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          329                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       197059                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       479221                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2642055                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.577903                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.266513                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1989638     75.31%     75.31% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       273731     10.36%     85.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       136970      5.18%     90.85% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        98926      3.74%     94.60% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        77837      2.95%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        32211      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        20656      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        10624      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1462      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2642055                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            328     12.11%     12.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           976     36.04%     48.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1404     51.85%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1284428     84.12%     84.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        22708      1.49%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          190      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       138569      9.08%     94.70% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        80957      5.30%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1526852                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.531408                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2708                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001774                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5698796                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1816020                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1501849                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1529560                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         3057                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        27268                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1456                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         43457                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          12453                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1461                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1618949                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       152803                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        81350                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          202                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1254                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           18                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        13638                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        14431                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        28069                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1504157                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       130145                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        22695                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              211084                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          213105                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             80939                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.523510                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1501933                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1501849                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           863183                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2324693                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.522706                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371311                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1125838                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1385348                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       233597                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          385                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        24960                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2598598                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.533114                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.371346                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      2024103     77.89%     77.89% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       287848     11.08%     88.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       105775      4.07%     93.04% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        50389      1.94%     94.98% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        46533      1.79%     96.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        24892      0.96%     97.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        19273      0.74%     98.47% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         9727      0.37%     98.84% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        30058      1.16%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2598598                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1125838                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1385348                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                205424                       # Number of memory references committed
system.switch_cpus7.commit.loads               125532                       # Number of loads committed
system.switch_cpus7.commit.membars                192                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            199735                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1248214                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        28529                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        30058                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             4187472                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3281365                       # The number of ROB writes
system.switch_cpus7.timesIdled                  36320                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 231163                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1125838                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1385348                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1125838                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.552071                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.552071                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.391839                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.391839                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6768881                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        2094379                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1504264                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           384                       # number of misc regfile writes
system.l2.replacements                           2488                       # number of replacements
system.l2.tagsinuse                      32746.277139                       # Cycle average of tags in use
system.l2.total_refs                           851094                       # Total number of references to valid blocks.
system.l2.sampled_refs                          35235                       # Sample count of references to valid blocks.
system.l2.avg_refs                          24.154789                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1824.712026                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     15.459195                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    103.481492                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     15.779417                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    101.450501                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     15.309713                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     99.398325                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     15.977342                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     72.401139                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     15.688005                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     96.444198                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     23.998715                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    265.863794                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     23.063145                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    264.011149                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     15.973485                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     73.108009                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3903.570879                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3879.798963                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3861.628628                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2570.263113                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3916.305475                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4510.169608                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4515.466968                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2546.953855                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.055686                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000472                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.003158                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000482                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.003096                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000467                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.003033                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000488                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.002210                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000479                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.002943                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000732                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.008114                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000704                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.008057                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000487                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.002231                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.119128                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.118402                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.117848                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.078438                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.119516                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.137639                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.137801                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.077727                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999337                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          438                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          436                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          440                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          350                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          441                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          688                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          693                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          347                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3841                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1840                       # number of Writeback hits
system.l2.Writeback_hits::total                  1840                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    24                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          441                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          439                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          443                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          353                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          444                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          691                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          696                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          350                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3865                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          441                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          439                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          443                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          353                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          444                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          691                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          696                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          350                       # number of overall hits
system.l2.overall_hits::total                    3865                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          197                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          198                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           24                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          197                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          140                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           25                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          193                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           25                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          526                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           24                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          523                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          144                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2322                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus5.data           80                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data           81                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 161                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          197                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          198                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          197                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          140                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           25                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          193                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           25                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          606                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          604                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          144                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2483                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          197                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          198                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           24                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          197                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          140                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           25                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          193                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           25                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          606                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           24                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          604                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          144                       # number of overall misses
system.l2.overall_misses::total                  2483                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3884875                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     29795524                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      3962762                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     29860700                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      3626822                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     29885432                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      4009008                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     21132323                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      3774284                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     28799255                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      3567253                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     79558711                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      3584162                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     78770991                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      4060049                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     21991199                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       350263350                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data     11972259                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data     12209326                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      24181585                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3884875                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     29795524                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      3962762                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     29860700                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      3626822                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     29885432                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      4009008                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     21132323                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      3774284                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     28799255                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      3567253                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     91530970                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      3584162                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     90980317                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      4060049                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     21991199                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        374444935                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3884875                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     29795524                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      3962762                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     29860700                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      3626822                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     29885432                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      4009008                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     21132323                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      3774284                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     28799255                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      3567253                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     91530970                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      3584162                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     90980317                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      4060049                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     21991199                       # number of overall miss cycles
system.l2.overall_miss_latency::total       374444935                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          635                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          634                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          637                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          490                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          634                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         1214                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         1216                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          491                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                6163                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1840                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1840                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           83                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           84                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               185                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          638                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          637                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          640                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          493                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           26                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          637                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           26                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         1297                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         1300                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          494                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6348                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          638                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          637                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          640                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          493                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           26                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          637                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           26                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         1297                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         1300                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          494                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6348                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.310236                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.312303                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.309262                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.285714                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.961538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.304416                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.961538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.433278                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.960000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.430099                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.293279                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.376765                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.963855                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.964286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.870270                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.308777                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.310832                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.307812                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.283976                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.961538                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.302983                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.961538                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.467232                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.464615                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.291498                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.391147                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.308777                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.310832                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.307812                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.283976                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.961538                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.302983                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.961538                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.467232                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.464615                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.291498                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.391147                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 149418.269231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151246.314721                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 152413.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 150811.616162                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 151117.583333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151702.700508                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 148481.777778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150945.164286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 150971.360000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 149218.937824                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 142690.120000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151252.302281                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 149340.083333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150613.749522                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 150372.185185                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 152716.659722                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150845.542636                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data 149653.237500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 150732.419753                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 150196.180124                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 149418.269231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151246.314721                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 152413.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 150811.616162                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 151117.583333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151702.700508                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 148481.777778                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150945.164286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 150971.360000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 149218.937824                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 142690.120000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151041.204620                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 149340.083333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150629.663907                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 150372.185185                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 152716.659722                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150803.437374                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 149418.269231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151246.314721                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 152413.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 150811.616162                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 151117.583333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151702.700508                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 148481.777778                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150945.164286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 150971.360000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 149218.937824                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 142690.120000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151041.204620                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 149340.083333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150629.663907                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 150372.185185                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 152716.659722                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150803.437374                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  988                       # number of writebacks
system.l2.writebacks::total                       988                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          197                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          198                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          197                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          140                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          193                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          526                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          523                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          144                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2322                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data           80                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data           81                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            161                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          198                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          140                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          193                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          606                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          604                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          144                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2483                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          198                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          606                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          604                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          144                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2483                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2373848                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     18319864                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2449357                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     18329081                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2227541                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     18401906                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2437894                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     12983517                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2316736                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     17561855                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2110602                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     48943556                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2186879                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     48302021                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2489577                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     13609973                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    215044207                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data      7312914                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data      7488434                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     14801348                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2373848                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     18319864                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2449357                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     18329081                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2227541                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     18401906                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2437894                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     12983517                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2316736                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     17561855                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2110602                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     56256470                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2186879                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     55790455                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2489577                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     13609973                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    229845555                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2373848                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     18319864                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2449357                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     18329081                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2227541                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     18401906                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2437894                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     12983517                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2316736                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     17561855                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2110602                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     56256470                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2186879                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     55790455                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2489577                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     13609973                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    229845555                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.310236                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.312303                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.309262                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.285714                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.304416                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.433278                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.430099                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.293279                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.376765                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.963855                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.964286                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.870270                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.308777                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.310832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.307812                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.283976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.961538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.302983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.961538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.467232                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.464615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.291498                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.391147                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.308777                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.310832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.307812                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.283976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.961538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.302983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.961538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.467232                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.464615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.291498                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.391147                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 91301.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92994.233503                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 94206.038462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92571.116162                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 92814.208333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93410.690355                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 90292.370370                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92739.407143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 92669.440000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 90994.067358                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 84424.080000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 93048.585551                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 91119.958333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92355.680688                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 92206.555556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 94513.701389                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92611.630922                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 91411.425000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 92449.802469                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91933.838509                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 91301.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92994.233503                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 94206.038462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92571.116162                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 92814.208333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 93410.690355                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 90292.370370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92739.407143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 92669.440000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 90994.067358                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 84424.080000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92832.458746                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 91119.958333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92368.302980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 92206.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 94513.701389                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92567.682239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 91301.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92994.233503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 94206.038462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92571.116162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 92814.208333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 93410.690355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 90292.370370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92739.407143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 92669.440000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 90994.067358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 84424.080000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92832.458746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 91119.958333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92368.302980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 92206.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 94513.701389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92567.682239                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               542.458225                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750172663                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   554                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1354102.279783                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.721886                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.736339                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025195                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844129                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869324                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       140466                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         140466                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       140466                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          140466                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       140466                       # number of overall hits
system.cpu0.icache.overall_hits::total         140466                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           34                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           34                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            34                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           34                       # number of overall misses
system.cpu0.icache.overall_misses::total           34                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5058234                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5058234                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5058234                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5058234                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5058234                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5058234                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       140500                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       140500                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       140500                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       140500                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       140500                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       140500                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000242                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000242                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000242                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000242                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000242                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000242                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 148771.588235                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 148771.588235                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 148771.588235                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 148771.588235                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 148771.588235                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 148771.588235                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            7                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            7                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4271261                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4271261                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4271261                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4271261                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4271261                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4271261                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 158194.851852                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 158194.851852                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 158194.851852                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 158194.851852                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 158194.851852                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 158194.851852                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   638                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171131019                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   894                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              191421.721477                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   154.548090                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   101.451910                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.603703                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.396297                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       201346                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         201346                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        40669                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         40669                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          101                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          101                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           99                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           99                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       242015                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          242015                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       242015                       # number of overall hits
system.cpu0.dcache.overall_hits::total         242015                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2152                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2152                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2167                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2167                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2167                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2167                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    222626041                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    222626041                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1312824                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1312824                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    223938865                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    223938865                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    223938865                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    223938865                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       203498                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       203498                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       244182                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       244182                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       244182                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       244182                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010575                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010575                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000369                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000369                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008875                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008875                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008875                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008875                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 103450.762546                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 103450.762546                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 87521.600000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 87521.600000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 103340.500692                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 103340.500692                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 103340.500692                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 103340.500692                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           87                       # number of writebacks
system.cpu0.dcache.writebacks::total               87                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1517                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1517                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           12                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1529                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1529                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1529                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1529                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          635                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          635                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          638                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          638                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          638                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          638                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     61403613                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     61403613                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       212738                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       212738                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     61616351                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     61616351                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     61616351                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     61616351                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003120                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003120                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002613                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002613                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002613                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002613                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 96698.603150                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 96698.603150                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 70912.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70912.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 96577.352665                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 96577.352665                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 96577.352665                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 96577.352665                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               542.778592                       # Cycle average of tags in use
system.cpu1.icache.total_refs               750172827                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   554                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1354102.575812                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    16.041584                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   526.737008                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025708                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844130                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.869837                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       140630                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         140630                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       140630                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          140630                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       140630                       # number of overall hits
system.cpu1.icache.overall_hits::total         140630                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           34                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           34                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            34                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           34                       # number of overall misses
system.cpu1.icache.overall_misses::total           34                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5126093                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5126093                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5126093                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5126093                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5126093                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5126093                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       140664                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       140664                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       140664                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       140664                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       140664                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       140664                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000242                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000242                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000242                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000242                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000242                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000242                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 150767.441176                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 150767.441176                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 150767.441176                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 150767.441176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 150767.441176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 150767.441176                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           27                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           27                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           27                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4315834                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4315834                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4315834                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4315834                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4315834                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4315834                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 159845.703704                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 159845.703704                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 159845.703704                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 159845.703704                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 159845.703704                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 159845.703704                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   637                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171130784                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   893                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              191635.816349                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   154.128897                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   101.871103                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.602066                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.397934                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       201129                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         201129                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        40651                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         40651                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          101                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          101                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           99                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           99                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       241780                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          241780                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       241780                       # number of overall hits
system.cpu1.dcache.overall_hits::total         241780                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2137                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2137                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           15                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2152                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2152                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2152                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2152                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    219233452                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    219233452                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1266113                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1266113                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    220499565                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    220499565                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    220499565                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    220499565                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       203266                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       203266                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        40666                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        40666                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       243932                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       243932                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       243932                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       243932                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010513                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010513                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000369                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000369                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008822                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008822                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008822                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008822                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 102589.355171                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102589.355171                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 84407.533333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84407.533333                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 102462.623141                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102462.623141                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 102462.623141                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102462.623141                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           88                       # number of writebacks
system.cpu1.dcache.writebacks::total               88                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1503                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1503                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1515                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1515                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1515                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1515                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          634                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          634                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          637                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          637                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          637                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          637                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     61166775                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     61166775                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     61359075                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     61359075                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     61359075                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     61359075                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003119                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003119                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002611                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002611                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002611                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002611                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 96477.563091                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96477.563091                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 96325.078493                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96325.078493                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 96325.078493                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96325.078493                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               542.308856                       # Cycle average of tags in use
system.cpu2.icache.total_refs               750172758                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   552                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1359008.619565                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.572953                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   526.735904                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024957                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844128                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.869085                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       140561                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         140561                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       140561                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          140561                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       140561                       # number of overall hits
system.cpu2.icache.overall_hits::total         140561                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           32                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           32                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           32                       # number of overall misses
system.cpu2.icache.overall_misses::total           32                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4824141                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4824141                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4824141                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4824141                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4824141                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4824141                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       140593                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       140593                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       140593                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       140593                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       140593                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       140593                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000228                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000228                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000228                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000228                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000228                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000228                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 150754.406250                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 150754.406250                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 150754.406250                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 150754.406250                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 150754.406250                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 150754.406250                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           25                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           25                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           25                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4025711                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4025711                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4025711                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4025711                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4025711                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4025711                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000178                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000178                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000178                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000178                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 161028.440000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 161028.440000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 161028.440000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 161028.440000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 161028.440000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 161028.440000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   640                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               171131039                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   896                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              190994.463170                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   154.702147                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   101.297853                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.604305                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.395695                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       201321                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         201321                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        40717                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         40717                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           99                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           98                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           98                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       242038                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          242038                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       242038                       # number of overall hits
system.cpu2.dcache.overall_hits::total         242038                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         2169                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2169                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           15                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2184                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2184                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2184                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2184                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    222322947                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    222322947                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1479254                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1479254                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    223802201                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    223802201                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    223802201                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    223802201                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       203490                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       203490                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        40732                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        40732                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       244222                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       244222                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       244222                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       244222                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010659                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010659                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000368                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000368                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008943                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008943                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008943                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008943                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 102500.206086                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102500.206086                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 98616.933333                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 98616.933333                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 102473.535256                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 102473.535256                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 102473.535256                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 102473.535256                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           87                       # number of writebacks
system.cpu2.dcache.writebacks::total               87                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1532                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1532                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           12                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1544                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1544                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1544                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1544                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          637                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          637                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          640                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          640                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          640                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          640                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     61445428                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     61445428                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       234231                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       234231                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     61679659                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     61679659                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     61679659                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     61679659                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003130                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003130                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002621                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002621                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002621                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002621                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 96460.640502                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 96460.640502                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        78077                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        78077                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 96374.467188                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 96374.467188                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 96374.467188                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 96374.467188                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               491.149937                       # Cycle average of tags in use
system.cpu3.icache.total_refs               844471468                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1678869.717694                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.149937                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025881                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.787099                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       140696                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         140696                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       140696                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          140696                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       140696                       # number of overall hits
system.cpu3.icache.overall_hits::total         140696                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           32                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           32                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           32                       # number of overall misses
system.cpu3.icache.overall_misses::total           32                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5024485                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5024485                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5024485                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5024485                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5024485                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5024485                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       140728                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       140728                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       140728                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       140728                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       140728                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       140728                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000227                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000227                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000227                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000227                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000227                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000227                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 157015.156250                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 157015.156250                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 157015.156250                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 157015.156250                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 157015.156250                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 157015.156250                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           28                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           28                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4390660                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4390660                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4390660                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4390660                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4390660                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4390660                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000199                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000199                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000199                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000199                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 156809.285714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 156809.285714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 156809.285714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 156809.285714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 156809.285714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 156809.285714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   493                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               127661077                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   749                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              170442.025367                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   154.470615                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   101.529385                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.603401                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.396599                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        95458                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          95458                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79519                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79519                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          193                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          193                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          192                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          192                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       174977                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          174977                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       174977                       # number of overall hits
system.cpu3.dcache.overall_hits::total         174977                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1559                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1559                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           14                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1573                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1573                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1573                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1573                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    178356187                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    178356187                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1184282                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1184282                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    179540469                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    179540469                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    179540469                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    179540469                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        97017                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        97017                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        79533                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        79533                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          192                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          192                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       176550                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       176550                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       176550                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       176550                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016069                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016069                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000176                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000176                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008910                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008910                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008910                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008910                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 114404.225144                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 114404.225144                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 84591.571429                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 84591.571429                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 114138.886840                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 114138.886840                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 114138.886840                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 114138.886840                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          108                       # number of writebacks
system.cpu3.dcache.writebacks::total              108                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1069                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1069                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           11                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1080                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1080                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1080                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1080                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          490                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          490                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          493                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          493                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          493                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          493                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     46017100                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     46017100                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       200051                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       200051                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     46217151                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     46217151                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     46217151                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     46217151                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005051                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005051                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002792                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002792                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002792                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002792                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93912.448980                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93912.448980                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 66683.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 66683.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 93746.756592                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93746.756592                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 93746.756592                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93746.756592                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               542.687135                       # Cycle average of tags in use
system.cpu4.icache.total_refs               750172724                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1356551.037975                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    15.953021                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   526.734114                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.025566                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.844125                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.869691                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       140527                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         140527                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       140527                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          140527                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       140527                       # number of overall hits
system.cpu4.icache.overall_hits::total         140527                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           33                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           33                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           33                       # number of overall misses
system.cpu4.icache.overall_misses::total           33                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      5047623                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      5047623                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      5047623                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      5047623                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      5047623                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      5047623                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       140560                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       140560                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       140560                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       140560                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       140560                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       140560                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000235                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000235                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000235                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000235                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000235                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000235                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 152958.272727                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 152958.272727                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 152958.272727                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 152958.272727                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 152958.272727                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 152958.272727                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            7                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            7                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           26                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           26                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           26                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4154981                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4154981                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4154981                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4154981                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4154981                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4154981                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000185                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000185                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000185                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000185                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000185                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000185                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 159806.961538                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 159806.961538                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 159806.961538                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 159806.961538                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 159806.961538                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 159806.961538                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   637                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               171131175                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   893                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              191636.254199                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   154.302053                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   101.697947                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.602742                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.397258                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       201316                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         201316                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        40854                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         40854                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          102                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          102                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           99                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           99                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       242170                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          242170                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       242170                       # number of overall hits
system.cpu4.dcache.overall_hits::total         242170                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2156                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2156                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           15                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2171                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2171                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2171                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2171                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    220273361                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    220273361                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      1314462                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1314462                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    221587823                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    221587823                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    221587823                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    221587823                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       203472                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       203472                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        40869                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        40869                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       244341                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       244341                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       244341                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       244341                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010596                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010596                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000367                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000367                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008885                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008885                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008885                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008885                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 102167.607143                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 102167.607143                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 87630.800000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 87630.800000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 102067.168586                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 102067.168586                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 102067.168586                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 102067.168586                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           87                       # number of writebacks
system.cpu4.dcache.writebacks::total               87                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1522                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1522                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           12                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1534                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1534                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1534                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1534                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          634                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          634                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          637                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          637                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          637                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          637                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     60824709                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     60824709                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       198537                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       198537                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     61023246                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     61023246                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     61023246                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     61023246                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003116                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003116                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002607                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002607                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002607                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002607                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 95938.026814                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 95938.026814                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        66179                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        66179                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 95797.874411                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 95797.874411                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 95797.874411                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 95797.874411                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               514.942250                       # Cycle average of tags in use
system.cpu5.icache.total_refs               849096050                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1645534.980620                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    24.942250                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.039972                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.825228                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       135602                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         135602                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       135602                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          135602                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       135602                       # number of overall hits
system.cpu5.icache.overall_hits::total         135602                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            34                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.cpu5.icache.overall_misses::total           34                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      5160406                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5160406                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      5160406                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5160406                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      5160406                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5160406                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       135636                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       135636                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       135636                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       135636                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       135636                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       135636                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000251                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000251                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000251                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000251                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000251                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000251                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 151776.647059                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 151776.647059                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 151776.647059                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 151776.647059                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 151776.647059                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 151776.647059                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            8                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            8                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           26                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           26                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           26                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      4112115                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4112115                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      4112115                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4112115                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      4112115                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4112115                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 158158.269231                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 158158.269231                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 158158.269231                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 158158.269231                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 158158.269231                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 158158.269231                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  1297                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               141325507                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1553                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              91001.614295                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   202.691393                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    53.308607                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.791763                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.208237                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       102611                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         102611                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        82990                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         82990                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          169                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          169                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          166                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       185601                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          185601                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       185601                       # number of overall hits
system.cpu5.dcache.overall_hits::total         185601                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2932                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2932                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          613                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          613                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         3545                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          3545                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         3545                       # number of overall misses
system.cpu5.dcache.overall_misses::total         3545                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    370865432                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    370865432                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    107222636                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    107222636                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    478088068                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    478088068                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    478088068                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    478088068                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       105543                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       105543                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        83603                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        83603                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       189146                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       189146                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       189146                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       189146                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.027780                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.027780                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.007332                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.007332                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.018742                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.018742                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.018742                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.018742                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 126488.892224                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 126488.892224                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 174914.577488                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 174914.577488                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 134862.642595                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 134862.642595                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 134862.642595                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 134862.642595                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          640                       # number of writebacks
system.cpu5.dcache.writebacks::total              640                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1718                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1718                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          530                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          530                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         2248                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         2248                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         2248                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         2248                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         1214                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         1214                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           83                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           83                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         1297                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         1297                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         1297                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         1297                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    132024249                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    132024249                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     12882578                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     12882578                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    144906827                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    144906827                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    144906827                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    144906827                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.011502                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.011502                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000993                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000993                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.006857                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.006857                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.006857                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.006857                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 108751.440692                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 108751.440692                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 155211.783133                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 155211.783133                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 111724.616037                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 111724.616037                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 111724.616037                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 111724.616037                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               514.006979                       # Cycle average of tags in use
system.cpu6.icache.total_refs               849096042                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1648730.178641                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    24.006979                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.038473                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.823729                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       135594                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         135594                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       135594                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          135594                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       135594                       # number of overall hits
system.cpu6.icache.overall_hits::total         135594                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           33                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           33                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           33                       # number of overall misses
system.cpu6.icache.overall_misses::total           33                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      5204594                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5204594                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      5204594                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5204594                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      5204594                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5204594                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       135627                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       135627                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       135627                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       135627                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       135627                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       135627                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000243                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000243                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000243                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000243                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000243                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000243                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 157714.969697                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 157714.969697                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 157714.969697                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 157714.969697                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 157714.969697                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 157714.969697                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            8                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            8                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           25                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           25                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           25                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      4185841                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4185841                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      4185841                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4185841                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      4185841                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4185841                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000184                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000184                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000184                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000184                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000184                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000184                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 167433.640000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 167433.640000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 167433.640000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 167433.640000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 167433.640000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 167433.640000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  1300                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               141325715                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1556                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              90826.294987                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   202.242874                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    53.757126                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.790011                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.209989                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       102894                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         102894                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        82914                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         82914                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          170                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          170                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          166                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       185808                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          185808                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       185808                       # number of overall hits
system.cpu6.dcache.overall_hits::total         185808                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2923                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2923                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          622                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          622                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         3545                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          3545                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         3545                       # number of overall misses
system.cpu6.dcache.overall_misses::total         3545                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    368422172                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    368422172                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    109014161                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    109014161                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    477436333                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    477436333                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    477436333                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    477436333                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       105817                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       105817                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        83536                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        83536                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       189353                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       189353                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       189353                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       189353                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.027623                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.027623                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.007446                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.007446                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.018722                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.018722                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.018722                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.018722                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 126042.481013                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 126042.481013                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 175263.924437                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 175263.924437                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 134678.796333                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 134678.796333                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 134678.796333                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 134678.796333                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          634                       # number of writebacks
system.cpu6.dcache.writebacks::total              634                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1707                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1707                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          538                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          538                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         2245                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         2245                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         2245                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         2245                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         1216                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         1216                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           84                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           84                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         1300                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         1300                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         1300                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         1300                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    131316131                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    131316131                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     13103363                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     13103363                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    144419494                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    144419494                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    144419494                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    144419494                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.011492                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.011492                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.001006                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.001006                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.006865                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.006865                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.006865                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.006865                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 107990.239309                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 107990.239309                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 155992.416667                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 155992.416667                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 111091.918462                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 111091.918462                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 111091.918462                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 111091.918462                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               491.145875                       # Cycle average of tags in use
system.cpu7.icache.total_refs               844471428                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1678869.638171                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    16.145875                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.025875                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.787093                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       140656                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         140656                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       140656                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          140656                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       140656                       # number of overall hits
system.cpu7.icache.overall_hits::total         140656                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           33                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           33                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           33                       # number of overall misses
system.cpu7.icache.overall_misses::total           33                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      5146952                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5146952                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      5146952                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5146952                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      5146952                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5146952                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       140689                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       140689                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       140689                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       140689                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       140689                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       140689                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000235                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000235                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000235                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000235                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000235                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000235                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 155968.242424                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 155968.242424                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 155968.242424                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 155968.242424                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 155968.242424                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 155968.242424                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            5                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            5                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            5                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           28                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           28                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      4411634                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4411634                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      4411634                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4411634                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      4411634                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4411634                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000199                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000199                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000199                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000199                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 157558.357143                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 157558.357143                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 157558.357143                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 157558.357143                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 157558.357143                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 157558.357143                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   494                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               127661011                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   750                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              170214.681333                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   154.471935                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   101.528065                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.603406                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.396594                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        95411                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          95411                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        79500                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         79500                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          193                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          193                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          192                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          192                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       174911                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          174911                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       174911                       # number of overall hits
system.cpu7.dcache.overall_hits::total         174911                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1553                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1553                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           16                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1569                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1569                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1569                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1569                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    181704750                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    181704750                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1267286                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1267286                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    182972036                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    182972036                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    182972036                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    182972036                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        96964                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        96964                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        79516                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        79516                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          192                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          192                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       176480                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       176480                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       176480                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       176480                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.016016                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.016016                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000201                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000201                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008891                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008891                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008891                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008891                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 117002.414681                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 117002.414681                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 79205.375000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 79205.375000                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 116616.976418                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 116616.976418                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 116616.976418                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 116616.976418                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          109                       # number of writebacks
system.cpu7.dcache.writebacks::total              109                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1062                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1062                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           13                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1075                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1075                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1075                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1075                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          491                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          491                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          494                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          494                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          494                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          494                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     46766428                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     46766428                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     46958728                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     46958728                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     46958728                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     46958728                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.005064                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.005064                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002799                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002799                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002799                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002799                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 95247.307536                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 95247.307536                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 95058.153846                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 95058.153846                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 95058.153846                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 95058.153846                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
