   1               		.file	"usitwim.c"
   2               	__SP_H__ = 0x3e
   3               	__SP_L__ = 0x3d
   4               	__SREG__ = 0x3f
   5               	__tmp_reg__ = 0
   6               	__zero_reg__ = 1
   7               		.text
   8               	.global	usitwim_init
  10               	usitwim_init:
  11               	/* prologue: function */
  12               	/* frame size = 0 */
  13               	/* stack size = 0 */
  14               	.L__stack_usage = 0
  15 0000 DE9A      		sbi 0x1b,6
  16 0002 DC9A      		sbi 0x1b,4
  17 0004 D49A      		sbi 0x1a,4
  18 0006 D69A      		sbi 0x1a,6
  19 0008 8FEF      		ldi r24,lo8(-1)
  20 000a 8FB9      		out 0xf,r24
  21 000c 8AE2      		ldi r24,lo8(42)
  22 000e 8DB9      		out 0xd,r24
  23 0010 80EF      		ldi r24,lo8(-16)
  24 0012 8EB9      		out 0xe,r24
  25 0014 0895      		ret
  27               	.global	USI_TWI_Master_Transfer
  29               	USI_TWI_Master_Transfer:
  30               	/* prologue: function */
  31               	/* frame size = 0 */
  32               	/* stack size = 0 */
  33               	.L__stack_usage = 0
  34 0016 8EB9      		out 0xe,r24
  35 0018 8BE2      		ldi r24,lo8(43)
  36               	.L4:
  37 001a 9DE0      		ldi r25,lo8(13)
  38 001c 9A95      	1:	dec r25
  39 001e 01F4      		brne 1b
  40 0020 0000      		nop
  41 0022 8DB9      		out 0xd,r24
  42               	.L3:
  43 0024 CC9B      		sbis 0x19,4
  44 0026 00C0      		rjmp .L3
  45 0028 9AE0      		ldi r25,lo8(10)
  46 002a 9A95      	1:	dec r25
  47 002c 01F4      		brne 1b
  48 002e 00C0      		rjmp .
  49 0030 8DB9      		out 0xd,r24
  50 0032 769B      		sbis 0xe,6
  51 0034 00C0      		rjmp .L4
  52 0036 8DE0      		ldi r24,lo8(13)
  53 0038 8A95      	1:	dec r24
  54 003a 01F4      		brne 1b
  55 003c 0000      		nop
  56 003e 8FB1      		in r24,0xf
  57 0040 9FEF      		ldi r25,lo8(-1)
  58 0042 9FB9      		out 0xf,r25
  59 0044 D69A      		sbi 0x1a,6
  60 0046 0895      		ret
  62               	.global	USI_TWI_Master_Start
  64               	USI_TWI_Master_Start:
  65               	/* prologue: function */
  66               	/* frame size = 0 */
  67               	/* stack size = 0 */
  68               	.L__stack_usage = 0
  69 0048 DC9A      		sbi 0x1b,4
  70               	.L11:
  71 004a DC9B      		sbis 0x1b,4
  72 004c 00C0      		rjmp .L11
  73 004e 8DE0      		ldi r24,lo8(13)
  74 0050 8A95      	1:	dec r24
  75 0052 01F4      		brne 1b
  76 0054 0000      		nop
  77 0056 DE98      		cbi 0x1b,6
  78 0058 8AE0      		ldi r24,lo8(10)
  79 005a 8A95      	1:	dec r24
  80 005c 01F4      		brne 1b
  81 005e 00C0      		rjmp .
  82 0060 DC98      		cbi 0x1b,4
  83 0062 DE9A      		sbi 0x1b,6
  84 0064 779B      		sbis 0xe,7
  85 0066 00C0      		rjmp .L13
  86 0068 80E0      		ldi r24,0
  87 006a 0895      		ret
  88               	.L13:
  89 006c 83E0      		ldi r24,lo8(3)
  90 006e 0895      		ret
  92               	.global	USI_TWI_Master_Stop
  94               	USI_TWI_Master_Stop:
  95               	/* prologue: function */
  96               	/* frame size = 0 */
  97               	/* stack size = 0 */
  98               	.L__stack_usage = 0
  99 0070 DE98      		cbi 0x1b,6
 100 0072 DC9A      		sbi 0x1b,4
 101               	.L17:
 102 0074 CC9B      		sbis 0x19,4
 103 0076 00C0      		rjmp .L17
 104 0078 8AE0      		ldi r24,lo8(10)
 105 007a 8A95      	1:	dec r24
 106 007c 01F4      		brne 1b
 107 007e 00C0      		rjmp .
 108 0080 DE9A      		sbi 0x1b,6
 109 0082 8DE0      		ldi r24,lo8(13)
 110 0084 8A95      	1:	dec r24
 111 0086 01F4      		brne 1b
 112 0088 0000      		nop
 113 008a 759B      		sbis 0xe,5
 114 008c 00C0      		rjmp .L19
 115 008e 80E0      		ldi r24,0
 116 0090 0895      		ret
 117               	.L19:
 118 0092 84E0      		ldi r24,lo8(4)
 119 0094 0895      		ret
 121               	.global	USI_TWI_Start_Transceiver_With_Data
 123               	USI_TWI_Start_Transceiver_With_Data:
 124 0096 AF92      		push r10
 125 0098 BF92      		push r11
 126 009a CF92      		push r12
 127 009c DF92      		push r13
 128 009e EF92      		push r14
 129 00a0 FF92      		push r15
 130 00a2 0F93      		push r16
 131 00a4 1F93      		push r17
 132 00a6 CF93      		push r28
 133 00a8 DF93      		push r29
 134               	/* prologue: function */
 135               	/* frame size = 0 */
 136               	/* stack size = 10 */
 137               	.L__stack_usage = 10
 138 00aa 8C01      		movw r16,r24
 139 00ac E62E      		mov r14,r22
 140 00ae 8091 0000 		lds r24,USI_TWI_state
 141 00b2 8160      		ori r24,lo8(1<<0)
 142 00b4 8093 0000 		sts USI_TWI_state,r24
 143 00b8 F801      		movw r30,r16
 144 00ba 9081      		ld r25,Z
 145 00bc 90FD      		sbrc r25,0
 146 00be 00C0      		rjmp .L23
 147 00c0 8260      		ori r24,lo8(1<<1)
 148 00c2 8093 0000 		sts USI_TWI_state,r24
 149               	.L23:
 150 00c6 00D0      		rcall USI_TWI_Master_Start
 151 00c8 8111      		cpse r24,__zero_reg__
 152 00ca 00C0      		rjmp .L24
 153 00cc FE2C      		mov r15,r14
 154 00ce E801      		movw r28,r16
 155 00d0 BB24      		clr r11
 156 00d2 BA94      		dec r11
 157 00d4 AA24      		clr r10
 158 00d6 A394      		inc r10
 159               	.L31:
 160 00d8 8091 0000 		lds r24,USI_TWI_state
 161 00dc 8370      		andi r24,lo8(3)
 162 00de 9E01      		movw r18,r28
 163 00e0 2F5F      		subi r18,-1
 164 00e2 3F4F      		sbci r19,-1
 165 00e4 6901      		movw r12,r18
 166 00e6 8823      		tst r24
 167 00e8 01F0      		breq .L25
 168 00ea DC98      		cbi 0x1b,4
 169 00ec 8881      		ld r24,Y
 170 00ee 8FB9      		out 0xf,r24
 171 00f0 80EF      		ldi r24,lo8(-16)
 172 00f2 00D0      		rcall USI_TWI_Master_Transfer
 173 00f4 D698      		cbi 0x1a,6
 174 00f6 8EEF      		ldi r24,lo8(-2)
 175 00f8 00D0      		rcall USI_TWI_Master_Transfer
 176 00fa 9091 0000 		lds r25,USI_TWI_state
 177 00fe 80FF      		sbrs r24,0
 178 0100 00C0      		rjmp .L26
 179 0102 90FD      		sbrc r25,0
 180 0104 00C0      		rjmp .L33
 181 0106 82E0      		ldi r24,lo8(2)
 182 0108 00C0      		rjmp .L24
 183               	.L26:
 184 010a 892F      		mov r24,r25
 185 010c 8570      		andi r24,lo8(5)
 186 010e 8430      		cpi r24,lo8(4)
 187 0110 01F4      		brne .L27
 188 0112 F801      		movw r30,r16
 189 0114 8081      		ld r24,Z
 190 0116 8160      		ori r24,lo8(1)
 191 0118 8083      		st Z,r24
 192 011a A092 0000 		sts USI_TWI_state,r10
 193 011e 00D0      		rcall USI_TWI_Master_Start
 194 0120 8111      		cpse r24,__zero_reg__
 195 0122 00C0      		rjmp .L24
 196 0124 FE2C      		mov r15,r14
 197 0126 E801      		movw r28,r16
 198 0128 00C0      		rjmp .L28
 199               	.L27:
 200 012a 9E7F      		andi r25,lo8(~(1<<0))
 201 012c 9093 0000 		sts USI_TWI_state,r25
 202 0130 00C0      		rjmp .L36
 203               	.L25:
 204 0132 D698      		cbi 0x1a,6
 205 0134 80EF      		ldi r24,lo8(-16)
 206 0136 00D0      		rcall USI_TWI_Master_Transfer
 207 0138 8883      		st Y,r24
 208 013a F1E0      		ldi r31,lo8(1)
 209 013c FF12      		cpse r15,r31
 210 013e 00C0      		rjmp .L29
 211 0140 BFB8      		out 0xf,r11
 212 0142 00C0      		rjmp .L30
 213               	.L29:
 214 0144 1FB8      		out 0xf,__zero_reg__
 215               	.L30:
 216 0146 8EEF      		ldi r24,lo8(-2)
 217 0148 00D0      		rcall USI_TWI_Master_Transfer
 218               	.L36:
 219 014a E601      		movw r28,r12
 220               	.L28:
 221 014c FA94      		dec r15
 222 014e F110      		cpse r15,__zero_reg__
 223 0150 00C0      		rjmp .L31
 224               	/* epilogue start */
 225 0152 DF91      		pop r29
 226 0154 CF91      		pop r28
 227 0156 1F91      		pop r17
 228 0158 0F91      		pop r16
 229 015a FF90      		pop r15
 230 015c EF90      		pop r14
 231 015e DF90      		pop r13
 232 0160 CF90      		pop r12
 233 0162 BF90      		pop r11
 234 0164 AF90      		pop r10
 235 0166 00C0      		rjmp USI_TWI_Master_Stop
 236               	.L33:
 237 0168 81E0      		ldi r24,lo8(1)
 238               	.L24:
 239               	/* epilogue start */
 240 016a DF91      		pop r29
 241 016c CF91      		pop r28
 242 016e 1F91      		pop r17
 243 0170 0F91      		pop r16
 244 0172 FF90      		pop r15
 245 0174 EF90      		pop r14
 246 0176 DF90      		pop r13
 247 0178 CF90      		pop r12
 248 017a BF90      		pop r11
 249 017c AF90      		pop r10
 250 017e 0895      		ret
 252               	.global	USI_TWI_Start_Random_Read
 254               	USI_TWI_Start_Random_Read:
 255               	/* prologue: function */
 256               	/* frame size = 0 */
 257               	/* stack size = 0 */
 258               	.L__stack_usage = 0
 259 0180 FC01      		movw r30,r24
 260 0182 2081      		ld r18,Z
 261 0184 2E7F      		andi r18,lo8(-2)
 262 0186 2083      		st Z,r18
 263 0188 24E0      		ldi r18,lo8(4)
 264 018a 2093 0000 		sts USI_TWI_state,r18
 265 018e 00C0      		rjmp USI_TWI_Start_Transceiver_With_Data
 267               	.global	usitwim_mem_read
 269               	usitwim_mem_read:
 270               	/* prologue: function */
 271               	/* frame size = 0 */
 272               	/* stack size = 0 */
 273               	.L__stack_usage = 0
 274 0190 FB01      		movw r30,r22
 275 0192 880F      		lsl r24
 276 0194 8083      		st Z,r24
 277 0196 642F      		mov r22,r20
 278 0198 CF01      		movw r24,r30
 279 019a 00C0      		rjmp USI_TWI_Start_Random_Read
 281               	.global	USI_TWI_Start_Read_Write
 283               	USI_TWI_Start_Read_Write:
 284               	/* prologue: function */
 285               	/* frame size = 0 */
 286               	/* stack size = 0 */
 287               	.L__stack_usage = 0
 288 019c 1092 0000 		sts USI_TWI_state,__zero_reg__
 289 01a0 00C0      		rjmp USI_TWI_Start_Transceiver_With_Data
 291               	.global	usitwim_data_write
 293               	usitwim_data_write:
 294               	/* prologue: function */
 295               	/* frame size = 0 */
 296               	/* stack size = 0 */
 297               	.L__stack_usage = 0
 298 01a2 FB01      		movw r30,r22
 299 01a4 880F      		lsl r24
 300 01a6 8083      		st Z,r24
 301 01a8 642F      		mov r22,r20
 302 01aa CF01      		movw r24,r30
 303 01ac 00C0      		rjmp USI_TWI_Start_Read_Write
 305               	.global	usitwim_data_read
 307               	usitwim_data_read:
 308               	/* prologue: function */
 309               	/* frame size = 0 */
 310               	/* stack size = 0 */
 311               	.L__stack_usage = 0
 312 01ae FB01      		movw r30,r22
 313 01b0 880F      		lsl r24
 314 01b2 8160      		ori r24,lo8(1)
 315 01b4 8083      		st Z,r24
 316 01b6 642F      		mov r22,r20
 317 01b8 CF01      		movw r24,r30
 318 01ba 00C0      		rjmp USI_TWI_Start_Read_Write
 320               		.comm	USI_TWI_state,1,1
 321               		.ident	"GCC: (GNU) 5.4.0"
 322               	.global __do_clear_bss
DEFINED SYMBOLS
                            *ABS*:0000000000000000 usitwim.c
     /tmp/ccw8QVfF.s:2      *ABS*:000000000000003e __SP_H__
     /tmp/ccw8QVfF.s:3      *ABS*:000000000000003d __SP_L__
     /tmp/ccw8QVfF.s:4      *ABS*:000000000000003f __SREG__
     /tmp/ccw8QVfF.s:5      *ABS*:0000000000000000 __tmp_reg__
     /tmp/ccw8QVfF.s:6      *ABS*:0000000000000001 __zero_reg__
     /tmp/ccw8QVfF.s:10     .text:0000000000000000 usitwim_init
     /tmp/ccw8QVfF.s:29     .text:0000000000000016 USI_TWI_Master_Transfer
     /tmp/ccw8QVfF.s:64     .text:0000000000000048 USI_TWI_Master_Start
     /tmp/ccw8QVfF.s:94     .text:0000000000000070 USI_TWI_Master_Stop
     /tmp/ccw8QVfF.s:123    .text:0000000000000096 USI_TWI_Start_Transceiver_With_Data
                            *COM*:0000000000000001 USI_TWI_state
     /tmp/ccw8QVfF.s:254    .text:0000000000000180 USI_TWI_Start_Random_Read
     /tmp/ccw8QVfF.s:269    .text:0000000000000190 usitwim_mem_read
     /tmp/ccw8QVfF.s:283    .text:000000000000019c USI_TWI_Start_Read_Write
     /tmp/ccw8QVfF.s:293    .text:00000000000001a2 usitwim_data_write
     /tmp/ccw8QVfF.s:307    .text:00000000000001ae usitwim_data_read

UNDEFINED SYMBOLS
__do_clear_bss
