{
  "module_name": "dma6_qm_regs.h",
  "hash_id": "10bd77b23853698831c66003273739eb822b72e9e08b160916953ed7ebd1faa5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/dma6_qm_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DMA6_QM_REGS_H_\n#define ASIC_REG_DMA6_QM_REGS_H_\n\n \n\n#define mmDMA6_QM_GLBL_CFG0                                          0x5C8000\n\n#define mmDMA6_QM_GLBL_CFG1                                          0x5C8004\n\n#define mmDMA6_QM_GLBL_PROT                                          0x5C8008\n\n#define mmDMA6_QM_GLBL_ERR_CFG                                       0x5C800C\n\n#define mmDMA6_QM_GLBL_SECURE_PROPS_0                                0x5C8010\n\n#define mmDMA6_QM_GLBL_SECURE_PROPS_1                                0x5C8014\n\n#define mmDMA6_QM_GLBL_SECURE_PROPS_2                                0x5C8018\n\n#define mmDMA6_QM_GLBL_SECURE_PROPS_3                                0x5C801C\n\n#define mmDMA6_QM_GLBL_SECURE_PROPS_4                                0x5C8020\n\n#define mmDMA6_QM_GLBL_NON_SECURE_PROPS_0                            0x5C8024\n\n#define mmDMA6_QM_GLBL_NON_SECURE_PROPS_1                            0x5C8028\n\n#define mmDMA6_QM_GLBL_NON_SECURE_PROPS_2                            0x5C802C\n\n#define mmDMA6_QM_GLBL_NON_SECURE_PROPS_3                            0x5C8030\n\n#define mmDMA6_QM_GLBL_NON_SECURE_PROPS_4                            0x5C8034\n\n#define mmDMA6_QM_GLBL_STS0                                          0x5C8038\n\n#define mmDMA6_QM_GLBL_STS1_0                                        0x5C8040\n\n#define mmDMA6_QM_GLBL_STS1_1                                        0x5C8044\n\n#define mmDMA6_QM_GLBL_STS1_2                                        0x5C8048\n\n#define mmDMA6_QM_GLBL_STS1_3                                        0x5C804C\n\n#define mmDMA6_QM_GLBL_STS1_4                                        0x5C8050\n\n#define mmDMA6_QM_GLBL_MSG_EN_0                                      0x5C8054\n\n#define mmDMA6_QM_GLBL_MSG_EN_1                                      0x5C8058\n\n#define mmDMA6_QM_GLBL_MSG_EN_2                                      0x5C805C\n\n#define mmDMA6_QM_GLBL_MSG_EN_3                                      0x5C8060\n\n#define mmDMA6_QM_GLBL_MSG_EN_4                                      0x5C8068\n\n#define mmDMA6_QM_PQ_BASE_LO_0                                       0x5C8070\n\n#define mmDMA6_QM_PQ_BASE_LO_1                                       0x5C8074\n\n#define mmDMA6_QM_PQ_BASE_LO_2                                       0x5C8078\n\n#define mmDMA6_QM_PQ_BASE_LO_3                                       0x5C807C\n\n#define mmDMA6_QM_PQ_BASE_HI_0                                       0x5C8080\n\n#define mmDMA6_QM_PQ_BASE_HI_1                                       0x5C8084\n\n#define mmDMA6_QM_PQ_BASE_HI_2                                       0x5C8088\n\n#define mmDMA6_QM_PQ_BASE_HI_3                                       0x5C808C\n\n#define mmDMA6_QM_PQ_SIZE_0                                          0x5C8090\n\n#define mmDMA6_QM_PQ_SIZE_1                                          0x5C8094\n\n#define mmDMA6_QM_PQ_SIZE_2                                          0x5C8098\n\n#define mmDMA6_QM_PQ_SIZE_3                                          0x5C809C\n\n#define mmDMA6_QM_PQ_PI_0                                            0x5C80A0\n\n#define mmDMA6_QM_PQ_PI_1                                            0x5C80A4\n\n#define mmDMA6_QM_PQ_PI_2                                            0x5C80A8\n\n#define mmDMA6_QM_PQ_PI_3                                            0x5C80AC\n\n#define mmDMA6_QM_PQ_CI_0                                            0x5C80B0\n\n#define mmDMA6_QM_PQ_CI_1                                            0x5C80B4\n\n#define mmDMA6_QM_PQ_CI_2                                            0x5C80B8\n\n#define mmDMA6_QM_PQ_CI_3                                            0x5C80BC\n\n#define mmDMA6_QM_PQ_CFG0_0                                          0x5C80C0\n\n#define mmDMA6_QM_PQ_CFG0_1                                          0x5C80C4\n\n#define mmDMA6_QM_PQ_CFG0_2                                          0x5C80C8\n\n#define mmDMA6_QM_PQ_CFG0_3                                          0x5C80CC\n\n#define mmDMA6_QM_PQ_CFG1_0                                          0x5C80D0\n\n#define mmDMA6_QM_PQ_CFG1_1                                          0x5C80D4\n\n#define mmDMA6_QM_PQ_CFG1_2                                          0x5C80D8\n\n#define mmDMA6_QM_PQ_CFG1_3                                          0x5C80DC\n\n#define mmDMA6_QM_PQ_ARUSER_31_11_0                                  0x5C80E0\n\n#define mmDMA6_QM_PQ_ARUSER_31_11_1                                  0x5C80E4\n\n#define mmDMA6_QM_PQ_ARUSER_31_11_2                                  0x5C80E8\n\n#define mmDMA6_QM_PQ_ARUSER_31_11_3                                  0x5C80EC\n\n#define mmDMA6_QM_PQ_STS0_0                                          0x5C80F0\n\n#define mmDMA6_QM_PQ_STS0_1                                          0x5C80F4\n\n#define mmDMA6_QM_PQ_STS0_2                                          0x5C80F8\n\n#define mmDMA6_QM_PQ_STS0_3                                          0x5C80FC\n\n#define mmDMA6_QM_PQ_STS1_0                                          0x5C8100\n\n#define mmDMA6_QM_PQ_STS1_1                                          0x5C8104\n\n#define mmDMA6_QM_PQ_STS1_2                                          0x5C8108\n\n#define mmDMA6_QM_PQ_STS1_3                                          0x5C810C\n\n#define mmDMA6_QM_CQ_CFG0_0                                          0x5C8110\n\n#define mmDMA6_QM_CQ_CFG0_1                                          0x5C8114\n\n#define mmDMA6_QM_CQ_CFG0_2                                          0x5C8118\n\n#define mmDMA6_QM_CQ_CFG0_3                                          0x5C811C\n\n#define mmDMA6_QM_CQ_CFG0_4                                          0x5C8120\n\n#define mmDMA6_QM_CQ_CFG1_0                                          0x5C8124\n\n#define mmDMA6_QM_CQ_CFG1_1                                          0x5C8128\n\n#define mmDMA6_QM_CQ_CFG1_2                                          0x5C812C\n\n#define mmDMA6_QM_CQ_CFG1_3                                          0x5C8130\n\n#define mmDMA6_QM_CQ_CFG1_4                                          0x5C8134\n\n#define mmDMA6_QM_CQ_ARUSER_31_11_0                                  0x5C8138\n\n#define mmDMA6_QM_CQ_ARUSER_31_11_1                                  0x5C813C\n\n#define mmDMA6_QM_CQ_ARUSER_31_11_2                                  0x5C8140\n\n#define mmDMA6_QM_CQ_ARUSER_31_11_3                                  0x5C8144\n\n#define mmDMA6_QM_CQ_ARUSER_31_11_4                                  0x5C8148\n\n#define mmDMA6_QM_CQ_STS0_0                                          0x5C814C\n\n#define mmDMA6_QM_CQ_STS0_1                                          0x5C8150\n\n#define mmDMA6_QM_CQ_STS0_2                                          0x5C8154\n\n#define mmDMA6_QM_CQ_STS0_3                                          0x5C8158\n\n#define mmDMA6_QM_CQ_STS0_4                                          0x5C815C\n\n#define mmDMA6_QM_CQ_STS1_0                                          0x5C8160\n\n#define mmDMA6_QM_CQ_STS1_1                                          0x5C8164\n\n#define mmDMA6_QM_CQ_STS1_2                                          0x5C8168\n\n#define mmDMA6_QM_CQ_STS1_3                                          0x5C816C\n\n#define mmDMA6_QM_CQ_STS1_4                                          0x5C8170\n\n#define mmDMA6_QM_CQ_PTR_LO_0                                        0x5C8174\n\n#define mmDMA6_QM_CQ_PTR_HI_0                                        0x5C8178\n\n#define mmDMA6_QM_CQ_TSIZE_0                                         0x5C817C\n\n#define mmDMA6_QM_CQ_CTL_0                                           0x5C8180\n\n#define mmDMA6_QM_CQ_PTR_LO_1                                        0x5C8184\n\n#define mmDMA6_QM_CQ_PTR_HI_1                                        0x5C8188\n\n#define mmDMA6_QM_CQ_TSIZE_1                                         0x5C818C\n\n#define mmDMA6_QM_CQ_CTL_1                                           0x5C8190\n\n#define mmDMA6_QM_CQ_PTR_LO_2                                        0x5C8194\n\n#define mmDMA6_QM_CQ_PTR_HI_2                                        0x5C8198\n\n#define mmDMA6_QM_CQ_TSIZE_2                                         0x5C819C\n\n#define mmDMA6_QM_CQ_CTL_2                                           0x5C81A0\n\n#define mmDMA6_QM_CQ_PTR_LO_3                                        0x5C81A4\n\n#define mmDMA6_QM_CQ_PTR_HI_3                                        0x5C81A8\n\n#define mmDMA6_QM_CQ_TSIZE_3                                         0x5C81AC\n\n#define mmDMA6_QM_CQ_CTL_3                                           0x5C81B0\n\n#define mmDMA6_QM_CQ_PTR_LO_4                                        0x5C81B4\n\n#define mmDMA6_QM_CQ_PTR_HI_4                                        0x5C81B8\n\n#define mmDMA6_QM_CQ_TSIZE_4                                         0x5C81BC\n\n#define mmDMA6_QM_CQ_CTL_4                                           0x5C81C0\n\n#define mmDMA6_QM_CQ_PTR_LO_STS_0                                    0x5C81C4\n\n#define mmDMA6_QM_CQ_PTR_LO_STS_1                                    0x5C81C8\n\n#define mmDMA6_QM_CQ_PTR_LO_STS_2                                    0x5C81CC\n\n#define mmDMA6_QM_CQ_PTR_LO_STS_3                                    0x5C81D0\n\n#define mmDMA6_QM_CQ_PTR_LO_STS_4                                    0x5C81D4\n\n#define mmDMA6_QM_CQ_PTR_HI_STS_0                                    0x5C81D8\n\n#define mmDMA6_QM_CQ_PTR_HI_STS_1                                    0x5C81DC\n\n#define mmDMA6_QM_CQ_PTR_HI_STS_2                                    0x5C81E0\n\n#define mmDMA6_QM_CQ_PTR_HI_STS_3                                    0x5C81E4\n\n#define mmDMA6_QM_CQ_PTR_HI_STS_4                                    0x5C81E8\n\n#define mmDMA6_QM_CQ_TSIZE_STS_0                                     0x5C81EC\n\n#define mmDMA6_QM_CQ_TSIZE_STS_1                                     0x5C81F0\n\n#define mmDMA6_QM_CQ_TSIZE_STS_2                                     0x5C81F4\n\n#define mmDMA6_QM_CQ_TSIZE_STS_3                                     0x5C81F8\n\n#define mmDMA6_QM_CQ_TSIZE_STS_4                                     0x5C81FC\n\n#define mmDMA6_QM_CQ_CTL_STS_0                                       0x5C8200\n\n#define mmDMA6_QM_CQ_CTL_STS_1                                       0x5C8204\n\n#define mmDMA6_QM_CQ_CTL_STS_2                                       0x5C8208\n\n#define mmDMA6_QM_CQ_CTL_STS_3                                       0x5C820C\n\n#define mmDMA6_QM_CQ_CTL_STS_4                                       0x5C8210\n\n#define mmDMA6_QM_CQ_IFIFO_CNT_0                                     0x5C8214\n\n#define mmDMA6_QM_CQ_IFIFO_CNT_1                                     0x5C8218\n\n#define mmDMA6_QM_CQ_IFIFO_CNT_2                                     0x5C821C\n\n#define mmDMA6_QM_CQ_IFIFO_CNT_3                                     0x5C8220\n\n#define mmDMA6_QM_CQ_IFIFO_CNT_4                                     0x5C8224\n\n#define mmDMA6_QM_CP_MSG_BASE0_ADDR_LO_0                             0x5C8228\n\n#define mmDMA6_QM_CP_MSG_BASE0_ADDR_LO_1                             0x5C822C\n\n#define mmDMA6_QM_CP_MSG_BASE0_ADDR_LO_2                             0x5C8230\n\n#define mmDMA6_QM_CP_MSG_BASE0_ADDR_LO_3                             0x5C8234\n\n#define mmDMA6_QM_CP_MSG_BASE0_ADDR_LO_4                             0x5C8238\n\n#define mmDMA6_QM_CP_MSG_BASE0_ADDR_HI_0                             0x5C823C\n\n#define mmDMA6_QM_CP_MSG_BASE0_ADDR_HI_1                             0x5C8240\n\n#define mmDMA6_QM_CP_MSG_BASE0_ADDR_HI_2                             0x5C8244\n\n#define mmDMA6_QM_CP_MSG_BASE0_ADDR_HI_3                             0x5C8248\n\n#define mmDMA6_QM_CP_MSG_BASE0_ADDR_HI_4                             0x5C824C\n\n#define mmDMA6_QM_CP_MSG_BASE1_ADDR_LO_0                             0x5C8250\n\n#define mmDMA6_QM_CP_MSG_BASE1_ADDR_LO_1                             0x5C8254\n\n#define mmDMA6_QM_CP_MSG_BASE1_ADDR_LO_2                             0x5C8258\n\n#define mmDMA6_QM_CP_MSG_BASE1_ADDR_LO_3                             0x5C825C\n\n#define mmDMA6_QM_CP_MSG_BASE1_ADDR_LO_4                             0x5C8260\n\n#define mmDMA6_QM_CP_MSG_BASE1_ADDR_HI_0                             0x5C8264\n\n#define mmDMA6_QM_CP_MSG_BASE1_ADDR_HI_1                             0x5C8268\n\n#define mmDMA6_QM_CP_MSG_BASE1_ADDR_HI_2                             0x5C826C\n\n#define mmDMA6_QM_CP_MSG_BASE1_ADDR_HI_3                             0x5C8270\n\n#define mmDMA6_QM_CP_MSG_BASE1_ADDR_HI_4                             0x5C8274\n\n#define mmDMA6_QM_CP_MSG_BASE2_ADDR_LO_0                             0x5C8278\n\n#define mmDMA6_QM_CP_MSG_BASE2_ADDR_LO_1                             0x5C827C\n\n#define mmDMA6_QM_CP_MSG_BASE2_ADDR_LO_2                             0x5C8280\n\n#define mmDMA6_QM_CP_MSG_BASE2_ADDR_LO_3                             0x5C8284\n\n#define mmDMA6_QM_CP_MSG_BASE2_ADDR_LO_4                             0x5C8288\n\n#define mmDMA6_QM_CP_MSG_BASE2_ADDR_HI_0                             0x5C828C\n\n#define mmDMA6_QM_CP_MSG_BASE2_ADDR_HI_1                             0x5C8290\n\n#define mmDMA6_QM_CP_MSG_BASE2_ADDR_HI_2                             0x5C8294\n\n#define mmDMA6_QM_CP_MSG_BASE2_ADDR_HI_3                             0x5C8298\n\n#define mmDMA6_QM_CP_MSG_BASE2_ADDR_HI_4                             0x5C829C\n\n#define mmDMA6_QM_CP_MSG_BASE3_ADDR_LO_0                             0x5C82A0\n\n#define mmDMA6_QM_CP_MSG_BASE3_ADDR_LO_1                             0x5C82A4\n\n#define mmDMA6_QM_CP_MSG_BASE3_ADDR_LO_2                             0x5C82A8\n\n#define mmDMA6_QM_CP_MSG_BASE3_ADDR_LO_3                             0x5C82AC\n\n#define mmDMA6_QM_CP_MSG_BASE3_ADDR_LO_4                             0x5C82B0\n\n#define mmDMA6_QM_CP_MSG_BASE3_ADDR_HI_0                             0x5C82B4\n\n#define mmDMA6_QM_CP_MSG_BASE3_ADDR_HI_1                             0x5C82B8\n\n#define mmDMA6_QM_CP_MSG_BASE3_ADDR_HI_2                             0x5C82BC\n\n#define mmDMA6_QM_CP_MSG_BASE3_ADDR_HI_3                             0x5C82C0\n\n#define mmDMA6_QM_CP_MSG_BASE3_ADDR_HI_4                             0x5C82C4\n\n#define mmDMA6_QM_CP_LDMA_TSIZE_OFFSET_0                             0x5C82C8\n\n#define mmDMA6_QM_CP_LDMA_TSIZE_OFFSET_1                             0x5C82CC\n\n#define mmDMA6_QM_CP_LDMA_TSIZE_OFFSET_2                             0x5C82D0\n\n#define mmDMA6_QM_CP_LDMA_TSIZE_OFFSET_3                             0x5C82D4\n\n#define mmDMA6_QM_CP_LDMA_TSIZE_OFFSET_4                             0x5C82D8\n\n#define mmDMA6_QM_CP_LDMA_SRC_BASE_LO_OFFSET_0                       0x5C82E0\n\n#define mmDMA6_QM_CP_LDMA_SRC_BASE_LO_OFFSET_1                       0x5C82E4\n\n#define mmDMA6_QM_CP_LDMA_SRC_BASE_LO_OFFSET_2                       0x5C82E8\n\n#define mmDMA6_QM_CP_LDMA_SRC_BASE_LO_OFFSET_3                       0x5C82EC\n\n#define mmDMA6_QM_CP_LDMA_SRC_BASE_LO_OFFSET_4                       0x5C82F0\n\n#define mmDMA6_QM_CP_LDMA_DST_BASE_LO_OFFSET_0                       0x5C82F4\n\n#define mmDMA6_QM_CP_LDMA_DST_BASE_LO_OFFSET_1                       0x5C82F8\n\n#define mmDMA6_QM_CP_LDMA_DST_BASE_LO_OFFSET_2                       0x5C82FC\n\n#define mmDMA6_QM_CP_LDMA_DST_BASE_LO_OFFSET_3                       0x5C8300\n\n#define mmDMA6_QM_CP_LDMA_DST_BASE_LO_OFFSET_4                       0x5C8304\n\n#define mmDMA6_QM_CP_FENCE0_RDATA_0                                  0x5C8308\n\n#define mmDMA6_QM_CP_FENCE0_RDATA_1                                  0x5C830C\n\n#define mmDMA6_QM_CP_FENCE0_RDATA_2                                  0x5C8310\n\n#define mmDMA6_QM_CP_FENCE0_RDATA_3                                  0x5C8314\n\n#define mmDMA6_QM_CP_FENCE0_RDATA_4                                  0x5C8318\n\n#define mmDMA6_QM_CP_FENCE1_RDATA_0                                  0x5C831C\n\n#define mmDMA6_QM_CP_FENCE1_RDATA_1                                  0x5C8320\n\n#define mmDMA6_QM_CP_FENCE1_RDATA_2                                  0x5C8324\n\n#define mmDMA6_QM_CP_FENCE1_RDATA_3                                  0x5C8328\n\n#define mmDMA6_QM_CP_FENCE1_RDATA_4                                  0x5C832C\n\n#define mmDMA6_QM_CP_FENCE2_RDATA_0                                  0x5C8330\n\n#define mmDMA6_QM_CP_FENCE2_RDATA_1                                  0x5C8334\n\n#define mmDMA6_QM_CP_FENCE2_RDATA_2                                  0x5C8338\n\n#define mmDMA6_QM_CP_FENCE2_RDATA_3                                  0x5C833C\n\n#define mmDMA6_QM_CP_FENCE2_RDATA_4                                  0x5C8340\n\n#define mmDMA6_QM_CP_FENCE3_RDATA_0                                  0x5C8344\n\n#define mmDMA6_QM_CP_FENCE3_RDATA_1                                  0x5C8348\n\n#define mmDMA6_QM_CP_FENCE3_RDATA_2                                  0x5C834C\n\n#define mmDMA6_QM_CP_FENCE3_RDATA_3                                  0x5C8350\n\n#define mmDMA6_QM_CP_FENCE3_RDATA_4                                  0x5C8354\n\n#define mmDMA6_QM_CP_FENCE0_CNT_0                                    0x5C8358\n\n#define mmDMA6_QM_CP_FENCE0_CNT_1                                    0x5C835C\n\n#define mmDMA6_QM_CP_FENCE0_CNT_2                                    0x5C8360\n\n#define mmDMA6_QM_CP_FENCE0_CNT_3                                    0x5C8364\n\n#define mmDMA6_QM_CP_FENCE0_CNT_4                                    0x5C8368\n\n#define mmDMA6_QM_CP_FENCE1_CNT_0                                    0x5C836C\n\n#define mmDMA6_QM_CP_FENCE1_CNT_1                                    0x5C8370\n\n#define mmDMA6_QM_CP_FENCE1_CNT_2                                    0x5C8374\n\n#define mmDMA6_QM_CP_FENCE1_CNT_3                                    0x5C8378\n\n#define mmDMA6_QM_CP_FENCE1_CNT_4                                    0x5C837C\n\n#define mmDMA6_QM_CP_FENCE2_CNT_0                                    0x5C8380\n\n#define mmDMA6_QM_CP_FENCE2_CNT_1                                    0x5C8384\n\n#define mmDMA6_QM_CP_FENCE2_CNT_2                                    0x5C8388\n\n#define mmDMA6_QM_CP_FENCE2_CNT_3                                    0x5C838C\n\n#define mmDMA6_QM_CP_FENCE2_CNT_4                                    0x5C8390\n\n#define mmDMA6_QM_CP_FENCE3_CNT_0                                    0x5C8394\n\n#define mmDMA6_QM_CP_FENCE3_CNT_1                                    0x5C8398\n\n#define mmDMA6_QM_CP_FENCE3_CNT_2                                    0x5C839C\n\n#define mmDMA6_QM_CP_FENCE3_CNT_3                                    0x5C83A0\n\n#define mmDMA6_QM_CP_FENCE3_CNT_4                                    0x5C83A4\n\n#define mmDMA6_QM_CP_STS_0                                           0x5C83A8\n\n#define mmDMA6_QM_CP_STS_1                                           0x5C83AC\n\n#define mmDMA6_QM_CP_STS_2                                           0x5C83B0\n\n#define mmDMA6_QM_CP_STS_3                                           0x5C83B4\n\n#define mmDMA6_QM_CP_STS_4                                           0x5C83B8\n\n#define mmDMA6_QM_CP_CURRENT_INST_LO_0                               0x5C83BC\n\n#define mmDMA6_QM_CP_CURRENT_INST_LO_1                               0x5C83C0\n\n#define mmDMA6_QM_CP_CURRENT_INST_LO_2                               0x5C83C4\n\n#define mmDMA6_QM_CP_CURRENT_INST_LO_3                               0x5C83C8\n\n#define mmDMA6_QM_CP_CURRENT_INST_LO_4                               0x5C83CC\n\n#define mmDMA6_QM_CP_CURRENT_INST_HI_0                               0x5C83D0\n\n#define mmDMA6_QM_CP_CURRENT_INST_HI_1                               0x5C83D4\n\n#define mmDMA6_QM_CP_CURRENT_INST_HI_2                               0x5C83D8\n\n#define mmDMA6_QM_CP_CURRENT_INST_HI_3                               0x5C83DC\n\n#define mmDMA6_QM_CP_CURRENT_INST_HI_4                               0x5C83E0\n\n#define mmDMA6_QM_CP_BARRIER_CFG_0                                   0x5C83F4\n\n#define mmDMA6_QM_CP_BARRIER_CFG_1                                   0x5C83F8\n\n#define mmDMA6_QM_CP_BARRIER_CFG_2                                   0x5C83FC\n\n#define mmDMA6_QM_CP_BARRIER_CFG_3                                   0x5C8400\n\n#define mmDMA6_QM_CP_BARRIER_CFG_4                                   0x5C8404\n\n#define mmDMA6_QM_CP_DBG_0_0                                         0x5C8408\n\n#define mmDMA6_QM_CP_DBG_0_1                                         0x5C840C\n\n#define mmDMA6_QM_CP_DBG_0_2                                         0x5C8410\n\n#define mmDMA6_QM_CP_DBG_0_3                                         0x5C8414\n\n#define mmDMA6_QM_CP_DBG_0_4                                         0x5C8418\n\n#define mmDMA6_QM_CP_ARUSER_31_11_0                                  0x5C841C\n\n#define mmDMA6_QM_CP_ARUSER_31_11_1                                  0x5C8420\n\n#define mmDMA6_QM_CP_ARUSER_31_11_2                                  0x5C8424\n\n#define mmDMA6_QM_CP_ARUSER_31_11_3                                  0x5C8428\n\n#define mmDMA6_QM_CP_ARUSER_31_11_4                                  0x5C842C\n\n#define mmDMA6_QM_CP_AWUSER_31_11_0                                  0x5C8430\n\n#define mmDMA6_QM_CP_AWUSER_31_11_1                                  0x5C8434\n\n#define mmDMA6_QM_CP_AWUSER_31_11_2                                  0x5C8438\n\n#define mmDMA6_QM_CP_AWUSER_31_11_3                                  0x5C843C\n\n#define mmDMA6_QM_CP_AWUSER_31_11_4                                  0x5C8440\n\n#define mmDMA6_QM_ARB_CFG_0                                          0x5C8A00\n\n#define mmDMA6_QM_ARB_CHOISE_Q_PUSH                                  0x5C8A04\n\n#define mmDMA6_QM_ARB_WRR_WEIGHT_0                                   0x5C8A08\n\n#define mmDMA6_QM_ARB_WRR_WEIGHT_1                                   0x5C8A0C\n\n#define mmDMA6_QM_ARB_WRR_WEIGHT_2                                   0x5C8A10\n\n#define mmDMA6_QM_ARB_WRR_WEIGHT_3                                   0x5C8A14\n\n#define mmDMA6_QM_ARB_CFG_1                                          0x5C8A18\n\n#define mmDMA6_QM_ARB_MST_AVAIL_CRED_0                               0x5C8A20\n\n#define mmDMA6_QM_ARB_MST_AVAIL_CRED_1                               0x5C8A24\n\n#define mmDMA6_QM_ARB_MST_AVAIL_CRED_2                               0x5C8A28\n\n#define mmDMA6_QM_ARB_MST_AVAIL_CRED_3                               0x5C8A2C\n\n#define mmDMA6_QM_ARB_MST_AVAIL_CRED_4                               0x5C8A30\n\n#define mmDMA6_QM_ARB_MST_AVAIL_CRED_5                               0x5C8A34\n\n#define mmDMA6_QM_ARB_MST_AVAIL_CRED_6                               0x5C8A38\n\n#define mmDMA6_QM_ARB_MST_AVAIL_CRED_7                               0x5C8A3C\n\n#define mmDMA6_QM_ARB_MST_AVAIL_CRED_8                               0x5C8A40\n\n#define mmDMA6_QM_ARB_MST_AVAIL_CRED_9                               0x5C8A44\n\n#define mmDMA6_QM_ARB_MST_AVAIL_CRED_10                              0x5C8A48\n\n#define mmDMA6_QM_ARB_MST_AVAIL_CRED_11                              0x5C8A4C\n\n#define mmDMA6_QM_ARB_MST_AVAIL_CRED_12                              0x5C8A50\n\n#define mmDMA6_QM_ARB_MST_AVAIL_CRED_13                              0x5C8A54\n\n#define mmDMA6_QM_ARB_MST_AVAIL_CRED_14                              0x5C8A58\n\n#define mmDMA6_QM_ARB_MST_AVAIL_CRED_15                              0x5C8A5C\n\n#define mmDMA6_QM_ARB_MST_AVAIL_CRED_16                              0x5C8A60\n\n#define mmDMA6_QM_ARB_MST_AVAIL_CRED_17                              0x5C8A64\n\n#define mmDMA6_QM_ARB_MST_AVAIL_CRED_18                              0x5C8A68\n\n#define mmDMA6_QM_ARB_MST_AVAIL_CRED_19                              0x5C8A6C\n\n#define mmDMA6_QM_ARB_MST_AVAIL_CRED_20                              0x5C8A70\n\n#define mmDMA6_QM_ARB_MST_AVAIL_CRED_21                              0x5C8A74\n\n#define mmDMA6_QM_ARB_MST_AVAIL_CRED_22                              0x5C8A78\n\n#define mmDMA6_QM_ARB_MST_AVAIL_CRED_23                              0x5C8A7C\n\n#define mmDMA6_QM_ARB_MST_AVAIL_CRED_24                              0x5C8A80\n\n#define mmDMA6_QM_ARB_MST_AVAIL_CRED_25                              0x5C8A84\n\n#define mmDMA6_QM_ARB_MST_AVAIL_CRED_26                              0x5C8A88\n\n#define mmDMA6_QM_ARB_MST_AVAIL_CRED_27                              0x5C8A8C\n\n#define mmDMA6_QM_ARB_MST_AVAIL_CRED_28                              0x5C8A90\n\n#define mmDMA6_QM_ARB_MST_AVAIL_CRED_29                              0x5C8A94\n\n#define mmDMA6_QM_ARB_MST_AVAIL_CRED_30                              0x5C8A98\n\n#define mmDMA6_QM_ARB_MST_AVAIL_CRED_31                              0x5C8A9C\n\n#define mmDMA6_QM_ARB_MST_CRED_INC                                   0x5C8AA0\n\n#define mmDMA6_QM_ARB_MST_CHOISE_PUSH_OFST_0                         0x5C8AA4\n\n#define mmDMA6_QM_ARB_MST_CHOISE_PUSH_OFST_1                         0x5C8AA8\n\n#define mmDMA6_QM_ARB_MST_CHOISE_PUSH_OFST_2                         0x5C8AAC\n\n#define mmDMA6_QM_ARB_MST_CHOISE_PUSH_OFST_3                         0x5C8AB0\n\n#define mmDMA6_QM_ARB_MST_CHOISE_PUSH_OFST_4                         0x5C8AB4\n\n#define mmDMA6_QM_ARB_MST_CHOISE_PUSH_OFST_5                         0x5C8AB8\n\n#define mmDMA6_QM_ARB_MST_CHOISE_PUSH_OFST_6                         0x5C8ABC\n\n#define mmDMA6_QM_ARB_MST_CHOISE_PUSH_OFST_7                         0x5C8AC0\n\n#define mmDMA6_QM_ARB_MST_CHOISE_PUSH_OFST_8                         0x5C8AC4\n\n#define mmDMA6_QM_ARB_MST_CHOISE_PUSH_OFST_9                         0x5C8AC8\n\n#define mmDMA6_QM_ARB_MST_CHOISE_PUSH_OFST_10                        0x5C8ACC\n\n#define mmDMA6_QM_ARB_MST_CHOISE_PUSH_OFST_11                        0x5C8AD0\n\n#define mmDMA6_QM_ARB_MST_CHOISE_PUSH_OFST_12                        0x5C8AD4\n\n#define mmDMA6_QM_ARB_MST_CHOISE_PUSH_OFST_13                        0x5C8AD8\n\n#define mmDMA6_QM_ARB_MST_CHOISE_PUSH_OFST_14                        0x5C8ADC\n\n#define mmDMA6_QM_ARB_MST_CHOISE_PUSH_OFST_15                        0x5C8AE0\n\n#define mmDMA6_QM_ARB_MST_CHOISE_PUSH_OFST_16                        0x5C8AE4\n\n#define mmDMA6_QM_ARB_MST_CHOISE_PUSH_OFST_17                        0x5C8AE8\n\n#define mmDMA6_QM_ARB_MST_CHOISE_PUSH_OFST_18                        0x5C8AEC\n\n#define mmDMA6_QM_ARB_MST_CHOISE_PUSH_OFST_19                        0x5C8AF0\n\n#define mmDMA6_QM_ARB_MST_CHOISE_PUSH_OFST_20                        0x5C8AF4\n\n#define mmDMA6_QM_ARB_MST_CHOISE_PUSH_OFST_21                        0x5C8AF8\n\n#define mmDMA6_QM_ARB_MST_CHOISE_PUSH_OFST_22                        0x5C8AFC\n\n#define mmDMA6_QM_ARB_MST_CHOISE_PUSH_OFST_23                        0x5C8B00\n\n#define mmDMA6_QM_ARB_MST_CHOISE_PUSH_OFST_24                        0x5C8B04\n\n#define mmDMA6_QM_ARB_MST_CHOISE_PUSH_OFST_25                        0x5C8B08\n\n#define mmDMA6_QM_ARB_MST_CHOISE_PUSH_OFST_26                        0x5C8B0C\n\n#define mmDMA6_QM_ARB_MST_CHOISE_PUSH_OFST_27                        0x5C8B10\n\n#define mmDMA6_QM_ARB_MST_CHOISE_PUSH_OFST_28                        0x5C8B14\n\n#define mmDMA6_QM_ARB_MST_CHOISE_PUSH_OFST_29                        0x5C8B18\n\n#define mmDMA6_QM_ARB_MST_CHOISE_PUSH_OFST_30                        0x5C8B1C\n\n#define mmDMA6_QM_ARB_MST_CHOISE_PUSH_OFST_31                        0x5C8B20\n\n#define mmDMA6_QM_ARB_SLV_MASTER_INC_CRED_OFST                       0x5C8B28\n\n#define mmDMA6_QM_ARB_MST_SLAVE_EN                                   0x5C8B2C\n\n#define mmDMA6_QM_ARB_MST_QUIET_PER                                  0x5C8B34\n\n#define mmDMA6_QM_ARB_SLV_CHOISE_WDT                                 0x5C8B38\n\n#define mmDMA6_QM_ARB_SLV_ID                                         0x5C8B3C\n\n#define mmDMA6_QM_ARB_MSG_MAX_INFLIGHT                               0x5C8B44\n\n#define mmDMA6_QM_ARB_MSG_AWUSER_31_11                               0x5C8B48\n\n#define mmDMA6_QM_ARB_MSG_AWUSER_SEC_PROP                            0x5C8B4C\n\n#define mmDMA6_QM_ARB_MSG_AWUSER_NON_SEC_PROP                        0x5C8B50\n\n#define mmDMA6_QM_ARB_BASE_LO                                        0x5C8B54\n\n#define mmDMA6_QM_ARB_BASE_HI                                        0x5C8B58\n\n#define mmDMA6_QM_ARB_STATE_STS                                      0x5C8B80\n\n#define mmDMA6_QM_ARB_CHOISE_FULLNESS_STS                            0x5C8B84\n\n#define mmDMA6_QM_ARB_MSG_STS                                        0x5C8B88\n\n#define mmDMA6_QM_ARB_SLV_CHOISE_Q_HEAD                              0x5C8B8C\n\n#define mmDMA6_QM_ARB_ERR_CAUSE                                      0x5C8B9C\n\n#define mmDMA6_QM_ARB_ERR_MSG_EN                                     0x5C8BA0\n\n#define mmDMA6_QM_ARB_ERR_STS_DRP                                    0x5C8BA8\n\n#define mmDMA6_QM_ARB_MST_CRED_STS_0                                 0x5C8BB0\n\n#define mmDMA6_QM_ARB_MST_CRED_STS_1                                 0x5C8BB4\n\n#define mmDMA6_QM_ARB_MST_CRED_STS_2                                 0x5C8BB8\n\n#define mmDMA6_QM_ARB_MST_CRED_STS_3                                 0x5C8BBC\n\n#define mmDMA6_QM_ARB_MST_CRED_STS_4                                 0x5C8BC0\n\n#define mmDMA6_QM_ARB_MST_CRED_STS_5                                 0x5C8BC4\n\n#define mmDMA6_QM_ARB_MST_CRED_STS_6                                 0x5C8BC8\n\n#define mmDMA6_QM_ARB_MST_CRED_STS_7                                 0x5C8BCC\n\n#define mmDMA6_QM_ARB_MST_CRED_STS_8                                 0x5C8BD0\n\n#define mmDMA6_QM_ARB_MST_CRED_STS_9                                 0x5C8BD4\n\n#define mmDMA6_QM_ARB_MST_CRED_STS_10                                0x5C8BD8\n\n#define mmDMA6_QM_ARB_MST_CRED_STS_11                                0x5C8BDC\n\n#define mmDMA6_QM_ARB_MST_CRED_STS_12                                0x5C8BE0\n\n#define mmDMA6_QM_ARB_MST_CRED_STS_13                                0x5C8BE4\n\n#define mmDMA6_QM_ARB_MST_CRED_STS_14                                0x5C8BE8\n\n#define mmDMA6_QM_ARB_MST_CRED_STS_15                                0x5C8BEC\n\n#define mmDMA6_QM_ARB_MST_CRED_STS_16                                0x5C8BF0\n\n#define mmDMA6_QM_ARB_MST_CRED_STS_17                                0x5C8BF4\n\n#define mmDMA6_QM_ARB_MST_CRED_STS_18                                0x5C8BF8\n\n#define mmDMA6_QM_ARB_MST_CRED_STS_19                                0x5C8BFC\n\n#define mmDMA6_QM_ARB_MST_CRED_STS_20                                0x5C8C00\n\n#define mmDMA6_QM_ARB_MST_CRED_STS_21                                0x5C8C04\n\n#define mmDMA6_QM_ARB_MST_CRED_STS_22                                0x5C8C08\n\n#define mmDMA6_QM_ARB_MST_CRED_STS_23                                0x5C8C0C\n\n#define mmDMA6_QM_ARB_MST_CRED_STS_24                                0x5C8C10\n\n#define mmDMA6_QM_ARB_MST_CRED_STS_25                                0x5C8C14\n\n#define mmDMA6_QM_ARB_MST_CRED_STS_26                                0x5C8C18\n\n#define mmDMA6_QM_ARB_MST_CRED_STS_27                                0x5C8C1C\n\n#define mmDMA6_QM_ARB_MST_CRED_STS_28                                0x5C8C20\n\n#define mmDMA6_QM_ARB_MST_CRED_STS_29                                0x5C8C24\n\n#define mmDMA6_QM_ARB_MST_CRED_STS_30                                0x5C8C28\n\n#define mmDMA6_QM_ARB_MST_CRED_STS_31                                0x5C8C2C\n\n#define mmDMA6_QM_CGM_CFG                                            0x5C8C70\n\n#define mmDMA6_QM_CGM_STS                                            0x5C8C74\n\n#define mmDMA6_QM_CGM_CFG1                                           0x5C8C78\n\n#define mmDMA6_QM_LOCAL_RANGE_BASE                                   0x5C8C80\n\n#define mmDMA6_QM_LOCAL_RANGE_SIZE                                   0x5C8C84\n\n#define mmDMA6_QM_CSMR_STRICT_PRIO_CFG                               0x5C8C90\n\n#define mmDMA6_QM_HBW_RD_RATE_LIM_CFG_1                              0x5C8C94\n\n#define mmDMA6_QM_LBW_WR_RATE_LIM_CFG_0                              0x5C8C98\n\n#define mmDMA6_QM_LBW_WR_RATE_LIM_CFG_1                              0x5C8C9C\n\n#define mmDMA6_QM_HBW_RD_RATE_LIM_CFG_0                              0x5C8CA0\n\n#define mmDMA6_QM_GLBL_AXCACHE                                       0x5C8CA4\n\n#define mmDMA6_QM_IND_GW_APB_CFG                                     0x5C8CB0\n\n#define mmDMA6_QM_IND_GW_APB_WDATA                                   0x5C8CB4\n\n#define mmDMA6_QM_IND_GW_APB_RDATA                                   0x5C8CB8\n\n#define mmDMA6_QM_IND_GW_APB_STATUS                                  0x5C8CBC\n\n#define mmDMA6_QM_GLBL_ERR_ADDR_LO                                   0x5C8CD0\n\n#define mmDMA6_QM_GLBL_ERR_ADDR_HI                                   0x5C8CD4\n\n#define mmDMA6_QM_GLBL_ERR_WDATA                                     0x5C8CD8\n\n#define mmDMA6_QM_GLBL_MEM_INIT_BUSY                                 0x5C8D00\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}