

================================================================
== Vitis HLS Report for 'xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL'
================================================================
* Date:           Wed Sep  4 19:39:12 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.587 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2073605|  2073605|  6.843 ms|  6.843 ms|  2073605|  2073605|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- LOOP_ROW_LOOP_COL  |  2073603|  2073603|         5|          1|          1|  2073600|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 4 3 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 
3 --> 5 
4 --> 3 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%col_index_1 = alloca i32 1"   --->   Operation 8 'alloca' 'col_index_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 9 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_0_0_045228 = alloca i32 1"   --->   Operation 10 'alloca' 'p_0_0_045228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_102 = alloca i32 1"   --->   Operation 11 'alloca' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_0_0452_132 = alloca i32 1"   --->   Operation 12 'alloca' 'p_0_0_0452_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_103 = alloca i32 1"   --->   Operation 13 'alloca' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_0_0_0452_236 = alloca i32 1"   --->   Operation 14 'alloca' 'p_0_0_0452_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%conv_i5868 = alloca i32 1"   --->   Operation 15 'alloca' 'conv_i5868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%conv_i58_170 = alloca i32 1"   --->   Operation 16 'alloca' 'conv_i58_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv_i58_272 = alloca i32 1"   --->   Operation 17 'alloca' 'conv_i58_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add_ln165_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %add_ln165"   --->   Operation 19 'read' 'add_ln165_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln97_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln97"   --->   Operation 20 'read' 'zext_ln97_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mul_ln165_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %mul_ln165"   --->   Operation 21 'read' 'mul_ln165_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln97_cast = zext i11 %zext_ln97_read"   --->   Operation 22 'zext' 'zext_ln97_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %lsc_out_data243, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %aecin_data245, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 0, i22 %indvar_flatten"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %conv_i58_272"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %conv_i58_170"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %conv_i5868"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %empty_103"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %empty_102"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %empty"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %col_index_1"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body147"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.58>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i22 %indvar_flatten" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 34 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.06ns)   --->   "%icmp_ln165 = icmp_eq  i22 %indvar_flatten_load, i22 %mul_ln165_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 35 'icmp' 'icmp_ln165' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.91ns)   --->   "%add_ln165_1 = add i22 %indvar_flatten_load, i22 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 36 'add' 'add_ln165_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %icmp_ln165, void %for.inc334.loopexit, void %for.end336.loopexit.exitStub" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 37 'br' 'br_ln165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%col_index_1_load = load i12 %col_index_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 38 'load' 'col_index_1_load' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_ROW_LOOP_COL_str"   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2073600, i64 2073600, i64 2073600"   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.97ns)   --->   "%icmp_ln170 = icmp_eq  i12 %col_index_1_load, i12 %add_ln165_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 41 'icmp' 'icmp_ln170' <Predicate = (!icmp_ln165)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.37ns)   --->   "%select_ln165 = select i1 %icmp_ln170, i12 0, i12 %col_index_1_load" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 42 'select' 'select_ln165' <Predicate = (!icmp_ln165)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i12 %select_ln165" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 43 'trunc' 'trunc_ln170' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln173 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:173]   --->   Operation 44 'specpipeline' 'specpipeline_ln173' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln170 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 45 'specloopname' 'specloopname_ln170' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.97ns)   --->   "%icmp_ln179 = icmp_ult  i12 %select_ln165, i12 %zext_ln97_cast" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:179]   --->   Operation 46 'icmp' 'icmp_ln179' <Predicate = (!icmp_ln165)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln179 = br i1 %icmp_ln179, void %for.body173, void %if.then" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:179]   --->   Operation 47 'br' 'br_ln179' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.97ns)   --->   "%cmp239 = icmp_eq  i12 %select_ln165, i12 %zext_ln97_cast" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 48 'icmp' 'cmp239' <Predicate = (!icmp_ln165)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln248 = br i1 %icmp_ln179, void %for.inc331, void %if.then328" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:248]   --->   Operation 49 'br' 'br_ln248' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.80ns)   --->   "%col_index = add i12 %select_ln165, i12 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 50 'add' 'col_index' <Predicate = (!icmp_ln165)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln170 = store i22 %add_ln165_1, i22 %indvar_flatten" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 51 'store' 'store_ln170' <Predicate = (!icmp_ln165)> <Delay = 0.42>
ST_2 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln170 = store i12 %col_index, i12 %col_index_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 52 'store' 'store_ln170' <Predicate = (!icmp_ln165)> <Delay = 0.42>

State 3 <SV = 3> <Delay = 1.23>
ST_3 : Operation 53 [1/1] (1.20ns)   --->   "%tmp_V = read i30 @_ssdm_op_Read.ap_fifo.volatile.i30P0A, i30 %lsc_out_data243" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'read' 'tmp_V' <Predicate = (!icmp_ln165 & icmp_ln179)> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln179 = br void %for.body173" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:179]   --->   Operation 54 'br' 'br_ln179' <Predicate = (!icmp_ln165 & icmp_ln179)> <Delay = 0.00>
ST_3 : Operation 55 [1/2] (1.23ns)   --->   "%offset_buffer_V_load = load i11 %offset_buffer_V_addr"   --->   Operation 55 'load' 'offset_buffer_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 1920> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln75_2 = trunc i9 %offset_buffer_V_load"   --->   Operation 56 'trunc' 'trunc_ln75_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/2] (1.23ns)   --->   "%offset_buffer_V_1_load = load i11 %offset_buffer_V_1_addr"   --->   Operation 57 'load' 'offset_buffer_V_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 1920> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln75_5 = trunc i9 %offset_buffer_V_1_load"   --->   Operation 58 'trunc' 'trunc_ln75_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/2] (1.23ns)   --->   "%offset_buffer_V_2_load = load i11 %offset_buffer_V_2_addr"   --->   Operation 59 'load' 'offset_buffer_V_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 1920> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln75_8 = trunc i9 %offset_buffer_V_2_load"   --->   Operation 60 'trunc' 'trunc_ln75_8' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.23>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%idxprom191 = zext i12 %select_ln165" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 61 'zext' 'idxprom191' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.97ns)   --->   "%cmp221 = icmp_ne  i12 %select_ln165, i12 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 62 'icmp' 'cmp221' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%offset_buffer_V_addr = getelementptr i9 %offset_buffer_V, i64 0, i64 %idxprom191"   --->   Operation 63 'getelementptr' 'offset_buffer_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (1.23ns)   --->   "%offset_buffer_V_load = load i11 %offset_buffer_V_addr"   --->   Operation 64 'load' 'offset_buffer_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 1920> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %cmp221, void %if.end235_ifconv, void %if.then222" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216]   --->   Operation 65 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%offset_buffer_V_1_addr = getelementptr i9 %offset_buffer_V_1, i64 0, i64 %idxprom191"   --->   Operation 66 'getelementptr' 'offset_buffer_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (1.23ns)   --->   "%offset_buffer_V_1_load = load i11 %offset_buffer_V_1_addr"   --->   Operation 67 'load' 'offset_buffer_V_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 1920> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %cmp221, void %if.end235.1_ifconv, void %if.then222.1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216]   --->   Operation 68 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%offset_buffer_V_2_addr = getelementptr i9 %offset_buffer_V_2, i64 0, i64 %idxprom191"   --->   Operation 69 'getelementptr' 'offset_buffer_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (1.23ns)   --->   "%offset_buffer_V_2_load = load i11 %offset_buffer_V_2_addr"   --->   Operation 70 'load' 'offset_buffer_V_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 1920> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %cmp221, void %if.end235.2_ifconv, void %if.then222.2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216]   --->   Operation 71 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i30 %tmp_V, void %if.then, i30 0, void %for.inc334.loopexit"   --->   Operation 72 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%p_load78 = load i3 %empty"   --->   Operation 73 'load' 'p_load78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%conv_i5868_load = load i3 %conv_i5868"   --->   Operation 74 'load' 'conv_i5868_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%in_pixel = trunc i30 %p_Val2_s"   --->   Operation 75 'trunc' 'in_pixel' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1540 = sext i3 %conv_i5868_load"   --->   Operation 76 'sext' 'sext_ln1540' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %conv_i5868_load, i3 0"   --->   Operation 77 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln75_2 = sext i6 %tmp_24"   --->   Operation 78 'sext' 'sext_ln75_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.78ns)   --->   "%q_2nd_err_scale7_2 = sub i12 %sext_ln75_2, i12 %sext_ln1540"   --->   Operation 79 'sub' 'q_2nd_err_scale7_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%q_2nd_err_scale7by16_V = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %q_2nd_err_scale7_2, i32 4, i32 11"   --->   Operation 80 'partselect' 'q_2nd_err_scale7by16_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i9 %offset_buffer_V_load"   --->   Operation 81 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i10 %in_pixel"   --->   Operation 82 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln75_1 = sext i8 %q_2nd_err_scale7by16_V"   --->   Operation 83 'sext' 'sext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i30 %p_Val2_s"   --->   Operation 84 'trunc' 'trunc_ln75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln75_1 = partselect i2 @_ssdm_op_PartSelect.i2.i12.i32.i32, i12 %q_2nd_err_scale7_2, i32 4, i32 5"   --->   Operation 85 'partselect' 'trunc_ln75_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75 = add i12 %sext_ln75, i12 %zext_ln75"   --->   Operation 86 'add' 'add_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 87 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%quatizer_in_V_2 = add i12 %add_ln75, i12 %sext_ln75_1"   --->   Operation 87 'add' 'quatizer_in_V_2' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln200 = add i2 %trunc_ln75, i2 %trunc_ln75_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:200]   --->   Operation 88 'add' 'add_ln200' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln200_1 = add i2 %add_ln200, i2 %trunc_ln75_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:200]   --->   Operation 89 'add' 'add_ln200_1' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%lhs_V = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %quatizer_in_V_2, i32 2, i32 11"   --->   Operation 90 'partselect' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %add_ln200_1, i32 1"   --->   Operation 91 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %add_ln200_1, i32 1"   --->   Operation 92 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1541 = zext i1 %tmp_26"   --->   Operation 93 'zext' 'zext_ln1541' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%tmp = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %quatizer_in_V_2, i32 2, i32 10"   --->   Operation 94 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.78ns)   --->   "%p_Val2_4 = add i10 %lhs_V, i10 %zext_ln1541"   --->   Operation 95 'add' 'p_Val2_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i12 %quatizer_in_V_2"   --->   Operation 96 'trunc' 'trunc_ln674' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%q_err_3rd_local_V = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %p_Result_s, i2 %trunc_ln674"   --->   Operation 97 'bitconcatenate' 'q_err_3rd_local_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%p_load77 = load i3 %empty_102"   --->   Operation 98 'load' 'p_load77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%conv_i5868_load_1 = load i3 %conv_i5868" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:218]   --->   Operation 99 'load' 'conv_i5868_load_1' <Predicate = (!cmp239)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%conv_i58_170_load = load i3 %conv_i58_170"   --->   Operation 100 'load' 'conv_i58_170_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.20ns)   --->   "%select_ln218 = select i1 %cmp239, i3 0, i3 %q_err_3rd_local_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:218]   --->   Operation 101 'select' 'select_ln218' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.20ns)   --->   "%select_ln218_1 = select i1 %cmp239, i3 0, i3 %conv_i5868_load_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:218]   --->   Operation 102 'select' 'select_ln218_1' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%in_pixel_1 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %p_Val2_s, i32 10, i32 19"   --->   Operation 103 'partselect' 'in_pixel_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1540_1 = sext i3 %conv_i58_170_load"   --->   Operation 104 'sext' 'sext_ln1540_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %conv_i58_170_load, i3 0"   --->   Operation 105 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln75_13 = sext i6 %tmp_30"   --->   Operation 106 'sext' 'sext_ln75_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.78ns)   --->   "%q_2nd_err_scale7_1 = sub i12 %sext_ln75_13, i12 %sext_ln1540_1"   --->   Operation 107 'sub' 'q_2nd_err_scale7_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%q_2nd_err_scale7by16_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %q_2nd_err_scale7_1, i32 4, i32 11"   --->   Operation 108 'partselect' 'q_2nd_err_scale7by16_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln75_7 = sext i9 %offset_buffer_V_1_load"   --->   Operation 109 'sext' 'sext_ln75_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i10 %in_pixel_1"   --->   Operation 110 'zext' 'zext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln75_8 = sext i8 %q_2nd_err_scale7by16_V_1"   --->   Operation 111 'sext' 'sext_ln75_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln75_3 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %p_Val2_s, i32 10, i32 11"   --->   Operation 112 'partselect' 'trunc_ln75_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln75_4 = partselect i2 @_ssdm_op_PartSelect.i2.i12.i32.i32, i12 %q_2nd_err_scale7_1, i32 4, i32 5"   --->   Operation 113 'partselect' 'trunc_ln75_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_5 = add i12 %sext_ln75_7, i12 %zext_ln75_1"   --->   Operation 114 'add' 'add_ln75_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%quatizer_in_V_1 = add i12 %add_ln75_5, i12 %sext_ln75_8"   --->   Operation 115 'add' 'quatizer_in_V_1' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln200_2 = add i2 %trunc_ln75_3, i2 %trunc_ln75_5" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:200]   --->   Operation 116 'add' 'add_ln200_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln200_3 = add i2 %add_ln200_2, i2 %trunc_ln75_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:200]   --->   Operation 117 'add' 'add_ln200_3' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%lhs_V_6 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %quatizer_in_V_1, i32 2, i32 11"   --->   Operation 118 'partselect' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %add_ln200_3, i32 1"   --->   Operation 119 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %add_ln200_3, i32 1"   --->   Operation 120 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1541_2 = zext i1 %tmp_32"   --->   Operation 121 'zext' 'zext_ln1541_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_s = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %quatizer_in_V_1, i32 2, i32 10"   --->   Operation 122 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.78ns)   --->   "%p_Val2_8 = add i10 %lhs_V_6, i10 %zext_ln1541_2"   --->   Operation 123 'add' 'p_Val2_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln674_2 = trunc i12 %quatizer_in_V_1"   --->   Operation 124 'trunc' 'trunc_ln674_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%q_err_3rd_local_V_1 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %p_Result_7, i2 %trunc_ln674_2"   --->   Operation 125 'bitconcatenate' 'q_err_3rd_local_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%p_load = load i3 %empty_103"   --->   Operation 126 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%conv_i58_170_load_1 = load i3 %conv_i58_170" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:218]   --->   Operation 127 'load' 'conv_i58_170_load_1' <Predicate = (!cmp239)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%conv_i58_272_load = load i3 %conv_i58_272"   --->   Operation 128 'load' 'conv_i58_272_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.20ns)   --->   "%select_ln218_2 = select i1 %cmp239, i3 0, i3 %q_err_3rd_local_V_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:218]   --->   Operation 129 'select' 'select_ln218_2' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.20ns)   --->   "%select_ln218_3 = select i1 %cmp239, i3 0, i3 %conv_i58_170_load_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:218]   --->   Operation 130 'select' 'select_ln218_3' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%in_pixel_2 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %p_Val2_s, i32 20, i32 29"   --->   Operation 131 'partselect' 'in_pixel_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1540_2 = sext i3 %conv_i58_272_load"   --->   Operation 132 'sext' 'sext_ln1540_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %conv_i58_272_load, i3 0"   --->   Operation 133 'bitconcatenate' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln75_22 = sext i6 %tmp_36"   --->   Operation 134 'sext' 'sext_ln75_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.78ns)   --->   "%q_2nd_err_scale7 = sub i12 %sext_ln75_22, i12 %sext_ln1540_2"   --->   Operation 135 'sub' 'q_2nd_err_scale7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%q_2nd_err_scale7by16_V_2 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %q_2nd_err_scale7, i32 4, i32 11"   --->   Operation 136 'partselect' 'q_2nd_err_scale7by16_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln75_14 = sext i9 %offset_buffer_V_2_load"   --->   Operation 137 'sext' 'sext_ln75_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln75_2 = zext i10 %in_pixel_2"   --->   Operation 138 'zext' 'zext_ln75_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln75_15 = sext i8 %q_2nd_err_scale7by16_V_2"   --->   Operation 139 'sext' 'sext_ln75_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln75_6 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %p_Val2_s, i32 20, i32 21"   --->   Operation 140 'partselect' 'trunc_ln75_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln75_7 = partselect i2 @_ssdm_op_PartSelect.i2.i12.i32.i32, i12 %q_2nd_err_scale7, i32 4, i32 5"   --->   Operation 141 'partselect' 'trunc_ln75_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_10 = add i12 %sext_ln75_14, i12 %zext_ln75_2"   --->   Operation 142 'add' 'add_ln75_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 143 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%quatizer_in_V = add i12 %add_ln75_10, i12 %sext_ln75_15"   --->   Operation 143 'add' 'quatizer_in_V' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln200_4 = add i2 %trunc_ln75_6, i2 %trunc_ln75_8" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:200]   --->   Operation 144 'add' 'add_ln200_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 145 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln200_5 = add i2 %add_ln200_4, i2 %trunc_ln75_7" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:200]   --->   Operation 145 'add' 'add_ln200_5' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%lhs_V_7 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %quatizer_in_V, i32 2, i32 11"   --->   Operation 146 'partselect' 'lhs_V_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %add_ln200_5, i32 1"   --->   Operation 147 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %add_ln200_5, i32 1"   --->   Operation 148 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln1541_4 = zext i1 %tmp_38"   --->   Operation 149 'zext' 'zext_ln1541_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %quatizer_in_V, i32 2, i32 10"   --->   Operation 150 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.78ns)   --->   "%p_Val2_12 = add i10 %lhs_V_7, i10 %zext_ln1541_4"   --->   Operation 151 'add' 'p_Val2_12' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln674_4 = trunc i12 %quatizer_in_V"   --->   Operation 152 'trunc' 'trunc_ln674_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%q_err_3rd_local_V_2 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %p_Result_10, i2 %trunc_ln674_4"   --->   Operation 153 'bitconcatenate' 'q_err_3rd_local_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%conv_i58_272_load_1 = load i3 %conv_i58_272" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:218]   --->   Operation 154 'load' 'conv_i58_272_load_1' <Predicate = (!cmp239)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.20ns)   --->   "%select_ln218_4 = select i1 %cmp239, i3 0, i3 %q_err_3rd_local_V_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:218]   --->   Operation 155 'select' 'select_ln218_4' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.20ns)   --->   "%select_ln218_5 = select i1 %cmp239, i3 0, i3 %conv_i58_272_load_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:218]   --->   Operation 156 'select' 'select_ln218_5' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.42ns)   --->   "%store_ln170 = store i3 %select_ln218_4, i3 %conv_i58_272" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 157 'store' 'store_ln170' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 158 [1/1] (0.42ns)   --->   "%store_ln170 = store i3 %select_ln218_2, i3 %conv_i58_170" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 158 'store' 'store_ln170' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 159 [1/1] (0.42ns)   --->   "%store_ln170 = store i3 %select_ln218, i3 %conv_i5868" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 159 'store' 'store_ln170' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 160 [1/1] (0.42ns)   --->   "%store_ln170 = store i3 %select_ln218_5, i3 %empty_103" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 160 'store' 'store_ln170' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 161 [1/1] (0.42ns)   --->   "%store_ln170 = store i3 %select_ln218_3, i3 %empty_102" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 161 'store' 'store_ln170' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 162 [1/1] (0.42ns)   --->   "%store_ln170 = store i3 %select_ln218_1, i3 %empty" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 162 'store' 'store_ln170' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 259 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 259 'ret' 'ret_ln0' <Predicate = (icmp_ln165)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.37>
ST_6 : Operation 163 [1/1] (0.79ns)   --->   "%sub232 = add i11 %trunc_ln170, i11 2047" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 163 'add' 'sub232' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%idxprom233 = zext i11 %sub232" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 164 'zext' 'idxprom233' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1540_3 = sext i3 %conv_i5868_load"   --->   Operation 165 'sext' 'sext_ln1540_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln1541_1 = zext i1 %tmp_26"   --->   Operation 166 'zext' 'zext_ln1541_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.77ns)   --->   "%add_ln204 = add i9 %tmp, i9 %zext_ln1541_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:204]   --->   Operation 167 'add' 'add_ln204' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%shl_ln75_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %conv_i5868_load, i2 0"   --->   Operation 168 'bitconcatenate' 'shl_ln75_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln75_3 = sext i5 %shl_ln75_1"   --->   Operation 169 'sext' 'sext_ln75_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln75_6 = sext i3 %p_load78"   --->   Operation 170 'sext' 'sext_ln75_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln75_4 = sext i3 %q_err_3rd_local_V"   --->   Operation 171 'sext' 'sext_ln75_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%shl_ln75_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1 %p_Result_s, i2 %trunc_ln674, i2 0"   --->   Operation 172 'bitconcatenate' 'shl_ln75_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln75_5 = sext i5 %shl_ln75_2"   --->   Operation 173 'sext' 'sext_ln75_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln75 = sub i6 %sext_ln75_5, i6 %sext_ln75_4"   --->   Operation 174 'sub' 'sub_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 175 [1/1] (0.78ns)   --->   "%add_ln75_2 = add i6 %sext_ln75_3, i6 %sext_ln1540_3"   --->   Operation 175 'add' 'add_ln75_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln75_9 = sext i6 %add_ln75_2"   --->   Operation 176 'sext' 'sext_ln75_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%add_ln75_3 = add i6 %sext_ln75_6, i6 %sub_ln75"   --->   Operation 177 'add' 'add_ln75_3' <Predicate = true> <Delay = 0.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln75_10 = sext i6 %add_ln75_3"   --->   Operation 178 'sext' 'sext_ln75_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.78ns)   --->   "%sum_tmp_V_2 = add i7 %sext_ln75_10, i7 %sext_ln75_9"   --->   Operation 179 'add' 'sum_tmp_V_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %sum_tmp_V_2, i32 4, i32 6"   --->   Operation 180 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln674 = sext i3 %tmp_27"   --->   Operation 181 'sext' 'sext_ln674' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%p_0_0_045228_load = load i9 %p_0_0_045228" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216]   --->   Operation 182 'load' 'p_0_0_045228_load' <Predicate = (cmp221)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%offset_buffer_V_addr_1 = getelementptr i9 %offset_buffer_V, i64 0, i64 %idxprom233" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216]   --->   Operation 183 'getelementptr' 'offset_buffer_V_addr_1' <Predicate = (cmp221)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (1.23ns)   --->   "%store_ln216 = store i9 %p_0_0_045228_load, i11 %offset_buffer_V_addr_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216]   --->   Operation 184 'store' 'store_ln216' <Predicate = (cmp221)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 1920> <RAM>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln216 = br void %if.end235_ifconv" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216]   --->   Operation 185 'br' 'br_ln216' <Predicate = (cmp221)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %p_Val2_4, i32 9"   --->   Operation 186 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.28ns)   --->   "%or_ln232 = or i1 %cmp239, i1 %p_Result_6" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:232]   --->   Operation 187 'or' 'or_ln232' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node out_tmp_V_1)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln204, i32 8"   --->   Operation 188 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node out_tmp_V_1)   --->   "%out_tmp_V = trunc i10 %p_Val2_4"   --->   Operation 189 'trunc' 'out_tmp_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node out_tmp_V_1)   --->   "%or_ln1088 = or i1 %tmp_29, i1 %or_ln232"   --->   Operation 190 'or' 'or_ln1088' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node out_tmp_V_1)   --->   "%select_ln232 = select i1 %or_ln232, i8 0, i8 255" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:232]   --->   Operation 191 'select' 'select_ln232' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node out_tmp_V_1)   --->   "%or_ln232_3 = or i1 %or_ln232, i1 %or_ln1088" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:232]   --->   Operation 192 'or' 'or_ln232_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 193 [1/1] (0.39ns) (out node of the LUT)   --->   "%out_tmp_V_1 = select i1 %or_ln232_3, i8 %select_ln232, i8 %out_tmp_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:232]   --->   Operation 193 'select' 'out_tmp_V_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln1540_4 = sext i3 %conv_i58_170_load"   --->   Operation 194 'sext' 'sext_ln1540_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln1541_3 = zext i1 %tmp_32"   --->   Operation 195 'zext' 'zext_ln1541_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.77ns)   --->   "%add_ln204_1 = add i9 %tmp_s, i9 %zext_ln1541_3" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:204]   --->   Operation 196 'add' 'add_ln204_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%shl_ln75_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %conv_i58_170_load, i2 0"   --->   Operation 197 'bitconcatenate' 'shl_ln75_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln75_16 = sext i5 %shl_ln75_4"   --->   Operation 198 'sext' 'sext_ln75_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln75_17 = sext i3 %p_load77"   --->   Operation 199 'sext' 'sext_ln75_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln75_11 = sext i3 %q_err_3rd_local_V_1"   --->   Operation 200 'sext' 'sext_ln75_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%shl_ln75_5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1 %p_Result_7, i2 %trunc_ln674_2, i2 0"   --->   Operation 201 'bitconcatenate' 'shl_ln75_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln75_12 = sext i5 %shl_ln75_5"   --->   Operation 202 'sext' 'sext_ln75_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln75_2 = sub i6 %sext_ln75_12, i6 %sext_ln75_11"   --->   Operation 203 'sub' 'sub_ln75_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 204 [1/1] (0.78ns)   --->   "%add_ln75_7 = add i6 %sext_ln75_16, i6 %sext_ln1540_4"   --->   Operation 204 'add' 'add_ln75_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln75_20 = sext i6 %add_ln75_7"   --->   Operation 205 'sext' 'sext_ln75_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%add_ln75_8 = add i6 %sext_ln75_17, i6 %sub_ln75_2"   --->   Operation 206 'add' 'add_ln75_8' <Predicate = true> <Delay = 0.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln75_21 = sext i6 %add_ln75_8"   --->   Operation 207 'sext' 'sext_ln75_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.78ns)   --->   "%sum_tmp_V_1 = add i7 %sext_ln75_21, i7 %sext_ln75_20"   --->   Operation 208 'add' 'sum_tmp_V_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %sum_tmp_V_1, i32 4, i32 6"   --->   Operation 209 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln674_1 = sext i3 %tmp_33"   --->   Operation 210 'sext' 'sext_ln674_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%p_0_0_0452_132_load = load i9 %p_0_0_0452_132" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216]   --->   Operation 211 'load' 'p_0_0_0452_132_load' <Predicate = (cmp221)> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%offset_buffer_V_1_addr_1 = getelementptr i9 %offset_buffer_V_1, i64 0, i64 %idxprom233" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216]   --->   Operation 212 'getelementptr' 'offset_buffer_V_1_addr_1' <Predicate = (cmp221)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (1.23ns)   --->   "%store_ln216 = store i9 %p_0_0_0452_132_load, i11 %offset_buffer_V_1_addr_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216]   --->   Operation 213 'store' 'store_ln216' <Predicate = (cmp221)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 1920> <RAM>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln216 = br void %if.end235.1_ifconv" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216]   --->   Operation 214 'br' 'br_ln216' <Predicate = (cmp221)> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %p_Val2_8, i32 9"   --->   Operation 215 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.28ns)   --->   "%or_ln232_1 = or i1 %cmp239, i1 %p_Result_9" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:232]   --->   Operation 216 'or' 'or_ln232_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node out_tmp_V_3)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln204_1, i32 8"   --->   Operation 217 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node out_tmp_V_3)   --->   "%out_tmp_V_2 = trunc i10 %p_Val2_8"   --->   Operation 218 'trunc' 'out_tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node out_tmp_V_3)   --->   "%or_ln1088_1 = or i1 %tmp_35, i1 %or_ln232_1"   --->   Operation 219 'or' 'or_ln1088_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node out_tmp_V_3)   --->   "%select_ln232_2 = select i1 %or_ln232_1, i8 0, i8 255" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:232]   --->   Operation 220 'select' 'select_ln232_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node out_tmp_V_3)   --->   "%or_ln232_4 = or i1 %or_ln232_1, i1 %or_ln1088_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:232]   --->   Operation 221 'or' 'or_ln232_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (0.39ns) (out node of the LUT)   --->   "%out_tmp_V_3 = select i1 %or_ln232_4, i8 %select_ln232_2, i8 %out_tmp_V_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:232]   --->   Operation 222 'select' 'out_tmp_V_3' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1540_5 = sext i3 %conv_i58_272_load"   --->   Operation 223 'sext' 'sext_ln1540_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln1541_5 = zext i1 %tmp_38"   --->   Operation 224 'zext' 'zext_ln1541_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.77ns)   --->   "%add_ln204_2 = add i9 %tmp_8, i9 %zext_ln1541_5" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:204]   --->   Operation 225 'add' 'add_ln204_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln75_7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %conv_i58_272_load, i2 0"   --->   Operation 226 'bitconcatenate' 'shl_ln75_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln75_23 = sext i5 %shl_ln75_7"   --->   Operation 227 'sext' 'sext_ln75_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln75_24 = sext i3 %p_load"   --->   Operation 228 'sext' 'sext_ln75_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln75_18 = sext i3 %q_err_3rd_local_V_2"   --->   Operation 229 'sext' 'sext_ln75_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%shl_ln75_8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1 %p_Result_10, i2 %trunc_ln674_4, i2 0"   --->   Operation 230 'bitconcatenate' 'shl_ln75_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln75_19 = sext i5 %shl_ln75_8"   --->   Operation 231 'sext' 'sext_ln75_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln75_4 = sub i6 %sext_ln75_19, i6 %sext_ln75_18"   --->   Operation 232 'sub' 'sub_ln75_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 233 [1/1] (0.78ns)   --->   "%add_ln75_12 = add i6 %sext_ln75_23, i6 %sext_ln1540_5"   --->   Operation 233 'add' 'add_ln75_12' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln75_25 = sext i6 %add_ln75_12"   --->   Operation 234 'sext' 'sext_ln75_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%add_ln75_13 = add i6 %sext_ln75_24, i6 %sub_ln75_4"   --->   Operation 235 'add' 'add_ln75_13' <Predicate = true> <Delay = 0.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln75_26 = sext i6 %add_ln75_13"   --->   Operation 236 'sext' 'sext_ln75_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.78ns)   --->   "%sum_tmp_V = add i7 %sext_ln75_26, i7 %sext_ln75_25"   --->   Operation 237 'add' 'sum_tmp_V' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %sum_tmp_V, i32 4, i32 6"   --->   Operation 238 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln674_2 = sext i3 %tmp_39"   --->   Operation 239 'sext' 'sext_ln674_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%p_0_0_0452_236_load = load i9 %p_0_0_0452_236" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216]   --->   Operation 240 'load' 'p_0_0_0452_236_load' <Predicate = (cmp221)> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%offset_buffer_V_2_addr_1 = getelementptr i9 %offset_buffer_V_2, i64 0, i64 %idxprom233" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216]   --->   Operation 241 'getelementptr' 'offset_buffer_V_2_addr_1' <Predicate = (cmp221)> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (1.23ns)   --->   "%store_ln216 = store i9 %p_0_0_0452_236_load, i11 %offset_buffer_V_2_addr_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216]   --->   Operation 242 'store' 'store_ln216' <Predicate = (cmp221)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 1920> <RAM>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln216 = br void %if.end235.2_ifconv" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216]   --->   Operation 243 'br' 'br_ln216' <Predicate = (cmp221)> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %p_Val2_12, i32 9"   --->   Operation 244 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.28ns)   --->   "%or_ln232_2 = or i1 %cmp239, i1 %p_Result_12" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:232]   --->   Operation 245 'or' 'or_ln232_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node out_tmp_V_5)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln204_2, i32 8"   --->   Operation 246 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node out_tmp_V_5)   --->   "%out_tmp_V_4 = trunc i10 %p_Val2_12"   --->   Operation 247 'trunc' 'out_tmp_V_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node out_tmp_V_5)   --->   "%or_ln1088_2 = or i1 %tmp_41, i1 %or_ln232_2"   --->   Operation 248 'or' 'or_ln1088_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node out_tmp_V_5)   --->   "%select_ln232_4 = select i1 %or_ln232_2, i8 0, i8 255" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:232]   --->   Operation 249 'select' 'select_ln232_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node out_tmp_V_5)   --->   "%or_ln232_5 = or i1 %or_ln232_2, i1 %or_ln1088_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:232]   --->   Operation 250 'or' 'or_ln232_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 251 [1/1] (0.39ns) (out node of the LUT)   --->   "%out_tmp_V_5 = select i1 %or_ln232_5, i8 %select_ln232_4, i8 %out_tmp_V_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:232]   --->   Operation 251 'select' 'out_tmp_V_5' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%p_Result_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %out_tmp_V_5, i8 %out_tmp_V_3, i8 %out_tmp_V_1"   --->   Operation 252 'bitconcatenate' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (1.20ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %aecin_data245, i24 %p_Result_14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 253 'write' 'write_ln174' <Predicate = (icmp_ln179)> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln248 = br void %for.inc331" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:248]   --->   Operation 254 'br' 'br_ln248' <Predicate = (icmp_ln179)> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%store_ln170 = store i9 %sext_ln674_2, i9 %p_0_0_0452_236" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 255 'store' 'store_ln170' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%store_ln170 = store i9 %sext_ln674_1, i9 %p_0_0_0452_132" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 256 'store' 'store_ln170' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "%store_ln170 = store i9 %sext_ln674, i9 %p_0_0_045228" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 257 'store' 'store_ln170' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln170 = br void %for.body147" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 258 'br' 'br_ln170' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.3ns, clock uncertainty: 0.891ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [19]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [26]  (0.427 ns)

 <State 2>: 2.59ns
The critical path consists of the following:
	'load' operation ('col_index_1_load', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170) on local variable 'col_index' [41]  (0 ns)
	'icmp' operation ('icmp_ln170', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170) [44]  (0.976 ns)
	'select' operation ('select_ln165', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165) [45]  (0.375 ns)
	'add' operation ('col_index', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170) [256]  (0.809 ns)
	'store' operation ('store_ln170', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170) of variable 'col_index', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170 on local variable 'col_index' [267]  (0.427 ns)

 <State 3>: 1.24ns
The critical path consists of the following:
	'load' operation ('offset_buffer_V_load') on array 'offset_buffer_V' [71]  (1.24 ns)

 <State 4>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('offset_buffer_V_addr') [70]  (0 ns)
	'load' operation ('offset_buffer_V_load') on array 'offset_buffer_V' [71]  (1.24 ns)

 <State 5>: 2.44ns
The critical path consists of the following:
	'load' operation ('conv_i5868_load') on local variable 'conv_i5868' [57]  (0 ns)
	'sub' operation ('q_2nd_err_scale7') [68]  (0.781 ns)
	'add' operation ('quatizer_in.V') [79]  (0.869 ns)
	'add' operation ('ret.V') [88]  (0.787 ns)

 <State 6>: 2.37ns
The critical path consists of the following:
	'add' operation ('add_ln204', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:204) [89]  (0.776 ns)
	'or' operation ('or_ln1088') [122]  (0 ns)
	'or' operation ('or_ln232_3', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:232) [124]  (0 ns)
	'select' operation ('out_tmp.V', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:232) [125]  (0.393 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'aecin_data245' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [253]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
