\hypertarget{system__stm32h7xx_8c_source}{}\doxysection{system\+\_\+stm32h7xx.\+c}
\label{system__stm32h7xx_8c_source}\index{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Core/Src/system\_stm32h7xx.c@{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Core/Src/system\_stm32h7xx.c}}
\mbox{\hyperlink{system__stm32h7xx_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00048}00048\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32h7xx_8h}{stm32h7xx.h}}"{}}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00049}00049\ \textcolor{preprocessor}{\#include\ <\mbox{\hyperlink{math_8h}{math.h}}>}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00050}00050\ \textcolor{preprocessor}{\#if\ !defined\ \ (HSE\_VALUE)}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00051}\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___includes_gaeafcff4f57440c60e64812dddd13e7cb}{00051}}\ \textcolor{preprocessor}{\#define\ HSE\_VALUE\ \ \ \ ((uint32\_t)25000000)\ }}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00052}00052\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HSE\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00053}00053\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00054}00054\ \textcolor{preprocessor}{\#if\ !defined\ \ (CSI\_VALUE)}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00055}\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___includes_ga4dcbff36a4b1cfd045c01d59084255d0}{00055}}\ \textcolor{preprocessor}{\ \ \#define\ CSI\_VALUE\ \ \ \ ((uint32\_t)4000000)\ }}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00056}00056\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CSI\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00057}00057\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00058}00058\ \textcolor{preprocessor}{\#if\ !defined\ \ (HSI\_VALUE)}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00059}\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___includes_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{00059}}\ \textcolor{preprocessor}{\ \ \#define\ HSI\_VALUE\ \ \ \ ((uint32\_t)64000000)\ }}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00060}00060\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HSI\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00061}00061\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00062}00062\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00079}00079\ \textcolor{comment}{/*************************\ Miscellaneous\ Configuration\ ************************/}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00081}00081\ \textcolor{comment}{/*\ \#define\ DATA\_IN\_D2\_SRAM\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00082}00082\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00085}00085\ \textcolor{comment}{/*\ \#define\ VECT\_TAB\_SRAM\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00086}00086\ \textcolor{preprocessor}{\#define\ VECT\_TAB\_OFFSET\ \ 0x00000000UL\ }}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00088}00088\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00089}00089\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00105}00105\ \ \ \textcolor{comment}{/*\ This\ variable\ is\ updated\ in\ three\ ways:}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00106}00106\ \textcolor{comment}{\ \ \ \ \ \ 1)\ by\ calling\ CMSIS\ function\ SystemCoreClockUpdate()}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00107}00107\ \textcolor{comment}{\ \ \ \ \ \ 2)\ by\ calling\ HAL\ API\ function\ HAL\_RCC\_GetHCLKFreq()}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00108}00108\ \textcolor{comment}{\ \ \ \ \ \ 3)\ each\ time\ HAL\_RCC\_ClockConfig()\ is\ called\ to\ configure\ the\ system\ clock\ frequency}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00109}00109\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ Note:\ If\ you\ use\ this\ function\ to\ configure\ the\ system\ clock;\ then\ there}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00110}00110\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ is\ no\ need\ to\ call\ the\ 2\ first\ functions\ listed\ above,\ since\ SystemCoreClock}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00111}00111\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ variable\ is\ updated\ automatically.}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00112}00112\ \textcolor{comment}{\ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00113}\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{00113}}\ \ \ uint32\_t\ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ 64000000;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00114}\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gaa3016e42a01e5655e438fcf76e4ba5b0}{00114}}\ \ \ uint32\_t\ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gaa3016e42a01e5655e438fcf76e4ba5b0}{SystemD2Clock}}\ =\ 64000000;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00115}\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gac0142b24f5548d68accaf0d9b795c9e1}{00115}}\ \ \ \textcolor{keyword}{const}\ \ uint8\_t\ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gac0142b24f5548d68accaf0d9b795c9e1}{D1CorePrescTable}}[16]\ =\ \{0,\ 0,\ 0,\ 0,\ 1,\ 2,\ 3,\ 4,\ 1,\ 2,\ 3,\ 4,\ 6,\ 7,\ 8,\ 9\};}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00116}00116\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00140}\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___functions_ga93f514700ccf00d08dbdcff7f1224eb2}{00140}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___functions_ga93f514700ccf00d08dbdcff7f1224eb2}{SystemInit}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00141}00141\ \{}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00142}00142\ \textcolor{preprocessor}{\#if\ defined\ (DATA\_IN\_D2\_SRAM)}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00143}00143\ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00144}00144\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DATA\_IN\_D2\_SRAM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00145}00145\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00146}00146\ \ \ \textcolor{comment}{/*\ FPU\ settings\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00147}00147\ \textcolor{preprocessor}{\ \ \#if\ (\_\_FPU\_PRESENT\ ==\ 1)\ \&\&\ (\_\_FPU\_USED\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00148}00148\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>CPACR\ |=\ ((3UL\ <<\ (10*2))|(3UL\ <<\ (11*2)));\ \ \textcolor{comment}{/*\ set\ CP10\ and\ CP11\ Full\ Access\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00149}00149\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00150}00150\ \ \ \textcolor{comment}{/*\ Reset\ the\ RCC\ clock\ configuration\ to\ the\ default\ reset\ state\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00151}00151\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00152}00152\ \ \ \ \textcolor{comment}{/*\ Increasing\ the\ CPU\ frequency\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00153}00153\ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e97bd359d67e08994fb0ecb47f35329}{FLASH\_LATENCY\_DEFAULT}}\ \ >\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}((\mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}-\/>ACR),\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318}{FLASH\_ACR\_LATENCY}})))}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00154}00154\ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00155}00155\ \ \ \ \ \textcolor{comment}{/*\ Program\ the\ new\ number\ of\ wait\ states\ to\ the\ LATENCY\ bits\ in\ the\ FLASH\_ACR\ register\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00156}00156\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}-\/>ACR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318}{FLASH\_ACR\_LATENCY}},\ (uint32\_t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e97bd359d67e08994fb0ecb47f35329}{FLASH\_LATENCY\_DEFAULT}}));}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00157}00157\ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00158}00158\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00159}00159\ \ \ \textcolor{comment}{/*\ Set\ HSION\ bit\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00160}00160\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\_CR\_HSION}};}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00161}00161\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00162}00162\ \ \ \textcolor{comment}{/*\ Reset\ CFGR\ register\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00163}00163\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR\ =\ 0x00000000;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00164}00164\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00165}00165\ \ \ \textcolor{comment}{/*\ Reset\ HSEON,\ HSECSSON,\ CSION,\ HSI48ON,\ CSIKERON,\ PLL1ON,\ PLL2ON\ and\ PLL3ON\ bits\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00166}00166\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR\ \&=\ 0xEAF6ED7FU;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00167}00167\ \ \ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00168}00168\ \ \ \ \textcolor{comment}{/*\ Decreasing\ the\ number\ of\ wait\ states\ because\ of\ lower\ CPU\ frequency\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00169}00169\ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e97bd359d67e08994fb0ecb47f35329}{FLASH\_LATENCY\_DEFAULT}}\ \ <\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}((\mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}-\/>ACR),\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318}{FLASH\_ACR\_LATENCY}})))}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00170}00170\ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00171}00171\ \ \ \ \ \textcolor{comment}{/*\ Program\ the\ new\ number\ of\ wait\ states\ to\ the\ LATENCY\ bits\ in\ the\ FLASH\_ACR\ register\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00172}00172\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}-\/>ACR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318}{FLASH\_ACR\_LATENCY}},\ (uint32\_t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e97bd359d67e08994fb0ecb47f35329}{FLASH\_LATENCY\_DEFAULT}}));}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00173}00173\ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00174}00174\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00175}00175\ \textcolor{preprocessor}{\#if\ defined(D3\_SRAM\_BASE)}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00176}00176\ \ \ \textcolor{comment}{/*\ Reset\ D1CFGR\ register\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00177}00177\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D1CFGR\ =\ 0x00000000;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00178}00178\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00179}00179\ \ \ \textcolor{comment}{/*\ Reset\ D2CFGR\ register\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00180}00180\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D2CFGR\ =\ 0x00000000;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00181}00181\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00182}00182\ \ \ \textcolor{comment}{/*\ Reset\ D3CFGR\ register\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00183}00183\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D3CFGR\ =\ 0x00000000;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00184}00184\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00185}00185\ \ \ \textcolor{comment}{/*\ Reset\ CDCFGR1\ register\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00186}00186\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR1\ =\ 0x00000000;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00187}00187\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00188}00188\ \ \ \textcolor{comment}{/*\ Reset\ CDCFGR2\ register\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00189}00189\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR2\ =\ 0x00000000;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00190}00190\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00191}00191\ \ \ \textcolor{comment}{/*\ Reset\ SRDCFGR\ register\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00192}00192\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>SRDCFGR\ =\ 0x00000000;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00193}00193\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00194}00194\ \ \ \textcolor{comment}{/*\ Reset\ PLLCKSELR\ register\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00195}00195\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCKSELR\ =\ 0x02020200;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00196}00196\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00197}00197\ \ \ \textcolor{comment}{/*\ Reset\ PLLCFGR\ register\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00198}00198\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ =\ 0x01FF0000;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00199}00199\ \ \ \textcolor{comment}{/*\ Reset\ PLL1DIVR\ register\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00200}00200\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL1DIVR\ =\ 0x01010280;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00201}00201\ \ \ \textcolor{comment}{/*\ Reset\ PLL1FRACR\ register\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00202}00202\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL1FRACR\ =\ 0x00000000;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00203}00203\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00204}00204\ \ \ \textcolor{comment}{/*\ Reset\ PLL2DIVR\ register\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00205}00205\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL2DIVR\ =\ 0x01010280;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00206}00206\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00207}00207\ \ \ \textcolor{comment}{/*\ Reset\ PLL2FRACR\ register\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00208}00208\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00209}00209\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL2FRACR\ =\ 0x00000000;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00210}00210\ \ \ \textcolor{comment}{/*\ Reset\ PLL3DIVR\ register\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00211}00211\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL3DIVR\ =\ 0x01010280;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00212}00212\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00213}00213\ \ \ \textcolor{comment}{/*\ Reset\ PLL3FRACR\ register\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00214}00214\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL3FRACR\ =\ 0x00000000;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00215}00215\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00216}00216\ \ \ \textcolor{comment}{/*\ Reset\ HSEBYP\ bit\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00217}00217\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR\ \&=\ 0xFFFBFFFFU;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00218}00218\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00219}00219\ \ \ \textcolor{comment}{/*\ Disable\ all\ interrupts\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00220}00220\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER\ =\ 0x00000000;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00221}00221\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00222}00222\ \textcolor{preprocessor}{\#if\ (STM32H7\_DEV\_ID\ ==\ 0x450UL)}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00223}00223\ \ \ \textcolor{comment}{/*\ dual\ core\ CM7\ or\ single\ core\ line\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00224}00224\ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/>IDCODE\ \&\ 0xFFFF0000U)\ <\ 0x20000000U)}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00225}00225\ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00226}00226\ \ \ \ \ \textcolor{comment}{/*\ if\ stm32h7\ revY*/}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00227}00227\ \ \ \ \ \textcolor{comment}{/*\ Change\ \ the\ switch\ matrix\ read\ issuing\ capability\ to\ 1\ for\ the\ AXI\ SRAM\ target\ (Target\ 7)\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00228}00228\ \ \ \ \ *((\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t*)0x51008108)\ =\ 0x000000001U;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00229}00229\ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00230}00230\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00231}00231\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00232}00232\ \textcolor{preprocessor}{\#if\ defined\ (DATA\_IN\_D2\_SRAM)}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00233}00233\ \ \ \textcolor{comment}{/*\ in\ case\ of\ initialized\ data\ in\ D2\ SRAM\ (AHB\ SRAM)\ ,\ enable\ the\ D2\ SRAM\ clock\ (AHB\ SRAM\ clock)\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00234}00234\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2ENR\_D2SRAM3EN)}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00235}00235\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR\ |=\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca9d5c448a1868ef96cf9bb7804db2de}{RCC\_AHB2ENR\_D2SRAM1EN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d953fb36c576a7e5a33a5ac1706d99}{RCC\_AHB2ENR\_D2SRAM2EN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5b3281ecbe9e17b3f9bf737189183b5}{RCC\_AHB2ENR\_D2SRAM3EN}});}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00236}00236\ \textcolor{preprocessor}{\#elif\ defined(RCC\_AHB2ENR\_D2SRAM2EN)}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00237}00237\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR\ |=\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca9d5c448a1868ef96cf9bb7804db2de}{RCC\_AHB2ENR\_D2SRAM1EN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d953fb36c576a7e5a33a5ac1706d99}{RCC\_AHB2ENR\_D2SRAM2EN}});}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00238}00238\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00239}00239\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR\ |=\ (RCC\_AHB2ENR\_AHBSRAM1EN\ |\ RCC\_AHB2ENR\_AHBSRAM2EN);}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00240}00240\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_AHB2ENR\_D2SRAM3EN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00241}00241\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00242}00242\ \ \ tmpreg\ =\ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00243}00243\ \ \ (void)\ tmpreg;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00244}00244\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DATA\_IN\_D2\_SRAM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00245}00245\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00246}00246\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)\ \&\&\ defined(CORE\_CM4)}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00247}00247\ \ \ \textcolor{comment}{/*\ Configure\ the\ Vector\ Table\ location\ add\ offset\ address\ for\ cortex-\/M4\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00248}00248\ \textcolor{preprocessor}{\#ifdef\ VECT\_TAB\_SRAM}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00249}00249\ \ \ \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>VTOR\ =\ \mbox{\hyperlink{group___peripheral__memory__map_gab108d99df2ac956b1b91e6903ee1d59c}{D2\_AXISRAM\_BASE}}\ |\ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___defines_ga40e1495541cbb4acbe3f1819bd87a9fe}{VECT\_TAB\_OFFSET}};\ \textcolor{comment}{/*\ Vector\ Table\ Relocation\ in\ Internal\ SRAM\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00250}00250\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00251}00251\ \ \ \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>VTOR\ =\ \mbox{\hyperlink{group___peripheral__memory__map_ga289057b052162696849fef25b656d3d9}{FLASH\_BANK2\_BASE}}\ |\ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___defines_ga40e1495541cbb4acbe3f1819bd87a9fe}{VECT\_TAB\_OFFSET}};\ \textcolor{comment}{/*\ Vector\ Table\ Relocation\ in\ Internal\ FLASH\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00252}00252\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ VECT\_TAB\_SRAM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00253}00253\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00254}00254\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00255}00255\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00256}00256\ \ \ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00257}00257\ \textcolor{comment}{\ \ \ *\ Disable\ the\ FMC\ bank1\ (enabled\ after\ reset).}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00258}00258\ \textcolor{comment}{\ \ \ *\ This,\ prevents\ CPU\ speculation\ access\ on\ this\ bank\ which\ blocks\ the\ use\ of\ FMC\ during}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00259}00259\ \textcolor{comment}{\ \ \ *\ 24us.\ During\ this\ time\ the\ others\ FMC\ master\ (such\ as\ LTDC)\ cannot\ use\ it!}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00260}00260\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00261}00261\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga409771490258e51aa189077b63e2711b}{FMC\_Bank1\_R}}-\/>BTCR[0]\ =\ 0x000030D2;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00262}00262\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00263}00263\ \ \ \textcolor{comment}{/*\ Configure\ the\ Vector\ Table\ location\ add\ offset\ address\ for\ cortex-\/M7\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00264}00264\ \textcolor{preprocessor}{\#ifdef\ VECT\_TAB\_SRAM}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00265}00265\ \ \ \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>VTOR\ =\ \mbox{\hyperlink{group___peripheral__memory__map_gad34cd4503d35fd7c21fe99b9fb15ce54}{D1\_AXISRAM\_BASE}}\ \ |\ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___defines_ga40e1495541cbb4acbe3f1819bd87a9fe}{VECT\_TAB\_OFFSET}};\ \textcolor{comment}{/*\ Vector\ Table\ Relocation\ in\ Internal\ AXI-\/RAM\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00266}00266\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00267}00267\ \ \ \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>VTOR\ =\ \mbox{\hyperlink{group___peripheral__memory__map_gabf899864bb9f7d77266dcf5e20a5c63f}{FLASH\_BANK1\_BASE}}\ |\ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___defines_ga40e1495541cbb4acbe3f1819bd87a9fe}{VECT\_TAB\_OFFSET}};\ \textcolor{comment}{/*\ Vector\ Table\ Relocation\ in\ Internal\ FLASH\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00268}00268\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00269}00269\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00270}00270\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE\ \&\&\ CORE\_CM4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00271}00271\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00272}00272\ \}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00273}00273\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00311}\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___functions_gae0c36a9591fe6e9c45ecb21a794f0f0f}{00311}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___functions_gae0c36a9591fe6e9c45ecb21a794f0f0f}{SystemCoreClockUpdate}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00312}00312\ \{}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00313}00313\ \ \ uint32\_t\ pllp,\ pllsource,\ pllm,\ pllfracen,\ hsivalue,\ tmp;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00314}00314\ \ \ uint32\_t\ common\_system\_clock;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00315}00315\ \ \ float\_t\ fracn1,\ pllvco;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00316}00316\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00317}00317\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00318}00318\ \ \ \textcolor{comment}{/*\ Get\ SYSCLK\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00319}00319\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00320}00320\ \ \ \textcolor{keywordflow}{switch}\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\_CFGR\_SWS}})}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00321}00321\ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00322}00322\ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{RCC\_CFGR\_SWS\_HSI}}:\ \ \textcolor{comment}{/*\ HSI\ used\ as\ system\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00323}00323\ \ \ \ \ common\_system\_clock\ =\ (uint32\_t)\ (\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___includes_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ >>\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9}{RCC\_CR\_HSIDIV}})>>\ 3));}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00324}00324\ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00325}00325\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00326}00326\ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9224f51c8ff898d674651e0d1f42cb17}{RCC\_CFGR\_SWS\_CSI}}:\ \ \textcolor{comment}{/*\ CSI\ used\ as\ system\ clock\ \ source\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00327}00327\ \ \ \ \ common\_system\_clock\ =\ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___includes_ga4dcbff36a4b1cfd045c01d59084255d0}{CSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00328}00328\ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00329}00329\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00330}00330\ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{RCC\_CFGR\_SWS\_HSE}}:\ \ \textcolor{comment}{/*\ HSE\ used\ as\ system\ clock\ \ source\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00331}00331\ \ \ \ \ common\_system\_clock\ =\ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___includes_gaeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}};}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00332}00332\ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00333}00333\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00334}00334\ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776d54497552ddb777f9bb98a1c6af24}{RCC\_CFGR\_SWS\_PLL1}}:\ \ \textcolor{comment}{/*\ PLL1\ used\ as\ system\ clock\ \ source\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00335}00335\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00336}00336\ \ \ \ \ \textcolor{comment}{/*\ PLL\_VCO\ =\ (HSE\_VALUE\ or\ HSI\_VALUE\ or\ CSI\_VALUE/\ PLLM)\ *\ PLLN}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00337}00337\ \textcolor{comment}{\ \ \ \ SYSCLK\ =\ PLL\_VCO\ /\ PLLR}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00338}00338\ \textcolor{comment}{\ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00339}00339\ \ \ \ \ pllsource\ =\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCKSELR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga575ca1449a059bb26ab0b0b55db24311}{RCC\_PLLCKSELR\_PLLSRC}});}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00340}00340\ \ \ \ \ pllm\ =\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCKSELR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d7520bd8319bbd736bdce7fcd14abd}{RCC\_PLLCKSELR\_DIVM1}})>>\ 4)\ \ ;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00341}00341\ \ \ \ \ pllfracen\ =\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacccc906cb3df07252188f3f032dab36a}{RCC\_PLLCFGR\_PLL1FRACEN}})>>\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f985e5e3a1e28f4846f41378e38a1a4}{RCC\_PLLCFGR\_PLL1FRACEN\_Pos}});}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00342}00342\ \ \ \ \ fracn1\ =\ (float\_t)(uint32\_t)(pllfracen*\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL1FRACR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeffe166d187ebffffc8a3d6cbee864ea}{RCC\_PLL1FRACR\_FRACN1}})>>\ 3));}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00343}00343\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00344}00344\ \ \ \ \ \textcolor{keywordflow}{if}\ (pllm\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00345}00345\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00346}00346\ \ \ \ \ \ \ \textcolor{keywordflow}{switch}\ (pllsource)}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00347}00347\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00348}00348\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c42706b17047912b1a38f9805c96cfb}{RCC\_PLLCKSELR\_PLLSRC\_HSI}}:\ \ \textcolor{comment}{/*\ HSI\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00349}00349\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00350}00350\ \ \ \ \ \ \ \ \ hsivalue\ =\ (\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___includes_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ >>\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9}{RCC\_CR\_HSIDIV}})>>\ 3))\ ;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00351}00351\ \ \ \ \ \ \ \ \ pllvco\ =\ (\ (float\_t)hsivalue\ /\ (float\_t)pllm)\ *\ ((float\_t)(uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL1DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0e0b8eb91ca44747c20f77808c2bb3}{RCC\_PLL1DIVR\_N1}})\ +\ (fracn1/(float\_t)0x2000)\ +(float\_t)1\ );}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00352}00352\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00353}00353\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00354}00354\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00355}00355\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0cbb42400ca201719e4c9c70872a62}{RCC\_PLLCKSELR\_PLLSRC\_CSI}}:\ \ \textcolor{comment}{/*\ CSI\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00356}00356\ \ \ \ \ \ \ \ \ \ \ pllvco\ =\ ((float\_t)\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___includes_ga4dcbff36a4b1cfd045c01d59084255d0}{CSI\_VALUE}}\ /\ (float\_t)pllm)\ *\ ((float\_t)(uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL1DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0e0b8eb91ca44747c20f77808c2bb3}{RCC\_PLL1DIVR\_N1}})\ +\ (fracn1/(float\_t)0x2000)\ +(float\_t)1\ );}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00357}00357\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00358}00358\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00359}00359\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3e57fce1733b4a53b9478a7d0e36e00}{RCC\_PLLCKSELR\_PLLSRC\_HSE}}:\ \ \textcolor{comment}{/*\ HSE\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00360}00360\ \ \ \ \ \ \ \ \ \ \ pllvco\ =\ ((float\_t)\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___includes_gaeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ /\ (float\_t)pllm)\ *\ ((float\_t)(uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL1DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0e0b8eb91ca44747c20f77808c2bb3}{RCC\_PLL1DIVR\_N1}})\ +\ (fracn1/(float\_t)0x2000)\ +(float\_t)1\ );}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00361}00361\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00362}00362\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00363}00363\ \ \ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00364}00364\ \ \ \ \ \ \ \ \ \ \ hsivalue\ =\ (\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___includes_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ >>\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9}{RCC\_CR\_HSIDIV}})>>\ 3))\ ;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00365}00365\ \ \ \ \ \ \ \ \ \ \ pllvco\ =\ ((float\_t)hsivalue\ /\ (float\_t)pllm)\ *\ ((float\_t)(uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL1DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0e0b8eb91ca44747c20f77808c2bb3}{RCC\_PLL1DIVR\_N1}})\ +\ (fracn1/(float\_t)0x2000)\ +(float\_t)1\ );}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00366}00366\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00367}00367\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00368}00368\ \ \ \ \ \ \ pllp\ =\ (((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL1DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284e67aeb169d8333cb135a1a9a22672}{RCC\_PLL1DIVR\_P1}})\ >>9)\ +\ 1U\ )\ ;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00369}00369\ \ \ \ \ \ \ common\_system\_clock\ =\ \ (uint32\_t)(float\_t)(pllvco/(float\_t)pllp);}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00370}00370\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00371}00371\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00372}00372\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00373}00373\ \ \ \ \ \ \ common\_system\_clock\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00374}00374\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00375}00375\ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00376}00376\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00377}00377\ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00378}00378\ \ \ \ \ common\_system\_clock\ =\ (uint32\_t)\ (\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___includes_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ >>\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9}{RCC\_CR\_HSIDIV}})>>\ 3));}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00379}00379\ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00380}00380\ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00381}00381\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00382}00382\ \ \ \textcolor{comment}{/*\ Compute\ SystemClock\ frequency\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00383}00383\ \textcolor{preprocessor}{\#if\ defined\ (RCC\_D1CFGR\_D1CPRE)}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00384}00384\ \ \ tmp\ =\ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gac0142b24f5548d68accaf0d9b795c9e1}{D1CorePrescTable}}[(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D1CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3540a30f12c991c09836c93c80f4162c}{RCC\_D1CFGR\_D1CPRE}})>>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf075091ec4a9333ce9b1f9e0ae70f157}{RCC\_D1CFGR\_D1CPRE\_Pos}}];}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00385}00385\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00386}00386\ \ \ \textcolor{comment}{/*\ common\_system\_clock\ frequency\ :\ CM7\ CPU\ frequency\ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00387}00387\ \ \ common\_system\_clock\ >>=\ tmp;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00388}00388\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00389}00389\ \ \ \textcolor{comment}{/*\ SystemD2Clock\ frequency\ :\ CM4\ CPU,\ AXI\ and\ AHBs\ Clock\ frequency\ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00390}00390\ \ \ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gaa3016e42a01e5655e438fcf76e4ba5b0}{SystemD2Clock}}\ =\ (common\_system\_clock\ >>\ ((\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gac0142b24f5548d68accaf0d9b795c9e1}{D1CorePrescTable}}[(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D1CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960b9d04afa68703b8bca77c5c02b4df}{RCC\_D1CFGR\_HPRE}})>>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf921ff3e34351696bdd78d5302c47f02}{RCC\_D1CFGR\_HPRE\_Pos}}])\ \&\ 0x1FU));}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00391}00391\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00392}00392\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00393}00393\ \ \ tmp\ =\ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gac0142b24f5548d68accaf0d9b795c9e1}{D1CorePrescTable}}[(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR1\ \&\ RCC\_CDCFGR1\_CDCPRE)>>\ RCC\_CDCFGR1\_CDCPRE\_Pos];}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00394}00394\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00395}00395\ \ \ \textcolor{comment}{/*\ common\_system\_clock\ frequency\ :\ CM7\ CPU\ frequency\ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00396}00396\ \ \ common\_system\_clock\ >>=\ tmp;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00397}00397\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00398}00398\ \ \ \textcolor{comment}{/*\ SystemD2Clock\ frequency\ :\ AXI\ and\ AHBs\ Clock\ frequency\ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00399}00399\ \ \ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gaa3016e42a01e5655e438fcf76e4ba5b0}{SystemD2Clock}}\ =\ (common\_system\_clock\ >>\ ((\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gac0142b24f5548d68accaf0d9b795c9e1}{D1CorePrescTable}}[(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR1\ \&\ RCC\_CDCFGR1\_HPRE)>>\ RCC\_CDCFGR1\_HPRE\_Pos])\ \&\ 0x1FU));}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00400}00400\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00401}00401\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00402}00402\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00403}00403\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)\ \&\&\ defined(CORE\_CM4)}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00404}00404\ \ \ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gaa3016e42a01e5655e438fcf76e4ba5b0}{SystemD2Clock}};}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00405}00405\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00406}00406\ \ \ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ common\_system\_clock;}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00407}00407\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ \&\&\ CORE\_CM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00408}00408\ \}}
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00409}00409\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00410}00410\ }
\DoxyCodeLine{\Hypertarget{system__stm32h7xx_8c_source_l00422}00422\ \textcolor{comment}{/************************\ (C)\ COPYRIGHT\ STMicroelectronics\ *****END\ OF\ FILE****/}}

\end{DoxyCode}
