CS 61C Homework 4
Name:
Login:


P1- Waveform Diagrams
1) 5 times
2) 3 times
3) 5 65 125
4) 65 125



P2 - Clock Frequency
1) Not work properly, 1ns Si will change but hold time should at least 2ns
2) clk-to-q: 3ns; adder 1ns + 1ns; register setup time 2ns. Total: 7ns. Maximum clock frequency: 142 MHz
3) First add up Xi and Yi, then add up the previous result and Si-1 so we get Si. In this diagram, total delay includes clk-to-q: 3ns, adder propagation: 1ns, register setup time 2ns. Total: 6ns.



P3 - Simple FSM and Truth Tables

CurState	| Input	| NextState	| Output
0	0	| 	| 0		| 0		0		0
0	0	| 	| 1		| 0		1		0
0	1	| 	| 0		| 0		0		0
0	1	| 	| 1		| 1     0		1
1	0	| 	| 0		| 0		0		1
1	0	| 	| 1		| 1		0		1
		| 	| 		|  

//you can add more rows if necessary



P4 - Truth Tables, Boolean Algebra, FSMs, Logic Circuits
1)

Out = ^Curr_1 * Curr_0 * ~Input

Next1 = ^Curr_1 * Input

Next0 = ^Input

2)
/*
	Called once per "clock cycle."
	Assume input x is 0 or 1.
	Updates state and outputs FSM output (0 or 1).
*/
int fsmCompute(int x) {
	int retval;
	static unsigned int state = 0x1;
	retval = (state == 0x1) & ~ x
	state = (input & ~ (state >> 1)) << 1 | ~ input
	return retval;
}

