<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>51001030</ID>
            <Severity>Warning</Severity>
            <Dynamic>nRESET_c</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>RxD</Dynamic>
        </Message>
    </Task>
    <Task name="PAR">
        <Message>
            <ID>61061008</ID>
            <Severity>Warning</Severity>
            <Dynamic>CLOCK50_c</Dynamic>
            <Dynamic>Primary</Dynamic>
            <Dynamic>CLOCK50</Dynamic>
            <Dynamic>105</Dynamic>
            <Dynamic>Primary</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DIVIDER_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DIVIDER</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BITS_TOTAL</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DIV_C</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CLK_MHZ</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CLK_MHZ</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DIVIDER</Dynamic>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RxD</Dynamic>
            <Navigation>RxD</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>1</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL265 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\dev_uart_rx.v&quot;:42:0:42:5|Removing unused bit 0 of rxreg[9:0]. Either assign all bits or reduce the width of the signal.</Dynamic>
            <Navigation>CL265</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\dev_uart_rx.v</Navigation>
            <Navigation>42</Navigation>
            <Navigation>0</Navigation>
            <Navigation>42</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing unused bit 0 of rxreg[9:0]. Either assign all bits or reduce the width of the signal.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\dev_uart_tx.v&quot;:41:0:41:5|Optimizing register bit txreg[9] to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\dev_uart_tx.v</Navigation>
            <Navigation>41</Navigation>
            <Navigation>0</Navigation>
            <Navigation>41</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit txreg[9] to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\dev_uart_tx.v&quot;:41:0:41:5|Pruning register bit 9 of txreg[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\dev_uart_tx.v</Navigation>
            <Navigation>41</Navigation>
            <Navigation>0</Navigation>
            <Navigation>41</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bit 9 of txreg[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v&quot;:10:12:10:17|Object WR_ACK is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v</Navigation>
            <Navigation>10</Navigation>
            <Navigation>12</Navigation>
            <Navigation>10</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Object WR_ACK is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v&quot;:14:13:14:18|Removing wire WD_ACK, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v</Navigation>
            <Navigation>14</Navigation>
            <Navigation>13</Navigation>
            <Navigation>14</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Removing wire WD_ACK, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v&quot;:18:15:18:20|Object RD_ACK is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v</Navigation>
            <Navigation>18</Navigation>
            <Navigation>15</Navigation>
            <Navigation>18</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Object RD_ACK is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CS263 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:70:8:70:8|Port-width mismatch for port RX_ACK. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.</Dynamic>
            <Navigation>CS263</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>70</Navigation>
            <Navigation>8</Navigation>
            <Navigation>70</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Port-width mismatch for port RX_ACK. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:20:5:20:10|Removing wire WR_STB, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>20</Navigation>
            <Navigation>5</Navigation>
            <Navigation>20</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing wire WR_STB, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:21:12:21:18|Removing wire WR_ADDR, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>21</Navigation>
            <Navigation>12</Navigation>
            <Navigation>21</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Removing wire WR_ADDR, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:24:5:24:10|Removing wire WD_STB, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>24</Navigation>
            <Navigation>5</Navigation>
            <Navigation>24</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing wire WD_STB, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:25:11:25:17|Removing wire WD_DATA, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>25</Navigation>
            <Navigation>11</Navigation>
            <Navigation>25</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing wire WD_DATA, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:28:5:28:10|Removing wire RD_STB, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>28</Navigation>
            <Navigation>5</Navigation>
            <Navigation>28</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing wire RD_STB, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:29:12:29:18|Removing wire RD_ADDR, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>29</Navigation>
            <Navigation>12</Navigation>
            <Navigation>29</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Removing wire RD_ADDR, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:38:12:38:17|Object RX_STB is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>38</Navigation>
            <Navigation>12</Navigation>
            <Navigation>38</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Object RX_STB is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:39:12:39:17|Object RX_DAT is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>39</Navigation>
            <Navigation>12</Navigation>
            <Navigation>39</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Object RX_DAT is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:40:12:40:17|Removing wire RX_ACK, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>40</Navigation>
            <Navigation>12</Navigation>
            <Navigation>40</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing wire RX_ACK, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:42:12:42:17|Removing wire TX_STB, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>42</Navigation>
            <Navigation>12</Navigation>
            <Navigation>42</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing wire TX_STB, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:43:12:43:17|Removing wire TX_DAT, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>43</Navigation>
            <Navigation>12</Navigation>
            <Navigation>43</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing wire TX_DAT, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:44:12:44:17|Object TX_ACK is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>44</Navigation>
            <Navigation>12</Navigation>
            <Navigation>44</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Object TX_ACK is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:45:12:45:17|Object TX_RDY is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>45</Navigation>
            <Navigation>12</Navigation>
            <Navigation>45</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Object TX_RDY is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:47:12:47:16|Removing wire r_stb, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>47</Navigation>
            <Navigation>12</Navigation>
            <Navigation>47</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing wire r_stb, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:48:12:48:16|Removing wire r_dat, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>48</Navigation>
            <Navigation>12</Navigation>
            <Navigation>48</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing wire r_dat, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:49:12:49:16|Removing wire r_ack, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>49</Navigation>
            <Navigation>12</Navigation>
            <Navigation>49</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing wire r_ack, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:20:5:20:10|*Input WR_STB to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>20</Navigation>
            <Navigation>5</Navigation>
            <Navigation>20</Navigation>
            <Navigation>10</Navigation>
            <Navigation>*Input WR_STB to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:21:12:21:18|*Input WR_ADDR[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>21</Navigation>
            <Navigation>12</Navigation>
            <Navigation>21</Navigation>
            <Navigation>18</Navigation>
            <Navigation>*Input WR_ADDR[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:24:5:24:10|*Input WD_STB to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>24</Navigation>
            <Navigation>5</Navigation>
            <Navigation>24</Navigation>
            <Navigation>10</Navigation>
            <Navigation>*Input WD_STB to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:25:11:25:17|*Input WD_DATA[7:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>25</Navigation>
            <Navigation>11</Navigation>
            <Navigation>25</Navigation>
            <Navigation>17</Navigation>
            <Navigation>*Input WD_DATA[7:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:28:5:28:10|*Input RD_STB to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>28</Navigation>
            <Navigation>5</Navigation>
            <Navigation>28</Navigation>
            <Navigation>10</Navigation>
            <Navigation>*Input RD_STB to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:29:12:29:18|*Input RD_ADDR[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>29</Navigation>
            <Navigation>12</Navigation>
            <Navigation>29</Navigation>
            <Navigation>18</Navigation>
            <Navigation>*Input RD_ADDR[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL157 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v&quot;:14:13:14:18|*Output WD_ACK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL157</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v</Navigation>
            <Navigation>14</Navigation>
            <Navigation>13</Navigation>
            <Navigation>14</Navigation>
            <Navigation>18</Navigation>
            <Navigation>*Output WD_ACK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;e:\git\my_projects\fpga\verilog\tester_module\dev_uart_tx.v&quot;:41:0:41:5|Found inferred clock tester_module|CLOCK50 which controls 193 sequential elements including uart.tx.txack. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>e:\git\my_projects\fpga\verilog\tester_module\dev_uart_tx.v</Navigation>
            <Navigation>41</Navigation>
            <Navigation>0</Navigation>
            <Navigation>41</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found inferred clock tester_module|CLOCK50 which controls 193 sequential elements including uart.tx.txack. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock tester_module|CLOCK50 with period 1000.00ns. Please declare a user-defined clock on object &quot;p:CLOCK50&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock tester_module|CLOCK50 with period 1000.00ns. Please declare a user-defined clock on object &quot;p:CLOCK50&quot;</Navigation>
        </Message>
    </Task>
</BaliMessageLog>