Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Jul 15 11:23:30 2025
| Host         : sidharth-Alienware-Aurora-Ryzen-Edition running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file fpgaTop_control_sets_placed.rpt
| Design       : fpgaTop
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1080 |
|    Minimum number of control sets                        |  1007 |
|    Addition due to synthesis replication                 |    73 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2423 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1080 |
| >= 0 to < 4        |    52 |
| >= 4 to < 6        |   270 |
| >= 6 to < 8        |    64 |
| >= 8 to < 10       |    72 |
| >= 10 to < 12      |    32 |
| >= 12 to < 14      |    32 |
| >= 14 to < 16      |     7 |
| >= 16              |   551 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           13901 |         3103 |
| No           | No                    | Yes                    |             332 |           92 |
| No           | Yes                   | No                     |            5003 |         1575 |
| Yes          | No                    | No                     |            6591 |         2092 |
| Yes          | No                    | Yes                    |             182 |           41 |
| Yes          | Yes                   | No                     |           20032 |         7207 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  mmcm/inst/clk_out3                        | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                                                 | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                     |                1 |              1 |         1.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                             | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                     |                1 |              1 |         1.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/s_axi_rready_0[0]                                                                                                                         | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                       |                1 |              1 |         1.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  mmcm/inst/clk_out3                        | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                  |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                    |                1 |              1 |         1.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                    |                1 |              1 |         1.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                               |                1 |              2 |         2.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__9_1                                                                                                                              |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                     | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                    |                1 |              2 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                              |                1 |              2 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                               |                1 |              2 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                              |                1 |              2 |         2.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                              |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                    |                1 |              2 |         2.00 |
|  mmcm/inst/clk_out3                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  mmcm/inst/clk_out3                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                          | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                    |                2 |              3 |         1.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                          | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                    |                1 |              3 |         3.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                              | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                    |                1 |              3 |         3.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                         |                1 |              3 |         3.00 |
|  mmcm/inst/clk_out3                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                          |                1 |              3 |         3.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  mmcm/inst/clk_out3                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/resetsync/q_reg_1                                                                                                                                                                                                                      | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/writereg/SR[0]                                                                                                                                                                          |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |         1.50 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                         |                1 |              3 |         3.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                          |                1 |              3 |         3.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                         |                1 |              3 |         3.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_cmd_r2_reg[1]_1[0]                                                                                                                                                                                | ddr3/u_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                              | ddr3/u_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                                | ddr3/u_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/sel                                                                                                                                                                                                           | ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                                                                |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out2                        | ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                                 | ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                             |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[124].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[111].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[108].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[109].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[110].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[112].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[113].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[114].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[115].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[116].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[117].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[118].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[119].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[120].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[121].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[122].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[123].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                                   |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                                    |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/txfifotail[3]_i_1_n_0                                                                                                                                                            |                3 |              4 |         1.33 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[127].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[126].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[125].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                                   | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                                        |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/sdc.sdc/controller/BitNum0                                                                                                                                                                                            | wallypipelinedsoc/uncoregen.uncore/sdc.sdc/controller/BitNum[3]_i_1_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                                      |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/addrreg/q_reg[0]_rep_17[0]                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/addrreg/q_reg[0]_rep_16[0]                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                        |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                          | ddr3/u_ddr3_mig/u_ddr3_infrastructure/po_cnt_dec_reg_0[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                       | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                    |                3 |              4 |         1.33 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                 |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                                   |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                                | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                    |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/hzu/StallW                                                                                                                                                                                                                        | wallypipelinedsoc/core/ifu/bpred.bpred/icpred/InstrClassRegW/q[3]_i_1__2_n_0                                                                                                                                                            |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                    |                2 |              4 |         2.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/bus.dcache.dcache/cachefsm/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/bus.icache.icache/cachefsm/CacheEn                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/b_push                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/hzu/StallF                                                                                                                                                                                                                        | wallypipelinedsoc/core/priv.priv/ppr/faultregD/q[3]_i_1__5_n_0                                                                                                                                                                          |                3 |              4 |         1.33 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                             | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                 |                2 |              4 |         2.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                                                 | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fdivsqrt/fdivsqrtfsm/step                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ebu.ebu/ebufsmarb/busreg/E[0]                                                                                                                                                                                                     | wallypipelinedsoc/core/ebu.ebu/ebufsmarb/busreg/SR[0]                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/txfifohead[3]_i_1_n_0                                                                                                                                                                             | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/txfifotail[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/txbitssent                                                                                                                                                                                        | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/txoversampledcnt[1]                                                                                                                                                              |                1 |              4 |         4.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_105_in                                                                                                                                | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/rxoversampledcnt037_out                                                                                                                                                                           | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/rxoversampledcnt[3]_i_1_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/rxbitsreceived                                                                                                                                                                                    | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/rxoversampledcnt[3]_i_1_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/spi.spi/controller/BitNum0                                                                                                                                                                                            | wallypipelinedsoc/uncoregen.uncore/spi.spi/controller/BitNum[3]_i_1__0_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                           | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                  | ddr3/u_ddr3_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                                   | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                    |                3 |              4 |         1.33 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                    | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                                       | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                                     |                2 |              4 |         2.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                        | ddr3/u_ddr3_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                            | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                          |                2 |              4 |         2.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                                      | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                         |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                                  | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                                                                |                3 |              4 |         1.33 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                3 |              4 |         1.33 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                         | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                        |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                        |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/privmode/privmode.privmodereg/q_reg[1]_2[0]                                                                                                                                                                             | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/maintenance_request.maint_req_r_lcl_reg                                                                                                                        |                3 |              5 |         1.67 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/addrreg/q_reg[0]_rep_15[0]                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/addrreg/q_reg[0]_rep_14[0]                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                2 |              5 |         2.50 |
| ~mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  mmcm/inst/clk_out3                        | ahbaxibridge/U0/AHB_IF/E[0]                                                                                                                                                                                                                              | ahbaxibridge/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/s_ahb_hresetn_1                                                                                                                                                                       |                1 |              5 |         5.00 |
|  mmcm/inst/clk_out3                        | ahbaxibridge/U0/AHBLITE_AXI_CONTROL/E[0]                                                                                                                                                                                                                 | ahbaxibridge/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/s_ahb_hresetn_1                                                                                                                                                                       |                2 |              5 |         2.50 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/ppr/faultregM/E[0]                                                                                                                                                                                                      | wallypipelinedsoc/core/priv.priv/ppr/faultregM/q[4]_i_1__7_n_0                                                                                                                                                                          |                3 |              5 |         1.67 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/privmode/privmode.privmodereg/q_reg[24]_2                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                4 |              5 |         1.25 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrsr/E[0]                                                                                                                                                                                                          | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csri/q_reg[17][0]                                                                                                                                                                                                   | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                4 |              5 |         1.25 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csri/q_reg[0]_0[0]                                                                                                                                                                                                  | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/hzu/StallE                                                                                                                                                                                                                        | wallypipelinedsoc/core/priv.priv/ppr/faultregE/q[4]_i_1__6_n_0                                                                                                                                                                          |                3 |              5 |         1.67 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  mmcm/inst/clk_out2                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                               | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                                          |                2 |              5 |         2.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                                 | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                               |                2 |              5 |         2.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_cmd_r2_reg[1]_0[0]                                                                                                                                                                                | ddr3/u_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                       | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                      |                2 |              5 |         2.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                             | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                                                                   |                1 |              5 |         5.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                       | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                      |                1 |              5 |         5.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                       | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                      |                2 |              5 |         2.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                       | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                      |                1 |              5 |         5.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                       | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                      |                1 |              5 |         5.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                       | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                      |                1 |              5 |         5.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_0                                                                                                                          |                3 |              5 |         1.67 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                       | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                      |                2 |              5 |         2.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                          | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                       |                2 |              5 |         2.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                      | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                    |                2 |              5 |         2.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                            |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                            | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                      |                1 |              5 |         5.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                  | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                 |                2 |              5 |         2.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                                 |                1 |              5 |         5.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                     | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                 |                1 |              5 |         5.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                             | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                    |                3 |              5 |         1.67 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                                  |                1 |              5 |         5.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | sysrst/U0/EXT_LPF/lpf_int                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                           | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                     |                2 |              5 |         2.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                             | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                     |                2 |              5 |         2.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_105_in                                                                                                                                | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                     |                3 |              5 |         1.67 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                                 |                2 |              5 |         2.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/FSM_sequential_state_reg[0][0]                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                 | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                    |                1 |              6 |         6.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                           | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                     |                3 |              6 |         2.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                      | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                    |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                             |                2 |              6 |         3.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                         | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                    |                2 |              6 |         3.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg_0                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                              |                4 |              6 |         1.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                               |                2 |              6 |         3.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/E[0]                                                                                                                                                          | wallypipelinedsoc/core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/SR[0]                                                                                                                                        |                1 |              6 |         6.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrm/pmp.pmp[3].PMPCFGreg/pmp.WritePMPCFGM_3                                                                                                                                                                        | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                                | ddr3/u_ddr3_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                                                              |                1 |              6 |         6.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push_reg_0[0]                                                                                                                                                                           | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                     |                2 |              6 |         3.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                          | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                    |                2 |              6 |         3.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                           | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                    |                3 |              6 |         2.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                           | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                    |                2 |              6 |         3.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                           | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                    |                2 |              6 |         3.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                           | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                    |                1 |              6 |         6.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                                             |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                               | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                    |                4 |              6 |         1.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                    |                1 |              6 |         6.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                          | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                       |                3 |              6 |         2.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                                     | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                       |                2 |              6 |         3.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                                         | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                    |                1 |              6 |         6.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                              | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                               |                2 |              6 |         3.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                                  | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                       |                2 |              6 |         3.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                                      | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                                           |                2 |              6 |         3.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                        |                2 |              6 |         3.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/bus.dcache.dcache/cachefsm/FlushAdrCntEn                                                                                                                                                                                      | wallypipelinedsoc/core/lsu/bus.dcache.dcache/cachefsm/SR[0]                                                                                                                                                                             |                3 |              6 |         2.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrm/pmp.pmp[4].PMPCFGreg/pmp.WritePMPCFGM_4                                                                                                                                                                        | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/privmode/privmode.privmodereg/q_reg[29][0]                                                                                                                                                                              | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                5 |              6 |         1.20 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                 | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                                |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrm/pmp.pmp[5].PMPCFGreg/pmp.WritePMPCFGM_5                                                                                                                                                                        | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrm/pmp.pmp[6].PMPCFGreg/pmp.WritePMPCFGM_6                                                                                                                                                                        | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrm/pmp.pmp[7].PMPCFGreg/pmp.WritePMPCFGM_7                                                                                                                                                                        | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrm/pmp.pmp[8].PMPCFGreg/pmp.WritePMPCFGM_8                                                                                                                                                                        | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrm/pmp.pmp[9].PMPCFGreg/pmp.WritePMPCFGM_9                                                                                                                                                                        | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrm/pmp.pmp[10].PMPCFGreg/pmp.WritePMPCFGM_1042_out                                                                                                                                                                | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  mmcm/inst/clk_out3                        | sysrst/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                 | sysrst/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/bus.dcache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/q_reg[0]_3[0]                                                                                                                                                 | wallypipelinedsoc/core/lsu/bus.dcache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/SR[0]                                                                                                                                        |                1 |              6 |         6.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0[0]                                                                                                                                                        | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                     |                2 |              6 |         3.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrm/pmp.pmp[1].PMPCFGreg/pmp.WritePMPCFGM_1                                                                                                                                                                        | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrm/pmp.pmp[15].PMPCFGreg/q[7]_i_1__18_n_0                                                                                                                                                                         | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrm/pmp.pmp[14].PMPCFGreg/pmp.WritePMPCFGM_14                                                                                                                                                                      | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrm/pmp.pmp[13].PMPCFGreg/pmp.WritePMPCFGM_13                                                                                                                                                                      | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrm/pmp.pmp[12].PMPCFGreg/pmp.WritePMPCFGM_12                                                                                                                                                                      | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrm/pmp.pmp[11].PMPCFGreg/pmp.WritePMPCFGM_11                                                                                                                                                                      | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrm/pmp.pmp[2].PMPCFGreg/pmp.WritePMPCFGM_2                                                                                                                                                                        | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                                | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                                                       |                1 |              6 |         6.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrm/pmp.pmp[0].PMPCFGreg/pmp.WritePMPCFGM_0                                                                                                                                                                        | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                        | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                    |                3 |              6 |         2.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                              | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                    |                1 |              6 |         6.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                     | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                    |                2 |              7 |         3.50 |
|  mmcm/inst/clk_out3                        | ahbaxibridge/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0                                                                                                                                                                                      | ahbaxibridge/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/s_ahb_hresetn_1                                                                                                                                                                       |                2 |              7 |         3.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                           |                2 |              7 |         3.50 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                               |                3 |              7 |         2.33 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[14]_i_1_n_0                                                                                                                                                                      |                3 |              7 |         2.33 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/sdc.sdc/controller/EndOfFrame_reg_0[0]                                                                                                                                                                                | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ff9_i_1_n_0                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | wallypipelinedsoc/core/lsu/bus.dcache.ahbcacheinterface/AHBBuscachefsm/CurrState0                                                                                                                                                       |                4 |              7 |         1.75 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  mmcm/inst/clk_out3                        | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                               | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                       |                2 |              8 |         4.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/addrreg/q_reg[14]_0[2]                                                                                                                                                                                   | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/addrreg/q_reg[14]_0[1]                                                                                                                                                                                   | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/addrreg/q_reg[14]_0[0]                                                                                                                                                                                   | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/s_axi_rready_0[0]                                                                                                                         | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                     |                3 |              8 |         2.67 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/resetsync/q_reg_1                                                                                                                                                                                                                      | wallypipelinedsoc/resetsync/q_reg_2                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg_0                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/dout_reg1_reg_0                                                                                                                                                                               |                4 |              8 |         2.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/app_rdy_r_reg[0]                                                                                                                                               | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                     |                3 |              8 |         2.67 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/addrreg/q_reg[14]_0[5]                                                                                                                                                                                   | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                         | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                     |                3 |              8 |         2.67 |
|  mmcm/inst/clk_out3                        | ahbaxibridge/U0/AHBLITE_AXI_CONTROL/s_ahb_hsel_0[0]                                                                                                                                                                                                      | ahbaxibridge/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/s_ahb_hresetn_1                                                                                                                                                                       |                1 |              8 |         8.00 |
|  mmcm/inst/clk_out3                        | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                              | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                      |                1 |              8 |         8.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  mmcm/inst/clk_out3                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                              | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                      |                1 |              8 |         8.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/addrreg/q_reg[14]_0[4]                                                                                                                                                                                   | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/writereg/q_reg[0]_rep__0_1[2]                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/sdc.sdc/controller/E[0]                                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/sdc.sdc/controller/DelayCounter0                                                                                                                                                                                      | wallypipelinedsoc/uncoregen.uncore/sdc.sdc/controller/DelayCounter[7]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/selreg/wfull_reg[0]                                                                                                                                                                                      | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/privmode/privmode.privmodereg/q_reg[31]_0[0]                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/writereg/q_reg[0]_rep__0_1[7]                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/spi.spi/controller/DelayCounter0                                                                                                                                                                                      | wallypipelinedsoc/uncoregen.uncore/spi.spi/controller/DelayCounter[7]_i_1__0_n_0                                                                                                                                                        |                1 |              8 |         8.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/writereg/q_reg[0]_rep__0_1[6]                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/writereg/q_reg[0]_rep__0_1[5]                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/TXHR                                                                                                                                                                                              | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/writereg/q_reg[0]_rep__0_1[4]                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/writereg/q_reg[0]_rep__0_1[3]                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/addrreg/q_reg[14]_0[3]                                                                                                                                                                                   | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                               | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                       |                2 |              8 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/rxfifohead[3]_i_1_n_0                                                                                                                                                            |                5 |              8 |         1.60 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/writereg/q_reg[0]_rep__0_1[1]                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/writereg/q_reg[0]_rep__0_1[0]                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg_0                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                             |                4 |              8 |         2.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                              | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                      |                2 |              8 |         4.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/pcreg/en0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/addrreg/q_reg[14]_0[7]                                                                                                                                                                                   | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/addrreg/q_reg[14]_0[6]                                                                                                                                                                                   | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                         | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                     |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                              | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                 |                2 |              8 |         4.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                  | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                 |                2 |              8 |         4.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                              | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                 |                1 |              8 |         8.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                  | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                 |                2 |              8 |         4.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/wrdq_div2_4to1_rdlvl_first.phy_wrdata[127]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                                              |                4 |              8 |         2.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                          | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                              |                2 |              8 |         4.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                               | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                 |                2 |              8 |         4.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                              | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                 |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                3 |              8 |         2.67 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                                 | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                 |                1 |              8 |         8.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                               | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                 |                1 |              8 |         8.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                 |                2 |              9 |         4.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                  |                2 |              9 |         4.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                      | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                   |                3 |              9 |         3.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/AlignedInstrRawDFlop/CounterEn                                                                                                                                                                                                | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                          |                2 |              9 |         4.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                 |                2 |              9 |         4.50 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                 |                2 |              9 |         4.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                          | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                    |                3 |              9 |         3.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                5 |              9 |         1.80 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                  |                2 |              9 |         4.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                                              |                3 |              9 |         3.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | clkconverter/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/rxtimeoutcnt0                                                                                                                                                                                     | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/rxtimeoutcnt[9]_i_1_n_0                                                                                                                                                          |                2 |             10 |         5.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/txsr[11]_i_1_n_0                                                                                                                                                                                  | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                                | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                    |                3 |             10 |         3.33 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                      |                2 |             10 |         5.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/RXBR[9]                                                                                                                                                                                           | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | clkconverter/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                      |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                3 |             10 |         3.33 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                       |                2 |             10 |         5.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                       |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                5 |             10 |         2.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/rxcentered                                                                                                                                                                                        | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                      |                2 |             10 |         5.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/rxfifo[2][10]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/rxfifo[6][10]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/rxfifo[5][10]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/rxfifo[4][10]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/rxfifo[3][10]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                                    | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                   |                2 |             11 |         5.50 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/rxfifo[11][10]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/rxfifo[12][10]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/rxfifo[10][10]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/rxfifo[13][10]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/rxfifo[0][10]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/rxfifo[1][10]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/rxfifo[15][10]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/rxfifo[14][10]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/rxfifo[7][10]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  mmcm/inst/clk_out2                        | ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                                     | ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                                                                                  |                2 |             11 |         5.50 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/rxfifo[9][10]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/rxfifo[8][10]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/bpred.bpred/icpred/InstrClassRegM/q_reg[0]_0[0]                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/sdc.sdc/txFIFO/mem_reg_0_7_0_5_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                                  | ddr3/u_ddr3_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                           |                3 |             12 |         4.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/p_0_in__0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/sdc.sdc/controller/q_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/addrreg/q_reg[4]_4                                                                                                                                                                      |                3 |             12 |         4.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/hzu/StallF                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             12 |         1.50 |
|  mmcm/inst/clk_out3                        | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                       | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                 |                2 |             12 |         6.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                          | ddr3/u_ddr3_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                           |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  mmcm/inst/clk_out3                        | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                      | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                |                3 |             12 |         4.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/privmode/privmode.privmodereg/q_reg[24]_5[0]                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                  |                3 |             12 |         4.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/addrreg/q_reg[5]_1                                                                                                                                                                      |                3 |             12 |         4.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                         | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                    |                3 |             12 |         4.00 |
|  mmcm/inst/clk_out3                        | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                      | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                |                2 |             12 |         6.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/writereg/q_reg[0]_rep_6[0]                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/writereg/q_reg[0]_rep_5[0]                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  mmcm/inst/clk_out2                        | ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                         | ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                             |                4 |             12 |         3.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                       | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                 |                2 |             12 |         6.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             12 |         1.00 |
|  mmcm/inst/clk_out3                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                3 |             12 |         4.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                      | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                |                2 |             12 |         6.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fdivsqrt/fdivsqrtfsm/state_reg[1]_0[0]                                                                                                                                                                                    | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                5 |             13 |         2.60 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0                        | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                 |                4 |             13 |         3.25 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                           | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                   |                3 |             13 |         4.33 |
|  mmcm/inst/clk_out2                        |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                             |                5 |             13 |         2.60 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             13 |         1.86 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                           | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                 |                3 |             13 |         4.33 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                     |                5 |             14 |         2.80 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/hzu/StallW                                                                                                                                                                                                                        | wallypipelinedsoc/core/ifu/bpred.bpred/Predictor.DirPredictor/IndexWReg/SR[0]                                                                                                                                                           |                5 |             14 |         2.80 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                    |                7 |             14 |         2.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/bus.dcache.dcache/cachefsm/CacheEn                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               11 |             14 |         1.27 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/sdc.sdc/controller/DivCounter_reg[9]_0[0]                                                                                                                                                                             | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                5 |             15 |         3.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/spi.spi/controller/E[0]                                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                4 |             15 |         3.75 |
|  mmcm/inst/clk_out2                        |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                                    |                2 |             15 |         7.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                              | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                     |                4 |             16 |         4.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                              | ddr3/u_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/pcreg/E[0]                                                                                                                                                                                                                    | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                    |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                5 |             16 |         3.20 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  mmcm/inst/clk_out3                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                                 |                3 |             16 |         5.33 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |               13 |             16 |         1.23 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/writereg/q_reg[0]_rep_4[0]                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/writereg/q_reg[0]_rep_3[0]                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/writereg/q_reg[0]_rep_1[0]                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/writereg/q_reg[0]_rep_2[0]                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | wallypipelinedsoc/uncoregen.uncore/uartgen.uart/uartPC/baudcount[0]_i_1_n_0                                                                                                                                                             |                4 |             16 |         4.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             17 |         2.83 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  mmcm/inst/clk_out3                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  mmcm/inst/clk_out3                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  mmcm/inst/clk_out3                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             18 |         3.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                         | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                                  |                5 |             20 |         4.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/PCMReg/E[0]                                                                                                                                                                                                                   | wallypipelinedsoc/core/ifu/InstrRawMReg/SR[0]                                                                                                                                                                                           |                8 |             20 |         2.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                    |                6 |             20 |         3.33 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                       |               10 |             20 |         2.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/hseldelayreg/E[0]                                                                                                                                                                                                     | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               12 |             21 |         1.75 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/addrreg/q_reg[23]_0[1]                                                                                                                                                                                   | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                9 |             22 |         2.44 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/addrreg/q_reg[23]_1[1]                                                                                                                                                                                   | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                6 |             22 |         3.67 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                   |                7 |             23 |         3.29 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/hseldelayreg/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             24 |         1.85 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                    |                8 |             24 |         3.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                          | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                    |                4 |             24 |         6.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                  | ddr3/u_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                         |                7 |             24 |         3.43 |
|  mmcm/inst/clk_out3                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_rdy_r_reg[0]                                                                                                                                                                | ddr3/u_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                         |               12 |             24 |         2.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[109].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[117].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[116].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[115].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[114].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[113].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[112].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[111].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[110].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[118].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[108].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[126].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[127].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[125].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[124].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[123].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[122].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[121].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[120].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[119].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                                                        |                7 |             25 |         3.57 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/app_rdy_r_reg[0]                                                                                                                                               | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                     |                8 |             25 |         3.12 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             27 |         4.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             27 |         4.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             27 |         5.40 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             27 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  mmcm/inst/clk_out3                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                7 |             28 |         4.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/AlignedInstrRawDFlop/q[20]_i_2__1_n_0                                                                                                                                                                                         | wallypipelinedsoc/core/ifu/AlignedInstrRawDFlop/q[20]_i_1__4_n_0                                                                                                                                                                        |               10 |             29 |         2.90 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | ahbaxibridge/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/s_ahb_hresetn_1                                                                                                                                                                       |               11 |             30 |         2.73 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/privmode/privmode.privmodereg/q_reg[31][0]                                                                                                                                                                              | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               10 |             31 |         3.10 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             31 |         2.82 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/addrreg/q_reg[23]_1[0]                                                                                                                                                                                   | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               11 |             31 |         2.82 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/addrreg/q_reg[23]_0[0]                                                                                                                                                                                   | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                8 |             31 |         3.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |         3.88 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/privmode/privmode.privmodereg/q_reg[1]_5[0]                                                                                                                                                                             | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                           |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/selreg/q_reg[0]_67[0]                                                                                                                                                                                    | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/selreg/q_reg[0]_66[0]                                                                                                                                                                                    | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               15 |             32 |         2.13 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/selreg/q_reg[0]_65[0]                                                                                                                                                                                    | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/addrreg/q_reg[7]_9[0]                                                                                                                                                                                    | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               11 |             32 |         2.91 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/addrreg/q_reg[7]_8[0]                                                                                                                                                                                    | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               11 |             32 |         2.91 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             32 |         3.56 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                        |               17 |             32 |         1.88 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/addrreg/q_reg[7]_7[0]                                                                                                                                                                                    | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/addrreg/q_reg[7]_10[0]                                                                                                                                                                                   | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               11 |             32 |         2.91 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/tlbcam/camlines[0]/keyflop/q_reg[0]_2[0]                                                                                                                                                                    | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/privmode/privmode.privmodereg/q_reg[22][0]                                                                                                                                                                              | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               11 |             32 |         2.91 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[2]/pagetypeflop/E[0]                                                                                                                                                                        | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                    |               13 |             32 |         2.46 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/addrreg/q_reg[7]_13[0]                                                                                                                                                                                   | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                9 |             32 |         3.56 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/resetsync/q_reg_1                                                                                                                                                                                                                      | wallypipelinedsoc/resetsync/q_reg_3                                                                                                                                                                                                     |               18 |             32 |         1.78 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/addrreg/q_reg[7]_12[0]                                                                                                                                                                                   | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/addrreg/q_reg[7]_11[0]                                                                                                                                                                                   | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             33 |         5.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[1]_1[0]                                                                                                                      | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                     |                5 |             33 |         6.60 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                         |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             33 |         5.50 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             33 |         5.50 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             33 |         5.50 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
|  mmcm/inst/clk_out3                        | ahbaxibridge/U0/AHB_IF/AXI_ALEN_i0                                                                                                                                                                                                                       | ahbaxibridge/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/s_ahb_hresetn_1                                                                                                                                                                       |               13 |             34 |         2.62 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |               13 |             34 |         2.62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             34 |         3.78 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                           | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                     |               10 |             34 |         3.40 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                   |               11 |             35 |         3.18 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             37 |         4.11 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             37 |         4.62 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                    |               15 |             41 |         2.73 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               11 |             41 |         3.73 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                    |               23 |             43 |         1.87 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             45 |         4.09 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                  |                                                                                                                                                                                                                                         |                7 |             45 |         6.43 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                              |                                                                                                                                                                                                                                         |                7 |             45 |         6.43 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                   |                                                                                                                                                                                                                                         |                9 |             45 |         5.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                               |                                                                                                                                                                                                                                         |                7 |             45 |         6.43 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             45 |         6.43 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                    |               15 |             47 |         3.13 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                   |               12 |             47 |         3.92 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                   |               15 |             47 |         3.13 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/uncoregen.uncore/ahbapbbridge/writereg/MEMWb                                                                                                                                                                                           | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               24 |             49 |         2.04 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/hptw.hptw/WalkerStateReg/E[0]                                                                                                                                                                                                 | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               22 |             53 |         2.41 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/atomic.atomic/lrsc/resadrreg/q[52]_i_1__1_n_0                                                                                                                                                                                 | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |                7 |             53 |         7.57 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrm/pmp.pmp[8].PMPCFGreg/E[0]                                                                                                                                                                                      | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               16 |             54 |         3.38 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrm/pmp.pmp[7].PMPCFGreg/E[0]                                                                                                                                                                                      | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               17 |             54 |         3.18 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrm/pmp.pmp[6].PMPCFGreg/E[0]                                                                                                                                                                                      | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               21 |             54 |         2.57 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrm/pmp.pmp[5].PMPCFGreg/E[0]                                                                                                                                                                                      | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               13 |             54 |         4.15 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/privmode/privmode.privmodereg/q_reg[20][0]                                                                                                                                                                              | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               23 |             54 |         2.35 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrm/pmp.pmp[9].PMPCFGreg/E[0]                                                                                                                                                                                      | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               14 |             54 |         3.86 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrm/pmp.pmp[10].PMPCFGreg/E[0]                                                                                                                                                                                     | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               15 |             54 |         3.60 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrm/pmp.pmp[15].PMPCFGreg/E[0]                                                                                                                                                                                     | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               24 |             54 |         2.25 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrm/pmp.pmp[3].PMPCFGreg/E[0]                                                                                                                                                                                      | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               17 |             54 |         3.18 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrm/pmp.pmp[2].PMPCFGreg/E[0]                                                                                                                                                                                      | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               18 |             54 |         3.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrm/pmp.pmp[1].PMPCFGreg/E[0]                                                                                                                                                                                      | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               19 |             54 |         2.84 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrm/pmp.pmp[11].PMPCFGreg/E[0]                                                                                                                                                                                     | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               21 |             54 |         2.57 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrm/pmp.pmp[14].PMPCFGreg/E[0]                                                                                                                                                                                     | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               18 |             54 |         3.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrm/pmp.pmp[13].PMPCFGreg/E[0]                                                                                                                                                                                     | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               17 |             54 |         3.18 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrm/pmp.pmp[4].PMPCFGreg/E[0]                                                                                                                                                                                      | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               20 |             54 |         2.70 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrm/pmp.pmp[12].PMPCFGreg/E[0]                                                                                                                                                                                     | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               27 |             54 |         2.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               21 |             55 |         2.62 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/hzu/StallF                                                                                                                                                                                                                        | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               26 |             56 |         2.15 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               16 |             57 |         3.56 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             57 |         4.75 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             57 |         4.75 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             57 |         5.18 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                    |                                                                                                                                                                                                                                         |                8 |             60 |         7.50 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ebu.ebu/ebufsmarb/busreg/q_reg[0]_3[0]                                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               18 |             61 |         3.39 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/bpred.bpred/RASPredictor/PTR/q_reg[0]_9[0]                                                                                                                                                                                    | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               23 |             63 |         2.74 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/resetsync/q_reg_1                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               25 |             63 |         2.52 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/bpred.bpred/RASPredictor/PTR/q_reg[0]_0[0]                                                                                                                                                                                    | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               31 |             63 |         2.03 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/privmode/privmode.privmodereg/q_reg[1]_4[0]                                                                                                                                                                             | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               23 |             63 |         2.74 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/privmode/privmode.privmodereg/q_reg[21]_1[0]                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               22 |             63 |         2.86 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               18 |             63 |         3.50 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csri/q_reg[21][0]                                                                                                                                                                                                   | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               19 |             63 |         3.32 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csri/q_reg[17]_0[0]                                                                                                                                                                                                 | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               18 |             63 |         3.50 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/bpred.bpred/RASPredictor/PTR/E[0]                                                                                                                                                                                             | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               25 |             63 |         2.52 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/bpred.bpred/RASPredictor/PTR/q_reg[0]_8[0]                                                                                                                                                                                    | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               27 |             63 |         2.33 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/bpred.bpred/RASPredictor/PTR/q_reg[0]_7[0]                                                                                                                                                                                    | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               26 |             63 |         2.42 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/bpred.bpred/RASPredictor/PTR/q_reg[0]_6[0]                                                                                                                                                                                    | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               22 |             63 |         2.86 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/bpred.bpred/RASPredictor/PTR/q_reg[0]_5[0]                                                                                                                                                                                    | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               22 |             63 |         2.86 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/bpred.bpred/RASPredictor/PTR/q_reg[0]_3[0]                                                                                                                                                                                    | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               27 |             63 |         2.33 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/bpred.bpred/RASPredictor/PTR/q_reg[0]_11[0]                                                                                                                                                                                   | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               27 |             63 |         2.33 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/bpred.bpred/RASPredictor/PTR/q_reg[0]_1[0]                                                                                                                                                                                    | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               28 |             63 |         2.25 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/bpred.bpred/RASPredictor/PTR/q_reg[0]_10[0]                                                                                                                                                                                   | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               16 |             63 |         3.94 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/bpred.bpred/RASPredictor/PTR/q_reg[0]_12[0]                                                                                                                                                                                   | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               29 |             63 |         2.17 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/bpred.bpred/RASPredictor/PTR/q_reg[0]_13[0]                                                                                                                                                                                   | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               26 |             63 |         2.42 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/bpred.bpred/RASPredictor/PTR/q_reg[0]_14[0]                                                                                                                                                                                   | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               23 |             63 |         2.74 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/bpred.bpred/RASPredictor/PTR/q_reg[0]_2[0]                                                                                                                                                                                    | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               26 |             63 |         2.42 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/bpred.bpred/RASPredictor/PTR/q_reg[0]_4[0]                                                                                                                                                                                    | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               24 |             63 |         2.62 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fctrl/MWCtrlReg/q_reg[3]_23[0]                                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               31 |             64 |         2.06 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fctrl/MWCtrlReg/q_reg[3]_11[0]                                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               36 |             64 |         1.78 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fctrl/MWCtrlReg/q_reg[3]_13[0]                                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               32 |             64 |         2.00 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fctrl/MWCtrlReg/q_reg[3]_12[0]                                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               38 |             64 |         1.68 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fctrl/MWCtrlReg/q_reg[3]_14[0]                                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               30 |             64 |         2.13 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ieu/c/RdWReg/q_reg[4]_17[0]                                                                                                                                                                                                       | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               21 |             64 |         3.05 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fctrl/MWCtrlReg/q_reg[3]_15[0]                                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               34 |             64 |         1.88 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ieu/c/RdWReg/q_reg[4]_18[0]                                                                                                                                                                                                       | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               22 |             64 |         2.91 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fctrl/MWCtrlReg/q_reg[3]_16[0]                                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               33 |             64 |         1.94 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fctrl/MWCtrlReg/q_reg[3]_17[0]                                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               29 |             64 |         2.21 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fctrl/MWCtrlReg/q_reg[3]_18[0]                                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               34 |             64 |         1.88 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ieu/c/RdWReg/q_reg[4]_19[0]                                                                                                                                                                                                       | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               23 |             64 |         2.78 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fctrl/MWCtrlReg/q_reg[3]_19[0]                                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               31 |             64 |         2.06 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fctrl/MWCtrlReg/q_reg[3]_2[0]                                                                                                                                                                                             | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               31 |             64 |         2.06 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fctrl/MWCtrlReg/q_reg[3]_20[0]                                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               39 |             64 |         1.64 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fctrl/MWCtrlReg/q_reg[3]_21[0]                                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               36 |             64 |         1.78 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fctrl/MWCtrlReg/q_reg[3]_22[0]                                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               34 |             64 |         1.88 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ieu/c/RdWReg/q_reg[4]_2[0]                                                                                                                                                                                                        | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               22 |             64 |         2.91 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ieu/c/RdWReg/q_reg[4]_20[0]                                                                                                                                                                                                       | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               22 |             64 |         2.91 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ieu/c/RdWReg/q_reg[4]_21[0]                                                                                                                                                                                                       | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               20 |             64 |         3.20 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ieu/c/RdWReg/q_reg[4]_22[0]                                                                                                                                                                                                       | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               20 |             64 |         3.20 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ieu/c/RdWReg/q_reg[4]_23[0]                                                                                                                                                                                                       | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               23 |             64 |         2.78 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ieu/c/RdWReg/q_reg[4]_24[0]                                                                                                                                                                                                       | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               18 |             64 |         3.56 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fctrl/MWCtrlReg/q_reg[3]_8[0]                                                                                                                                                                                             | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               35 |             64 |         1.83 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fctrl/MWCtrlReg/q_reg[3]_24[0]                                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               32 |             64 |         2.00 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fctrl/MWCtrlReg/q_reg[3]_25[0]                                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               32 |             64 |         2.00 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fctrl/MWCtrlReg/q_reg[3]_26[0]                                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               30 |             64 |         2.13 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fctrl/MWCtrlReg/q_reg[3]_27[0]                                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               35 |             64 |         1.83 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fctrl/MWCtrlReg/q_reg[3]_28[0]                                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               33 |             64 |         1.94 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fctrl/MWCtrlReg/q_reg[3]_29[0]                                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               34 |             64 |         1.88 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fctrl/MWCtrlReg/q_reg[3]_3[0]                                                                                                                                                                                             | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               34 |             64 |         1.88 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fctrl/MWCtrlReg/q_reg[3]_30[0]                                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               34 |             64 |         1.88 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fctrl/MWCtrlReg/q_reg[3]_31[0]                                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               39 |             64 |         1.64 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fctrl/MWCtrlReg/q_reg[3]_4[0]                                                                                                                                                                                             | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               37 |             64 |         1.73 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fctrl/MWCtrlReg/q_reg[3]_5[0]                                                                                                                                                                                             | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               35 |             64 |         1.83 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fctrl/MWCtrlReg/q_reg[3]_6[0]                                                                                                                                                                                             | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               35 |             64 |         1.83 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fctrl/MWCtrlReg/q_reg[3]_7[0]                                                                                                                                                                                             | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               31 |             64 |         2.06 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ieu/c/RdWReg/q_reg[4]_16[0]                                                                                                                                                                                                       | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               21 |             64 |         3.05 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fctrl/MWCtrlReg/q_reg[3]_9[0]                                                                                                                                                                                             | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               37 |             64 |         1.73 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ieu/c/RdWReg/q_reg[4]_0[0]                                                                                                                                                                                                        | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               21 |             64 |         3.05 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ieu/c/RdWReg/q_reg[4]_1[0]                                                                                                                                                                                                        | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               24 |             64 |         2.67 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ieu/c/RdWReg/q_reg[4]_12[0]                                                                                                                                                                                                       | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               27 |             64 |         2.37 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ieu/c/RdWReg/q_reg[4]_10[0]                                                                                                                                                                                                       | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               29 |             64 |         2.21 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ieu/c/RdWReg/q_reg[4]_11[0]                                                                                                                                                                                                       | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               28 |             64 |         2.29 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fctrl/MWCtrlReg/q_reg[3]_0[0]                                                                                                                                                                                             | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               35 |             64 |         1.83 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ieu/c/RdWReg/q_reg[4]_13[0]                                                                                                                                                                                                       | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               25 |             64 |         2.56 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ieu/c/RdWReg/q_reg[4]_14[0]                                                                                                                                                                                                       | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               27 |             64 |         2.37 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ieu/c/RdWReg/q_reg[4]_15[0]                                                                                                                                                                                                       | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               23 |             64 |         2.78 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fctrl/MWCtrlReg/q_reg[3]_1[0]                                                                                                                                                                                             | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               34 |             64 |         1.88 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fctrl/MWCtrlReg/q_reg[3]_10[0]                                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               34 |             64 |         1.88 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/bus.dcache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/q_reg[1]_1[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |               25 |             64 |         2.56 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                  |                                                                                                                                                                                                                                         |               14 |             64 |         4.57 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |               14 |             64 |         4.57 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                                                  |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/bus.dcache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |               20 |             64 |         3.20 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/bus.dcache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/q_reg[0]_0[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |               28 |             64 |         2.29 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/bus.dcache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/q_reg[0]_2[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |               17 |             64 |         3.76 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/bus.dcache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/q_reg[0]_4[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |               26 |             64 |         2.46 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/bus.dcache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/q_reg[1]_0[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |               27 |             64 |         2.37 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                           |                                                                                                                                                                                                                                         |               15 |             64 |         4.27 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/bus.dcache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/q_reg[2]_0[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |               24 |             64 |         2.67 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/ziccslm_align.align/SpillDataReg/SpillSaveM                                                                                                                                                                                   | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               26 |             64 |         2.46 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/hptw.hptw/WalkerStateReg/q_reg[1]_1[0]                                                                                                                                                                                        | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               30 |             64 |         2.13 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ieu/c/RdWReg/q_reg[4]_9[0]                                                                                                                                                                                                        | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               25 |             64 |         2.56 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ieu/c/RdWReg/q_reg[4]_8[0]                                                                                                                                                                                                        | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               27 |             64 |         2.37 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ieu/c/RdWReg/q_reg[4]_7[0]                                                                                                                                                                                                        | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               27 |             64 |         2.37 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ieu/c/RdWReg/q_reg[4]_6[0]                                                                                                                                                                                                        | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               20 |             64 |         3.20 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/bus.dcache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/q_reg[0]_1[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |               18 |             64 |         3.56 |
|  mmcm/inst/clk_out3                        | ahbaxibridge/U0/AXI_WCHANNEL/M_AXI_WDATA_i[63]_i_1_n_0                                                                                                                                                                                                   | ahbaxibridge/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/s_ahb_hresetn_1                                                                                                                                                                       |               19 |             64 |         3.37 |
|  mmcm/inst/clk_out3                        | ahbaxibridge/U0/AXI_WCHANNEL/local_wdata0                                                                                                                                                                                                                | ahbaxibridge/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/s_ahb_hresetn_1                                                                                                                                                                       |               16 |             64 |         4.00 |
|  mmcm/inst/clk_out3                        | ahbaxibridge/U0/AXI_RCHANNEL/rd_load_timeout_cntr                                                                                                                                                                                                        | ahbaxibridge/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/s_ahb_hresetn_1                                                                                                                                                                       |               19 |             64 |         3.37 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/hzu/StallW                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               25 |             64 |         2.56 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/hzu/StallW                                                                                                                                                                                                                        | wallypipelinedsoc/core/fpu.fpu/MWRegFp/q[63]_i_1__10_n_0                                                                                                                                                                                |               24 |             64 |         2.67 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/hzu/StallW                                                                                                                                                                                                                        | wallypipelinedsoc/core/mdu.mdu/MDUResultWReg/q[63]_i_1__11_n_0                                                                                                                                                                          |               29 |             64 |         2.21 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/q_reg[2]_0[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |               21 |             64 |         3.05 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/q_reg[0]_8[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |               18 |             64 |         3.56 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/q_reg[0]_7[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |               13 |             64 |         4.92 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/q_reg[0]_6[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |               15 |             64 |         4.27 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/q_reg[0]_5[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |               18 |             64 |         3.56 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/q_reg[0]_3[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |               15 |             64 |         4.27 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/q_reg[0]_2[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/q_reg[0]_4[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |               32 |             64 |         2.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/hzu/StallW                                                                                                                                                                                                                        | wallypipelinedsoc/core/priv.priv/csr/CSRValWReg/q[63]_i_1__11_n_0                                                                                                                                                                       |               16 |             64 |         4.00 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ieu/c/RdWReg/q_reg[4]_4[0]                                                                                                                                                                                                        | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               25 |             64 |         2.56 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/privmode/privmode.privmodereg/q_reg[24]_0[0]                                                                                                                                                                            | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               24 |             64 |         2.67 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/privmode/privmode.privmodereg/q_reg[1]_6[0]                                                                                                                                                                             | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               24 |             64 |         2.67 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/privmode/privmode.privmodereg/q_reg[1]_3[0]                                                                                                                                                                             | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               20 |             64 |         3.20 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/privmode/privmode.privmodereg/WriteHPMCOUNTERM_31                                                                                                                                                                       | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               24 |             64 |         2.67 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/privmode/privmode.privmodereg/WriteHPMCOUNTERM_30                                                                                                                                                                       | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               29 |             64 |         2.21 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/privmode/privmode.privmodereg/WriteHPMCOUNTERM_29                                                                                                                                                                       | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               27 |             64 |         2.37 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/privmode/privmode.privmodereg/WriteHPMCOUNTERM_28                                                                                                                                                                       | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               27 |             64 |         2.37 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/privmode/privmode.privmodereg/WriteHPMCOUNTERM_27                                                                                                                                                                       | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               24 |             64 |         2.67 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/privmode/privmode.privmodereg/WriteHPMCOUNTERM_26                                                                                                                                                                       | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               29 |             64 |         2.21 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/privmode/privmode.privmodereg/WriteHPMCOUNTERM_25                                                                                                                                                                       | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               33 |             64 |         1.94 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/privmode/privmode.privmodereg/WriteHPMCOUNTERM_1                                                                                                                                                                        | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               32 |             64 |         2.00 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ieu/c/RdWReg/q_reg[4]_28[0]                                                                                                                                                                                                       | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               15 |             64 |         4.27 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ieu/c/RdWReg/q_reg[4]_27[0]                                                                                                                                                                                                       | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               21 |             64 |         3.05 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ieu/c/RdWReg/q_reg[4]_26[0]                                                                                                                                                                                                       | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               17 |             64 |         3.76 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ieu/c/RdWReg/q_reg[4]_25[0]                                                                                                                                                                                                       | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               20 |             64 |         3.20 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/AddressMReg_i_1_n_0                                                                                                                                                                                                           | wallypipelinedsoc/core/lsu/AddressMReg/q[63]_i_1_n_0                                                                                                                                                                                    |               16 |             64 |         4.00 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ieu/c/RdWReg/q_reg[4]_29[0]                                                                                                                                                                                                       | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               16 |             64 |         4.00 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ieu/c/RdWReg/q_reg[4]_3[0]                                                                                                                                                                                                        | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               21 |             64 |         3.05 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ieu/c/RdWReg/q_reg[4]_30[0]                                                                                                                                                                                                       | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               18 |             64 |         3.56 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csri/q_reg[21]_0[0]                                                                                                                                                                                                 | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               20 |             64 |         3.20 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csrs.csrs/STVALreg/E[0]                                                                                                                                                                                             | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               27 |             64 |         2.37 |
| ~mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ieu/c/RdWReg/q_reg[4]_5[0]                                                                                                                                                                                                        | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               24 |             64 |         2.67 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/priv.priv/csr/csri/E[0]                                                                                                                                                                                                           | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               17 |             64 |         3.76 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |               33 |             66 |         2.00 |
|  mmcm/inst/clk_out3                        | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                               |                                                                                                                                                                                                                                         |               16 |             66 |         4.12 |
|  mmcm/inst/clk_out3                        | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                   |                                                                                                                                                                                                                                         |               16 |             66 |         4.12 |
|  mmcm/inst/clk_out3                        | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                       |                                                                                                                                                                                                                                         |                9 |             72 |         8.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ebu.ebu/ebufsmarb/busreg/LSUHREADY                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               32 |             72 |         2.25 |
|  mmcm/inst/clk_out3                        | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                      |                                                                                                                                                                                                                                         |                9 |             72 |         8.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                              |                                                                                                                                                                                                                                         |               15 |             73 |         4.87 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                  |                                                                                                                                                                                                                                         |               17 |             73 |         4.29 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/hzu/StallW                                                                                                                                                                                                                        | wallypipelinedsoc/core/ieu/dp/IFResultWReg/SR[0]                                                                                                                                                                                        |               31 |             74 |         2.39 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/hzu/StallW                                                                                                                                                                                                                        | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               34 |             75 |         2.21 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fdivsqrt/fdivsqrtfsm/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               52 |             76 |         1.46 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               15 |             81 |         5.40 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |             81 |         5.79 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               18 |             81 |         4.50 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |             81 |         5.79 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in                                       |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                     |               26 |             91 |         3.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                           | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                                     |               23 |             93 |         4.04 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                       |               28 |             93 |         3.32 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/hzu/StallE                                                                                                                                                                                                                        | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               29 |             96 |         3.31 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                       |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/PCMReg/E[0]                                                                                                                                                                                                                   | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               31 |             96 |         3.10 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                                                  |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                    |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  mmcm/inst/clk_out3                        | clkconverter/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                      |                                                                                                                                                                                                                                         |               13 |             98 |         7.54 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                                     |               26 |             98 |         3.77 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                                        |               28 |             98 |         3.50 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               31 |            103 |         3.32 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/lru/lrustate/WriteEnables[15]                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               34 |            109 |         3.21 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/lru/lrustate/q_reg[29]_0                                                                                                                                                                                    | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               39 |            109 |         2.79 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/lru/lrustate/WriteEnables[28]                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               36 |            109 |         3.03 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/lru/lrustate/WriteEnables[27]                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               40 |            109 |         2.72 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/lru/lrustate/WriteEnables[26]                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               33 |            109 |         3.30 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/lru/lrustate/WriteEnables[25]                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               39 |            109 |         2.79 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/lru/lrustate/WriteEnables[24]                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               31 |            109 |         3.52 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/lru/lrustate/WriteEnables[23]                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               30 |            109 |         3.63 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/lru/lrustate/WriteEnables[22]                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               34 |            109 |         3.21 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/lru/lrustate/WriteEnables[21]                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               31 |            109 |         3.52 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/lru/lrustate/WriteEnables[20]                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               35 |            109 |         3.11 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/lru/lrustate/WriteEnables[19]                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               35 |            109 |         3.11 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/lru/lrustate/WriteEnables[18]                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               35 |            109 |         3.11 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/lru/lrustate/WriteEnables[17]                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               40 |            109 |         2.72 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/lru/lrustate/WriteEnables[16]                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               40 |            109 |         2.72 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/lru/lrustate/WriteEnables[14]                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               34 |            109 |         3.21 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/lru/lrustate/WriteEnables[13]                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               43 |            109 |         2.53 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/lru/lrustate/WriteEnables[12]                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               35 |            109 |         3.11 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/lru/lrustate/WriteEnables[11]                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               36 |            109 |         3.03 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/lru/lrustate/WriteEnables[10]                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               39 |            109 |         2.79 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/lru/lrustate/WriteEnables[8]                                                                                                                                                                                | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               44 |            109 |         2.48 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/lru/lrustate/WriteEnables[7]                                                                                                                                                                                | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               43 |            109 |         2.53 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/lru/lrustate/WriteEnables[9]                                                                                                                                                                                | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               35 |            109 |         3.11 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/lru/lrustate/WriteEnables[6]                                                                                                                                                                                | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               33 |            109 |         3.30 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/lru/lrustate/WriteEnables[5]                                                                                                                                                                                | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               35 |            109 |         3.11 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/lru/lrustate/WriteEnables[4]                                                                                                                                                                                | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               39 |            109 |         2.79 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/lru/lrustate/WriteEnables[3]                                                                                                                                                                                | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               45 |            109 |         2.42 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/lru/lrustate/WriteEnables[2]                                                                                                                                                                                | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               37 |            109 |         2.95 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/lru/lrustate/WriteEnables[1]                                                                                                                                                                                | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               42 |            109 |         2.60 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/lru/lrustate/WriteEnables[0]                                                                                                                                                                                | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               39 |            109 |         2.79 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/lru/lrustate/q_reg[30]_0                                                                                                                                                                                    | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               34 |            109 |         3.21 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ifu/immu.immu/tlb.tlb/lru/lrustate/q_reg[28]_0                                                                                                                                                                                    | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               39 |            109 |         2.79 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/lru/lrustate/q_reg[16]_0[0]                                                                                                                                                                                 | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               31 |            110 |         3.55 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/lru/lrustate/q_reg[17]_0[0]                                                                                                                                                                                 | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               28 |            110 |         3.93 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/lru/lrustate/WriteEnables[9]                                                                                                                                                                                | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               32 |            110 |         3.44 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/lru/lrustate/WriteEnables[7]                                                                                                                                                                                | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               32 |            110 |         3.44 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/lru/lrustate/WriteEnables[8]                                                                                                                                                                                | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               31 |            110 |         3.55 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/lru/lrustate/WriteEnables[10]                                                                                                                                                                               | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               32 |            110 |         3.44 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/lru/lrustate/q_reg[10]_0[0]                                                                                                                                                                                 | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               31 |            110 |         3.55 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/lru/lrustate/q_reg[13]_0[0]                                                                                                                                                                                 | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               31 |            110 |         3.55 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/lru/lrustate/q_reg[11]_0[0]                                                                                                                                                                                 | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               34 |            110 |         3.24 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/lru/lrustate/q_reg[12]_0[0]                                                                                                                                                                                 | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               25 |            110 |         4.40 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/lru/lrustate/q_reg[14]_0[0]                                                                                                                                                                                 | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               27 |            110 |         4.07 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/lru/lrustate/WriteEnables[6]                                                                                                                                                                                | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               26 |            110 |         4.23 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/lru/lrustate/q_reg[18]_0[0]                                                                                                                                                                                 | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               35 |            110 |         3.14 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/lru/lrustate/q_reg[19]_0[0]                                                                                                                                                                                 | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               30 |            110 |         3.67 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/lru/lrustate/q_reg[2]_0[0]                                                                                                                                                                                  | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               30 |            110 |         3.67 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/lru/lrustate/q_reg[9]_0[0]                                                                                                                                                                                  | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               30 |            110 |         3.67 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/lru/lrustate/q_reg[8]_0[0]                                                                                                                                                                                  | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               27 |            110 |         4.07 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/lru/lrustate/q_reg[7]_0[0]                                                                                                                                                                                  | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               33 |            110 |         3.33 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/lru/lrustate/q_reg[6]_0[0]                                                                                                                                                                                  | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               23 |            110 |         4.78 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/lru/lrustate/q_reg[4]_0[0]                                                                                                                                                                                  | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               28 |            110 |         3.93 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/lru/lrustate/q_reg[3]_0[0]                                                                                                                                                                                  | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               29 |            110 |         3.79 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/lru/lrustate/WriteEnables[5]                                                                                                                                                                                | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               40 |            110 |         2.75 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/lru/lrustate/q_reg[20]_0                                                                                                                                                                                    | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               29 |            110 |         3.79 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/lru/lrustate/q_reg[26]_0                                                                                                                                                                                    | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               26 |            110 |         4.23 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/lru/lrustate/q_reg[27]_0                                                                                                                                                                                    | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               27 |            110 |         4.07 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/lru/lrustate/q_reg[28]_0                                                                                                                                                                                    | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               33 |            110 |         3.33 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/lru/lrustate/E[0]                                                                                                                                                                                           | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               25 |            110 |         4.40 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/lru/lrustate/WriteEnables[0]                                                                                                                                                                                | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               33 |            110 |         3.33 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/lru/lrustate/WriteEnables[1]                                                                                                                                                                                | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               31 |            110 |         3.55 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/lru/lrustate/WriteEnables[2]                                                                                                                                                                                | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               28 |            110 |         3.93 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/lru/lrustate/WriteEnables[3]                                                                                                                                                                                | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               28 |            110 |         3.93 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/lsu/dmmu.dmmu/tlb.tlb/lru/lrustate/WriteEnables[4]                                                                                                                                                                                | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |               34 |            110 |         3.24 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/hzu/StallW                                                                                                                                                                                                                        | wallypipelinedsoc/core/fpu.fpu/MWRegIntDivRes/SR[0]                                                                                                                                                                                     |               49 |            128 |         2.61 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               34 |            128 |         3.76 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                              |                                                                                                                                                                                                                                         |               33 |            128 |         3.88 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                                  |                                                                                                                                                                                                                                         |               38 |            133 |         3.50 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |               29 |            133 |         4.59 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/hzu/StallE                                                                                                                                                                                                                        | wallypipelinedsoc/core/ifu/bpred.bpred/TargetPredictor/BTBTargetEReg/SR[0]                                                                                                                                                              |               37 |            143 |         3.86 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                               |                                                                                                                                                                                                                                         |               34 |            144 |         4.24 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               23 |            145 |         6.30 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               22 |            145 |         6.59 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               21 |            145 |         6.90 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               23 |            145 |         6.30 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               24 |            145 |         6.04 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               23 |            145 |         6.30 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               23 |            145 |         6.30 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               23 |            145 |         6.30 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               20 |            145 |         7.25 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               22 |            145 |         6.59 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               22 |            145 |         6.59 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               21 |            145 |         6.90 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               19 |            145 |         7.63 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               23 |            145 |         6.30 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               20 |            145 |         7.25 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               23 |            145 |         6.30 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               22 |            145 |         6.59 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               23 |            145 |         6.30 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               22 |            145 |         6.59 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               23 |            145 |         6.30 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               21 |            145 |         6.90 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               22 |            145 |         6.59 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               21 |            145 |         6.90 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               23 |            145 |         6.30 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shift_en_o                                                                                                                                                                             |                                                                                                                                                                                                                                         |               20 |            145 |         7.25 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               21 |            145 |         6.90 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               21 |            145 |         6.90 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               21 |            145 |         6.90 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               20 |            145 |         7.25 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               23 |            145 |         6.30 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               22 |            145 |         6.59 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               21 |            145 |         6.90 |
|  mmcm/inst/clk_out3                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               21 |            145 |         6.90 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fdivsqrt/fdivsqrtfsm/state_reg[0]_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               80 |            153 |         1.91 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf_we                    |                                                                                                                                                                                                                                         |               22 |            176 |         8.00 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               24 |            192 |         8.00 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | wallypipelinedsoc/core/ifu/bus.icache.icache/vict.cacheLRU//i__n_0                                                                                                                                                                      |               79 |            192 |         2.43 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/hzu/StallF                                                                                                                                                                                                                        | wallypipelinedsoc/core/ifu/bpred.bpred/TargetPredictor/BTBD/SR[0]                                                                                                                                                                       |               58 |            194 |         3.34 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/fdivsqrt/fdivsqrtfsm/E[0]                                                                                                                                                                                                 | wallypipelinedsoc/core/fpu.fpu/fdivsqrt/fdivsqrtfsm/state_reg[0]_0                                                                                                                                                                      |              116 |            219 |         1.89 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/ieu/dp/SrcAMReg/E[0]                                                                                                                                                                                                              | wallypipelinedsoc/core/ieu/dp/SrcAMReg/SR[0]                                                                                                                                                                                            |               98 |            220 |         2.24 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/EMRegFma2/E[0]                                                                                                                                                                                                            | wallypipelinedsoc/core/mdu.mdu/mul/PP1Reg/SR[0]                                                                                                                                                                                         |               85 |            232 |         2.73 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/hzu/StallE                                                                                                                                                                                                                        | wallypipelinedsoc/core/ieu/dp/RD2EReg/SR[0]                                                                                                                                                                                             |              108 |            239 |         2.21 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/hzu/StallE                                                                                                                                                                                                                        | wallypipelinedsoc/core/fpu.fpu/DEReg3/q_reg                                                                                                                                                                                             |              122 |            248 |         2.03 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | wallypipelinedsoc/core/ifu/bus.icache.icache/cachefsm/ValidBits                                                                                                                                                                         |               71 |            256 |         3.61 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |              133 |            284 |         2.14 |
|  mmcm/inst/clk_out3                        | wallypipelinedsoc/core/fpu.fpu/EMRegFma2/E[0]                                                                                                                                                                                                            | wallypipelinedsoc/core/fpu.fpu/EMRegFma2/SR[0]                                                                                                                                                                                          |              231 |            536 |         2.32 |
|  ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              440 |           2181 |         4.96 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          | wallypipelinedsoc/resetsync/reset                                                                                                                                                                                                       |              638 |           2311 |         3.62 |
|  mmcm/inst/clk_out3                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             2643 |          11906 |         4.50 |
+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


