#pragma once

#include "core/layout.h"
#include "ops/common/math.h"
#include "ops/linear_attention/gated_delta_net/common.h"

#include <cuda_bf16.h>
#include <cuda_runtime.h>

#include <cstddef>
#include <cstdint>

// The two-stage prefill: one kernel normalizes Q/K and prepares each 16-token chunk's control
// matrices, a second carries the FP32 state through the chunks and writes the output. The
// WY/state-passing/output pipeline in ../chunked remains the default; the device profile or
// NINFER_GDN_TWO_STAGE selects this one.
namespace ninfer::ops::detail::gated_delta_net::two_stage {

inline constexpr int kChunkSize = 16;
inline constexpr int kMinTokens = 16;
inline constexpr float kNormEps = 1.0e-6F;

struct Arguments {
    const __nv_bfloat16 *q, *k, *v;
    const float *g, *beta, *state_in;
    float* state_out;
    __nv_bfloat16* out;
    int qk_heads, value_heads, tokens;
    float scale;
};

// Q/K are independent of value-head gates. One packet is shared by the entire Q/K group.
struct alignas(256) QkChunk {
    __nv_bfloat16 q[kChunkSize * kStateDim];
    __nv_bfloat16 k[kChunkSize * kStateDim];
};

struct alignas(256) ControlChunk {
    // With G_i = sum_{t<=i} g_t and L_ij = beta_i exp(G_i-G_j) dot(K_i,K_j), j<i:
    // solve = (I+L)^-1 diag(beta), mqk_ij = exp(G_i-G_j) dot(Q_i,K_j), j<=i.
    float solve[kChunkSize * kChunkSize];
    float mqk[kChunkSize * kChunkSize];
    float prefix[kChunkSize]; // exp(G_i)
    float suffix[kChunkSize]; // exp(G_last-G_i)
    std::uint32_t padding[32];
};

static_assert(kChunkSize == 16);
static_assert(sizeof(QkChunk) == 8192);
static_assert(sizeof(ControlChunk) == 2304);

__host__ __device__ inline int chunk_count(int tokens) { return div_up(tokens, kChunkSize); }

__host__ __device__ constexpr int vector_index(int row, int col) {
    return row * kStateDim + (col ^ (row * 8));
}

__host__ __device__ constexpr int square_index(int row, int col) {
    return row * kChunkSize + (col ^ (((row >> 1) & 3) * 4));
}

struct WorkspaceLayout {
    TensorRegion qk;
    TensorRegion control;
    std::size_t total_bytes;
};

inline WorkspaceLayout workspace_layout(int qk_heads, int value_heads, int tokens) {
    LayoutBuilder builder;
    const int chunks = chunk_count(tokens);
    WorkspaceLayout layout;
    layout.qk =
        builder.add_tensor(DType::U8, {int(sizeof(QkChunk)), chunks, qk_heads}, 256, "gdn.qk");
    layout.control = builder.add_tensor(DType::U8, {int(sizeof(ControlChunk)), chunks, value_heads},
                                        256, "gdn.control");
    layout.total_bytes = builder.finish(256, "GDN two-stage workspace");
    return layout;
}

void launch_prepare(const Arguments& args, QkChunk* qk, ControlChunk* control, bool normalize_qk,
                    cudaStream_t stream);
void launch_recurrence(const Arguments& args, const QkChunk* qk, const ControlChunk* control,
                       cudaStream_t stream);
int value_tile(int value_heads, int multiprocessor_count);

} // namespace ninfer::ops::detail::gated_delta_net::two_stage
