# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab_6_main.ip_user_files/bd/root_1/ipshared/c280/sim/block_1.vhd" \
"../../../../lab_6_main.ip_user_files/bd/root_1/sim/root_1.vhd" \
"../../../../lab_6_main.srcs/sources_1/imports/hdl/root_1_wrapper.vhd" \

# Do not sort compile order
nosort
