Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon May 18 09:29:30 2020
| Host         : DESKTOP-OCF3NJL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Level_control_sets_placed.rpt
| Design       : Top_Level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    98 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |           14 |
| No           | No                    | Yes                    |              98 |           33 |
| No           | Yes                   | No                     |              29 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              62 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+------------------------------+-------------------------------------+------------------+----------------+
|          Clock Signal          |         Enable Signal        |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+--------------------------------+------------------------------+-------------------------------------+------------------+----------------+
|  next_state_reg[0]/G0          |                              |                                     |                1 |              1 |
|  next_state_reg[1]/G0          |                              |                                     |                1 |              1 |
|  count_divider/out_clock_reg_0 |                              |                                     |                1 |              1 |
|  PromptCounter/tmp_reg[2]_0    |                              | prompt_divider/current_state_reg[1] |                1 |              1 |
|  bit_counter0/CLK              |                              |                                     |                1 |              1 |
|  bit_counter1/tmpD_reg_0       |                              |                                     |                1 |              1 |
| ~current_state[0]              |                              |                                     |                1 |              1 |
|  prompt_state_counter/E[0]     |                              |                                     |                2 |              2 |
|  count_divider/out_clock_reg_0 |                              | bit_counter0/AS[0]                  |                1 |              4 |
|  bit_counter0/CLK              |                              | bit_counter0/AS[0]                  |                1 |              4 |
|  bit_counter2/tmpD_reg_0       |                              | bit_counter0/AS[0]                  |                1 |              4 |
|  bit_counter1/tmpD_reg_0       |                              | bit_counter0/AS[0]                  |                1 |              4 |
|  prompt_divider/CLK            |                              | prompt_clr_signal                   |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG           |                              |                                     |                6 |              9 |
|  CLK100MHZ_IBUF_BUFG           |                              | count_divider/current_state_reg[0]  |                5 |             18 |
|  CLK100MHZ_IBUF_BUFG           |                              | disp_divider/clear                  |                7 |             28 |
|  CLK100MHZ_IBUF_BUFG           |                              | prompt_divider/current_state_reg[1] |                9 |             28 |
|  CLK100MHZ_IBUF_BUFG           | BTNC_debouncer/state_reg_n_0 | BTNC_debouncer/count[31]_i_1_n_0    |                8 |             31 |
|  CLK100MHZ_IBUF_BUFG           | BTND_debouncer/state_reg_n_0 | BTND_debouncer/count[31]_i_1__0_n_0 |                8 |             31 |
|  CLK100MHZ_IBUF_BUFG           |                              | LED_OBUF[2]                         |               13 |             32 |
+--------------------------------+------------------------------+-------------------------------------+------------------+----------------+


