<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1198pt" height="638pt"
 viewBox="0.00 0.00 1197.97 638.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 634)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-634 1193.97,-634 1193.97,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1168,-8 1168,-8 1174,-8 1180,-14 1180,-20 1180,-20 1180,-610 1180,-610 1180,-616 1174,-622 1168,-622 1168,-622 20,-622 20,-622 14,-622 8,-616 8,-610 8,-610 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="594" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="594" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=atomic&#10;mem_ranges=0:17179869184&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1160,-16 1160,-16 1166,-16 1172,-22 1172,-28 1172,-28 1172,-564 1172,-564 1172,-570 1166,-576 1160,-576 1160,-576 28,-576 28,-576 22,-576 16,-570 16,-564 16,-564 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="594" y="-560.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="594" y="-545.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu</title>
<g id="a_clust4"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cmpDepth=8&#10;cpu_id=0&#10;decoder=system.cpu.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu.interrupts&#10;isa=system.cpu.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu.power_state&#10;prefDepth=8&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=5000000 105000000&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu.tracer&#10;width=1&#10;workload=system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M336,-24C336,-24 1150,-24 1150,-24 1156,-24 1162,-30 1162,-36 1162,-36 1162,-334 1162,-334 1162,-340 1156,-346 1150,-346 1150,-346 336,-346 336,-346 330,-346 324,-340 324,-334 324,-334 324,-36 324,-36 324,-30 330,-24 336,-24"/>
<text text-anchor="middle" x="743" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="743" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmAtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu.mmu.dtb&#10;dtb_walker=system.cpu.mmu.dtb_walker&#10;eventq_index=0&#10;itb=system.cpu.mmu.itb&#10;itb_walker=system.cpu.mmu.itb_walker&#10;&#13;elease_se=system.cpu.isa.release_se&#10;stage2_dtb=system.cpu.mmu.stage2_dtb&#10;stage2_dtb_walker=system.cpu.mmu.stage2_dtb_walker&#10;stage2_itb=system.cpu.mmu.stage2_itb&#10;stage2_itb_walker=system.cpu.mmu.stage2_itb_walker&#10;sys=system">
<path fill="#bab6ae" stroke="#000000" d="M548,-155C548,-155 1142,-155 1142,-155 1148,-155 1154,-161 1154,-167 1154,-167 1154,-288 1154,-288 1154,-294 1148,-300 1142,-300 1142,-300 548,-300 548,-300 542,-300 536,-294 536,-288 536,-288 536,-167 536,-167 536,-161 542,-155 548,-155"/>
<text text-anchor="middle" x="845" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="845" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust11" class="cluster">
<title>cluster_system_cpu_mmu_itb_walker</title>
<g id="a_clust11"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu.mmu.itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M1035,-163C1035,-163 1134,-163 1134,-163 1140,-163 1146,-169 1146,-175 1146,-175 1146,-242 1146,-242 1146,-248 1140,-254 1134,-254 1134,-254 1035,-254 1035,-254 1029,-254 1023,-248 1023,-242 1023,-242 1023,-175 1023,-175 1023,-169 1029,-163 1035,-163"/>
<text text-anchor="middle" x="1084.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="1084.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust13" class="cluster">
<title>cluster_system_cpu_mmu_dtb_walker</title>
<g id="a_clust13"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu.mmu.dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M904,-163C904,-163 1003,-163 1003,-163 1009,-163 1015,-169 1015,-175 1015,-175 1015,-242 1015,-242 1015,-248 1009,-254 1003,-254 1003,-254 904,-254 904,-254 898,-254 892,-248 892,-242 892,-242 892,-175 892,-175 892,-169 898,-163 904,-163"/>
<text text-anchor="middle" x="953.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="953.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust15" class="cluster">
<title>cluster_system_cpu_mmu_stage2_itb_walker</title>
<g id="a_clust15"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu.mmu.stage2_itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M730,-163C730,-163 872,-163 872,-163 878,-163 884,-169 884,-175 884,-175 884,-242 884,-242 884,-248 878,-254 872,-254 872,-254 730,-254 730,-254 724,-254 718,-248 718,-242 718,-242 718,-175 718,-175 718,-169 724,-163 730,-163"/>
<text text-anchor="middle" x="801" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_itb_walker </text>
<text text-anchor="middle" x="801" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust17" class="cluster">
<title>cluster_system_cpu_mmu_stage2_dtb_walker</title>
<g id="a_clust17"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu.mmu.stage2_dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M556,-163C556,-163 698,-163 698,-163 704,-163 710,-169 710,-175 710,-175 710,-242 710,-242 710,-248 704,-254 698,-254 698,-254 556,-254 556,-254 550,-254 544,-248 544,-242 544,-242 544,-175 544,-175 544,-169 550,-163 556,-163"/>
<text text-anchor="middle" x="627" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_dtb_walker </text>
<text text-anchor="middle" x="627" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust25" class="cluster">
<title>cluster_system_cpu_icache</title>
<g id="a_clust25"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M759,-32C759,-32 921,-32 921,-32 927,-32 933,-38 933,-44 933,-44 933,-111 933,-111 933,-117 927,-123 921,-123 921,-123 759,-123 759,-123 753,-123 747,-117 747,-111 747,-111 747,-44 747,-44 747,-38 753,-32 759,-32"/>
<text text-anchor="middle" x="840" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="840" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust31" class="cluster">
<title>cluster_system_cpu_dcache</title>
<g id="a_clust31"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=system.cpu.dcache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M344,-32C344,-32 506,-32 506,-32 512,-32 518,-38 518,-44 518,-44 518,-111 518,-111 518,-117 512,-123 506,-123 506,-123 344,-123 344,-123 338,-123 332,-117 332,-111 332,-111 332,-44 332,-44 332,-38 338,-32 344,-32"/>
<text text-anchor="middle" x="425" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="425" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust44" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust44"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M36,-354C36,-354 272,-354 272,-354 278,-354 284,-360 284,-366 284,-366 284,-433 284,-433 284,-439 278,-445 272,-445 272,-445 36,-445 36,-445 30,-445 24,-439 24,-433 24,-433 24,-366 24,-366 24,-360 30,-354 36,-354"/>
<text text-anchor="middle" x="154" y="-429.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="154" y="-414.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust47" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust47"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=1048576&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M128,-163C128,-163 290,-163 290,-163 296,-163 302,-169 302,-175 302,-175 302,-242 302,-242 302,-248 296,-254 290,-254 290,-254 128,-254 128,-254 122,-254 116,-248 116,-242 116,-242 116,-175 116,-175 116,-169 122,-163 128,-163"/>
<text text-anchor="middle" x="209" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="209" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust53" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust53"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M615,-354C615,-354 851,-354 851,-354 857,-354 863,-360 863,-366 863,-366 863,-433 863,-433 863,-439 857,-445 851,-445 851,-445 615,-445 615,-445 609,-445 603,-439 603,-433 603,-433 603,-366 603,-366 603,-360 609,-354 615,-354"/>
<text text-anchor="middle" x="733" y="-429.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="733" y="-414.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust56" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust56"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M36,-163C36,-163 96,-163 96,-163 102,-163 108,-169 108,-175 108,-175 108,-242 108,-242 108,-248 102,-254 96,-254 96,-254 36,-254 36,-254 30,-254 24,-248 24,-242 24,-242 24,-175 24,-175 24,-169 30,-163 36,-163"/>
<text text-anchor="middle" x="66" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="66" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M188.5,-493.5C188.5,-493.5 255.5,-493.5 255.5,-493.5 261.5,-493.5 267.5,-499.5 267.5,-505.5 267.5,-505.5 267.5,-517.5 267.5,-517.5 267.5,-523.5 261.5,-529.5 255.5,-529.5 255.5,-529.5 188.5,-529.5 188.5,-529.5 182.5,-529.5 176.5,-523.5 176.5,-517.5 176.5,-517.5 176.5,-505.5 176.5,-505.5 176.5,-499.5 182.5,-493.5 188.5,-493.5"/>
<text text-anchor="middle" x="222" y="-507.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node12" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M180,-362.5C180,-362.5 264,-362.5 264,-362.5 270,-362.5 276,-368.5 276,-374.5 276,-374.5 276,-386.5 276,-386.5 276,-392.5 270,-398.5 264,-398.5 264,-398.5 180,-398.5 180,-398.5 174,-398.5 168,-392.5 168,-386.5 168,-386.5 168,-374.5 168,-374.5 168,-368.5 174,-362.5 180,-362.5"/>
<text text-anchor="middle" x="222" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M222,-493.37C222,-471.78 222,-434.41 222,-408.85"/>
<polygon fill="black" stroke="black" points="225.5,-408.7 222,-398.7 218.5,-408.7 225.5,-408.7"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node2" class="node">
<title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M454,-171.5C454,-171.5 516,-171.5 516,-171.5 522,-171.5 528,-177.5 528,-183.5 528,-183.5 528,-195.5 528,-195.5 528,-201.5 522,-207.5 516,-207.5 516,-207.5 454,-207.5 454,-207.5 448,-207.5 442,-201.5 442,-195.5 442,-195.5 442,-183.5 442,-183.5 442,-177.5 448,-171.5 454,-171.5"/>
<text text-anchor="middle" x="485" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M767.5,-40.5C767.5,-40.5 814.5,-40.5 814.5,-40.5 820.5,-40.5 826.5,-46.5 826.5,-52.5 826.5,-52.5 826.5,-64.5 826.5,-64.5 826.5,-70.5 820.5,-76.5 814.5,-76.5 814.5,-76.5 767.5,-76.5 767.5,-76.5 761.5,-76.5 755.5,-70.5 755.5,-64.5 755.5,-64.5 755.5,-52.5 755.5,-52.5 755.5,-46.5 761.5,-40.5 767.5,-40.5"/>
<text text-anchor="middle" x="791" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M510.75,-171.48C519.79,-165.86 530.16,-159.82 540,-155 609.48,-120.98 694.35,-90.94 745.46,-74.01"/>
<polygon fill="black" stroke="black" points="746.81,-77.25 755.22,-70.8 744.63,-70.6 746.81,-77.25"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node3" class="node">
<title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M344.5,-171.5C344.5,-171.5 411.5,-171.5 411.5,-171.5 417.5,-171.5 423.5,-177.5 423.5,-183.5 423.5,-183.5 423.5,-195.5 423.5,-195.5 423.5,-201.5 417.5,-207.5 411.5,-207.5 411.5,-207.5 344.5,-207.5 344.5,-207.5 338.5,-207.5 332.5,-201.5 332.5,-195.5 332.5,-195.5 332.5,-183.5 332.5,-183.5 332.5,-177.5 338.5,-171.5 344.5,-171.5"/>
<text text-anchor="middle" x="378" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M450.5,-40.5C450.5,-40.5 497.5,-40.5 497.5,-40.5 503.5,-40.5 509.5,-46.5 509.5,-52.5 509.5,-52.5 509.5,-64.5 509.5,-64.5 509.5,-70.5 503.5,-76.5 497.5,-76.5 497.5,-76.5 450.5,-76.5 450.5,-76.5 444.5,-76.5 438.5,-70.5 438.5,-64.5 438.5,-64.5 438.5,-52.5 438.5,-52.5 438.5,-46.5 444.5,-40.5 450.5,-40.5"/>
<text text-anchor="middle" x="474" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M391.64,-171.42C402.03,-158.3 416.62,-139.66 429,-123 438.18,-110.64 448.11,-96.7 456.29,-85.04"/>
<polygon fill="black" stroke="black" points="459.31,-86.83 462.17,-76.63 453.58,-82.82 459.31,-86.83"/>
</g>
<!-- system_cpu_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1043,-171.5C1043,-171.5 1073,-171.5 1073,-171.5 1079,-171.5 1085,-177.5 1085,-183.5 1085,-183.5 1085,-195.5 1085,-195.5 1085,-201.5 1079,-207.5 1073,-207.5 1073,-207.5 1043,-207.5 1043,-207.5 1037,-207.5 1031,-201.5 1031,-195.5 1031,-195.5 1031,-183.5 1031,-183.5 1031,-177.5 1037,-171.5 1043,-171.5"/>
<text text-anchor="middle" x="1058" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M912,-171.5C912,-171.5 942,-171.5 942,-171.5 948,-171.5 954,-177.5 954,-183.5 954,-183.5 954,-195.5 954,-195.5 954,-201.5 948,-207.5 942,-207.5 942,-207.5 912,-207.5 912,-207.5 906,-207.5 900,-201.5 900,-195.5 900,-195.5 900,-183.5 900,-183.5 900,-177.5 906,-171.5 912,-171.5"/>
<text text-anchor="middle" x="927" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_mmu_stage2_itb_walker_port -->
<g id="node6" class="node">
<title>system_cpu_mmu_stage2_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M786,-171.5C786,-171.5 816,-171.5 816,-171.5 822,-171.5 828,-177.5 828,-183.5 828,-183.5 828,-195.5 828,-195.5 828,-201.5 822,-207.5 816,-207.5 816,-207.5 786,-207.5 786,-207.5 780,-207.5 774,-201.5 774,-195.5 774,-195.5 774,-183.5 774,-183.5 774,-177.5 780,-171.5 786,-171.5"/>
<text text-anchor="middle" x="801" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_mmu_stage2_dtb_walker_port -->
<g id="node7" class="node">
<title>system_cpu_mmu_stage2_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M660,-171.5C660,-171.5 690,-171.5 690,-171.5 696,-171.5 702,-177.5 702,-183.5 702,-183.5 702,-195.5 702,-195.5 702,-201.5 696,-207.5 690,-207.5 690,-207.5 660,-207.5 660,-207.5 654,-207.5 648,-201.5 648,-195.5 648,-195.5 648,-183.5 648,-183.5 648,-177.5 654,-171.5 660,-171.5"/>
<text text-anchor="middle" x="675" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node9" class="node">
<title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M857,-40.5C857,-40.5 913,-40.5 913,-40.5 919,-40.5 925,-46.5 925,-52.5 925,-52.5 925,-64.5 925,-64.5 925,-70.5 919,-76.5 913,-76.5 913,-76.5 857,-76.5 857,-76.5 851,-76.5 845,-70.5 845,-64.5 845,-64.5 845,-52.5 845,-52.5 845,-46.5 851,-40.5 857,-40.5"/>
<text text-anchor="middle" x="885" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node11" class="node">
<title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M352,-40.5C352,-40.5 408,-40.5 408,-40.5 414,-40.5 420,-46.5 420,-52.5 420,-52.5 420,-64.5 420,-64.5 420,-70.5 414,-76.5 408,-76.5 408,-76.5 352,-76.5 352,-76.5 346,-76.5 340,-70.5 340,-64.5 340,-64.5 340,-52.5 340,-52.5 340,-46.5 346,-40.5 352,-40.5"/>
<text text-anchor="middle" x="380" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l2_mem_side -->
<g id="node15" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M136,-171.5C136,-171.5 192,-171.5 192,-171.5 198,-171.5 204,-177.5 204,-183.5 204,-183.5 204,-195.5 204,-195.5 204,-201.5 198,-207.5 192,-207.5 192,-207.5 136,-207.5 136,-207.5 130,-207.5 124,-201.5 124,-195.5 124,-195.5 124,-183.5 124,-183.5 124,-177.5 130,-171.5 136,-171.5"/>
<text text-anchor="middle" x="164" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge4" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M213.77,-352.67C201.66,-313.23 179.41,-240.73 169.28,-207.7"/>
<polygon fill="black" stroke="black" points="210.47,-353.86 216.75,-362.39 217.16,-351.81 210.47,-353.86"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node13" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M44,-362.5C44,-362.5 138,-362.5 138,-362.5 144,-362.5 150,-368.5 150,-374.5 150,-374.5 150,-386.5 150,-386.5 150,-392.5 144,-398.5 138,-398.5 138,-398.5 44,-398.5 44,-398.5 38,-398.5 32,-392.5 32,-386.5 32,-386.5 32,-374.5 32,-374.5 32,-368.5 38,-362.5 44,-362.5"/>
<text text-anchor="middle" x="91" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node18" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M58,-171.5C58,-171.5 88,-171.5 88,-171.5 94,-171.5 100,-177.5 100,-183.5 100,-183.5 100,-195.5 100,-195.5 100,-201.5 94,-207.5 88,-207.5 88,-207.5 58,-207.5 58,-207.5 52,-207.5 46,-201.5 46,-195.5 46,-195.5 46,-183.5 46,-183.5 46,-177.5 52,-171.5 58,-171.5"/>
<text text-anchor="middle" x="73" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge5" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M89.37,-362.39C86.24,-329.52 79.36,-257.26 75.59,-217.7"/>
<polygon fill="black" stroke="black" points="79.07,-217.33 74.64,-207.7 72.1,-217.99 79.07,-217.33"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node14" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M234.5,-171.5C234.5,-171.5 281.5,-171.5 281.5,-171.5 287.5,-171.5 293.5,-177.5 293.5,-183.5 293.5,-183.5 293.5,-195.5 293.5,-195.5 293.5,-201.5 287.5,-207.5 281.5,-207.5 281.5,-207.5 234.5,-207.5 234.5,-207.5 228.5,-207.5 222.5,-201.5 222.5,-195.5 222.5,-195.5 222.5,-183.5 222.5,-183.5 222.5,-177.5 228.5,-171.5 234.5,-171.5"/>
<text text-anchor="middle" x="258" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node16" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M759,-362.5C759,-362.5 843,-362.5 843,-362.5 849,-362.5 855,-368.5 855,-374.5 855,-374.5 855,-386.5 855,-386.5 855,-392.5 849,-398.5 843,-398.5 843,-398.5 759,-398.5 759,-398.5 753,-398.5 747,-392.5 747,-386.5 747,-386.5 747,-374.5 747,-374.5 747,-368.5 753,-362.5 759,-362.5"/>
<text text-anchor="middle" x="801" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_itb_walker_port -->
<g id="edge8" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_itb_walker_port</title>
<path fill="none" stroke="black" d="M865.42,-377.32C921.45,-374.08 997.01,-366.03 1019,-346 1058.71,-309.83 1060.71,-239.81 1059.29,-207.55"/>
<polygon fill="black" stroke="black" points="865,-373.84 855.2,-377.87 865.38,-380.83 865,-373.84"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_dtb_walker_port -->
<g id="edge9" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M864.53,-363.47C873.33,-359 881.55,-353.29 888,-346 923.23,-306.19 927.6,-239.22 927.55,-207.78"/>
<polygon fill="black" stroke="black" points="862.86,-360.39 855.2,-367.7 865.75,-366.76 862.86,-360.39"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_stage2_itb_walker_port -->
<g id="edge10" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_stage2_itb_walker_port</title>
<path fill="none" stroke="black" d="M801,-352.16C801,-312.61 801,-240.59 801,-207.7"/>
<polygon fill="black" stroke="black" points="797.5,-352.39 801,-362.39 804.5,-352.39 797.5,-352.39"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_stage2_dtb_walker_port -->
<g id="edge11" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_stage2_dtb_walker_port</title>
<path fill="none" stroke="black" d="M750.22,-358.63C746.1,-357.03 741.99,-355.47 738,-354 727.45,-350.11 721.64,-354.25 714,-346 677.77,-306.91 673.92,-239.29 674.28,-207.69"/>
<polygon fill="black" stroke="black" points="749.21,-361.99 759.8,-362.39 751.77,-355.48 749.21,-361.99"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge6" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M865.26,-377.91C960.83,-374.88 1131.27,-366.62 1150,-346 1207.09,-283.17 1198.8,-224.46 1150,-155 1098.69,-81.97 985.86,-64.53 925.3,-60.54"/>
<polygon fill="black" stroke="black" points="865.01,-374.42 855.12,-378.22 865.22,-381.42 865.01,-374.42"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge7" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M755.71,-358.91C749.85,-356.92 743.85,-355.2 738,-354 726.62,-351.67 328.13,-354.29 320,-346 305.14,-330.85 314.13,-175.39 320,-155 328.73,-124.71 350.21,-94.74 364.95,-76.68"/>
<polygon fill="black" stroke="black" points="754.8,-362.3 765.39,-362.47 757.21,-355.73 754.8,-362.3"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node17" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M623,-362.5C623,-362.5 717,-362.5 717,-362.5 723,-362.5 729,-368.5 729,-374.5 729,-374.5 729,-386.5 729,-386.5 729,-392.5 723,-398.5 717,-398.5 717,-398.5 623,-398.5 623,-398.5 617,-398.5 611,-392.5 611,-386.5 611,-386.5 611,-374.5 611,-374.5 611,-368.5 617,-362.5 623,-362.5"/>
<text text-anchor="middle" x="670" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge12" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M610.69,-377.55C514.05,-373.85 331.05,-364.49 308,-346 269.21,-314.89 260.1,-253.43 258.21,-217.81"/>
<polygon fill="black" stroke="black" points="261.7,-217.5 257.83,-207.64 254.71,-217.76 261.7,-217.5"/>
</g>
</g>
</svg>
