{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1542501016430 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Secador EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Secador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542501016487 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542501016528 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542501016528 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542501016905 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1542501016924 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542501017560 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542501017560 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1542501017560 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 22415 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542501017578 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 22416 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542501017578 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 22417 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542501017578 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1542501017578 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1542501017638 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "194 201 " "No exact pin location assignment(s) for 194 pins of 201 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[31\] " "Pin Z\[31\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[31] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 600 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[30\] " "Pin Z\[30\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[30] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 601 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[29\] " "Pin Z\[29\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[29] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 602 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[28\] " "Pin Z\[28\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[28] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 603 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[27\] " "Pin Z\[27\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[27] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 604 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[26\] " "Pin Z\[26\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[26] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 605 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[25\] " "Pin Z\[25\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[25] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 606 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[24\] " "Pin Z\[24\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[24] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 607 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[23\] " "Pin Z\[23\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[23] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 608 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[22\] " "Pin Z\[22\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[22] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 609 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[21\] " "Pin Z\[21\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[21] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 610 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[20\] " "Pin Z\[20\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[20] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 611 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[19\] " "Pin Z\[19\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[19] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 612 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[18\] " "Pin Z\[18\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[18] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 613 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[17\] " "Pin Z\[17\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[17] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 614 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[16\] " "Pin Z\[16\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[16] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 615 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[15\] " "Pin Z\[15\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[15] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 616 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[14\] " "Pin Z\[14\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[14] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 617 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[13\] " "Pin Z\[13\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[13] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 618 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[12\] " "Pin Z\[12\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[12] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 619 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[11\] " "Pin Z\[11\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[11] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 620 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[10\] " "Pin Z\[10\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[10] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 621 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[9\] " "Pin Z\[9\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[9] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 622 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[8\] " "Pin Z\[8\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[8] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 623 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[7\] " "Pin Z\[7\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[7] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 624 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[6\] " "Pin Z\[6\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[6] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 625 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[5\] " "Pin Z\[5\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[5] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 626 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[4\] " "Pin Z\[4\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[4] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 627 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[3\] " "Pin Z\[3\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[3] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 628 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[2\] " "Pin Z\[2\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[2] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 629 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[1\] " "Pin Z\[1\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[1] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 630 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[0\] " "Pin Z\[0\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[0] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 631 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_pwm " "Pin debug_pwm not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { debug_pwm } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 56 5376 5552 72 "debug_pwm" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { debug_pwm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 791 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_pwm_value\[7\] " "Pin debug_pwm_value\[7\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { debug_pwm_value[7] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -24 5000 5209 -8 "debug_pwm_value" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { debug_pwm_value[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 640 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_pwm_value\[6\] " "Pin debug_pwm_value\[6\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { debug_pwm_value[6] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -24 5000 5209 -8 "debug_pwm_value" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { debug_pwm_value[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 641 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_pwm_value\[5\] " "Pin debug_pwm_value\[5\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { debug_pwm_value[5] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -24 5000 5209 -8 "debug_pwm_value" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { debug_pwm_value[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 642 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_pwm_value\[4\] " "Pin debug_pwm_value\[4\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { debug_pwm_value[4] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -24 5000 5209 -8 "debug_pwm_value" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { debug_pwm_value[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 643 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_pwm_value\[3\] " "Pin debug_pwm_value\[3\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { debug_pwm_value[3] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -24 5000 5209 -8 "debug_pwm_value" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { debug_pwm_value[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 644 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_pwm_value\[2\] " "Pin debug_pwm_value\[2\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { debug_pwm_value[2] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -24 5000 5209 -8 "debug_pwm_value" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { debug_pwm_value[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 645 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_pwm_value\[1\] " "Pin debug_pwm_value\[1\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { debug_pwm_value[1] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -24 5000 5209 -8 "debug_pwm_value" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { debug_pwm_value[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 646 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_pwm_value\[0\] " "Pin debug_pwm_value\[0\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { debug_pwm_value[0] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -24 5000 5209 -8 "debug_pwm_value" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { debug_pwm_value[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 647 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[31\] " "Pin higor_temporal\[31\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[31] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 648 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[30\] " "Pin higor_temporal\[30\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[30] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 649 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[29\] " "Pin higor_temporal\[29\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[29] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 650 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[28\] " "Pin higor_temporal\[28\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[28] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 651 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[27\] " "Pin higor_temporal\[27\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[27] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 652 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[26\] " "Pin higor_temporal\[26\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[26] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 653 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[25\] " "Pin higor_temporal\[25\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[25] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 654 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[24\] " "Pin higor_temporal\[24\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[24] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 655 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[23\] " "Pin higor_temporal\[23\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[23] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 656 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[22\] " "Pin higor_temporal\[22\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[22] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 657 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[21\] " "Pin higor_temporal\[21\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[21] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 658 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[20\] " "Pin higor_temporal\[20\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[20] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 659 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[19\] " "Pin higor_temporal\[19\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[19] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 660 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[18\] " "Pin higor_temporal\[18\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[18] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 661 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[17\] " "Pin higor_temporal\[17\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[17] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 662 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[16\] " "Pin higor_temporal\[16\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[16] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 663 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[15\] " "Pin higor_temporal\[15\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[15] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 664 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[14\] " "Pin higor_temporal\[14\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[14] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 665 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[13\] " "Pin higor_temporal\[13\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[13] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 666 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[12\] " "Pin higor_temporal\[12\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[12] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 667 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[11\] " "Pin higor_temporal\[11\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[11] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 668 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[10\] " "Pin higor_temporal\[10\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[10] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 669 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[9\] " "Pin higor_temporal\[9\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[9] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 670 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[8\] " "Pin higor_temporal\[8\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[8] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 671 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[7\] " "Pin higor_temporal\[7\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[7] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 672 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[6\] " "Pin higor_temporal\[6\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[6] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 673 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[5\] " "Pin higor_temporal\[5\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[5] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 674 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[4\] " "Pin higor_temporal\[4\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[4] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 675 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[3\] " "Pin higor_temporal\[3\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[3] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 676 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[2\] " "Pin higor_temporal\[2\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[2] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 677 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[1\] " "Pin higor_temporal\[1\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[1] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 678 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[0\] " "Pin higor_temporal\[0\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[0] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 679 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[31\] " "Pin saida_x\[31\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[31] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 680 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[30\] " "Pin saida_x\[30\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[30] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 681 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[29\] " "Pin saida_x\[29\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[29] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 682 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[28\] " "Pin saida_x\[28\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[28] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 683 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[27\] " "Pin saida_x\[27\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[27] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 684 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[26\] " "Pin saida_x\[26\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[26] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 685 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[25\] " "Pin saida_x\[25\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[25] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 686 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[24\] " "Pin saida_x\[24\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[24] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 687 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[23\] " "Pin saida_x\[23\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[23] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 688 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[22\] " "Pin saida_x\[22\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[22] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 689 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[21\] " "Pin saida_x\[21\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[21] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 690 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[20\] " "Pin saida_x\[20\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[20] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 691 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[19\] " "Pin saida_x\[19\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[19] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 692 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[18\] " "Pin saida_x\[18\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[18] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 693 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[17\] " "Pin saida_x\[17\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[17] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 694 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[16\] " "Pin saida_x\[16\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[16] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 695 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[15\] " "Pin saida_x\[15\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[15] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 696 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[14\] " "Pin saida_x\[14\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[14] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 697 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[13\] " "Pin saida_x\[13\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[13] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 698 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[12\] " "Pin saida_x\[12\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[12] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 699 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[11\] " "Pin saida_x\[11\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[11] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 700 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[10\] " "Pin saida_x\[10\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[10] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 701 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[9\] " "Pin saida_x\[9\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[9] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 702 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[8\] " "Pin saida_x\[8\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[8] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 703 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[7\] " "Pin saida_x\[7\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[7] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 704 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[6\] " "Pin saida_x\[6\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[6] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 705 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[5\] " "Pin saida_x\[5\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[5] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 706 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[4\] " "Pin saida_x\[4\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[4] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 707 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[3\] " "Pin saida_x\[3\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[3] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 708 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[2\] " "Pin saida_x\[2\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[2] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 709 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[1\] " "Pin saida_x\[1\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[1] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 710 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[0\] " "Pin saida_x\[0\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[0] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 711 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[31\] " "Pin sergio\[31\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[31] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 712 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[30\] " "Pin sergio\[30\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[30] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 713 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[29\] " "Pin sergio\[29\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[29] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 714 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[28\] " "Pin sergio\[28\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[28] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 715 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[27\] " "Pin sergio\[27\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[27] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 716 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[26\] " "Pin sergio\[26\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[26] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 717 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[25\] " "Pin sergio\[25\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[25] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 718 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[24\] " "Pin sergio\[24\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[24] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 719 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[23\] " "Pin sergio\[23\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[23] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 720 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[22\] " "Pin sergio\[22\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[22] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 721 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[21\] " "Pin sergio\[21\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[21] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 722 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[20\] " "Pin sergio\[20\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[20] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 723 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[19\] " "Pin sergio\[19\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[19] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 724 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[18\] " "Pin sergio\[18\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[18] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 725 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[17\] " "Pin sergio\[17\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[17] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 726 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[16\] " "Pin sergio\[16\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[16] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 727 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[15\] " "Pin sergio\[15\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[15] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 728 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[14\] " "Pin sergio\[14\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[14] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 729 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[13\] " "Pin sergio\[13\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[13] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 730 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[12\] " "Pin sergio\[12\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[12] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 731 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[11\] " "Pin sergio\[11\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[11] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 732 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[10\] " "Pin sergio\[10\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[10] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 733 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[9\] " "Pin sergio\[9\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[9] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 734 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[8\] " "Pin sergio\[8\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[8] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 735 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[7\] " "Pin sergio\[7\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[7] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 736 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[6\] " "Pin sergio\[6\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[6] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 737 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[5\] " "Pin sergio\[5\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[5] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 738 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[4\] " "Pin sergio\[4\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[4] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 739 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[3\] " "Pin sergio\[3\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[3] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 740 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[2\] " "Pin sergio\[2\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[2] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 741 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[1\] " "Pin sergio\[1\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[1] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 742 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[0\] " "Pin sergio\[0\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[0] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 743 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[31\] " "Pin Tempo\[31\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[31] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 744 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[30\] " "Pin Tempo\[30\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[30] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 745 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[29\] " "Pin Tempo\[29\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[29] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 746 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[28\] " "Pin Tempo\[28\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[28] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 747 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[27\] " "Pin Tempo\[27\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[27] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 748 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[26\] " "Pin Tempo\[26\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[26] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 749 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[25\] " "Pin Tempo\[25\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[25] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 750 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[24\] " "Pin Tempo\[24\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[24] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 751 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[23\] " "Pin Tempo\[23\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[23] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 752 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[22\] " "Pin Tempo\[22\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[22] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 753 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[21\] " "Pin Tempo\[21\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[21] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 754 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[20\] " "Pin Tempo\[20\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[20] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 755 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[19\] " "Pin Tempo\[19\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[19] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 756 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[18\] " "Pin Tempo\[18\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[18] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 757 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[17\] " "Pin Tempo\[17\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[17] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 758 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[16\] " "Pin Tempo\[16\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[16] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 759 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[15\] " "Pin Tempo\[15\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[15] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 760 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[14\] " "Pin Tempo\[14\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[14] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 761 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[13\] " "Pin Tempo\[13\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[13] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 762 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[12\] " "Pin Tempo\[12\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[12] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 763 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[11\] " "Pin Tempo\[11\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[11] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 764 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[10\] " "Pin Tempo\[10\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[10] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 765 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[9\] " "Pin Tempo\[9\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[9] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 766 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[8\] " "Pin Tempo\[8\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[8] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 767 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[7\] " "Pin Tempo\[7\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[7] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 768 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[6\] " "Pin Tempo\[6\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[6] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 769 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[5\] " "Pin Tempo\[5\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[5] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 770 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[4\] " "Pin Tempo\[4\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[4] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 771 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[3\] " "Pin Tempo\[3\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[3] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 772 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[2\] " "Pin Tempo\[2\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[2] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 773 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[1\] " "Pin Tempo\[1\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[1] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 774 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[0\] " "Pin Tempo\[0\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[0] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 775 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X_PWM_BIRL\[8\] " "Pin X_PWM_BIRL\[8\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { X_PWM_BIRL[8] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 240 5008 5196 256 "X_PWM_BIRL" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { X_PWM_BIRL[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 776 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X_PWM_BIRL\[7\] " "Pin X_PWM_BIRL\[7\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { X_PWM_BIRL[7] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 240 5008 5196 256 "X_PWM_BIRL" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { X_PWM_BIRL[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 777 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X_PWM_BIRL\[6\] " "Pin X_PWM_BIRL\[6\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { X_PWM_BIRL[6] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 240 5008 5196 256 "X_PWM_BIRL" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { X_PWM_BIRL[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 778 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X_PWM_BIRL\[5\] " "Pin X_PWM_BIRL\[5\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { X_PWM_BIRL[5] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 240 5008 5196 256 "X_PWM_BIRL" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { X_PWM_BIRL[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 779 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X_PWM_BIRL\[4\] " "Pin X_PWM_BIRL\[4\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { X_PWM_BIRL[4] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 240 5008 5196 256 "X_PWM_BIRL" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { X_PWM_BIRL[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 780 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X_PWM_BIRL\[3\] " "Pin X_PWM_BIRL\[3\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { X_PWM_BIRL[3] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 240 5008 5196 256 "X_PWM_BIRL" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { X_PWM_BIRL[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 781 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X_PWM_BIRL\[2\] " "Pin X_PWM_BIRL\[2\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { X_PWM_BIRL[2] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 240 5008 5196 256 "X_PWM_BIRL" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { X_PWM_BIRL[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 782 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X_PWM_BIRL\[1\] " "Pin X_PWM_BIRL\[1\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { X_PWM_BIRL[1] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 240 5008 5196 256 "X_PWM_BIRL" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { X_PWM_BIRL[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 783 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X_PWM_BIRL\[0\] " "Pin X_PWM_BIRL\[0\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { X_PWM_BIRL[0] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 240 5008 5196 256 "X_PWM_BIRL" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { X_PWM_BIRL[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 784 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2\[7\] " "Pin S2\[7\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { S2[7] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 208 1656 1824 224 "S2" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 632 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2\[6\] " "Pin S2\[6\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { S2[6] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 208 1656 1824 224 "S2" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 633 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2\[5\] " "Pin S2\[5\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { S2[5] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 208 1656 1824 224 "S2" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 634 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2\[4\] " "Pin S2\[4\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { S2[4] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 208 1656 1824 224 "S2" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 635 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2\[3\] " "Pin S2\[3\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { S2[3] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 208 1656 1824 224 "S2" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 636 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2\[2\] " "Pin S2\[2\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { S2[2] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 208 1656 1824 224 "S2" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 637 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2\[1\] " "Pin S2\[1\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { S2[1] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 208 1656 1824 224 "S2" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 638 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2\[0\] " "Pin S2\[0\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { S2[0] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 208 1656 1824 224 "S2" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 639 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[7\] " "Pin S1\[7\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { S1[7] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -72 1648 1816 -56 "S1" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 592 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[6\] " "Pin S1\[6\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { S1[6] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -72 1648 1816 -56 "S1" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 593 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[5\] " "Pin S1\[5\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { S1[5] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -72 1648 1816 -56 "S1" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 594 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[4\] " "Pin S1\[4\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { S1[4] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -72 1648 1816 -56 "S1" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 595 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[3\] " "Pin S1\[3\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { S1[3] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -72 1648 1816 -56 "S1" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 596 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[2\] " "Pin S1\[2\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { S1[2] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -72 1648 1816 -56 "S1" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 597 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[1\] " "Pin S1\[1\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { S1[1] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -72 1648 1816 -56 "S1" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 598 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[0\] " "Pin S1\[0\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { S1[0] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -72 1648 1816 -56 "S1" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 599 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542501017887 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1542501017887 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "267 " "TimeQuest Timing Analyzer is analyzing 267 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1542501018582 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Secador.sdc " "Synopsys Design Constraints File file not found: 'Secador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1542501018593 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1542501018593 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst48  from: datac  to: combout " "Cell: inst48  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542501018671 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1542501018671 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1542501018706 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1542501019040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst48 " "Destination node inst48" {  } { { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 456 168 232 504 "inst48" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { inst48 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 4630 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542501019040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pin_name1 " "Destination node pin_name1" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { pin_name1 } } } { "/home/linksnow/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/linksnow/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_name1" } } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 640 264 440 656 "pin_name1" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_name1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 790 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542501019040 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1542501019040 ""}  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { CLK } } } { "/home/linksnow/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/linksnow/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 0 -168 0 16 "CLK" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 787 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542501019040 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\]  " "Automatically promoted node lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1542501019041 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|counter_comb_bita1 " "Destination node lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|counter_comb_bita1" {  } { { "db/cntr_o2i.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_o2i.tdf" 40 2 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 3034 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542501019041 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1542501019041 ""}  } { { "db/cntr_o2i.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_o2i.tdf" 45 19 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 3029 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542501019041 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst48  " "Automatically promoted node inst48 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1542501019041 ""}  } { { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 456 168 232 504 "inst48" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { inst48 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 4630 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542501019041 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1542501019802 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542501019814 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542501019815 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542501019829 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542501019846 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1542501019857 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1542501020189 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "51 Embedded multiplier block " "Packed 51 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1542501020203 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "17 " "Created 17 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1542501020203 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542501020203 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "194 unused 3.3V 16 178 0 " "Number of I/O pins in group: 194 (unused VREF, 3.3V VCCIO, 16 input, 178 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1542501020220 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1542501020220 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1542501020220 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542501020222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542501020222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542501020222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542501020222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 3 62 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542501020222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 3 56 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542501020222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542501020222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542501020222 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1542501020222 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1542501020222 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK2 " "Node \"CLK2\" is assigned to location or region, but does not exist in design" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/linksnow/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1542501020450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIN_MS " "Node \"PIN_MS\" is assigned to location or region, but does not exist in design" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/linksnow/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIN_MS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1542501020450 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1542501020450 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542501020450 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542501022339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542501026113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542501026176 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542501050893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:25 " "Fitter placement operations ending: elapsed time is 00:00:25" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542501050893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542501051781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1542501061560 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542501061560 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542501064372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1542501064375 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1542501064375 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "12.31 " "Total time spent on timing analysis during the Fitter is 12.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1542501064619 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542501064638 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "180 " "Found 180 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MISO 0 " "Pin \"DATA_MISO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[31\] 0 " "Pin \"Z\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[30\] 0 " "Pin \"Z\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[29\] 0 " "Pin \"Z\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[28\] 0 " "Pin \"Z\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[27\] 0 " "Pin \"Z\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[26\] 0 " "Pin \"Z\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[25\] 0 " "Pin \"Z\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[24\] 0 " "Pin \"Z\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[23\] 0 " "Pin \"Z\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[22\] 0 " "Pin \"Z\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[21\] 0 " "Pin \"Z\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[20\] 0 " "Pin \"Z\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[19\] 0 " "Pin \"Z\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[18\] 0 " "Pin \"Z\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[17\] 0 " "Pin \"Z\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[16\] 0 " "Pin \"Z\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[15\] 0 " "Pin \"Z\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[14\] 0 " "Pin \"Z\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[13\] 0 " "Pin \"Z\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[12\] 0 " "Pin \"Z\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[11\] 0 " "Pin \"Z\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[10\] 0 " "Pin \"Z\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[9\] 0 " "Pin \"Z\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[8\] 0 " "Pin \"Z\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[7\] 0 " "Pin \"Z\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[6\] 0 " "Pin \"Z\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[5\] 0 " "Pin \"Z\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[4\] 0 " "Pin \"Z\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[3\] 0 " "Pin \"Z\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[2\] 0 " "Pin \"Z\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[1\] 0 " "Pin \"Z\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[0\] 0 " "Pin \"Z\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name1 0 " "Pin \"pin_name1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_pwm 0 " "Pin \"debug_pwm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_pwm_value\[7\] 0 " "Pin \"debug_pwm_value\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_pwm_value\[6\] 0 " "Pin \"debug_pwm_value\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_pwm_value\[5\] 0 " "Pin \"debug_pwm_value\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_pwm_value\[4\] 0 " "Pin \"debug_pwm_value\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_pwm_value\[3\] 0 " "Pin \"debug_pwm_value\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_pwm_value\[2\] 0 " "Pin \"debug_pwm_value\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_pwm_value\[1\] 0 " "Pin \"debug_pwm_value\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_pwm_value\[0\] 0 " "Pin \"debug_pwm_value\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[31\] 0 " "Pin \"higor_temporal\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[30\] 0 " "Pin \"higor_temporal\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[29\] 0 " "Pin \"higor_temporal\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[28\] 0 " "Pin \"higor_temporal\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[27\] 0 " "Pin \"higor_temporal\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[26\] 0 " "Pin \"higor_temporal\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[25\] 0 " "Pin \"higor_temporal\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[24\] 0 " "Pin \"higor_temporal\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[23\] 0 " "Pin \"higor_temporal\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[22\] 0 " "Pin \"higor_temporal\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[21\] 0 " "Pin \"higor_temporal\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[20\] 0 " "Pin \"higor_temporal\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[19\] 0 " "Pin \"higor_temporal\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[18\] 0 " "Pin \"higor_temporal\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[17\] 0 " "Pin \"higor_temporal\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[16\] 0 " "Pin \"higor_temporal\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[15\] 0 " "Pin \"higor_temporal\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[14\] 0 " "Pin \"higor_temporal\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[13\] 0 " "Pin \"higor_temporal\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[12\] 0 " "Pin \"higor_temporal\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[11\] 0 " "Pin \"higor_temporal\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[10\] 0 " "Pin \"higor_temporal\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[9\] 0 " "Pin \"higor_temporal\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[8\] 0 " "Pin \"higor_temporal\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[7\] 0 " "Pin \"higor_temporal\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[6\] 0 " "Pin \"higor_temporal\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[5\] 0 " "Pin \"higor_temporal\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[4\] 0 " "Pin \"higor_temporal\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[3\] 0 " "Pin \"higor_temporal\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[2\] 0 " "Pin \"higor_temporal\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[1\] 0 " "Pin \"higor_temporal\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[0\] 0 " "Pin \"higor_temporal\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[31\] 0 " "Pin \"saida_x\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[30\] 0 " "Pin \"saida_x\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[29\] 0 " "Pin \"saida_x\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[28\] 0 " "Pin \"saida_x\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[27\] 0 " "Pin \"saida_x\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[26\] 0 " "Pin \"saida_x\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[25\] 0 " "Pin \"saida_x\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[24\] 0 " "Pin \"saida_x\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[23\] 0 " "Pin \"saida_x\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[22\] 0 " "Pin \"saida_x\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[21\] 0 " "Pin \"saida_x\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[20\] 0 " "Pin \"saida_x\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[19\] 0 " "Pin \"saida_x\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[18\] 0 " "Pin \"saida_x\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[17\] 0 " "Pin \"saida_x\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[16\] 0 " "Pin \"saida_x\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[15\] 0 " "Pin \"saida_x\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[14\] 0 " "Pin \"saida_x\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[13\] 0 " "Pin \"saida_x\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[12\] 0 " "Pin \"saida_x\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[11\] 0 " "Pin \"saida_x\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[10\] 0 " "Pin \"saida_x\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[9\] 0 " "Pin \"saida_x\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[8\] 0 " "Pin \"saida_x\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[7\] 0 " "Pin \"saida_x\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[6\] 0 " "Pin \"saida_x\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[5\] 0 " "Pin \"saida_x\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[4\] 0 " "Pin \"saida_x\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[3\] 0 " "Pin \"saida_x\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[2\] 0 " "Pin \"saida_x\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[1\] 0 " "Pin \"saida_x\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[0\] 0 " "Pin \"saida_x\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[31\] 0 " "Pin \"sergio\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[30\] 0 " "Pin \"sergio\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[29\] 0 " "Pin \"sergio\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[28\] 0 " "Pin \"sergio\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[27\] 0 " "Pin \"sergio\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[26\] 0 " "Pin \"sergio\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[25\] 0 " "Pin \"sergio\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[24\] 0 " "Pin \"sergio\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[23\] 0 " "Pin \"sergio\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[22\] 0 " "Pin \"sergio\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[21\] 0 " "Pin \"sergio\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[20\] 0 " "Pin \"sergio\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[19\] 0 " "Pin \"sergio\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[18\] 0 " "Pin \"sergio\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[17\] 0 " "Pin \"sergio\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[16\] 0 " "Pin \"sergio\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[15\] 0 " "Pin \"sergio\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[14\] 0 " "Pin \"sergio\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[13\] 0 " "Pin \"sergio\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[12\] 0 " "Pin \"sergio\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[11\] 0 " "Pin \"sergio\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[10\] 0 " "Pin \"sergio\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[9\] 0 " "Pin \"sergio\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[8\] 0 " "Pin \"sergio\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[7\] 0 " "Pin \"sergio\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[6\] 0 " "Pin \"sergio\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[5\] 0 " "Pin \"sergio\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[4\] 0 " "Pin \"sergio\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[3\] 0 " "Pin \"sergio\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[2\] 0 " "Pin \"sergio\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[1\] 0 " "Pin \"sergio\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[0\] 0 " "Pin \"sergio\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[31\] 0 " "Pin \"Tempo\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[30\] 0 " "Pin \"Tempo\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[29\] 0 " "Pin \"Tempo\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[28\] 0 " "Pin \"Tempo\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[27\] 0 " "Pin \"Tempo\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[26\] 0 " "Pin \"Tempo\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[25\] 0 " "Pin \"Tempo\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[24\] 0 " "Pin \"Tempo\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[23\] 0 " "Pin \"Tempo\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[22\] 0 " "Pin \"Tempo\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[21\] 0 " "Pin \"Tempo\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[20\] 0 " "Pin \"Tempo\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[19\] 0 " "Pin \"Tempo\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[18\] 0 " "Pin \"Tempo\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[17\] 0 " "Pin \"Tempo\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[16\] 0 " "Pin \"Tempo\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[15\] 0 " "Pin \"Tempo\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[14\] 0 " "Pin \"Tempo\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[13\] 0 " "Pin \"Tempo\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[12\] 0 " "Pin \"Tempo\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[11\] 0 " "Pin \"Tempo\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[10\] 0 " "Pin \"Tempo\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[9\] 0 " "Pin \"Tempo\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[8\] 0 " "Pin \"Tempo\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[7\] 0 " "Pin \"Tempo\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[6\] 0 " "Pin \"Tempo\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[5\] 0 " "Pin \"Tempo\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[4\] 0 " "Pin \"Tempo\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[3\] 0 " "Pin \"Tempo\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[2\] 0 " "Pin \"Tempo\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[1\] 0 " "Pin \"Tempo\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[0\] 0 " "Pin \"Tempo\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X_PWM_BIRL\[8\] 0 " "Pin \"X_PWM_BIRL\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X_PWM_BIRL\[7\] 0 " "Pin \"X_PWM_BIRL\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X_PWM_BIRL\[6\] 0 " "Pin \"X_PWM_BIRL\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X_PWM_BIRL\[5\] 0 " "Pin \"X_PWM_BIRL\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X_PWM_BIRL\[4\] 0 " "Pin \"X_PWM_BIRL\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X_PWM_BIRL\[3\] 0 " "Pin \"X_PWM_BIRL\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X_PWM_BIRL\[2\] 0 " "Pin \"X_PWM_BIRL\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X_PWM_BIRL\[1\] 0 " "Pin \"X_PWM_BIRL\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X_PWM_BIRL\[0\] 0 " "Pin \"X_PWM_BIRL\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542501064805 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1542501064805 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542501066561 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542501067039 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542501069133 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542501069854 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1542501069974 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1542501070083 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1542501070086 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/Secador.fit.smsg " "Generated suppressed messages file /home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/Secador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1542501070734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "803 " "Peak virtual memory: 803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542501072084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 17 21:31:12 2018 " "Processing ended: Sat Nov 17 21:31:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542501072084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542501072084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542501072084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542501072084 ""}
