INFO: [VRFC 10-2263] Analyzing Verilog file "C:/bvp/project_16/project_16.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fb
