digraph {
                graph [pad="0", nodesep="0.3", ranksep="2.4"];
      		abs_ca_trans_drvbl_oblg -> Inv_user_preserved_thm[label="user step: derivable"];
		abs_ca_trans_switch_oblg -> Inv_user_preserved_thm[label="PRIV: exentry"];
		Inv_CR_unchanged_lem -> Inv_user_preserved_thm[label="I derivable: CR unchd"];
		Inv_user_preserved_lem -> Inv_user_preserved_thm[label="user step: Inv preserved"];
		drvbl_iCoh_mem_lem -> Inv_user_preserved_thm[label="iCoh isafe notW: imv unchd"];
		Ifun_Mon_oblg -> Inv_user_preserved_thm[label="Ifun: notW CR"];
		Icode_iCoh_oblg -> Inv_user_preserved_thm[label="Icode: iCoh isafe CRex"];
		Inv_oblg -> Inv_user_preserved_thm[label="Inv: Ifun Icoh Icode Icm"];

		CR_coreg_oblg -> Inv_CR_unchanged_lem[label="CR odo coreg"];
		Ifun_Mon_oblg -> Inv_CR_unchanged_lem;
		Inv_oblg -> Inv_CR_unchanged_lem;
		Icoh_dCoh_oblg -> Inv_CR_unchanged_lem[label="Icoh: dCoh CR"];
		drvbl_Coh_mem_lem -> Inv_CR_unchanged_lem[label="notW dCoh: Cv unchd"];
		cache_state_model -> drvbl_Coh_mem_lem;
		Inv_oblg -> Inv_user_preserved_lem;
		Inv_Ifun_lem -> Inv_user_preserved_lem;
		Inv_Icoh_lem -> Inv_user_preserved_lem;
		Inv_Icode_lem -> Inv_user_preserved_lem;
		Inv_Icm_lem -> Inv_user_preserved_lem;
		cache_state_model -> drvbl_iCoh_mem_lem;	   

		abs_ca_trans_drvbl_oblg -> Inv_Ifun_lem;
		Inv_oblg -> Inv_Ifun_lem;
		Ifun_CR_oblg -> Inv_Ifun_lem[label="Ifun odo CR"];
		Inv_CR_unchanged_lem -> Inv_Ifun_lem;

		abs_ca_trans_drvbl_oblg -> Inv_Icoh_lem;
		Inv_CR_unchanged_lem -> Inv_Icoh_lem;
		Inv_Coh_CR_lem -> Inv_Icoh_lem[label="Inv drv: dCoh CR"];
		Inv_oblg -> Inv_Icoh_lem;
		Icoh_dCoh_oblg -> Inv_Icoh_lem;
		Icoh_CR_oblg -> Inv_Icoh_lem[label="Icoh odo Cv/dCoh CR "];

		abs_ca_trans_drvbl_oblg -> Inv_Icode_lem;	
		Inv_oblg -> Inv_Icode_lem;	
		Icode_iCoh_oblg -> Inv_Icode_lem;	
		Icode_CR_oblg -> Inv_Icode_lem[label="Icode odo Cv/iCoh/isafe CRex"];	
		Inv_CR_unchanged_lem -> Inv_Icode_lem;	
		Inv_iCoh_lem -> Inv_Icode_lem[label="Inv drv: iCoh CRex"];	
		Inv_isafe_lem -> Inv_Icode_lem[label="Inv drv: isafe CRex"];	

		Inv_oblg -> Inv_Coh_CR_lem;
		Ifun_Mon_oblg -> Inv_Coh_CR_lem;
		Icoh_dCoh_oblg -> Inv_Coh_CR_lem;
		drvbl_dCoh_lem -> Inv_Coh_CR_lem[label="dCoh notw drv: dCoh pres"];
		Inv_CR_lem -> Inv_Coh_CR_lem[label="Inv drv: CR pres"];
		cache_state_model -> drvbl_dCoh_lem
		Inv_CR_unchanged_lem -> Inv_CR_lem;
		CR_oblg -> Inv_CR_lem[label="CR self-contained"];

		Inv_oblg -> Inv_iCoh_lem;
		Icode_iCoh_oblg -> Inv_iCoh_lem;
		Ifun_Mon_oblg -> Inv_iCoh_lem;
		Inv_CRex_lem -> Inv_iCoh_lem[label="Inv drv: CRex pres"];
		drvbl_iCoh_lem -> Inv_iCoh_lem[label="notWX iCoh isafe: iCoh pres"];

		Inv_CR_unchanged_lem -> Inv_CRex_lem;
		Inv_CR_lem -> Inv_CRex_lem;
		Inv_Mon_CR_lem -> Inv_CRex_lem[label="Inv CR unchd: Mon pres"];

		cache_state_model -> drvbl_iCoh_lem;

		Inv_oblg -> Inv_Mon_CR_lem;
		Ifun_Mon_oblg -> Inv_Mon_CR_lem;
		Mon_lem -> Inv_Mon_CR_lem[label="Mon odo Cv MD"];
		
		Mmu_oblg -> Mon_lem[label="Mmu VA odo MD VA"]
		Mon_reg_oblg -> Mon_lem[label="Mon reg permission odo mode"]
		Mon_mem_oblg -> Mon_lem[label="Mon mem permission odo Mmu"]

		Inv_oblg -> Inv_isafe_lem;
		Ifun_Mon_oblg -> Inv_isafe_lem;
		Icode_iCoh_oblg -> Inv_isafe_lem;
		Inv_CRex_lem -> Inv_isafe_lem;
		drvbl_isafe_lem -> Inv_isafe_lem[label="notW dCoh MD: MD unchd"];
		Inv_safe_lem -> Inv_isafe_lem[label="Inv: safe"];

		cache_state_model -> drvbl_isafe_lem;

		Inv_MD_Coh_lem -> Inv_safe_lem[label="Inv: dCoh MD"];
		Inv_MD_not_writable_lem -> Inv_safe_lem[label="Inv: notW MD"];
		Mon_Coh_safe_lem -> Inv_safe_lem[label="notW/dCoh MD: safe"];

		Inv_oblg -> Inv_MD_Coh_lem;
		Icoh_dCoh_oblg -> Inv_MD_Coh_lem;
		Ifun_MD_oblg -> Inv_MD_Coh_lem[label="Ifun: MD in CR"];

		Inv_oblg -> Inv_MD_not_writable_lem;
		Ifun_Mon_oblg -> Inv_MD_not_writable_lem;
		Ifun_MD_oblg -> Inv_MD_not_writable_lem;

		Mon_lem -> Mon_Coh_safe_lem;
		drvbl_MD_unchanged_lem -> Mon_Coh_safe_lem[label="notW/dCoh MD: MD unchd"];

		drvbl_MD_reg_lem -> drvbl_MD_unchanged_lem[label="Cv MD regs unchd"];
		drvbl_Coh_mem_lem -> drvbl_MD_unchanged_lem[label="notW dCoh: Cv unchd"];

		cache_state_model -> drvbl_Coh_mem_lem
		MD_coreg_oblg -> drvbl_MD_reg_lem[label="MD regs odo coregs"]

		abs_ca_trans_drvbl_oblg -> Inv_Icm_lem;
		Icm_oblg -> Inv_Icm_lem[label="Inv drv: Icm holds"];

	}