
wifi_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000091e4  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004091e4  004091e4  000191e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20000000  004091ec  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00018bb4  200009c0  00409bac  000209c0  2**2
                  ALLOC
  4 .stack        00003004  20019574  00422760  000209c0  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209ea  2**0
                  CONTENTS, READONLY
  7 .debug_info   00017482  00000000  00000000  00020a43  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002efc  00000000  00000000  00037ec5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00006fa2  00000000  00000000  0003adc1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000c68  00000000  00000000  00041d63  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000b48  00000000  00000000  000429cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00015009  00000000  00000000  00043513  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000f2cc  00000000  00000000  0005851c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0004fb38  00000000  00000000  000677e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000040c8  00000000  00000000  000b7320  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	78 c5 01 20 ed 2b 40 00 b5 2c 40 00 b5 2c 40 00     x.. .+@..,@..,@.
  400010:	b5 2c 40 00 b5 2c 40 00 b5 2c 40 00 00 00 00 00     .,@..,@..,@.....
	...
  40002c:	b5 2c 40 00 b5 2c 40 00 00 00 00 00 b5 2c 40 00     .,@..,@......,@.
  40003c:	b5 2c 40 00 b5 2c 40 00 b5 2c 40 00 b5 2c 40 00     .,@..,@..,@..,@.
  40004c:	b5 2c 40 00 b5 2c 40 00 b5 2c 40 00 b5 2c 40 00     .,@..,@..,@..,@.
  40005c:	00 00 00 00 b5 2c 40 00 b5 2c 40 00 00 00 00 00     .....,@..,@.....
  40006c:	b1 0b 40 00 c9 0b 40 00 00 00 00 00 0d 25 40 00     ..@...@......%@.
  40007c:	b5 2c 40 00 00 00 00 00 00 00 00 00 b5 2c 40 00     .,@..........,@.
  40008c:	b5 2c 40 00 b5 2c 40 00 b5 2c 40 00 b5 2c 40 00     .,@..,@..,@..,@.
  40009c:	41 23 40 00 b5 2c 40 00 b5 2c 40 00 00 00 00 00     A#@..,@..,@.....
	...
  4000b4:	b5 2c 40 00 b5 2c 40 00 b5 2c 40 00 b5 2c 40 00     .,@..,@..,@..,@.
  4000c4:	b5 2c 40 00 b5 2c 40 00                             .,@..,@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200009c0 	.word	0x200009c0
  4000e8:	00000000 	.word	0x00000000
  4000ec:	004091ec 	.word	0x004091ec

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	004091ec 	.word	0x004091ec
  40012c:	200009c4 	.word	0x200009c4
  400130:	004091ec 	.word	0x004091ec
  400134:	00000000 	.word	0x00000000

00400138 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  400138:	b580      	push	{r7, lr}
  40013a:	b082      	sub	sp, #8
  40013c:	af00      	add	r7, sp, #0
  40013e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400140:	687b      	ldr	r3, [r7, #4]
  400142:	2b07      	cmp	r3, #7
  400144:	d831      	bhi.n	4001aa <osc_enable+0x72>
  400146:	a201      	add	r2, pc, #4	; (adr r2, 40014c <osc_enable+0x14>)
  400148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40014c:	004001a9 	.word	0x004001a9
  400150:	0040016d 	.word	0x0040016d
  400154:	00400175 	.word	0x00400175
  400158:	0040017d 	.word	0x0040017d
  40015c:	00400185 	.word	0x00400185
  400160:	0040018d 	.word	0x0040018d
  400164:	00400195 	.word	0x00400195
  400168:	0040019f 	.word	0x0040019f
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  40016c:	2000      	movs	r0, #0
  40016e:	4b11      	ldr	r3, [pc, #68]	; (4001b4 <osc_enable+0x7c>)
  400170:	4798      	blx	r3
		break;
  400172:	e01a      	b.n	4001aa <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  400174:	2001      	movs	r0, #1
  400176:	4b0f      	ldr	r3, [pc, #60]	; (4001b4 <osc_enable+0x7c>)
  400178:	4798      	blx	r3
		break;
  40017a:	e016      	b.n	4001aa <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  40017c:	2000      	movs	r0, #0
  40017e:	4b0e      	ldr	r3, [pc, #56]	; (4001b8 <osc_enable+0x80>)
  400180:	4798      	blx	r3
		break;
  400182:	e012      	b.n	4001aa <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  400184:	2010      	movs	r0, #16
  400186:	4b0c      	ldr	r3, [pc, #48]	; (4001b8 <osc_enable+0x80>)
  400188:	4798      	blx	r3
		break;
  40018a:	e00e      	b.n	4001aa <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  40018c:	2020      	movs	r0, #32
  40018e:	4b0a      	ldr	r3, [pc, #40]	; (4001b8 <osc_enable+0x80>)
  400190:	4798      	blx	r3
		break;
  400192:	e00a      	b.n	4001aa <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400194:	213e      	movs	r1, #62	; 0x3e
  400196:	2000      	movs	r0, #0
  400198:	4b08      	ldr	r3, [pc, #32]	; (4001bc <osc_enable+0x84>)
  40019a:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40019c:	e005      	b.n	4001aa <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  40019e:	213e      	movs	r1, #62	; 0x3e
  4001a0:	2001      	movs	r0, #1
  4001a2:	4b06      	ldr	r3, [pc, #24]	; (4001bc <osc_enable+0x84>)
  4001a4:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  4001a6:	e000      	b.n	4001aa <osc_enable+0x72>
		break;
  4001a8:	bf00      	nop
	}
}
  4001aa:	bf00      	nop
  4001ac:	3708      	adds	r7, #8
  4001ae:	46bd      	mov	sp, r7
  4001b0:	bd80      	pop	{r7, pc}
  4001b2:	bf00      	nop
  4001b4:	00400c61 	.word	0x00400c61
  4001b8:	00400ccd 	.word	0x00400ccd
  4001bc:	00400d3d 	.word	0x00400d3d

004001c0 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  4001c0:	b580      	push	{r7, lr}
  4001c2:	b082      	sub	sp, #8
  4001c4:	af00      	add	r7, sp, #0
  4001c6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001c8:	687b      	ldr	r3, [r7, #4]
  4001ca:	2b07      	cmp	r3, #7
  4001cc:	d826      	bhi.n	40021c <osc_is_ready+0x5c>
  4001ce:	a201      	add	r2, pc, #4	; (adr r2, 4001d4 <osc_is_ready+0x14>)
  4001d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001d4:	004001f5 	.word	0x004001f5
  4001d8:	004001f9 	.word	0x004001f9
  4001dc:	004001f9 	.word	0x004001f9
  4001e0:	0040020b 	.word	0x0040020b
  4001e4:	0040020b 	.word	0x0040020b
  4001e8:	0040020b 	.word	0x0040020b
  4001ec:	0040020b 	.word	0x0040020b
  4001f0:	0040020b 	.word	0x0040020b
	case OSC_SLCK_32K_RC:
		return 1;
  4001f4:	2301      	movs	r3, #1
  4001f6:	e012      	b.n	40021e <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  4001f8:	4b0b      	ldr	r3, [pc, #44]	; (400228 <osc_is_ready+0x68>)
  4001fa:	4798      	blx	r3
  4001fc:	4603      	mov	r3, r0
  4001fe:	2b00      	cmp	r3, #0
  400200:	bf14      	ite	ne
  400202:	2301      	movne	r3, #1
  400204:	2300      	moveq	r3, #0
  400206:	b2db      	uxtb	r3, r3
  400208:	e009      	b.n	40021e <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40020a:	4b08      	ldr	r3, [pc, #32]	; (40022c <osc_is_ready+0x6c>)
  40020c:	4798      	blx	r3
  40020e:	4603      	mov	r3, r0
  400210:	2b00      	cmp	r3, #0
  400212:	bf14      	ite	ne
  400214:	2301      	movne	r3, #1
  400216:	2300      	moveq	r3, #0
  400218:	b2db      	uxtb	r3, r3
  40021a:	e000      	b.n	40021e <osc_is_ready+0x5e>
	}

	return 0;
  40021c:	2300      	movs	r3, #0
}
  40021e:	4618      	mov	r0, r3
  400220:	3708      	adds	r7, #8
  400222:	46bd      	mov	sp, r7
  400224:	bd80      	pop	{r7, pc}
  400226:	bf00      	nop
  400228:	00400c99 	.word	0x00400c99
  40022c:	00400db5 	.word	0x00400db5

00400230 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400230:	b480      	push	{r7}
  400232:	b083      	sub	sp, #12
  400234:	af00      	add	r7, sp, #0
  400236:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400238:	687b      	ldr	r3, [r7, #4]
  40023a:	2b07      	cmp	r3, #7
  40023c:	d825      	bhi.n	40028a <osc_get_rate+0x5a>
  40023e:	a201      	add	r2, pc, #4	; (adr r2, 400244 <osc_get_rate+0x14>)
  400240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400244:	00400265 	.word	0x00400265
  400248:	0040026b 	.word	0x0040026b
  40024c:	00400271 	.word	0x00400271
  400250:	00400277 	.word	0x00400277
  400254:	0040027b 	.word	0x0040027b
  400258:	0040027f 	.word	0x0040027f
  40025c:	00400283 	.word	0x00400283
  400260:	00400287 	.word	0x00400287
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400264:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400268:	e010      	b.n	40028c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40026a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40026e:	e00d      	b.n	40028c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400270:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400274:	e00a      	b.n	40028c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400276:	4b08      	ldr	r3, [pc, #32]	; (400298 <osc_get_rate+0x68>)
  400278:	e008      	b.n	40028c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40027a:	4b08      	ldr	r3, [pc, #32]	; (40029c <osc_get_rate+0x6c>)
  40027c:	e006      	b.n	40028c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40027e:	4b08      	ldr	r3, [pc, #32]	; (4002a0 <osc_get_rate+0x70>)
  400280:	e004      	b.n	40028c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400282:	4b07      	ldr	r3, [pc, #28]	; (4002a0 <osc_get_rate+0x70>)
  400284:	e002      	b.n	40028c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400286:	4b06      	ldr	r3, [pc, #24]	; (4002a0 <osc_get_rate+0x70>)
  400288:	e000      	b.n	40028c <osc_get_rate+0x5c>
	}

	return 0;
  40028a:	2300      	movs	r3, #0
}
  40028c:	4618      	mov	r0, r3
  40028e:	370c      	adds	r7, #12
  400290:	46bd      	mov	sp, r7
  400292:	bc80      	pop	{r7}
  400294:	4770      	bx	lr
  400296:	bf00      	nop
  400298:	003d0900 	.word	0x003d0900
  40029c:	007a1200 	.word	0x007a1200
  4002a0:	00b71b00 	.word	0x00b71b00

004002a4 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  4002a4:	b580      	push	{r7, lr}
  4002a6:	b082      	sub	sp, #8
  4002a8:	af00      	add	r7, sp, #0
  4002aa:	4603      	mov	r3, r0
  4002ac:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  4002ae:	bf00      	nop
  4002b0:	79fb      	ldrb	r3, [r7, #7]
  4002b2:	4618      	mov	r0, r3
  4002b4:	4b05      	ldr	r3, [pc, #20]	; (4002cc <osc_wait_ready+0x28>)
  4002b6:	4798      	blx	r3
  4002b8:	4603      	mov	r3, r0
  4002ba:	f083 0301 	eor.w	r3, r3, #1
  4002be:	b2db      	uxtb	r3, r3
  4002c0:	2b00      	cmp	r3, #0
  4002c2:	d1f5      	bne.n	4002b0 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  4002c4:	bf00      	nop
  4002c6:	3708      	adds	r7, #8
  4002c8:	46bd      	mov	sp, r7
  4002ca:	bd80      	pop	{r7, pc}
  4002cc:	004001c1 	.word	0x004001c1

004002d0 <pll_config_init>:
 * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  4002d0:	b580      	push	{r7, lr}
  4002d2:	b086      	sub	sp, #24
  4002d4:	af00      	add	r7, sp, #0
  4002d6:	60f8      	str	r0, [r7, #12]
  4002d8:	607a      	str	r2, [r7, #4]
  4002da:	603b      	str	r3, [r7, #0]
  4002dc:	460b      	mov	r3, r1
  4002de:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  4002e0:	7afb      	ldrb	r3, [r7, #11]
  4002e2:	4618      	mov	r0, r3
  4002e4:	4b0d      	ldr	r3, [pc, #52]	; (40031c <pll_config_init+0x4c>)
  4002e6:	4798      	blx	r3
  4002e8:	4602      	mov	r2, r0
  4002ea:	687b      	ldr	r3, [r7, #4]
  4002ec:	fbb2 f3f3 	udiv	r3, r2, r3
  4002f0:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  4002f2:	697b      	ldr	r3, [r7, #20]
  4002f4:	683a      	ldr	r2, [r7, #0]
  4002f6:	fb02 f303 	mul.w	r3, r2, r3
  4002fa:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  4002fc:	683b      	ldr	r3, [r7, #0]
  4002fe:	3b01      	subs	r3, #1
  400300:	041a      	lsls	r2, r3, #16
  400302:	4b07      	ldr	r3, [pc, #28]	; (400320 <pll_config_init+0x50>)
  400304:	4013      	ands	r3, r2
  400306:	687a      	ldr	r2, [r7, #4]
  400308:	b2d2      	uxtb	r2, r2
  40030a:	4313      	orrs	r3, r2
  40030c:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  400310:	68fb      	ldr	r3, [r7, #12]
  400312:	601a      	str	r2, [r3, #0]
}
  400314:	bf00      	nop
  400316:	3718      	adds	r7, #24
  400318:	46bd      	mov	sp, r7
  40031a:	bd80      	pop	{r7, pc}
  40031c:	00400231 	.word	0x00400231
  400320:	07ff0000 	.word	0x07ff0000

00400324 <pll_enable>:
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400324:	b580      	push	{r7, lr}
  400326:	b082      	sub	sp, #8
  400328:	af00      	add	r7, sp, #0
  40032a:	6078      	str	r0, [r7, #4]
  40032c:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40032e:	683b      	ldr	r3, [r7, #0]
  400330:	2b00      	cmp	r3, #0
  400332:	d108      	bne.n	400346 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  400334:	4b09      	ldr	r3, [pc, #36]	; (40035c <pll_enable+0x38>)
  400336:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400338:	4a09      	ldr	r2, [pc, #36]	; (400360 <pll_enable+0x3c>)
  40033a:	687b      	ldr	r3, [r7, #4]
  40033c:	681b      	ldr	r3, [r3, #0]
  40033e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  400342:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		pmc_disable_pllbck();
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}
  400344:	e005      	b.n	400352 <pll_enable+0x2e>
		pmc_disable_pllbck();
  400346:	4b07      	ldr	r3, [pc, #28]	; (400364 <pll_enable+0x40>)
  400348:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  40034a:	4a05      	ldr	r2, [pc, #20]	; (400360 <pll_enable+0x3c>)
  40034c:	687b      	ldr	r3, [r7, #4]
  40034e:	681b      	ldr	r3, [r3, #0]
  400350:	62d3      	str	r3, [r2, #44]	; 0x2c
}
  400352:	bf00      	nop
  400354:	3708      	adds	r7, #8
  400356:	46bd      	mov	sp, r7
  400358:	bd80      	pop	{r7, pc}
  40035a:	bf00      	nop
  40035c:	00400dcd 	.word	0x00400dcd
  400360:	400e0400 	.word	0x400e0400
  400364:	00400e4d 	.word	0x00400e4d

00400368 <pll_is_locked>:
		pmc_disable_pllbck();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  400368:	b580      	push	{r7, lr}
  40036a:	b082      	sub	sp, #8
  40036c:	af00      	add	r7, sp, #0
  40036e:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400370:	687b      	ldr	r3, [r7, #4]
  400372:	2b00      	cmp	r3, #0
  400374:	d103      	bne.n	40037e <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  400376:	4b05      	ldr	r3, [pc, #20]	; (40038c <pll_is_locked+0x24>)
  400378:	4798      	blx	r3
  40037a:	4603      	mov	r3, r0
  40037c:	e002      	b.n	400384 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_pllbck();
  40037e:	4b04      	ldr	r3, [pc, #16]	; (400390 <pll_is_locked+0x28>)
  400380:	4798      	blx	r3
  400382:	4603      	mov	r3, r0
	}
}
  400384:	4618      	mov	r0, r3
  400386:	3708      	adds	r7, #8
  400388:	46bd      	mov	sp, r7
  40038a:	bd80      	pop	{r7, pc}
  40038c:	00400de5 	.word	0x00400de5
  400390:	00400e65 	.word	0x00400e65

00400394 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  400394:	b580      	push	{r7, lr}
  400396:	b082      	sub	sp, #8
  400398:	af00      	add	r7, sp, #0
  40039a:	4603      	mov	r3, r0
  40039c:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  40039e:	79fb      	ldrb	r3, [r7, #7]
  4003a0:	3b03      	subs	r3, #3
  4003a2:	2b04      	cmp	r3, #4
  4003a4:	d808      	bhi.n	4003b8 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  4003a6:	79fb      	ldrb	r3, [r7, #7]
  4003a8:	4618      	mov	r0, r3
  4003aa:	4b06      	ldr	r3, [pc, #24]	; (4003c4 <pll_enable_source+0x30>)
  4003ac:	4798      	blx	r3
		osc_wait_ready(e_src);
  4003ae:	79fb      	ldrb	r3, [r7, #7]
  4003b0:	4618      	mov	r0, r3
  4003b2:	4b05      	ldr	r3, [pc, #20]	; (4003c8 <pll_enable_source+0x34>)
  4003b4:	4798      	blx	r3
		break;
  4003b6:	e000      	b.n	4003ba <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  4003b8:	bf00      	nop
	}
}
  4003ba:	bf00      	nop
  4003bc:	3708      	adds	r7, #8
  4003be:	46bd      	mov	sp, r7
  4003c0:	bd80      	pop	{r7, pc}
  4003c2:	bf00      	nop
  4003c4:	00400139 	.word	0x00400139
  4003c8:	004002a5 	.word	0x004002a5

004003cc <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  4003cc:	b580      	push	{r7, lr}
  4003ce:	b082      	sub	sp, #8
  4003d0:	af00      	add	r7, sp, #0
  4003d2:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4003d4:	bf00      	nop
  4003d6:	6878      	ldr	r0, [r7, #4]
  4003d8:	4b04      	ldr	r3, [pc, #16]	; (4003ec <pll_wait_for_lock+0x20>)
  4003da:	4798      	blx	r3
  4003dc:	4603      	mov	r3, r0
  4003de:	2b00      	cmp	r3, #0
  4003e0:	d0f9      	beq.n	4003d6 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  4003e2:	2300      	movs	r3, #0
}
  4003e4:	4618      	mov	r0, r3
  4003e6:	3708      	adds	r7, #8
  4003e8:	46bd      	mov	sp, r7
  4003ea:	bd80      	pop	{r7, pc}
  4003ec:	00400369 	.word	0x00400369

004003f0 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4003f4:	2006      	movs	r0, #6
  4003f6:	4b04      	ldr	r3, [pc, #16]	; (400408 <sysclk_get_main_hz+0x18>)
  4003f8:	4798      	blx	r3
  4003fa:	4602      	mov	r2, r0
  4003fc:	4613      	mov	r3, r2
  4003fe:	009b      	lsls	r3, r3, #2
  400400:	4413      	add	r3, r2
  400402:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400404:	4618      	mov	r0, r3
  400406:	bd80      	pop	{r7, pc}
  400408:	00400231 	.word	0x00400231

0040040c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  40040c:	b580      	push	{r7, lr}
  40040e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400410:	4b02      	ldr	r3, [pc, #8]	; (40041c <sysclk_get_cpu_hz+0x10>)
  400412:	4798      	blx	r3
  400414:	4603      	mov	r3, r0
  400416:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400418:	4618      	mov	r0, r3
  40041a:	bd80      	pop	{r7, pc}
  40041c:	004003f1 	.word	0x004003f1

00400420 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400420:	b590      	push	{r4, r7, lr}
  400422:	b083      	sub	sp, #12
  400424:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400426:	4811      	ldr	r0, [pc, #68]	; (40046c <sysclk_init+0x4c>)
  400428:	4b11      	ldr	r3, [pc, #68]	; (400470 <sysclk_init+0x50>)
  40042a:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  40042c:	2006      	movs	r0, #6
  40042e:	4b11      	ldr	r3, [pc, #68]	; (400474 <sysclk_init+0x54>)
  400430:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400432:	1d38      	adds	r0, r7, #4
  400434:	2314      	movs	r3, #20
  400436:	2201      	movs	r2, #1
  400438:	2106      	movs	r1, #6
  40043a:	4c0f      	ldr	r4, [pc, #60]	; (400478 <sysclk_init+0x58>)
  40043c:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  40043e:	1d3b      	adds	r3, r7, #4
  400440:	2100      	movs	r1, #0
  400442:	4618      	mov	r0, r3
  400444:	4b0d      	ldr	r3, [pc, #52]	; (40047c <sysclk_init+0x5c>)
  400446:	4798      	blx	r3
		pll_wait_for_lock(0);
  400448:	2000      	movs	r0, #0
  40044a:	4b0d      	ldr	r3, [pc, #52]	; (400480 <sysclk_init+0x60>)
  40044c:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40044e:	2010      	movs	r0, #16
  400450:	4b0c      	ldr	r3, [pc, #48]	; (400484 <sysclk_init+0x64>)
  400452:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400454:	4b0c      	ldr	r3, [pc, #48]	; (400488 <sysclk_init+0x68>)
  400456:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400458:	4b0c      	ldr	r3, [pc, #48]	; (40048c <sysclk_init+0x6c>)
  40045a:	4798      	blx	r3
  40045c:	4603      	mov	r3, r0
  40045e:	4618      	mov	r0, r3
  400460:	4b03      	ldr	r3, [pc, #12]	; (400470 <sysclk_init+0x50>)
  400462:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  400464:	bf00      	nop
  400466:	370c      	adds	r7, #12
  400468:	46bd      	mov	sp, r7
  40046a:	bd90      	pop	{r4, r7, pc}
  40046c:	07270e00 	.word	0x07270e00
  400470:	00402e55 	.word	0x00402e55
  400474:	00400395 	.word	0x00400395
  400478:	004002d1 	.word	0x004002d1
  40047c:	00400325 	.word	0x00400325
  400480:	004003cd 	.word	0x004003cd
  400484:	00400be1 	.word	0x00400be1
  400488:	00402cbd 	.word	0x00402cbd
  40048c:	0040040d 	.word	0x0040040d

00400490 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400490:	b480      	push	{r7}
  400492:	b085      	sub	sp, #20
  400494:	af00      	add	r7, sp, #0
  400496:	60f8      	str	r0, [r7, #12]
  400498:	60b9      	str	r1, [r7, #8]
  40049a:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40049c:	687b      	ldr	r3, [r7, #4]
  40049e:	2b00      	cmp	r3, #0
  4004a0:	d003      	beq.n	4004aa <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  4004a2:	68fb      	ldr	r3, [r7, #12]
  4004a4:	68ba      	ldr	r2, [r7, #8]
  4004a6:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  4004a8:	e002      	b.n	4004b0 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  4004aa:	68fb      	ldr	r3, [r7, #12]
  4004ac:	68ba      	ldr	r2, [r7, #8]
  4004ae:	661a      	str	r2, [r3, #96]	; 0x60
}
  4004b0:	bf00      	nop
  4004b2:	3714      	adds	r7, #20
  4004b4:	46bd      	mov	sp, r7
  4004b6:	bc80      	pop	{r7}
  4004b8:	4770      	bx	lr

004004ba <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  4004ba:	b480      	push	{r7}
  4004bc:	b085      	sub	sp, #20
  4004be:	af00      	add	r7, sp, #0
  4004c0:	60f8      	str	r0, [r7, #12]
  4004c2:	60b9      	str	r1, [r7, #8]
  4004c4:	607a      	str	r2, [r7, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  4004c6:	68fb      	ldr	r3, [r7, #12]
  4004c8:	68ba      	ldr	r2, [r7, #8]
  4004ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  4004ce:	687b      	ldr	r3, [r7, #4]
  4004d0:	005b      	lsls	r3, r3, #1
  4004d2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4004d6:	fbb2 f3f3 	udiv	r3, r2, r3
  4004da:	3b01      	subs	r3, #1
  4004dc:	f3c3 020d 	ubfx	r2, r3, #0, #14
  4004e0:	68fb      	ldr	r3, [r7, #12]
  4004e2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  4004e6:	bf00      	nop
  4004e8:	3714      	adds	r7, #20
  4004ea:	46bd      	mov	sp, r7
  4004ec:	bc80      	pop	{r7}
  4004ee:	4770      	bx	lr

004004f0 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4004f0:	b480      	push	{r7}
  4004f2:	b087      	sub	sp, #28
  4004f4:	af00      	add	r7, sp, #0
  4004f6:	60f8      	str	r0, [r7, #12]
  4004f8:	60b9      	str	r1, [r7, #8]
  4004fa:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4004fc:	68fb      	ldr	r3, [r7, #12]
  4004fe:	687a      	ldr	r2, [r7, #4]
  400500:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400502:	68bb      	ldr	r3, [r7, #8]
  400504:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400508:	d04a      	beq.n	4005a0 <pio_set_peripheral+0xb0>
  40050a:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40050e:	d808      	bhi.n	400522 <pio_set_peripheral+0x32>
  400510:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400514:	d016      	beq.n	400544 <pio_set_peripheral+0x54>
  400516:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40051a:	d02c      	beq.n	400576 <pio_set_peripheral+0x86>
  40051c:	2b00      	cmp	r3, #0
  40051e:	d069      	beq.n	4005f4 <pio_set_peripheral+0x104>
  400520:	e064      	b.n	4005ec <pio_set_peripheral+0xfc>
  400522:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400526:	d065      	beq.n	4005f4 <pio_set_peripheral+0x104>
  400528:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40052c:	d803      	bhi.n	400536 <pio_set_peripheral+0x46>
  40052e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400532:	d04a      	beq.n	4005ca <pio_set_peripheral+0xda>
  400534:	e05a      	b.n	4005ec <pio_set_peripheral+0xfc>
  400536:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40053a:	d05b      	beq.n	4005f4 <pio_set_peripheral+0x104>
  40053c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400540:	d058      	beq.n	4005f4 <pio_set_peripheral+0x104>
  400542:	e053      	b.n	4005ec <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400544:	68fb      	ldr	r3, [r7, #12]
  400546:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400548:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40054a:	68fb      	ldr	r3, [r7, #12]
  40054c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40054e:	687b      	ldr	r3, [r7, #4]
  400550:	43d9      	mvns	r1, r3
  400552:	697b      	ldr	r3, [r7, #20]
  400554:	400b      	ands	r3, r1
  400556:	401a      	ands	r2, r3
  400558:	68fb      	ldr	r3, [r7, #12]
  40055a:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40055c:	68fb      	ldr	r3, [r7, #12]
  40055e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400560:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400562:	68fb      	ldr	r3, [r7, #12]
  400564:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400566:	687b      	ldr	r3, [r7, #4]
  400568:	43d9      	mvns	r1, r3
  40056a:	697b      	ldr	r3, [r7, #20]
  40056c:	400b      	ands	r3, r1
  40056e:	401a      	ands	r2, r3
  400570:	68fb      	ldr	r3, [r7, #12]
  400572:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400574:	e03a      	b.n	4005ec <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400576:	68fb      	ldr	r3, [r7, #12]
  400578:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40057a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40057c:	687a      	ldr	r2, [r7, #4]
  40057e:	697b      	ldr	r3, [r7, #20]
  400580:	431a      	orrs	r2, r3
  400582:	68fb      	ldr	r3, [r7, #12]
  400584:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400586:	68fb      	ldr	r3, [r7, #12]
  400588:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40058a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40058c:	68fb      	ldr	r3, [r7, #12]
  40058e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400590:	687b      	ldr	r3, [r7, #4]
  400592:	43d9      	mvns	r1, r3
  400594:	697b      	ldr	r3, [r7, #20]
  400596:	400b      	ands	r3, r1
  400598:	401a      	ands	r2, r3
  40059a:	68fb      	ldr	r3, [r7, #12]
  40059c:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40059e:	e025      	b.n	4005ec <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4005a0:	68fb      	ldr	r3, [r7, #12]
  4005a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4005a4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4005a6:	68fb      	ldr	r3, [r7, #12]
  4005a8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4005aa:	687b      	ldr	r3, [r7, #4]
  4005ac:	43d9      	mvns	r1, r3
  4005ae:	697b      	ldr	r3, [r7, #20]
  4005b0:	400b      	ands	r3, r1
  4005b2:	401a      	ands	r2, r3
  4005b4:	68fb      	ldr	r3, [r7, #12]
  4005b6:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4005b8:	68fb      	ldr	r3, [r7, #12]
  4005ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4005bc:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4005be:	687a      	ldr	r2, [r7, #4]
  4005c0:	697b      	ldr	r3, [r7, #20]
  4005c2:	431a      	orrs	r2, r3
  4005c4:	68fb      	ldr	r3, [r7, #12]
  4005c6:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4005c8:	e010      	b.n	4005ec <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4005ca:	68fb      	ldr	r3, [r7, #12]
  4005cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4005ce:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4005d0:	687a      	ldr	r2, [r7, #4]
  4005d2:	697b      	ldr	r3, [r7, #20]
  4005d4:	431a      	orrs	r2, r3
  4005d6:	68fb      	ldr	r3, [r7, #12]
  4005d8:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4005da:	68fb      	ldr	r3, [r7, #12]
  4005dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4005de:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4005e0:	687a      	ldr	r2, [r7, #4]
  4005e2:	697b      	ldr	r3, [r7, #20]
  4005e4:	431a      	orrs	r2, r3
  4005e6:	68fb      	ldr	r3, [r7, #12]
  4005e8:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4005ea:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4005ec:	68fb      	ldr	r3, [r7, #12]
  4005ee:	687a      	ldr	r2, [r7, #4]
  4005f0:	605a      	str	r2, [r3, #4]
  4005f2:	e000      	b.n	4005f6 <pio_set_peripheral+0x106>
		return;
  4005f4:	bf00      	nop
}
  4005f6:	371c      	adds	r7, #28
  4005f8:	46bd      	mov	sp, r7
  4005fa:	bc80      	pop	{r7}
  4005fc:	4770      	bx	lr
	...

00400600 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  400600:	b580      	push	{r7, lr}
  400602:	b084      	sub	sp, #16
  400604:	af00      	add	r7, sp, #0
  400606:	60f8      	str	r0, [r7, #12]
  400608:	60b9      	str	r1, [r7, #8]
  40060a:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  40060c:	68b9      	ldr	r1, [r7, #8]
  40060e:	68f8      	ldr	r0, [r7, #12]
  400610:	4b19      	ldr	r3, [pc, #100]	; (400678 <pio_set_input+0x78>)
  400612:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  400614:	687b      	ldr	r3, [r7, #4]
  400616:	f003 0301 	and.w	r3, r3, #1
  40061a:	461a      	mov	r2, r3
  40061c:	68b9      	ldr	r1, [r7, #8]
  40061e:	68f8      	ldr	r0, [r7, #12]
  400620:	4b16      	ldr	r3, [pc, #88]	; (40067c <pio_set_input+0x7c>)
  400622:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400624:	687b      	ldr	r3, [r7, #4]
  400626:	f003 030a 	and.w	r3, r3, #10
  40062a:	2b00      	cmp	r3, #0
  40062c:	d003      	beq.n	400636 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40062e:	68fb      	ldr	r3, [r7, #12]
  400630:	68ba      	ldr	r2, [r7, #8]
  400632:	621a      	str	r2, [r3, #32]
  400634:	e002      	b.n	40063c <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400636:	68fb      	ldr	r3, [r7, #12]
  400638:	68ba      	ldr	r2, [r7, #8]
  40063a:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40063c:	687b      	ldr	r3, [r7, #4]
  40063e:	f003 0302 	and.w	r3, r3, #2
  400642:	2b00      	cmp	r3, #0
  400644:	d004      	beq.n	400650 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  400646:	68fb      	ldr	r3, [r7, #12]
  400648:	68ba      	ldr	r2, [r7, #8]
  40064a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  40064e:	e008      	b.n	400662 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400650:	687b      	ldr	r3, [r7, #4]
  400652:	f003 0308 	and.w	r3, r3, #8
  400656:	2b00      	cmp	r3, #0
  400658:	d003      	beq.n	400662 <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  40065a:	68fb      	ldr	r3, [r7, #12]
  40065c:	68ba      	ldr	r2, [r7, #8]
  40065e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400662:	68fb      	ldr	r3, [r7, #12]
  400664:	68ba      	ldr	r2, [r7, #8]
  400666:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  400668:	68fb      	ldr	r3, [r7, #12]
  40066a:	68ba      	ldr	r2, [r7, #8]
  40066c:	601a      	str	r2, [r3, #0]
}
  40066e:	bf00      	nop
  400670:	3710      	adds	r7, #16
  400672:	46bd      	mov	sp, r7
  400674:	bd80      	pop	{r7, pc}
  400676:	bf00      	nop
  400678:	00400769 	.word	0x00400769
  40067c:	00400491 	.word	0x00400491

00400680 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400680:	b580      	push	{r7, lr}
  400682:	b084      	sub	sp, #16
  400684:	af00      	add	r7, sp, #0
  400686:	60f8      	str	r0, [r7, #12]
  400688:	60b9      	str	r1, [r7, #8]
  40068a:	607a      	str	r2, [r7, #4]
  40068c:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40068e:	68b9      	ldr	r1, [r7, #8]
  400690:	68f8      	ldr	r0, [r7, #12]
  400692:	4b12      	ldr	r3, [pc, #72]	; (4006dc <pio_set_output+0x5c>)
  400694:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  400696:	69ba      	ldr	r2, [r7, #24]
  400698:	68b9      	ldr	r1, [r7, #8]
  40069a:	68f8      	ldr	r0, [r7, #12]
  40069c:	4b10      	ldr	r3, [pc, #64]	; (4006e0 <pio_set_output+0x60>)
  40069e:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4006a0:	683b      	ldr	r3, [r7, #0]
  4006a2:	2b00      	cmp	r3, #0
  4006a4:	d003      	beq.n	4006ae <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  4006a6:	68fb      	ldr	r3, [r7, #12]
  4006a8:	68ba      	ldr	r2, [r7, #8]
  4006aa:	651a      	str	r2, [r3, #80]	; 0x50
  4006ac:	e002      	b.n	4006b4 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4006ae:	68fb      	ldr	r3, [r7, #12]
  4006b0:	68ba      	ldr	r2, [r7, #8]
  4006b2:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4006b4:	687b      	ldr	r3, [r7, #4]
  4006b6:	2b00      	cmp	r3, #0
  4006b8:	d003      	beq.n	4006c2 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  4006ba:	68fb      	ldr	r3, [r7, #12]
  4006bc:	68ba      	ldr	r2, [r7, #8]
  4006be:	631a      	str	r2, [r3, #48]	; 0x30
  4006c0:	e002      	b.n	4006c8 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4006c2:	68fb      	ldr	r3, [r7, #12]
  4006c4:	68ba      	ldr	r2, [r7, #8]
  4006c6:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4006c8:	68fb      	ldr	r3, [r7, #12]
  4006ca:	68ba      	ldr	r2, [r7, #8]
  4006cc:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  4006ce:	68fb      	ldr	r3, [r7, #12]
  4006d0:	68ba      	ldr	r2, [r7, #8]
  4006d2:	601a      	str	r2, [r3, #0]
}
  4006d4:	bf00      	nop
  4006d6:	3710      	adds	r7, #16
  4006d8:	46bd      	mov	sp, r7
  4006da:	bd80      	pop	{r7, pc}
  4006dc:	00400769 	.word	0x00400769
  4006e0:	00400491 	.word	0x00400491

004006e4 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  4006e4:	b480      	push	{r7}
  4006e6:	b085      	sub	sp, #20
  4006e8:	af00      	add	r7, sp, #0
  4006ea:	60f8      	str	r0, [r7, #12]
  4006ec:	60b9      	str	r1, [r7, #8]
  4006ee:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4006f0:	687b      	ldr	r3, [r7, #4]
  4006f2:	f003 0310 	and.w	r3, r3, #16
  4006f6:	2b00      	cmp	r3, #0
  4006f8:	d020      	beq.n	40073c <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  4006fa:	68fb      	ldr	r3, [r7, #12]
  4006fc:	68ba      	ldr	r2, [r7, #8]
  4006fe:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400702:	687b      	ldr	r3, [r7, #4]
  400704:	f003 0320 	and.w	r3, r3, #32
  400708:	2b00      	cmp	r3, #0
  40070a:	d004      	beq.n	400716 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  40070c:	68fb      	ldr	r3, [r7, #12]
  40070e:	68ba      	ldr	r2, [r7, #8]
  400710:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400714:	e003      	b.n	40071e <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  400716:	68fb      	ldr	r3, [r7, #12]
  400718:	68ba      	ldr	r2, [r7, #8]
  40071a:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  40071e:	687b      	ldr	r3, [r7, #4]
  400720:	f003 0340 	and.w	r3, r3, #64	; 0x40
  400724:	2b00      	cmp	r3, #0
  400726:	d004      	beq.n	400732 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  400728:	68fb      	ldr	r3, [r7, #12]
  40072a:	68ba      	ldr	r2, [r7, #8]
  40072c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  400730:	e008      	b.n	400744 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  400732:	68fb      	ldr	r3, [r7, #12]
  400734:	68ba      	ldr	r2, [r7, #8]
  400736:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  40073a:	e003      	b.n	400744 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  40073c:	68fb      	ldr	r3, [r7, #12]
  40073e:	68ba      	ldr	r2, [r7, #8]
  400740:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  400744:	bf00      	nop
  400746:	3714      	adds	r7, #20
  400748:	46bd      	mov	sp, r7
  40074a:	bc80      	pop	{r7}
  40074c:	4770      	bx	lr

0040074e <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  40074e:	b480      	push	{r7}
  400750:	b083      	sub	sp, #12
  400752:	af00      	add	r7, sp, #0
  400754:	6078      	str	r0, [r7, #4]
  400756:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  400758:	687b      	ldr	r3, [r7, #4]
  40075a:	683a      	ldr	r2, [r7, #0]
  40075c:	641a      	str	r2, [r3, #64]	; 0x40
}
  40075e:	bf00      	nop
  400760:	370c      	adds	r7, #12
  400762:	46bd      	mov	sp, r7
  400764:	bc80      	pop	{r7}
  400766:	4770      	bx	lr

00400768 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400768:	b480      	push	{r7}
  40076a:	b083      	sub	sp, #12
  40076c:	af00      	add	r7, sp, #0
  40076e:	6078      	str	r0, [r7, #4]
  400770:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  400772:	687b      	ldr	r3, [r7, #4]
  400774:	683a      	ldr	r2, [r7, #0]
  400776:	645a      	str	r2, [r3, #68]	; 0x44
}
  400778:	bf00      	nop
  40077a:	370c      	adds	r7, #12
  40077c:	46bd      	mov	sp, r7
  40077e:	bc80      	pop	{r7}
  400780:	4770      	bx	lr

00400782 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  400782:	b480      	push	{r7}
  400784:	b083      	sub	sp, #12
  400786:	af00      	add	r7, sp, #0
  400788:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  40078a:	687b      	ldr	r3, [r7, #4]
  40078c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  40078e:	4618      	mov	r0, r3
  400790:	370c      	adds	r7, #12
  400792:	46bd      	mov	sp, r7
  400794:	bc80      	pop	{r7}
  400796:	4770      	bx	lr

00400798 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400798:	b480      	push	{r7}
  40079a:	b083      	sub	sp, #12
  40079c:	af00      	add	r7, sp, #0
  40079e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  4007a0:	687b      	ldr	r3, [r7, #4]
  4007a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  4007a4:	4618      	mov	r0, r3
  4007a6:	370c      	adds	r7, #12
  4007a8:	46bd      	mov	sp, r7
  4007aa:	bc80      	pop	{r7}
  4007ac:	4770      	bx	lr
	...

004007b0 <pio_set_pin_high>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called beforehand.
 */
void pio_set_pin_high(uint32_t ul_pin)
{
  4007b0:	b580      	push	{r7, lr}
  4007b2:	b084      	sub	sp, #16
  4007b4:	af00      	add	r7, sp, #0
  4007b6:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  4007b8:	6878      	ldr	r0, [r7, #4]
  4007ba:	4b08      	ldr	r3, [pc, #32]	; (4007dc <pio_set_pin_high+0x2c>)
  4007bc:	4798      	blx	r3
  4007be:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  4007c0:	687b      	ldr	r3, [r7, #4]
  4007c2:	f003 031f 	and.w	r3, r3, #31
  4007c6:	2201      	movs	r2, #1
  4007c8:	fa02 f303 	lsl.w	r3, r2, r3
  4007cc:	461a      	mov	r2, r3
  4007ce:	68fb      	ldr	r3, [r7, #12]
  4007d0:	631a      	str	r2, [r3, #48]	; 0x30
}
  4007d2:	bf00      	nop
  4007d4:	3710      	adds	r7, #16
  4007d6:	46bd      	mov	sp, r7
  4007d8:	bd80      	pop	{r7, pc}
  4007da:	bf00      	nop
  4007dc:	004009c1 	.word	0x004009c1

004007e0 <pio_set_pin_low>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_set_pin_low(uint32_t ul_pin)
{
  4007e0:	b580      	push	{r7, lr}
  4007e2:	b084      	sub	sp, #16
  4007e4:	af00      	add	r7, sp, #0
  4007e6:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  4007e8:	6878      	ldr	r0, [r7, #4]
  4007ea:	4b08      	ldr	r3, [pc, #32]	; (40080c <pio_set_pin_low+0x2c>)
  4007ec:	4798      	blx	r3
  4007ee:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  4007f0:	687b      	ldr	r3, [r7, #4]
  4007f2:	f003 031f 	and.w	r3, r3, #31
  4007f6:	2201      	movs	r2, #1
  4007f8:	fa02 f303 	lsl.w	r3, r2, r3
  4007fc:	461a      	mov	r2, r3
  4007fe:	68fb      	ldr	r3, [r7, #12]
  400800:	635a      	str	r2, [r3, #52]	; 0x34
}
  400802:	bf00      	nop
  400804:	3710      	adds	r7, #16
  400806:	46bd      	mov	sp, r7
  400808:	bd80      	pop	{r7, pc}
  40080a:	bf00      	nop
  40080c:	004009c1 	.word	0x004009c1

00400810 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  400810:	b590      	push	{r4, r7, lr}
  400812:	b087      	sub	sp, #28
  400814:	af02      	add	r7, sp, #8
  400816:	6078      	str	r0, [r7, #4]
  400818:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  40081a:	6878      	ldr	r0, [r7, #4]
  40081c:	4b63      	ldr	r3, [pc, #396]	; (4009ac <pio_configure_pin+0x19c>)
  40081e:	4798      	blx	r3
  400820:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400822:	683b      	ldr	r3, [r7, #0]
  400824:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  400828:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40082c:	d067      	beq.n	4008fe <pio_configure_pin+0xee>
  40082e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400832:	d809      	bhi.n	400848 <pio_configure_pin+0x38>
  400834:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400838:	d02b      	beq.n	400892 <pio_configure_pin+0x82>
  40083a:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40083e:	d043      	beq.n	4008c8 <pio_configure_pin+0xb8>
  400840:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400844:	d00a      	beq.n	40085c <pio_configure_pin+0x4c>
  400846:	e0a9      	b.n	40099c <pio_configure_pin+0x18c>
  400848:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40084c:	d07e      	beq.n	40094c <pio_configure_pin+0x13c>
  40084e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400852:	d07b      	beq.n	40094c <pio_configure_pin+0x13c>
  400854:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400858:	d06c      	beq.n	400934 <pio_configure_pin+0x124>
  40085a:	e09f      	b.n	40099c <pio_configure_pin+0x18c>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  40085c:	687b      	ldr	r3, [r7, #4]
  40085e:	f003 031f 	and.w	r3, r3, #31
  400862:	2201      	movs	r2, #1
  400864:	fa02 f303 	lsl.w	r3, r2, r3
  400868:	461a      	mov	r2, r3
  40086a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40086e:	68f8      	ldr	r0, [r7, #12]
  400870:	4b4f      	ldr	r3, [pc, #316]	; (4009b0 <pio_configure_pin+0x1a0>)
  400872:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  400874:	687b      	ldr	r3, [r7, #4]
  400876:	f003 031f 	and.w	r3, r3, #31
  40087a:	2201      	movs	r2, #1
  40087c:	fa02 f303 	lsl.w	r3, r2, r3
  400880:	4619      	mov	r1, r3
  400882:	683b      	ldr	r3, [r7, #0]
  400884:	f003 0301 	and.w	r3, r3, #1
  400888:	461a      	mov	r2, r3
  40088a:	68f8      	ldr	r0, [r7, #12]
  40088c:	4b49      	ldr	r3, [pc, #292]	; (4009b4 <pio_configure_pin+0x1a4>)
  40088e:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  400890:	e086      	b.n	4009a0 <pio_configure_pin+0x190>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400892:	687b      	ldr	r3, [r7, #4]
  400894:	f003 031f 	and.w	r3, r3, #31
  400898:	2201      	movs	r2, #1
  40089a:	fa02 f303 	lsl.w	r3, r2, r3
  40089e:	461a      	mov	r2, r3
  4008a0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4008a4:	68f8      	ldr	r0, [r7, #12]
  4008a6:	4b42      	ldr	r3, [pc, #264]	; (4009b0 <pio_configure_pin+0x1a0>)
  4008a8:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  4008aa:	687b      	ldr	r3, [r7, #4]
  4008ac:	f003 031f 	and.w	r3, r3, #31
  4008b0:	2201      	movs	r2, #1
  4008b2:	fa02 f303 	lsl.w	r3, r2, r3
  4008b6:	4619      	mov	r1, r3
  4008b8:	683b      	ldr	r3, [r7, #0]
  4008ba:	f003 0301 	and.w	r3, r3, #1
  4008be:	461a      	mov	r2, r3
  4008c0:	68f8      	ldr	r0, [r7, #12]
  4008c2:	4b3c      	ldr	r3, [pc, #240]	; (4009b4 <pio_configure_pin+0x1a4>)
  4008c4:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4008c6:	e06b      	b.n	4009a0 <pio_configure_pin+0x190>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  4008c8:	687b      	ldr	r3, [r7, #4]
  4008ca:	f003 031f 	and.w	r3, r3, #31
  4008ce:	2201      	movs	r2, #1
  4008d0:	fa02 f303 	lsl.w	r3, r2, r3
  4008d4:	461a      	mov	r2, r3
  4008d6:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4008da:	68f8      	ldr	r0, [r7, #12]
  4008dc:	4b34      	ldr	r3, [pc, #208]	; (4009b0 <pio_configure_pin+0x1a0>)
  4008de:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  4008e0:	687b      	ldr	r3, [r7, #4]
  4008e2:	f003 031f 	and.w	r3, r3, #31
  4008e6:	2201      	movs	r2, #1
  4008e8:	fa02 f303 	lsl.w	r3, r2, r3
  4008ec:	4619      	mov	r1, r3
  4008ee:	683b      	ldr	r3, [r7, #0]
  4008f0:	f003 0301 	and.w	r3, r3, #1
  4008f4:	461a      	mov	r2, r3
  4008f6:	68f8      	ldr	r0, [r7, #12]
  4008f8:	4b2e      	ldr	r3, [pc, #184]	; (4009b4 <pio_configure_pin+0x1a4>)
  4008fa:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4008fc:	e050      	b.n	4009a0 <pio_configure_pin+0x190>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  4008fe:	687b      	ldr	r3, [r7, #4]
  400900:	f003 031f 	and.w	r3, r3, #31
  400904:	2201      	movs	r2, #1
  400906:	fa02 f303 	lsl.w	r3, r2, r3
  40090a:	461a      	mov	r2, r3
  40090c:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400910:	68f8      	ldr	r0, [r7, #12]
  400912:	4b27      	ldr	r3, [pc, #156]	; (4009b0 <pio_configure_pin+0x1a0>)
  400914:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  400916:	687b      	ldr	r3, [r7, #4]
  400918:	f003 031f 	and.w	r3, r3, #31
  40091c:	2201      	movs	r2, #1
  40091e:	fa02 f303 	lsl.w	r3, r2, r3
  400922:	4619      	mov	r1, r3
  400924:	683b      	ldr	r3, [r7, #0]
  400926:	f003 0301 	and.w	r3, r3, #1
  40092a:	461a      	mov	r2, r3
  40092c:	68f8      	ldr	r0, [r7, #12]
  40092e:	4b21      	ldr	r3, [pc, #132]	; (4009b4 <pio_configure_pin+0x1a4>)
  400930:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  400932:	e035      	b.n	4009a0 <pio_configure_pin+0x190>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400934:	687b      	ldr	r3, [r7, #4]
  400936:	f003 031f 	and.w	r3, r3, #31
  40093a:	2201      	movs	r2, #1
  40093c:	fa02 f303 	lsl.w	r3, r2, r3
  400940:	683a      	ldr	r2, [r7, #0]
  400942:	4619      	mov	r1, r3
  400944:	68f8      	ldr	r0, [r7, #12]
  400946:	4b1c      	ldr	r3, [pc, #112]	; (4009b8 <pio_configure_pin+0x1a8>)
  400948:	4798      	blx	r3
		break;
  40094a:	e029      	b.n	4009a0 <pio_configure_pin+0x190>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40094c:	687b      	ldr	r3, [r7, #4]
  40094e:	f003 031f 	and.w	r3, r3, #31
  400952:	2201      	movs	r2, #1
  400954:	fa02 f303 	lsl.w	r3, r2, r3
  400958:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40095a:	683b      	ldr	r3, [r7, #0]
  40095c:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400960:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400964:	bf0c      	ite	eq
  400966:	2301      	moveq	r3, #1
  400968:	2300      	movne	r3, #0
  40096a:	b2db      	uxtb	r3, r3
  40096c:	461a      	mov	r2, r3
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  40096e:	683b      	ldr	r3, [r7, #0]
  400970:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400974:	2b00      	cmp	r3, #0
  400976:	bf14      	ite	ne
  400978:	2301      	movne	r3, #1
  40097a:	2300      	moveq	r3, #0
  40097c:	b2db      	uxtb	r3, r3
  40097e:	4618      	mov	r0, r3
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  400980:	683b      	ldr	r3, [r7, #0]
  400982:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400986:	2b00      	cmp	r3, #0
  400988:	bf14      	ite	ne
  40098a:	2301      	movne	r3, #1
  40098c:	2300      	moveq	r3, #0
  40098e:	b2db      	uxtb	r3, r3
  400990:	9300      	str	r3, [sp, #0]
  400992:	4603      	mov	r3, r0
  400994:	68f8      	ldr	r0, [r7, #12]
  400996:	4c09      	ldr	r4, [pc, #36]	; (4009bc <pio_configure_pin+0x1ac>)
  400998:	47a0      	blx	r4
		break;
  40099a:	e001      	b.n	4009a0 <pio_configure_pin+0x190>

	default:
		return 0;
  40099c:	2300      	movs	r3, #0
  40099e:	e000      	b.n	4009a2 <pio_configure_pin+0x192>
	}

	return 1;
  4009a0:	2301      	movs	r3, #1
}
  4009a2:	4618      	mov	r0, r3
  4009a4:	3714      	adds	r7, #20
  4009a6:	46bd      	mov	sp, r7
  4009a8:	bd90      	pop	{r4, r7, pc}
  4009aa:	bf00      	nop
  4009ac:	004009c1 	.word	0x004009c1
  4009b0:	004004f1 	.word	0x004004f1
  4009b4:	00400491 	.word	0x00400491
  4009b8:	00400601 	.word	0x00400601
  4009bc:	00400681 	.word	0x00400681

004009c0 <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  4009c0:	b480      	push	{r7}
  4009c2:	b085      	sub	sp, #20
  4009c4:	af00      	add	r7, sp, #0
  4009c6:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4009c8:	687b      	ldr	r3, [r7, #4]
  4009ca:	095b      	lsrs	r3, r3, #5
  4009cc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4009d0:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4009d4:	025b      	lsls	r3, r3, #9
  4009d6:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  4009d8:	68fb      	ldr	r3, [r7, #12]
}
  4009da:	4618      	mov	r0, r3
  4009dc:	3714      	adds	r7, #20
  4009de:	46bd      	mov	sp, r7
  4009e0:	bc80      	pop	{r7}
  4009e2:	4770      	bx	lr

004009e4 <pio_capture_enable>:
 * \brief Enable PIO capture mode.
 *
 * \param p_pio Pointer to a PIO instance.
 */
void pio_capture_enable(Pio *p_pio)
{
  4009e4:	b480      	push	{r7}
  4009e6:	b083      	sub	sp, #12
  4009e8:	af00      	add	r7, sp, #0
  4009ea:	6078      	str	r0, [r7, #4]
	p_pio->PIO_PCMR |= PIO_PCMR_PCEN;
  4009ec:	687b      	ldr	r3, [r7, #4]
  4009ee:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  4009f2:	f043 0201 	orr.w	r2, r3, #1
  4009f6:	687b      	ldr	r3, [r7, #4]
  4009f8:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	pio_capture_enable_flag = true;
  4009fc:	4b03      	ldr	r3, [pc, #12]	; (400a0c <pio_capture_enable+0x28>)
  4009fe:	2201      	movs	r2, #1
  400a00:	601a      	str	r2, [r3, #0]
}
  400a02:	bf00      	nop
  400a04:	370c      	adds	r7, #12
  400a06:	46bd      	mov	sp, r7
  400a08:	bc80      	pop	{r7}
  400a0a:	4770      	bx	lr
  400a0c:	20000aac 	.word	0x20000aac

00400a10 <pio_capture_disable>:
 * \brief Disable PIO capture mode.
 *
 * \param p_pio Pointer to a PIO instance.
 */
void pio_capture_disable(Pio *p_pio)
{
  400a10:	b480      	push	{r7}
  400a12:	b083      	sub	sp, #12
  400a14:	af00      	add	r7, sp, #0
  400a16:	6078      	str	r0, [r7, #4]
	p_pio->PIO_PCMR &= (~PIO_PCMR_PCEN);
  400a18:	687b      	ldr	r3, [r7, #4]
  400a1a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  400a1e:	f023 0201 	bic.w	r2, r3, #1
  400a22:	687b      	ldr	r3, [r7, #4]
  400a24:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	pio_capture_enable_flag = false;
  400a28:	4b03      	ldr	r3, [pc, #12]	; (400a38 <pio_capture_disable+0x28>)
  400a2a:	2200      	movs	r2, #0
  400a2c:	601a      	str	r2, [r3, #0]
}
  400a2e:	bf00      	nop
  400a30:	370c      	adds	r7, #12
  400a32:	46bd      	mov	sp, r7
  400a34:	bc80      	pop	{r7}
  400a36:	4770      	bx	lr
  400a38:	20000aac 	.word	0x20000aac

00400a3c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400a3c:	b580      	push	{r7, lr}
  400a3e:	b084      	sub	sp, #16
  400a40:	af00      	add	r7, sp, #0
  400a42:	6078      	str	r0, [r7, #4]
  400a44:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400a46:	6878      	ldr	r0, [r7, #4]
  400a48:	4b2c      	ldr	r3, [pc, #176]	; (400afc <pio_handler_process+0xc0>)
  400a4a:	4798      	blx	r3
  400a4c:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  400a4e:	6878      	ldr	r0, [r7, #4]
  400a50:	4b2b      	ldr	r3, [pc, #172]	; (400b00 <pio_handler_process+0xc4>)
  400a52:	4798      	blx	r3
  400a54:	4602      	mov	r2, r0
  400a56:	68fb      	ldr	r3, [r7, #12]
  400a58:	4013      	ands	r3, r2
  400a5a:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  400a5c:	68fb      	ldr	r3, [r7, #12]
  400a5e:	2b00      	cmp	r3, #0
  400a60:	d03c      	beq.n	400adc <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400a62:	2300      	movs	r3, #0
  400a64:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400a66:	e034      	b.n	400ad2 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400a68:	4a26      	ldr	r2, [pc, #152]	; (400b04 <pio_handler_process+0xc8>)
  400a6a:	68bb      	ldr	r3, [r7, #8]
  400a6c:	011b      	lsls	r3, r3, #4
  400a6e:	4413      	add	r3, r2
  400a70:	681a      	ldr	r2, [r3, #0]
  400a72:	683b      	ldr	r3, [r7, #0]
  400a74:	429a      	cmp	r2, r3
  400a76:	d126      	bne.n	400ac6 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400a78:	4a22      	ldr	r2, [pc, #136]	; (400b04 <pio_handler_process+0xc8>)
  400a7a:	68bb      	ldr	r3, [r7, #8]
  400a7c:	011b      	lsls	r3, r3, #4
  400a7e:	4413      	add	r3, r2
  400a80:	3304      	adds	r3, #4
  400a82:	681a      	ldr	r2, [r3, #0]
  400a84:	68fb      	ldr	r3, [r7, #12]
  400a86:	4013      	ands	r3, r2
  400a88:	2b00      	cmp	r3, #0
  400a8a:	d01c      	beq.n	400ac6 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400a8c:	4a1d      	ldr	r2, [pc, #116]	; (400b04 <pio_handler_process+0xc8>)
  400a8e:	68bb      	ldr	r3, [r7, #8]
  400a90:	011b      	lsls	r3, r3, #4
  400a92:	4413      	add	r3, r2
  400a94:	330c      	adds	r3, #12
  400a96:	681b      	ldr	r3, [r3, #0]
  400a98:	491a      	ldr	r1, [pc, #104]	; (400b04 <pio_handler_process+0xc8>)
  400a9a:	68ba      	ldr	r2, [r7, #8]
  400a9c:	0112      	lsls	r2, r2, #4
  400a9e:	440a      	add	r2, r1
  400aa0:	6810      	ldr	r0, [r2, #0]
  400aa2:	4918      	ldr	r1, [pc, #96]	; (400b04 <pio_handler_process+0xc8>)
  400aa4:	68ba      	ldr	r2, [r7, #8]
  400aa6:	0112      	lsls	r2, r2, #4
  400aa8:	440a      	add	r2, r1
  400aaa:	3204      	adds	r2, #4
  400aac:	6812      	ldr	r2, [r2, #0]
  400aae:	4611      	mov	r1, r2
  400ab0:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400ab2:	4a14      	ldr	r2, [pc, #80]	; (400b04 <pio_handler_process+0xc8>)
  400ab4:	68bb      	ldr	r3, [r7, #8]
  400ab6:	011b      	lsls	r3, r3, #4
  400ab8:	4413      	add	r3, r2
  400aba:	3304      	adds	r3, #4
  400abc:	681b      	ldr	r3, [r3, #0]
  400abe:	43db      	mvns	r3, r3
  400ac0:	68fa      	ldr	r2, [r7, #12]
  400ac2:	4013      	ands	r3, r2
  400ac4:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400ac6:	68bb      	ldr	r3, [r7, #8]
  400ac8:	3301      	adds	r3, #1
  400aca:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  400acc:	68bb      	ldr	r3, [r7, #8]
  400ace:	2b06      	cmp	r3, #6
  400ad0:	d803      	bhi.n	400ada <pio_handler_process+0x9e>
		while (status != 0) {
  400ad2:	68fb      	ldr	r3, [r7, #12]
  400ad4:	2b00      	cmp	r3, #0
  400ad6:	d1c7      	bne.n	400a68 <pio_handler_process+0x2c>
  400ad8:	e000      	b.n	400adc <pio_handler_process+0xa0>
				break;
  400ada:	bf00      	nop
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400adc:	4b0a      	ldr	r3, [pc, #40]	; (400b08 <pio_handler_process+0xcc>)
  400ade:	681b      	ldr	r3, [r3, #0]
  400ae0:	2b00      	cmp	r3, #0
  400ae2:	d007      	beq.n	400af4 <pio_handler_process+0xb8>
		if (pio_capture_handler) {
  400ae4:	4b09      	ldr	r3, [pc, #36]	; (400b0c <pio_handler_process+0xd0>)
  400ae6:	681b      	ldr	r3, [r3, #0]
  400ae8:	2b00      	cmp	r3, #0
  400aea:	d003      	beq.n	400af4 <pio_handler_process+0xb8>
			pio_capture_handler(p_pio);
  400aec:	4b07      	ldr	r3, [pc, #28]	; (400b0c <pio_handler_process+0xd0>)
  400aee:	681b      	ldr	r3, [r3, #0]
  400af0:	6878      	ldr	r0, [r7, #4]
  400af2:	4798      	blx	r3
		}
	}
#endif
}
  400af4:	bf00      	nop
  400af6:	3710      	adds	r7, #16
  400af8:	46bd      	mov	sp, r7
  400afa:	bd80      	pop	{r7, pc}
  400afc:	00400783 	.word	0x00400783
  400b00:	00400799 	.word	0x00400799
  400b04:	200009dc 	.word	0x200009dc
  400b08:	20000aac 	.word	0x20000aac
  400b0c:	20000a50 	.word	0x20000a50

00400b10 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400b10:	b580      	push	{r7, lr}
  400b12:	b086      	sub	sp, #24
  400b14:	af00      	add	r7, sp, #0
  400b16:	60f8      	str	r0, [r7, #12]
  400b18:	60b9      	str	r1, [r7, #8]
  400b1a:	607a      	str	r2, [r7, #4]
  400b1c:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400b1e:	4b21      	ldr	r3, [pc, #132]	; (400ba4 <pio_handler_set+0x94>)
  400b20:	681b      	ldr	r3, [r3, #0]
  400b22:	2b06      	cmp	r3, #6
  400b24:	d901      	bls.n	400b2a <pio_handler_set+0x1a>
		return 1;
  400b26:	2301      	movs	r3, #1
  400b28:	e038      	b.n	400b9c <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400b2a:	2300      	movs	r3, #0
  400b2c:	75fb      	strb	r3, [r7, #23]
  400b2e:	e011      	b.n	400b54 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400b30:	7dfb      	ldrb	r3, [r7, #23]
  400b32:	011b      	lsls	r3, r3, #4
  400b34:	4a1c      	ldr	r2, [pc, #112]	; (400ba8 <pio_handler_set+0x98>)
  400b36:	4413      	add	r3, r2
  400b38:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400b3a:	693b      	ldr	r3, [r7, #16]
  400b3c:	681a      	ldr	r2, [r3, #0]
  400b3e:	68bb      	ldr	r3, [r7, #8]
  400b40:	429a      	cmp	r2, r3
  400b42:	d104      	bne.n	400b4e <pio_handler_set+0x3e>
  400b44:	693b      	ldr	r3, [r7, #16]
  400b46:	685a      	ldr	r2, [r3, #4]
  400b48:	687b      	ldr	r3, [r7, #4]
  400b4a:	429a      	cmp	r2, r3
  400b4c:	d008      	beq.n	400b60 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400b4e:	7dfb      	ldrb	r3, [r7, #23]
  400b50:	3301      	adds	r3, #1
  400b52:	75fb      	strb	r3, [r7, #23]
  400b54:	7dfa      	ldrb	r2, [r7, #23]
  400b56:	4b13      	ldr	r3, [pc, #76]	; (400ba4 <pio_handler_set+0x94>)
  400b58:	681b      	ldr	r3, [r3, #0]
  400b5a:	429a      	cmp	r2, r3
  400b5c:	d9e8      	bls.n	400b30 <pio_handler_set+0x20>
  400b5e:	e000      	b.n	400b62 <pio_handler_set+0x52>
			break;
  400b60:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400b62:	693b      	ldr	r3, [r7, #16]
  400b64:	68ba      	ldr	r2, [r7, #8]
  400b66:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400b68:	693b      	ldr	r3, [r7, #16]
  400b6a:	687a      	ldr	r2, [r7, #4]
  400b6c:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  400b6e:	693b      	ldr	r3, [r7, #16]
  400b70:	683a      	ldr	r2, [r7, #0]
  400b72:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400b74:	693b      	ldr	r3, [r7, #16]
  400b76:	6a3a      	ldr	r2, [r7, #32]
  400b78:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  400b7a:	7dfa      	ldrb	r2, [r7, #23]
  400b7c:	4b09      	ldr	r3, [pc, #36]	; (400ba4 <pio_handler_set+0x94>)
  400b7e:	681b      	ldr	r3, [r3, #0]
  400b80:	3301      	adds	r3, #1
  400b82:	429a      	cmp	r2, r3
  400b84:	d104      	bne.n	400b90 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  400b86:	4b07      	ldr	r3, [pc, #28]	; (400ba4 <pio_handler_set+0x94>)
  400b88:	681b      	ldr	r3, [r3, #0]
  400b8a:	3301      	adds	r3, #1
  400b8c:	4a05      	ldr	r2, [pc, #20]	; (400ba4 <pio_handler_set+0x94>)
  400b8e:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400b90:	683a      	ldr	r2, [r7, #0]
  400b92:	6879      	ldr	r1, [r7, #4]
  400b94:	68f8      	ldr	r0, [r7, #12]
  400b96:	4b05      	ldr	r3, [pc, #20]	; (400bac <pio_handler_set+0x9c>)
  400b98:	4798      	blx	r3

	return 0;
  400b9a:	2300      	movs	r3, #0
}
  400b9c:	4618      	mov	r0, r3
  400b9e:	3718      	adds	r7, #24
  400ba0:	46bd      	mov	sp, r7
  400ba2:	bd80      	pop	{r7, pc}
  400ba4:	20000a4c 	.word	0x20000a4c
  400ba8:	200009dc 	.word	0x200009dc
  400bac:	004006e5 	.word	0x004006e5

00400bb0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400bb0:	b580      	push	{r7, lr}
  400bb2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400bb4:	210b      	movs	r1, #11
  400bb6:	4802      	ldr	r0, [pc, #8]	; (400bc0 <PIOA_Handler+0x10>)
  400bb8:	4b02      	ldr	r3, [pc, #8]	; (400bc4 <PIOA_Handler+0x14>)
  400bba:	4798      	blx	r3
}
  400bbc:	bf00      	nop
  400bbe:	bd80      	pop	{r7, pc}
  400bc0:	400e0e00 	.word	0x400e0e00
  400bc4:	00400a3d 	.word	0x00400a3d

00400bc8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400bc8:	b580      	push	{r7, lr}
  400bca:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400bcc:	210c      	movs	r1, #12
  400bce:	4802      	ldr	r0, [pc, #8]	; (400bd8 <PIOB_Handler+0x10>)
  400bd0:	4b02      	ldr	r3, [pc, #8]	; (400bdc <PIOB_Handler+0x14>)
  400bd2:	4798      	blx	r3
}
  400bd4:	bf00      	nop
  400bd6:	bd80      	pop	{r7, pc}
  400bd8:	400e1000 	.word	0x400e1000
  400bdc:	00400a3d 	.word	0x00400a3d

00400be0 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400be0:	b480      	push	{r7}
  400be2:	b085      	sub	sp, #20
  400be4:	af00      	add	r7, sp, #0
  400be6:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400be8:	491c      	ldr	r1, [pc, #112]	; (400c5c <pmc_switch_mck_to_pllack+0x7c>)
  400bea:	4b1c      	ldr	r3, [pc, #112]	; (400c5c <pmc_switch_mck_to_pllack+0x7c>)
  400bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400bee:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400bf2:	687b      	ldr	r3, [r7, #4]
  400bf4:	4313      	orrs	r3, r2
  400bf6:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400bf8:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400bfc:	60fb      	str	r3, [r7, #12]
  400bfe:	e007      	b.n	400c10 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400c00:	68fb      	ldr	r3, [r7, #12]
  400c02:	2b00      	cmp	r3, #0
  400c04:	d101      	bne.n	400c0a <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400c06:	2301      	movs	r3, #1
  400c08:	e023      	b.n	400c52 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400c0a:	68fb      	ldr	r3, [r7, #12]
  400c0c:	3b01      	subs	r3, #1
  400c0e:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400c10:	4b12      	ldr	r3, [pc, #72]	; (400c5c <pmc_switch_mck_to_pllack+0x7c>)
  400c12:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c14:	f003 0308 	and.w	r3, r3, #8
  400c18:	2b00      	cmp	r3, #0
  400c1a:	d0f1      	beq.n	400c00 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400c1c:	4a0f      	ldr	r2, [pc, #60]	; (400c5c <pmc_switch_mck_to_pllack+0x7c>)
  400c1e:	4b0f      	ldr	r3, [pc, #60]	; (400c5c <pmc_switch_mck_to_pllack+0x7c>)
  400c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400c22:	f023 0303 	bic.w	r3, r3, #3
  400c26:	f043 0302 	orr.w	r3, r3, #2
  400c2a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400c2c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400c30:	60fb      	str	r3, [r7, #12]
  400c32:	e007      	b.n	400c44 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400c34:	68fb      	ldr	r3, [r7, #12]
  400c36:	2b00      	cmp	r3, #0
  400c38:	d101      	bne.n	400c3e <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400c3a:	2301      	movs	r3, #1
  400c3c:	e009      	b.n	400c52 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400c3e:	68fb      	ldr	r3, [r7, #12]
  400c40:	3b01      	subs	r3, #1
  400c42:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400c44:	4b05      	ldr	r3, [pc, #20]	; (400c5c <pmc_switch_mck_to_pllack+0x7c>)
  400c46:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c48:	f003 0308 	and.w	r3, r3, #8
  400c4c:	2b00      	cmp	r3, #0
  400c4e:	d0f1      	beq.n	400c34 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  400c50:	2300      	movs	r3, #0
}
  400c52:	4618      	mov	r0, r3
  400c54:	3714      	adds	r7, #20
  400c56:	46bd      	mov	sp, r7
  400c58:	bc80      	pop	{r7}
  400c5a:	4770      	bx	lr
  400c5c:	400e0400 	.word	0x400e0400

00400c60 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400c60:	b480      	push	{r7}
  400c62:	b083      	sub	sp, #12
  400c64:	af00      	add	r7, sp, #0
  400c66:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400c68:	687b      	ldr	r3, [r7, #4]
  400c6a:	2b01      	cmp	r3, #1
  400c6c:	d107      	bne.n	400c7e <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400c6e:	4a08      	ldr	r2, [pc, #32]	; (400c90 <pmc_switch_sclk_to_32kxtal+0x30>)
  400c70:	4b07      	ldr	r3, [pc, #28]	; (400c90 <pmc_switch_sclk_to_32kxtal+0x30>)
  400c72:	689b      	ldr	r3, [r3, #8]
  400c74:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  400c78:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400c7c:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400c7e:	4b04      	ldr	r3, [pc, #16]	; (400c90 <pmc_switch_sclk_to_32kxtal+0x30>)
  400c80:	4a04      	ldr	r2, [pc, #16]	; (400c94 <pmc_switch_sclk_to_32kxtal+0x34>)
  400c82:	601a      	str	r2, [r3, #0]
}
  400c84:	bf00      	nop
  400c86:	370c      	adds	r7, #12
  400c88:	46bd      	mov	sp, r7
  400c8a:	bc80      	pop	{r7}
  400c8c:	4770      	bx	lr
  400c8e:	bf00      	nop
  400c90:	400e1410 	.word	0x400e1410
  400c94:	a5000008 	.word	0xa5000008

00400c98 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400c98:	b480      	push	{r7}
  400c9a:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400c9c:	4b09      	ldr	r3, [pc, #36]	; (400cc4 <pmc_osc_is_ready_32kxtal+0x2c>)
  400c9e:	695b      	ldr	r3, [r3, #20]
  400ca0:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400ca4:	2b00      	cmp	r3, #0
  400ca6:	d007      	beq.n	400cb8 <pmc_osc_is_ready_32kxtal+0x20>
  400ca8:	4b07      	ldr	r3, [pc, #28]	; (400cc8 <pmc_osc_is_ready_32kxtal+0x30>)
  400caa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400cac:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400cb0:	2b00      	cmp	r3, #0
  400cb2:	d001      	beq.n	400cb8 <pmc_osc_is_ready_32kxtal+0x20>
  400cb4:	2301      	movs	r3, #1
  400cb6:	e000      	b.n	400cba <pmc_osc_is_ready_32kxtal+0x22>
  400cb8:	2300      	movs	r3, #0
}
  400cba:	4618      	mov	r0, r3
  400cbc:	46bd      	mov	sp, r7
  400cbe:	bc80      	pop	{r7}
  400cc0:	4770      	bx	lr
  400cc2:	bf00      	nop
  400cc4:	400e1410 	.word	0x400e1410
  400cc8:	400e0400 	.word	0x400e0400

00400ccc <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400ccc:	b480      	push	{r7}
  400cce:	b083      	sub	sp, #12
  400cd0:	af00      	add	r7, sp, #0
  400cd2:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400cd4:	4a18      	ldr	r2, [pc, #96]	; (400d38 <pmc_switch_mainck_to_fastrc+0x6c>)
  400cd6:	4b18      	ldr	r3, [pc, #96]	; (400d38 <pmc_switch_mainck_to_fastrc+0x6c>)
  400cd8:	6a1b      	ldr	r3, [r3, #32]
  400cda:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400cde:	f043 0308 	orr.w	r3, r3, #8
  400ce2:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400ce4:	bf00      	nop
  400ce6:	4b14      	ldr	r3, [pc, #80]	; (400d38 <pmc_switch_mainck_to_fastrc+0x6c>)
  400ce8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400cea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400cee:	2b00      	cmp	r3, #0
  400cf0:	d0f9      	beq.n	400ce6 <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400cf2:	4911      	ldr	r1, [pc, #68]	; (400d38 <pmc_switch_mainck_to_fastrc+0x6c>)
  400cf4:	4b10      	ldr	r3, [pc, #64]	; (400d38 <pmc_switch_mainck_to_fastrc+0x6c>)
  400cf6:	6a1b      	ldr	r3, [r3, #32]
  400cf8:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400cfc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400d00:	687a      	ldr	r2, [r7, #4]
  400d02:	4313      	orrs	r3, r2
  400d04:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400d08:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400d0a:	bf00      	nop
  400d0c:	4b0a      	ldr	r3, [pc, #40]	; (400d38 <pmc_switch_mainck_to_fastrc+0x6c>)
  400d0e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400d14:	2b00      	cmp	r3, #0
  400d16:	d0f9      	beq.n	400d0c <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400d18:	4a07      	ldr	r2, [pc, #28]	; (400d38 <pmc_switch_mainck_to_fastrc+0x6c>)
  400d1a:	4b07      	ldr	r3, [pc, #28]	; (400d38 <pmc_switch_mainck_to_fastrc+0x6c>)
  400d1c:	6a1b      	ldr	r3, [r3, #32]
  400d1e:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  400d22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  400d26:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400d2a:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400d2c:	bf00      	nop
  400d2e:	370c      	adds	r7, #12
  400d30:	46bd      	mov	sp, r7
  400d32:	bc80      	pop	{r7}
  400d34:	4770      	bx	lr
  400d36:	bf00      	nop
  400d38:	400e0400 	.word	0x400e0400

00400d3c <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400d3c:	b480      	push	{r7}
  400d3e:	b083      	sub	sp, #12
  400d40:	af00      	add	r7, sp, #0
  400d42:	6078      	str	r0, [r7, #4]
  400d44:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400d46:	687b      	ldr	r3, [r7, #4]
  400d48:	2b00      	cmp	r3, #0
  400d4a:	d008      	beq.n	400d5e <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400d4c:	4916      	ldr	r1, [pc, #88]	; (400da8 <pmc_switch_mainck_to_xtal+0x6c>)
  400d4e:	4b16      	ldr	r3, [pc, #88]	; (400da8 <pmc_switch_mainck_to_xtal+0x6c>)
  400d50:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400d52:	4a16      	ldr	r2, [pc, #88]	; (400dac <pmc_switch_mainck_to_xtal+0x70>)
  400d54:	401a      	ands	r2, r3
  400d56:	4b16      	ldr	r3, [pc, #88]	; (400db0 <pmc_switch_mainck_to_xtal+0x74>)
  400d58:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400d5a:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400d5c:	e01e      	b.n	400d9c <pmc_switch_mainck_to_xtal+0x60>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400d5e:	4912      	ldr	r1, [pc, #72]	; (400da8 <pmc_switch_mainck_to_xtal+0x6c>)
  400d60:	4b11      	ldr	r3, [pc, #68]	; (400da8 <pmc_switch_mainck_to_xtal+0x6c>)
  400d62:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400d64:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400d68:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400d6c:	683a      	ldr	r2, [r7, #0]
  400d6e:	0212      	lsls	r2, r2, #8
  400d70:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400d72:	4313      	orrs	r3, r2
  400d74:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400d78:	f043 0301 	orr.w	r3, r3, #1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400d7c:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400d7e:	bf00      	nop
  400d80:	4b09      	ldr	r3, [pc, #36]	; (400da8 <pmc_switch_mainck_to_xtal+0x6c>)
  400d82:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d84:	f003 0301 	and.w	r3, r3, #1
  400d88:	2b00      	cmp	r3, #0
  400d8a:	d0f9      	beq.n	400d80 <pmc_switch_mainck_to_xtal+0x44>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400d8c:	4a06      	ldr	r2, [pc, #24]	; (400da8 <pmc_switch_mainck_to_xtal+0x6c>)
  400d8e:	4b06      	ldr	r3, [pc, #24]	; (400da8 <pmc_switch_mainck_to_xtal+0x6c>)
  400d90:	6a1b      	ldr	r3, [r3, #32]
  400d92:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400d96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400d9a:	6213      	str	r3, [r2, #32]
}
  400d9c:	bf00      	nop
  400d9e:	370c      	adds	r7, #12
  400da0:	46bd      	mov	sp, r7
  400da2:	bc80      	pop	{r7}
  400da4:	4770      	bx	lr
  400da6:	bf00      	nop
  400da8:	400e0400 	.word	0x400e0400
  400dac:	fec8fffc 	.word	0xfec8fffc
  400db0:	01370002 	.word	0x01370002

00400db4 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400db4:	b480      	push	{r7}
  400db6:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400db8:	4b03      	ldr	r3, [pc, #12]	; (400dc8 <pmc_osc_is_ready_mainck+0x14>)
  400dba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400dbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400dc0:	4618      	mov	r0, r3
  400dc2:	46bd      	mov	sp, r7
  400dc4:	bc80      	pop	{r7}
  400dc6:	4770      	bx	lr
  400dc8:	400e0400 	.word	0x400e0400

00400dcc <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400dcc:	b480      	push	{r7}
  400dce:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400dd0:	4b03      	ldr	r3, [pc, #12]	; (400de0 <pmc_disable_pllack+0x14>)
  400dd2:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400dd6:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400dd8:	bf00      	nop
  400dda:	46bd      	mov	sp, r7
  400ddc:	bc80      	pop	{r7}
  400dde:	4770      	bx	lr
  400de0:	400e0400 	.word	0x400e0400

00400de4 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400de4:	b480      	push	{r7}
  400de6:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400de8:	4b03      	ldr	r3, [pc, #12]	; (400df8 <pmc_is_locked_pllack+0x14>)
  400dea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400dec:	f003 0302 	and.w	r3, r3, #2
}
  400df0:	4618      	mov	r0, r3
  400df2:	46bd      	mov	sp, r7
  400df4:	bc80      	pop	{r7}
  400df6:	4770      	bx	lr
  400df8:	400e0400 	.word	0x400e0400

00400dfc <pmc_enable_pllbck>:
 * \param mulb PLLB multiplier.
 * \param pllbcount PLLB counter.
 * \param divb Divider.
 */
void pmc_enable_pllbck(uint32_t mulb, uint32_t pllbcount, uint32_t divb)
{
  400dfc:	b580      	push	{r7, lr}
  400dfe:	b084      	sub	sp, #16
  400e00:	af00      	add	r7, sp, #0
  400e02:	60f8      	str	r0, [r7, #12]
  400e04:	60b9      	str	r1, [r7, #8]
  400e06:	607a      	str	r2, [r7, #4]
	/* first disable the PLL to unlock the lock */
	pmc_disable_pllbck();
  400e08:	4b0d      	ldr	r3, [pc, #52]	; (400e40 <pmc_enable_pllbck+0x44>)
  400e0a:	4798      	blx	r3

#if SAMG55
	PMC->CKGR_PLLAR = CKGR_PLLAR_PLLAEN(divb) |
		CKGR_PLLAR_PLLACOUNT(pllbcount) | CKGR_PLLAR_MULA(mulb);
#else
	PMC->CKGR_PLLBR =
  400e0c:	480d      	ldr	r0, [pc, #52]	; (400e44 <pmc_enable_pllbck+0x48>)
			CKGR_PLLBR_DIVB(divb) | CKGR_PLLBR_PLLBCOUNT(pllbcount)
  400e0e:	687b      	ldr	r3, [r7, #4]
  400e10:	b2da      	uxtb	r2, r3
  400e12:	68bb      	ldr	r3, [r7, #8]
  400e14:	021b      	lsls	r3, r3, #8
  400e16:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  400e1a:	431a      	orrs	r2, r3
			| CKGR_PLLBR_MULB(mulb);
  400e1c:	68fb      	ldr	r3, [r7, #12]
  400e1e:	0419      	lsls	r1, r3, #16
  400e20:	4b09      	ldr	r3, [pc, #36]	; (400e48 <pmc_enable_pllbck+0x4c>)
  400e22:	400b      	ands	r3, r1
  400e24:	4313      	orrs	r3, r2
	PMC->CKGR_PLLBR =
  400e26:	62c3      	str	r3, [r0, #44]	; 0x2c
#endif
	while ((PMC->PMC_SR & PMC_SR_LOCKB) == 0);
  400e28:	bf00      	nop
  400e2a:	4b06      	ldr	r3, [pc, #24]	; (400e44 <pmc_enable_pllbck+0x48>)
  400e2c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e2e:	f003 0304 	and.w	r3, r3, #4
  400e32:	2b00      	cmp	r3, #0
  400e34:	d0f9      	beq.n	400e2a <pmc_enable_pllbck+0x2e>
}
  400e36:	bf00      	nop
  400e38:	3710      	adds	r7, #16
  400e3a:	46bd      	mov	sp, r7
  400e3c:	bd80      	pop	{r7, pc}
  400e3e:	bf00      	nop
  400e40:	00400e4d 	.word	0x00400e4d
  400e44:	400e0400 	.word	0x400e0400
  400e48:	07ff0000 	.word	0x07ff0000

00400e4c <pmc_disable_pllbck>:

/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
  400e4c:	b480      	push	{r7}
  400e4e:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  400e50:	4b03      	ldr	r3, [pc, #12]	; (400e60 <pmc_disable_pllbck+0x14>)
  400e52:	2200      	movs	r2, #0
  400e54:	62da      	str	r2, [r3, #44]	; 0x2c
}
  400e56:	bf00      	nop
  400e58:	46bd      	mov	sp, r7
  400e5a:	bc80      	pop	{r7}
  400e5c:	4770      	bx	lr
  400e5e:	bf00      	nop
  400e60:	400e0400 	.word	0x400e0400

00400e64 <pmc_is_locked_pllbck>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
  400e64:	b480      	push	{r7}
  400e66:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  400e68:	4b03      	ldr	r3, [pc, #12]	; (400e78 <pmc_is_locked_pllbck+0x14>)
  400e6a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e6c:	f003 0304 	and.w	r3, r3, #4
}
  400e70:	4618      	mov	r0, r3
  400e72:	46bd      	mov	sp, r7
  400e74:	bc80      	pop	{r7}
  400e76:	4770      	bx	lr
  400e78:	400e0400 	.word	0x400e0400

00400e7c <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400e7c:	b480      	push	{r7}
  400e7e:	b083      	sub	sp, #12
  400e80:	af00      	add	r7, sp, #0
  400e82:	6078      	str	r0, [r7, #4]
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
  400e84:	687b      	ldr	r3, [r7, #4]
  400e86:	2b22      	cmp	r3, #34	; 0x22
  400e88:	d901      	bls.n	400e8e <pmc_enable_periph_clk+0x12>
		return 1;
  400e8a:	2301      	movs	r3, #1
  400e8c:	e02f      	b.n	400eee <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400e8e:	687b      	ldr	r3, [r7, #4]
  400e90:	2b1f      	cmp	r3, #31
  400e92:	d813      	bhi.n	400ebc <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400e94:	4b18      	ldr	r3, [pc, #96]	; (400ef8 <pmc_enable_periph_clk+0x7c>)
  400e96:	699a      	ldr	r2, [r3, #24]
  400e98:	2101      	movs	r1, #1
  400e9a:	687b      	ldr	r3, [r7, #4]
  400e9c:	fa01 f303 	lsl.w	r3, r1, r3
  400ea0:	401a      	ands	r2, r3
  400ea2:	2101      	movs	r1, #1
  400ea4:	687b      	ldr	r3, [r7, #4]
  400ea6:	fa01 f303 	lsl.w	r3, r1, r3
  400eaa:	429a      	cmp	r2, r3
  400eac:	d01e      	beq.n	400eec <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400eae:	4a12      	ldr	r2, [pc, #72]	; (400ef8 <pmc_enable_periph_clk+0x7c>)
  400eb0:	2101      	movs	r1, #1
  400eb2:	687b      	ldr	r3, [r7, #4]
  400eb4:	fa01 f303 	lsl.w	r3, r1, r3
  400eb8:	6113      	str	r3, [r2, #16]
  400eba:	e017      	b.n	400eec <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400ebc:	687b      	ldr	r3, [r7, #4]
  400ebe:	3b20      	subs	r3, #32
  400ec0:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400ec2:	4b0d      	ldr	r3, [pc, #52]	; (400ef8 <pmc_enable_periph_clk+0x7c>)
  400ec4:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400ec8:	2101      	movs	r1, #1
  400eca:	687b      	ldr	r3, [r7, #4]
  400ecc:	fa01 f303 	lsl.w	r3, r1, r3
  400ed0:	401a      	ands	r2, r3
  400ed2:	2101      	movs	r1, #1
  400ed4:	687b      	ldr	r3, [r7, #4]
  400ed6:	fa01 f303 	lsl.w	r3, r1, r3
  400eda:	429a      	cmp	r2, r3
  400edc:	d006      	beq.n	400eec <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400ede:	4a06      	ldr	r2, [pc, #24]	; (400ef8 <pmc_enable_periph_clk+0x7c>)
  400ee0:	2101      	movs	r1, #1
  400ee2:	687b      	ldr	r3, [r7, #4]
  400ee4:	fa01 f303 	lsl.w	r3, r1, r3
  400ee8:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400eec:	2300      	movs	r3, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  400eee:	4618      	mov	r0, r3
  400ef0:	370c      	adds	r7, #12
  400ef2:	46bd      	mov	sp, r7
  400ef4:	bc80      	pop	{r7}
  400ef6:	4770      	bx	lr
  400ef8:	400e0400 	.word	0x400e0400

00400efc <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400efc:	b480      	push	{r7}
  400efe:	b087      	sub	sp, #28
  400f00:	af00      	add	r7, sp, #0
  400f02:	60f8      	str	r0, [r7, #12]
  400f04:	60b9      	str	r1, [r7, #8]
  400f06:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400f08:	68fa      	ldr	r2, [r7, #12]
  400f0a:	68bb      	ldr	r3, [r7, #8]
  400f0c:	019b      	lsls	r3, r3, #6
  400f0e:	4413      	add	r3, r2
  400f10:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400f12:	697b      	ldr	r3, [r7, #20]
  400f14:	2202      	movs	r2, #2
  400f16:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400f18:	697b      	ldr	r3, [r7, #20]
  400f1a:	f04f 32ff 	mov.w	r2, #4294967295
  400f1e:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400f20:	697b      	ldr	r3, [r7, #20]
  400f22:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400f24:	697b      	ldr	r3, [r7, #20]
  400f26:	687a      	ldr	r2, [r7, #4]
  400f28:	605a      	str	r2, [r3, #4]
}
  400f2a:	bf00      	nop
  400f2c:	371c      	adds	r7, #28
  400f2e:	46bd      	mov	sp, r7
  400f30:	bc80      	pop	{r7}
  400f32:	4770      	bx	lr

00400f34 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400f34:	b480      	push	{r7}
  400f36:	b083      	sub	sp, #12
  400f38:	af00      	add	r7, sp, #0
  400f3a:	6078      	str	r0, [r7, #4]
  400f3c:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400f3e:	687a      	ldr	r2, [r7, #4]
  400f40:	683b      	ldr	r3, [r7, #0]
  400f42:	019b      	lsls	r3, r3, #6
  400f44:	4413      	add	r3, r2
  400f46:	2205      	movs	r2, #5
  400f48:	601a      	str	r2, [r3, #0]
}
  400f4a:	bf00      	nop
  400f4c:	370c      	adds	r7, #12
  400f4e:	46bd      	mov	sp, r7
  400f50:	bc80      	pop	{r7}
  400f52:	4770      	bx	lr

00400f54 <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  400f54:	b480      	push	{r7}
  400f56:	b085      	sub	sp, #20
  400f58:	af00      	add	r7, sp, #0
  400f5a:	60f8      	str	r0, [r7, #12]
  400f5c:	60b9      	str	r1, [r7, #8]
  400f5e:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400f60:	68fa      	ldr	r2, [r7, #12]
  400f62:	68bb      	ldr	r3, [r7, #8]
  400f64:	019b      	lsls	r3, r3, #6
  400f66:	4413      	add	r3, r2
  400f68:	331c      	adds	r3, #28
  400f6a:	687a      	ldr	r2, [r7, #4]
  400f6c:	601a      	str	r2, [r3, #0]
}
  400f6e:	bf00      	nop
  400f70:	3714      	adds	r7, #20
  400f72:	46bd      	mov	sp, r7
  400f74:	bc80      	pop	{r7}
  400f76:	4770      	bx	lr

00400f78 <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  400f78:	b480      	push	{r7}
  400f7a:	b087      	sub	sp, #28
  400f7c:	af00      	add	r7, sp, #0
  400f7e:	60f8      	str	r0, [r7, #12]
  400f80:	60b9      	str	r1, [r7, #8]
  400f82:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400f84:	68fa      	ldr	r2, [r7, #12]
  400f86:	68bb      	ldr	r3, [r7, #8]
  400f88:	019b      	lsls	r3, r3, #6
  400f8a:	4413      	add	r3, r2
  400f8c:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  400f8e:	697b      	ldr	r3, [r7, #20]
  400f90:	687a      	ldr	r2, [r7, #4]
  400f92:	625a      	str	r2, [r3, #36]	; 0x24
}
  400f94:	bf00      	nop
  400f96:	371c      	adds	r7, #28
  400f98:	46bd      	mov	sp, r7
  400f9a:	bc80      	pop	{r7}
  400f9c:	4770      	bx	lr

00400f9e <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400f9e:	b480      	push	{r7}
  400fa0:	b085      	sub	sp, #20
  400fa2:	af00      	add	r7, sp, #0
  400fa4:	6078      	str	r0, [r7, #4]
  400fa6:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400fa8:	687a      	ldr	r2, [r7, #4]
  400faa:	683b      	ldr	r3, [r7, #0]
  400fac:	019b      	lsls	r3, r3, #6
  400fae:	4413      	add	r3, r2
  400fb0:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  400fb2:	68fb      	ldr	r3, [r7, #12]
  400fb4:	6a1b      	ldr	r3, [r3, #32]
}
  400fb6:	4618      	mov	r0, r3
  400fb8:	3714      	adds	r7, #20
  400fba:	46bd      	mov	sp, r7
  400fbc:	bc80      	pop	{r7}
  400fbe:	4770      	bx	lr

00400fc0 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400fc0:	b480      	push	{r7}
  400fc2:	b08d      	sub	sp, #52	; 0x34
  400fc4:	af00      	add	r7, sp, #0
  400fc6:	60f8      	str	r0, [r7, #12]
  400fc8:	60b9      	str	r1, [r7, #8]
  400fca:	607a      	str	r2, [r7, #4]
  400fcc:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400fce:	2302      	movs	r3, #2
  400fd0:	613b      	str	r3, [r7, #16]
  400fd2:	2308      	movs	r3, #8
  400fd4:	617b      	str	r3, [r7, #20]
  400fd6:	2320      	movs	r3, #32
  400fd8:	61bb      	str	r3, [r7, #24]
  400fda:	2380      	movs	r3, #128	; 0x80
  400fdc:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400fde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  400fe0:	0bdb      	lsrs	r3, r3, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400fe2:	623b      	str	r3, [r7, #32]
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400fe4:	2300      	movs	r3, #0
  400fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
  400fe8:	e01a      	b.n	401020 <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  400fea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400fec:	009b      	lsls	r3, r3, #2
  400fee:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400ff2:	4413      	add	r3, r2
  400ff4:	f853 3c20 	ldr.w	r3, [r3, #-32]
  400ff8:	68ba      	ldr	r2, [r7, #8]
  400ffa:	fbb2 f3f3 	udiv	r3, r2, r3
  400ffe:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  401000:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401002:	0c1b      	lsrs	r3, r3, #16
  401004:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  401006:	68fa      	ldr	r2, [r7, #12]
  401008:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40100a:	429a      	cmp	r2, r3
  40100c:	d901      	bls.n	401012 <tc_find_mck_divisor+0x52>
			return 0;
  40100e:	2300      	movs	r3, #0
  401010:	e023      	b.n	40105a <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  401012:	68fa      	ldr	r2, [r7, #12]
  401014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401016:	429a      	cmp	r2, r3
  401018:	d206      	bcs.n	401028 <tc_find_mck_divisor+0x68>
			ul_index++) {
  40101a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40101c:	3301      	adds	r3, #1
  40101e:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (ul_index = 0;
  401020:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401022:	2b04      	cmp	r3, #4
  401024:	d9e1      	bls.n	400fea <tc_find_mck_divisor+0x2a>
  401026:	e000      	b.n	40102a <tc_find_mck_divisor+0x6a>
			break;
  401028:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  40102a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40102c:	2b04      	cmp	r3, #4
  40102e:	d901      	bls.n	401034 <tc_find_mck_divisor+0x74>
		return 0;
  401030:	2300      	movs	r3, #0
  401032:	e012      	b.n	40105a <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  401034:	687b      	ldr	r3, [r7, #4]
  401036:	2b00      	cmp	r3, #0
  401038:	d008      	beq.n	40104c <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  40103a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40103c:	009b      	lsls	r3, r3, #2
  40103e:	f107 0230 	add.w	r2, r7, #48	; 0x30
  401042:	4413      	add	r3, r2
  401044:	f853 2c20 	ldr.w	r2, [r3, #-32]
  401048:	687b      	ldr	r3, [r7, #4]
  40104a:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  40104c:	683b      	ldr	r3, [r7, #0]
  40104e:	2b00      	cmp	r3, #0
  401050:	d002      	beq.n	401058 <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  401052:	683b      	ldr	r3, [r7, #0]
  401054:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  401056:	601a      	str	r2, [r3, #0]
	}

	return 1;
  401058:	2301      	movs	r3, #1
}
  40105a:	4618      	mov	r0, r3
  40105c:	3734      	adds	r7, #52	; 0x34
  40105e:	46bd      	mov	sp, r7
  401060:	bc80      	pop	{r7}
  401062:	4770      	bx	lr

00401064 <twi_enable_master_mode>:
 * \brief Enable TWI master mode.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
  401064:	b480      	push	{r7}
  401066:	b083      	sub	sp, #12
  401068:	af00      	add	r7, sp, #0
  40106a:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  40106c:	687b      	ldr	r3, [r7, #4]
  40106e:	2208      	movs	r2, #8
  401070:	601a      	str	r2, [r3, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  401072:	687b      	ldr	r3, [r7, #4]
  401074:	2220      	movs	r2, #32
  401076:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  401078:	687b      	ldr	r3, [r7, #4]
  40107a:	2204      	movs	r2, #4
  40107c:	601a      	str	r2, [r3, #0]
}
  40107e:	bf00      	nop
  401080:	370c      	adds	r7, #12
  401082:	46bd      	mov	sp, r7
  401084:	bc80      	pop	{r7}
  401086:	4770      	bx	lr

00401088 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  401088:	b580      	push	{r7, lr}
  40108a:	b084      	sub	sp, #16
  40108c:	af00      	add	r7, sp, #0
  40108e:	6078      	str	r0, [r7, #4]
  401090:	6039      	str	r1, [r7, #0]
	uint32_t status = TWI_SUCCESS;
  401092:	2300      	movs	r3, #0
  401094:	60fb      	str	r3, [r7, #12]

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  401096:	687b      	ldr	r3, [r7, #4]
  401098:	f04f 32ff 	mov.w	r2, #4294967295
  40109c:	629a      	str	r2, [r3, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  40109e:	687b      	ldr	r3, [r7, #4]
  4010a0:	6a1b      	ldr	r3, [r3, #32]

	/* Reset TWI peripheral */
	twi_reset(p_twi);
  4010a2:	6878      	ldr	r0, [r7, #4]
  4010a4:	4b0e      	ldr	r3, [pc, #56]	; (4010e0 <twi_master_init+0x58>)
  4010a6:	4798      	blx	r3

	twi_enable_master_mode(p_twi);
  4010a8:	6878      	ldr	r0, [r7, #4]
  4010aa:	4b0e      	ldr	r3, [pc, #56]	; (4010e4 <twi_master_init+0x5c>)
  4010ac:	4798      	blx	r3

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  4010ae:	683b      	ldr	r3, [r7, #0]
  4010b0:	6859      	ldr	r1, [r3, #4]
  4010b2:	683b      	ldr	r3, [r7, #0]
  4010b4:	681b      	ldr	r3, [r3, #0]
  4010b6:	461a      	mov	r2, r3
  4010b8:	6878      	ldr	r0, [r7, #4]
  4010ba:	4b0b      	ldr	r3, [pc, #44]	; (4010e8 <twi_master_init+0x60>)
  4010bc:	4798      	blx	r3
  4010be:	4603      	mov	r3, r0
  4010c0:	2b01      	cmp	r3, #1
  4010c2:	d101      	bne.n	4010c8 <twi_master_init+0x40>
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
  4010c4:	2301      	movs	r3, #1
  4010c6:	60fb      	str	r3, [r7, #12]
	}

	if (p_opt->smbus == 1) {
  4010c8:	683b      	ldr	r3, [r7, #0]
  4010ca:	7a5b      	ldrb	r3, [r3, #9]
  4010cc:	2b01      	cmp	r3, #1
  4010ce:	d102      	bne.n	4010d6 <twi_master_init+0x4e>
		p_twi->TWI_CR = TWI_CR_QUICK;
  4010d0:	687b      	ldr	r3, [r7, #4]
  4010d2:	2240      	movs	r2, #64	; 0x40
  4010d4:	601a      	str	r2, [r3, #0]
	}

	return status;
  4010d6:	68fb      	ldr	r3, [r7, #12]
}
  4010d8:	4618      	mov	r0, r3
  4010da:	3710      	adds	r7, #16
  4010dc:	46bd      	mov	sp, r7
  4010de:	bd80      	pop	{r7, pc}
  4010e0:	00401425 	.word	0x00401425
  4010e4:	00401065 	.word	0x00401065
  4010e8:	004010ed 	.word	0x004010ed

004010ec <twi_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
  4010ec:	b480      	push	{r7}
  4010ee:	b089      	sub	sp, #36	; 0x24
  4010f0:	af00      	add	r7, sp, #0
  4010f2:	60f8      	str	r0, [r7, #12]
  4010f4:	60b9      	str	r1, [r7, #8]
  4010f6:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  4010f8:	2300      	movs	r3, #0
  4010fa:	61fb      	str	r3, [r7, #28]
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  4010fc:	68bb      	ldr	r3, [r7, #8]
  4010fe:	4a34      	ldr	r2, [pc, #208]	; (4011d0 <twi_set_speed+0xe4>)
  401100:	4293      	cmp	r3, r2
  401102:	d901      	bls.n	401108 <twi_set_speed+0x1c>
		return FAIL;
  401104:	2301      	movs	r3, #1
  401106:	e05d      	b.n	4011c4 <twi_set_speed+0xd8>
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  401108:	68bb      	ldr	r3, [r7, #8]
  40110a:	4a32      	ldr	r2, [pc, #200]	; (4011d4 <twi_set_speed+0xe8>)
  40110c:	4293      	cmp	r3, r2
  40110e:	d937      	bls.n	401180 <twi_set_speed+0x94>
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  401110:	687b      	ldr	r3, [r7, #4]
  401112:	4a31      	ldr	r2, [pc, #196]	; (4011d8 <twi_set_speed+0xec>)
  401114:	fba2 2303 	umull	r2, r3, r2, r3
  401118:	0b9b      	lsrs	r3, r3, #14
  40111a:	3b04      	subs	r3, #4
  40111c:	617b      	str	r3, [r7, #20]
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  40111e:	68ba      	ldr	r2, [r7, #8]
  401120:	4b2e      	ldr	r3, [pc, #184]	; (4011dc <twi_set_speed+0xf0>)
  401122:	4413      	add	r3, r2
  401124:	009b      	lsls	r3, r3, #2
  401126:	687a      	ldr	r2, [r7, #4]
  401128:	fbb2 f3f3 	udiv	r3, r2, r3
  40112c:	3b04      	subs	r3, #4
  40112e:	613b      	str	r3, [r7, #16]
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  401130:	e005      	b.n	40113e <twi_set_speed+0x52>
			/* Increase clock divider */
			ckdiv++;
  401132:	69fb      	ldr	r3, [r7, #28]
  401134:	3301      	adds	r3, #1
  401136:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
  401138:	697b      	ldr	r3, [r7, #20]
  40113a:	085b      	lsrs	r3, r3, #1
  40113c:	617b      	str	r3, [r7, #20]
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40113e:	697b      	ldr	r3, [r7, #20]
  401140:	2bff      	cmp	r3, #255	; 0xff
  401142:	d909      	bls.n	401158 <twi_set_speed+0x6c>
  401144:	69fb      	ldr	r3, [r7, #28]
  401146:	2b06      	cmp	r3, #6
  401148:	d9f3      	bls.n	401132 <twi_set_speed+0x46>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40114a:	e005      	b.n	401158 <twi_set_speed+0x6c>
			/* Increase clock divider */
			ckdiv++;
  40114c:	69fb      	ldr	r3, [r7, #28]
  40114e:	3301      	adds	r3, #1
  401150:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			chdiv /= TWI_CLK_DIVIDER;
  401152:	693b      	ldr	r3, [r7, #16]
  401154:	085b      	lsrs	r3, r3, #1
  401156:	613b      	str	r3, [r7, #16]
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  401158:	693b      	ldr	r3, [r7, #16]
  40115a:	2bff      	cmp	r3, #255	; 0xff
  40115c:	d902      	bls.n	401164 <twi_set_speed+0x78>
  40115e:	69fb      	ldr	r3, [r7, #28]
  401160:	2b06      	cmp	r3, #6
  401162:	d9f3      	bls.n	40114c <twi_set_speed+0x60>
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  401164:	697b      	ldr	r3, [r7, #20]
  401166:	b2da      	uxtb	r2, r3
  401168:	693b      	ldr	r3, [r7, #16]
  40116a:	021b      	lsls	r3, r3, #8
  40116c:	b29b      	uxth	r3, r3
  40116e:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);		
  401170:	69fb      	ldr	r3, [r7, #28]
  401172:	041b      	lsls	r3, r3, #16
  401174:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  401178:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
  40117a:	68fb      	ldr	r3, [r7, #12]
  40117c:	611a      	str	r2, [r3, #16]
  40117e:	e020      	b.n	4011c2 <twi_set_speed+0xd6>
	} else {
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  401180:	68bb      	ldr	r3, [r7, #8]
  401182:	005b      	lsls	r3, r3, #1
  401184:	687a      	ldr	r2, [r7, #4]
  401186:	fbb2 f3f3 	udiv	r3, r2, r3
  40118a:	3b04      	subs	r3, #4
  40118c:	61bb      	str	r3, [r7, #24]

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40118e:	e005      	b.n	40119c <twi_set_speed+0xb0>
			/* Increase clock divider */
			ckdiv++;
  401190:	69fb      	ldr	r3, [r7, #28]
  401192:	3301      	adds	r3, #1
  401194:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			c_lh_div /= TWI_CLK_DIVIDER;
  401196:	69bb      	ldr	r3, [r7, #24]
  401198:	085b      	lsrs	r3, r3, #1
  40119a:	61bb      	str	r3, [r7, #24]
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40119c:	69bb      	ldr	r3, [r7, #24]
  40119e:	2bff      	cmp	r3, #255	; 0xff
  4011a0:	d902      	bls.n	4011a8 <twi_set_speed+0xbc>
  4011a2:	69fb      	ldr	r3, [r7, #28]
  4011a4:	2b06      	cmp	r3, #6
  4011a6:	d9f3      	bls.n	401190 <twi_set_speed+0xa4>
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  4011a8:	69bb      	ldr	r3, [r7, #24]
  4011aa:	b2da      	uxtb	r2, r3
  4011ac:	69bb      	ldr	r3, [r7, #24]
  4011ae:	021b      	lsls	r3, r3, #8
  4011b0:	b29b      	uxth	r3, r3
  4011b2:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);
  4011b4:	69fb      	ldr	r3, [r7, #28]
  4011b6:	041b      	lsls	r3, r3, #16
  4011b8:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  4011bc:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
  4011be:	68fb      	ldr	r3, [r7, #12]
  4011c0:	611a      	str	r2, [r3, #16]
	}

	return PASS;
  4011c2:	2300      	movs	r3, #0
}
  4011c4:	4618      	mov	r0, r3
  4011c6:	3724      	adds	r7, #36	; 0x24
  4011c8:	46bd      	mov	sp, r7
  4011ca:	bc80      	pop	{r7}
  4011cc:	4770      	bx	lr
  4011ce:	bf00      	nop
  4011d0:	00061a80 	.word	0x00061a80
  4011d4:	0005dc00 	.word	0x0005dc00
  4011d8:	057619f1 	.word	0x057619f1
  4011dc:	3ffd1200 	.word	0x3ffd1200

004011e0 <twi_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
  4011e0:	b480      	push	{r7}
  4011e2:	b085      	sub	sp, #20
  4011e4:	af00      	add	r7, sp, #0
  4011e6:	6078      	str	r0, [r7, #4]
  4011e8:	6039      	str	r1, [r7, #0]
	uint32_t val;

	if (len == 0)
  4011ea:	683b      	ldr	r3, [r7, #0]
  4011ec:	2b00      	cmp	r3, #0
  4011ee:	d101      	bne.n	4011f4 <twi_mk_addr+0x14>
		return 0;
  4011f0:	2300      	movs	r3, #0
  4011f2:	e01d      	b.n	401230 <twi_mk_addr+0x50>

	val = addr[0];
  4011f4:	687b      	ldr	r3, [r7, #4]
  4011f6:	781b      	ldrb	r3, [r3, #0]
  4011f8:	60fb      	str	r3, [r7, #12]
	if (len > 1) {
  4011fa:	683b      	ldr	r3, [r7, #0]
  4011fc:	2b01      	cmp	r3, #1
  4011fe:	dd09      	ble.n	401214 <twi_mk_addr+0x34>
		val <<= 8;
  401200:	68fb      	ldr	r3, [r7, #12]
  401202:	021b      	lsls	r3, r3, #8
  401204:	60fb      	str	r3, [r7, #12]
		val |= addr[1];
  401206:	687b      	ldr	r3, [r7, #4]
  401208:	3301      	adds	r3, #1
  40120a:	781b      	ldrb	r3, [r3, #0]
  40120c:	461a      	mov	r2, r3
  40120e:	68fb      	ldr	r3, [r7, #12]
  401210:	4313      	orrs	r3, r2
  401212:	60fb      	str	r3, [r7, #12]
	}
	if (len > 2) {
  401214:	683b      	ldr	r3, [r7, #0]
  401216:	2b02      	cmp	r3, #2
  401218:	dd09      	ble.n	40122e <twi_mk_addr+0x4e>
		val <<= 8;
  40121a:	68fb      	ldr	r3, [r7, #12]
  40121c:	021b      	lsls	r3, r3, #8
  40121e:	60fb      	str	r3, [r7, #12]
		val |= addr[2];
  401220:	687b      	ldr	r3, [r7, #4]
  401222:	3302      	adds	r3, #2
  401224:	781b      	ldrb	r3, [r3, #0]
  401226:	461a      	mov	r2, r3
  401228:	68fb      	ldr	r3, [r7, #12]
  40122a:	4313      	orrs	r3, r2
  40122c:	60fb      	str	r3, [r7, #12]
	}
	return val;
  40122e:	68fb      	ldr	r3, [r7, #12]
}
  401230:	4618      	mov	r0, r3
  401232:	3714      	adds	r7, #20
  401234:	46bd      	mov	sp, r7
  401236:	bc80      	pop	{r7}
  401238:	4770      	bx	lr
	...

0040123c <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
  40123c:	b580      	push	{r7, lr}
  40123e:	b088      	sub	sp, #32
  401240:	af00      	add	r7, sp, #0
  401242:	6078      	str	r0, [r7, #4]
  401244:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t cnt = p_packet->length;
  401246:	683b      	ldr	r3, [r7, #0]
  401248:	68db      	ldr	r3, [r3, #12]
  40124a:	61fb      	str	r3, [r7, #28]
	uint8_t *buffer = p_packet->buffer;
  40124c:	683b      	ldr	r3, [r7, #0]
  40124e:	689b      	ldr	r3, [r3, #8]
  401250:	61bb      	str	r3, [r7, #24]
	uint8_t stop_sent = 0;
  401252:	2300      	movs	r3, #0
  401254:	75fb      	strb	r3, [r7, #23]
	uint32_t timeout = TWI_TIMEOUT;;
  401256:	f247 5330 	movw	r3, #30000	; 0x7530
  40125a:	613b      	str	r3, [r7, #16]
	
	/* Check argument */
	if (cnt == 0) {
  40125c:	69fb      	ldr	r3, [r7, #28]
  40125e:	2b00      	cmp	r3, #0
  401260:	d101      	bne.n	401266 <twi_master_read+0x2a>
		return TWI_INVALID_ARGUMENT;
  401262:	2301      	movs	r3, #1
  401264:	e069      	b.n	40133a <twi_master_read+0xfe>
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  401266:	687b      	ldr	r3, [r7, #4]
  401268:	2200      	movs	r2, #0
  40126a:	605a      	str	r2, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  40126c:	683b      	ldr	r3, [r7, #0]
  40126e:	7c1b      	ldrb	r3, [r3, #16]
  401270:	041b      	lsls	r3, r3, #16
  401272:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  401276:	683b      	ldr	r3, [r7, #0]
  401278:	685b      	ldr	r3, [r3, #4]
  40127a:	021b      	lsls	r3, r3, #8
  40127c:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  401280:	4313      	orrs	r3, r2
  401282:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
  401286:	687b      	ldr	r3, [r7, #4]
  401288:	605a      	str	r2, [r3, #4]
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  40128a:	687b      	ldr	r3, [r7, #4]
  40128c:	2200      	movs	r2, #0
  40128e:	60da      	str	r2, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  401290:	683a      	ldr	r2, [r7, #0]
  401292:	683b      	ldr	r3, [r7, #0]
  401294:	685b      	ldr	r3, [r3, #4]
  401296:	4619      	mov	r1, r3
  401298:	4610      	mov	r0, r2
  40129a:	4b2a      	ldr	r3, [pc, #168]	; (401344 <twi_master_read+0x108>)
  40129c:	4798      	blx	r3
  40129e:	4602      	mov	r2, r0
  4012a0:	687b      	ldr	r3, [r7, #4]
  4012a2:	60da      	str	r2, [r3, #12]

	/* Send a START condition */
	if (cnt == 1) {
  4012a4:	69fb      	ldr	r3, [r7, #28]
  4012a6:	2b01      	cmp	r3, #1
  4012a8:	d105      	bne.n	4012b6 <twi_master_read+0x7a>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  4012aa:	687b      	ldr	r3, [r7, #4]
  4012ac:	2203      	movs	r2, #3
  4012ae:	601a      	str	r2, [r3, #0]
		stop_sent = 1;
  4012b0:	2301      	movs	r3, #1
  4012b2:	75fb      	strb	r3, [r7, #23]
  4012b4:	e034      	b.n	401320 <twi_master_read+0xe4>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
  4012b6:	687b      	ldr	r3, [r7, #4]
  4012b8:	2201      	movs	r2, #1
  4012ba:	601a      	str	r2, [r3, #0]
		stop_sent = 0;
  4012bc:	2300      	movs	r3, #0
  4012be:	75fb      	strb	r3, [r7, #23]
	}

	while (cnt > 0) {
  4012c0:	e02e      	b.n	401320 <twi_master_read+0xe4>
		status = p_twi->TWI_SR;
  4012c2:	687b      	ldr	r3, [r7, #4]
  4012c4:	6a1b      	ldr	r3, [r3, #32]
  4012c6:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
  4012c8:	68fb      	ldr	r3, [r7, #12]
  4012ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
  4012ce:	2b00      	cmp	r3, #0
  4012d0:	d001      	beq.n	4012d6 <twi_master_read+0x9a>
			return TWI_RECEIVE_NACK;
  4012d2:	2305      	movs	r3, #5
  4012d4:	e031      	b.n	40133a <twi_master_read+0xfe>
		}

		if (!timeout--) {
  4012d6:	693b      	ldr	r3, [r7, #16]
  4012d8:	1e5a      	subs	r2, r3, #1
  4012da:	613a      	str	r2, [r7, #16]
  4012dc:	2b00      	cmp	r3, #0
  4012de:	d101      	bne.n	4012e4 <twi_master_read+0xa8>
			return TWI_ERROR_TIMEOUT;
  4012e0:	2309      	movs	r3, #9
  4012e2:	e02a      	b.n	40133a <twi_master_read+0xfe>
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  4012e4:	69fb      	ldr	r3, [r7, #28]
  4012e6:	2b01      	cmp	r3, #1
  4012e8:	d107      	bne.n	4012fa <twi_master_read+0xbe>
  4012ea:	7dfb      	ldrb	r3, [r7, #23]
  4012ec:	2b00      	cmp	r3, #0
  4012ee:	d104      	bne.n	4012fa <twi_master_read+0xbe>
			p_twi->TWI_CR = TWI_CR_STOP;
  4012f0:	687b      	ldr	r3, [r7, #4]
  4012f2:	2202      	movs	r2, #2
  4012f4:	601a      	str	r2, [r3, #0]
			stop_sent = 1;
  4012f6:	2301      	movs	r3, #1
  4012f8:	75fb      	strb	r3, [r7, #23]
		}

		if (!(status & TWI_SR_RXRDY)) {
  4012fa:	68fb      	ldr	r3, [r7, #12]
  4012fc:	f003 0302 	and.w	r3, r3, #2
  401300:	2b00      	cmp	r3, #0
  401302:	d100      	bne.n	401306 <twi_master_read+0xca>
			continue;
  401304:	e00c      	b.n	401320 <twi_master_read+0xe4>
		}
		*buffer++ = p_twi->TWI_RHR;
  401306:	69bb      	ldr	r3, [r7, #24]
  401308:	1c5a      	adds	r2, r3, #1
  40130a:	61ba      	str	r2, [r7, #24]
  40130c:	687a      	ldr	r2, [r7, #4]
  40130e:	6b12      	ldr	r2, [r2, #48]	; 0x30
  401310:	b2d2      	uxtb	r2, r2
  401312:	701a      	strb	r2, [r3, #0]

		cnt--;
  401314:	69fb      	ldr	r3, [r7, #28]
  401316:	3b01      	subs	r3, #1
  401318:	61fb      	str	r3, [r7, #28]
		timeout = TWI_TIMEOUT;
  40131a:	f247 5330 	movw	r3, #30000	; 0x7530
  40131e:	613b      	str	r3, [r7, #16]
	while (cnt > 0) {
  401320:	69fb      	ldr	r3, [r7, #28]
  401322:	2b00      	cmp	r3, #0
  401324:	d1cd      	bne.n	4012c2 <twi_master_read+0x86>
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  401326:	bf00      	nop
  401328:	687b      	ldr	r3, [r7, #4]
  40132a:	6a1b      	ldr	r3, [r3, #32]
  40132c:	f003 0301 	and.w	r3, r3, #1
  401330:	2b00      	cmp	r3, #0
  401332:	d0f9      	beq.n	401328 <twi_master_read+0xec>
	}

	p_twi->TWI_SR;
  401334:	687b      	ldr	r3, [r7, #4]
  401336:	6a1b      	ldr	r3, [r3, #32]

	return TWI_SUCCESS;
  401338:	2300      	movs	r3, #0
}
  40133a:	4618      	mov	r0, r3
  40133c:	3720      	adds	r7, #32
  40133e:	46bd      	mov	sp, r7
  401340:	bd80      	pop	{r7, pc}
  401342:	bf00      	nop
  401344:	004011e1 	.word	0x004011e1

00401348 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  401348:	b580      	push	{r7, lr}
  40134a:	b086      	sub	sp, #24
  40134c:	af00      	add	r7, sp, #0
  40134e:	6078      	str	r0, [r7, #4]
  401350:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t cnt = p_packet->length;
  401352:	683b      	ldr	r3, [r7, #0]
  401354:	68db      	ldr	r3, [r3, #12]
  401356:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  401358:	683b      	ldr	r3, [r7, #0]
  40135a:	689b      	ldr	r3, [r3, #8]
  40135c:	613b      	str	r3, [r7, #16]

	/* Check argument */
	if (cnt == 0) {
  40135e:	697b      	ldr	r3, [r7, #20]
  401360:	2b00      	cmp	r3, #0
  401362:	d101      	bne.n	401368 <twi_master_write+0x20>
		return TWI_INVALID_ARGUMENT;
  401364:	2301      	movs	r3, #1
  401366:	e056      	b.n	401416 <twi_master_write+0xce>
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  401368:	687b      	ldr	r3, [r7, #4]
  40136a:	2200      	movs	r2, #0
  40136c:	605a      	str	r2, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  40136e:	683b      	ldr	r3, [r7, #0]
  401370:	7c1b      	ldrb	r3, [r3, #16]
  401372:	041b      	lsls	r3, r3, #16
  401374:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  401378:	683b      	ldr	r3, [r7, #0]
  40137a:	685b      	ldr	r3, [r3, #4]
  40137c:	021b      	lsls	r3, r3, #8
  40137e:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  401382:	431a      	orrs	r2, r3
  401384:	687b      	ldr	r3, [r7, #4]
  401386:	605a      	str	r2, [r3, #4]
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  401388:	687b      	ldr	r3, [r7, #4]
  40138a:	2200      	movs	r2, #0
  40138c:	60da      	str	r2, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  40138e:	683a      	ldr	r2, [r7, #0]
  401390:	683b      	ldr	r3, [r7, #0]
  401392:	685b      	ldr	r3, [r3, #4]
  401394:	4619      	mov	r1, r3
  401396:	4610      	mov	r0, r2
  401398:	4b21      	ldr	r3, [pc, #132]	; (401420 <twi_master_write+0xd8>)
  40139a:	4798      	blx	r3
  40139c:	4602      	mov	r2, r0
  40139e:	687b      	ldr	r3, [r7, #4]
  4013a0:	60da      	str	r2, [r3, #12]

	/* Send all bytes */
	while (cnt > 0) {
  4013a2:	e019      	b.n	4013d8 <twi_master_write+0x90>
		status = p_twi->TWI_SR;
  4013a4:	687b      	ldr	r3, [r7, #4]
  4013a6:	6a1b      	ldr	r3, [r3, #32]
  4013a8:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
  4013aa:	68fb      	ldr	r3, [r7, #12]
  4013ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
  4013b0:	2b00      	cmp	r3, #0
  4013b2:	d001      	beq.n	4013b8 <twi_master_write+0x70>
			return TWI_RECEIVE_NACK;
  4013b4:	2305      	movs	r3, #5
  4013b6:	e02e      	b.n	401416 <twi_master_write+0xce>
		}

		if (!(status & TWI_SR_TXRDY)) {
  4013b8:	68fb      	ldr	r3, [r7, #12]
  4013ba:	f003 0304 	and.w	r3, r3, #4
  4013be:	2b00      	cmp	r3, #0
  4013c0:	d100      	bne.n	4013c4 <twi_master_write+0x7c>
			continue;
  4013c2:	e009      	b.n	4013d8 <twi_master_write+0x90>
		}
		p_twi->TWI_THR = *buffer++;
  4013c4:	693b      	ldr	r3, [r7, #16]
  4013c6:	1c5a      	adds	r2, r3, #1
  4013c8:	613a      	str	r2, [r7, #16]
  4013ca:	781b      	ldrb	r3, [r3, #0]
  4013cc:	461a      	mov	r2, r3
  4013ce:	687b      	ldr	r3, [r7, #4]
  4013d0:	635a      	str	r2, [r3, #52]	; 0x34

		cnt--;
  4013d2:	697b      	ldr	r3, [r7, #20]
  4013d4:	3b01      	subs	r3, #1
  4013d6:	617b      	str	r3, [r7, #20]
	while (cnt > 0) {
  4013d8:	697b      	ldr	r3, [r7, #20]
  4013da:	2b00      	cmp	r3, #0
  4013dc:	d1e2      	bne.n	4013a4 <twi_master_write+0x5c>
	}

	while (1) {
		status = p_twi->TWI_SR;
  4013de:	687b      	ldr	r3, [r7, #4]
  4013e0:	6a1b      	ldr	r3, [r3, #32]
  4013e2:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
  4013e4:	68fb      	ldr	r3, [r7, #12]
  4013e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
  4013ea:	2b00      	cmp	r3, #0
  4013ec:	d001      	beq.n	4013f2 <twi_master_write+0xaa>
			return TWI_RECEIVE_NACK;
  4013ee:	2305      	movs	r3, #5
  4013f0:	e011      	b.n	401416 <twi_master_write+0xce>
		}

		if (status & TWI_SR_TXRDY) {
  4013f2:	68fb      	ldr	r3, [r7, #12]
  4013f4:	f003 0304 	and.w	r3, r3, #4
  4013f8:	2b00      	cmp	r3, #0
  4013fa:	d100      	bne.n	4013fe <twi_master_write+0xb6>
		status = p_twi->TWI_SR;
  4013fc:	e7ef      	b.n	4013de <twi_master_write+0x96>
			break;
  4013fe:	bf00      	nop
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  401400:	687b      	ldr	r3, [r7, #4]
  401402:	2202      	movs	r2, #2
  401404:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  401406:	bf00      	nop
  401408:	687b      	ldr	r3, [r7, #4]
  40140a:	6a1b      	ldr	r3, [r3, #32]
  40140c:	f003 0301 	and.w	r3, r3, #1
  401410:	2b00      	cmp	r3, #0
  401412:	d0f9      	beq.n	401408 <twi_master_write+0xc0>
	}

	return TWI_SUCCESS;
  401414:	2300      	movs	r3, #0
}
  401416:	4618      	mov	r0, r3
  401418:	3718      	adds	r7, #24
  40141a:	46bd      	mov	sp, r7
  40141c:	bd80      	pop	{r7, pc}
  40141e:	bf00      	nop
  401420:	004011e1 	.word	0x004011e1

00401424 <twi_reset>:
 * \brief Reset TWI.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
  401424:	b480      	push	{r7}
  401426:	b083      	sub	sp, #12
  401428:	af00      	add	r7, sp, #0
  40142a:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  40142c:	687b      	ldr	r3, [r7, #4]
  40142e:	2280      	movs	r2, #128	; 0x80
  401430:	601a      	str	r2, [r3, #0]
	p_twi->TWI_RHR;
  401432:	687b      	ldr	r3, [r7, #4]
  401434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  401436:	bf00      	nop
  401438:	370c      	adds	r7, #12
  40143a:	46bd      	mov	sp, r7
  40143c:	bc80      	pop	{r7}
  40143e:	4770      	bx	lr

00401440 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401440:	b480      	push	{r7}
  401442:	b089      	sub	sp, #36	; 0x24
  401444:	af00      	add	r7, sp, #0
  401446:	60f8      	str	r0, [r7, #12]
  401448:	60b9      	str	r1, [r7, #8]
  40144a:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  40144c:	68bb      	ldr	r3, [r7, #8]
  40144e:	011a      	lsls	r2, r3, #4
  401450:	687b      	ldr	r3, [r7, #4]
  401452:	429a      	cmp	r2, r3
  401454:	d802      	bhi.n	40145c <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  401456:	2310      	movs	r3, #16
  401458:	61fb      	str	r3, [r7, #28]
  40145a:	e001      	b.n	401460 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  40145c:	2308      	movs	r3, #8
  40145e:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401460:	687b      	ldr	r3, [r7, #4]
  401462:	00da      	lsls	r2, r3, #3
  401464:	69fb      	ldr	r3, [r7, #28]
  401466:	68b9      	ldr	r1, [r7, #8]
  401468:	fb01 f303 	mul.w	r3, r1, r3
  40146c:	085b      	lsrs	r3, r3, #1
  40146e:	441a      	add	r2, r3
  401470:	69fb      	ldr	r3, [r7, #28]
  401472:	68b9      	ldr	r1, [r7, #8]
  401474:	fb01 f303 	mul.w	r3, r1, r3
  401478:	fbb2 f3f3 	udiv	r3, r2, r3
  40147c:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  40147e:	69bb      	ldr	r3, [r7, #24]
  401480:	08db      	lsrs	r3, r3, #3
  401482:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  401484:	69bb      	ldr	r3, [r7, #24]
  401486:	f003 0307 	and.w	r3, r3, #7
  40148a:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40148c:	697b      	ldr	r3, [r7, #20]
  40148e:	2b00      	cmp	r3, #0
  401490:	d003      	beq.n	40149a <usart_set_async_baudrate+0x5a>
  401492:	697b      	ldr	r3, [r7, #20]
  401494:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401498:	d301      	bcc.n	40149e <usart_set_async_baudrate+0x5e>
		return 1;
  40149a:	2301      	movs	r3, #1
  40149c:	e00f      	b.n	4014be <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  40149e:	69fb      	ldr	r3, [r7, #28]
  4014a0:	2b08      	cmp	r3, #8
  4014a2:	d105      	bne.n	4014b0 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  4014a4:	68fb      	ldr	r3, [r7, #12]
  4014a6:	685b      	ldr	r3, [r3, #4]
  4014a8:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  4014ac:	68fb      	ldr	r3, [r7, #12]
  4014ae:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4014b0:	693b      	ldr	r3, [r7, #16]
  4014b2:	041a      	lsls	r2, r3, #16
  4014b4:	697b      	ldr	r3, [r7, #20]
  4014b6:	431a      	orrs	r2, r3
  4014b8:	68fb      	ldr	r3, [r7, #12]
  4014ba:	621a      	str	r2, [r3, #32]

	return 0;
  4014bc:	2300      	movs	r3, #0
}
  4014be:	4618      	mov	r0, r3
  4014c0:	3724      	adds	r7, #36	; 0x24
  4014c2:	46bd      	mov	sp, r7
  4014c4:	bc80      	pop	{r7}
  4014c6:	4770      	bx	lr

004014c8 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  4014c8:	b580      	push	{r7, lr}
  4014ca:	b082      	sub	sp, #8
  4014cc:	af00      	add	r7, sp, #0
  4014ce:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  4014d0:	6878      	ldr	r0, [r7, #4]
  4014d2:	4b0f      	ldr	r3, [pc, #60]	; (401510 <usart_reset+0x48>)
  4014d4:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  4014d6:	687b      	ldr	r3, [r7, #4]
  4014d8:	2200      	movs	r2, #0
  4014da:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  4014dc:	687b      	ldr	r3, [r7, #4]
  4014de:	2200      	movs	r2, #0
  4014e0:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4014e2:	687b      	ldr	r3, [r7, #4]
  4014e4:	2200      	movs	r2, #0
  4014e6:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  4014e8:	6878      	ldr	r0, [r7, #4]
  4014ea:	4b0a      	ldr	r3, [pc, #40]	; (401514 <usart_reset+0x4c>)
  4014ec:	4798      	blx	r3
	usart_reset_rx(p_usart);
  4014ee:	6878      	ldr	r0, [r7, #4]
  4014f0:	4b09      	ldr	r3, [pc, #36]	; (401518 <usart_reset+0x50>)
  4014f2:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  4014f4:	6878      	ldr	r0, [r7, #4]
  4014f6:	4b09      	ldr	r3, [pc, #36]	; (40151c <usart_reset+0x54>)
  4014f8:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  4014fa:	6878      	ldr	r0, [r7, #4]
  4014fc:	4b08      	ldr	r3, [pc, #32]	; (401520 <usart_reset+0x58>)
  4014fe:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
  401500:	6878      	ldr	r0, [r7, #4]
  401502:	4b08      	ldr	r3, [pc, #32]	; (401524 <usart_reset+0x5c>)
  401504:	4798      	blx	r3
#endif
}
  401506:	bf00      	nop
  401508:	3708      	adds	r7, #8
  40150a:	46bd      	mov	sp, r7
  40150c:	bd80      	pop	{r7, pc}
  40150e:	bf00      	nop
  401510:	00401779 	.word	0x00401779
  401514:	00401605 	.word	0x00401605
  401518:	00401635 	.word	0x00401635
  40151c:	00401697 	.word	0x00401697
  401520:	004016cb 	.word	0x004016cb
  401524:	004016b1 	.word	0x004016b1

00401528 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  401528:	b580      	push	{r7, lr}
  40152a:	b084      	sub	sp, #16
  40152c:	af00      	add	r7, sp, #0
  40152e:	60f8      	str	r0, [r7, #12]
  401530:	60b9      	str	r1, [r7, #8]
  401532:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  401534:	68f8      	ldr	r0, [r7, #12]
  401536:	4b1a      	ldr	r3, [pc, #104]	; (4015a0 <usart_init_rs232+0x78>)
  401538:	4798      	blx	r3

	ul_reg_val = 0;
  40153a:	4b1a      	ldr	r3, [pc, #104]	; (4015a4 <usart_init_rs232+0x7c>)
  40153c:	2200      	movs	r2, #0
  40153e:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  401540:	68bb      	ldr	r3, [r7, #8]
  401542:	2b00      	cmp	r3, #0
  401544:	d009      	beq.n	40155a <usart_init_rs232+0x32>
  401546:	68bb      	ldr	r3, [r7, #8]
  401548:	681b      	ldr	r3, [r3, #0]
  40154a:	687a      	ldr	r2, [r7, #4]
  40154c:	4619      	mov	r1, r3
  40154e:	68f8      	ldr	r0, [r7, #12]
  401550:	4b15      	ldr	r3, [pc, #84]	; (4015a8 <usart_init_rs232+0x80>)
  401552:	4798      	blx	r3
  401554:	4603      	mov	r3, r0
  401556:	2b00      	cmp	r3, #0
  401558:	d001      	beq.n	40155e <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  40155a:	2301      	movs	r3, #1
  40155c:	e01b      	b.n	401596 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40155e:	68bb      	ldr	r3, [r7, #8]
  401560:	685a      	ldr	r2, [r3, #4]
  401562:	68bb      	ldr	r3, [r7, #8]
  401564:	689b      	ldr	r3, [r3, #8]
  401566:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401568:	68bb      	ldr	r3, [r7, #8]
  40156a:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40156c:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40156e:	68bb      	ldr	r3, [r7, #8]
  401570:	68db      	ldr	r3, [r3, #12]
  401572:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401574:	4b0b      	ldr	r3, [pc, #44]	; (4015a4 <usart_init_rs232+0x7c>)
  401576:	681b      	ldr	r3, [r3, #0]
  401578:	4313      	orrs	r3, r2
  40157a:	4a0a      	ldr	r2, [pc, #40]	; (4015a4 <usart_init_rs232+0x7c>)
  40157c:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  40157e:	4b09      	ldr	r3, [pc, #36]	; (4015a4 <usart_init_rs232+0x7c>)
  401580:	681b      	ldr	r3, [r3, #0]
  401582:	4a08      	ldr	r2, [pc, #32]	; (4015a4 <usart_init_rs232+0x7c>)
  401584:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  401586:	68fb      	ldr	r3, [r7, #12]
  401588:	685a      	ldr	r2, [r3, #4]
  40158a:	4b06      	ldr	r3, [pc, #24]	; (4015a4 <usart_init_rs232+0x7c>)
  40158c:	681b      	ldr	r3, [r3, #0]
  40158e:	431a      	orrs	r2, r3
  401590:	68fb      	ldr	r3, [r7, #12]
  401592:	605a      	str	r2, [r3, #4]

	return 0;
  401594:	2300      	movs	r3, #0
}
  401596:	4618      	mov	r0, r3
  401598:	3710      	adds	r7, #16
  40159a:	46bd      	mov	sp, r7
  40159c:	bd80      	pop	{r7, pc}
  40159e:	bf00      	nop
  4015a0:	004014c9 	.word	0x004014c9
  4015a4:	20000a54 	.word	0x20000a54
  4015a8:	00401441 	.word	0x00401441

004015ac <usart_init_hw_handshaking>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_hw_handshaking(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  4015ac:	b580      	push	{r7, lr}
  4015ae:	b084      	sub	sp, #16
  4015b0:	af00      	add	r7, sp, #0
  4015b2:	60f8      	str	r0, [r7, #12]
  4015b4:	60b9      	str	r1, [r7, #8]
  4015b6:	607a      	str	r2, [r7, #4]
	/* Initialize the USART as standard RS232. */
	if (usart_init_rs232(p_usart, p_usart_opt, ul_mck)) {
  4015b8:	687a      	ldr	r2, [r7, #4]
  4015ba:	68b9      	ldr	r1, [r7, #8]
  4015bc:	68f8      	ldr	r0, [r7, #12]
  4015be:	4b0a      	ldr	r3, [pc, #40]	; (4015e8 <usart_init_hw_handshaking+0x3c>)
  4015c0:	4798      	blx	r3
  4015c2:	4603      	mov	r3, r0
  4015c4:	2b00      	cmp	r3, #0
  4015c6:	d001      	beq.n	4015cc <usart_init_hw_handshaking+0x20>
		return 1;
  4015c8:	2301      	movs	r3, #1
  4015ca:	e008      	b.n	4015de <usart_init_hw_handshaking+0x32>
	}

	/* Set hardware handshaking mode. */
	p_usart->US_MR = (p_usart->US_MR & ~US_MR_USART_MODE_Msk) |
  4015cc:	68fb      	ldr	r3, [r7, #12]
  4015ce:	685b      	ldr	r3, [r3, #4]
  4015d0:	f023 030f 	bic.w	r3, r3, #15
  4015d4:	f043 0202 	orr.w	r2, r3, #2
  4015d8:	68fb      	ldr	r3, [r7, #12]
  4015da:	605a      	str	r2, [r3, #4]
			US_MR_USART_MODE_HW_HANDSHAKING;

	return 0;
  4015dc:	2300      	movs	r3, #0
}
  4015de:	4618      	mov	r0, r3
  4015e0:	3710      	adds	r7, #16
  4015e2:	46bd      	mov	sp, r7
  4015e4:	bd80      	pop	{r7, pc}
  4015e6:	bf00      	nop
  4015e8:	00401529 	.word	0x00401529

004015ec <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  4015ec:	b480      	push	{r7}
  4015ee:	b083      	sub	sp, #12
  4015f0:	af00      	add	r7, sp, #0
  4015f2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  4015f4:	687b      	ldr	r3, [r7, #4]
  4015f6:	2240      	movs	r2, #64	; 0x40
  4015f8:	601a      	str	r2, [r3, #0]
}
  4015fa:	bf00      	nop
  4015fc:	370c      	adds	r7, #12
  4015fe:	46bd      	mov	sp, r7
  401600:	bc80      	pop	{r7}
  401602:	4770      	bx	lr

00401604 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  401604:	b480      	push	{r7}
  401606:	b083      	sub	sp, #12
  401608:	af00      	add	r7, sp, #0
  40160a:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  40160c:	687b      	ldr	r3, [r7, #4]
  40160e:	2288      	movs	r2, #136	; 0x88
  401610:	601a      	str	r2, [r3, #0]
}
  401612:	bf00      	nop
  401614:	370c      	adds	r7, #12
  401616:	46bd      	mov	sp, r7
  401618:	bc80      	pop	{r7}
  40161a:	4770      	bx	lr

0040161c <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  40161c:	b480      	push	{r7}
  40161e:	b083      	sub	sp, #12
  401620:	af00      	add	r7, sp, #0
  401622:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  401624:	687b      	ldr	r3, [r7, #4]
  401626:	2210      	movs	r2, #16
  401628:	601a      	str	r2, [r3, #0]
}
  40162a:	bf00      	nop
  40162c:	370c      	adds	r7, #12
  40162e:	46bd      	mov	sp, r7
  401630:	bc80      	pop	{r7}
  401632:	4770      	bx	lr

00401634 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  401634:	b480      	push	{r7}
  401636:	b083      	sub	sp, #12
  401638:	af00      	add	r7, sp, #0
  40163a:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40163c:	687b      	ldr	r3, [r7, #4]
  40163e:	2224      	movs	r2, #36	; 0x24
  401640:	601a      	str	r2, [r3, #0]
}
  401642:	bf00      	nop
  401644:	370c      	adds	r7, #12
  401646:	46bd      	mov	sp, r7
  401648:	bc80      	pop	{r7}
  40164a:	4770      	bx	lr

0040164c <usart_enable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_enable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  40164c:	b480      	push	{r7}
  40164e:	b083      	sub	sp, #12
  401650:	af00      	add	r7, sp, #0
  401652:	6078      	str	r0, [r7, #4]
  401654:	6039      	str	r1, [r7, #0]
	p_usart->US_IER = ul_sources;
  401656:	687b      	ldr	r3, [r7, #4]
  401658:	683a      	ldr	r2, [r7, #0]
  40165a:	609a      	str	r2, [r3, #8]
}
  40165c:	bf00      	nop
  40165e:	370c      	adds	r7, #12
  401660:	46bd      	mov	sp, r7
  401662:	bc80      	pop	{r7}
  401664:	4770      	bx	lr

00401666 <usart_disable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_disable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  401666:	b480      	push	{r7}
  401668:	b083      	sub	sp, #12
  40166a:	af00      	add	r7, sp, #0
  40166c:	6078      	str	r0, [r7, #4]
  40166e:	6039      	str	r1, [r7, #0]
	p_usart->US_IDR = ul_sources;
  401670:	687b      	ldr	r3, [r7, #4]
  401672:	683a      	ldr	r2, [r7, #0]
  401674:	60da      	str	r2, [r3, #12]
}
  401676:	bf00      	nop
  401678:	370c      	adds	r7, #12
  40167a:	46bd      	mov	sp, r7
  40167c:	bc80      	pop	{r7}
  40167e:	4770      	bx	lr

00401680 <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  401680:	b480      	push	{r7}
  401682:	b083      	sub	sp, #12
  401684:	af00      	add	r7, sp, #0
  401686:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  401688:	687b      	ldr	r3, [r7, #4]
  40168a:	695b      	ldr	r3, [r3, #20]
}
  40168c:	4618      	mov	r0, r3
  40168e:	370c      	adds	r7, #12
  401690:	46bd      	mov	sp, r7
  401692:	bc80      	pop	{r7}
  401694:	4770      	bx	lr

00401696 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  401696:	b480      	push	{r7}
  401698:	b083      	sub	sp, #12
  40169a:	af00      	add	r7, sp, #0
  40169c:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  40169e:	687b      	ldr	r3, [r7, #4]
  4016a0:	f44f 7280 	mov.w	r2, #256	; 0x100
  4016a4:	601a      	str	r2, [r3, #0]
}
  4016a6:	bf00      	nop
  4016a8:	370c      	adds	r7, #12
  4016aa:	46bd      	mov	sp, r7
  4016ac:	bc80      	pop	{r7}
  4016ae:	4770      	bx	lr

004016b0 <usart_drive_DTR_pin_high>:
 * \brief Drive the pin DTR to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_DTR_pin_high(Usart *p_usart)
{
  4016b0:	b480      	push	{r7}
  4016b2:	b083      	sub	sp, #12
  4016b4:	af00      	add	r7, sp, #0
  4016b6:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_DTRDIS;
  4016b8:	687b      	ldr	r3, [r7, #4]
  4016ba:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  4016be:	601a      	str	r2, [r3, #0]
}
  4016c0:	bf00      	nop
  4016c2:	370c      	adds	r7, #12
  4016c4:	46bd      	mov	sp, r7
  4016c6:	bc80      	pop	{r7}
  4016c8:	4770      	bx	lr

004016ca <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  4016ca:	b480      	push	{r7}
  4016cc:	b083      	sub	sp, #12
  4016ce:	af00      	add	r7, sp, #0
  4016d0:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  4016d2:	687b      	ldr	r3, [r7, #4]
  4016d4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4016d8:	601a      	str	r2, [r3, #0]
}
  4016da:	bf00      	nop
  4016dc:	370c      	adds	r7, #12
  4016de:	46bd      	mov	sp, r7
  4016e0:	bc80      	pop	{r7}
  4016e2:	4770      	bx	lr

004016e4 <usart_putchar>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_putchar(Usart *p_usart, uint32_t c)
{
  4016e4:	b480      	push	{r7}
  4016e6:	b083      	sub	sp, #12
  4016e8:	af00      	add	r7, sp, #0
  4016ea:	6078      	str	r0, [r7, #4]
  4016ec:	6039      	str	r1, [r7, #0]
	while (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4016ee:	bf00      	nop
  4016f0:	687b      	ldr	r3, [r7, #4]
  4016f2:	695b      	ldr	r3, [r3, #20]
  4016f4:	f003 0302 	and.w	r3, r3, #2
  4016f8:	2b00      	cmp	r3, #0
  4016fa:	d0f9      	beq.n	4016f0 <usart_putchar+0xc>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4016fc:	683b      	ldr	r3, [r7, #0]
  4016fe:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401702:	687b      	ldr	r3, [r7, #4]
  401704:	61da      	str	r2, [r3, #28]

	return 0;
  401706:	2300      	movs	r3, #0
}
  401708:	4618      	mov	r0, r3
  40170a:	370c      	adds	r7, #12
  40170c:	46bd      	mov	sp, r7
  40170e:	bc80      	pop	{r7}
  401710:	4770      	bx	lr
	...

00401714 <usart_write_line>:
 *
 * \param p_usart Pointer to a USART instance.
 * \param string Pointer to one-line string to be sent.
 */
void usart_write_line(Usart *p_usart, const char *string)
{
  401714:	b580      	push	{r7, lr}
  401716:	b082      	sub	sp, #8
  401718:	af00      	add	r7, sp, #0
  40171a:	6078      	str	r0, [r7, #4]
  40171c:	6039      	str	r1, [r7, #0]
	while (*string != '\0') {
  40171e:	e007      	b.n	401730 <usart_write_line+0x1c>
		usart_putchar(p_usart, *string++);
  401720:	683b      	ldr	r3, [r7, #0]
  401722:	1c5a      	adds	r2, r3, #1
  401724:	603a      	str	r2, [r7, #0]
  401726:	781b      	ldrb	r3, [r3, #0]
  401728:	4619      	mov	r1, r3
  40172a:	6878      	ldr	r0, [r7, #4]
  40172c:	4b04      	ldr	r3, [pc, #16]	; (401740 <usart_write_line+0x2c>)
  40172e:	4798      	blx	r3
	while (*string != '\0') {
  401730:	683b      	ldr	r3, [r7, #0]
  401732:	781b      	ldrb	r3, [r3, #0]
  401734:	2b00      	cmp	r3, #0
  401736:	d1f3      	bne.n	401720 <usart_write_line+0xc>
	}
}
  401738:	bf00      	nop
  40173a:	3708      	adds	r7, #8
  40173c:	46bd      	mov	sp, r7
  40173e:	bd80      	pop	{r7, pc}
  401740:	004016e5 	.word	0x004016e5

00401744 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  401744:	b480      	push	{r7}
  401746:	b083      	sub	sp, #12
  401748:	af00      	add	r7, sp, #0
  40174a:	6078      	str	r0, [r7, #4]
  40174c:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40174e:	687b      	ldr	r3, [r7, #4]
  401750:	695b      	ldr	r3, [r3, #20]
  401752:	f003 0301 	and.w	r3, r3, #1
  401756:	2b00      	cmp	r3, #0
  401758:	d101      	bne.n	40175e <usart_read+0x1a>
		return 1;
  40175a:	2301      	movs	r3, #1
  40175c:	e006      	b.n	40176c <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40175e:	687b      	ldr	r3, [r7, #4]
  401760:	699b      	ldr	r3, [r3, #24]
  401762:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401766:	683b      	ldr	r3, [r7, #0]
  401768:	601a      	str	r2, [r3, #0]

	return 0;
  40176a:	2300      	movs	r3, #0
}
  40176c:	4618      	mov	r0, r3
  40176e:	370c      	adds	r7, #12
  401770:	46bd      	mov	sp, r7
  401772:	bc80      	pop	{r7}
  401774:	4770      	bx	lr
	...

00401778 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  401778:	b480      	push	{r7}
  40177a:	b083      	sub	sp, #12
  40177c:	af00      	add	r7, sp, #0
  40177e:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401780:	687b      	ldr	r3, [r7, #4]
  401782:	4a04      	ldr	r2, [pc, #16]	; (401794 <usart_disable_writeprotect+0x1c>)
  401784:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  401788:	bf00      	nop
  40178a:	370c      	adds	r7, #12
  40178c:	46bd      	mov	sp, r7
  40178e:	bc80      	pop	{r7}
  401790:	4770      	bx	lr
  401792:	bf00      	nop
  401794:	55534100 	.word	0x55534100

00401798 <wdt_disable>:

/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
  401798:	b480      	push	{r7}
  40179a:	b083      	sub	sp, #12
  40179c:	af00      	add	r7, sp, #0
  40179e:	6078      	str	r0, [r7, #4]
	p_wdt->WDT_MR = WDT_MR_WDDIS;
  4017a0:	687b      	ldr	r3, [r7, #4]
  4017a2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4017a6:	605a      	str	r2, [r3, #4]

}
  4017a8:	bf00      	nop
  4017aa:	370c      	adds	r7, #12
  4017ac:	46bd      	mov	sp, r7
  4017ae:	bc80      	pop	{r7}
  4017b0:	4770      	bx	lr
	...

004017b4 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  4017b4:	b480      	push	{r7}
  4017b6:	b083      	sub	sp, #12
  4017b8:	af00      	add	r7, sp, #0
  4017ba:	4603      	mov	r3, r0
  4017bc:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4017be:	4908      	ldr	r1, [pc, #32]	; (4017e0 <NVIC_EnableIRQ+0x2c>)
  4017c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4017c4:	095b      	lsrs	r3, r3, #5
  4017c6:	79fa      	ldrb	r2, [r7, #7]
  4017c8:	f002 021f 	and.w	r2, r2, #31
  4017cc:	2001      	movs	r0, #1
  4017ce:	fa00 f202 	lsl.w	r2, r0, r2
  4017d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4017d6:	bf00      	nop
  4017d8:	370c      	adds	r7, #12
  4017da:	46bd      	mov	sp, r7
  4017dc:	bc80      	pop	{r7}
  4017de:	4770      	bx	lr
  4017e0:	e000e100 	.word	0xe000e100

004017e4 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  4017e4:	b480      	push	{r7}
  4017e6:	b083      	sub	sp, #12
  4017e8:	af00      	add	r7, sp, #0
  4017ea:	4603      	mov	r3, r0
  4017ec:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4017ee:	4909      	ldr	r1, [pc, #36]	; (401814 <NVIC_DisableIRQ+0x30>)
  4017f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4017f4:	095b      	lsrs	r3, r3, #5
  4017f6:	79fa      	ldrb	r2, [r7, #7]
  4017f8:	f002 021f 	and.w	r2, r2, #31
  4017fc:	2001      	movs	r0, #1
  4017fe:	fa00 f202 	lsl.w	r2, r0, r2
  401802:	3320      	adds	r3, #32
  401804:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401808:	bf00      	nop
  40180a:	370c      	adds	r7, #12
  40180c:	46bd      	mov	sp, r7
  40180e:	bc80      	pop	{r7}
  401810:	4770      	bx	lr
  401812:	bf00      	nop
  401814:	e000e100 	.word	0xe000e100

00401818 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  401818:	b480      	push	{r7}
  40181a:	b083      	sub	sp, #12
  40181c:	af00      	add	r7, sp, #0
  40181e:	4603      	mov	r3, r0
  401820:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401822:	4909      	ldr	r1, [pc, #36]	; (401848 <NVIC_ClearPendingIRQ+0x30>)
  401824:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401828:	095b      	lsrs	r3, r3, #5
  40182a:	79fa      	ldrb	r2, [r7, #7]
  40182c:	f002 021f 	and.w	r2, r2, #31
  401830:	2001      	movs	r0, #1
  401832:	fa00 f202 	lsl.w	r2, r0, r2
  401836:	3360      	adds	r3, #96	; 0x60
  401838:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40183c:	bf00      	nop
  40183e:	370c      	adds	r7, #12
  401840:	46bd      	mov	sp, r7
  401842:	bc80      	pop	{r7}
  401844:	4770      	bx	lr
  401846:	bf00      	nop
  401848:	e000e100 	.word	0xe000e100

0040184c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  40184c:	b480      	push	{r7}
  40184e:	b083      	sub	sp, #12
  401850:	af00      	add	r7, sp, #0
  401852:	4603      	mov	r3, r0
  401854:	6039      	str	r1, [r7, #0]
  401856:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  401858:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40185c:	2b00      	cmp	r3, #0
  40185e:	da0b      	bge.n	401878 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401860:	490d      	ldr	r1, [pc, #52]	; (401898 <NVIC_SetPriority+0x4c>)
  401862:	79fb      	ldrb	r3, [r7, #7]
  401864:	f003 030f 	and.w	r3, r3, #15
  401868:	3b04      	subs	r3, #4
  40186a:	683a      	ldr	r2, [r7, #0]
  40186c:	b2d2      	uxtb	r2, r2
  40186e:	0112      	lsls	r2, r2, #4
  401870:	b2d2      	uxtb	r2, r2
  401872:	440b      	add	r3, r1
  401874:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
  401876:	e009      	b.n	40188c <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401878:	4908      	ldr	r1, [pc, #32]	; (40189c <NVIC_SetPriority+0x50>)
  40187a:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40187e:	683a      	ldr	r2, [r7, #0]
  401880:	b2d2      	uxtb	r2, r2
  401882:	0112      	lsls	r2, r2, #4
  401884:	b2d2      	uxtb	r2, r2
  401886:	440b      	add	r3, r1
  401888:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  40188c:	bf00      	nop
  40188e:	370c      	adds	r7, #12
  401890:	46bd      	mov	sp, r7
  401892:	bc80      	pop	{r7}
  401894:	4770      	bx	lr
  401896:	bf00      	nop
  401898:	e000ed00 	.word	0xe000ed00
  40189c:	e000e100 	.word	0xe000e100

004018a0 <osc_get_rate>:
{
  4018a0:	b480      	push	{r7}
  4018a2:	b083      	sub	sp, #12
  4018a4:	af00      	add	r7, sp, #0
  4018a6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4018a8:	687b      	ldr	r3, [r7, #4]
  4018aa:	2b07      	cmp	r3, #7
  4018ac:	d825      	bhi.n	4018fa <osc_get_rate+0x5a>
  4018ae:	a201      	add	r2, pc, #4	; (adr r2, 4018b4 <osc_get_rate+0x14>)
  4018b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4018b4:	004018d5 	.word	0x004018d5
  4018b8:	004018db 	.word	0x004018db
  4018bc:	004018e1 	.word	0x004018e1
  4018c0:	004018e7 	.word	0x004018e7
  4018c4:	004018eb 	.word	0x004018eb
  4018c8:	004018ef 	.word	0x004018ef
  4018cc:	004018f3 	.word	0x004018f3
  4018d0:	004018f7 	.word	0x004018f7
		return OSC_SLCK_32K_RC_HZ;
  4018d4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4018d8:	e010      	b.n	4018fc <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  4018da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4018de:	e00d      	b.n	4018fc <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  4018e0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4018e4:	e00a      	b.n	4018fc <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  4018e6:	4b08      	ldr	r3, [pc, #32]	; (401908 <osc_get_rate+0x68>)
  4018e8:	e008      	b.n	4018fc <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4018ea:	4b08      	ldr	r3, [pc, #32]	; (40190c <osc_get_rate+0x6c>)
  4018ec:	e006      	b.n	4018fc <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  4018ee:	4b08      	ldr	r3, [pc, #32]	; (401910 <osc_get_rate+0x70>)
  4018f0:	e004      	b.n	4018fc <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  4018f2:	4b07      	ldr	r3, [pc, #28]	; (401910 <osc_get_rate+0x70>)
  4018f4:	e002      	b.n	4018fc <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  4018f6:	4b06      	ldr	r3, [pc, #24]	; (401910 <osc_get_rate+0x70>)
  4018f8:	e000      	b.n	4018fc <osc_get_rate+0x5c>
	return 0;
  4018fa:	2300      	movs	r3, #0
}
  4018fc:	4618      	mov	r0, r3
  4018fe:	370c      	adds	r7, #12
  401900:	46bd      	mov	sp, r7
  401902:	bc80      	pop	{r7}
  401904:	4770      	bx	lr
  401906:	bf00      	nop
  401908:	003d0900 	.word	0x003d0900
  40190c:	007a1200 	.word	0x007a1200
  401910:	00b71b00 	.word	0x00b71b00

00401914 <sysclk_get_main_hz>:
{
  401914:	b580      	push	{r7, lr}
  401916:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401918:	2006      	movs	r0, #6
  40191a:	4b04      	ldr	r3, [pc, #16]	; (40192c <sysclk_get_main_hz+0x18>)
  40191c:	4798      	blx	r3
  40191e:	4602      	mov	r2, r0
  401920:	4613      	mov	r3, r2
  401922:	009b      	lsls	r3, r3, #2
  401924:	4413      	add	r3, r2
  401926:	009b      	lsls	r3, r3, #2
}
  401928:	4618      	mov	r0, r3
  40192a:	bd80      	pop	{r7, pc}
  40192c:	004018a1 	.word	0x004018a1

00401930 <sysclk_get_cpu_hz>:
{
  401930:	b580      	push	{r7, lr}
  401932:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401934:	4b02      	ldr	r3, [pc, #8]	; (401940 <sysclk_get_cpu_hz+0x10>)
  401936:	4798      	blx	r3
  401938:	4603      	mov	r3, r0
  40193a:	085b      	lsrs	r3, r3, #1
}
  40193c:	4618      	mov	r0, r3
  40193e:	bd80      	pop	{r7, pc}
  401940:	00401915 	.word	0x00401915

00401944 <vsync_handler>:
volatile uint32_t g_ul_vsync_flag = false;


// brief Handler for vertical synchronization using by the OV7740 image sensor.
void vsync_handler(uint32_t ul_id, uint32_t ul_mask)
{
  401944:	b480      	push	{r7}
  401946:	b083      	sub	sp, #12
  401948:	af00      	add	r7, sp, #0
  40194a:	6078      	str	r0, [r7, #4]
  40194c:	6039      	str	r1, [r7, #0]
	unused(ul_id);
	unused(ul_mask);

	g_ul_vsync_flag = 1;
  40194e:	4b04      	ldr	r3, [pc, #16]	; (401960 <vsync_handler+0x1c>)
  401950:	2201      	movs	r2, #1
  401952:	601a      	str	r2, [r3, #0]
}
  401954:	bf00      	nop
  401956:	370c      	adds	r7, #12
  401958:	46bd      	mov	sp, r7
  40195a:	bc80      	pop	{r7}
  40195c:	4770      	bx	lr
  40195e:	bf00      	nop
  401960:	20000a58 	.word	0x20000a58

00401964 <init_vsync_interrupts>:



// brief Initialize Vsync_Handler. 
void init_vsync_interrupts(void)
{
  401964:	b590      	push	{r4, r7, lr}
  401966:	b083      	sub	sp, #12
  401968:	af02      	add	r7, sp, #8
	/* Initialize PIO interrupt handler, see PIO definition in conf_board.h
	**/
	pio_handler_set(OV2640_VSYNC_PIO, OV2640_VSYNC_ID, OV2640_VSYNC_MASK,
  40196a:	4b08      	ldr	r3, [pc, #32]	; (40198c <init_vsync_interrupts+0x28>)
  40196c:	9300      	str	r3, [sp, #0]
  40196e:	2301      	movs	r3, #1
  401970:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401974:	210b      	movs	r1, #11
  401976:	4806      	ldr	r0, [pc, #24]	; (401990 <init_vsync_interrupts+0x2c>)
  401978:	4c06      	ldr	r4, [pc, #24]	; (401994 <init_vsync_interrupts+0x30>)
  40197a:	47a0      	blx	r4
			OV2640_VSYNC_TYPE, vsync_handler);

	/* Enable PIO controller IRQs */
	NVIC_EnableIRQ((IRQn_Type)OV2640_VSYNC_ID);
  40197c:	200b      	movs	r0, #11
  40197e:	4b06      	ldr	r3, [pc, #24]	; (401998 <init_vsync_interrupts+0x34>)
  401980:	4798      	blx	r3
	
	// necessary?
	// pio_enable_interrupt(OV2640_VSYNC_PIO, OV2640_VSYNC_MASK);
}
  401982:	bf00      	nop
  401984:	3704      	adds	r7, #4
  401986:	46bd      	mov	sp, r7
  401988:	bd90      	pop	{r4, r7, pc}
  40198a:	bf00      	nop
  40198c:	00401945 	.word	0x00401945
  401990:	400e0e00 	.word	0x400e0e00
  401994:	00400b11 	.word	0x00400b11
  401998:	004017b5 	.word	0x004017b5

0040199c <configure_twi>:


void configure_twi(void)
{
  40199c:	b580      	push	{r7, lr}
  40199e:	b084      	sub	sp, #16
  4019a0:	af00      	add	r7, sp, #0
	
	twi_options_t opt;

	
	/* Enable TWI peripheral */
	pmc_enable_periph_clk(ID_BOARD_TWI);
  4019a2:	2013      	movs	r0, #19
  4019a4:	4b0e      	ldr	r3, [pc, #56]	; (4019e0 <configure_twi+0x44>)
  4019a6:	4798      	blx	r3

	/* Init TWI peripheral */
	opt.master_clk = sysclk_get_cpu_hz();
  4019a8:	4b0e      	ldr	r3, [pc, #56]	; (4019e4 <configure_twi+0x48>)
  4019aa:	4798      	blx	r3
  4019ac:	4603      	mov	r3, r0
  4019ae:	607b      	str	r3, [r7, #4]
	opt.speed      = TWI_CLK;
  4019b0:	4b0d      	ldr	r3, [pc, #52]	; (4019e8 <configure_twi+0x4c>)
  4019b2:	60bb      	str	r3, [r7, #8]
	twi_master_init(BOARD_TWI, &opt);
  4019b4:	1d3b      	adds	r3, r7, #4
  4019b6:	4619      	mov	r1, r3
  4019b8:	480c      	ldr	r0, [pc, #48]	; (4019ec <configure_twi+0x50>)
  4019ba:	4b0d      	ldr	r3, [pc, #52]	; (4019f0 <configure_twi+0x54>)
  4019bc:	4798      	blx	r3
	

	/* Configure TWI interrupts */
	NVIC_DisableIRQ(BOARD_TWI_IRQn);
  4019be:	2013      	movs	r0, #19
  4019c0:	4b0c      	ldr	r3, [pc, #48]	; (4019f4 <configure_twi+0x58>)
  4019c2:	4798      	blx	r3
	NVIC_ClearPendingIRQ(BOARD_TWI_IRQn);
  4019c4:	2013      	movs	r0, #19
  4019c6:	4b0c      	ldr	r3, [pc, #48]	; (4019f8 <configure_twi+0x5c>)
  4019c8:	4798      	blx	r3
	NVIC_SetPriority(BOARD_TWI_IRQn, 0);
  4019ca:	2100      	movs	r1, #0
  4019cc:	2013      	movs	r0, #19
  4019ce:	4b0b      	ldr	r3, [pc, #44]	; (4019fc <configure_twi+0x60>)
  4019d0:	4798      	blx	r3
	NVIC_EnableIRQ(BOARD_TWI_IRQn);
  4019d2:	2013      	movs	r0, #19
  4019d4:	4b0a      	ldr	r3, [pc, #40]	; (401a00 <configure_twi+0x64>)
  4019d6:	4798      	blx	r3
	
}
  4019d8:	bf00      	nop
  4019da:	3710      	adds	r7, #16
  4019dc:	46bd      	mov	sp, r7
  4019de:	bd80      	pop	{r7, pc}
  4019e0:	00400e7d 	.word	0x00400e7d
  4019e4:	00401931 	.word	0x00401931
  4019e8:	00061a80 	.word	0x00061a80
  4019ec:	40018000 	.word	0x40018000
  4019f0:	00401089 	.word	0x00401089
  4019f4:	004017e5 	.word	0x004017e5
  4019f8:	00401819 	.word	0x00401819
  4019fc:	0040184d 	.word	0x0040184d
  401a00:	004017b5 	.word	0x004017b5

00401a04 <pio_capture_init>:
 *
 * \param p_pio PIO instance to be configured in PIO capture mode.
 * \param ul_id Corresponding PIO ID.
 */
void pio_capture_init(Pio *p_pio, uint32_t ul_id)
{
  401a04:	b580      	push	{r7, lr}
  401a06:	b082      	sub	sp, #8
  401a08:	af00      	add	r7, sp, #0
  401a0a:	6078      	str	r0, [r7, #4]
  401a0c:	6039      	str	r1, [r7, #0]
	/* Enable peripheral clock */
	pmc_enable_periph_clk(ul_id);
  401a0e:	6838      	ldr	r0, [r7, #0]
  401a10:	4b1a      	ldr	r3, [pc, #104]	; (401a7c <pio_capture_init+0x78>)
  401a12:	4798      	blx	r3

	/* Disable pio capture */
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_PCEN);
  401a14:	687b      	ldr	r3, [r7, #4]
  401a16:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  401a1a:	f023 0201 	bic.w	r2, r3, #1
  401a1e:	687b      	ldr	r3, [r7, #4]
  401a20:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

	/* Disable rxbuff interrupt */
	p_pio->PIO_PCIDR |= PIO_PCIDR_RXBUFF;
  401a24:	687b      	ldr	r3, [r7, #4]
  401a26:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
  401a2a:	f043 0208 	orr.w	r2, r3, #8
  401a2e:	687b      	ldr	r3, [r7, #4]
  401a30:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

	/* 32bit width*/
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_DSIZE_Msk);
  401a34:	687b      	ldr	r3, [r7, #4]
  401a36:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  401a3a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
  401a3e:	687b      	ldr	r3, [r7, #4]
  401a40:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	p_pio->PIO_PCMR |= PIO_PCMR_DSIZE_WORD;
  401a44:	687b      	ldr	r3, [r7, #4]
  401a46:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  401a4a:	f043 0220 	orr.w	r2, r3, #32
  401a4e:	687b      	ldr	r3, [r7, #4]
  401a50:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

	/* Only HSYNC and VSYNC enabled */
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_ALWYS);
  401a54:	687b      	ldr	r3, [r7, #4]
  401a56:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  401a5a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
  401a5e:	687b      	ldr	r3, [r7, #4]
  401a60:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_HALFS);
  401a64:	687b      	ldr	r3, [r7, #4]
  401a66:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  401a6a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
  401a6e:	687b      	ldr	r3, [r7, #4]
  401a70:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

}
  401a74:	bf00      	nop
  401a76:	3708      	adds	r7, #8
  401a78:	46bd      	mov	sp, r7
  401a7a:	bd80      	pop	{r7, pc}
  401a7c:	00400e7d 	.word	0x00400e7d

00401a80 <pio_capture_to_buffer>:
 * \param p_pio PIO instance which will capture data from OV7740 image sensor.
 * \param p_uc_buf Buffer address where captured data must be stored.
 * \param ul_size Data frame size.
 */
uint8_t pio_capture_to_buffer(Pio *p_pio, uint8_t *uc_buf, uint32_t ul_size)     
{
  401a80:	b480      	push	{r7}
  401a82:	b085      	sub	sp, #20
  401a84:	af00      	add	r7, sp, #0
  401a86:	60f8      	str	r0, [r7, #12]
  401a88:	60b9      	str	r1, [r7, #8]
  401a8a:	607a      	str	r2, [r7, #4]
	/* Check if the first PDC bank is free */
	if ((p_pio->PIO_RCR == 0) && (p_pio->PIO_RNCR == 0)) {
  401a8c:	68fb      	ldr	r3, [r7, #12]
  401a8e:	f8d3 316c 	ldr.w	r3, [r3, #364]	; 0x16c
  401a92:	2b00      	cmp	r3, #0
  401a94:	d112      	bne.n	401abc <pio_capture_to_buffer+0x3c>
  401a96:	68fb      	ldr	r3, [r7, #12]
  401a98:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
  401a9c:	2b00      	cmp	r3, #0
  401a9e:	d10d      	bne.n	401abc <pio_capture_to_buffer+0x3c>
		p_pio->PIO_RPR = (uint32_t)uc_buf;
  401aa0:	68ba      	ldr	r2, [r7, #8]
  401aa2:	68fb      	ldr	r3, [r7, #12]
  401aa4:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
		p_pio->PIO_RCR = ul_size;
  401aa8:	68fb      	ldr	r3, [r7, #12]
  401aaa:	687a      	ldr	r2, [r7, #4]
  401aac:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
		p_pio->PIO_PTCR = PIO_PTCR_RXTEN;
  401ab0:	68fb      	ldr	r3, [r7, #12]
  401ab2:	2201      	movs	r2, #1
  401ab4:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
		return 1;
  401ab8:	2301      	movs	r3, #1
  401aba:	e00f      	b.n	401adc <pio_capture_to_buffer+0x5c>
		} else if (p_pio->PIO_RNCR == 0) {
  401abc:	68fb      	ldr	r3, [r7, #12]
  401abe:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
  401ac2:	2b00      	cmp	r3, #0
  401ac4:	d109      	bne.n	401ada <pio_capture_to_buffer+0x5a>
		p_pio->PIO_RNPR = (uint32_t)uc_buf;
  401ac6:	68ba      	ldr	r2, [r7, #8]
  401ac8:	68fb      	ldr	r3, [r7, #12]
  401aca:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
		p_pio->PIO_RNCR = ul_size;
  401ace:	68fb      	ldr	r3, [r7, #12]
  401ad0:	687a      	ldr	r2, [r7, #4]
  401ad2:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
		return 1;
  401ad6:	2301      	movs	r3, #1
  401ad8:	e000      	b.n	401adc <pio_capture_to_buffer+0x5c>
		} else {
		return 0;
  401ada:	2300      	movs	r3, #0
	}
}
  401adc:	4618      	mov	r0, r3
  401ade:	3714      	adds	r7, #20
  401ae0:	46bd      	mov	sp, r7
  401ae2:	bc80      	pop	{r7}
  401ae4:	4770      	bx	lr
	...

00401ae8 <init_camera>:



void init_camera(void)
{
  401ae8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401aec:	af00      	add	r7, sp, #0
	//gpio_configure_pin(OV_DATA_BUS_D6, OV_DATA_BUS_FLAGS);
	//gpio_configure_pin(OV_DATA_BUS_D7, OV_DATA_BUS_FLAGS);
	
	
	
	pmc_enable_pllbck(7, 0x1, 1); /* PLLA work at 96 Mhz */
  401aee:	2201      	movs	r2, #1
  401af0:	2101      	movs	r1, #1
  401af2:	2007      	movs	r0, #7
  401af4:	4b2e      	ldr	r3, [pc, #184]	; (401bb0 <init_camera+0xc8>)
  401af6:	4798      	blx	r3
	// configure clock pins
	
	
	/* Init Vsync handler*/
	init_vsync_interrupts();
  401af8:	4b2e      	ldr	r3, [pc, #184]	; (401bb4 <init_camera+0xcc>)
  401afa:	4798      	blx	r3
	//	pio_disable_interrupt(VSYNC_PIO, VSYNC_MASK);    // try???
	g_ul_vsync_flag = 0;	// reset the flag
  401afc:	4b2e      	ldr	r3, [pc, #184]	; (401bb8 <init_camera+0xd0>)
  401afe:	2200      	movs	r2, #0
  401b00:	601a      	str	r2, [r3, #0]
	
	/* Init PIO capture*/
	pio_capture_init(OV_DATA_BUS_PIO, OV_DATA_BUS_ID);
  401b02:	210b      	movs	r1, #11
  401b04:	482d      	ldr	r0, [pc, #180]	; (401bbc <init_camera+0xd4>)
  401b06:	4b2e      	ldr	r3, [pc, #184]	; (401bc0 <init_camera+0xd8>)
  401b08:	4798      	blx	r3
	///* Turn on ov7740 image sensor using power pin */
	//ov_power(true, OV_POWER_PIO, OV_POWER_MASK);

	/* Init PCK0 to work at 24 Mhz */
	/* 96/4=24 Mhz */
	PMC->PMC_PCK[1] = (PMC_PCK_PRES_CLK_4 | PMC_PCK_CSS_PLLB_CLK);				// changed from 0 to 1 since we are using PCK1, for address info, refer to page 529 of MCU data sheet
  401b0a:	4b2e      	ldr	r3, [pc, #184]	; (401bc4 <init_camera+0xdc>)
  401b0c:	2223      	movs	r2, #35	; 0x23
  401b0e:	645a      	str	r2, [r3, #68]	; 0x44
	PMC->PMC_SCER = PMC_SCER_PCK1;												// changed from 0 to 1 since we are using PCK1
  401b10:	4b2c      	ldr	r3, [pc, #176]	; (401bc4 <init_camera+0xdc>)
  401b12:	f44f 7200 	mov.w	r2, #512	; 0x200
  401b16:	601a      	str	r2, [r3, #0]
	while (!(PMC->PMC_SCSR & PMC_SCSR_PCK1)) {									// changed from 0 to 1 since we are using PCK1
  401b18:	bf00      	nop
  401b1a:	4b2a      	ldr	r3, [pc, #168]	; (401bc4 <init_camera+0xdc>)
  401b1c:	689b      	ldr	r3, [r3, #8]
  401b1e:	f403 7300 	and.w	r3, r3, #512	; 0x200
  401b22:	2b00      	cmp	r3, #0
  401b24:	d0f9      	beq.n	401b1a <init_camera+0x32>
	}
	
	
	configure_twi();              // initialize twi 
  401b26:	4b28      	ldr	r3, [pc, #160]	; (401bc8 <init_camera+0xe0>)
  401b28:	4798      	blx	r3
	

	/* Wait 3 seconds to let the image sensor to adapt to environment */
	delay_ms(3000);	
  401b2a:	4b28      	ldr	r3, [pc, #160]	; (401bcc <init_camera+0xe4>)
  401b2c:	4798      	blx	r3
  401b2e:	4603      	mov	r3, r0
  401b30:	4619      	mov	r1, r3
  401b32:	f04f 0200 	mov.w	r2, #0
  401b36:	460b      	mov	r3, r1
  401b38:	4614      	mov	r4, r2
  401b3a:	18db      	adds	r3, r3, r3
  401b3c:	eb44 0404 	adc.w	r4, r4, r4
  401b40:	185b      	adds	r3, r3, r1
  401b42:	eb44 0402 	adc.w	r4, r4, r2
  401b46:	ea4f 1b04 	mov.w	fp, r4, lsl #4
  401b4a:	ea4b 7b13 	orr.w	fp, fp, r3, lsr #28
  401b4e:	ea4f 1a03 	mov.w	sl, r3, lsl #4
  401b52:	4653      	mov	r3, sl
  401b54:	465c      	mov	r4, fp
  401b56:	1a5b      	subs	r3, r3, r1
  401b58:	eb64 0402 	sbc.w	r4, r4, r2
  401b5c:	ea4f 09c4 	mov.w	r9, r4, lsl #3
  401b60:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
  401b64:	ea4f 08c3 	mov.w	r8, r3, lsl #3
  401b68:	4643      	mov	r3, r8
  401b6a:	464c      	mov	r4, r9
  401b6c:	1a5b      	subs	r3, r3, r1
  401b6e:	eb64 0402 	sbc.w	r4, r4, r2
  401b72:	00e6      	lsls	r6, r4, #3
  401b74:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
  401b78:	00dd      	lsls	r5, r3, #3
  401b7a:	462b      	mov	r3, r5
  401b7c:	4634      	mov	r4, r6
  401b7e:	4619      	mov	r1, r3
  401b80:	4622      	mov	r2, r4
  401b82:	f243 63af 	movw	r3, #13999	; 0x36af
  401b86:	f04f 0400 	mov.w	r4, #0
  401b8a:	18cd      	adds	r5, r1, r3
  401b8c:	eb42 0604 	adc.w	r6, r2, r4
  401b90:	4628      	mov	r0, r5
  401b92:	4631      	mov	r1, r6
  401b94:	4c0e      	ldr	r4, [pc, #56]	; (401bd0 <init_camera+0xe8>)
  401b96:	f243 62b0 	movw	r2, #14000	; 0x36b0
  401b9a:	f04f 0300 	mov.w	r3, #0
  401b9e:	47a0      	blx	r4
  401ba0:	4603      	mov	r3, r0
  401ba2:	460c      	mov	r4, r1
  401ba4:	4618      	mov	r0, r3
  401ba6:	4b0b      	ldr	r3, [pc, #44]	; (401bd4 <init_camera+0xec>)
  401ba8:	4798      	blx	r3

}
  401baa:	bf00      	nop
  401bac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401bb0:	00400dfd 	.word	0x00400dfd
  401bb4:	00401965 	.word	0x00401965
  401bb8:	20000a58 	.word	0x20000a58
  401bbc:	400e0e00 	.word	0x400e0e00
  401bc0:	00401a05 	.word	0x00401a05
  401bc4:	400e0400 	.word	0x400e0400
  401bc8:	0040199d 	.word	0x0040199d
  401bcc:	00401931 	.word	0x00401931
  401bd0:	00403319 	.word	0x00403319
  401bd4:	20000001 	.word	0x20000001

00401bd8 <configure_camera>:

void configure_camera(void)
{
  401bd8:	b580      	push	{r7, lr}
  401bda:	af00      	add	r7, sp, #0
		/* ov7740 Initialization */
	while (ov_init(BOARD_TWI) == 1) {
  401bdc:	bf00      	nop
  401bde:	480c      	ldr	r0, [pc, #48]	; (401c10 <configure_camera+0x38>)
  401be0:	4b0c      	ldr	r3, [pc, #48]	; (401c14 <configure_camera+0x3c>)
  401be2:	4798      	blx	r3
  401be4:	4603      	mov	r3, r0
  401be6:	2b01      	cmp	r3, #1
  401be8:	d0f9      	beq.n	401bde <configure_camera+0x6>
	}

	/* ov7740 configuration */
	ov_configure(BOARD_TWI, JPEG_INIT);
  401bea:	2100      	movs	r1, #0
  401bec:	4808      	ldr	r0, [pc, #32]	; (401c10 <configure_camera+0x38>)
  401bee:	4b0a      	ldr	r3, [pc, #40]	; (401c18 <configure_camera+0x40>)
  401bf0:	4798      	blx	r3
	ov_configure(BOARD_TWI, YUV422);
  401bf2:	2101      	movs	r1, #1
  401bf4:	4806      	ldr	r0, [pc, #24]	; (401c10 <configure_camera+0x38>)
  401bf6:	4b08      	ldr	r3, [pc, #32]	; (401c18 <configure_camera+0x40>)
  401bf8:	4798      	blx	r3
	ov_configure(BOARD_TWI, JPEG);
  401bfa:	2102      	movs	r1, #2
  401bfc:	4804      	ldr	r0, [pc, #16]	; (401c10 <configure_camera+0x38>)
  401bfe:	4b06      	ldr	r3, [pc, #24]	; (401c18 <configure_camera+0x40>)
  401c00:	4798      	blx	r3
	ov_configure(BOARD_TWI, JPEG_640x480); //ov_configure(BOARD_TWI, JPEG_320x240);								ov_configure(BOARD_TWI, JPEG_640x480);
  401c02:	2104      	movs	r1, #4
  401c04:	4802      	ldr	r0, [pc, #8]	; (401c10 <configure_camera+0x38>)
  401c06:	4b04      	ldr	r3, [pc, #16]	; (401c18 <configure_camera+0x40>)
  401c08:	4798      	blx	r3
	
}
  401c0a:	bf00      	nop
  401c0c:	bd80      	pop	{r7, pc}
  401c0e:	bf00      	nop
  401c10:	40018000 	.word	0x40018000
  401c14:	004020a5 	.word	0x004020a5
  401c18:	00402131 	.word	0x00402131

00401c1c <start_capture>:




uint8_t start_capture(void)
{
  401c1c:	b580      	push	{r7, lr}
  401c1e:	b082      	sub	sp, #8
  401c20:	af00      	add	r7, sp, #0

	/* Enable vsync interrupt*/
	pio_enable_interrupt(OV2640_VSYNC_PIO, OV2640_VSYNC_MASK);
  401c22:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  401c26:	4816      	ldr	r0, [pc, #88]	; (401c80 <start_capture+0x64>)
  401c28:	4b16      	ldr	r3, [pc, #88]	; (401c84 <start_capture+0x68>)
  401c2a:	4798      	blx	r3

	/* Capture acquisition will start on rising edge of Vsync signal.
	 * So wait g_vsync_flag = 1 before start process
	 */
	while (!g_ul_vsync_flag) {
  401c2c:	bf00      	nop
  401c2e:	4b16      	ldr	r3, [pc, #88]	; (401c88 <start_capture+0x6c>)
  401c30:	681b      	ldr	r3, [r3, #0]
  401c32:	2b00      	cmp	r3, #0
  401c34:	d0fb      	beq.n	401c2e <start_capture+0x12>
	}

	/* Disable vsync interrupt*/
	pio_disable_interrupt(OV2640_VSYNC_PIO, OV2640_VSYNC_MASK);
  401c36:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  401c3a:	4811      	ldr	r0, [pc, #68]	; (401c80 <start_capture+0x64>)
  401c3c:	4b13      	ldr	r3, [pc, #76]	; (401c8c <start_capture+0x70>)
  401c3e:	4798      	blx	r3

	
	/* Enable pio capture*/
	pio_capture_enable(OV2640_DATA_BUS_PIO);
  401c40:	480f      	ldr	r0, [pc, #60]	; (401c80 <start_capture+0x64>)
  401c42:	4b13      	ldr	r3, [pc, #76]	; (401c90 <start_capture+0x74>)
  401c44:	4798      	blx	r3

	
	/* Capture data and send it to external SRAM memory thanks to PDC
	 * feature */
	pio_capture_to_buffer(OV2640_DATA_BUS_PIO, image_buffer, (MAX_BUFFER/4));
  401c46:	f246 12a8 	movw	r2, #25000	; 0x61a8
  401c4a:	4912      	ldr	r1, [pc, #72]	; (401c94 <start_capture+0x78>)
  401c4c:	480c      	ldr	r0, [pc, #48]	; (401c80 <start_capture+0x64>)
  401c4e:	4b12      	ldr	r3, [pc, #72]	; (401c98 <start_capture+0x7c>)
  401c50:	4798      	blx	r3

	/* Wait end of capture*/
	while (!((OV2640_DATA_BUS_PIO->PIO_PCISR & PIO_PCIMR_RXBUFF) ==
  401c52:	bf00      	nop
  401c54:	4b0a      	ldr	r3, [pc, #40]	; (401c80 <start_capture+0x64>)
  401c56:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
  401c5a:	f003 0308 	and.w	r3, r3, #8
  401c5e:	2b08      	cmp	r3, #8
  401c60:	d1f8      	bne.n	401c54 <start_capture+0x38>
			PIO_PCIMR_RXBUFF)) {
	}

	/* Disable pio capture*/
	pio_capture_disable(OV2640_DATA_BUS_PIO);					
  401c62:	4807      	ldr	r0, [pc, #28]	; (401c80 <start_capture+0x64>)
  401c64:	4b0d      	ldr	r3, [pc, #52]	; (401c9c <start_capture+0x80>)
  401c66:	4798      	blx	r3

	/* Reset vsync flag*/
	g_ul_vsync_flag = 0;
  401c68:	4b07      	ldr	r3, [pc, #28]	; (401c88 <start_capture+0x6c>)
  401c6a:	2200      	movs	r2, #0
  401c6c:	601a      	str	r2, [r3, #0]
	
	uint8_t img_len = find_image_len();
  401c6e:	4b0c      	ldr	r3, [pc, #48]	; (401ca0 <start_capture+0x84>)
  401c70:	4798      	blx	r3
  401c72:	4603      	mov	r3, r0
  401c74:	71fb      	strb	r3, [r7, #7]
	return img_len;
  401c76:	79fb      	ldrb	r3, [r7, #7]
}
  401c78:	4618      	mov	r0, r3
  401c7a:	3708      	adds	r7, #8
  401c7c:	46bd      	mov	sp, r7
  401c7e:	bd80      	pop	{r7, pc}
  401c80:	400e0e00 	.word	0x400e0e00
  401c84:	0040074f 	.word	0x0040074f
  401c88:	20000a58 	.word	0x20000a58
  401c8c:	00400769 	.word	0x00400769
  401c90:	004009e5 	.word	0x004009e5
  401c94:	20000ab8 	.word	0x20000ab8
  401c98:	00401a81 	.word	0x00401a81
  401c9c:	00400a11 	.word	0x00400a11
  401ca0:	00401ca5 	.word	0x00401ca5

00401ca4 <find_image_len>:




uint8_t find_image_len (void)
{
  401ca4:	b480      	push	{r7}
  401ca6:	b083      	sub	sp, #12
  401ca8:	af00      	add	r7, sp, #0
	start_point = 0;
  401caa:	4b24      	ldr	r3, [pc, #144]	; (401d3c <find_image_len+0x98>)
  401cac:	2200      	movs	r2, #0
  401cae:	601a      	str	r2, [r3, #0]
	end_point = 0;
  401cb0:	4b23      	ldr	r3, [pc, #140]	; (401d40 <find_image_len+0x9c>)
  401cb2:	2200      	movs	r2, #0
  401cb4:	601a      	str	r2, [r3, #0]
	bool no_error_flag = false;																					// This flag is used for checking error
  401cb6:	2300      	movs	r3, #0
  401cb8:	71fb      	strb	r3, [r7, #7]
	
	for (uint32_t i = 0; i+1 < sizeof(image_buffer); i++)
  401cba:	2300      	movs	r3, #0
  401cbc:	603b      	str	r3, [r7, #0]
  401cbe:	e02c      	b.n	401d1a <find_image_len+0x76>
	{
		if (image_buffer[i] == 0xff && image_buffer[i + 1] == 0xd8)												// Checking for initial value for JPEG
  401cc0:	4a20      	ldr	r2, [pc, #128]	; (401d44 <find_image_len+0xa0>)
  401cc2:	683b      	ldr	r3, [r7, #0]
  401cc4:	4413      	add	r3, r2
  401cc6:	781b      	ldrb	r3, [r3, #0]
  401cc8:	b2db      	uxtb	r3, r3
  401cca:	2bff      	cmp	r3, #255	; 0xff
  401ccc:	d10b      	bne.n	401ce6 <find_image_len+0x42>
  401cce:	683b      	ldr	r3, [r7, #0]
  401cd0:	3301      	adds	r3, #1
  401cd2:	4a1c      	ldr	r2, [pc, #112]	; (401d44 <find_image_len+0xa0>)
  401cd4:	5cd3      	ldrb	r3, [r2, r3]
  401cd6:	b2db      	uxtb	r3, r3
  401cd8:	2bd8      	cmp	r3, #216	; 0xd8
  401cda:	d104      	bne.n	401ce6 <find_image_len+0x42>
		{
			start_point = i;
  401cdc:	4a17      	ldr	r2, [pc, #92]	; (401d3c <find_image_len+0x98>)
  401cde:	683b      	ldr	r3, [r7, #0]
  401ce0:	6013      	str	r3, [r2, #0]
			no_error_flag = true;																				// we've detected initial value for JPEG
  401ce2:	2301      	movs	r3, #1
  401ce4:	71fb      	strb	r3, [r7, #7]
		}
		
		if (image_buffer[i] == 0xff && image_buffer[i + 1] == 0xd9 && no_error_flag == true) {
  401ce6:	4a17      	ldr	r2, [pc, #92]	; (401d44 <find_image_len+0xa0>)
  401ce8:	683b      	ldr	r3, [r7, #0]
  401cea:	4413      	add	r3, r2
  401cec:	781b      	ldrb	r3, [r3, #0]
  401cee:	b2db      	uxtb	r3, r3
  401cf0:	2bff      	cmp	r3, #255	; 0xff
  401cf2:	d10f      	bne.n	401d14 <find_image_len+0x70>
  401cf4:	683b      	ldr	r3, [r7, #0]
  401cf6:	3301      	adds	r3, #1
  401cf8:	4a12      	ldr	r2, [pc, #72]	; (401d44 <find_image_len+0xa0>)
  401cfa:	5cd3      	ldrb	r3, [r2, r3]
  401cfc:	b2db      	uxtb	r3, r3
  401cfe:	2bd9      	cmp	r3, #217	; 0xd9
  401d00:	d108      	bne.n	401d14 <find_image_len+0x70>
  401d02:	79fb      	ldrb	r3, [r7, #7]
  401d04:	2b00      	cmp	r3, #0
  401d06:	d005      	beq.n	401d14 <find_image_len+0x70>
			end_point = i+2;
  401d08:	683b      	ldr	r3, [r7, #0]
  401d0a:	3302      	adds	r3, #2
  401d0c:	4a0c      	ldr	r2, [pc, #48]	; (401d40 <find_image_len+0x9c>)
  401d0e:	6013      	str	r3, [r2, #0]
			return 1;
  401d10:	2301      	movs	r3, #1
  401d12:	e00e      	b.n	401d32 <find_image_len+0x8e>
	for (uint32_t i = 0; i+1 < sizeof(image_buffer); i++)
  401d14:	683b      	ldr	r3, [r7, #0]
  401d16:	3301      	adds	r3, #1
  401d18:	603b      	str	r3, [r7, #0]
  401d1a:	683b      	ldr	r3, [r7, #0]
  401d1c:	3301      	adds	r3, #1
  401d1e:	4a0a      	ldr	r2, [pc, #40]	; (401d48 <find_image_len+0xa4>)
  401d20:	4293      	cmp	r3, r2
  401d22:	d9cd      	bls.n	401cc0 <find_image_len+0x1c>
		
	}
	
	
	// reset everything if not proper
	start_point = 0;																						
  401d24:	4b05      	ldr	r3, [pc, #20]	; (401d3c <find_image_len+0x98>)
  401d26:	2200      	movs	r2, #0
  401d28:	601a      	str	r2, [r3, #0]
	end_point = 0;
  401d2a:	4b05      	ldr	r3, [pc, #20]	; (401d40 <find_image_len+0x9c>)
  401d2c:	2200      	movs	r2, #0
  401d2e:	601a      	str	r2, [r3, #0]
	return 0;
  401d30:	2300      	movs	r3, #0
}
  401d32:	4618      	mov	r0, r3
  401d34:	370c      	adds	r7, #12
  401d36:	46bd      	mov	sp, r7
  401d38:	bc80      	pop	{r7}
  401d3a:	4770      	bx	lr
  401d3c:	20000ab0 	.word	0x20000ab0
  401d40:	20000ab4 	.word	0x20000ab4
  401d44:	20000ab8 	.word	0x20000ab8
  401d48:	0001869f 	.word	0x0001869f

00401d4c <osc_get_rate>:
{
  401d4c:	b480      	push	{r7}
  401d4e:	b083      	sub	sp, #12
  401d50:	af00      	add	r7, sp, #0
  401d52:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401d54:	687b      	ldr	r3, [r7, #4]
  401d56:	2b07      	cmp	r3, #7
  401d58:	d825      	bhi.n	401da6 <osc_get_rate+0x5a>
  401d5a:	a201      	add	r2, pc, #4	; (adr r2, 401d60 <osc_get_rate+0x14>)
  401d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401d60:	00401d81 	.word	0x00401d81
  401d64:	00401d87 	.word	0x00401d87
  401d68:	00401d8d 	.word	0x00401d8d
  401d6c:	00401d93 	.word	0x00401d93
  401d70:	00401d97 	.word	0x00401d97
  401d74:	00401d9b 	.word	0x00401d9b
  401d78:	00401d9f 	.word	0x00401d9f
  401d7c:	00401da3 	.word	0x00401da3
		return OSC_SLCK_32K_RC_HZ;
  401d80:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401d84:	e010      	b.n	401da8 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401d86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401d8a:	e00d      	b.n	401da8 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401d8c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401d90:	e00a      	b.n	401da8 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401d92:	4b08      	ldr	r3, [pc, #32]	; (401db4 <osc_get_rate+0x68>)
  401d94:	e008      	b.n	401da8 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401d96:	4b08      	ldr	r3, [pc, #32]	; (401db8 <osc_get_rate+0x6c>)
  401d98:	e006      	b.n	401da8 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401d9a:	4b08      	ldr	r3, [pc, #32]	; (401dbc <osc_get_rate+0x70>)
  401d9c:	e004      	b.n	401da8 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401d9e:	4b07      	ldr	r3, [pc, #28]	; (401dbc <osc_get_rate+0x70>)
  401da0:	e002      	b.n	401da8 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401da2:	4b06      	ldr	r3, [pc, #24]	; (401dbc <osc_get_rate+0x70>)
  401da4:	e000      	b.n	401da8 <osc_get_rate+0x5c>
	return 0;
  401da6:	2300      	movs	r3, #0
}
  401da8:	4618      	mov	r0, r3
  401daa:	370c      	adds	r7, #12
  401dac:	46bd      	mov	sp, r7
  401dae:	bc80      	pop	{r7}
  401db0:	4770      	bx	lr
  401db2:	bf00      	nop
  401db4:	003d0900 	.word	0x003d0900
  401db8:	007a1200 	.word	0x007a1200
  401dbc:	00b71b00 	.word	0x00b71b00

00401dc0 <sysclk_get_main_hz>:
{
  401dc0:	b580      	push	{r7, lr}
  401dc2:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401dc4:	2006      	movs	r0, #6
  401dc6:	4b04      	ldr	r3, [pc, #16]	; (401dd8 <sysclk_get_main_hz+0x18>)
  401dc8:	4798      	blx	r3
  401dca:	4602      	mov	r2, r0
  401dcc:	4613      	mov	r3, r2
  401dce:	009b      	lsls	r3, r3, #2
  401dd0:	4413      	add	r3, r2
  401dd2:	009b      	lsls	r3, r3, #2
}
  401dd4:	4618      	mov	r0, r3
  401dd6:	bd80      	pop	{r7, pc}
  401dd8:	00401d4d 	.word	0x00401d4d

00401ddc <sysclk_get_cpu_hz>:
{
  401ddc:	b580      	push	{r7, lr}
  401dde:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401de0:	4b02      	ldr	r3, [pc, #8]	; (401dec <sysclk_get_cpu_hz+0x10>)
  401de2:	4798      	blx	r3
  401de4:	4603      	mov	r3, r0
  401de6:	085b      	lsrs	r3, r3, #1
}
  401de8:	4618      	mov	r0, r3
  401dea:	bd80      	pop	{r7, pc}
  401dec:	00401dc1 	.word	0x00401dc1

00401df0 <ov_id>:
 *
 * \param p_twi TWI interface.
 * \return PID and VER.
 */
static uint32_t ov_id(Twi* const p_twi)
{
  401df0:	b580      	push	{r7, lr}
  401df2:	b08e      	sub	sp, #56	; 0x38
  401df4:	af00      	add	r7, sp, #0
  401df6:	6078      	str	r0, [r7, #4]
	twi_packet_t packet_pid;
	twi_packet_t packet_ver;
	uint32_t ul_id = 0;
  401df8:	2300      	movs	r3, #0
  401dfa:	60fb      	str	r3, [r7, #12]
	uint32_t ul_ver = 0;
  401dfc:	2300      	movs	r3, #0
  401dfe:	60bb      	str	r3, [r7, #8]

	/* OV_PID */
	packet_pid.chip = OV_I2C_SENSOR_ADDRESS;
  401e00:	2330      	movs	r3, #48	; 0x30
  401e02:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	packet_pid.addr[0] = OV2640_PIDH;
  401e06:	230a      	movs	r3, #10
  401e08:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	packet_pid.addr_length = 1;
  401e0c:	2301      	movs	r3, #1
  401e0e:	62bb      	str	r3, [r7, #40]	; 0x28
	packet_pid.buffer = &ul_id;
  401e10:	f107 030c 	add.w	r3, r7, #12
  401e14:	62fb      	str	r3, [r7, #44]	; 0x2c
	packet_pid.length = 1;
  401e16:	2301      	movs	r3, #1
  401e18:	633b      	str	r3, [r7, #48]	; 0x30

	ov_read_reg(p_twi, &packet_pid);
  401e1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401e1e:	4619      	mov	r1, r3
  401e20:	6878      	ldr	r0, [r7, #4]
  401e22:	4b0e      	ldr	r3, [pc, #56]	; (401e5c <ov_id+0x6c>)
  401e24:	4798      	blx	r3

	/* OV_VER */
	packet_ver.chip = OV_I2C_SENSOR_ADDRESS;
  401e26:	2330      	movs	r3, #48	; 0x30
  401e28:	f887 3020 	strb.w	r3, [r7, #32]
	packet_ver.addr[0] = OV2640_PIDL;
  401e2c:	230b      	movs	r3, #11
  401e2e:	743b      	strb	r3, [r7, #16]
	packet_ver.addr_length = 1;
  401e30:	2301      	movs	r3, #1
  401e32:	617b      	str	r3, [r7, #20]
	packet_ver.buffer = &ul_ver;
  401e34:	f107 0308 	add.w	r3, r7, #8
  401e38:	61bb      	str	r3, [r7, #24]
	packet_ver.length = 1;
  401e3a:	2301      	movs	r3, #1
  401e3c:	61fb      	str	r3, [r7, #28]

	ov_read_reg(p_twi, &packet_ver);
  401e3e:	f107 0310 	add.w	r3, r7, #16
  401e42:	4619      	mov	r1, r3
  401e44:	6878      	ldr	r0, [r7, #4]
  401e46:	4b05      	ldr	r3, [pc, #20]	; (401e5c <ov_id+0x6c>)
  401e48:	4798      	blx	r3
	return ((uint32_t)(ul_id << 8) | ul_ver);
  401e4a:	68fb      	ldr	r3, [r7, #12]
  401e4c:	021a      	lsls	r2, r3, #8
  401e4e:	68bb      	ldr	r3, [r7, #8]
  401e50:	4313      	orrs	r3, r2
}
  401e52:	4618      	mov	r0, r3
  401e54:	3738      	adds	r7, #56	; 0x38
  401e56:	46bd      	mov	sp, r7
  401e58:	bd80      	pop	{r7, pc}
  401e5a:	bf00      	nop
  401e5c:	00401f89 	.word	0x00401f89

00401e60 <ov_manufacturer>:
 *
 * \param p_twi TWI interface.
 * \return 0 if the sensor is present, 1 otherwise.
 */
static uint32_t ov_manufacturer(Twi* const p_twi)
{
  401e60:	b580      	push	{r7, lr}
  401e62:	b08a      	sub	sp, #40	; 0x28
  401e64:	af00      	add	r7, sp, #0
  401e66:	6078      	str	r0, [r7, #4]
	twi_packet_t twi_packet;
	uint32_t ul_midh = 0;
  401e68:	2300      	movs	r3, #0
  401e6a:	613b      	str	r3, [r7, #16]
	uint32_t ul_midl = 0;
  401e6c:	2300      	movs	r3, #0
  401e6e:	60fb      	str	r3, [r7, #12]

	/* OV_MIDH */
	twi_packet.addr[0] = OV2640_MIDH;
  401e70:	231c      	movs	r3, #28
  401e72:	753b      	strb	r3, [r7, #20]
	twi_packet.addr_length = 1;
  401e74:	2301      	movs	r3, #1
  401e76:	61bb      	str	r3, [r7, #24]
	twi_packet.chip = OV_I2C_SENSOR_ADDRESS;
  401e78:	2330      	movs	r3, #48	; 0x30
  401e7a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	twi_packet.buffer = &ul_midh;
  401e7e:	f107 0310 	add.w	r3, r7, #16
  401e82:	61fb      	str	r3, [r7, #28]
	twi_packet.length = 1;
  401e84:	2301      	movs	r3, #1
  401e86:	623b      	str	r3, [r7, #32]

	ov_read_reg(p_twi, &twi_packet);
  401e88:	f107 0314 	add.w	r3, r7, #20
  401e8c:	4619      	mov	r1, r3
  401e8e:	6878      	ldr	r0, [r7, #4]
  401e90:	4b10      	ldr	r3, [pc, #64]	; (401ed4 <ov_manufacturer+0x74>)
  401e92:	4798      	blx	r3

	/* OV_MIDL */
	twi_packet.addr[0] = OV2640_MIDL;
  401e94:	231d      	movs	r3, #29
  401e96:	753b      	strb	r3, [r7, #20]
	twi_packet.addr_length = 1;
  401e98:	2301      	movs	r3, #1
  401e9a:	61bb      	str	r3, [r7, #24]
	twi_packet.chip = OV_I2C_SENSOR_ADDRESS;
  401e9c:	2330      	movs	r3, #48	; 0x30
  401e9e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	twi_packet.buffer = &ul_midl;
  401ea2:	f107 030c 	add.w	r3, r7, #12
  401ea6:	61fb      	str	r3, [r7, #28]
	twi_packet.length = 1;
  401ea8:	2301      	movs	r3, #1
  401eaa:	623b      	str	r3, [r7, #32]

	ov_read_reg(p_twi, &twi_packet);
  401eac:	f107 0314 	add.w	r3, r7, #20
  401eb0:	4619      	mov	r1, r3
  401eb2:	6878      	ldr	r0, [r7, #4]
  401eb4:	4b07      	ldr	r3, [pc, #28]	; (401ed4 <ov_manufacturer+0x74>)
  401eb6:	4798      	blx	r3

	if ((ul_midh == OV2640_MIDH_DEFAULT) && (ul_midl == OV2640_MIDL_DEFAULT)) {
  401eb8:	693b      	ldr	r3, [r7, #16]
  401eba:	2b7f      	cmp	r3, #127	; 0x7f
  401ebc:	d104      	bne.n	401ec8 <ov_manufacturer+0x68>
  401ebe:	68fb      	ldr	r3, [r7, #12]
  401ec0:	2ba2      	cmp	r3, #162	; 0xa2
  401ec2:	d101      	bne.n	401ec8 <ov_manufacturer+0x68>
		return 0;
  401ec4:	2300      	movs	r3, #0
  401ec6:	e000      	b.n	401eca <ov_manufacturer+0x6a>
	}

	return 1;
  401ec8:	2301      	movs	r3, #1
}
  401eca:	4618      	mov	r0, r3
  401ecc:	3728      	adds	r7, #40	; 0x28
  401ece:	46bd      	mov	sp, r7
  401ed0:	bd80      	pop	{r7, pc}
  401ed2:	bf00      	nop
  401ed4:	00401f89 	.word	0x00401f89

00401ed8 <ov_test_write>:
 *
 * \param p_twi TWI interface.
 * \return 0 on success, 1 otherwise.
 */
static uint32_t ov_test_write(Twi* const p_twi)
{
  401ed8:	b580      	push	{r7, lr}
  401eda:	b08a      	sub	sp, #40	; 0x28
  401edc:	af00      	add	r7, sp, #0
  401ede:	6078      	str	r0, [r7, #4]
	twi_packet_t twi_packet;
	uint32_t ul_value = 0;
  401ee0:	2300      	movs	r3, #0
  401ee2:	613b      	str	r3, [r7, #16]
	uint32_t ul_oldvalue = 0;
  401ee4:	2300      	movs	r3, #0
  401ee6:	60fb      	str	r3, [r7, #12]
	uint32_t ul_entervalue = 0;
  401ee8:	2300      	movs	r3, #0
  401eea:	60bb      	str	r3, [r7, #8]

	/* OV_BLUE_GAIN */
	twi_packet.addr[0] = 0x01;
  401eec:	2301      	movs	r3, #1
  401eee:	753b      	strb	r3, [r7, #20]
	twi_packet.addr_length = 1;
  401ef0:	2301      	movs	r3, #1
  401ef2:	61bb      	str	r3, [r7, #24]
	twi_packet.chip = OV_I2C_SENSOR_ADDRESS;
  401ef4:	2330      	movs	r3, #48	; 0x30
  401ef6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	twi_packet.length = 1;
  401efa:	2301      	movs	r3, #1
  401efc:	623b      	str	r3, [r7, #32]

	twi_packet.buffer = &ul_oldvalue;
  401efe:	f107 030c 	add.w	r3, r7, #12
  401f02:	61fb      	str	r3, [r7, #28]
	ov_read_reg(p_twi, &twi_packet);
  401f04:	f107 0314 	add.w	r3, r7, #20
  401f08:	4619      	mov	r1, r3
  401f0a:	6878      	ldr	r0, [r7, #4]
  401f0c:	4b1c      	ldr	r3, [pc, #112]	; (401f80 <ov_test_write+0xa8>)
  401f0e:	4798      	blx	r3

	ul_entervalue = 0xAD;
  401f10:	23ad      	movs	r3, #173	; 0xad
  401f12:	60bb      	str	r3, [r7, #8]
	twi_packet.buffer = &ul_entervalue;
  401f14:	f107 0308 	add.w	r3, r7, #8
  401f18:	61fb      	str	r3, [r7, #28]
	ov_write_reg(p_twi, &twi_packet);
  401f1a:	f107 0314 	add.w	r3, r7, #20
  401f1e:	4619      	mov	r1, r3
  401f20:	6878      	ldr	r0, [r7, #4]
  401f22:	4b18      	ldr	r3, [pc, #96]	; (401f84 <ov_test_write+0xac>)
  401f24:	4798      	blx	r3

	twi_packet.buffer = &ul_value;
  401f26:	f107 0310 	add.w	r3, r7, #16
  401f2a:	61fb      	str	r3, [r7, #28]
	ov_read_reg(p_twi, &twi_packet);
  401f2c:	f107 0314 	add.w	r3, r7, #20
  401f30:	4619      	mov	r1, r3
  401f32:	6878      	ldr	r0, [r7, #4]
  401f34:	4b12      	ldr	r3, [pc, #72]	; (401f80 <ov_test_write+0xa8>)
  401f36:	4798      	blx	r3

	if (ul_value != ul_entervalue) {
  401f38:	693a      	ldr	r2, [r7, #16]
  401f3a:	68bb      	ldr	r3, [r7, #8]
  401f3c:	429a      	cmp	r2, r3
  401f3e:	d001      	beq.n	401f44 <ov_test_write+0x6c>
		return 1;
  401f40:	2301      	movs	r3, #1
  401f42:	e018      	b.n	401f76 <ov_test_write+0x9e>
	}

	/* return old value */
	twi_packet.buffer = &ul_oldvalue;
  401f44:	f107 030c 	add.w	r3, r7, #12
  401f48:	61fb      	str	r3, [r7, #28]
	ov_write_reg(p_twi, &twi_packet);
  401f4a:	f107 0314 	add.w	r3, r7, #20
  401f4e:	4619      	mov	r1, r3
  401f50:	6878      	ldr	r0, [r7, #4]
  401f52:	4b0c      	ldr	r3, [pc, #48]	; (401f84 <ov_test_write+0xac>)
  401f54:	4798      	blx	r3

	twi_packet.buffer = &ul_value;
  401f56:	f107 0310 	add.w	r3, r7, #16
  401f5a:	61fb      	str	r3, [r7, #28]
	ov_read_reg(p_twi, &twi_packet);
  401f5c:	f107 0314 	add.w	r3, r7, #20
  401f60:	4619      	mov	r1, r3
  401f62:	6878      	ldr	r0, [r7, #4]
  401f64:	4b06      	ldr	r3, [pc, #24]	; (401f80 <ov_test_write+0xa8>)
  401f66:	4798      	blx	r3

	if (ul_value != ul_oldvalue) {
  401f68:	693a      	ldr	r2, [r7, #16]
  401f6a:	68fb      	ldr	r3, [r7, #12]
  401f6c:	429a      	cmp	r2, r3
  401f6e:	d001      	beq.n	401f74 <ov_test_write+0x9c>
		return 1;
  401f70:	2301      	movs	r3, #1
  401f72:	e000      	b.n	401f76 <ov_test_write+0x9e>
	}

	return 0;
  401f74:	2300      	movs	r3, #0
}
  401f76:	4618      	mov	r0, r3
  401f78:	3728      	adds	r7, #40	; 0x28
  401f7a:	46bd      	mov	sp, r7
  401f7c:	bd80      	pop	{r7, pc}
  401f7e:	bf00      	nop
  401f80:	00401f89 	.word	0x00401f89
  401f84:	00401fad 	.word	0x00401fad

00401f88 <ov_read_reg>:
 * \param p_twi TWI interface.
 * \param p_packet TWI packet.
 * \return 0 on success, TWID_ERROR_BUSY otherwise.
 */
uint32_t ov_read_reg(Twi* const p_twi, twi_packet_t* const p_packet)
{
  401f88:	b580      	push	{r7, lr}
  401f8a:	b084      	sub	sp, #16
  401f8c:	af00      	add	r7, sp, #0
  401f8e:	6078      	str	r0, [r7, #4]
  401f90:	6039      	str	r1, [r7, #0]
	uint32_t ul_status;

	ul_status = twi_master_read(p_twi, p_packet);
  401f92:	6839      	ldr	r1, [r7, #0]
  401f94:	6878      	ldr	r0, [r7, #4]
  401f96:	4b04      	ldr	r3, [pc, #16]	; (401fa8 <ov_read_reg+0x20>)
  401f98:	4798      	blx	r3
  401f9a:	60f8      	str	r0, [r7, #12]

	return ul_status;
  401f9c:	68fb      	ldr	r3, [r7, #12]
}
  401f9e:	4618      	mov	r0, r3
  401fa0:	3710      	adds	r7, #16
  401fa2:	46bd      	mov	sp, r7
  401fa4:	bd80      	pop	{r7, pc}
  401fa6:	bf00      	nop
  401fa8:	0040123d 	.word	0x0040123d

00401fac <ov_write_reg>:
 * \param p_twi TWI interface.
 * \param p_packet TWI packet.
 * \return 0 on success, TWID_ERROR_BUSY otherwise.
 */
uint32_t ov_write_reg(Twi* const p_twi, twi_packet_t* const p_packet)
{
  401fac:	b580      	push	{r7, lr}
  401fae:	b084      	sub	sp, #16
  401fb0:	af00      	add	r7, sp, #0
  401fb2:	6078      	str	r0, [r7, #4]
  401fb4:	6039      	str	r1, [r7, #0]
	uint32_t ul_status;

	ul_status = twi_master_write(p_twi, p_packet);
  401fb6:	6839      	ldr	r1, [r7, #0]
  401fb8:	6878      	ldr	r0, [r7, #4]
  401fba:	4b04      	ldr	r3, [pc, #16]	; (401fcc <ov_write_reg+0x20>)
  401fbc:	4798      	blx	r3
  401fbe:	60f8      	str	r0, [r7, #12]

	return ul_status;
  401fc0:	68fb      	ldr	r3, [r7, #12]
}
  401fc2:	4618      	mov	r0, r3
  401fc4:	3710      	adds	r7, #16
  401fc6:	46bd      	mov	sp, r7
  401fc8:	bd80      	pop	{r7, pc}
  401fca:	bf00      	nop
  401fcc:	00401349 	.word	0x00401349

00401fd0 <ov_write_regs>:
 * \param p_twi TWI interface.
 * \param p_reg_list Register list to be written.
 * \return 0 on success, TWID_ERROR_BUSY otherwise.
 */
uint32_t ov_write_regs(Twi* const p_twi, const ov_reg *p_reg_list)
{
  401fd0:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
  401fd4:	b08a      	sub	sp, #40	; 0x28
  401fd6:	af00      	add	r7, sp, #0
  401fd8:	6078      	str	r0, [r7, #4]
  401fda:	6039      	str	r1, [r7, #0]
	uint32_t ul_err;
	uint32_t ul_size = 0;
  401fdc:	2300      	movs	r3, #0
  401fde:	627b      	str	r3, [r7, #36]	; 0x24
	twi_packet_t twi_packet_regs;
	ov_reg *p_next = (ov_reg *)p_reg_list;
  401fe0:	683b      	ldr	r3, [r7, #0]
  401fe2:	623b      	str	r3, [r7, #32]

	while (!((p_next->reg == OV_REG_TERM) &&
  401fe4:	e048      	b.n	402078 <ov_write_regs+0xa8>
			(p_next->val == OV_VAL_TERM))) {
		if (p_next->reg == 0xFE) {
  401fe6:	6a3b      	ldr	r3, [r7, #32]
  401fe8:	781b      	ldrb	r3, [r3, #0]
  401fea:	2bfe      	cmp	r3, #254	; 0xfe
  401fec:	d126      	bne.n	40203c <ov_write_regs+0x6c>
			delay_ms(5);
  401fee:	4b29      	ldr	r3, [pc, #164]	; (402094 <ov_write_regs+0xc4>)
  401ff0:	4798      	blx	r3
  401ff2:	4603      	mov	r3, r0
  401ff4:	4619      	mov	r1, r3
  401ff6:	f04f 0200 	mov.w	r2, #0
  401ffa:	460b      	mov	r3, r1
  401ffc:	4614      	mov	r4, r2
  401ffe:	00a6      	lsls	r6, r4, #2
  402000:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  402004:	009d      	lsls	r5, r3, #2
  402006:	462b      	mov	r3, r5
  402008:	4634      	mov	r4, r6
  40200a:	185b      	adds	r3, r3, r1
  40200c:	eb44 0402 	adc.w	r4, r4, r2
  402010:	f243 61af 	movw	r1, #13999	; 0x36af
  402014:	f04f 0200 	mov.w	r2, #0
  402018:	eb13 0b01 	adds.w	fp, r3, r1
  40201c:	eb44 0c02 	adc.w	ip, r4, r2
  402020:	4658      	mov	r0, fp
  402022:	4661      	mov	r1, ip
  402024:	4c1c      	ldr	r4, [pc, #112]	; (402098 <ov_write_regs+0xc8>)
  402026:	f243 62b0 	movw	r2, #14000	; 0x36b0
  40202a:	f04f 0300 	mov.w	r3, #0
  40202e:	47a0      	blx	r4
  402030:	4603      	mov	r3, r0
  402032:	460c      	mov	r4, r1
  402034:	4618      	mov	r0, r3
  402036:	4b19      	ldr	r3, [pc, #100]	; (40209c <ov_write_regs+0xcc>)
  402038:	4798      	blx	r3
  40203a:	e01a      	b.n	402072 <ov_write_regs+0xa2>
		} else {
			twi_packet_regs.addr[0] = p_next->reg;
  40203c:	6a3b      	ldr	r3, [r7, #32]
  40203e:	781b      	ldrb	r3, [r3, #0]
  402040:	723b      	strb	r3, [r7, #8]
			twi_packet_regs.addr_length = 1;
  402042:	2301      	movs	r3, #1
  402044:	60fb      	str	r3, [r7, #12]
			twi_packet_regs.chip = OV_I2C_SENSOR_ADDRESS;
  402046:	2330      	movs	r3, #48	; 0x30
  402048:	763b      	strb	r3, [r7, #24]
			twi_packet_regs.length = 1;
  40204a:	2301      	movs	r3, #1
  40204c:	617b      	str	r3, [r7, #20]
			twi_packet_regs.buffer = &(p_next->val);
  40204e:	6a3b      	ldr	r3, [r7, #32]
  402050:	3301      	adds	r3, #1
  402052:	613b      	str	r3, [r7, #16]

			ul_err = ov_write_reg(p_twi, &twi_packet_regs);
  402054:	f107 0308 	add.w	r3, r7, #8
  402058:	4619      	mov	r1, r3
  40205a:	6878      	ldr	r0, [r7, #4]
  40205c:	4b10      	ldr	r3, [pc, #64]	; (4020a0 <ov_write_regs+0xd0>)
  40205e:	4798      	blx	r3
  402060:	61f8      	str	r0, [r7, #28]
			ul_size++;
  402062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402064:	3301      	adds	r3, #1
  402066:	627b      	str	r3, [r7, #36]	; 0x24

			if (ul_err == TWI_BUSY) {
  402068:	69fb      	ldr	r3, [r7, #28]
  40206a:	2b08      	cmp	r3, #8
  40206c:	d101      	bne.n	402072 <ov_write_regs+0xa2>
				return ul_err;
  40206e:	69fb      	ldr	r3, [r7, #28]
  402070:	e00b      	b.n	40208a <ov_write_regs+0xba>
			}
		}

		p_next++;
  402072:	6a3b      	ldr	r3, [r7, #32]
  402074:	3302      	adds	r3, #2
  402076:	623b      	str	r3, [r7, #32]
	while (!((p_next->reg == OV_REG_TERM) &&
  402078:	6a3b      	ldr	r3, [r7, #32]
  40207a:	781b      	ldrb	r3, [r3, #0]
  40207c:	2bff      	cmp	r3, #255	; 0xff
  40207e:	d1b2      	bne.n	401fe6 <ov_write_regs+0x16>
			(p_next->val == OV_VAL_TERM))) {
  402080:	6a3b      	ldr	r3, [r7, #32]
  402082:	785b      	ldrb	r3, [r3, #1]
	while (!((p_next->reg == OV_REG_TERM) &&
  402084:	2bff      	cmp	r3, #255	; 0xff
  402086:	d1ae      	bne.n	401fe6 <ov_write_regs+0x16>
	}
	return 0;
  402088:	2300      	movs	r3, #0
}
  40208a:	4618      	mov	r0, r3
  40208c:	3728      	adds	r7, #40	; 0x28
  40208e:	46bd      	mov	sp, r7
  402090:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
  402094:	00401ddd 	.word	0x00401ddd
  402098:	00403319 	.word	0x00403319
  40209c:	20000001 	.word	0x20000001
  4020a0:	00401fad 	.word	0x00401fad

004020a4 <ov_init>:
 *
 * \param p_twi TWI interface.
 * \return 0 on success, 1 otherwise.
 */
uint32_t ov_init(Twi* const p_twi)
{
  4020a4:	b580      	push	{r7, lr}
  4020a6:	b08a      	sub	sp, #40	; 0x28
  4020a8:	af00      	add	r7, sp, #0
  4020aa:	6078      	str	r0, [r7, #4]
	const uint8_t cont_reg_val = 1;
  4020ac:	2301      	movs	r3, #1
  4020ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	twi_packet_t init_packet = {
  4020b2:	f107 030c 	add.w	r3, r7, #12
  4020b6:	2200      	movs	r2, #0
  4020b8:	601a      	str	r2, [r3, #0]
  4020ba:	605a      	str	r2, [r3, #4]
  4020bc:	609a      	str	r2, [r3, #8]
  4020be:	60da      	str	r2, [r3, #12]
  4020c0:	611a      	str	r2, [r3, #16]
  4020c2:	23ff      	movs	r3, #255	; 0xff
  4020c4:	733b      	strb	r3, [r7, #12]
  4020c6:	2301      	movs	r3, #1
  4020c8:	613b      	str	r3, [r7, #16]
  4020ca:	f107 0323 	add.w	r3, r7, #35	; 0x23
  4020ce:	617b      	str	r3, [r7, #20]
  4020d0:	2301      	movs	r3, #1
  4020d2:	61bb      	str	r3, [r7, #24]
  4020d4:	2330      	movs	r3, #48	; 0x30
  4020d6:	773b      	strb	r3, [r7, #28]
		.addr_length  = 1, //sizeof (uint16_t),    // TWI slave memory address data size
		.chip         = OV_I2C_SENSOR_ADDRESS,      // TWI slave bus address
		.buffer       = &cont_reg_val,        // transfer data destination buffer
		.length       = 1                    // transfer data size (bytes)
	};
	ov_write_reg(p_twi, &init_packet);
  4020d8:	f107 030c 	add.w	r3, r7, #12
  4020dc:	4619      	mov	r1, r3
  4020de:	6878      	ldr	r0, [r7, #4]
  4020e0:	4b0f      	ldr	r3, [pc, #60]	; (402120 <ov_init+0x7c>)
  4020e2:	4798      	blx	r3
	
	
	uint32_t ul_id = 0;
  4020e4:	2300      	movs	r3, #0
  4020e6:	627b      	str	r3, [r7, #36]	; 0x24

	ul_id = ov_id( p_twi );
  4020e8:	6878      	ldr	r0, [r7, #4]
  4020ea:	4b0e      	ldr	r3, [pc, #56]	; (402124 <ov_init+0x80>)
  4020ec:	4798      	blx	r3
  4020ee:	6278      	str	r0, [r7, #36]	; 0x24

	if (((ul_id >> 8)&0xff)  == OV2640_PIDH_DEFAULT) {
  4020f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4020f2:	0a1b      	lsrs	r3, r3, #8
  4020f4:	b2db      	uxtb	r3, r3
  4020f6:	2b26      	cmp	r3, #38	; 0x26
  4020f8:	d10d      	bne.n	402116 <ov_init+0x72>
		if (ov_manufacturer( p_twi ) == 0) {
  4020fa:	6878      	ldr	r0, [r7, #4]
  4020fc:	4b0a      	ldr	r3, [pc, #40]	; (402128 <ov_init+0x84>)
  4020fe:	4798      	blx	r3
  402100:	4603      	mov	r3, r0
  402102:	2b00      	cmp	r3, #0
  402104:	d107      	bne.n	402116 <ov_init+0x72>
			if (ov_test_write( p_twi ) == 0) {
  402106:	6878      	ldr	r0, [r7, #4]
  402108:	4b08      	ldr	r3, [pc, #32]	; (40212c <ov_init+0x88>)
  40210a:	4798      	blx	r3
  40210c:	4603      	mov	r3, r0
  40210e:	2b00      	cmp	r3, #0
  402110:	d101      	bne.n	402116 <ov_init+0x72>
				return 0;
  402112:	2300      	movs	r3, #0
  402114:	e000      	b.n	402118 <ov_init+0x74>
			}
		}
	}

	return 1;
  402116:	2301      	movs	r3, #1
}
  402118:	4618      	mov	r0, r3
  40211a:	3728      	adds	r7, #40	; 0x28
  40211c:	46bd      	mov	sp, r7
  40211e:	bd80      	pop	{r7, pc}
  402120:	00401fad 	.word	0x00401fad
  402124:	00401df1 	.word	0x00401df1
  402128:	00401e61 	.word	0x00401e61
  40212c:	00401ed9 	.word	0x00401ed9

00402130 <ov_configure>:
 * \param p_twi TWI interface.
 * \param format Specific format to configure.
 * \return 0 on success, 1 otherwise.
 */
uint32_t ov_configure(Twi* const p_twi, const e_OV2640_format format)
{
  402130:	b580      	push	{r7, lr}
  402132:	b084      	sub	sp, #16
  402134:	af00      	add	r7, sp, #0
  402136:	6078      	str	r0, [r7, #4]
  402138:	460b      	mov	r3, r1
  40213a:	70fb      	strb	r3, [r7, #3]
	const ov_reg *p_regs_conf = NULL;
  40213c:	2300      	movs	r3, #0
  40213e:	60fb      	str	r3, [r7, #12]

	/* Common register initialization */
	switch (format) {
  402140:	78fb      	ldrb	r3, [r7, #3]
  402142:	2b11      	cmp	r3, #17
  402144:	d85c      	bhi.n	402200 <ov_configure+0xd0>
  402146:	a201      	add	r2, pc, #4	; (adr r2, 40214c <ov_configure+0x1c>)
  402148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40214c:	00402195 	.word	0x00402195
  402150:	0040219b 	.word	0x0040219b
  402154:	004021a1 	.word	0x004021a1
  402158:	004021a7 	.word	0x004021a7
  40215c:	004021ad 	.word	0x004021ad
  402160:	004021b3 	.word	0x004021b3
  402164:	004021b9 	.word	0x004021b9
  402168:	004021bf 	.word	0x004021bf
  40216c:	004021c5 	.word	0x004021c5
  402170:	004021cb 	.word	0x004021cb
  402174:	004021d1 	.word	0x004021d1
  402178:	004021d7 	.word	0x004021d7
  40217c:	004021dd 	.word	0x004021dd
  402180:	004021e3 	.word	0x004021e3
  402184:	004021e9 	.word	0x004021e9
  402188:	004021ef 	.word	0x004021ef
  40218c:	004021f5 	.word	0x004021f5
  402190:	004021fb 	.word	0x004021fb
		
	case JPEG_INIT:
		p_regs_conf = OV2640_JPEG_INIT;
  402194:	4b22      	ldr	r3, [pc, #136]	; (402220 <ov_configure+0xf0>)
  402196:	60fb      	str	r3, [r7, #12]
		break;
  402198:	e033      	b.n	402202 <ov_configure+0xd2>
		
	case YUV422:
		p_regs_conf = OV2640_YUV422;
  40219a:	4b22      	ldr	r3, [pc, #136]	; (402224 <ov_configure+0xf4>)
  40219c:	60fb      	str	r3, [r7, #12]
		break;
  40219e:	e030      	b.n	402202 <ov_configure+0xd2>
		
	case JPEG:
		p_regs_conf = OV2640_JPEG;
  4021a0:	4b21      	ldr	r3, [pc, #132]	; (402228 <ov_configure+0xf8>)
  4021a2:	60fb      	str	r3, [r7, #12]
		break;
  4021a4:	e02d      	b.n	402202 <ov_configure+0xd2>
		
	case JPEG_320x240:
		p_regs_conf = OV2640_JPEG_320x240;
  4021a6:	4b21      	ldr	r3, [pc, #132]	; (40222c <ov_configure+0xfc>)
  4021a8:	60fb      	str	r3, [r7, #12]
		break;
  4021aa:	e02a      	b.n	402202 <ov_configure+0xd2>
		
	case JPEG_640x480:
		p_regs_conf = OV2640_JPEG_640x480;
  4021ac:	4b20      	ldr	r3, [pc, #128]	; (402230 <ov_configure+0x100>)
  4021ae:	60fb      	str	r3, [r7, #12]
		break;
  4021b0:	e027      	b.n	402202 <ov_configure+0xd2>
		
	case JPEG_800x600:
		p_regs_conf = OV2640_JPEG_800x600;
  4021b2:	4b20      	ldr	r3, [pc, #128]	; (402234 <ov_configure+0x104>)
  4021b4:	60fb      	str	r3, [r7, #12]
		break;
  4021b6:	e024      	b.n	402202 <ov_configure+0xd2>
		
	case JPEG_1024x768:
		p_regs_conf = OV2640_JPEG_1024x768;
  4021b8:	4b1f      	ldr	r3, [pc, #124]	; (402238 <ov_configure+0x108>)
  4021ba:	60fb      	str	r3, [r7, #12]
		break;
  4021bc:	e021      	b.n	402202 <ov_configure+0xd2>
		
	case JPEG_1280x1024:
		p_regs_conf = OV2640_JPEG_1280x1024;
  4021be:	4b1f      	ldr	r3, [pc, #124]	; (40223c <ov_configure+0x10c>)
  4021c0:	60fb      	str	r3, [r7, #12]
		break;
  4021c2:	e01e      	b.n	402202 <ov_configure+0xd2>
		
	case JPEG_1600x1200:
		p_regs_conf = OV2640_JPEG_1600x1200;
  4021c4:	4b1e      	ldr	r3, [pc, #120]	; (402240 <ov_configure+0x110>)
  4021c6:	60fb      	str	r3, [r7, #12]
		break;
  4021c8:	e01b      	b.n	402202 <ov_configure+0xd2>
		
	case QVGA_YUV422_10FPS:
		p_regs_conf = OV2640_QVGA_YUV422_10FPS;
  4021ca:	4b1e      	ldr	r3, [pc, #120]	; (402244 <ov_configure+0x114>)
  4021cc:	60fb      	str	r3, [r7, #12]
		break;
  4021ce:	e018      	b.n	402202 <ov_configure+0xd2>

	case QVGA_YUV422_15FPS:
		p_regs_conf = OV2640_QVGA_YUV422_15FPS;
  4021d0:	4b1d      	ldr	r3, [pc, #116]	; (402248 <ov_configure+0x118>)
  4021d2:	60fb      	str	r3, [r7, #12]
		break;
  4021d4:	e015      	b.n	402202 <ov_configure+0xd2>

	case QVGA_YUV422_20FPS:
		p_regs_conf = OV2640_QVGA_YUV422_20FPS;
  4021d6:	4b1d      	ldr	r3, [pc, #116]	; (40224c <ov_configure+0x11c>)
  4021d8:	60fb      	str	r3, [r7, #12]
		break;
  4021da:	e012      	b.n	402202 <ov_configure+0xd2>

	case QVGA_YUV422_30FPS:
		p_regs_conf = OV2640_QVGA_YUV422_30FPS;
  4021dc:	4b1c      	ldr	r3, [pc, #112]	; (402250 <ov_configure+0x120>)
  4021de:	60fb      	str	r3, [r7, #12]
		break;
  4021e0:	e00f      	b.n	402202 <ov_configure+0xd2>

	case QVGA_RGB888:
		p_regs_conf = OV2640_QVGA_RGB888;
  4021e2:	4b1c      	ldr	r3, [pc, #112]	; (402254 <ov_configure+0x124>)
  4021e4:	60fb      	str	r3, [r7, #12]
		break;
  4021e6:	e00c      	b.n	402202 <ov_configure+0xd2>

	case QQVGA_YUV422:
		p_regs_conf = OV2640_QQVGA_YUV422;
  4021e8:	4b1b      	ldr	r3, [pc, #108]	; (402258 <ov_configure+0x128>)
  4021ea:	60fb      	str	r3, [r7, #12]
		break;
  4021ec:	e009      	b.n	402202 <ov_configure+0xd2>

	case QQVGA_RGB888:
		p_regs_conf = OV2640_QQVGA_RGB888;
  4021ee:	4b1b      	ldr	r3, [pc, #108]	; (40225c <ov_configure+0x12c>)
  4021f0:	60fb      	str	r3, [r7, #12]
		break;
  4021f2:	e006      	b.n	402202 <ov_configure+0xd2>

	case TEST_PATTERN:
		p_regs_conf = OV2640_TEST_PATTERN;
  4021f4:	4b1a      	ldr	r3, [pc, #104]	; (402260 <ov_configure+0x130>)
  4021f6:	60fb      	str	r3, [r7, #12]
		break;
  4021f8:	e003      	b.n	402202 <ov_configure+0xd2>

	case VGA_YUV422_20FPS:
		p_regs_conf = OV2640_VGA_YUV422_20FPS;
  4021fa:	4b1a      	ldr	r3, [pc, #104]	; (402264 <ov_configure+0x134>)
  4021fc:	60fb      	str	r3, [r7, #12]
		break;
  4021fe:	e000      	b.n	402202 <ov_configure+0xd2>

	default:
		break;
  402200:	bf00      	nop
	}

	if (p_regs_conf != NULL) {
  402202:	68fb      	ldr	r3, [r7, #12]
  402204:	2b00      	cmp	r3, #0
  402206:	d005      	beq.n	402214 <ov_configure+0xe4>
		ov_write_regs( p_twi, p_regs_conf );
  402208:	68f9      	ldr	r1, [r7, #12]
  40220a:	6878      	ldr	r0, [r7, #4]
  40220c:	4b16      	ldr	r3, [pc, #88]	; (402268 <ov_configure+0x138>)
  40220e:	4798      	blx	r3
		return 0;
  402210:	2300      	movs	r3, #0
  402212:	e000      	b.n	402216 <ov_configure+0xe6>
	}

	return 1;
  402214:	2301      	movs	r3, #1
}
  402216:	4618      	mov	r0, r3
  402218:	3710      	adds	r7, #16
  40221a:	46bd      	mov	sp, r7
  40221c:	bd80      	pop	{r7, pc}
  40221e:	bf00      	nop
  402220:	00408224 	.word	0x00408224
  402224:	004083a4 	.word	0x004083a4
  402228:	004083b8 	.word	0x004083b8
  40222c:	004083cc 	.word	0x004083cc
  402230:	0040841c 	.word	0x0040841c
  402234:	00408470 	.word	0x00408470
  402238:	004084c4 	.word	0x004084c4
  40223c:	00408514 	.word	0x00408514
  402240:	00408568 	.word	0x00408568
  402244:	004085bc 	.word	0x004085bc
  402248:	004086ac 	.word	0x004086ac
  40224c:	0040879c 	.word	0x0040879c
  402250:	0040888c 	.word	0x0040888c
  402254:	0040897c 	.word	0x0040897c
  402258:	00408a70 	.word	0x00408a70
  40225c:	00408b64 	.word	0x00408b64
  402260:	00408c58 	.word	0x00408c58
  402264:	00408d4c 	.word	0x00408d4c
  402268:	00401fd1 	.word	0x00401fd1

0040226c <NVIC_EnableIRQ>:
{
  40226c:	b480      	push	{r7}
  40226e:	b083      	sub	sp, #12
  402270:	af00      	add	r7, sp, #0
  402272:	4603      	mov	r3, r0
  402274:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402276:	4908      	ldr	r1, [pc, #32]	; (402298 <NVIC_EnableIRQ+0x2c>)
  402278:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40227c:	095b      	lsrs	r3, r3, #5
  40227e:	79fa      	ldrb	r2, [r7, #7]
  402280:	f002 021f 	and.w	r2, r2, #31
  402284:	2001      	movs	r0, #1
  402286:	fa00 f202 	lsl.w	r2, r0, r2
  40228a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40228e:	bf00      	nop
  402290:	370c      	adds	r7, #12
  402292:	46bd      	mov	sp, r7
  402294:	bc80      	pop	{r7}
  402296:	4770      	bx	lr
  402298:	e000e100 	.word	0xe000e100

0040229c <osc_get_rate>:
{
  40229c:	b480      	push	{r7}
  40229e:	b083      	sub	sp, #12
  4022a0:	af00      	add	r7, sp, #0
  4022a2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4022a4:	687b      	ldr	r3, [r7, #4]
  4022a6:	2b07      	cmp	r3, #7
  4022a8:	d825      	bhi.n	4022f6 <osc_get_rate+0x5a>
  4022aa:	a201      	add	r2, pc, #4	; (adr r2, 4022b0 <osc_get_rate+0x14>)
  4022ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4022b0:	004022d1 	.word	0x004022d1
  4022b4:	004022d7 	.word	0x004022d7
  4022b8:	004022dd 	.word	0x004022dd
  4022bc:	004022e3 	.word	0x004022e3
  4022c0:	004022e7 	.word	0x004022e7
  4022c4:	004022eb 	.word	0x004022eb
  4022c8:	004022ef 	.word	0x004022ef
  4022cc:	004022f3 	.word	0x004022f3
		return OSC_SLCK_32K_RC_HZ;
  4022d0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4022d4:	e010      	b.n	4022f8 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  4022d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4022da:	e00d      	b.n	4022f8 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  4022dc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4022e0:	e00a      	b.n	4022f8 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  4022e2:	4b08      	ldr	r3, [pc, #32]	; (402304 <osc_get_rate+0x68>)
  4022e4:	e008      	b.n	4022f8 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4022e6:	4b08      	ldr	r3, [pc, #32]	; (402308 <osc_get_rate+0x6c>)
  4022e8:	e006      	b.n	4022f8 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  4022ea:	4b08      	ldr	r3, [pc, #32]	; (40230c <osc_get_rate+0x70>)
  4022ec:	e004      	b.n	4022f8 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  4022ee:	4b07      	ldr	r3, [pc, #28]	; (40230c <osc_get_rate+0x70>)
  4022f0:	e002      	b.n	4022f8 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  4022f2:	4b06      	ldr	r3, [pc, #24]	; (40230c <osc_get_rate+0x70>)
  4022f4:	e000      	b.n	4022f8 <osc_get_rate+0x5c>
	return 0;
  4022f6:	2300      	movs	r3, #0
}
  4022f8:	4618      	mov	r0, r3
  4022fa:	370c      	adds	r7, #12
  4022fc:	46bd      	mov	sp, r7
  4022fe:	bc80      	pop	{r7}
  402300:	4770      	bx	lr
  402302:	bf00      	nop
  402304:	003d0900 	.word	0x003d0900
  402308:	007a1200 	.word	0x007a1200
  40230c:	00b71b00 	.word	0x00b71b00

00402310 <sysclk_get_main_hz>:
{
  402310:	b580      	push	{r7, lr}
  402312:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  402314:	2006      	movs	r0, #6
  402316:	4b04      	ldr	r3, [pc, #16]	; (402328 <sysclk_get_main_hz+0x18>)
  402318:	4798      	blx	r3
  40231a:	4602      	mov	r2, r0
  40231c:	4613      	mov	r3, r2
  40231e:	009b      	lsls	r3, r3, #2
  402320:	4413      	add	r3, r2
  402322:	009b      	lsls	r3, r3, #2
}
  402324:	4618      	mov	r0, r3
  402326:	bd80      	pop	{r7, pc}
  402328:	0040229d 	.word	0x0040229d

0040232c <sysclk_get_cpu_hz>:
{
  40232c:	b580      	push	{r7, lr}
  40232e:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  402330:	4b02      	ldr	r3, [pc, #8]	; (40233c <sysclk_get_cpu_hz+0x10>)
  402332:	4798      	blx	r3
  402334:	4603      	mov	r3, r0
  402336:	085b      	lsrs	r3, r3, #1
}
  402338:	4618      	mov	r0, r3
  40233a:	bd80      	pop	{r7, pc}
  40233c:	00402311 	.word	0x00402311

00402340 <TC0_Handler>:
 */ 

#include "timer_interface.h"

void TC0_Handler(void)
{
  402340:	b580      	push	{r7, lr}
  402342:	b082      	sub	sp, #8
  402344:	af00      	add	r7, sp, #0
	uint32_t ul_status;

	// Read TC0 status.
	ul_status = tc_get_status(TC0, 0);
  402346:	2100      	movs	r1, #0
  402348:	4809      	ldr	r0, [pc, #36]	; (402370 <TC0_Handler+0x30>)
  40234a:	4b0a      	ldr	r3, [pc, #40]	; (402374 <TC0_Handler+0x34>)
  40234c:	4798      	blx	r3
  40234e:	6078      	str	r0, [r7, #4]

	// RC compare.
	if ((ul_status & TC_SR_CPCS) == TC_SR_CPCS) {
  402350:	687b      	ldr	r3, [r7, #4]
  402352:	f003 0310 	and.w	r3, r3, #16
  402356:	2b00      	cmp	r3, #0
  402358:	d006      	beq.n	402368 <TC0_Handler+0x28>
		counts++;
  40235a:	4b07      	ldr	r3, [pc, #28]	; (402378 <TC0_Handler+0x38>)
  40235c:	781b      	ldrb	r3, [r3, #0]
  40235e:	b2db      	uxtb	r3, r3
  402360:	3301      	adds	r3, #1
  402362:	b2da      	uxtb	r2, r3
  402364:	4b04      	ldr	r3, [pc, #16]	; (402378 <TC0_Handler+0x38>)
  402366:	701a      	strb	r2, [r3, #0]
	}
}
  402368:	bf00      	nop
  40236a:	3708      	adds	r7, #8
  40236c:	46bd      	mov	sp, r7
  40236e:	bd80      	pop	{r7, pc}
  402370:	40010000 	.word	0x40010000
  402374:	00400f9f 	.word	0x00400f9f
  402378:	20019158 	.word	0x20019158

0040237c <configure_tc>:

void configure_tc(void)
{
  40237c:	b590      	push	{r4, r7, lr}
  40237e:	b087      	sub	sp, #28
  402380:	af02      	add	r7, sp, #8
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk;

	// Get system clock.
	ul_sysclk = sysclk_get_cpu_hz();
  402382:	4b18      	ldr	r3, [pc, #96]	; (4023e4 <configure_tc+0x68>)
  402384:	4798      	blx	r3
  402386:	60f8      	str	r0, [r7, #12]

	// Configure PMC.
	pmc_enable_periph_clk(ID_TC0);
  402388:	2017      	movs	r0, #23
  40238a:	4b17      	ldr	r3, [pc, #92]	; (4023e8 <configure_tc+0x6c>)
  40238c:	4798      	blx	r3

	// Configure TC for a 1Hz frequency and trigger on RC compare.
	tc_find_mck_divisor(TC_FREQ, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  40238e:	1d39      	adds	r1, r7, #4
  402390:	f107 0208 	add.w	r2, r7, #8
  402394:	68fb      	ldr	r3, [r7, #12]
  402396:	9300      	str	r3, [sp, #0]
  402398:	460b      	mov	r3, r1
  40239a:	68f9      	ldr	r1, [r7, #12]
  40239c:	2001      	movs	r0, #1
  40239e:	4c13      	ldr	r4, [pc, #76]	; (4023ec <configure_tc+0x70>)
  4023a0:	47a0      	blx	r4
	tc_init(TC0, 0, ul_tcclks | TC_CMR_CPCTRG);
  4023a2:	687b      	ldr	r3, [r7, #4]
  4023a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  4023a8:	461a      	mov	r2, r3
  4023aa:	2100      	movs	r1, #0
  4023ac:	4810      	ldr	r0, [pc, #64]	; (4023f0 <configure_tc+0x74>)
  4023ae:	4b11      	ldr	r3, [pc, #68]	; (4023f4 <configure_tc+0x78>)
  4023b0:	4798      	blx	r3
	tc_write_rc(TC0, 0, (ul_sysclk / ul_div) / TC_FREQ);
  4023b2:	68bb      	ldr	r3, [r7, #8]
  4023b4:	68fa      	ldr	r2, [r7, #12]
  4023b6:	fbb2 f3f3 	udiv	r3, r2, r3
  4023ba:	461a      	mov	r2, r3
  4023bc:	2100      	movs	r1, #0
  4023be:	480c      	ldr	r0, [pc, #48]	; (4023f0 <configure_tc+0x74>)
  4023c0:	4b0d      	ldr	r3, [pc, #52]	; (4023f8 <configure_tc+0x7c>)
  4023c2:	4798      	blx	r3

	// Configure and enable interrupt on RC compare.
	NVIC_EnableIRQ((IRQn_Type) ID_TC0);
  4023c4:	2017      	movs	r0, #23
  4023c6:	4b0d      	ldr	r3, [pc, #52]	; (4023fc <configure_tc+0x80>)
  4023c8:	4798      	blx	r3
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
  4023ca:	2210      	movs	r2, #16
  4023cc:	2100      	movs	r1, #0
  4023ce:	4808      	ldr	r0, [pc, #32]	; (4023f0 <configure_tc+0x74>)
  4023d0:	4b0b      	ldr	r3, [pc, #44]	; (402400 <configure_tc+0x84>)
  4023d2:	4798      	blx	r3
	
	// Start the timer
	tc_start(TC0, 0);
  4023d4:	2100      	movs	r1, #0
  4023d6:	4806      	ldr	r0, [pc, #24]	; (4023f0 <configure_tc+0x74>)
  4023d8:	4b0a      	ldr	r3, [pc, #40]	; (402404 <configure_tc+0x88>)
  4023da:	4798      	blx	r3
  4023dc:	bf00      	nop
  4023de:	3714      	adds	r7, #20
  4023e0:	46bd      	mov	sp, r7
  4023e2:	bd90      	pop	{r4, r7, pc}
  4023e4:	0040232d 	.word	0x0040232d
  4023e8:	00400e7d 	.word	0x00400e7d
  4023ec:	00400fc1 	.word	0x00400fc1
  4023f0:	40010000 	.word	0x40010000
  4023f4:	00400efd 	.word	0x00400efd
  4023f8:	00400f55 	.word	0x00400f55
  4023fc:	0040226d 	.word	0x0040226d
  402400:	00400f79 	.word	0x00400f79
  402404:	00400f35 	.word	0x00400f35

00402408 <NVIC_EnableIRQ>:
{
  402408:	b480      	push	{r7}
  40240a:	b083      	sub	sp, #12
  40240c:	af00      	add	r7, sp, #0
  40240e:	4603      	mov	r3, r0
  402410:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402412:	4908      	ldr	r1, [pc, #32]	; (402434 <NVIC_EnableIRQ+0x2c>)
  402414:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402418:	095b      	lsrs	r3, r3, #5
  40241a:	79fa      	ldrb	r2, [r7, #7]
  40241c:	f002 021f 	and.w	r2, r2, #31
  402420:	2001      	movs	r0, #1
  402422:	fa00 f202 	lsl.w	r2, r0, r2
  402426:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40242a:	bf00      	nop
  40242c:	370c      	adds	r7, #12
  40242e:	46bd      	mov	sp, r7
  402430:	bc80      	pop	{r7}
  402432:	4770      	bx	lr
  402434:	e000e100 	.word	0xe000e100

00402438 <osc_get_rate>:
{
  402438:	b480      	push	{r7}
  40243a:	b083      	sub	sp, #12
  40243c:	af00      	add	r7, sp, #0
  40243e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402440:	687b      	ldr	r3, [r7, #4]
  402442:	2b07      	cmp	r3, #7
  402444:	d825      	bhi.n	402492 <osc_get_rate+0x5a>
  402446:	a201      	add	r2, pc, #4	; (adr r2, 40244c <osc_get_rate+0x14>)
  402448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40244c:	0040246d 	.word	0x0040246d
  402450:	00402473 	.word	0x00402473
  402454:	00402479 	.word	0x00402479
  402458:	0040247f 	.word	0x0040247f
  40245c:	00402483 	.word	0x00402483
  402460:	00402487 	.word	0x00402487
  402464:	0040248b 	.word	0x0040248b
  402468:	0040248f 	.word	0x0040248f
		return OSC_SLCK_32K_RC_HZ;
  40246c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402470:	e010      	b.n	402494 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  402472:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402476:	e00d      	b.n	402494 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  402478:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40247c:	e00a      	b.n	402494 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  40247e:	4b08      	ldr	r3, [pc, #32]	; (4024a0 <osc_get_rate+0x68>)
  402480:	e008      	b.n	402494 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  402482:	4b08      	ldr	r3, [pc, #32]	; (4024a4 <osc_get_rate+0x6c>)
  402484:	e006      	b.n	402494 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  402486:	4b08      	ldr	r3, [pc, #32]	; (4024a8 <osc_get_rate+0x70>)
  402488:	e004      	b.n	402494 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40248a:	4b07      	ldr	r3, [pc, #28]	; (4024a8 <osc_get_rate+0x70>)
  40248c:	e002      	b.n	402494 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  40248e:	4b06      	ldr	r3, [pc, #24]	; (4024a8 <osc_get_rate+0x70>)
  402490:	e000      	b.n	402494 <osc_get_rate+0x5c>
	return 0;
  402492:	2300      	movs	r3, #0
}
  402494:	4618      	mov	r0, r3
  402496:	370c      	adds	r7, #12
  402498:	46bd      	mov	sp, r7
  40249a:	bc80      	pop	{r7}
  40249c:	4770      	bx	lr
  40249e:	bf00      	nop
  4024a0:	003d0900 	.word	0x003d0900
  4024a4:	007a1200 	.word	0x007a1200
  4024a8:	00b71b00 	.word	0x00b71b00

004024ac <sysclk_get_main_hz>:
{
  4024ac:	b580      	push	{r7, lr}
  4024ae:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  4024b0:	2006      	movs	r0, #6
  4024b2:	4b04      	ldr	r3, [pc, #16]	; (4024c4 <sysclk_get_main_hz+0x18>)
  4024b4:	4798      	blx	r3
  4024b6:	4602      	mov	r2, r0
  4024b8:	4613      	mov	r3, r2
  4024ba:	009b      	lsls	r3, r3, #2
  4024bc:	4413      	add	r3, r2
  4024be:	009b      	lsls	r3, r3, #2
}
  4024c0:	4618      	mov	r0, r3
  4024c2:	bd80      	pop	{r7, pc}
  4024c4:	00402439 	.word	0x00402439

004024c8 <sysclk_get_cpu_hz>:
{
  4024c8:	b580      	push	{r7, lr}
  4024ca:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4024cc:	4b02      	ldr	r3, [pc, #8]	; (4024d8 <sysclk_get_cpu_hz+0x10>)
  4024ce:	4798      	blx	r3
  4024d0:	4603      	mov	r3, r0
  4024d2:	085b      	lsrs	r3, r3, #1
}
  4024d4:	4618      	mov	r0, r3
  4024d6:	bd80      	pop	{r7, pc}
  4024d8:	004024ad 	.word	0x004024ad

004024dc <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  4024dc:	b580      	push	{r7, lr}
  4024de:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4024e0:	4b02      	ldr	r3, [pc, #8]	; (4024ec <sysclk_get_peripheral_hz+0x10>)
  4024e2:	4798      	blx	r3
  4024e4:	4603      	mov	r3, r0
  4024e6:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4024e8:	4618      	mov	r0, r3
  4024ea:	bd80      	pop	{r7, pc}
  4024ec:	004024ad 	.word	0x004024ad

004024f0 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4024f0:	b580      	push	{r7, lr}
  4024f2:	b082      	sub	sp, #8
  4024f4:	af00      	add	r7, sp, #0
  4024f6:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4024f8:	6878      	ldr	r0, [r7, #4]
  4024fa:	4b03      	ldr	r3, [pc, #12]	; (402508 <sysclk_enable_peripheral_clock+0x18>)
  4024fc:	4798      	blx	r3
}
  4024fe:	bf00      	nop
  402500:	3708      	adds	r7, #8
  402502:	46bd      	mov	sp, r7
  402504:	bd80      	pop	{r7, pc}
  402506:	bf00      	nop
  402508:	00400e7d 	.word	0x00400e7d

0040250c <USART0_Handler>:
volatile bool wifi_status = false;


// Handler for incoming data from the WIFI. Calls process_incoming_byte_wifi when a new byte arrives
void WIFI_USART_HANDLER(void)														
{
  40250c:	b580      	push	{r7, lr}
  40250e:	b082      	sub	sp, #8
  402510:	af00      	add	r7, sp, #0
	uint32_t ul_status;									// 8 byte variable for status

	/* Read USART status. */
	ul_status = usart_get_status(WIFI_USART);           // Gets Channel Status Register data 
  402512:	480d      	ldr	r0, [pc, #52]	; (402548 <USART0_Handler+0x3c>)
  402514:	4b0d      	ldr	r3, [pc, #52]	; (40254c <USART0_Handler+0x40>)
  402516:	4798      	blx	r3
  402518:	6078      	str	r0, [r7, #4]

	/* Receive buffer is full. */
	if (ul_status & US_CSR_RXBUFF) {                    // Checking if we received a byte
  40251a:	687b      	ldr	r3, [r7, #4]
  40251c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  402520:	2b00      	cmp	r3, #0
  402522:	d00c      	beq.n	40253e <USART0_Handler+0x32>
		usart_read(WIFI_USART, &received_byte_wifi);
  402524:	490a      	ldr	r1, [pc, #40]	; (402550 <USART0_Handler+0x44>)
  402526:	4808      	ldr	r0, [pc, #32]	; (402548 <USART0_Handler+0x3c>)
  402528:	4b0a      	ldr	r3, [pc, #40]	; (402554 <USART0_Handler+0x48>)
  40252a:	4798      	blx	r3
		new_rx_wifi = true;
  40252c:	4b0a      	ldr	r3, [pc, #40]	; (402558 <USART0_Handler+0x4c>)
  40252e:	2201      	movs	r2, #1
  402530:	701a      	strb	r2, [r3, #0]
		process_incoming_byte_wifi((uint8_t)received_byte_wifi);
  402532:	4b07      	ldr	r3, [pc, #28]	; (402550 <USART0_Handler+0x44>)
  402534:	681b      	ldr	r3, [r3, #0]
  402536:	b2db      	uxtb	r3, r3
  402538:	4618      	mov	r0, r3
  40253a:	4b08      	ldr	r3, [pc, #32]	; (40255c <USART0_Handler+0x50>)
  40253c:	4798      	blx	r3
	}
}
  40253e:	bf00      	nop
  402540:	3708      	adds	r7, #8
  402542:	46bd      	mov	sp, r7
  402544:	bd80      	pop	{r7, pc}
  402546:	bf00      	nop
  402548:	40024000 	.word	0x40024000
  40254c:	00401681 	.word	0x00401681
  402550:	20000a5c 	.word	0x20000a5c
  402554:	00401745 	.word	0x00401745
  402558:	20000a65 	.word	0x20000a65
  40255c:	00402561 	.word	0x00402561

00402560 <process_incoming_byte_wifi>:


// Stores every incoming by (in_byte) from the AMW136 in a buffer
void process_incoming_byte_wifi(uint8_t in_byte)									
{
  402560:	b480      	push	{r7}
  402562:	b083      	sub	sp, #12
  402564:	af00      	add	r7, sp, #0
  402566:	4603      	mov	r3, r0
  402568:	71fb      	strb	r3, [r7, #7]
	input_line_wifi[input_pos_wifi++] = in_byte;            // Saves the incoming byte into a next position, and increment
  40256a:	4b06      	ldr	r3, [pc, #24]	; (402584 <process_incoming_byte_wifi+0x24>)
  40256c:	681b      	ldr	r3, [r3, #0]
  40256e:	1c5a      	adds	r2, r3, #1
  402570:	4904      	ldr	r1, [pc, #16]	; (402584 <process_incoming_byte_wifi+0x24>)
  402572:	600a      	str	r2, [r1, #0]
  402574:	4904      	ldr	r1, [pc, #16]	; (402588 <process_incoming_byte_wifi+0x28>)
  402576:	79fa      	ldrb	r2, [r7, #7]
  402578:	54ca      	strb	r2, [r1, r3]
}
  40257a:	bf00      	nop
  40257c:	370c      	adds	r7, #12
  40257e:	46bd      	mov	sp, r7
  402580:	bc80      	pop	{r7}
  402582:	4770      	bx	lr
  402584:	20000a60 	.word	0x20000a60
  402588:	2001915c 	.word	0x2001915c

0040258c <wifi_command_response_handler>:


// Handler for "command complete" rising-edge interrupt from AMW136. Process the response of the AMW136
void wifi_command_response_handler(uint32_t ul_id, uint32_t ul_mask)						// id of what is going on, mask of which pin what triggered the interrupt	
{
  40258c:	b580      	push	{r7, lr}
  40258e:	b084      	sub	sp, #16
  402590:	af00      	add	r7, sp, #0
  402592:	6078      	str	r0, [r7, #4]
  402594:	6039      	str	r1, [r7, #0]
	unused(ul_id);				// unused is a silencer to avoid compiler warning
	unused(ul_mask);
	
	wifi_comm_success = true;
  402596:	4b0d      	ldr	r3, [pc, #52]	; (4025cc <wifi_command_response_handler+0x40>)
  402598:	2201      	movs	r2, #1
  40259a:	701a      	strb	r2, [r3, #0]
	process_data_wifi();
  40259c:	4b0c      	ldr	r3, [pc, #48]	; (4025d0 <wifi_command_response_handler+0x44>)
  40259e:	4798      	blx	r3
	for (int jj=0; jj<MAX_INPUT_WIFI; jj++) {input_line_wifi[jj] = 0; }                         // Once the data was processed, clear the buffer, but consider not using this loop
  4025a0:	2300      	movs	r3, #0
  4025a2:	60fb      	str	r3, [r7, #12]
  4025a4:	e007      	b.n	4025b6 <wifi_command_response_handler+0x2a>
  4025a6:	4a0b      	ldr	r2, [pc, #44]	; (4025d4 <wifi_command_response_handler+0x48>)
  4025a8:	68fb      	ldr	r3, [r7, #12]
  4025aa:	4413      	add	r3, r2
  4025ac:	2200      	movs	r2, #0
  4025ae:	701a      	strb	r2, [r3, #0]
  4025b0:	68fb      	ldr	r3, [r7, #12]
  4025b2:	3301      	adds	r3, #1
  4025b4:	60fb      	str	r3, [r7, #12]
  4025b6:	68fb      	ldr	r3, [r7, #12]
  4025b8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  4025bc:	dbf3      	blt.n	4025a6 <wifi_command_response_handler+0x1a>
	input_pos_wifi = 0;
  4025be:	4b06      	ldr	r3, [pc, #24]	; (4025d8 <wifi_command_response_handler+0x4c>)
  4025c0:	2200      	movs	r2, #0
  4025c2:	601a      	str	r2, [r3, #0]
}
  4025c4:	bf00      	nop
  4025c6:	3710      	adds	r7, #16
  4025c8:	46bd      	mov	sp, r7
  4025ca:	bd80      	pop	{r7, pc}
  4025cc:	20000a64 	.word	0x20000a64
  4025d0:	004025dd 	.word	0x004025dd
  4025d4:	2001915c 	.word	0x2001915c
  4025d8:	20000a60 	.word	0x20000a60

004025dc <process_data_wifi>:


// Processes the response of the AMW136, which should be stored in the buffer filled by process_incoming_byte_wifi. Looking for certain responses that the AMW136 gives
void process_data_wifi(void)
{
  4025dc:	b580      	push	{r7, lr}
  4025de:	af00      	add	r7, sp, #0
		if (strstr(input_line_wifi, "Start transfer")) {                
  4025e0:	4925      	ldr	r1, [pc, #148]	; (402678 <process_data_wifi+0x9c>)
  4025e2:	4826      	ldr	r0, [pc, #152]	; (40267c <process_data_wifi+0xa0>)
  4025e4:	4b26      	ldr	r3, [pc, #152]	; (402680 <process_data_wifi+0xa4>)
  4025e6:	4798      	blx	r3
  4025e8:	4603      	mov	r3, r0
  4025ea:	2b00      	cmp	r3, #0
  4025ec:	d005      	beq.n	4025fa <process_data_wifi+0x1e>
			image_transfer_flag = true;
  4025ee:	4b25      	ldr	r3, [pc, #148]	; (402684 <process_data_wifi+0xa8>)
  4025f0:	2201      	movs	r2, #1
  4025f2:	701a      	strb	r2, [r3, #0]
			wifi_status = true;
  4025f4:	4b24      	ldr	r3, [pc, #144]	; (402688 <process_data_wifi+0xac>)
  4025f6:	2201      	movs	r2, #1
  4025f8:	701a      	strb	r2, [r3, #0]
		}
		
		if (strstr(input_line_wifi, "None")) {
  4025fa:	4924      	ldr	r1, [pc, #144]	; (40268c <process_data_wifi+0xb0>)
  4025fc:	481f      	ldr	r0, [pc, #124]	; (40267c <process_data_wifi+0xa0>)
  4025fe:	4b20      	ldr	r3, [pc, #128]	; (402680 <process_data_wifi+0xa4>)
  402600:	4798      	blx	r3
  402602:	4603      	mov	r3, r0
  402604:	2b00      	cmp	r3, #0
  402606:	d002      	beq.n	40260e <process_data_wifi+0x32>
			wifi_websocket_flag = false;		
  402608:	4b21      	ldr	r3, [pc, #132]	; (402690 <process_data_wifi+0xb4>)
  40260a:	2200      	movs	r2, #0
  40260c:	701a      	strb	r2, [r3, #0]
		}
		
		if (strstr(input_line_wifi, "Client not connected")) {
  40260e:	4921      	ldr	r1, [pc, #132]	; (402694 <process_data_wifi+0xb8>)
  402610:	481a      	ldr	r0, [pc, #104]	; (40267c <process_data_wifi+0xa0>)
  402612:	4b1b      	ldr	r3, [pc, #108]	; (402680 <process_data_wifi+0xa4>)
  402614:	4798      	blx	r3
  402616:	4603      	mov	r3, r0
  402618:	2b00      	cmp	r3, #0
  40261a:	d002      	beq.n	402622 <process_data_wifi+0x46>
			wifi_websocket_flag = false;
  40261c:	4b1c      	ldr	r3, [pc, #112]	; (402690 <process_data_wifi+0xb4>)
  40261e:	2200      	movs	r2, #0
  402620:	701a      	strb	r2, [r3, #0]
		}
		
		if (strstr(input_line_wifi, "Websocket connected")) {
  402622:	491d      	ldr	r1, [pc, #116]	; (402698 <process_data_wifi+0xbc>)
  402624:	4815      	ldr	r0, [pc, #84]	; (40267c <process_data_wifi+0xa0>)
  402626:	4b16      	ldr	r3, [pc, #88]	; (402680 <process_data_wifi+0xa4>)
  402628:	4798      	blx	r3
  40262a:	4603      	mov	r3, r0
  40262c:	2b00      	cmp	r3, #0
  40262e:	d002      	beq.n	402636 <process_data_wifi+0x5a>
			wifi_websocket_flag = true;
  402630:	4b17      	ldr	r3, [pc, #92]	; (402690 <process_data_wifi+0xb4>)
  402632:	2201      	movs	r2, #1
  402634:	701a      	strb	r2, [r3, #0]
		}
		
		if (strstr(input_line_wifi, "Websocket disconnected")) {
  402636:	4919      	ldr	r1, [pc, #100]	; (40269c <process_data_wifi+0xc0>)
  402638:	4810      	ldr	r0, [pc, #64]	; (40267c <process_data_wifi+0xa0>)
  40263a:	4b11      	ldr	r3, [pc, #68]	; (402680 <process_data_wifi+0xa4>)
  40263c:	4798      	blx	r3
  40263e:	4603      	mov	r3, r0
  402640:	2b00      	cmp	r3, #0
  402642:	d002      	beq.n	40264a <process_data_wifi+0x6e>
			wifi_websocket_flag = false;
  402644:	4b12      	ldr	r3, [pc, #72]	; (402690 <process_data_wifi+0xb4>)
  402646:	2200      	movs	r2, #0
  402648:	701a      	strb	r2, [r3, #0]
		}
		
		if (strstr(input_line_wifi, ",")) {
  40264a:	212c      	movs	r1, #44	; 0x2c
  40264c:	480b      	ldr	r0, [pc, #44]	; (40267c <process_data_wifi+0xa0>)
  40264e:	4b14      	ldr	r3, [pc, #80]	; (4026a0 <process_data_wifi+0xc4>)
  402650:	4798      	blx	r3
  402652:	4603      	mov	r3, r0
  402654:	2b00      	cmp	r3, #0
  402656:	d002      	beq.n	40265e <process_data_wifi+0x82>
			wifi_websocket_flag = true;
  402658:	4b0d      	ldr	r3, [pc, #52]	; (402690 <process_data_wifi+0xb4>)
  40265a:	2201      	movs	r2, #1
  40265c:	701a      	strb	r2, [r3, #0]
		}
		
		if (strstr(input_line_wifi, "2")) {
  40265e:	2132      	movs	r1, #50	; 0x32
  402660:	4806      	ldr	r0, [pc, #24]	; (40267c <process_data_wifi+0xa0>)
  402662:	4b0f      	ldr	r3, [pc, #60]	; (4026a0 <process_data_wifi+0xc4>)
  402664:	4798      	blx	r3
  402666:	4603      	mov	r3, r0
  402668:	2b00      	cmp	r3, #0
  40266a:	d002      	beq.n	402672 <process_data_wifi+0x96>
			wifi_status = true;
  40266c:	4b06      	ldr	r3, [pc, #24]	; (402688 <process_data_wifi+0xac>)
  40266e:	2201      	movs	r2, #1
  402670:	701a      	strb	r2, [r3, #0]
		}
}
  402672:	bf00      	nop
  402674:	bd80      	pop	{r7, pc}
  402676:	bf00      	nop
  402678:	00408e3c 	.word	0x00408e3c
  40267c:	2001915c 	.word	0x2001915c
  402680:	00403af9 	.word	0x00403af9
  402684:	20000a6c 	.word	0x20000a6c
  402688:	20000a6e 	.word	0x20000a6e
  40268c:	00408e4c 	.word	0x00408e4c
  402690:	20000a6d 	.word	0x20000a6d
  402694:	00408e54 	.word	0x00408e54
  402698:	00408e6c 	.word	0x00408e6c
  40269c:	00408e80 	.word	0x00408e80
  4026a0:	00403761 	.word	0x00403761

004026a4 <wifi_web_setup_handler>:




void wifi_web_setup_handler(uint32_t ul_id, uint32_t ul_mask)
{
  4026a4:	b480      	push	{r7}
  4026a6:	b083      	sub	sp, #12
  4026a8:	af00      	add	r7, sp, #0
  4026aa:	6078      	str	r0, [r7, #4]
  4026ac:	6039      	str	r1, [r7, #0]
	unused(ul_id);
	unused(ul_mask);
	
	web_setup_flag = true;
  4026ae:	4b04      	ldr	r3, [pc, #16]	; (4026c0 <wifi_web_setup_handler+0x1c>)
  4026b0:	2201      	movs	r2, #1
  4026b2:	601a      	str	r2, [r3, #0]
	
}
  4026b4:	bf00      	nop
  4026b6:	370c      	adds	r7, #12
  4026b8:	46bd      	mov	sp, r7
  4026ba:	bc80      	pop	{r7}
  4026bc:	4770      	bx	lr
  4026be:	bf00      	nop
  4026c0:	20000a68 	.word	0x20000a68

004026c4 <configure_usart_wifi>:


// Configuration of USART port used to communicate with the AMW136.
void configure_usart_wifi(void)
{
  4026c4:	b5b0      	push	{r4, r5, r7, lr}
  4026c6:	b086      	sub	sp, #24
  4026c8:	af00      	add	r7, sp, #0
	gpio_configure_pin(PIN_USART0_RXD_IDX, PIN_USART0_RXD_FLAGS);
  4026ca:	491d      	ldr	r1, [pc, #116]	; (402740 <configure_usart_wifi+0x7c>)
  4026cc:	2005      	movs	r0, #5
  4026ce:	4b1d      	ldr	r3, [pc, #116]	; (402744 <configure_usart_wifi+0x80>)
  4026d0:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
  4026d2:	491b      	ldr	r1, [pc, #108]	; (402740 <configure_usart_wifi+0x7c>)
  4026d4:	2006      	movs	r0, #6
  4026d6:	4b1b      	ldr	r3, [pc, #108]	; (402744 <configure_usart_wifi+0x80>)
  4026d8:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_CTS_IDX, PIN_USART0_CTS_FLAGS);
  4026da:	4919      	ldr	r1, [pc, #100]	; (402740 <configure_usart_wifi+0x7c>)
  4026dc:	2008      	movs	r0, #8
  4026de:	4b19      	ldr	r3, [pc, #100]	; (402744 <configure_usart_wifi+0x80>)
  4026e0:	4798      	blx	r3
	//gpio_configure_pin(PIN_USART0_RTS_IDX, PIN_USART0_RTS_FLAGS);
	
	
	static uint32_t ul_sysclk;
	const sam_usart_opt_t usart_console_settings = {
  4026e2:	4b19      	ldr	r3, [pc, #100]	; (402748 <configure_usart_wifi+0x84>)
  4026e4:	463c      	mov	r4, r7
  4026e6:	461d      	mov	r5, r3
  4026e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4026ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4026ec:	e895 0003 	ldmia.w	r5, {r0, r1}
  4026f0:	e884 0003 	stmia.w	r4, {r0, r1}
		/* This field is only used in IrDA mode. */
		0
	};

	/* Get peripheral clock. */
	ul_sysclk = sysclk_get_peripheral_hz();
  4026f4:	4b15      	ldr	r3, [pc, #84]	; (40274c <configure_usart_wifi+0x88>)
  4026f6:	4798      	blx	r3
  4026f8:	4602      	mov	r2, r0
  4026fa:	4b15      	ldr	r3, [pc, #84]	; (402750 <configure_usart_wifi+0x8c>)
  4026fc:	601a      	str	r2, [r3, #0]

	/* Enable peripheral clock. */
	sysclk_enable_peripheral_clock(WIFI_USART_ID);
  4026fe:	200e      	movs	r0, #14
  402700:	4b14      	ldr	r3, [pc, #80]	; (402754 <configure_usart_wifi+0x90>)
  402702:	4798      	blx	r3

	/* Configure USART. */
	usart_init_hw_handshaking(WIFI_USART, &usart_console_settings, ul_sysclk);
  402704:	4b12      	ldr	r3, [pc, #72]	; (402750 <configure_usart_wifi+0x8c>)
  402706:	681a      	ldr	r2, [r3, #0]
  402708:	463b      	mov	r3, r7
  40270a:	4619      	mov	r1, r3
  40270c:	4812      	ldr	r0, [pc, #72]	; (402758 <configure_usart_wifi+0x94>)
  40270e:	4b13      	ldr	r3, [pc, #76]	; (40275c <configure_usart_wifi+0x98>)
  402710:	4798      	blx	r3

	/* Disable all the interrupts. */
	usart_disable_interrupt(WIFI_USART, ALL_INTERRUPT_MASK);
  402712:	f04f 31ff 	mov.w	r1, #4294967295
  402716:	4810      	ldr	r0, [pc, #64]	; (402758 <configure_usart_wifi+0x94>)
  402718:	4b11      	ldr	r3, [pc, #68]	; (402760 <configure_usart_wifi+0x9c>)
  40271a:	4798      	blx	r3
	
	/* Enable TX & RX function. */
	usart_enable_tx(WIFI_USART);
  40271c:	480e      	ldr	r0, [pc, #56]	; (402758 <configure_usart_wifi+0x94>)
  40271e:	4b11      	ldr	r3, [pc, #68]	; (402764 <configure_usart_wifi+0xa0>)
  402720:	4798      	blx	r3
	usart_enable_rx(WIFI_USART);
  402722:	480d      	ldr	r0, [pc, #52]	; (402758 <configure_usart_wifi+0x94>)
  402724:	4b10      	ldr	r3, [pc, #64]	; (402768 <configure_usart_wifi+0xa4>)
  402726:	4798      	blx	r3
	
	usart_enable_interrupt(WIFI_USART, US_IER_RXRDY);
  402728:	2101      	movs	r1, #1
  40272a:	480b      	ldr	r0, [pc, #44]	; (402758 <configure_usart_wifi+0x94>)
  40272c:	4b0f      	ldr	r3, [pc, #60]	; (40276c <configure_usart_wifi+0xa8>)
  40272e:	4798      	blx	r3

	/* Configure and enable interrupt of USART. */
	NVIC_EnableIRQ(WIFI_USART_IRQn);
  402730:	200e      	movs	r0, #14
  402732:	4b0f      	ldr	r3, [pc, #60]	; (402770 <configure_usart_wifi+0xac>)
  402734:	4798      	blx	r3
}
  402736:	bf00      	nop
  402738:	3718      	adds	r7, #24
  40273a:	46bd      	mov	sp, r7
  40273c:	bdb0      	pop	{r4, r5, r7, pc}
  40273e:	bf00      	nop
  402740:	08000001 	.word	0x08000001
  402744:	00400811 	.word	0x00400811
  402748:	00408e98 	.word	0x00408e98
  40274c:	004024dd 	.word	0x004024dd
  402750:	20000a70 	.word	0x20000a70
  402754:	004024f1 	.word	0x004024f1
  402758:	40024000 	.word	0x40024000
  40275c:	004015ad 	.word	0x004015ad
  402760:	00401667 	.word	0x00401667
  402764:	004015ed 	.word	0x004015ed
  402768:	0040161d 	.word	0x0040161d
  40276c:	0040164d 	.word	0x0040164d
  402770:	00402409 	.word	0x00402409

00402774 <configure_wifi_comm_pin>:



// Configuration of "command complete" rising-edge interrupt.
void configure_wifi_comm_pin(void)
{
  402774:	b590      	push	{r4, r7, lr}
  402776:	b083      	sub	sp, #12
  402778:	af02      	add	r7, sp, #8
	/* Configure PIO clock. */
	pmc_enable_periph_clk(WIFI_COMM_ID);
  40277a:	200c      	movs	r0, #12
  40277c:	4b0b      	ldr	r3, [pc, #44]	; (4027ac <configure_wifi_comm_pin+0x38>)
  40277e:	4798      	blx	r3

	/* Initialize PIO interrupt handler, see PIO definition in conf_board.hota
	
	**/
	pio_handler_set(WIFI_COMM_PIO, WIFI_COMM_ID, WIFI_COMM_PIN_NUM, WIFI_COMM_ATTR, wifi_command_response_handler);
  402780:	4b0b      	ldr	r3, [pc, #44]	; (4027b0 <configure_wifi_comm_pin+0x3c>)
  402782:	9300      	str	r3, [sp, #0]
  402784:	2371      	movs	r3, #113	; 0x71
  402786:	f44f 6280 	mov.w	r2, #1024	; 0x400
  40278a:	210c      	movs	r1, #12
  40278c:	4809      	ldr	r0, [pc, #36]	; (4027b4 <configure_wifi_comm_pin+0x40>)
  40278e:	4c0a      	ldr	r4, [pc, #40]	; (4027b8 <configure_wifi_comm_pin+0x44>)
  402790:	47a0      	blx	r4

	/* Enable PIO controller IRQs. */
	NVIC_EnableIRQ((IRQn_Type)WIFI_COMM_ID);
  402792:	200c      	movs	r0, #12
  402794:	4b09      	ldr	r3, [pc, #36]	; (4027bc <configure_wifi_comm_pin+0x48>)
  402796:	4798      	blx	r3

	/* Enable PIO interrupt lines. */
	pio_enable_interrupt(WIFI_COMM_PIO, WIFI_COMM_PIN_NUM);
  402798:	f44f 6180 	mov.w	r1, #1024	; 0x400
  40279c:	4805      	ldr	r0, [pc, #20]	; (4027b4 <configure_wifi_comm_pin+0x40>)
  40279e:	4b08      	ldr	r3, [pc, #32]	; (4027c0 <configure_wifi_comm_pin+0x4c>)
  4027a0:	4798      	blx	r3
}
  4027a2:	bf00      	nop
  4027a4:	3704      	adds	r7, #4
  4027a6:	46bd      	mov	sp, r7
  4027a8:	bd90      	pop	{r4, r7, pc}
  4027aa:	bf00      	nop
  4027ac:	00400e7d 	.word	0x00400e7d
  4027b0:	0040258d 	.word	0x0040258d
  4027b4:	400e1000 	.word	0x400e1000
  4027b8:	00400b11 	.word	0x00400b11
  4027bc:	00402409 	.word	0x00402409
  4027c0:	0040074f 	.word	0x0040074f

004027c4 <configure_wifi_web_setup_pin>:


// Configuration of button interrupt to initiate the web setup
void configure_wifi_web_setup_pin(void)
{
  4027c4:	b590      	push	{r4, r7, lr}
  4027c6:	b083      	sub	sp, #12
  4027c8:	af02      	add	r7, sp, #8
	
	/* Configure PIO clock. */
	pmc_enable_periph_clk(WIFI_SETUP_ID);
  4027ca:	200b      	movs	r0, #11
  4027cc:	4b0d      	ldr	r3, [pc, #52]	; (402804 <configure_wifi_web_setup_pin+0x40>)
  4027ce:	4798      	blx	r3

// 		/* Adjust PIO debounce filter using a 10 Hz filter. */
	pio_set_debounce_filter(WIFI_SETUP_PIO, WIFI_SETUP_PIN, 10);     // give a shot
  4027d0:	220a      	movs	r2, #10
  4027d2:	2116      	movs	r1, #22
  4027d4:	480c      	ldr	r0, [pc, #48]	; (402808 <configure_wifi_web_setup_pin+0x44>)
  4027d6:	4b0d      	ldr	r3, [pc, #52]	; (40280c <configure_wifi_web_setup_pin+0x48>)
  4027d8:	4798      	blx	r3
// 	
	/* Initialize PIO interrupt handler, see PIO definition in conf_board.h
	**/
	pio_handler_set(WIFI_SETUP_PIO, WIFI_SETUP_ID, WIFI_SETUP_PIN_NUM, WIFI_SETUP_ATTR, wifi_web_setup_handler);
  4027da:	4b0d      	ldr	r3, [pc, #52]	; (402810 <configure_wifi_web_setup_pin+0x4c>)
  4027dc:	9300      	str	r3, [sp, #0]
  4027de:	2359      	movs	r3, #89	; 0x59
  4027e0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4027e4:	210b      	movs	r1, #11
  4027e6:	4808      	ldr	r0, [pc, #32]	; (402808 <configure_wifi_web_setup_pin+0x44>)
  4027e8:	4c0a      	ldr	r4, [pc, #40]	; (402814 <configure_wifi_web_setup_pin+0x50>)
  4027ea:	47a0      	blx	r4

	/* Enable PIO controller IRQs. */
	NVIC_EnableIRQ((IRQn_Type)WIFI_SETUP_ID);
  4027ec:	200b      	movs	r0, #11
  4027ee:	4b0a      	ldr	r3, [pc, #40]	; (402818 <configure_wifi_web_setup_pin+0x54>)
  4027f0:	4798      	blx	r3

	/* Enable PIO interrupt lines. */
	pio_enable_interrupt(WIFI_SETUP_PIO, WIFI_SETUP_PIN_NUM);
  4027f2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  4027f6:	4804      	ldr	r0, [pc, #16]	; (402808 <configure_wifi_web_setup_pin+0x44>)
  4027f8:	4b08      	ldr	r3, [pc, #32]	; (40281c <configure_wifi_web_setup_pin+0x58>)
  4027fa:	4798      	blx	r3
	
	// write_wifi_command("web setup mode initiated\r\n", 3);
	
}
  4027fc:	bf00      	nop
  4027fe:	3704      	adds	r7, #4
  402800:	46bd      	mov	sp, r7
  402802:	bd90      	pop	{r4, r7, pc}
  402804:	00400e7d 	.word	0x00400e7d
  402808:	400e0e00 	.word	0x400e0e00
  40280c:	004004bb 	.word	0x004004bb
  402810:	004026a5 	.word	0x004026a5
  402814:	00400b11 	.word	0x00400b11
  402818:	00402409 	.word	0x00402409
  40281c:	0040074f 	.word	0x0040074f

00402820 <write_wifi_command>:


/* Writes a command (comm) to the AMW136, and waits either for an acknowledgment or a timeout. The timeout can be created by setting the global variable "counts" to zero, 
which will automatically increment every second, and waiting while counts < cnt */
void write_wifi_command(char* comm, uint8_t cnt)
{
  402820:	b580      	push	{r7, lr}
  402822:	b082      	sub	sp, #8
  402824:	af00      	add	r7, sp, #0
  402826:	6078      	str	r0, [r7, #4]
  402828:	460b      	mov	r3, r1
  40282a:	70fb      	strb	r3, [r7, #3]
	usart_write_line(WIFI_USART, comm);
  40282c:	6879      	ldr	r1, [r7, #4]
  40282e:	480d      	ldr	r0, [pc, #52]	; (402864 <write_wifi_command+0x44>)
  402830:	4b0d      	ldr	r3, [pc, #52]	; (402868 <write_wifi_command+0x48>)
  402832:	4798      	blx	r3
	counts = 0;
  402834:	4b0d      	ldr	r3, [pc, #52]	; (40286c <write_wifi_command+0x4c>)
  402836:	2200      	movs	r2, #0
  402838:	701a      	strb	r2, [r3, #0]
	while (counts < cnt)
  40283a:	e008      	b.n	40284e <write_wifi_command+0x2e>
	{
		if(wifi_comm_success)						// if wifi_comm_success is true
  40283c:	4b0c      	ldr	r3, [pc, #48]	; (402870 <write_wifi_command+0x50>)
  40283e:	781b      	ldrb	r3, [r3, #0]
  402840:	b2db      	uxtb	r3, r3
  402842:	2b00      	cmp	r3, #0
  402844:	d003      	beq.n	40284e <write_wifi_command+0x2e>
		{
			wifi_comm_success = false;				// reset the flag
  402846:	4b0a      	ldr	r3, [pc, #40]	; (402870 <write_wifi_command+0x50>)
  402848:	2200      	movs	r2, #0
  40284a:	701a      	strb	r2, [r3, #0]
			break;									// get out of the loop
  40284c:	e005      	b.n	40285a <write_wifi_command+0x3a>
	while (counts < cnt)
  40284e:	4b07      	ldr	r3, [pc, #28]	; (40286c <write_wifi_command+0x4c>)
  402850:	781b      	ldrb	r3, [r3, #0]
  402852:	b2db      	uxtb	r3, r3
  402854:	78fa      	ldrb	r2, [r7, #3]
  402856:	429a      	cmp	r2, r3
  402858:	d8f0      	bhi.n	40283c <write_wifi_command+0x1c>
		}
	}
}
  40285a:	bf00      	nop
  40285c:	3708      	adds	r7, #8
  40285e:	46bd      	mov	sp, r7
  402860:	bd80      	pop	{r7, pc}
  402862:	bf00      	nop
  402864:	40024000 	.word	0x40024000
  402868:	00401715 	.word	0x00401715
  40286c:	20019158 	.word	0x20019158
  402870:	20000a64 	.word	0x20000a64

00402874 <write_image_to_file>:
		


// Writes an image from SAM4s8B to the AMW136. If the length of the image is zero (i.e.. the image is not valid), return. Otherwise, follow the protocol
void write_image_to_file(void)
{
  402874:	b5f0      	push	{r4, r5, r6, r7, lr}
  402876:	b09d      	sub	sp, #116	; 0x74
  402878:	af00      	add	r7, sp, #0
	image_available = find_image_len();
  40287a:	4b48      	ldr	r3, [pc, #288]	; (40299c <write_image_to_file+0x128>)
  40287c:	4798      	blx	r3
  40287e:	4603      	mov	r3, r0
  402880:	461a      	mov	r2, r3
  402882:	4b47      	ldr	r3, [pc, #284]	; (4029a0 <write_image_to_file+0x12c>)
  402884:	701a      	strb	r2, [r3, #0]
	img_length = end_point - start_point;
  402886:	4b47      	ldr	r3, [pc, #284]	; (4029a4 <write_image_to_file+0x130>)
  402888:	681a      	ldr	r2, [r3, #0]
  40288a:	4b47      	ldr	r3, [pc, #284]	; (4029a8 <write_image_to_file+0x134>)
  40288c:	681b      	ldr	r3, [r3, #0]
  40288e:	1ad3      	subs	r3, r2, r3
  402890:	4a46      	ldr	r2, [pc, #280]	; (4029ac <write_image_to_file+0x138>)
  402892:	6013      	str	r3, [r2, #0]
	
	if (image_available == 0) {
  402894:	4b42      	ldr	r3, [pc, #264]	; (4029a0 <write_image_to_file+0x12c>)
  402896:	781b      	ldrb	r3, [r3, #0]
  402898:	2b00      	cmp	r3, #0
  40289a:	d07a      	beq.n	402992 <write_image_to_file+0x11e>
		return;
	}
	else {
		char img_array[100] = {0};
  40289c:	1d3b      	adds	r3, r7, #4
  40289e:	2264      	movs	r2, #100	; 0x64
  4028a0:	2100      	movs	r1, #0
  4028a2:	4618      	mov	r0, r3
  4028a4:	4b42      	ldr	r3, [pc, #264]	; (4029b0 <write_image_to_file+0x13c>)
  4028a6:	4798      	blx	r3
		sprintf(img_array, "image_transfer %d\r\n", img_length);
  4028a8:	4b40      	ldr	r3, [pc, #256]	; (4029ac <write_image_to_file+0x138>)
  4028aa:	681a      	ldr	r2, [r3, #0]
  4028ac:	1d3b      	adds	r3, r7, #4
  4028ae:	4941      	ldr	r1, [pc, #260]	; (4029b4 <write_image_to_file+0x140>)
  4028b0:	4618      	mov	r0, r3
  4028b2:	4b41      	ldr	r3, [pc, #260]	; (4029b8 <write_image_to_file+0x144>)
  4028b4:	4798      	blx	r3
		
		write_wifi_command(img_array, 2);				// write command to the AMW136
  4028b6:	1d3b      	adds	r3, r7, #4
  4028b8:	2102      	movs	r1, #2
  4028ba:	4618      	mov	r0, r3
  4028bc:	4b3f      	ldr	r3, [pc, #252]	; (4029bc <write_image_to_file+0x148>)
  4028be:	4798      	blx	r3
		counts = 0;
  4028c0:	4b3f      	ldr	r3, [pc, #252]	; (4029c0 <write_image_to_file+0x14c>)
  4028c2:	2200      	movs	r2, #0
  4028c4:	701a      	strb	r2, [r3, #0]
		bool timeout = false;
  4028c6:	2300      	movs	r3, #0
  4028c8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		while(!image_transfer_flag) {
  4028cc:	e008      	b.n	4028e0 <write_image_to_file+0x6c>
			if (counts > 3) {
  4028ce:	4b3c      	ldr	r3, [pc, #240]	; (4029c0 <write_image_to_file+0x14c>)
  4028d0:	781b      	ldrb	r3, [r3, #0]
  4028d2:	b2db      	uxtb	r3, r3
  4028d4:	2b03      	cmp	r3, #3
  4028d6:	d903      	bls.n	4028e0 <write_image_to_file+0x6c>
				timeout = true;
  4028d8:	2301      	movs	r3, #1
  4028da:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
				break;
  4028de:	e007      	b.n	4028f0 <write_image_to_file+0x7c>
		while(!image_transfer_flag) {
  4028e0:	4b38      	ldr	r3, [pc, #224]	; (4029c4 <write_image_to_file+0x150>)
  4028e2:	781b      	ldrb	r3, [r3, #0]
  4028e4:	b2db      	uxtb	r3, r3
  4028e6:	f083 0301 	eor.w	r3, r3, #1
  4028ea:	b2db      	uxtb	r3, r3
  4028ec:	2b00      	cmp	r3, #0
  4028ee:	d1ee      	bne.n	4028ce <write_image_to_file+0x5a>
			}
		}
		if (!timeout) {
  4028f0:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
  4028f4:	f083 0301 	eor.w	r3, r3, #1
  4028f8:	b2db      	uxtb	r3, r3
  4028fa:	2b00      	cmp	r3, #0
  4028fc:	d015      	beq.n	40292a <write_image_to_file+0xb6>
				for (uint32_t i = start_point; i <= end_point + 1; i++) {
  4028fe:	4b2a      	ldr	r3, [pc, #168]	; (4029a8 <write_image_to_file+0x134>)
  402900:	681b      	ldr	r3, [r3, #0]
  402902:	66bb      	str	r3, [r7, #104]	; 0x68
  402904:	e00b      	b.n	40291e <write_image_to_file+0xaa>
					usart_putchar(WIFI_USART, image_buffer[i]);
  402906:	4a30      	ldr	r2, [pc, #192]	; (4029c8 <write_image_to_file+0x154>)
  402908:	6ebb      	ldr	r3, [r7, #104]	; 0x68
  40290a:	4413      	add	r3, r2
  40290c:	781b      	ldrb	r3, [r3, #0]
  40290e:	b2db      	uxtb	r3, r3
  402910:	4619      	mov	r1, r3
  402912:	482e      	ldr	r0, [pc, #184]	; (4029cc <write_image_to_file+0x158>)
  402914:	4b2e      	ldr	r3, [pc, #184]	; (4029d0 <write_image_to_file+0x15c>)
  402916:	4798      	blx	r3
				for (uint32_t i = start_point; i <= end_point + 1; i++) {
  402918:	6ebb      	ldr	r3, [r7, #104]	; 0x68
  40291a:	3301      	adds	r3, #1
  40291c:	66bb      	str	r3, [r7, #104]	; 0x68
  40291e:	4b21      	ldr	r3, [pc, #132]	; (4029a4 <write_image_to_file+0x130>)
  402920:	681b      	ldr	r3, [r3, #0]
  402922:	1c5a      	adds	r2, r3, #1
  402924:	6ebb      	ldr	r3, [r7, #104]	; 0x68
  402926:	429a      	cmp	r2, r3
  402928:	d2ed      	bcs.n	402906 <write_image_to_file+0x92>
			}	
		}
		image_transfer_flag = false;						// reset the flag after data transfer
  40292a:	4b26      	ldr	r3, [pc, #152]	; (4029c4 <write_image_to_file+0x150>)
  40292c:	2200      	movs	r2, #0
  40292e:	701a      	strb	r2, [r3, #0]
		delay_ms(50);										// slight delay according to the step
  402930:	4b28      	ldr	r3, [pc, #160]	; (4029d4 <write_image_to_file+0x160>)
  402932:	4798      	blx	r3
  402934:	4603      	mov	r3, r0
  402936:	4619      	mov	r1, r3
  402938:	f04f 0200 	mov.w	r2, #0
  40293c:	460b      	mov	r3, r1
  40293e:	4614      	mov	r4, r2
  402940:	18db      	adds	r3, r3, r3
  402942:	eb44 0404 	adc.w	r4, r4, r4
  402946:	185b      	adds	r3, r3, r1
  402948:	eb44 0402 	adc.w	r4, r4, r2
  40294c:	00e6      	lsls	r6, r4, #3
  40294e:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
  402952:	00dd      	lsls	r5, r3, #3
  402954:	462b      	mov	r3, r5
  402956:	4634      	mov	r4, r6
  402958:	185b      	adds	r3, r3, r1
  40295a:	eb44 0402 	adc.w	r4, r4, r2
  40295e:	18db      	adds	r3, r3, r3
  402960:	eb44 0404 	adc.w	r4, r4, r4
  402964:	4619      	mov	r1, r3
  402966:	4622      	mov	r2, r4
  402968:	f243 63af 	movw	r3, #13999	; 0x36af
  40296c:	f04f 0400 	mov.w	r4, #0
  402970:	18cd      	adds	r5, r1, r3
  402972:	eb42 0604 	adc.w	r6, r2, r4
  402976:	4628      	mov	r0, r5
  402978:	4631      	mov	r1, r6
  40297a:	4c17      	ldr	r4, [pc, #92]	; (4029d8 <write_image_to_file+0x164>)
  40297c:	f243 62b0 	movw	r2, #14000	; 0x36b0
  402980:	f04f 0300 	mov.w	r3, #0
  402984:	47a0      	blx	r4
  402986:	4603      	mov	r3, r0
  402988:	460c      	mov	r4, r1
  40298a:	4618      	mov	r0, r3
  40298c:	4b13      	ldr	r3, [pc, #76]	; (4029dc <write_image_to_file+0x168>)
  40298e:	4798      	blx	r3
  402990:	e000      	b.n	402994 <write_image_to_file+0x120>
		return;
  402992:	bf00      	nop
	}	
		
}
  402994:	3774      	adds	r7, #116	; 0x74
  402996:	46bd      	mov	sp, r7
  402998:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40299a:	bf00      	nop
  40299c:	00401ca5 	.word	0x00401ca5
  4029a0:	20019548 	.word	0x20019548
  4029a4:	20000ab4 	.word	0x20000ab4
  4029a8:	20000ab0 	.word	0x20000ab0
  4029ac:	20019544 	.word	0x20019544
  4029b0:	00403679 	.word	0x00403679
  4029b4:	00408eb0 	.word	0x00408eb0
  4029b8:	00403715 	.word	0x00403715
  4029bc:	00402821 	.word	0x00402821
  4029c0:	20019158 	.word	0x20019158
  4029c4:	20000a6c 	.word	0x20000a6c
  4029c8:	20000ab8 	.word	0x20000ab8
  4029cc:	40024000 	.word	0x40024000
  4029d0:	004016e5 	.word	0x004016e5
  4029d4:	004024c9 	.word	0x004024c9
  4029d8:	00403319 	.word	0x00403319
  4029dc:	20000001 	.word	0x20000001

004029e0 <sysclk_enable_peripheral_clock>:
{
  4029e0:	b580      	push	{r7, lr}
  4029e2:	b082      	sub	sp, #8
  4029e4:	af00      	add	r7, sp, #0
  4029e6:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4029e8:	6878      	ldr	r0, [r7, #4]
  4029ea:	4b03      	ldr	r3, [pc, #12]	; (4029f8 <sysclk_enable_peripheral_clock+0x18>)
  4029ec:	4798      	blx	r3
}
  4029ee:	bf00      	nop
  4029f0:	3708      	adds	r7, #8
  4029f2:	46bd      	mov	sp, r7
  4029f4:	bd80      	pop	{r7, pc}
  4029f6:	bf00      	nop
  4029f8:	00400e7d 	.word	0x00400e7d

004029fc <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  4029fc:	b580      	push	{r7, lr}
  4029fe:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  402a00:	200b      	movs	r0, #11
  402a02:	4b03      	ldr	r3, [pc, #12]	; (402a10 <ioport_init+0x14>)
  402a04:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  402a06:	200c      	movs	r0, #12
  402a08:	4b01      	ldr	r3, [pc, #4]	; (402a10 <ioport_init+0x14>)
  402a0a:	4798      	blx	r3
	arch_ioport_init();
}
  402a0c:	bf00      	nop
  402a0e:	bd80      	pop	{r7, pc}
  402a10:	004029e1 	.word	0x004029e1

00402a14 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  402a14:	b480      	push	{r7}
  402a16:	b08d      	sub	sp, #52	; 0x34
  402a18:	af00      	add	r7, sp, #0
  402a1a:	6078      	str	r0, [r7, #4]
  402a1c:	460b      	mov	r3, r1
  402a1e:	70fb      	strb	r3, [r7, #3]
  402a20:	687b      	ldr	r3, [r7, #4]
  402a22:	62fb      	str	r3, [r7, #44]	; 0x2c
  402a24:	78fb      	ldrb	r3, [r7, #3]
  402a26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  402a2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402a2c:	627b      	str	r3, [r7, #36]	; 0x24
  402a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402a30:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  402a32:	6a3b      	ldr	r3, [r7, #32]
  402a34:	095b      	lsrs	r3, r3, #5
  402a36:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402a38:	69fb      	ldr	r3, [r7, #28]
  402a3a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402a3e:	f203 7307 	addw	r3, r3, #1799	; 0x707
  402a42:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  402a44:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  402a46:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  402a4a:	2b01      	cmp	r3, #1
  402a4c:	d109      	bne.n	402a62 <ioport_set_pin_dir+0x4e>
  402a4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402a50:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  402a52:	697b      	ldr	r3, [r7, #20]
  402a54:	f003 031f 	and.w	r3, r3, #31
  402a58:	2201      	movs	r2, #1
  402a5a:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  402a5c:	69bb      	ldr	r3, [r7, #24]
  402a5e:	611a      	str	r2, [r3, #16]
  402a60:	e00c      	b.n	402a7c <ioport_set_pin_dir+0x68>
	} else if (dir == IOPORT_DIR_INPUT) {
  402a62:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  402a66:	2b00      	cmp	r3, #0
  402a68:	d108      	bne.n	402a7c <ioport_set_pin_dir+0x68>
  402a6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402a6c:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  402a6e:	693b      	ldr	r3, [r7, #16]
  402a70:	f003 031f 	and.w	r3, r3, #31
  402a74:	2201      	movs	r2, #1
  402a76:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  402a78:	69bb      	ldr	r3, [r7, #24]
  402a7a:	615a      	str	r2, [r3, #20]
  402a7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402a7e:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  402a80:	68fb      	ldr	r3, [r7, #12]
  402a82:	f003 031f 	and.w	r3, r3, #31
  402a86:	2201      	movs	r2, #1
  402a88:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402a8a:	69bb      	ldr	r3, [r7, #24]
  402a8c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  402a90:	bf00      	nop
  402a92:	3734      	adds	r7, #52	; 0x34
  402a94:	46bd      	mov	sp, r7
  402a96:	bc80      	pop	{r7}
  402a98:	4770      	bx	lr

00402a9a <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  402a9a:	b480      	push	{r7}
  402a9c:	b08b      	sub	sp, #44	; 0x2c
  402a9e:	af00      	add	r7, sp, #0
  402aa0:	6078      	str	r0, [r7, #4]
  402aa2:	460b      	mov	r3, r1
  402aa4:	70fb      	strb	r3, [r7, #3]
  402aa6:	687b      	ldr	r3, [r7, #4]
  402aa8:	627b      	str	r3, [r7, #36]	; 0x24
  402aaa:	78fb      	ldrb	r3, [r7, #3]
  402aac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  402ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402ab2:	61fb      	str	r3, [r7, #28]
  402ab4:	69fb      	ldr	r3, [r7, #28]
  402ab6:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  402ab8:	69bb      	ldr	r3, [r7, #24]
  402aba:	095b      	lsrs	r3, r3, #5
  402abc:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402abe:	697b      	ldr	r3, [r7, #20]
  402ac0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402ac4:	f203 7307 	addw	r3, r3, #1799	; 0x707
  402ac8:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  402aca:	613b      	str	r3, [r7, #16]

	if (level) {
  402acc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  402ad0:	2b00      	cmp	r3, #0
  402ad2:	d009      	beq.n	402ae8 <ioport_set_pin_level+0x4e>
  402ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402ad6:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  402ad8:	68fb      	ldr	r3, [r7, #12]
  402ada:	f003 031f 	and.w	r3, r3, #31
  402ade:	2201      	movs	r2, #1
  402ae0:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  402ae2:	693b      	ldr	r3, [r7, #16]
  402ae4:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  402ae6:	e008      	b.n	402afa <ioport_set_pin_level+0x60>
  402ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402aea:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  402aec:	68bb      	ldr	r3, [r7, #8]
  402aee:	f003 031f 	and.w	r3, r3, #31
  402af2:	2201      	movs	r2, #1
  402af4:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  402af6:	693b      	ldr	r3, [r7, #16]
  402af8:	635a      	str	r2, [r3, #52]	; 0x34
  402afa:	bf00      	nop
  402afc:	372c      	adds	r7, #44	; 0x2c
  402afe:	46bd      	mov	sp, r7
  402b00:	bc80      	pop	{r7}
  402b02:	4770      	bx	lr

00402b04 <board_init>:
#include <board.h>
#include <conf_board.h>
#include "camera.h"

void board_init(void)
{
  402b04:	b580      	push	{r7, lr}
  402b06:	af00      	add	r7, sp, #0
	
	ioport_init();
  402b08:	4b33      	ldr	r3, [pc, #204]	; (402bd8 <board_init+0xd4>)
  402b0a:	4798      	blx	r3
	
	ioport_set_pin_dir(OV2640_RESET_PIN, IOPORT_DIR_OUTPUT);
  402b0c:	2101      	movs	r1, #1
  402b0e:	2014      	movs	r0, #20
  402b10:	4b32      	ldr	r3, [pc, #200]	; (402bdc <board_init+0xd8>)
  402b12:	4798      	blx	r3
	ioport_set_pin_level(OV2640_RESET_PIN, true);
  402b14:	2101      	movs	r1, #1
  402b16:	2014      	movs	r0, #20
  402b18:	4b31      	ldr	r3, [pc, #196]	; (402be0 <board_init+0xdc>)
  402b1a:	4798      	blx	r3
	
	
	ioport_set_pin_dir(WIFI_RESET_PIN, IOPORT_DIR_OUTPUT);
  402b1c:	2101      	movs	r1, #1
  402b1e:	2020      	movs	r0, #32
  402b20:	4b2e      	ldr	r3, [pc, #184]	; (402bdc <board_init+0xd8>)
  402b22:	4798      	blx	r3
	ioport_set_pin_level(WIFI_RESET_PIN, false);
  402b24:	2100      	movs	r1, #0
  402b26:	2020      	movs	r0, #32
  402b28:	4b2d      	ldr	r3, [pc, #180]	; (402be0 <board_init+0xdc>)
  402b2a:	4798      	blx	r3


	ioport_set_pin_dir(WIFI_COMM_PIN, IOPORT_DIR_INPUT);
  402b2c:	2100      	movs	r1, #0
  402b2e:	202a      	movs	r0, #42	; 0x2a
  402b30:	4b2a      	ldr	r3, [pc, #168]	; (402bdc <board_init+0xd8>)
  402b32:	4798      	blx	r3
	ioport_set_pin_level(WIFI_COMM_PIN, IOPORT_MODE_PULLDOWN);
  402b34:	2101      	movs	r1, #1
  402b36:	202a      	movs	r0, #42	; 0x2a
  402b38:	4b29      	ldr	r3, [pc, #164]	; (402be0 <board_init+0xdc>)
  402b3a:	4798      	blx	r3

	ioport_set_pin_dir(WIFI_WEB_SETUP_PIN, IOPORT_DIR_INPUT);
  402b3c:	2100      	movs	r1, #0
  402b3e:	2016      	movs	r0, #22
  402b40:	4b26      	ldr	r3, [pc, #152]	; (402bdc <board_init+0xd8>)
  402b42:	4798      	blx	r3
	ioport_set_pin_level(WIFI_WEB_SETUP_PIN, IOPORT_MODE_PULLDOWN);
  402b44:	2101      	movs	r1, #1
  402b46:	2016      	movs	r0, #22
  402b48:	4b25      	ldr	r3, [pc, #148]	; (402be0 <board_init+0xdc>)
  402b4a:	4798      	blx	r3

	// pull the CTS pin (RTS of MCU) low, accordingly to task 4
	ioport_set_pin_dir(WIFI_CTS_PIN, IOPORT_DIR_OUTPUT);
  402b4c:	2101      	movs	r1, #1
  402b4e:	2007      	movs	r0, #7
  402b50:	4b22      	ldr	r3, [pc, #136]	; (402bdc <board_init+0xd8>)
  402b52:	4798      	blx	r3
	ioport_set_pin_level(WIFI_CTS_PIN, false);
  402b54:	2100      	movs	r1, #0
  402b56:	2007      	movs	r0, #7
  402b58:	4b21      	ldr	r3, [pc, #132]	; (402be0 <board_init+0xdc>)
  402b5a:	4798      	blx	r3
	
	
	
	
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);				// configure TWI clock
  402b5c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402b60:	2004      	movs	r0, #4
  402b62:	4b20      	ldr	r3, [pc, #128]	; (402be4 <board_init+0xe0>)
  402b64:	4798      	blx	r3
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);			// configure TWI data pin
  402b66:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402b6a:	2003      	movs	r0, #3
  402b6c:	4b1d      	ldr	r3, [pc, #116]	; (402be4 <board_init+0xe0>)
  402b6e:	4798      	blx	r3
	
	
	gpio_configure_pin(PIN_PCK1, PIN_PCK1_FLAGS);
  402b70:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402b74:	2011      	movs	r0, #17
  402b76:	4b1b      	ldr	r3, [pc, #108]	; (402be4 <board_init+0xe0>)
  402b78:	4798      	blx	r3
	
	
	// configure reset
	gpio_configure_pin(OV_RST_GPIO, OV_RST_FLAGS);
  402b7a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  402b7e:	2014      	movs	r0, #20
  402b80:	4b18      	ldr	r3, [pc, #96]	; (402be4 <board_init+0xe0>)
  402b82:	4798      	blx	r3
	
		
	// configure HSYNC and VSYNC
	gpio_configure_pin(HSYNC_GPIO, HSYNC_FLAGS);
  402b84:	2171      	movs	r1, #113	; 0x71
  402b86:	2010      	movs	r0, #16
  402b88:	4b16      	ldr	r3, [pc, #88]	; (402be4 <board_init+0xe0>)
  402b8a:	4798      	blx	r3
	gpio_configure_pin(VSYNC_GPIO, VSYNC_FLAGS);
  402b8c:	2171      	movs	r1, #113	; 0x71
  402b8e:	200f      	movs	r0, #15
  402b90:	4b14      	ldr	r3, [pc, #80]	; (402be4 <board_init+0xe0>)
  402b92:	4798      	blx	r3
	
	// configure DATA pins
	gpio_configure_pin(OV_DATA_BUS_D0, OV_DATA_BUS_FLAGS);
  402b94:	4914      	ldr	r1, [pc, #80]	; (402be8 <board_init+0xe4>)
  402b96:	2018      	movs	r0, #24
  402b98:	4b12      	ldr	r3, [pc, #72]	; (402be4 <board_init+0xe0>)
  402b9a:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D1, OV_DATA_BUS_FLAGS);
  402b9c:	4912      	ldr	r1, [pc, #72]	; (402be8 <board_init+0xe4>)
  402b9e:	2019      	movs	r0, #25
  402ba0:	4b10      	ldr	r3, [pc, #64]	; (402be4 <board_init+0xe0>)
  402ba2:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D2, OV_DATA_BUS_FLAGS);
  402ba4:	4910      	ldr	r1, [pc, #64]	; (402be8 <board_init+0xe4>)
  402ba6:	201a      	movs	r0, #26
  402ba8:	4b0e      	ldr	r3, [pc, #56]	; (402be4 <board_init+0xe0>)
  402baa:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D3, OV_DATA_BUS_FLAGS);
  402bac:	490e      	ldr	r1, [pc, #56]	; (402be8 <board_init+0xe4>)
  402bae:	201b      	movs	r0, #27
  402bb0:	4b0c      	ldr	r3, [pc, #48]	; (402be4 <board_init+0xe0>)
  402bb2:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D4, OV_DATA_BUS_FLAGS);
  402bb4:	490c      	ldr	r1, [pc, #48]	; (402be8 <board_init+0xe4>)
  402bb6:	201c      	movs	r0, #28
  402bb8:	4b0a      	ldr	r3, [pc, #40]	; (402be4 <board_init+0xe0>)
  402bba:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D5, OV_DATA_BUS_FLAGS);
  402bbc:	490a      	ldr	r1, [pc, #40]	; (402be8 <board_init+0xe4>)
  402bbe:	201d      	movs	r0, #29
  402bc0:	4b08      	ldr	r3, [pc, #32]	; (402be4 <board_init+0xe0>)
  402bc2:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D6, OV_DATA_BUS_FLAGS);
  402bc4:	4908      	ldr	r1, [pc, #32]	; (402be8 <board_init+0xe4>)
  402bc6:	201e      	movs	r0, #30
  402bc8:	4b06      	ldr	r3, [pc, #24]	; (402be4 <board_init+0xe0>)
  402bca:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D7, OV_DATA_BUS_FLAGS);
  402bcc:	4906      	ldr	r1, [pc, #24]	; (402be8 <board_init+0xe4>)
  402bce:	201f      	movs	r0, #31
  402bd0:	4b04      	ldr	r3, [pc, #16]	; (402be4 <board_init+0xe0>)
  402bd2:	4798      	blx	r3
	
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
}
  402bd4:	bf00      	nop
  402bd6:	bd80      	pop	{r7, pc}
  402bd8:	004029fd 	.word	0x004029fd
  402bdc:	00402a15 	.word	0x00402a15
  402be0:	00402a9b 	.word	0x00402a9b
  402be4:	00400811 	.word	0x00400811
  402be8:	28000001 	.word	0x28000001

00402bec <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402bec:	b580      	push	{r7, lr}
  402bee:	b084      	sub	sp, #16
  402bf0:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  402bf2:	4b27      	ldr	r3, [pc, #156]	; (402c90 <Reset_Handler+0xa4>)
  402bf4:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  402bf6:	4b27      	ldr	r3, [pc, #156]	; (402c94 <Reset_Handler+0xa8>)
  402bf8:	60bb      	str	r3, [r7, #8]

	if (pSrc > pDest) {
  402bfa:	68fa      	ldr	r2, [r7, #12]
  402bfc:	68bb      	ldr	r3, [r7, #8]
  402bfe:	429a      	cmp	r2, r3
  402c00:	d90d      	bls.n	402c1e <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  402c02:	e007      	b.n	402c14 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  402c04:	68bb      	ldr	r3, [r7, #8]
  402c06:	1d1a      	adds	r2, r3, #4
  402c08:	60ba      	str	r2, [r7, #8]
  402c0a:	68fa      	ldr	r2, [r7, #12]
  402c0c:	1d11      	adds	r1, r2, #4
  402c0e:	60f9      	str	r1, [r7, #12]
  402c10:	6812      	ldr	r2, [r2, #0]
  402c12:	601a      	str	r2, [r3, #0]
		for (; pDest < &_erelocate;) {
  402c14:	68bb      	ldr	r3, [r7, #8]
  402c16:	4a20      	ldr	r2, [pc, #128]	; (402c98 <Reset_Handler+0xac>)
  402c18:	4293      	cmp	r3, r2
  402c1a:	d3f3      	bcc.n	402c04 <Reset_Handler+0x18>
  402c1c:	e020      	b.n	402c60 <Reset_Handler+0x74>
		}
	} else if (pSrc < pDest) {
  402c1e:	68fa      	ldr	r2, [r7, #12]
  402c20:	68bb      	ldr	r3, [r7, #8]
  402c22:	429a      	cmp	r2, r3
  402c24:	d21c      	bcs.n	402c60 <Reset_Handler+0x74>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  402c26:	4a1c      	ldr	r2, [pc, #112]	; (402c98 <Reset_Handler+0xac>)
  402c28:	4b1a      	ldr	r3, [pc, #104]	; (402c94 <Reset_Handler+0xa8>)
  402c2a:	1ad3      	subs	r3, r2, r3
  402c2c:	607b      	str	r3, [r7, #4]
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  402c2e:	68fa      	ldr	r2, [r7, #12]
  402c30:	687b      	ldr	r3, [r7, #4]
  402c32:	4413      	add	r3, r2
  402c34:	3b04      	subs	r3, #4
  402c36:	60fb      	str	r3, [r7, #12]
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
  402c38:	68ba      	ldr	r2, [r7, #8]
  402c3a:	687b      	ldr	r3, [r7, #4]
  402c3c:	4413      	add	r3, r2
  402c3e:	3b04      	subs	r3, #4
  402c40:	60bb      	str	r3, [r7, #8]
		for (;nb_bytes;nb_bytes -= 4) {
  402c42:	e00a      	b.n	402c5a <Reset_Handler+0x6e>
			*pDest-- = *pSrc--;
  402c44:	68bb      	ldr	r3, [r7, #8]
  402c46:	1f1a      	subs	r2, r3, #4
  402c48:	60ba      	str	r2, [r7, #8]
  402c4a:	68fa      	ldr	r2, [r7, #12]
  402c4c:	1f11      	subs	r1, r2, #4
  402c4e:	60f9      	str	r1, [r7, #12]
  402c50:	6812      	ldr	r2, [r2, #0]
  402c52:	601a      	str	r2, [r3, #0]
		for (;nb_bytes;nb_bytes -= 4) {
  402c54:	687b      	ldr	r3, [r7, #4]
  402c56:	3b04      	subs	r3, #4
  402c58:	607b      	str	r3, [r7, #4]
  402c5a:	687b      	ldr	r3, [r7, #4]
  402c5c:	2b00      	cmp	r3, #0
  402c5e:	d1f1      	bne.n	402c44 <Reset_Handler+0x58>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  402c60:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  402c62:	4b0e      	ldr	r3, [pc, #56]	; (402c9c <Reset_Handler+0xb0>)
  402c64:	60bb      	str	r3, [r7, #8]
  402c66:	e004      	b.n	402c72 <Reset_Handler+0x86>
		*pDest++ = 0;
  402c68:	68bb      	ldr	r3, [r7, #8]
  402c6a:	1d1a      	adds	r2, r3, #4
  402c6c:	60ba      	str	r2, [r7, #8]
  402c6e:	2200      	movs	r2, #0
  402c70:	601a      	str	r2, [r3, #0]
	for (pDest = &_szero; pDest < &_ezero;) {
  402c72:	68bb      	ldr	r3, [r7, #8]
  402c74:	4a0a      	ldr	r2, [pc, #40]	; (402ca0 <Reset_Handler+0xb4>)
  402c76:	4293      	cmp	r3, r2
  402c78:	d3f6      	bcc.n	402c68 <Reset_Handler+0x7c>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  402c7a:	4b0a      	ldr	r3, [pc, #40]	; (402ca4 <Reset_Handler+0xb8>)
  402c7c:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc);
  402c7e:	4a0a      	ldr	r2, [pc, #40]	; (402ca8 <Reset_Handler+0xbc>)
  402c80:	68fb      	ldr	r3, [r7, #12]
  402c82:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
  402c84:	4b09      	ldr	r3, [pc, #36]	; (402cac <Reset_Handler+0xc0>)
  402c86:	4798      	blx	r3

	/* Branch to main function */
	main();
  402c88:	4b09      	ldr	r3, [pc, #36]	; (402cb0 <Reset_Handler+0xc4>)
  402c8a:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  402c8c:	e7fe      	b.n	402c8c <Reset_Handler+0xa0>
  402c8e:	bf00      	nop
  402c90:	004091ec 	.word	0x004091ec
  402c94:	20000000 	.word	0x20000000
  402c98:	200009c0 	.word	0x200009c0
  402c9c:	200009c0 	.word	0x200009c0
  402ca0:	20019574 	.word	0x20019574
  402ca4:	00400000 	.word	0x00400000
  402ca8:	e000ed00 	.word	0xe000ed00
  402cac:	00403629 	.word	0x00403629
  402cb0:	00403035 	.word	0x00403035

00402cb4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402cb4:	b480      	push	{r7}
  402cb6:	af00      	add	r7, sp, #0
	while (1) {
  402cb8:	e7fe      	b.n	402cb8 <Dummy_Handler+0x4>
	...

00402cbc <SystemCoreClockUpdate>:

/**
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
  402cbc:	b480      	push	{r7}
  402cbe:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  402cc0:	4b5d      	ldr	r3, [pc, #372]	; (402e38 <SystemCoreClockUpdate+0x17c>)
  402cc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402cc4:	f003 0303 	and.w	r3, r3, #3
  402cc8:	2b03      	cmp	r3, #3
  402cca:	f200 8096 	bhi.w	402dfa <SystemCoreClockUpdate+0x13e>
  402cce:	a201      	add	r2, pc, #4	; (adr r2, 402cd4 <SystemCoreClockUpdate+0x18>)
  402cd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402cd4:	00402ce5 	.word	0x00402ce5
  402cd8:	00402d05 	.word	0x00402d05
  402cdc:	00402d4f 	.word	0x00402d4f
  402ce0:	00402d4f 	.word	0x00402d4f
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  402ce4:	4b55      	ldr	r3, [pc, #340]	; (402e3c <SystemCoreClockUpdate+0x180>)
  402ce6:	695b      	ldr	r3, [r3, #20]
  402ce8:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402cec:	2b00      	cmp	r3, #0
  402cee:	d004      	beq.n	402cfa <SystemCoreClockUpdate+0x3e>
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402cf0:	4b53      	ldr	r3, [pc, #332]	; (402e40 <SystemCoreClockUpdate+0x184>)
  402cf2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402cf6:	601a      	str	r2, [r3, #0]
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
			}
		break;
  402cf8:	e080      	b.n	402dfc <SystemCoreClockUpdate+0x140>
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402cfa:	4b51      	ldr	r3, [pc, #324]	; (402e40 <SystemCoreClockUpdate+0x184>)
  402cfc:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402d00:	601a      	str	r2, [r3, #0]
		break;
  402d02:	e07b      	b.n	402dfc <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  402d04:	4b4c      	ldr	r3, [pc, #304]	; (402e38 <SystemCoreClockUpdate+0x17c>)
  402d06:	6a1b      	ldr	r3, [r3, #32]
  402d08:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402d0c:	2b00      	cmp	r3, #0
  402d0e:	d003      	beq.n	402d18 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL;
  402d10:	4b4b      	ldr	r3, [pc, #300]	; (402e40 <SystemCoreClockUpdate+0x184>)
  402d12:	4a4c      	ldr	r2, [pc, #304]	; (402e44 <SystemCoreClockUpdate+0x188>)
  402d14:	601a      	str	r2, [r3, #0]
			
			default:
			break;
			}
		}
		break;
  402d16:	e071      	b.n	402dfc <SystemCoreClockUpdate+0x140>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402d18:	4b49      	ldr	r3, [pc, #292]	; (402e40 <SystemCoreClockUpdate+0x184>)
  402d1a:	4a4b      	ldr	r2, [pc, #300]	; (402e48 <SystemCoreClockUpdate+0x18c>)
  402d1c:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  402d1e:	4b46      	ldr	r3, [pc, #280]	; (402e38 <SystemCoreClockUpdate+0x17c>)
  402d20:	6a1b      	ldr	r3, [r3, #32]
  402d22:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402d26:	2b10      	cmp	r3, #16
  402d28:	d008      	beq.n	402d3c <SystemCoreClockUpdate+0x80>
  402d2a:	2b20      	cmp	r3, #32
  402d2c:	d00a      	beq.n	402d44 <SystemCoreClockUpdate+0x88>
  402d2e:	2b00      	cmp	r3, #0
  402d30:	d000      	beq.n	402d34 <SystemCoreClockUpdate+0x78>
			break;
  402d32:	e00b      	b.n	402d4c <SystemCoreClockUpdate+0x90>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402d34:	4b42      	ldr	r3, [pc, #264]	; (402e40 <SystemCoreClockUpdate+0x184>)
  402d36:	4a44      	ldr	r2, [pc, #272]	; (402e48 <SystemCoreClockUpdate+0x18c>)
  402d38:	601a      	str	r2, [r3, #0]
			break;
  402d3a:	e007      	b.n	402d4c <SystemCoreClockUpdate+0x90>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  402d3c:	4b40      	ldr	r3, [pc, #256]	; (402e40 <SystemCoreClockUpdate+0x184>)
  402d3e:	4a43      	ldr	r2, [pc, #268]	; (402e4c <SystemCoreClockUpdate+0x190>)
  402d40:	601a      	str	r2, [r3, #0]
			break;
  402d42:	e003      	b.n	402d4c <SystemCoreClockUpdate+0x90>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  402d44:	4b3e      	ldr	r3, [pc, #248]	; (402e40 <SystemCoreClockUpdate+0x184>)
  402d46:	4a3f      	ldr	r2, [pc, #252]	; (402e44 <SystemCoreClockUpdate+0x188>)
  402d48:	601a      	str	r2, [r3, #0]
			break;
  402d4a:	bf00      	nop
		break;
  402d4c:	e056      	b.n	402dfc <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  402d4e:	4b3a      	ldr	r3, [pc, #232]	; (402e38 <SystemCoreClockUpdate+0x17c>)
  402d50:	6a1b      	ldr	r3, [r3, #32]
  402d52:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402d56:	2b00      	cmp	r3, #0
  402d58:	d003      	beq.n	402d62 <SystemCoreClockUpdate+0xa6>
				SystemCoreClock = CHIP_FREQ_XTAL;
  402d5a:	4b39      	ldr	r3, [pc, #228]	; (402e40 <SystemCoreClockUpdate+0x184>)
  402d5c:	4a39      	ldr	r2, [pc, #228]	; (402e44 <SystemCoreClockUpdate+0x188>)
  402d5e:	601a      	str	r2, [r3, #0]
  402d60:	e019      	b.n	402d96 <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402d62:	4b37      	ldr	r3, [pc, #220]	; (402e40 <SystemCoreClockUpdate+0x184>)
  402d64:	4a38      	ldr	r2, [pc, #224]	; (402e48 <SystemCoreClockUpdate+0x18c>)
  402d66:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  402d68:	4b33      	ldr	r3, [pc, #204]	; (402e38 <SystemCoreClockUpdate+0x17c>)
  402d6a:	6a1b      	ldr	r3, [r3, #32]
  402d6c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402d70:	2b10      	cmp	r3, #16
  402d72:	d008      	beq.n	402d86 <SystemCoreClockUpdate+0xca>
  402d74:	2b20      	cmp	r3, #32
  402d76:	d00a      	beq.n	402d8e <SystemCoreClockUpdate+0xd2>
  402d78:	2b00      	cmp	r3, #0
  402d7a:	d000      	beq.n	402d7e <SystemCoreClockUpdate+0xc2>
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
					break;
				
				default:
					break;
  402d7c:	e00b      	b.n	402d96 <SystemCoreClockUpdate+0xda>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402d7e:	4b30      	ldr	r3, [pc, #192]	; (402e40 <SystemCoreClockUpdate+0x184>)
  402d80:	4a31      	ldr	r2, [pc, #196]	; (402e48 <SystemCoreClockUpdate+0x18c>)
  402d82:	601a      	str	r2, [r3, #0]
					break;
  402d84:	e007      	b.n	402d96 <SystemCoreClockUpdate+0xda>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  402d86:	4b2e      	ldr	r3, [pc, #184]	; (402e40 <SystemCoreClockUpdate+0x184>)
  402d88:	4a30      	ldr	r2, [pc, #192]	; (402e4c <SystemCoreClockUpdate+0x190>)
  402d8a:	601a      	str	r2, [r3, #0]
					break;
  402d8c:	e003      	b.n	402d96 <SystemCoreClockUpdate+0xda>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  402d8e:	4b2c      	ldr	r3, [pc, #176]	; (402e40 <SystemCoreClockUpdate+0x184>)
  402d90:	4a2c      	ldr	r2, [pc, #176]	; (402e44 <SystemCoreClockUpdate+0x188>)
  402d92:	601a      	str	r2, [r3, #0]
					break;
  402d94:	bf00      	nop
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  402d96:	4b28      	ldr	r3, [pc, #160]	; (402e38 <SystemCoreClockUpdate+0x17c>)
  402d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402d9a:	f003 0303 	and.w	r3, r3, #3
  402d9e:	2b02      	cmp	r3, #2
  402da0:	d115      	bne.n	402dce <SystemCoreClockUpdate+0x112>
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  402da2:	4b25      	ldr	r3, [pc, #148]	; (402e38 <SystemCoreClockUpdate+0x17c>)
  402da4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
  402da6:	0c1b      	lsrs	r3, r3, #16
  402da8:	f3c3 030a 	ubfx	r3, r3, #0, #11
  402dac:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  402dae:	4a24      	ldr	r2, [pc, #144]	; (402e40 <SystemCoreClockUpdate+0x184>)
  402db0:	6812      	ldr	r2, [r2, #0]
  402db2:	fb02 f303 	mul.w	r3, r2, r3
  402db6:	4a22      	ldr	r2, [pc, #136]	; (402e40 <SystemCoreClockUpdate+0x184>)
  402db8:	6013      	str	r3, [r2, #0]
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  402dba:	4b1f      	ldr	r3, [pc, #124]	; (402e38 <SystemCoreClockUpdate+0x17c>)
  402dbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
  402dbe:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  402dc0:	4a1f      	ldr	r2, [pc, #124]	; (402e40 <SystemCoreClockUpdate+0x184>)
  402dc2:	6812      	ldr	r2, [r2, #0]
  402dc4:	fbb2 f3f3 	udiv	r3, r2, r3
  402dc8:	4a1d      	ldr	r2, [pc, #116]	; (402e40 <SystemCoreClockUpdate+0x184>)
  402dca:	6013      	str	r3, [r2, #0]
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  402dcc:	e016      	b.n	402dfc <SystemCoreClockUpdate+0x140>
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  402dce:	4b1a      	ldr	r3, [pc, #104]	; (402e38 <SystemCoreClockUpdate+0x17c>)
  402dd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  402dd2:	0c1b      	lsrs	r3, r3, #16
  402dd4:	f3c3 030a 	ubfx	r3, r3, #0, #11
  402dd8:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  402dda:	4a19      	ldr	r2, [pc, #100]	; (402e40 <SystemCoreClockUpdate+0x184>)
  402ddc:	6812      	ldr	r2, [r2, #0]
  402dde:	fb02 f303 	mul.w	r3, r2, r3
  402de2:	4a17      	ldr	r2, [pc, #92]	; (402e40 <SystemCoreClockUpdate+0x184>)
  402de4:	6013      	str	r3, [r2, #0]
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  402de6:	4b14      	ldr	r3, [pc, #80]	; (402e38 <SystemCoreClockUpdate+0x17c>)
  402de8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_DIVB_Pos));
  402dea:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  402dec:	4a14      	ldr	r2, [pc, #80]	; (402e40 <SystemCoreClockUpdate+0x184>)
  402dee:	6812      	ldr	r2, [r2, #0]
  402df0:	fbb2 f3f3 	udiv	r3, r2, r3
  402df4:	4a12      	ldr	r2, [pc, #72]	; (402e40 <SystemCoreClockUpdate+0x184>)
  402df6:	6013      	str	r3, [r2, #0]
		break;
  402df8:	e000      	b.n	402dfc <SystemCoreClockUpdate+0x140>
		
	default:
		break;
  402dfa:	bf00      	nop
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  402dfc:	4b0e      	ldr	r3, [pc, #56]	; (402e38 <SystemCoreClockUpdate+0x17c>)
  402dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402e00:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402e04:	2b70      	cmp	r3, #112	; 0x70
  402e06:	d108      	bne.n	402e1a <SystemCoreClockUpdate+0x15e>
		SystemCoreClock /= 3U;
  402e08:	4b0d      	ldr	r3, [pc, #52]	; (402e40 <SystemCoreClockUpdate+0x184>)
  402e0a:	681b      	ldr	r3, [r3, #0]
  402e0c:	4a10      	ldr	r2, [pc, #64]	; (402e50 <SystemCoreClockUpdate+0x194>)
  402e0e:	fba2 2303 	umull	r2, r3, r2, r3
  402e12:	085b      	lsrs	r3, r3, #1
  402e14:	4a0a      	ldr	r2, [pc, #40]	; (402e40 <SystemCoreClockUpdate+0x184>)
  402e16:	6013      	str	r3, [r2, #0]
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  402e18:	e00a      	b.n	402e30 <SystemCoreClockUpdate+0x174>
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402e1a:	4b07      	ldr	r3, [pc, #28]	; (402e38 <SystemCoreClockUpdate+0x17c>)
  402e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402e1e:	091b      	lsrs	r3, r3, #4
  402e20:	f003 0307 	and.w	r3, r3, #7
		SystemCoreClock >>=
  402e24:	4a06      	ldr	r2, [pc, #24]	; (402e40 <SystemCoreClockUpdate+0x184>)
  402e26:	6812      	ldr	r2, [r2, #0]
  402e28:	fa22 f303 	lsr.w	r3, r2, r3
  402e2c:	4a04      	ldr	r2, [pc, #16]	; (402e40 <SystemCoreClockUpdate+0x184>)
  402e2e:	6013      	str	r3, [r2, #0]
}
  402e30:	bf00      	nop
  402e32:	46bd      	mov	sp, r7
  402e34:	bc80      	pop	{r7}
  402e36:	4770      	bx	lr
  402e38:	400e0400 	.word	0x400e0400
  402e3c:	400e1410 	.word	0x400e1410
  402e40:	2000000c 	.word	0x2000000c
  402e44:	00b71b00 	.word	0x00b71b00
  402e48:	003d0900 	.word	0x003d0900
  402e4c:	007a1200 	.word	0x007a1200
  402e50:	aaaaaaab 	.word	0xaaaaaaab

00402e54 <system_init_flash>:
 * \brief Initialize flash wait state according to operating frequency.
 *
 * \param ul_clk System clock frequency.
 */
void system_init_flash( uint32_t ul_clk )
{
  402e54:	b480      	push	{r7}
  402e56:	b083      	sub	sp, #12
  402e58:	af00      	add	r7, sp, #0
  402e5a:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
#if !defined(ID_EFC1)
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  402e5c:	687b      	ldr	r3, [r7, #4]
  402e5e:	4a18      	ldr	r2, [pc, #96]	; (402ec0 <system_init_flash+0x6c>)
  402e60:	4293      	cmp	r3, r2
  402e62:	d804      	bhi.n	402e6e <system_init_flash+0x1a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402e64:	4b17      	ldr	r3, [pc, #92]	; (402ec4 <system_init_flash+0x70>)
  402e66:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402e6a:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  402e6c:	e023      	b.n	402eb6 <system_init_flash+0x62>
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  402e6e:	687b      	ldr	r3, [r7, #4]
  402e70:	4a15      	ldr	r2, [pc, #84]	; (402ec8 <system_init_flash+0x74>)
  402e72:	4293      	cmp	r3, r2
  402e74:	d803      	bhi.n	402e7e <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402e76:	4b13      	ldr	r3, [pc, #76]	; (402ec4 <system_init_flash+0x70>)
  402e78:	4a14      	ldr	r2, [pc, #80]	; (402ecc <system_init_flash+0x78>)
  402e7a:	601a      	str	r2, [r3, #0]
}
  402e7c:	e01b      	b.n	402eb6 <system_init_flash+0x62>
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  402e7e:	687b      	ldr	r3, [r7, #4]
  402e80:	4a13      	ldr	r2, [pc, #76]	; (402ed0 <system_init_flash+0x7c>)
  402e82:	4293      	cmp	r3, r2
  402e84:	d803      	bhi.n	402e8e <system_init_flash+0x3a>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402e86:	4b0f      	ldr	r3, [pc, #60]	; (402ec4 <system_init_flash+0x70>)
  402e88:	4a12      	ldr	r2, [pc, #72]	; (402ed4 <system_init_flash+0x80>)
  402e8a:	601a      	str	r2, [r3, #0]
}
  402e8c:	e013      	b.n	402eb6 <system_init_flash+0x62>
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  402e8e:	687b      	ldr	r3, [r7, #4]
  402e90:	4a11      	ldr	r2, [pc, #68]	; (402ed8 <system_init_flash+0x84>)
  402e92:	4293      	cmp	r3, r2
  402e94:	d803      	bhi.n	402e9e <system_init_flash+0x4a>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402e96:	4b0b      	ldr	r3, [pc, #44]	; (402ec4 <system_init_flash+0x70>)
  402e98:	4a10      	ldr	r2, [pc, #64]	; (402edc <system_init_flash+0x88>)
  402e9a:	601a      	str	r2, [r3, #0]
}
  402e9c:	e00b      	b.n	402eb6 <system_init_flash+0x62>
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  402e9e:	687b      	ldr	r3, [r7, #4]
  402ea0:	4a0f      	ldr	r2, [pc, #60]	; (402ee0 <system_init_flash+0x8c>)
  402ea2:	4293      	cmp	r3, r2
  402ea4:	d804      	bhi.n	402eb0 <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402ea6:	4b07      	ldr	r3, [pc, #28]	; (402ec4 <system_init_flash+0x70>)
  402ea8:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402eac:	601a      	str	r2, [r3, #0]
}
  402eae:	e002      	b.n	402eb6 <system_init_flash+0x62>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402eb0:	4b04      	ldr	r3, [pc, #16]	; (402ec4 <system_init_flash+0x70>)
  402eb2:	4a0c      	ldr	r2, [pc, #48]	; (402ee4 <system_init_flash+0x90>)
  402eb4:	601a      	str	r2, [r3, #0]
}
  402eb6:	bf00      	nop
  402eb8:	370c      	adds	r7, #12
  402eba:	46bd      	mov	sp, r7
  402ebc:	bc80      	pop	{r7}
  402ebe:	4770      	bx	lr
  402ec0:	01312cff 	.word	0x01312cff
  402ec4:	400e0a00 	.word	0x400e0a00
  402ec8:	026259ff 	.word	0x026259ff
  402ecc:	04000100 	.word	0x04000100
  402ed0:	039386ff 	.word	0x039386ff
  402ed4:	04000200 	.word	0x04000200
  402ed8:	04c4b3ff 	.word	0x04c4b3ff
  402edc:	04000300 	.word	0x04000300
  402ee0:	05f5e0ff 	.word	0x05f5e0ff
  402ee4:	04000500 	.word	0x04000500

00402ee8 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  402ee8:	b480      	push	{r7}
  402eea:	b085      	sub	sp, #20
  402eec:	af00      	add	r7, sp, #0
  402eee:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  402ef0:	4b10      	ldr	r3, [pc, #64]	; (402f34 <_sbrk+0x4c>)
  402ef2:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  402ef4:	4b10      	ldr	r3, [pc, #64]	; (402f38 <_sbrk+0x50>)
  402ef6:	681b      	ldr	r3, [r3, #0]
  402ef8:	2b00      	cmp	r3, #0
  402efa:	d102      	bne.n	402f02 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  402efc:	4b0e      	ldr	r3, [pc, #56]	; (402f38 <_sbrk+0x50>)
  402efe:	4a0f      	ldr	r2, [pc, #60]	; (402f3c <_sbrk+0x54>)
  402f00:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  402f02:	4b0d      	ldr	r3, [pc, #52]	; (402f38 <_sbrk+0x50>)
  402f04:	681b      	ldr	r3, [r3, #0]
  402f06:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  402f08:	68ba      	ldr	r2, [r7, #8]
  402f0a:	687b      	ldr	r3, [r7, #4]
  402f0c:	441a      	add	r2, r3
  402f0e:	68fb      	ldr	r3, [r7, #12]
  402f10:	429a      	cmp	r2, r3
  402f12:	dd02      	ble.n	402f1a <_sbrk+0x32>
		return (caddr_t) -1;	
  402f14:	f04f 33ff 	mov.w	r3, #4294967295
  402f18:	e006      	b.n	402f28 <_sbrk+0x40>
	}

	heap += incr;
  402f1a:	4b07      	ldr	r3, [pc, #28]	; (402f38 <_sbrk+0x50>)
  402f1c:	681a      	ldr	r2, [r3, #0]
  402f1e:	687b      	ldr	r3, [r7, #4]
  402f20:	4413      	add	r3, r2
  402f22:	4a05      	ldr	r2, [pc, #20]	; (402f38 <_sbrk+0x50>)
  402f24:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  402f26:	68bb      	ldr	r3, [r7, #8]
}
  402f28:	4618      	mov	r0, r3
  402f2a:	3714      	adds	r7, #20
  402f2c:	46bd      	mov	sp, r7
  402f2e:	bc80      	pop	{r7}
  402f30:	4770      	bx	lr
  402f32:	bf00      	nop
  402f34:	2001fffc 	.word	0x2001fffc
  402f38:	20000a74 	.word	0x20000a74
  402f3c:	2001c578 	.word	0x2001c578

00402f40 <osc_get_rate>:
{
  402f40:	b480      	push	{r7}
  402f42:	b083      	sub	sp, #12
  402f44:	af00      	add	r7, sp, #0
  402f46:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402f48:	687b      	ldr	r3, [r7, #4]
  402f4a:	2b07      	cmp	r3, #7
  402f4c:	d825      	bhi.n	402f9a <osc_get_rate+0x5a>
  402f4e:	a201      	add	r2, pc, #4	; (adr r2, 402f54 <osc_get_rate+0x14>)
  402f50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402f54:	00402f75 	.word	0x00402f75
  402f58:	00402f7b 	.word	0x00402f7b
  402f5c:	00402f81 	.word	0x00402f81
  402f60:	00402f87 	.word	0x00402f87
  402f64:	00402f8b 	.word	0x00402f8b
  402f68:	00402f8f 	.word	0x00402f8f
  402f6c:	00402f93 	.word	0x00402f93
  402f70:	00402f97 	.word	0x00402f97
		return OSC_SLCK_32K_RC_HZ;
  402f74:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402f78:	e010      	b.n	402f9c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  402f7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402f7e:	e00d      	b.n	402f9c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  402f80:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402f84:	e00a      	b.n	402f9c <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  402f86:	4b08      	ldr	r3, [pc, #32]	; (402fa8 <osc_get_rate+0x68>)
  402f88:	e008      	b.n	402f9c <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  402f8a:	4b08      	ldr	r3, [pc, #32]	; (402fac <osc_get_rate+0x6c>)
  402f8c:	e006      	b.n	402f9c <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  402f8e:	4b08      	ldr	r3, [pc, #32]	; (402fb0 <osc_get_rate+0x70>)
  402f90:	e004      	b.n	402f9c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  402f92:	4b07      	ldr	r3, [pc, #28]	; (402fb0 <osc_get_rate+0x70>)
  402f94:	e002      	b.n	402f9c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  402f96:	4b06      	ldr	r3, [pc, #24]	; (402fb0 <osc_get_rate+0x70>)
  402f98:	e000      	b.n	402f9c <osc_get_rate+0x5c>
	return 0;
  402f9a:	2300      	movs	r3, #0
}
  402f9c:	4618      	mov	r0, r3
  402f9e:	370c      	adds	r7, #12
  402fa0:	46bd      	mov	sp, r7
  402fa2:	bc80      	pop	{r7}
  402fa4:	4770      	bx	lr
  402fa6:	bf00      	nop
  402fa8:	003d0900 	.word	0x003d0900
  402fac:	007a1200 	.word	0x007a1200
  402fb0:	00b71b00 	.word	0x00b71b00

00402fb4 <sysclk_get_main_hz>:
{
  402fb4:	b580      	push	{r7, lr}
  402fb6:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  402fb8:	2006      	movs	r0, #6
  402fba:	4b04      	ldr	r3, [pc, #16]	; (402fcc <sysclk_get_main_hz+0x18>)
  402fbc:	4798      	blx	r3
  402fbe:	4602      	mov	r2, r0
  402fc0:	4613      	mov	r3, r2
  402fc2:	009b      	lsls	r3, r3, #2
  402fc4:	4413      	add	r3, r2
  402fc6:	009b      	lsls	r3, r3, #2
}
  402fc8:	4618      	mov	r0, r3
  402fca:	bd80      	pop	{r7, pc}
  402fcc:	00402f41 	.word	0x00402f41

00402fd0 <sysclk_get_cpu_hz>:
{
  402fd0:	b580      	push	{r7, lr}
  402fd2:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  402fd4:	4b02      	ldr	r3, [pc, #8]	; (402fe0 <sysclk_get_cpu_hz+0x10>)
  402fd6:	4798      	blx	r3
  402fd8:	4603      	mov	r3, r0
  402fda:	085b      	lsrs	r3, r3, #1
}
  402fdc:	4618      	mov	r0, r3
  402fde:	bd80      	pop	{r7, pc}
  402fe0:	00402fb5 	.word	0x00402fb5

00402fe4 <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
  402fe4:	b480      	push	{r7}
  402fe6:	b089      	sub	sp, #36	; 0x24
  402fe8:	af00      	add	r7, sp, #0
  402fea:	6078      	str	r0, [r7, #4]
  402fec:	687b      	ldr	r3, [r7, #4]
  402fee:	61fb      	str	r3, [r7, #28]
  402ff0:	69fb      	ldr	r3, [r7, #28]
  402ff2:	61bb      	str	r3, [r7, #24]
  402ff4:	69bb      	ldr	r3, [r7, #24]
  402ff6:	617b      	str	r3, [r7, #20]
	return pin >> 5;
  402ff8:	697b      	ldr	r3, [r7, #20]
  402ffa:	095b      	lsrs	r3, r3, #5
  402ffc:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402ffe:	693b      	ldr	r3, [r7, #16]
  403000:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  403004:	f203 7307 	addw	r3, r3, #1799	; 0x707
  403008:	025b      	lsls	r3, r3, #9
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  40300a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  40300c:	69fb      	ldr	r3, [r7, #28]
  40300e:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  403010:	68fb      	ldr	r3, [r7, #12]
  403012:	f003 031f 	and.w	r3, r3, #31
  403016:	2101      	movs	r1, #1
  403018:	fa01 f303 	lsl.w	r3, r1, r3
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  40301c:	4013      	ands	r3, r2
  40301e:	2b00      	cmp	r3, #0
  403020:	bf14      	ite	ne
  403022:	2301      	movne	r3, #1
  403024:	2300      	moveq	r3, #0
  403026:	b2db      	uxtb	r3, r3
	return arch_ioport_get_pin_level(pin);
}
  403028:	4618      	mov	r0, r3
  40302a:	3724      	adds	r7, #36	; 0x24
  40302c:	46bd      	mov	sp, r7
  40302e:	bc80      	pop	{r7}
  403030:	4770      	bx	lr
	...

00403034 <main>:
#include "timer_interface.h"



int main (void)
{
  403034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403038:	b085      	sub	sp, #20
  40303a:	af00      	add	r7, sp, #0
	/* Insert system clock initialization code here (sysclk_init()). */

	sysclk_init();
  40303c:	4b95      	ldr	r3, [pc, #596]	; (403294 <main+0x260>)
  40303e:	4798      	blx	r3
	wdt_disable(WDT);
  403040:	4895      	ldr	r0, [pc, #596]	; (403298 <main+0x264>)
  403042:	4b96      	ldr	r3, [pc, #600]	; (40329c <main+0x268>)
  403044:	4798      	blx	r3
	board_init();
  403046:	4b96      	ldr	r3, [pc, #600]	; (4032a0 <main+0x26c>)
  403048:	4798      	blx	r3
	
	wifi_status = false;
  40304a:	4b96      	ldr	r3, [pc, #600]	; (4032a4 <main+0x270>)
  40304c:	2200      	movs	r2, #0
  40304e:	701a      	strb	r2, [r3, #0]
	wifi_websocket_flag = false;
  403050:	4b95      	ldr	r3, [pc, #596]	; (4032a8 <main+0x274>)
  403052:	2200      	movs	r2, #0
  403054:	701a      	strb	r2, [r3, #0]
	wifi_comm_success = false;
  403056:	4b95      	ldr	r3, [pc, #596]	; (4032ac <main+0x278>)
  403058:	2200      	movs	r2, #0
  40305a:	701a      	strb	r2, [r3, #0]
	image_transfer_flag = false;
  40305c:	4b94      	ldr	r3, [pc, #592]	; (4032b0 <main+0x27c>)
  40305e:	2200      	movs	r2, #0
  403060:	701a      	strb	r2, [r3, #0]
	web_setup_flag = false;
  403062:	4b94      	ldr	r3, [pc, #592]	; (4032b4 <main+0x280>)
  403064:	2200      	movs	r2, #0
  403066:	601a      	str	r2, [r3, #0]
	configure_tc();						// Configuring the timer from timer_interface
  403068:	4b93      	ldr	r3, [pc, #588]	; (4032b8 <main+0x284>)
  40306a:	4798      	blx	r3
	
	configure_usart_wifi();				// Configuring WIFI USART
  40306c:	4b93      	ldr	r3, [pc, #588]	; (4032bc <main+0x288>)
  40306e:	4798      	blx	r3
	configure_wifi_comm_pin();			// Configuring WIFI command pin
  403070:	4b93      	ldr	r3, [pc, #588]	; (4032c0 <main+0x28c>)
  403072:	4798      	blx	r3
	configure_wifi_web_setup_pin();     // Configuring WIFI web setup pin
  403074:	4b93      	ldr	r3, [pc, #588]	; (4032c4 <main+0x290>)
  403076:	4798      	blx	r3
	
	// Hard reset the wifi chip. Free "connected-to-mcu" GPIOs are PB4, PB3, PA11, 
	gpio_set_pin_low(WIFI_RESET_PIN);   // Pulling the pin low, hard resetting
  403078:	2020      	movs	r0, #32
  40307a:	4b93      	ldr	r3, [pc, #588]	; (4032c8 <main+0x294>)
  40307c:	4798      	blx	r3
	delay_ms(100);                      // Delaying for 100 ms, as instructed
  40307e:	4b93      	ldr	r3, [pc, #588]	; (4032cc <main+0x298>)
  403080:	4798      	blx	r3
  403082:	4603      	mov	r3, r0
  403084:	4619      	mov	r1, r3
  403086:	f04f 0200 	mov.w	r2, #0
  40308a:	460b      	mov	r3, r1
  40308c:	4614      	mov	r4, r2
  40308e:	18db      	adds	r3, r3, r3
  403090:	eb44 0404 	adc.w	r4, r4, r4
  403094:	185b      	adds	r3, r3, r1
  403096:	eb44 0402 	adc.w	r4, r4, r2
  40309a:	0166      	lsls	r6, r4, #5
  40309c:	ea46 66d3 	orr.w	r6, r6, r3, lsr #27
  4030a0:	015d      	lsls	r5, r3, #5
  4030a2:	195b      	adds	r3, r3, r5
  4030a4:	eb44 0406 	adc.w	r4, r4, r6
  4030a8:	185b      	adds	r3, r3, r1
  4030aa:	eb44 0402 	adc.w	r4, r4, r2
  4030ae:	f243 61af 	movw	r1, #13999	; 0x36af
  4030b2:	f04f 0200 	mov.w	r2, #0
  4030b6:	185d      	adds	r5, r3, r1
  4030b8:	eb44 0602 	adc.w	r6, r4, r2
  4030bc:	4628      	mov	r0, r5
  4030be:	4631      	mov	r1, r6
  4030c0:	4c83      	ldr	r4, [pc, #524]	; (4032d0 <main+0x29c>)
  4030c2:	f243 62b0 	movw	r2, #14000	; 0x36b0
  4030c6:	f04f 0300 	mov.w	r3, #0
  4030ca:	47a0      	blx	r4
  4030cc:	4603      	mov	r3, r0
  4030ce:	460c      	mov	r4, r1
  4030d0:	4618      	mov	r0, r3
  4030d2:	4b80      	ldr	r3, [pc, #512]	; (4032d4 <main+0x2a0>)
  4030d4:	4798      	blx	r3
	gpio_set_pin_high(WIFI_RESET_PIN);  // Pulling the pin high
  4030d6:	2020      	movs	r0, #32
  4030d8:	4b7f      	ldr	r3, [pc, #508]	; (4032d8 <main+0x2a4>)
  4030da:	4798      	blx	r3


	while(!ioport_get_pin_level(WIFI_STATUS_PIN)) {
  4030dc:	e00a      	b.n	4030f4 <main+0xc0>
		if (web_setup_flag == true)
  4030de:	4b75      	ldr	r3, [pc, #468]	; (4032b4 <main+0x280>)
  4030e0:	681b      	ldr	r3, [r3, #0]
  4030e2:	2b01      	cmp	r3, #1
  4030e4:	d106      	bne.n	4030f4 <main+0xc0>
		{
			usart_write_line(WIFI_USART, "setup web\r\n");
  4030e6:	497d      	ldr	r1, [pc, #500]	; (4032dc <main+0x2a8>)
  4030e8:	487d      	ldr	r0, [pc, #500]	; (4032e0 <main+0x2ac>)
  4030ea:	4b7e      	ldr	r3, [pc, #504]	; (4032e4 <main+0x2b0>)
  4030ec:	4798      	blx	r3
			web_setup_flag = false;
  4030ee:	4b71      	ldr	r3, [pc, #452]	; (4032b4 <main+0x280>)
  4030f0:	2200      	movs	r2, #0
  4030f2:	601a      	str	r2, [r3, #0]
	while(!ioport_get_pin_level(WIFI_STATUS_PIN)) {
  4030f4:	202b      	movs	r0, #43	; 0x2b
  4030f6:	4b7c      	ldr	r3, [pc, #496]	; (4032e8 <main+0x2b4>)
  4030f8:	4798      	blx	r3
  4030fa:	4603      	mov	r3, r0
  4030fc:	f083 0301 	eor.w	r3, r3, #1
  403100:	b2db      	uxtb	r3, r3
  403102:	2b00      	cmp	r3, #0
  403104:	d1eb      	bne.n	4030de <main+0xaa>
	}
	

	
	// Initialize the camera
	init_camera();
  403106:	4b79      	ldr	r3, [pc, #484]	; (4032ec <main+0x2b8>)
  403108:	4798      	blx	r3
	
	
	// Configure the camera
	configure_camera();
  40310a:	4b79      	ldr	r3, [pc, #484]	; (4032f0 <main+0x2bc>)
  40310c:	4798      	blx	r3
// 	write_wifi_command("set sy c p off\r\n", 3);					// Telling the wifi chip to turn off the command prompt
// 	write_wifi_command("set sy c e off\r\n", 3);					// Telling the wifi chip to turn off the echo
//	write_wifi_command("set uart.baud 0 115200", 5);

//	usart_write_line(WIFI_USART, "set uart.baud 0 115200");
	write_wifi_command("set uart.flow 0 on", 5);
  40310e:	2105      	movs	r1, #5
  403110:	4878      	ldr	r0, [pc, #480]	; (4032f4 <main+0x2c0>)
  403112:	4b79      	ldr	r3, [pc, #484]	; (4032f8 <main+0x2c4>)
  403114:	4798      	blx	r3
//	write_wifi_command("set bu c r 5000", 5);
// 	
  		write_wifi_command("set sy c p on\r\n", 3);					// Telling the wifi chip to turn off the command prompt
  403116:	2103      	movs	r1, #3
  403118:	4878      	ldr	r0, [pc, #480]	; (4032fc <main+0x2c8>)
  40311a:	4b77      	ldr	r3, [pc, #476]	; (4032f8 <main+0x2c4>)
  40311c:	4798      	blx	r3
  		write_wifi_command("set sy c e on\r\n", 3);					// Telling the wifi chip to turn off the echo
  40311e:	2103      	movs	r1, #3
  403120:	4877      	ldr	r0, [pc, #476]	; (403300 <main+0x2cc>)
  403122:	4b75      	ldr	r3, [pc, #468]	; (4032f8 <main+0x2c4>)
  403124:	4798      	blx	r3
		write_wifi_command("set uart.baud 0 115200", 5);
  403126:	2105      	movs	r1, #5
  403128:	4876      	ldr	r0, [pc, #472]	; (403304 <main+0x2d0>)
  40312a:	4b73      	ldr	r3, [pc, #460]	; (4032f8 <main+0x2c4>)
  40312c:	4798      	blx	r3
	while(1)
	{
		if (web_setup_flag) {
  40312e:	4b61      	ldr	r3, [pc, #388]	; (4032b4 <main+0x280>)
  403130:	681b      	ldr	r3, [r3, #0]
  403132:	2b00      	cmp	r3, #0
  403134:	d011      	beq.n	40315a <main+0x126>
			write_wifi_command("setup web\r\n", 5);
  403136:	2105      	movs	r1, #5
  403138:	4868      	ldr	r0, [pc, #416]	; (4032dc <main+0x2a8>)
  40313a:	4b6f      	ldr	r3, [pc, #444]	; (4032f8 <main+0x2c4>)
  40313c:	4798      	blx	r3
			web_setup_flag = false;
  40313e:	4b5d      	ldr	r3, [pc, #372]	; (4032b4 <main+0x280>)
  403140:	2200      	movs	r2, #0
  403142:	601a      	str	r2, [r3, #0]
			while (!ioport_get_pin_level(WIFI_STATUS_PIN)) {
  403144:	bf00      	nop
  403146:	202b      	movs	r0, #43	; 0x2b
  403148:	4b67      	ldr	r3, [pc, #412]	; (4032e8 <main+0x2b4>)
  40314a:	4798      	blx	r3
  40314c:	4603      	mov	r3, r0
  40314e:	f083 0301 	eor.w	r3, r3, #1
  403152:	b2db      	uxtb	r3, r3
  403154:	2b00      	cmp	r3, #0
  403156:	d1f6      	bne.n	403146 <main+0x112>
  403158:	e7e9      	b.n	40312e <main+0xfa>
			}
		}
		
		else {
			if (wifi_status == false) {
  40315a:	4b52      	ldr	r3, [pc, #328]	; (4032a4 <main+0x270>)
  40315c:	781b      	ldrb	r3, [r3, #0]
  40315e:	b2db      	uxtb	r3, r3
  403160:	f083 0301 	eor.w	r3, r3, #1
  403164:	b2db      	uxtb	r3, r3
  403166:	2b00      	cmp	r3, #0
  403168:	d042      	beq.n	4031f0 <main+0x1bc>
 				gpio_set_pin_low(WIFI_RESET_PIN);   // Pulling the pin low, hard resetting
  40316a:	2020      	movs	r0, #32
  40316c:	4b56      	ldr	r3, [pc, #344]	; (4032c8 <main+0x294>)
  40316e:	4798      	blx	r3
 				delay_ms(100);                      // Delaying for 100 ms, as instructed
  403170:	4b56      	ldr	r3, [pc, #344]	; (4032cc <main+0x298>)
  403172:	4798      	blx	r3
  403174:	4603      	mov	r3, r0
  403176:	4619      	mov	r1, r3
  403178:	f04f 0200 	mov.w	r2, #0
  40317c:	460b      	mov	r3, r1
  40317e:	4614      	mov	r4, r2
  403180:	18db      	adds	r3, r3, r3
  403182:	eb44 0404 	adc.w	r4, r4, r4
  403186:	185b      	adds	r3, r3, r1
  403188:	eb44 0402 	adc.w	r4, r4, r2
  40318c:	ea4f 1944 	mov.w	r9, r4, lsl #5
  403190:	ea49 69d3 	orr.w	r9, r9, r3, lsr #27
  403194:	ea4f 1843 	mov.w	r8, r3, lsl #5
  403198:	eb13 0308 	adds.w	r3, r3, r8
  40319c:	eb44 0409 	adc.w	r4, r4, r9
  4031a0:	185b      	adds	r3, r3, r1
  4031a2:	eb44 0402 	adc.w	r4, r4, r2
  4031a6:	f243 61af 	movw	r1, #13999	; 0x36af
  4031aa:	f04f 0200 	mov.w	r2, #0
  4031ae:	185d      	adds	r5, r3, r1
  4031b0:	eb44 0602 	adc.w	r6, r4, r2
  4031b4:	4628      	mov	r0, r5
  4031b6:	4631      	mov	r1, r6
  4031b8:	4c45      	ldr	r4, [pc, #276]	; (4032d0 <main+0x29c>)
  4031ba:	f243 62b0 	movw	r2, #14000	; 0x36b0
  4031be:	f04f 0300 	mov.w	r3, #0
  4031c2:	47a0      	blx	r4
  4031c4:	4603      	mov	r3, r0
  4031c6:	460c      	mov	r4, r1
  4031c8:	4618      	mov	r0, r3
  4031ca:	4b42      	ldr	r3, [pc, #264]	; (4032d4 <main+0x2a0>)
  4031cc:	4798      	blx	r3
 				gpio_set_pin_high(WIFI_RESET_PIN);  // Pulling the pin high
  4031ce:	2020      	movs	r0, #32
  4031d0:	4b41      	ldr	r3, [pc, #260]	; (4032d8 <main+0x2a4>)
  4031d2:	4798      	blx	r3
				while (!wifi_status) {
  4031d4:	e003      	b.n	4031de <main+0x1aa>
					write_wifi_command("get wl n s\r\n", 5);
  4031d6:	2105      	movs	r1, #5
  4031d8:	484b      	ldr	r0, [pc, #300]	; (403308 <main+0x2d4>)
  4031da:	4b47      	ldr	r3, [pc, #284]	; (4032f8 <main+0x2c4>)
  4031dc:	4798      	blx	r3
				while (!wifi_status) {
  4031de:	4b31      	ldr	r3, [pc, #196]	; (4032a4 <main+0x270>)
  4031e0:	781b      	ldrb	r3, [r3, #0]
  4031e2:	b2db      	uxtb	r3, r3
  4031e4:	f083 0301 	eor.w	r3, r3, #1
  4031e8:	b2db      	uxtb	r3, r3
  4031ea:	2b00      	cmp	r3, #0
  4031ec:	d1f3      	bne.n	4031d6 <main+0x1a2>
  4031ee:	e79e      	b.n	40312e <main+0xfa>
				}
			}
			else 
			{
				if (wifi_websocket_flag == false)
  4031f0:	4b2d      	ldr	r3, [pc, #180]	; (4032a8 <main+0x274>)
  4031f2:	781b      	ldrb	r3, [r3, #0]
  4031f4:	b2db      	uxtb	r3, r3
  4031f6:	f083 0301 	eor.w	r3, r3, #1
  4031fa:	b2db      	uxtb	r3, r3
  4031fc:	2b00      	cmp	r3, #0
  4031fe:	d044      	beq.n	40328a <main+0x256>
				{
					write_wifi_command("poll all\r\n",5);
  403200:	2105      	movs	r1, #5
  403202:	4842      	ldr	r0, [pc, #264]	; (40330c <main+0x2d8>)
  403204:	4b3c      	ldr	r3, [pc, #240]	; (4032f8 <main+0x2c4>)
  403206:	4798      	blx	r3
					delay_ms(1000);
  403208:	4b30      	ldr	r3, [pc, #192]	; (4032cc <main+0x298>)
  40320a:	4798      	blx	r3
  40320c:	4603      	mov	r3, r0
  40320e:	4619      	mov	r1, r3
  403210:	f04f 0200 	mov.w	r2, #0
  403214:	460b      	mov	r3, r1
  403216:	4614      	mov	r4, r2
  403218:	ea4f 1b44 	mov.w	fp, r4, lsl #5
  40321c:	ea4b 6bd3 	orr.w	fp, fp, r3, lsr #27
  403220:	ea4f 1a43 	mov.w	sl, r3, lsl #5
  403224:	4653      	mov	r3, sl
  403226:	465c      	mov	r4, fp
  403228:	1a5b      	subs	r3, r3, r1
  40322a:	eb64 0402 	sbc.w	r4, r4, r2
  40322e:	00a0      	lsls	r0, r4, #2
  403230:	60f8      	str	r0, [r7, #12]
  403232:	68f8      	ldr	r0, [r7, #12]
  403234:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  403238:	60f8      	str	r0, [r7, #12]
  40323a:	009b      	lsls	r3, r3, #2
  40323c:	60bb      	str	r3, [r7, #8]
  40323e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
  403242:	185b      	adds	r3, r3, r1
  403244:	eb44 0402 	adc.w	r4, r4, r2
  403248:	00e2      	lsls	r2, r4, #3
  40324a:	607a      	str	r2, [r7, #4]
  40324c:	687a      	ldr	r2, [r7, #4]
  40324e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
  403252:	607a      	str	r2, [r7, #4]
  403254:	00db      	lsls	r3, r3, #3
  403256:	603b      	str	r3, [r7, #0]
  403258:	e9d7 3400 	ldrd	r3, r4, [r7]
  40325c:	4619      	mov	r1, r3
  40325e:	4622      	mov	r2, r4
  403260:	f243 63af 	movw	r3, #13999	; 0x36af
  403264:	f04f 0400 	mov.w	r4, #0
  403268:	18cd      	adds	r5, r1, r3
  40326a:	eb42 0604 	adc.w	r6, r2, r4
  40326e:	4628      	mov	r0, r5
  403270:	4631      	mov	r1, r6
  403272:	4c17      	ldr	r4, [pc, #92]	; (4032d0 <main+0x29c>)
  403274:	f243 62b0 	movw	r2, #14000	; 0x36b0
  403278:	f04f 0300 	mov.w	r3, #0
  40327c:	47a0      	blx	r4
  40327e:	4603      	mov	r3, r0
  403280:	460c      	mov	r4, r1
  403282:	4618      	mov	r0, r3
  403284:	4b13      	ldr	r3, [pc, #76]	; (4032d4 <main+0x2a0>)
  403286:	4798      	blx	r3
  403288:	e751      	b.n	40312e <main+0xfa>
				}
				else
				{
					start_capture();
  40328a:	4b21      	ldr	r3, [pc, #132]	; (403310 <main+0x2dc>)
  40328c:	4798      	blx	r3
					write_image_to_file();
  40328e:	4b21      	ldr	r3, [pc, #132]	; (403314 <main+0x2e0>)
  403290:	4798      	blx	r3
		if (web_setup_flag) {
  403292:	e74c      	b.n	40312e <main+0xfa>
  403294:	00400421 	.word	0x00400421
  403298:	400e1450 	.word	0x400e1450
  40329c:	00401799 	.word	0x00401799
  4032a0:	00402b05 	.word	0x00402b05
  4032a4:	20000a6e 	.word	0x20000a6e
  4032a8:	20000a6d 	.word	0x20000a6d
  4032ac:	20000a64 	.word	0x20000a64
  4032b0:	20000a6c 	.word	0x20000a6c
  4032b4:	20000a68 	.word	0x20000a68
  4032b8:	0040237d 	.word	0x0040237d
  4032bc:	004026c5 	.word	0x004026c5
  4032c0:	00402775 	.word	0x00402775
  4032c4:	004027c5 	.word	0x004027c5
  4032c8:	004007e1 	.word	0x004007e1
  4032cc:	00402fd1 	.word	0x00402fd1
  4032d0:	00403319 	.word	0x00403319
  4032d4:	20000001 	.word	0x20000001
  4032d8:	004007b1 	.word	0x004007b1
  4032dc:	00408ec4 	.word	0x00408ec4
  4032e0:	40024000 	.word	0x40024000
  4032e4:	00401715 	.word	0x00401715
  4032e8:	00402fe5 	.word	0x00402fe5
  4032ec:	00401ae9 	.word	0x00401ae9
  4032f0:	00401bd9 	.word	0x00401bd9
  4032f4:	00408ed0 	.word	0x00408ed0
  4032f8:	00402821 	.word	0x00402821
  4032fc:	00408ee4 	.word	0x00408ee4
  403300:	00408ef4 	.word	0x00408ef4
  403304:	00408f04 	.word	0x00408f04
  403308:	00408f1c 	.word	0x00408f1c
  40330c:	00408f2c 	.word	0x00408f2c
  403310:	00401c1d 	.word	0x00401c1d
  403314:	00402875 	.word	0x00402875

00403318 <__aeabi_uldivmod>:
  403318:	b953      	cbnz	r3, 403330 <__aeabi_uldivmod+0x18>
  40331a:	b94a      	cbnz	r2, 403330 <__aeabi_uldivmod+0x18>
  40331c:	2900      	cmp	r1, #0
  40331e:	bf08      	it	eq
  403320:	2800      	cmpeq	r0, #0
  403322:	bf1c      	itt	ne
  403324:	f04f 31ff 	movne.w	r1, #4294967295
  403328:	f04f 30ff 	movne.w	r0, #4294967295
  40332c:	f000 b97a 	b.w	403624 <__aeabi_idiv0>
  403330:	f1ad 0c08 	sub.w	ip, sp, #8
  403334:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  403338:	f000 f806 	bl	403348 <__udivmoddi4>
  40333c:	f8dd e004 	ldr.w	lr, [sp, #4]
  403340:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403344:	b004      	add	sp, #16
  403346:	4770      	bx	lr

00403348 <__udivmoddi4>:
  403348:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40334c:	468c      	mov	ip, r1
  40334e:	460d      	mov	r5, r1
  403350:	4604      	mov	r4, r0
  403352:	9e08      	ldr	r6, [sp, #32]
  403354:	2b00      	cmp	r3, #0
  403356:	d151      	bne.n	4033fc <__udivmoddi4+0xb4>
  403358:	428a      	cmp	r2, r1
  40335a:	4617      	mov	r7, r2
  40335c:	d96d      	bls.n	40343a <__udivmoddi4+0xf2>
  40335e:	fab2 fe82 	clz	lr, r2
  403362:	f1be 0f00 	cmp.w	lr, #0
  403366:	d00b      	beq.n	403380 <__udivmoddi4+0x38>
  403368:	f1ce 0c20 	rsb	ip, lr, #32
  40336c:	fa01 f50e 	lsl.w	r5, r1, lr
  403370:	fa20 fc0c 	lsr.w	ip, r0, ip
  403374:	fa02 f70e 	lsl.w	r7, r2, lr
  403378:	ea4c 0c05 	orr.w	ip, ip, r5
  40337c:	fa00 f40e 	lsl.w	r4, r0, lr
  403380:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  403384:	0c25      	lsrs	r5, r4, #16
  403386:	fbbc f8fa 	udiv	r8, ip, sl
  40338a:	fa1f f987 	uxth.w	r9, r7
  40338e:	fb0a cc18 	mls	ip, sl, r8, ip
  403392:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  403396:	fb08 f309 	mul.w	r3, r8, r9
  40339a:	42ab      	cmp	r3, r5
  40339c:	d90a      	bls.n	4033b4 <__udivmoddi4+0x6c>
  40339e:	19ed      	adds	r5, r5, r7
  4033a0:	f108 32ff 	add.w	r2, r8, #4294967295
  4033a4:	f080 8123 	bcs.w	4035ee <__udivmoddi4+0x2a6>
  4033a8:	42ab      	cmp	r3, r5
  4033aa:	f240 8120 	bls.w	4035ee <__udivmoddi4+0x2a6>
  4033ae:	f1a8 0802 	sub.w	r8, r8, #2
  4033b2:	443d      	add	r5, r7
  4033b4:	1aed      	subs	r5, r5, r3
  4033b6:	b2a4      	uxth	r4, r4
  4033b8:	fbb5 f0fa 	udiv	r0, r5, sl
  4033bc:	fb0a 5510 	mls	r5, sl, r0, r5
  4033c0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4033c4:	fb00 f909 	mul.w	r9, r0, r9
  4033c8:	45a1      	cmp	r9, r4
  4033ca:	d909      	bls.n	4033e0 <__udivmoddi4+0x98>
  4033cc:	19e4      	adds	r4, r4, r7
  4033ce:	f100 33ff 	add.w	r3, r0, #4294967295
  4033d2:	f080 810a 	bcs.w	4035ea <__udivmoddi4+0x2a2>
  4033d6:	45a1      	cmp	r9, r4
  4033d8:	f240 8107 	bls.w	4035ea <__udivmoddi4+0x2a2>
  4033dc:	3802      	subs	r0, #2
  4033de:	443c      	add	r4, r7
  4033e0:	eba4 0409 	sub.w	r4, r4, r9
  4033e4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4033e8:	2100      	movs	r1, #0
  4033ea:	2e00      	cmp	r6, #0
  4033ec:	d061      	beq.n	4034b2 <__udivmoddi4+0x16a>
  4033ee:	fa24 f40e 	lsr.w	r4, r4, lr
  4033f2:	2300      	movs	r3, #0
  4033f4:	6034      	str	r4, [r6, #0]
  4033f6:	6073      	str	r3, [r6, #4]
  4033f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4033fc:	428b      	cmp	r3, r1
  4033fe:	d907      	bls.n	403410 <__udivmoddi4+0xc8>
  403400:	2e00      	cmp	r6, #0
  403402:	d054      	beq.n	4034ae <__udivmoddi4+0x166>
  403404:	2100      	movs	r1, #0
  403406:	e886 0021 	stmia.w	r6, {r0, r5}
  40340a:	4608      	mov	r0, r1
  40340c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403410:	fab3 f183 	clz	r1, r3
  403414:	2900      	cmp	r1, #0
  403416:	f040 808e 	bne.w	403536 <__udivmoddi4+0x1ee>
  40341a:	42ab      	cmp	r3, r5
  40341c:	d302      	bcc.n	403424 <__udivmoddi4+0xdc>
  40341e:	4282      	cmp	r2, r0
  403420:	f200 80fa 	bhi.w	403618 <__udivmoddi4+0x2d0>
  403424:	1a84      	subs	r4, r0, r2
  403426:	eb65 0503 	sbc.w	r5, r5, r3
  40342a:	2001      	movs	r0, #1
  40342c:	46ac      	mov	ip, r5
  40342e:	2e00      	cmp	r6, #0
  403430:	d03f      	beq.n	4034b2 <__udivmoddi4+0x16a>
  403432:	e886 1010 	stmia.w	r6, {r4, ip}
  403436:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40343a:	b912      	cbnz	r2, 403442 <__udivmoddi4+0xfa>
  40343c:	2701      	movs	r7, #1
  40343e:	fbb7 f7f2 	udiv	r7, r7, r2
  403442:	fab7 fe87 	clz	lr, r7
  403446:	f1be 0f00 	cmp.w	lr, #0
  40344a:	d134      	bne.n	4034b6 <__udivmoddi4+0x16e>
  40344c:	1beb      	subs	r3, r5, r7
  40344e:	0c3a      	lsrs	r2, r7, #16
  403450:	fa1f fc87 	uxth.w	ip, r7
  403454:	2101      	movs	r1, #1
  403456:	fbb3 f8f2 	udiv	r8, r3, r2
  40345a:	0c25      	lsrs	r5, r4, #16
  40345c:	fb02 3318 	mls	r3, r2, r8, r3
  403460:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403464:	fb0c f308 	mul.w	r3, ip, r8
  403468:	42ab      	cmp	r3, r5
  40346a:	d907      	bls.n	40347c <__udivmoddi4+0x134>
  40346c:	19ed      	adds	r5, r5, r7
  40346e:	f108 30ff 	add.w	r0, r8, #4294967295
  403472:	d202      	bcs.n	40347a <__udivmoddi4+0x132>
  403474:	42ab      	cmp	r3, r5
  403476:	f200 80d1 	bhi.w	40361c <__udivmoddi4+0x2d4>
  40347a:	4680      	mov	r8, r0
  40347c:	1aed      	subs	r5, r5, r3
  40347e:	b2a3      	uxth	r3, r4
  403480:	fbb5 f0f2 	udiv	r0, r5, r2
  403484:	fb02 5510 	mls	r5, r2, r0, r5
  403488:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40348c:	fb0c fc00 	mul.w	ip, ip, r0
  403490:	45a4      	cmp	ip, r4
  403492:	d907      	bls.n	4034a4 <__udivmoddi4+0x15c>
  403494:	19e4      	adds	r4, r4, r7
  403496:	f100 33ff 	add.w	r3, r0, #4294967295
  40349a:	d202      	bcs.n	4034a2 <__udivmoddi4+0x15a>
  40349c:	45a4      	cmp	ip, r4
  40349e:	f200 80b8 	bhi.w	403612 <__udivmoddi4+0x2ca>
  4034a2:	4618      	mov	r0, r3
  4034a4:	eba4 040c 	sub.w	r4, r4, ip
  4034a8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4034ac:	e79d      	b.n	4033ea <__udivmoddi4+0xa2>
  4034ae:	4631      	mov	r1, r6
  4034b0:	4630      	mov	r0, r6
  4034b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4034b6:	f1ce 0420 	rsb	r4, lr, #32
  4034ba:	fa05 f30e 	lsl.w	r3, r5, lr
  4034be:	fa07 f70e 	lsl.w	r7, r7, lr
  4034c2:	fa20 f804 	lsr.w	r8, r0, r4
  4034c6:	0c3a      	lsrs	r2, r7, #16
  4034c8:	fa25 f404 	lsr.w	r4, r5, r4
  4034cc:	ea48 0803 	orr.w	r8, r8, r3
  4034d0:	fbb4 f1f2 	udiv	r1, r4, r2
  4034d4:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4034d8:	fb02 4411 	mls	r4, r2, r1, r4
  4034dc:	fa1f fc87 	uxth.w	ip, r7
  4034e0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4034e4:	fb01 f30c 	mul.w	r3, r1, ip
  4034e8:	42ab      	cmp	r3, r5
  4034ea:	fa00 f40e 	lsl.w	r4, r0, lr
  4034ee:	d909      	bls.n	403504 <__udivmoddi4+0x1bc>
  4034f0:	19ed      	adds	r5, r5, r7
  4034f2:	f101 30ff 	add.w	r0, r1, #4294967295
  4034f6:	f080 808a 	bcs.w	40360e <__udivmoddi4+0x2c6>
  4034fa:	42ab      	cmp	r3, r5
  4034fc:	f240 8087 	bls.w	40360e <__udivmoddi4+0x2c6>
  403500:	3902      	subs	r1, #2
  403502:	443d      	add	r5, r7
  403504:	1aeb      	subs	r3, r5, r3
  403506:	fa1f f588 	uxth.w	r5, r8
  40350a:	fbb3 f0f2 	udiv	r0, r3, r2
  40350e:	fb02 3310 	mls	r3, r2, r0, r3
  403512:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403516:	fb00 f30c 	mul.w	r3, r0, ip
  40351a:	42ab      	cmp	r3, r5
  40351c:	d907      	bls.n	40352e <__udivmoddi4+0x1e6>
  40351e:	19ed      	adds	r5, r5, r7
  403520:	f100 38ff 	add.w	r8, r0, #4294967295
  403524:	d26f      	bcs.n	403606 <__udivmoddi4+0x2be>
  403526:	42ab      	cmp	r3, r5
  403528:	d96d      	bls.n	403606 <__udivmoddi4+0x2be>
  40352a:	3802      	subs	r0, #2
  40352c:	443d      	add	r5, r7
  40352e:	1aeb      	subs	r3, r5, r3
  403530:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  403534:	e78f      	b.n	403456 <__udivmoddi4+0x10e>
  403536:	f1c1 0720 	rsb	r7, r1, #32
  40353a:	fa22 f807 	lsr.w	r8, r2, r7
  40353e:	408b      	lsls	r3, r1
  403540:	fa05 f401 	lsl.w	r4, r5, r1
  403544:	ea48 0303 	orr.w	r3, r8, r3
  403548:	fa20 fe07 	lsr.w	lr, r0, r7
  40354c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  403550:	40fd      	lsrs	r5, r7
  403552:	ea4e 0e04 	orr.w	lr, lr, r4
  403556:	fbb5 f9fc 	udiv	r9, r5, ip
  40355a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40355e:	fb0c 5519 	mls	r5, ip, r9, r5
  403562:	fa1f f883 	uxth.w	r8, r3
  403566:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40356a:	fb09 f408 	mul.w	r4, r9, r8
  40356e:	42ac      	cmp	r4, r5
  403570:	fa02 f201 	lsl.w	r2, r2, r1
  403574:	fa00 fa01 	lsl.w	sl, r0, r1
  403578:	d908      	bls.n	40358c <__udivmoddi4+0x244>
  40357a:	18ed      	adds	r5, r5, r3
  40357c:	f109 30ff 	add.w	r0, r9, #4294967295
  403580:	d243      	bcs.n	40360a <__udivmoddi4+0x2c2>
  403582:	42ac      	cmp	r4, r5
  403584:	d941      	bls.n	40360a <__udivmoddi4+0x2c2>
  403586:	f1a9 0902 	sub.w	r9, r9, #2
  40358a:	441d      	add	r5, r3
  40358c:	1b2d      	subs	r5, r5, r4
  40358e:	fa1f fe8e 	uxth.w	lr, lr
  403592:	fbb5 f0fc 	udiv	r0, r5, ip
  403596:	fb0c 5510 	mls	r5, ip, r0, r5
  40359a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40359e:	fb00 f808 	mul.w	r8, r0, r8
  4035a2:	45a0      	cmp	r8, r4
  4035a4:	d907      	bls.n	4035b6 <__udivmoddi4+0x26e>
  4035a6:	18e4      	adds	r4, r4, r3
  4035a8:	f100 35ff 	add.w	r5, r0, #4294967295
  4035ac:	d229      	bcs.n	403602 <__udivmoddi4+0x2ba>
  4035ae:	45a0      	cmp	r8, r4
  4035b0:	d927      	bls.n	403602 <__udivmoddi4+0x2ba>
  4035b2:	3802      	subs	r0, #2
  4035b4:	441c      	add	r4, r3
  4035b6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4035ba:	eba4 0408 	sub.w	r4, r4, r8
  4035be:	fba0 8902 	umull	r8, r9, r0, r2
  4035c2:	454c      	cmp	r4, r9
  4035c4:	46c6      	mov	lr, r8
  4035c6:	464d      	mov	r5, r9
  4035c8:	d315      	bcc.n	4035f6 <__udivmoddi4+0x2ae>
  4035ca:	d012      	beq.n	4035f2 <__udivmoddi4+0x2aa>
  4035cc:	b156      	cbz	r6, 4035e4 <__udivmoddi4+0x29c>
  4035ce:	ebba 030e 	subs.w	r3, sl, lr
  4035d2:	eb64 0405 	sbc.w	r4, r4, r5
  4035d6:	fa04 f707 	lsl.w	r7, r4, r7
  4035da:	40cb      	lsrs	r3, r1
  4035dc:	431f      	orrs	r7, r3
  4035de:	40cc      	lsrs	r4, r1
  4035e0:	6037      	str	r7, [r6, #0]
  4035e2:	6074      	str	r4, [r6, #4]
  4035e4:	2100      	movs	r1, #0
  4035e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4035ea:	4618      	mov	r0, r3
  4035ec:	e6f8      	b.n	4033e0 <__udivmoddi4+0x98>
  4035ee:	4690      	mov	r8, r2
  4035f0:	e6e0      	b.n	4033b4 <__udivmoddi4+0x6c>
  4035f2:	45c2      	cmp	sl, r8
  4035f4:	d2ea      	bcs.n	4035cc <__udivmoddi4+0x284>
  4035f6:	ebb8 0e02 	subs.w	lr, r8, r2
  4035fa:	eb69 0503 	sbc.w	r5, r9, r3
  4035fe:	3801      	subs	r0, #1
  403600:	e7e4      	b.n	4035cc <__udivmoddi4+0x284>
  403602:	4628      	mov	r0, r5
  403604:	e7d7      	b.n	4035b6 <__udivmoddi4+0x26e>
  403606:	4640      	mov	r0, r8
  403608:	e791      	b.n	40352e <__udivmoddi4+0x1e6>
  40360a:	4681      	mov	r9, r0
  40360c:	e7be      	b.n	40358c <__udivmoddi4+0x244>
  40360e:	4601      	mov	r1, r0
  403610:	e778      	b.n	403504 <__udivmoddi4+0x1bc>
  403612:	3802      	subs	r0, #2
  403614:	443c      	add	r4, r7
  403616:	e745      	b.n	4034a4 <__udivmoddi4+0x15c>
  403618:	4608      	mov	r0, r1
  40361a:	e708      	b.n	40342e <__udivmoddi4+0xe6>
  40361c:	f1a8 0802 	sub.w	r8, r8, #2
  403620:	443d      	add	r5, r7
  403622:	e72b      	b.n	40347c <__udivmoddi4+0x134>

00403624 <__aeabi_idiv0>:
  403624:	4770      	bx	lr
  403626:	bf00      	nop

00403628 <__libc_init_array>:
  403628:	b570      	push	{r4, r5, r6, lr}
  40362a:	4e0f      	ldr	r6, [pc, #60]	; (403668 <__libc_init_array+0x40>)
  40362c:	4d0f      	ldr	r5, [pc, #60]	; (40366c <__libc_init_array+0x44>)
  40362e:	1b76      	subs	r6, r6, r5
  403630:	10b6      	asrs	r6, r6, #2
  403632:	bf18      	it	ne
  403634:	2400      	movne	r4, #0
  403636:	d005      	beq.n	403644 <__libc_init_array+0x1c>
  403638:	3401      	adds	r4, #1
  40363a:	f855 3b04 	ldr.w	r3, [r5], #4
  40363e:	4798      	blx	r3
  403640:	42a6      	cmp	r6, r4
  403642:	d1f9      	bne.n	403638 <__libc_init_array+0x10>
  403644:	4e0a      	ldr	r6, [pc, #40]	; (403670 <__libc_init_array+0x48>)
  403646:	4d0b      	ldr	r5, [pc, #44]	; (403674 <__libc_init_array+0x4c>)
  403648:	1b76      	subs	r6, r6, r5
  40364a:	f005 fdb9 	bl	4091c0 <_init>
  40364e:	10b6      	asrs	r6, r6, #2
  403650:	bf18      	it	ne
  403652:	2400      	movne	r4, #0
  403654:	d006      	beq.n	403664 <__libc_init_array+0x3c>
  403656:	3401      	adds	r4, #1
  403658:	f855 3b04 	ldr.w	r3, [r5], #4
  40365c:	4798      	blx	r3
  40365e:	42a6      	cmp	r6, r4
  403660:	d1f9      	bne.n	403656 <__libc_init_array+0x2e>
  403662:	bd70      	pop	{r4, r5, r6, pc}
  403664:	bd70      	pop	{r4, r5, r6, pc}
  403666:	bf00      	nop
  403668:	004091cc 	.word	0x004091cc
  40366c:	004091cc 	.word	0x004091cc
  403670:	004091d4 	.word	0x004091d4
  403674:	004091cc 	.word	0x004091cc

00403678 <memset>:
  403678:	b470      	push	{r4, r5, r6}
  40367a:	0786      	lsls	r6, r0, #30
  40367c:	d046      	beq.n	40370c <memset+0x94>
  40367e:	1e54      	subs	r4, r2, #1
  403680:	2a00      	cmp	r2, #0
  403682:	d041      	beq.n	403708 <memset+0x90>
  403684:	b2ca      	uxtb	r2, r1
  403686:	4603      	mov	r3, r0
  403688:	e002      	b.n	403690 <memset+0x18>
  40368a:	f114 34ff 	adds.w	r4, r4, #4294967295
  40368e:	d33b      	bcc.n	403708 <memset+0x90>
  403690:	f803 2b01 	strb.w	r2, [r3], #1
  403694:	079d      	lsls	r5, r3, #30
  403696:	d1f8      	bne.n	40368a <memset+0x12>
  403698:	2c03      	cmp	r4, #3
  40369a:	d92e      	bls.n	4036fa <memset+0x82>
  40369c:	b2cd      	uxtb	r5, r1
  40369e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4036a2:	2c0f      	cmp	r4, #15
  4036a4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4036a8:	d919      	bls.n	4036de <memset+0x66>
  4036aa:	f103 0210 	add.w	r2, r3, #16
  4036ae:	4626      	mov	r6, r4
  4036b0:	3e10      	subs	r6, #16
  4036b2:	2e0f      	cmp	r6, #15
  4036b4:	f842 5c10 	str.w	r5, [r2, #-16]
  4036b8:	f842 5c0c 	str.w	r5, [r2, #-12]
  4036bc:	f842 5c08 	str.w	r5, [r2, #-8]
  4036c0:	f842 5c04 	str.w	r5, [r2, #-4]
  4036c4:	f102 0210 	add.w	r2, r2, #16
  4036c8:	d8f2      	bhi.n	4036b0 <memset+0x38>
  4036ca:	f1a4 0210 	sub.w	r2, r4, #16
  4036ce:	f022 020f 	bic.w	r2, r2, #15
  4036d2:	f004 040f 	and.w	r4, r4, #15
  4036d6:	3210      	adds	r2, #16
  4036d8:	2c03      	cmp	r4, #3
  4036da:	4413      	add	r3, r2
  4036dc:	d90d      	bls.n	4036fa <memset+0x82>
  4036de:	461e      	mov	r6, r3
  4036e0:	4622      	mov	r2, r4
  4036e2:	3a04      	subs	r2, #4
  4036e4:	2a03      	cmp	r2, #3
  4036e6:	f846 5b04 	str.w	r5, [r6], #4
  4036ea:	d8fa      	bhi.n	4036e2 <memset+0x6a>
  4036ec:	1f22      	subs	r2, r4, #4
  4036ee:	f022 0203 	bic.w	r2, r2, #3
  4036f2:	3204      	adds	r2, #4
  4036f4:	4413      	add	r3, r2
  4036f6:	f004 0403 	and.w	r4, r4, #3
  4036fa:	b12c      	cbz	r4, 403708 <memset+0x90>
  4036fc:	b2c9      	uxtb	r1, r1
  4036fe:	441c      	add	r4, r3
  403700:	f803 1b01 	strb.w	r1, [r3], #1
  403704:	429c      	cmp	r4, r3
  403706:	d1fb      	bne.n	403700 <memset+0x88>
  403708:	bc70      	pop	{r4, r5, r6}
  40370a:	4770      	bx	lr
  40370c:	4614      	mov	r4, r2
  40370e:	4603      	mov	r3, r0
  403710:	e7c2      	b.n	403698 <memset+0x20>
  403712:	bf00      	nop

00403714 <sprintf>:
  403714:	b40e      	push	{r1, r2, r3}
  403716:	b5f0      	push	{r4, r5, r6, r7, lr}
  403718:	b09c      	sub	sp, #112	; 0x70
  40371a:	ab21      	add	r3, sp, #132	; 0x84
  40371c:	490f      	ldr	r1, [pc, #60]	; (40375c <sprintf+0x48>)
  40371e:	f853 2b04 	ldr.w	r2, [r3], #4
  403722:	9301      	str	r3, [sp, #4]
  403724:	4605      	mov	r5, r0
  403726:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  40372a:	6808      	ldr	r0, [r1, #0]
  40372c:	9502      	str	r5, [sp, #8]
  40372e:	f44f 7702 	mov.w	r7, #520	; 0x208
  403732:	f64f 76ff 	movw	r6, #65535	; 0xffff
  403736:	a902      	add	r1, sp, #8
  403738:	9506      	str	r5, [sp, #24]
  40373a:	f8ad 7014 	strh.w	r7, [sp, #20]
  40373e:	9404      	str	r4, [sp, #16]
  403740:	9407      	str	r4, [sp, #28]
  403742:	f8ad 6016 	strh.w	r6, [sp, #22]
  403746:	f000 fae3 	bl	403d10 <_svfprintf_r>
  40374a:	9b02      	ldr	r3, [sp, #8]
  40374c:	2200      	movs	r2, #0
  40374e:	701a      	strb	r2, [r3, #0]
  403750:	b01c      	add	sp, #112	; 0x70
  403752:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  403756:	b003      	add	sp, #12
  403758:	4770      	bx	lr
  40375a:	bf00      	nop
  40375c:	20000010 	.word	0x20000010

00403760 <strchr>:
  403760:	b2c9      	uxtb	r1, r1
  403762:	2900      	cmp	r1, #0
  403764:	d041      	beq.n	4037ea <strchr+0x8a>
  403766:	0782      	lsls	r2, r0, #30
  403768:	b4f0      	push	{r4, r5, r6, r7}
  40376a:	d067      	beq.n	40383c <strchr+0xdc>
  40376c:	7803      	ldrb	r3, [r0, #0]
  40376e:	2b00      	cmp	r3, #0
  403770:	d068      	beq.n	403844 <strchr+0xe4>
  403772:	4299      	cmp	r1, r3
  403774:	d037      	beq.n	4037e6 <strchr+0x86>
  403776:	1c43      	adds	r3, r0, #1
  403778:	e004      	b.n	403784 <strchr+0x24>
  40377a:	f813 0b01 	ldrb.w	r0, [r3], #1
  40377e:	b390      	cbz	r0, 4037e6 <strchr+0x86>
  403780:	4281      	cmp	r1, r0
  403782:	d02f      	beq.n	4037e4 <strchr+0x84>
  403784:	079a      	lsls	r2, r3, #30
  403786:	461c      	mov	r4, r3
  403788:	d1f7      	bne.n	40377a <strchr+0x1a>
  40378a:	6825      	ldr	r5, [r4, #0]
  40378c:	ea41 2301 	orr.w	r3, r1, r1, lsl #8
  403790:	ea43 4303 	orr.w	r3, r3, r3, lsl #16
  403794:	ea83 0605 	eor.w	r6, r3, r5
  403798:	f1a6 3001 	sub.w	r0, r6, #16843009	; 0x1010101
  40379c:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
  4037a0:	ea20 0006 	bic.w	r0, r0, r6
  4037a4:	ea22 0205 	bic.w	r2, r2, r5
  4037a8:	4302      	orrs	r2, r0
  4037aa:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  4037ae:	d111      	bne.n	4037d4 <strchr+0x74>
  4037b0:	4620      	mov	r0, r4
  4037b2:	f850 6f04 	ldr.w	r6, [r0, #4]!
  4037b6:	ea83 0706 	eor.w	r7, r3, r6
  4037ba:	f1a7 3501 	sub.w	r5, r7, #16843009	; 0x1010101
  4037be:	f1a6 3201 	sub.w	r2, r6, #16843009	; 0x1010101
  4037c2:	ea25 0507 	bic.w	r5, r5, r7
  4037c6:	ea22 0206 	bic.w	r2, r2, r6
  4037ca:	432a      	orrs	r2, r5
  4037cc:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  4037d0:	d0ef      	beq.n	4037b2 <strchr+0x52>
  4037d2:	4604      	mov	r4, r0
  4037d4:	7820      	ldrb	r0, [r4, #0]
  4037d6:	b918      	cbnz	r0, 4037e0 <strchr+0x80>
  4037d8:	e005      	b.n	4037e6 <strchr+0x86>
  4037da:	f814 0f01 	ldrb.w	r0, [r4, #1]!
  4037de:	b110      	cbz	r0, 4037e6 <strchr+0x86>
  4037e0:	4281      	cmp	r1, r0
  4037e2:	d1fa      	bne.n	4037da <strchr+0x7a>
  4037e4:	4620      	mov	r0, r4
  4037e6:	bcf0      	pop	{r4, r5, r6, r7}
  4037e8:	4770      	bx	lr
  4037ea:	0783      	lsls	r3, r0, #30
  4037ec:	d024      	beq.n	403838 <strchr+0xd8>
  4037ee:	7803      	ldrb	r3, [r0, #0]
  4037f0:	2b00      	cmp	r3, #0
  4037f2:	d0f9      	beq.n	4037e8 <strchr+0x88>
  4037f4:	1c43      	adds	r3, r0, #1
  4037f6:	e003      	b.n	403800 <strchr+0xa0>
  4037f8:	7802      	ldrb	r2, [r0, #0]
  4037fa:	3301      	adds	r3, #1
  4037fc:	2a00      	cmp	r2, #0
  4037fe:	d0f3      	beq.n	4037e8 <strchr+0x88>
  403800:	0799      	lsls	r1, r3, #30
  403802:	4618      	mov	r0, r3
  403804:	d1f8      	bne.n	4037f8 <strchr+0x98>
  403806:	6819      	ldr	r1, [r3, #0]
  403808:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  40380c:	ea22 0201 	bic.w	r2, r2, r1
  403810:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  403814:	d108      	bne.n	403828 <strchr+0xc8>
  403816:	f853 1f04 	ldr.w	r1, [r3, #4]!
  40381a:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  40381e:	ea22 0201 	bic.w	r2, r2, r1
  403822:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  403826:	d0f6      	beq.n	403816 <strchr+0xb6>
  403828:	781a      	ldrb	r2, [r3, #0]
  40382a:	4618      	mov	r0, r3
  40382c:	b142      	cbz	r2, 403840 <strchr+0xe0>
  40382e:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  403832:	2b00      	cmp	r3, #0
  403834:	d1fb      	bne.n	40382e <strchr+0xce>
  403836:	4770      	bx	lr
  403838:	4603      	mov	r3, r0
  40383a:	e7e4      	b.n	403806 <strchr+0xa6>
  40383c:	4604      	mov	r4, r0
  40383e:	e7a4      	b.n	40378a <strchr+0x2a>
  403840:	4618      	mov	r0, r3
  403842:	4770      	bx	lr
  403844:	4618      	mov	r0, r3
  403846:	e7ce      	b.n	4037e6 <strchr+0x86>

00403848 <critical_factorization>:
  403848:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40384c:	f04f 0e01 	mov.w	lr, #1
  403850:	4674      	mov	r4, lr
  403852:	2500      	movs	r5, #0
  403854:	f04f 36ff 	mov.w	r6, #4294967295
  403858:	192b      	adds	r3, r5, r4
  40385a:	428b      	cmp	r3, r1
  40385c:	eb00 0706 	add.w	r7, r0, r6
  403860:	d20d      	bcs.n	40387e <critical_factorization+0x36>
  403862:	5d3f      	ldrb	r7, [r7, r4]
  403864:	f810 c003 	ldrb.w	ip, [r0, r3]
  403868:	45bc      	cmp	ip, r7
  40386a:	d22d      	bcs.n	4038c8 <critical_factorization+0x80>
  40386c:	461d      	mov	r5, r3
  40386e:	2401      	movs	r4, #1
  403870:	eba3 0e06 	sub.w	lr, r3, r6
  403874:	192b      	adds	r3, r5, r4
  403876:	428b      	cmp	r3, r1
  403878:	eb00 0706 	add.w	r7, r0, r6
  40387c:	d3f1      	bcc.n	403862 <critical_factorization+0x1a>
  40387e:	f04f 0801 	mov.w	r8, #1
  403882:	f8c2 e000 	str.w	lr, [r2]
  403886:	4644      	mov	r4, r8
  403888:	2500      	movs	r5, #0
  40388a:	f04f 37ff 	mov.w	r7, #4294967295
  40388e:	192b      	adds	r3, r5, r4
  403890:	4299      	cmp	r1, r3
  403892:	eb00 0e07 	add.w	lr, r0, r7
  403896:	d90e      	bls.n	4038b6 <critical_factorization+0x6e>
  403898:	f81e e004 	ldrb.w	lr, [lr, r4]
  40389c:	f810 c003 	ldrb.w	ip, [r0, r3]
  4038a0:	45f4      	cmp	ip, lr
  4038a2:	d918      	bls.n	4038d6 <critical_factorization+0x8e>
  4038a4:	461d      	mov	r5, r3
  4038a6:	2401      	movs	r4, #1
  4038a8:	eba3 0807 	sub.w	r8, r3, r7
  4038ac:	192b      	adds	r3, r5, r4
  4038ae:	4299      	cmp	r1, r3
  4038b0:	eb00 0e07 	add.w	lr, r0, r7
  4038b4:	d8f0      	bhi.n	403898 <critical_factorization+0x50>
  4038b6:	3701      	adds	r7, #1
  4038b8:	1c70      	adds	r0, r6, #1
  4038ba:	4287      	cmp	r7, r0
  4038bc:	bf24      	itt	cs
  4038be:	f8c2 8000 	strcs.w	r8, [r2]
  4038c2:	4638      	movcs	r0, r7
  4038c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4038c8:	d00c      	beq.n	4038e4 <critical_factorization+0x9c>
  4038ca:	f04f 0e01 	mov.w	lr, #1
  4038ce:	462e      	mov	r6, r5
  4038d0:	4674      	mov	r4, lr
  4038d2:	4475      	add	r5, lr
  4038d4:	e7c0      	b.n	403858 <critical_factorization+0x10>
  4038d6:	d00b      	beq.n	4038f0 <critical_factorization+0xa8>
  4038d8:	f04f 0801 	mov.w	r8, #1
  4038dc:	462f      	mov	r7, r5
  4038de:	4644      	mov	r4, r8
  4038e0:	4445      	add	r5, r8
  4038e2:	e7d4      	b.n	40388e <critical_factorization+0x46>
  4038e4:	4574      	cmp	r4, lr
  4038e6:	bf12      	itee	ne
  4038e8:	3401      	addne	r4, #1
  4038ea:	461d      	moveq	r5, r3
  4038ec:	2401      	moveq	r4, #1
  4038ee:	e7b3      	b.n	403858 <critical_factorization+0x10>
  4038f0:	4544      	cmp	r4, r8
  4038f2:	bf12      	itee	ne
  4038f4:	3401      	addne	r4, #1
  4038f6:	461d      	moveq	r5, r3
  4038f8:	2401      	moveq	r4, #1
  4038fa:	e7c8      	b.n	40388e <critical_factorization+0x46>

004038fc <two_way_long_needle>:
  4038fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403900:	f2ad 4d14 	subw	sp, sp, #1044	; 0x414
  403904:	4616      	mov	r6, r2
  403906:	4605      	mov	r5, r0
  403908:	468b      	mov	fp, r1
  40390a:	4610      	mov	r0, r2
  40390c:	4619      	mov	r1, r3
  40390e:	aa03      	add	r2, sp, #12
  403910:	461c      	mov	r4, r3
  403912:	f7ff ff99 	bl	403848 <critical_factorization>
  403916:	ab03      	add	r3, sp, #12
  403918:	4681      	mov	r9, r0
  40391a:	f20d 420c 	addw	r2, sp, #1036	; 0x40c
  40391e:	f843 4f04 	str.w	r4, [r3, #4]!
  403922:	4293      	cmp	r3, r2
  403924:	d1fb      	bne.n	40391e <two_way_long_needle+0x22>
  403926:	b14c      	cbz	r4, 40393c <two_way_long_needle+0x40>
  403928:	1e63      	subs	r3, r4, #1
  40392a:	1e72      	subs	r2, r6, #1
  40392c:	a804      	add	r0, sp, #16
  40392e:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  403932:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
  403936:	f113 33ff 	adds.w	r3, r3, #4294967295
  40393a:	d2f8      	bcs.n	40392e <two_way_long_needle+0x32>
  40393c:	9903      	ldr	r1, [sp, #12]
  40393e:	464a      	mov	r2, r9
  403940:	4431      	add	r1, r6
  403942:	4630      	mov	r0, r6
  403944:	f002 ff14 	bl	406770 <memcmp>
  403948:	2800      	cmp	r0, #0
  40394a:	d16f      	bne.n	403a2c <two_way_long_needle+0x130>
  40394c:	f109 33ff 	add.w	r3, r9, #4294967295
  403950:	9300      	str	r3, [sp, #0]
  403952:	18f3      	adds	r3, r6, r3
  403954:	4682      	mov	sl, r0
  403956:	9301      	str	r3, [sp, #4]
  403958:	4623      	mov	r3, r4
  40395a:	4680      	mov	r8, r0
  40395c:	4654      	mov	r4, sl
  40395e:	4658      	mov	r0, fp
  403960:	469a      	mov	sl, r3
  403962:	eb08 070a 	add.w	r7, r8, sl
  403966:	1a3a      	subs	r2, r7, r0
  403968:	2100      	movs	r1, #0
  40396a:	4428      	add	r0, r5
  40396c:	f002 feb0 	bl	4066d0 <memchr>
  403970:	2800      	cmp	r0, #0
  403972:	d156      	bne.n	403a22 <two_way_long_needle+0x126>
  403974:	2f00      	cmp	r7, #0
  403976:	d054      	beq.n	403a22 <two_way_long_needle+0x126>
  403978:	19eb      	adds	r3, r5, r7
  40397a:	aa04      	add	r2, sp, #16
  40397c:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  403980:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403984:	b14b      	cbz	r3, 40399a <two_way_long_needle+0x9e>
  403986:	b124      	cbz	r4, 403992 <two_way_long_needle+0x96>
  403988:	9a03      	ldr	r2, [sp, #12]
  40398a:	4293      	cmp	r3, r2
  40398c:	d201      	bcs.n	403992 <two_way_long_needle+0x96>
  40398e:	ebaa 0302 	sub.w	r3, sl, r2
  403992:	4498      	add	r8, r3
  403994:	2400      	movs	r4, #0
  403996:	4638      	mov	r0, r7
  403998:	e7e3      	b.n	403962 <two_way_long_needle+0x66>
  40399a:	454c      	cmp	r4, r9
  40399c:	4623      	mov	r3, r4
  40399e:	f10a 3eff 	add.w	lr, sl, #4294967295
  4039a2:	bf38      	it	cc
  4039a4:	464b      	movcc	r3, r9
  4039a6:	4573      	cmp	r3, lr
  4039a8:	d213      	bcs.n	4039d2 <two_way_long_needle+0xd6>
  4039aa:	eb08 0203 	add.w	r2, r8, r3
  4039ae:	f816 c003 	ldrb.w	ip, [r6, r3]
  4039b2:	5ca8      	ldrb	r0, [r5, r2]
  4039b4:	4584      	cmp	ip, r0
  4039b6:	442a      	add	r2, r5
  4039b8:	eb06 0103 	add.w	r1, r6, r3
  4039bc:	d006      	beq.n	4039cc <two_way_long_needle+0xd0>
  4039be:	e02c      	b.n	403a1a <two_way_long_needle+0x11e>
  4039c0:	f811 cf01 	ldrb.w	ip, [r1, #1]!
  4039c4:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  4039c8:	4584      	cmp	ip, r0
  4039ca:	d126      	bne.n	403a1a <two_way_long_needle+0x11e>
  4039cc:	3301      	adds	r3, #1
  4039ce:	4573      	cmp	r3, lr
  4039d0:	d3f6      	bcc.n	4039c0 <two_way_long_needle+0xc4>
  4039d2:	454c      	cmp	r4, r9
  4039d4:	9900      	ldr	r1, [sp, #0]
  4039d6:	f080 8089 	bcs.w	403aec <two_way_long_needle+0x1f0>
  4039da:	9b00      	ldr	r3, [sp, #0]
  4039dc:	eb08 0203 	add.w	r2, r8, r3
  4039e0:	9b01      	ldr	r3, [sp, #4]
  4039e2:	5ca8      	ldrb	r0, [r5, r2]
  4039e4:	781b      	ldrb	r3, [r3, #0]
  4039e6:	4298      	cmp	r0, r3
  4039e8:	442a      	add	r2, r5
  4039ea:	d17f      	bne.n	403aec <two_way_long_needle+0x1f0>
  4039ec:	9801      	ldr	r0, [sp, #4]
  4039ee:	f104 3bff 	add.w	fp, r4, #4294967295
  4039f2:	e006      	b.n	403a02 <two_way_long_needle+0x106>
  4039f4:	f810 cd01 	ldrb.w	ip, [r0, #-1]!
  4039f8:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  4039fc:	45f4      	cmp	ip, lr
  4039fe:	d103      	bne.n	403a08 <two_way_long_needle+0x10c>
  403a00:	4619      	mov	r1, r3
  403a02:	1e4b      	subs	r3, r1, #1
  403a04:	459b      	cmp	fp, r3
  403a06:	d1f5      	bne.n	4039f4 <two_way_long_needle+0xf8>
  403a08:	3401      	adds	r4, #1
  403a0a:	428c      	cmp	r4, r1
  403a0c:	d870      	bhi.n	403af0 <two_way_long_needle+0x1f4>
  403a0e:	9c03      	ldr	r4, [sp, #12]
  403a10:	4638      	mov	r0, r7
  403a12:	44a0      	add	r8, r4
  403a14:	ebaa 0404 	sub.w	r4, sl, r4
  403a18:	e7a3      	b.n	403962 <two_way_long_needle+0x66>
  403a1a:	f1c9 0201 	rsb	r2, r9, #1
  403a1e:	4490      	add	r8, r2
  403a20:	e7b7      	b.n	403992 <two_way_long_needle+0x96>
  403a22:	2000      	movs	r0, #0
  403a24:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  403a28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a2c:	eba4 0309 	sub.w	r3, r4, r9
  403a30:	454b      	cmp	r3, r9
  403a32:	bf38      	it	cc
  403a34:	464b      	movcc	r3, r9
  403a36:	3301      	adds	r3, #1
  403a38:	f109 38ff 	add.w	r8, r9, #4294967295
  403a3c:	9303      	str	r3, [sp, #12]
  403a3e:	eb06 0308 	add.w	r3, r6, r8
  403a42:	4658      	mov	r0, fp
  403a44:	f04f 0a00 	mov.w	sl, #0
  403a48:	46cb      	mov	fp, r9
  403a4a:	4699      	mov	r9, r3
  403a4c:	eb0a 0704 	add.w	r7, sl, r4
  403a50:	1a3a      	subs	r2, r7, r0
  403a52:	2100      	movs	r1, #0
  403a54:	4428      	add	r0, r5
  403a56:	f002 fe3b 	bl	4066d0 <memchr>
  403a5a:	2800      	cmp	r0, #0
  403a5c:	d1e1      	bne.n	403a22 <two_way_long_needle+0x126>
  403a5e:	2f00      	cmp	r7, #0
  403a60:	d0df      	beq.n	403a22 <two_way_long_needle+0x126>
  403a62:	19eb      	adds	r3, r5, r7
  403a64:	aa04      	add	r2, sp, #16
  403a66:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  403a6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403a6e:	bba3      	cbnz	r3, 403ada <two_way_long_needle+0x1de>
  403a70:	1e61      	subs	r1, r4, #1
  403a72:	458b      	cmp	fp, r1
  403a74:	d215      	bcs.n	403aa2 <two_way_long_needle+0x1a6>
  403a76:	eb0a 020b 	add.w	r2, sl, fp
  403a7a:	f816 300b 	ldrb.w	r3, [r6, fp]
  403a7e:	f815 e002 	ldrb.w	lr, [r5, r2]
  403a82:	459e      	cmp	lr, r3
  403a84:	442a      	add	r2, r5
  403a86:	eb06 000b 	add.w	r0, r6, fp
  403a8a:	465b      	mov	r3, fp
  403a8c:	d006      	beq.n	403a9c <two_way_long_needle+0x1a0>
  403a8e:	e027      	b.n	403ae0 <two_way_long_needle+0x1e4>
  403a90:	f810 cf01 	ldrb.w	ip, [r0, #1]!
  403a94:	f812 ef01 	ldrb.w	lr, [r2, #1]!
  403a98:	45f4      	cmp	ip, lr
  403a9a:	d121      	bne.n	403ae0 <two_way_long_needle+0x1e4>
  403a9c:	3301      	adds	r3, #1
  403a9e:	428b      	cmp	r3, r1
  403aa0:	d3f6      	bcc.n	403a90 <two_way_long_needle+0x194>
  403aa2:	f1b8 3fff 	cmp.w	r8, #4294967295
  403aa6:	d011      	beq.n	403acc <two_way_long_needle+0x1d0>
  403aa8:	eb0a 0208 	add.w	r2, sl, r8
  403aac:	f899 1000 	ldrb.w	r1, [r9]
  403ab0:	5cab      	ldrb	r3, [r5, r2]
  403ab2:	4299      	cmp	r1, r3
  403ab4:	442a      	add	r2, r5
  403ab6:	d10f      	bne.n	403ad8 <two_way_long_needle+0x1dc>
  403ab8:	464b      	mov	r3, r9
  403aba:	e005      	b.n	403ac8 <two_way_long_needle+0x1cc>
  403abc:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  403ac0:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  403ac4:	4288      	cmp	r0, r1
  403ac6:	d107      	bne.n	403ad8 <two_way_long_needle+0x1dc>
  403ac8:	42b3      	cmp	r3, r6
  403aca:	d1f7      	bne.n	403abc <two_way_long_needle+0x1c0>
  403acc:	eb05 000a 	add.w	r0, r5, sl
  403ad0:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  403ad4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ad8:	9b03      	ldr	r3, [sp, #12]
  403ada:	449a      	add	sl, r3
  403adc:	4638      	mov	r0, r7
  403ade:	e7b5      	b.n	403a4c <two_way_long_needle+0x150>
  403ae0:	f1cb 0201 	rsb	r2, fp, #1
  403ae4:	4492      	add	sl, r2
  403ae6:	449a      	add	sl, r3
  403ae8:	4638      	mov	r0, r7
  403aea:	e7af      	b.n	403a4c <two_way_long_needle+0x150>
  403aec:	4649      	mov	r1, r9
  403aee:	e78b      	b.n	403a08 <two_way_long_needle+0x10c>
  403af0:	eb05 0008 	add.w	r0, r5, r8
  403af4:	e796      	b.n	403a24 <two_way_long_needle+0x128>
  403af6:	bf00      	nop

00403af8 <strstr>:
  403af8:	7802      	ldrb	r2, [r0, #0]
  403afa:	2a00      	cmp	r2, #0
  403afc:	f000 8101 	beq.w	403d02 <strstr+0x20a>
  403b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403b04:	f891 8000 	ldrb.w	r8, [r1]
  403b08:	b085      	sub	sp, #20
  403b0a:	4644      	mov	r4, r8
  403b0c:	f1b8 0f00 	cmp.w	r8, #0
  403b10:	d016      	beq.n	403b40 <strstr+0x48>
  403b12:	4686      	mov	lr, r0
  403b14:	f101 0c01 	add.w	ip, r1, #1
  403b18:	2701      	movs	r7, #1
  403b1a:	e003      	b.n	403b24 <strstr+0x2c>
  403b1c:	f813 4b01 	ldrb.w	r4, [r3], #1
  403b20:	b16c      	cbz	r4, 403b3e <strstr+0x46>
  403b22:	469c      	mov	ip, r3
  403b24:	42a2      	cmp	r2, r4
  403b26:	bf14      	ite	ne
  403b28:	2700      	movne	r7, #0
  403b2a:	f007 0701 	andeq.w	r7, r7, #1
  403b2e:	f81e 2f01 	ldrb.w	r2, [lr, #1]!
  403b32:	4663      	mov	r3, ip
  403b34:	2a00      	cmp	r2, #0
  403b36:	d1f1      	bne.n	403b1c <strstr+0x24>
  403b38:	f89c 3000 	ldrb.w	r3, [ip]
  403b3c:	b9fb      	cbnz	r3, 403b7e <strstr+0x86>
  403b3e:	b117      	cbz	r7, 403b46 <strstr+0x4e>
  403b40:	b005      	add	sp, #20
  403b42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403b46:	460e      	mov	r6, r1
  403b48:	4605      	mov	r5, r0
  403b4a:	4641      	mov	r1, r8
  403b4c:	3001      	adds	r0, #1
  403b4e:	ebac 0406 	sub.w	r4, ip, r6
  403b52:	f7ff fe05 	bl	403760 <strchr>
  403b56:	4607      	mov	r7, r0
  403b58:	b188      	cbz	r0, 403b7e <strstr+0x86>
  403b5a:	2c01      	cmp	r4, #1
  403b5c:	d0f0      	beq.n	403b40 <strstr+0x48>
  403b5e:	1928      	adds	r0, r5, r4
  403b60:	4287      	cmp	r7, r0
  403b62:	bf94      	ite	ls
  403b64:	1bc1      	subls	r1, r0, r7
  403b66:	2101      	movhi	r1, #1
  403b68:	2c1f      	cmp	r4, #31
  403b6a:	468b      	mov	fp, r1
  403b6c:	d90b      	bls.n	403b86 <strstr+0x8e>
  403b6e:	4623      	mov	r3, r4
  403b70:	4632      	mov	r2, r6
  403b72:	4638      	mov	r0, r7
  403b74:	f7ff fec2 	bl	4038fc <two_way_long_needle>
  403b78:	b005      	add	sp, #20
  403b7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403b7e:	2000      	movs	r0, #0
  403b80:	b005      	add	sp, #20
  403b82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403b86:	aa03      	add	r2, sp, #12
  403b88:	4621      	mov	r1, r4
  403b8a:	4630      	mov	r0, r6
  403b8c:	f7ff fe5c 	bl	403848 <critical_factorization>
  403b90:	9903      	ldr	r1, [sp, #12]
  403b92:	4680      	mov	r8, r0
  403b94:	4602      	mov	r2, r0
  403b96:	4431      	add	r1, r6
  403b98:	4630      	mov	r0, r6
  403b9a:	f002 fde9 	bl	406770 <memcmp>
  403b9e:	2800      	cmp	r0, #0
  403ba0:	d157      	bne.n	403c52 <strstr+0x15a>
  403ba2:	f108 33ff 	add.w	r3, r8, #4294967295
  403ba6:	9300      	str	r3, [sp, #0]
  403ba8:	18f3      	adds	r3, r6, r3
  403baa:	4681      	mov	r9, r0
  403bac:	4605      	mov	r5, r0
  403bae:	9301      	str	r3, [sp, #4]
  403bb0:	4658      	mov	r0, fp
  403bb2:	46b2      	mov	sl, r6
  403bb4:	1966      	adds	r6, r4, r5
  403bb6:	1a32      	subs	r2, r6, r0
  403bb8:	2100      	movs	r1, #0
  403bba:	4438      	add	r0, r7
  403bbc:	f002 fd88 	bl	4066d0 <memchr>
  403bc0:	2800      	cmp	r0, #0
  403bc2:	d1dc      	bne.n	403b7e <strstr+0x86>
  403bc4:	2e00      	cmp	r6, #0
  403bc6:	d0da      	beq.n	403b7e <strstr+0x86>
  403bc8:	45c8      	cmp	r8, r9
  403bca:	4643      	mov	r3, r8
  403bcc:	bf38      	it	cc
  403bce:	464b      	movcc	r3, r9
  403bd0:	429c      	cmp	r4, r3
  403bd2:	d912      	bls.n	403bfa <strstr+0x102>
  403bd4:	195a      	adds	r2, r3, r5
  403bd6:	f81a 1003 	ldrb.w	r1, [sl, r3]
  403bda:	5cb8      	ldrb	r0, [r7, r2]
  403bdc:	4281      	cmp	r1, r0
  403bde:	443a      	add	r2, r7
  403be0:	eb0a 0e03 	add.w	lr, sl, r3
  403be4:	d006      	beq.n	403bf4 <strstr+0xfc>
  403be6:	e02c      	b.n	403c42 <strstr+0x14a>
  403be8:	f81e 0f01 	ldrb.w	r0, [lr, #1]!
  403bec:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  403bf0:	4288      	cmp	r0, r1
  403bf2:	d126      	bne.n	403c42 <strstr+0x14a>
  403bf4:	3301      	adds	r3, #1
  403bf6:	429c      	cmp	r4, r3
  403bf8:	d1f6      	bne.n	403be8 <strstr+0xf0>
  403bfa:	45c8      	cmp	r8, r9
  403bfc:	9900      	ldr	r1, [sp, #0]
  403bfe:	f240 8083 	bls.w	403d08 <strstr+0x210>
  403c02:	9b00      	ldr	r3, [sp, #0]
  403c04:	18ea      	adds	r2, r5, r3
  403c06:	9b01      	ldr	r3, [sp, #4]
  403c08:	5cb8      	ldrb	r0, [r7, r2]
  403c0a:	781b      	ldrb	r3, [r3, #0]
  403c0c:	4298      	cmp	r0, r3
  403c0e:	443a      	add	r2, r7
  403c10:	d17a      	bne.n	403d08 <strstr+0x210>
  403c12:	9801      	ldr	r0, [sp, #4]
  403c14:	f109 3bff 	add.w	fp, r9, #4294967295
  403c18:	e006      	b.n	403c28 <strstr+0x130>
  403c1a:	f810 cd01 	ldrb.w	ip, [r0, #-1]!
  403c1e:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  403c22:	45f4      	cmp	ip, lr
  403c24:	d103      	bne.n	403c2e <strstr+0x136>
  403c26:	4619      	mov	r1, r3
  403c28:	1e4b      	subs	r3, r1, #1
  403c2a:	455b      	cmp	r3, fp
  403c2c:	d1f5      	bne.n	403c1a <strstr+0x122>
  403c2e:	f109 0901 	add.w	r9, r9, #1
  403c32:	4589      	cmp	r9, r1
  403c34:	d857      	bhi.n	403ce6 <strstr+0x1ee>
  403c36:	9b03      	ldr	r3, [sp, #12]
  403c38:	4630      	mov	r0, r6
  403c3a:	441d      	add	r5, r3
  403c3c:	eba4 0903 	sub.w	r9, r4, r3
  403c40:	e7b8      	b.n	403bb4 <strstr+0xbc>
  403c42:	f1c8 0201 	rsb	r2, r8, #1
  403c46:	4415      	add	r5, r2
  403c48:	441d      	add	r5, r3
  403c4a:	f04f 0900 	mov.w	r9, #0
  403c4e:	4630      	mov	r0, r6
  403c50:	e7b0      	b.n	403bb4 <strstr+0xbc>
  403c52:	eba4 0308 	sub.w	r3, r4, r8
  403c56:	4543      	cmp	r3, r8
  403c58:	bf38      	it	cc
  403c5a:	4643      	movcc	r3, r8
  403c5c:	3301      	adds	r3, #1
  403c5e:	f108 39ff 	add.w	r9, r8, #4294967295
  403c62:	9303      	str	r3, [sp, #12]
  403c64:	eb06 0309 	add.w	r3, r6, r9
  403c68:	4658      	mov	r0, fp
  403c6a:	2500      	movs	r5, #0
  403c6c:	46bb      	mov	fp, r7
  403c6e:	469a      	mov	sl, r3
  403c70:	1967      	adds	r7, r4, r5
  403c72:	1a3a      	subs	r2, r7, r0
  403c74:	2100      	movs	r1, #0
  403c76:	4458      	add	r0, fp
  403c78:	f002 fd2a 	bl	4066d0 <memchr>
  403c7c:	2800      	cmp	r0, #0
  403c7e:	f47f af7e 	bne.w	403b7e <strstr+0x86>
  403c82:	2f00      	cmp	r7, #0
  403c84:	f43f af7b 	beq.w	403b7e <strstr+0x86>
  403c88:	4544      	cmp	r4, r8
  403c8a:	d915      	bls.n	403cb8 <strstr+0x1c0>
  403c8c:	eb08 0205 	add.w	r2, r8, r5
  403c90:	f816 3008 	ldrb.w	r3, [r6, r8]
  403c94:	f81b 0002 	ldrb.w	r0, [fp, r2]
  403c98:	4298      	cmp	r0, r3
  403c9a:	445a      	add	r2, fp
  403c9c:	eb06 0108 	add.w	r1, r6, r8
  403ca0:	4643      	mov	r3, r8
  403ca2:	d006      	beq.n	403cb2 <strstr+0x1ba>
  403ca4:	e023      	b.n	403cee <strstr+0x1f6>
  403ca6:	f811 ef01 	ldrb.w	lr, [r1, #1]!
  403caa:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  403cae:	4586      	cmp	lr, r0
  403cb0:	d11d      	bne.n	403cee <strstr+0x1f6>
  403cb2:	3301      	adds	r3, #1
  403cb4:	429c      	cmp	r4, r3
  403cb6:	d1f6      	bne.n	403ca6 <strstr+0x1ae>
  403cb8:	f1b9 3fff 	cmp.w	r9, #4294967295
  403cbc:	d012      	beq.n	403ce4 <strstr+0x1ec>
  403cbe:	eb05 0209 	add.w	r2, r5, r9
  403cc2:	f89a 3000 	ldrb.w	r3, [sl]
  403cc6:	f81b 1002 	ldrb.w	r1, [fp, r2]
  403cca:	4299      	cmp	r1, r3
  403ccc:	445a      	add	r2, fp
  403cce:	d114      	bne.n	403cfa <strstr+0x202>
  403cd0:	4653      	mov	r3, sl
  403cd2:	e005      	b.n	403ce0 <strstr+0x1e8>
  403cd4:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  403cd8:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  403cdc:	4288      	cmp	r0, r1
  403cde:	d10c      	bne.n	403cfa <strstr+0x202>
  403ce0:	42b3      	cmp	r3, r6
  403ce2:	d1f7      	bne.n	403cd4 <strstr+0x1dc>
  403ce4:	465f      	mov	r7, fp
  403ce6:	1978      	adds	r0, r7, r5
  403ce8:	b005      	add	sp, #20
  403cea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403cee:	f1c8 0201 	rsb	r2, r8, #1
  403cf2:	4415      	add	r5, r2
  403cf4:	441d      	add	r5, r3
  403cf6:	4638      	mov	r0, r7
  403cf8:	e7ba      	b.n	403c70 <strstr+0x178>
  403cfa:	9b03      	ldr	r3, [sp, #12]
  403cfc:	4638      	mov	r0, r7
  403cfe:	441d      	add	r5, r3
  403d00:	e7b6      	b.n	403c70 <strstr+0x178>
  403d02:	780b      	ldrb	r3, [r1, #0]
  403d04:	b913      	cbnz	r3, 403d0c <strstr+0x214>
  403d06:	4770      	bx	lr
  403d08:	4641      	mov	r1, r8
  403d0a:	e790      	b.n	403c2e <strstr+0x136>
  403d0c:	2000      	movs	r0, #0
  403d0e:	4770      	bx	lr

00403d10 <_svfprintf_r>:
  403d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403d14:	b0c3      	sub	sp, #268	; 0x10c
  403d16:	460c      	mov	r4, r1
  403d18:	910b      	str	r1, [sp, #44]	; 0x2c
  403d1a:	4692      	mov	sl, r2
  403d1c:	930f      	str	r3, [sp, #60]	; 0x3c
  403d1e:	900c      	str	r0, [sp, #48]	; 0x30
  403d20:	f002 fa0e 	bl	406140 <_localeconv_r>
  403d24:	6803      	ldr	r3, [r0, #0]
  403d26:	931a      	str	r3, [sp, #104]	; 0x68
  403d28:	4618      	mov	r0, r3
  403d2a:	f003 f909 	bl	406f40 <strlen>
  403d2e:	89a3      	ldrh	r3, [r4, #12]
  403d30:	9019      	str	r0, [sp, #100]	; 0x64
  403d32:	0619      	lsls	r1, r3, #24
  403d34:	d503      	bpl.n	403d3e <_svfprintf_r+0x2e>
  403d36:	6923      	ldr	r3, [r4, #16]
  403d38:	2b00      	cmp	r3, #0
  403d3a:	f001 8003 	beq.w	404d44 <_svfprintf_r+0x1034>
  403d3e:	2300      	movs	r3, #0
  403d40:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  403d44:	9313      	str	r3, [sp, #76]	; 0x4c
  403d46:	9315      	str	r3, [sp, #84]	; 0x54
  403d48:	9314      	str	r3, [sp, #80]	; 0x50
  403d4a:	9327      	str	r3, [sp, #156]	; 0x9c
  403d4c:	9326      	str	r3, [sp, #152]	; 0x98
  403d4e:	9318      	str	r3, [sp, #96]	; 0x60
  403d50:	931b      	str	r3, [sp, #108]	; 0x6c
  403d52:	9309      	str	r3, [sp, #36]	; 0x24
  403d54:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  403d58:	46c8      	mov	r8, r9
  403d5a:	9316      	str	r3, [sp, #88]	; 0x58
  403d5c:	9317      	str	r3, [sp, #92]	; 0x5c
  403d5e:	f89a 3000 	ldrb.w	r3, [sl]
  403d62:	4654      	mov	r4, sl
  403d64:	b1e3      	cbz	r3, 403da0 <_svfprintf_r+0x90>
  403d66:	2b25      	cmp	r3, #37	; 0x25
  403d68:	d102      	bne.n	403d70 <_svfprintf_r+0x60>
  403d6a:	e019      	b.n	403da0 <_svfprintf_r+0x90>
  403d6c:	2b25      	cmp	r3, #37	; 0x25
  403d6e:	d003      	beq.n	403d78 <_svfprintf_r+0x68>
  403d70:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403d74:	2b00      	cmp	r3, #0
  403d76:	d1f9      	bne.n	403d6c <_svfprintf_r+0x5c>
  403d78:	eba4 050a 	sub.w	r5, r4, sl
  403d7c:	b185      	cbz	r5, 403da0 <_svfprintf_r+0x90>
  403d7e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d80:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403d82:	f8c8 a000 	str.w	sl, [r8]
  403d86:	3301      	adds	r3, #1
  403d88:	442a      	add	r2, r5
  403d8a:	2b07      	cmp	r3, #7
  403d8c:	f8c8 5004 	str.w	r5, [r8, #4]
  403d90:	9227      	str	r2, [sp, #156]	; 0x9c
  403d92:	9326      	str	r3, [sp, #152]	; 0x98
  403d94:	dc7f      	bgt.n	403e96 <_svfprintf_r+0x186>
  403d96:	f108 0808 	add.w	r8, r8, #8
  403d9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403d9c:	442b      	add	r3, r5
  403d9e:	9309      	str	r3, [sp, #36]	; 0x24
  403da0:	7823      	ldrb	r3, [r4, #0]
  403da2:	2b00      	cmp	r3, #0
  403da4:	d07f      	beq.n	403ea6 <_svfprintf_r+0x196>
  403da6:	2300      	movs	r3, #0
  403da8:	461a      	mov	r2, r3
  403daa:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403dae:	4619      	mov	r1, r3
  403db0:	930d      	str	r3, [sp, #52]	; 0x34
  403db2:	469b      	mov	fp, r3
  403db4:	f04f 30ff 	mov.w	r0, #4294967295
  403db8:	7863      	ldrb	r3, [r4, #1]
  403dba:	900a      	str	r0, [sp, #40]	; 0x28
  403dbc:	f104 0a01 	add.w	sl, r4, #1
  403dc0:	f10a 0a01 	add.w	sl, sl, #1
  403dc4:	f1a3 0020 	sub.w	r0, r3, #32
  403dc8:	2858      	cmp	r0, #88	; 0x58
  403dca:	f200 83c1 	bhi.w	404550 <_svfprintf_r+0x840>
  403dce:	e8df f010 	tbh	[pc, r0, lsl #1]
  403dd2:	0238      	.short	0x0238
  403dd4:	03bf03bf 	.word	0x03bf03bf
  403dd8:	03bf0240 	.word	0x03bf0240
  403ddc:	03bf03bf 	.word	0x03bf03bf
  403de0:	03bf03bf 	.word	0x03bf03bf
  403de4:	024503bf 	.word	0x024503bf
  403de8:	03bf0203 	.word	0x03bf0203
  403dec:	026b005d 	.word	0x026b005d
  403df0:	028603bf 	.word	0x028603bf
  403df4:	039d039d 	.word	0x039d039d
  403df8:	039d039d 	.word	0x039d039d
  403dfc:	039d039d 	.word	0x039d039d
  403e00:	039d039d 	.word	0x039d039d
  403e04:	03bf039d 	.word	0x03bf039d
  403e08:	03bf03bf 	.word	0x03bf03bf
  403e0c:	03bf03bf 	.word	0x03bf03bf
  403e10:	03bf03bf 	.word	0x03bf03bf
  403e14:	03bf03bf 	.word	0x03bf03bf
  403e18:	033703bf 	.word	0x033703bf
  403e1c:	03bf0357 	.word	0x03bf0357
  403e20:	03bf0357 	.word	0x03bf0357
  403e24:	03bf03bf 	.word	0x03bf03bf
  403e28:	039803bf 	.word	0x039803bf
  403e2c:	03bf03bf 	.word	0x03bf03bf
  403e30:	03bf03ad 	.word	0x03bf03ad
  403e34:	03bf03bf 	.word	0x03bf03bf
  403e38:	03bf03bf 	.word	0x03bf03bf
  403e3c:	03bf0259 	.word	0x03bf0259
  403e40:	031e03bf 	.word	0x031e03bf
  403e44:	03bf03bf 	.word	0x03bf03bf
  403e48:	03bf03bf 	.word	0x03bf03bf
  403e4c:	03bf03bf 	.word	0x03bf03bf
  403e50:	03bf03bf 	.word	0x03bf03bf
  403e54:	03bf03bf 	.word	0x03bf03bf
  403e58:	02db02c6 	.word	0x02db02c6
  403e5c:	03570357 	.word	0x03570357
  403e60:	028b0357 	.word	0x028b0357
  403e64:	03bf02db 	.word	0x03bf02db
  403e68:	029003bf 	.word	0x029003bf
  403e6c:	029d03bf 	.word	0x029d03bf
  403e70:	02b401cc 	.word	0x02b401cc
  403e74:	03bf0208 	.word	0x03bf0208
  403e78:	03bf01e1 	.word	0x03bf01e1
  403e7c:	03bf007e 	.word	0x03bf007e
  403e80:	020d03bf 	.word	0x020d03bf
  403e84:	980d      	ldr	r0, [sp, #52]	; 0x34
  403e86:	930f      	str	r3, [sp, #60]	; 0x3c
  403e88:	4240      	negs	r0, r0
  403e8a:	900d      	str	r0, [sp, #52]	; 0x34
  403e8c:	f04b 0b04 	orr.w	fp, fp, #4
  403e90:	f89a 3000 	ldrb.w	r3, [sl]
  403e94:	e794      	b.n	403dc0 <_svfprintf_r+0xb0>
  403e96:	aa25      	add	r2, sp, #148	; 0x94
  403e98:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403e9a:	980c      	ldr	r0, [sp, #48]	; 0x30
  403e9c:	f003 f8be 	bl	40701c <__ssprint_r>
  403ea0:	b940      	cbnz	r0, 403eb4 <_svfprintf_r+0x1a4>
  403ea2:	46c8      	mov	r8, r9
  403ea4:	e779      	b.n	403d9a <_svfprintf_r+0x8a>
  403ea6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403ea8:	b123      	cbz	r3, 403eb4 <_svfprintf_r+0x1a4>
  403eaa:	980c      	ldr	r0, [sp, #48]	; 0x30
  403eac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403eae:	aa25      	add	r2, sp, #148	; 0x94
  403eb0:	f003 f8b4 	bl	40701c <__ssprint_r>
  403eb4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403eb6:	899b      	ldrh	r3, [r3, #12]
  403eb8:	f013 0f40 	tst.w	r3, #64	; 0x40
  403ebc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403ebe:	bf18      	it	ne
  403ec0:	f04f 33ff 	movne.w	r3, #4294967295
  403ec4:	9309      	str	r3, [sp, #36]	; 0x24
  403ec6:	9809      	ldr	r0, [sp, #36]	; 0x24
  403ec8:	b043      	add	sp, #268	; 0x10c
  403eca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ece:	f01b 0f20 	tst.w	fp, #32
  403ed2:	9311      	str	r3, [sp, #68]	; 0x44
  403ed4:	f040 81dd 	bne.w	404292 <_svfprintf_r+0x582>
  403ed8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403eda:	f01b 0f10 	tst.w	fp, #16
  403ede:	4613      	mov	r3, r2
  403ee0:	f040 856e 	bne.w	4049c0 <_svfprintf_r+0xcb0>
  403ee4:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403ee8:	f000 856a 	beq.w	4049c0 <_svfprintf_r+0xcb0>
  403eec:	8814      	ldrh	r4, [r2, #0]
  403eee:	3204      	adds	r2, #4
  403ef0:	2500      	movs	r5, #0
  403ef2:	2301      	movs	r3, #1
  403ef4:	920f      	str	r2, [sp, #60]	; 0x3c
  403ef6:	2700      	movs	r7, #0
  403ef8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403efc:	990a      	ldr	r1, [sp, #40]	; 0x28
  403efe:	1c4a      	adds	r2, r1, #1
  403f00:	f000 8265 	beq.w	4043ce <_svfprintf_r+0x6be>
  403f04:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  403f08:	9207      	str	r2, [sp, #28]
  403f0a:	ea54 0205 	orrs.w	r2, r4, r5
  403f0e:	f040 8264 	bne.w	4043da <_svfprintf_r+0x6ca>
  403f12:	2900      	cmp	r1, #0
  403f14:	f040 843c 	bne.w	404790 <_svfprintf_r+0xa80>
  403f18:	2b00      	cmp	r3, #0
  403f1a:	f040 84d7 	bne.w	4048cc <_svfprintf_r+0xbbc>
  403f1e:	f01b 0301 	ands.w	r3, fp, #1
  403f22:	930e      	str	r3, [sp, #56]	; 0x38
  403f24:	f000 8604 	beq.w	404b30 <_svfprintf_r+0xe20>
  403f28:	ae42      	add	r6, sp, #264	; 0x108
  403f2a:	2330      	movs	r3, #48	; 0x30
  403f2c:	f806 3d41 	strb.w	r3, [r6, #-65]!
  403f30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403f32:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403f34:	4293      	cmp	r3, r2
  403f36:	bfb8      	it	lt
  403f38:	4613      	movlt	r3, r2
  403f3a:	9308      	str	r3, [sp, #32]
  403f3c:	2300      	movs	r3, #0
  403f3e:	9312      	str	r3, [sp, #72]	; 0x48
  403f40:	b117      	cbz	r7, 403f48 <_svfprintf_r+0x238>
  403f42:	9b08      	ldr	r3, [sp, #32]
  403f44:	3301      	adds	r3, #1
  403f46:	9308      	str	r3, [sp, #32]
  403f48:	9b07      	ldr	r3, [sp, #28]
  403f4a:	f013 0302 	ands.w	r3, r3, #2
  403f4e:	9310      	str	r3, [sp, #64]	; 0x40
  403f50:	d002      	beq.n	403f58 <_svfprintf_r+0x248>
  403f52:	9b08      	ldr	r3, [sp, #32]
  403f54:	3302      	adds	r3, #2
  403f56:	9308      	str	r3, [sp, #32]
  403f58:	9b07      	ldr	r3, [sp, #28]
  403f5a:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  403f5e:	f040 830e 	bne.w	40457e <_svfprintf_r+0x86e>
  403f62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403f64:	9a08      	ldr	r2, [sp, #32]
  403f66:	eba3 0b02 	sub.w	fp, r3, r2
  403f6a:	f1bb 0f00 	cmp.w	fp, #0
  403f6e:	f340 8306 	ble.w	40457e <_svfprintf_r+0x86e>
  403f72:	f1bb 0f10 	cmp.w	fp, #16
  403f76:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403f78:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403f7a:	dd29      	ble.n	403fd0 <_svfprintf_r+0x2c0>
  403f7c:	4643      	mov	r3, r8
  403f7e:	4621      	mov	r1, r4
  403f80:	46a8      	mov	r8, r5
  403f82:	2710      	movs	r7, #16
  403f84:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403f86:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403f88:	e006      	b.n	403f98 <_svfprintf_r+0x288>
  403f8a:	f1ab 0b10 	sub.w	fp, fp, #16
  403f8e:	f1bb 0f10 	cmp.w	fp, #16
  403f92:	f103 0308 	add.w	r3, r3, #8
  403f96:	dd18      	ble.n	403fca <_svfprintf_r+0x2ba>
  403f98:	3201      	adds	r2, #1
  403f9a:	48b7      	ldr	r0, [pc, #732]	; (404278 <_svfprintf_r+0x568>)
  403f9c:	9226      	str	r2, [sp, #152]	; 0x98
  403f9e:	3110      	adds	r1, #16
  403fa0:	2a07      	cmp	r2, #7
  403fa2:	9127      	str	r1, [sp, #156]	; 0x9c
  403fa4:	e883 0081 	stmia.w	r3, {r0, r7}
  403fa8:	ddef      	ble.n	403f8a <_svfprintf_r+0x27a>
  403faa:	aa25      	add	r2, sp, #148	; 0x94
  403fac:	4629      	mov	r1, r5
  403fae:	4620      	mov	r0, r4
  403fb0:	f003 f834 	bl	40701c <__ssprint_r>
  403fb4:	2800      	cmp	r0, #0
  403fb6:	f47f af7d 	bne.w	403eb4 <_svfprintf_r+0x1a4>
  403fba:	f1ab 0b10 	sub.w	fp, fp, #16
  403fbe:	f1bb 0f10 	cmp.w	fp, #16
  403fc2:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403fc4:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403fc6:	464b      	mov	r3, r9
  403fc8:	dce6      	bgt.n	403f98 <_svfprintf_r+0x288>
  403fca:	4645      	mov	r5, r8
  403fcc:	460c      	mov	r4, r1
  403fce:	4698      	mov	r8, r3
  403fd0:	3201      	adds	r2, #1
  403fd2:	4ba9      	ldr	r3, [pc, #676]	; (404278 <_svfprintf_r+0x568>)
  403fd4:	9226      	str	r2, [sp, #152]	; 0x98
  403fd6:	445c      	add	r4, fp
  403fd8:	2a07      	cmp	r2, #7
  403fda:	9427      	str	r4, [sp, #156]	; 0x9c
  403fdc:	e888 0808 	stmia.w	r8, {r3, fp}
  403fe0:	f300 8498 	bgt.w	404914 <_svfprintf_r+0xc04>
  403fe4:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403fe8:	f108 0808 	add.w	r8, r8, #8
  403fec:	b177      	cbz	r7, 40400c <_svfprintf_r+0x2fc>
  403fee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403ff0:	3301      	adds	r3, #1
  403ff2:	3401      	adds	r4, #1
  403ff4:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  403ff8:	2201      	movs	r2, #1
  403ffa:	2b07      	cmp	r3, #7
  403ffc:	9427      	str	r4, [sp, #156]	; 0x9c
  403ffe:	9326      	str	r3, [sp, #152]	; 0x98
  404000:	e888 0006 	stmia.w	r8, {r1, r2}
  404004:	f300 83db 	bgt.w	4047be <_svfprintf_r+0xaae>
  404008:	f108 0808 	add.w	r8, r8, #8
  40400c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40400e:	b16b      	cbz	r3, 40402c <_svfprintf_r+0x31c>
  404010:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404012:	3301      	adds	r3, #1
  404014:	3402      	adds	r4, #2
  404016:	a91e      	add	r1, sp, #120	; 0x78
  404018:	2202      	movs	r2, #2
  40401a:	2b07      	cmp	r3, #7
  40401c:	9427      	str	r4, [sp, #156]	; 0x9c
  40401e:	9326      	str	r3, [sp, #152]	; 0x98
  404020:	e888 0006 	stmia.w	r8, {r1, r2}
  404024:	f300 83d6 	bgt.w	4047d4 <_svfprintf_r+0xac4>
  404028:	f108 0808 	add.w	r8, r8, #8
  40402c:	2d80      	cmp	r5, #128	; 0x80
  40402e:	f000 8315 	beq.w	40465c <_svfprintf_r+0x94c>
  404032:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404034:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404036:	1a9f      	subs	r7, r3, r2
  404038:	2f00      	cmp	r7, #0
  40403a:	dd36      	ble.n	4040aa <_svfprintf_r+0x39a>
  40403c:	2f10      	cmp	r7, #16
  40403e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404040:	4d8e      	ldr	r5, [pc, #568]	; (40427c <_svfprintf_r+0x56c>)
  404042:	dd27      	ble.n	404094 <_svfprintf_r+0x384>
  404044:	4642      	mov	r2, r8
  404046:	4621      	mov	r1, r4
  404048:	46b0      	mov	r8, r6
  40404a:	f04f 0b10 	mov.w	fp, #16
  40404e:	462e      	mov	r6, r5
  404050:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404052:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404054:	e004      	b.n	404060 <_svfprintf_r+0x350>
  404056:	3f10      	subs	r7, #16
  404058:	2f10      	cmp	r7, #16
  40405a:	f102 0208 	add.w	r2, r2, #8
  40405e:	dd15      	ble.n	40408c <_svfprintf_r+0x37c>
  404060:	3301      	adds	r3, #1
  404062:	3110      	adds	r1, #16
  404064:	2b07      	cmp	r3, #7
  404066:	9127      	str	r1, [sp, #156]	; 0x9c
  404068:	9326      	str	r3, [sp, #152]	; 0x98
  40406a:	e882 0840 	stmia.w	r2, {r6, fp}
  40406e:	ddf2      	ble.n	404056 <_svfprintf_r+0x346>
  404070:	aa25      	add	r2, sp, #148	; 0x94
  404072:	4629      	mov	r1, r5
  404074:	4620      	mov	r0, r4
  404076:	f002 ffd1 	bl	40701c <__ssprint_r>
  40407a:	2800      	cmp	r0, #0
  40407c:	f47f af1a 	bne.w	403eb4 <_svfprintf_r+0x1a4>
  404080:	3f10      	subs	r7, #16
  404082:	2f10      	cmp	r7, #16
  404084:	9927      	ldr	r1, [sp, #156]	; 0x9c
  404086:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404088:	464a      	mov	r2, r9
  40408a:	dce9      	bgt.n	404060 <_svfprintf_r+0x350>
  40408c:	4635      	mov	r5, r6
  40408e:	460c      	mov	r4, r1
  404090:	4646      	mov	r6, r8
  404092:	4690      	mov	r8, r2
  404094:	3301      	adds	r3, #1
  404096:	443c      	add	r4, r7
  404098:	2b07      	cmp	r3, #7
  40409a:	9427      	str	r4, [sp, #156]	; 0x9c
  40409c:	9326      	str	r3, [sp, #152]	; 0x98
  40409e:	e888 00a0 	stmia.w	r8, {r5, r7}
  4040a2:	f300 8381 	bgt.w	4047a8 <_svfprintf_r+0xa98>
  4040a6:	f108 0808 	add.w	r8, r8, #8
  4040aa:	9b07      	ldr	r3, [sp, #28]
  4040ac:	05df      	lsls	r7, r3, #23
  4040ae:	f100 8268 	bmi.w	404582 <_svfprintf_r+0x872>
  4040b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4040b4:	990e      	ldr	r1, [sp, #56]	; 0x38
  4040b6:	f8c8 6000 	str.w	r6, [r8]
  4040ba:	3301      	adds	r3, #1
  4040bc:	440c      	add	r4, r1
  4040be:	2b07      	cmp	r3, #7
  4040c0:	9427      	str	r4, [sp, #156]	; 0x9c
  4040c2:	f8c8 1004 	str.w	r1, [r8, #4]
  4040c6:	9326      	str	r3, [sp, #152]	; 0x98
  4040c8:	f300 834d 	bgt.w	404766 <_svfprintf_r+0xa56>
  4040cc:	f108 0808 	add.w	r8, r8, #8
  4040d0:	9b07      	ldr	r3, [sp, #28]
  4040d2:	075b      	lsls	r3, r3, #29
  4040d4:	d53a      	bpl.n	40414c <_svfprintf_r+0x43c>
  4040d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4040d8:	9a08      	ldr	r2, [sp, #32]
  4040da:	1a9d      	subs	r5, r3, r2
  4040dc:	2d00      	cmp	r5, #0
  4040de:	dd35      	ble.n	40414c <_svfprintf_r+0x43c>
  4040e0:	2d10      	cmp	r5, #16
  4040e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4040e4:	dd20      	ble.n	404128 <_svfprintf_r+0x418>
  4040e6:	2610      	movs	r6, #16
  4040e8:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4040ea:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4040ee:	e004      	b.n	4040fa <_svfprintf_r+0x3ea>
  4040f0:	3d10      	subs	r5, #16
  4040f2:	2d10      	cmp	r5, #16
  4040f4:	f108 0808 	add.w	r8, r8, #8
  4040f8:	dd16      	ble.n	404128 <_svfprintf_r+0x418>
  4040fa:	3301      	adds	r3, #1
  4040fc:	4a5e      	ldr	r2, [pc, #376]	; (404278 <_svfprintf_r+0x568>)
  4040fe:	9326      	str	r3, [sp, #152]	; 0x98
  404100:	3410      	adds	r4, #16
  404102:	2b07      	cmp	r3, #7
  404104:	9427      	str	r4, [sp, #156]	; 0x9c
  404106:	e888 0044 	stmia.w	r8, {r2, r6}
  40410a:	ddf1      	ble.n	4040f0 <_svfprintf_r+0x3e0>
  40410c:	aa25      	add	r2, sp, #148	; 0x94
  40410e:	4659      	mov	r1, fp
  404110:	4638      	mov	r0, r7
  404112:	f002 ff83 	bl	40701c <__ssprint_r>
  404116:	2800      	cmp	r0, #0
  404118:	f47f aecc 	bne.w	403eb4 <_svfprintf_r+0x1a4>
  40411c:	3d10      	subs	r5, #16
  40411e:	2d10      	cmp	r5, #16
  404120:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404122:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404124:	46c8      	mov	r8, r9
  404126:	dce8      	bgt.n	4040fa <_svfprintf_r+0x3ea>
  404128:	3301      	adds	r3, #1
  40412a:	4a53      	ldr	r2, [pc, #332]	; (404278 <_svfprintf_r+0x568>)
  40412c:	9326      	str	r3, [sp, #152]	; 0x98
  40412e:	442c      	add	r4, r5
  404130:	2b07      	cmp	r3, #7
  404132:	9427      	str	r4, [sp, #156]	; 0x9c
  404134:	e888 0024 	stmia.w	r8, {r2, r5}
  404138:	dd08      	ble.n	40414c <_svfprintf_r+0x43c>
  40413a:	aa25      	add	r2, sp, #148	; 0x94
  40413c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40413e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404140:	f002 ff6c 	bl	40701c <__ssprint_r>
  404144:	2800      	cmp	r0, #0
  404146:	f47f aeb5 	bne.w	403eb4 <_svfprintf_r+0x1a4>
  40414a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40414c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40414e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404150:	9908      	ldr	r1, [sp, #32]
  404152:	428a      	cmp	r2, r1
  404154:	bfac      	ite	ge
  404156:	189b      	addge	r3, r3, r2
  404158:	185b      	addlt	r3, r3, r1
  40415a:	9309      	str	r3, [sp, #36]	; 0x24
  40415c:	2c00      	cmp	r4, #0
  40415e:	f040 830d 	bne.w	40477c <_svfprintf_r+0xa6c>
  404162:	2300      	movs	r3, #0
  404164:	9326      	str	r3, [sp, #152]	; 0x98
  404166:	46c8      	mov	r8, r9
  404168:	e5f9      	b.n	403d5e <_svfprintf_r+0x4e>
  40416a:	9311      	str	r3, [sp, #68]	; 0x44
  40416c:	f01b 0320 	ands.w	r3, fp, #32
  404170:	f040 81e3 	bne.w	40453a <_svfprintf_r+0x82a>
  404174:	f01b 0210 	ands.w	r2, fp, #16
  404178:	f040 842e 	bne.w	4049d8 <_svfprintf_r+0xcc8>
  40417c:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  404180:	f000 842a 	beq.w	4049d8 <_svfprintf_r+0xcc8>
  404184:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404186:	4613      	mov	r3, r2
  404188:	460a      	mov	r2, r1
  40418a:	3204      	adds	r2, #4
  40418c:	880c      	ldrh	r4, [r1, #0]
  40418e:	920f      	str	r2, [sp, #60]	; 0x3c
  404190:	2500      	movs	r5, #0
  404192:	e6b0      	b.n	403ef6 <_svfprintf_r+0x1e6>
  404194:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404196:	9311      	str	r3, [sp, #68]	; 0x44
  404198:	6816      	ldr	r6, [r2, #0]
  40419a:	2400      	movs	r4, #0
  40419c:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4041a0:	1d15      	adds	r5, r2, #4
  4041a2:	2e00      	cmp	r6, #0
  4041a4:	f000 86a7 	beq.w	404ef6 <_svfprintf_r+0x11e6>
  4041a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4041aa:	1c53      	adds	r3, r2, #1
  4041ac:	f000 8609 	beq.w	404dc2 <_svfprintf_r+0x10b2>
  4041b0:	4621      	mov	r1, r4
  4041b2:	4630      	mov	r0, r6
  4041b4:	f002 fa8c 	bl	4066d0 <memchr>
  4041b8:	2800      	cmp	r0, #0
  4041ba:	f000 86e1 	beq.w	404f80 <_svfprintf_r+0x1270>
  4041be:	1b83      	subs	r3, r0, r6
  4041c0:	930e      	str	r3, [sp, #56]	; 0x38
  4041c2:	940a      	str	r4, [sp, #40]	; 0x28
  4041c4:	950f      	str	r5, [sp, #60]	; 0x3c
  4041c6:	f8cd b01c 	str.w	fp, [sp, #28]
  4041ca:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4041ce:	9308      	str	r3, [sp, #32]
  4041d0:	9412      	str	r4, [sp, #72]	; 0x48
  4041d2:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4041d6:	e6b3      	b.n	403f40 <_svfprintf_r+0x230>
  4041d8:	f89a 3000 	ldrb.w	r3, [sl]
  4041dc:	2201      	movs	r2, #1
  4041de:	212b      	movs	r1, #43	; 0x2b
  4041e0:	e5ee      	b.n	403dc0 <_svfprintf_r+0xb0>
  4041e2:	f04b 0b20 	orr.w	fp, fp, #32
  4041e6:	f89a 3000 	ldrb.w	r3, [sl]
  4041ea:	e5e9      	b.n	403dc0 <_svfprintf_r+0xb0>
  4041ec:	9311      	str	r3, [sp, #68]	; 0x44
  4041ee:	2a00      	cmp	r2, #0
  4041f0:	f040 8795 	bne.w	40511e <_svfprintf_r+0x140e>
  4041f4:	4b22      	ldr	r3, [pc, #136]	; (404280 <_svfprintf_r+0x570>)
  4041f6:	9318      	str	r3, [sp, #96]	; 0x60
  4041f8:	f01b 0f20 	tst.w	fp, #32
  4041fc:	f040 8111 	bne.w	404422 <_svfprintf_r+0x712>
  404200:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404202:	f01b 0f10 	tst.w	fp, #16
  404206:	4613      	mov	r3, r2
  404208:	f040 83e1 	bne.w	4049ce <_svfprintf_r+0xcbe>
  40420c:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404210:	f000 83dd 	beq.w	4049ce <_svfprintf_r+0xcbe>
  404214:	3304      	adds	r3, #4
  404216:	8814      	ldrh	r4, [r2, #0]
  404218:	930f      	str	r3, [sp, #60]	; 0x3c
  40421a:	2500      	movs	r5, #0
  40421c:	f01b 0f01 	tst.w	fp, #1
  404220:	f000 810c 	beq.w	40443c <_svfprintf_r+0x72c>
  404224:	ea54 0305 	orrs.w	r3, r4, r5
  404228:	f000 8108 	beq.w	40443c <_svfprintf_r+0x72c>
  40422c:	2330      	movs	r3, #48	; 0x30
  40422e:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  404232:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  404236:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  40423a:	f04b 0b02 	orr.w	fp, fp, #2
  40423e:	2302      	movs	r3, #2
  404240:	e659      	b.n	403ef6 <_svfprintf_r+0x1e6>
  404242:	f89a 3000 	ldrb.w	r3, [sl]
  404246:	2900      	cmp	r1, #0
  404248:	f47f adba 	bne.w	403dc0 <_svfprintf_r+0xb0>
  40424c:	2201      	movs	r2, #1
  40424e:	2120      	movs	r1, #32
  404250:	e5b6      	b.n	403dc0 <_svfprintf_r+0xb0>
  404252:	f04b 0b01 	orr.w	fp, fp, #1
  404256:	f89a 3000 	ldrb.w	r3, [sl]
  40425a:	e5b1      	b.n	403dc0 <_svfprintf_r+0xb0>
  40425c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40425e:	6823      	ldr	r3, [r4, #0]
  404260:	930d      	str	r3, [sp, #52]	; 0x34
  404262:	4618      	mov	r0, r3
  404264:	2800      	cmp	r0, #0
  404266:	4623      	mov	r3, r4
  404268:	f103 0304 	add.w	r3, r3, #4
  40426c:	f6ff ae0a 	blt.w	403e84 <_svfprintf_r+0x174>
  404270:	930f      	str	r3, [sp, #60]	; 0x3c
  404272:	f89a 3000 	ldrb.w	r3, [sl]
  404276:	e5a3      	b.n	403dc0 <_svfprintf_r+0xb0>
  404278:	00408f80 	.word	0x00408f80
  40427c:	00408f90 	.word	0x00408f90
  404280:	00408f60 	.word	0x00408f60
  404284:	f04b 0b10 	orr.w	fp, fp, #16
  404288:	f01b 0f20 	tst.w	fp, #32
  40428c:	9311      	str	r3, [sp, #68]	; 0x44
  40428e:	f43f ae23 	beq.w	403ed8 <_svfprintf_r+0x1c8>
  404292:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404294:	3507      	adds	r5, #7
  404296:	f025 0307 	bic.w	r3, r5, #7
  40429a:	f103 0208 	add.w	r2, r3, #8
  40429e:	e9d3 4500 	ldrd	r4, r5, [r3]
  4042a2:	920f      	str	r2, [sp, #60]	; 0x3c
  4042a4:	2301      	movs	r3, #1
  4042a6:	e626      	b.n	403ef6 <_svfprintf_r+0x1e6>
  4042a8:	f89a 3000 	ldrb.w	r3, [sl]
  4042ac:	2b2a      	cmp	r3, #42	; 0x2a
  4042ae:	f10a 0401 	add.w	r4, sl, #1
  4042b2:	f000 8727 	beq.w	405104 <_svfprintf_r+0x13f4>
  4042b6:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4042ba:	2809      	cmp	r0, #9
  4042bc:	46a2      	mov	sl, r4
  4042be:	f200 86ad 	bhi.w	40501c <_svfprintf_r+0x130c>
  4042c2:	2300      	movs	r3, #0
  4042c4:	461c      	mov	r4, r3
  4042c6:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4042ca:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4042ce:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4042d2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4042d6:	2809      	cmp	r0, #9
  4042d8:	d9f5      	bls.n	4042c6 <_svfprintf_r+0x5b6>
  4042da:	940a      	str	r4, [sp, #40]	; 0x28
  4042dc:	e572      	b.n	403dc4 <_svfprintf_r+0xb4>
  4042de:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4042e2:	f89a 3000 	ldrb.w	r3, [sl]
  4042e6:	e56b      	b.n	403dc0 <_svfprintf_r+0xb0>
  4042e8:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4042ec:	f89a 3000 	ldrb.w	r3, [sl]
  4042f0:	e566      	b.n	403dc0 <_svfprintf_r+0xb0>
  4042f2:	f89a 3000 	ldrb.w	r3, [sl]
  4042f6:	2b6c      	cmp	r3, #108	; 0x6c
  4042f8:	bf03      	ittte	eq
  4042fa:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  4042fe:	f04b 0b20 	orreq.w	fp, fp, #32
  404302:	f10a 0a01 	addeq.w	sl, sl, #1
  404306:	f04b 0b10 	orrne.w	fp, fp, #16
  40430a:	e559      	b.n	403dc0 <_svfprintf_r+0xb0>
  40430c:	2a00      	cmp	r2, #0
  40430e:	f040 8711 	bne.w	405134 <_svfprintf_r+0x1424>
  404312:	f01b 0f20 	tst.w	fp, #32
  404316:	f040 84f9 	bne.w	404d0c <_svfprintf_r+0xffc>
  40431a:	f01b 0f10 	tst.w	fp, #16
  40431e:	f040 84ac 	bne.w	404c7a <_svfprintf_r+0xf6a>
  404322:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404326:	f000 84a8 	beq.w	404c7a <_svfprintf_r+0xf6a>
  40432a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40432c:	6813      	ldr	r3, [r2, #0]
  40432e:	3204      	adds	r2, #4
  404330:	920f      	str	r2, [sp, #60]	; 0x3c
  404332:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  404336:	801a      	strh	r2, [r3, #0]
  404338:	e511      	b.n	403d5e <_svfprintf_r+0x4e>
  40433a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40433c:	4bb3      	ldr	r3, [pc, #716]	; (40460c <_svfprintf_r+0x8fc>)
  40433e:	680c      	ldr	r4, [r1, #0]
  404340:	9318      	str	r3, [sp, #96]	; 0x60
  404342:	2230      	movs	r2, #48	; 0x30
  404344:	2378      	movs	r3, #120	; 0x78
  404346:	3104      	adds	r1, #4
  404348:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  40434c:	9311      	str	r3, [sp, #68]	; 0x44
  40434e:	f04b 0b02 	orr.w	fp, fp, #2
  404352:	910f      	str	r1, [sp, #60]	; 0x3c
  404354:	2500      	movs	r5, #0
  404356:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  40435a:	2302      	movs	r3, #2
  40435c:	e5cb      	b.n	403ef6 <_svfprintf_r+0x1e6>
  40435e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404360:	9311      	str	r3, [sp, #68]	; 0x44
  404362:	680a      	ldr	r2, [r1, #0]
  404364:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  404368:	2300      	movs	r3, #0
  40436a:	460a      	mov	r2, r1
  40436c:	461f      	mov	r7, r3
  40436e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  404372:	3204      	adds	r2, #4
  404374:	2301      	movs	r3, #1
  404376:	9308      	str	r3, [sp, #32]
  404378:	f8cd b01c 	str.w	fp, [sp, #28]
  40437c:	970a      	str	r7, [sp, #40]	; 0x28
  40437e:	9712      	str	r7, [sp, #72]	; 0x48
  404380:	920f      	str	r2, [sp, #60]	; 0x3c
  404382:	930e      	str	r3, [sp, #56]	; 0x38
  404384:	ae28      	add	r6, sp, #160	; 0xa0
  404386:	e5df      	b.n	403f48 <_svfprintf_r+0x238>
  404388:	9311      	str	r3, [sp, #68]	; 0x44
  40438a:	2a00      	cmp	r2, #0
  40438c:	f040 86ea 	bne.w	405164 <_svfprintf_r+0x1454>
  404390:	f01b 0f20 	tst.w	fp, #32
  404394:	d15d      	bne.n	404452 <_svfprintf_r+0x742>
  404396:	f01b 0f10 	tst.w	fp, #16
  40439a:	f040 8308 	bne.w	4049ae <_svfprintf_r+0xc9e>
  40439e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4043a2:	f000 8304 	beq.w	4049ae <_svfprintf_r+0xc9e>
  4043a6:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4043a8:	f9b1 4000 	ldrsh.w	r4, [r1]
  4043ac:	3104      	adds	r1, #4
  4043ae:	17e5      	asrs	r5, r4, #31
  4043b0:	4622      	mov	r2, r4
  4043b2:	462b      	mov	r3, r5
  4043b4:	910f      	str	r1, [sp, #60]	; 0x3c
  4043b6:	2a00      	cmp	r2, #0
  4043b8:	f173 0300 	sbcs.w	r3, r3, #0
  4043bc:	db58      	blt.n	404470 <_svfprintf_r+0x760>
  4043be:	990a      	ldr	r1, [sp, #40]	; 0x28
  4043c0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4043c4:	1c4a      	adds	r2, r1, #1
  4043c6:	f04f 0301 	mov.w	r3, #1
  4043ca:	f47f ad9b 	bne.w	403f04 <_svfprintf_r+0x1f4>
  4043ce:	ea54 0205 	orrs.w	r2, r4, r5
  4043d2:	f000 81df 	beq.w	404794 <_svfprintf_r+0xa84>
  4043d6:	f8cd b01c 	str.w	fp, [sp, #28]
  4043da:	2b01      	cmp	r3, #1
  4043dc:	f000 827b 	beq.w	4048d6 <_svfprintf_r+0xbc6>
  4043e0:	2b02      	cmp	r3, #2
  4043e2:	f040 8206 	bne.w	4047f2 <_svfprintf_r+0xae2>
  4043e6:	9818      	ldr	r0, [sp, #96]	; 0x60
  4043e8:	464e      	mov	r6, r9
  4043ea:	0923      	lsrs	r3, r4, #4
  4043ec:	f004 010f 	and.w	r1, r4, #15
  4043f0:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4043f4:	092a      	lsrs	r2, r5, #4
  4043f6:	461c      	mov	r4, r3
  4043f8:	4615      	mov	r5, r2
  4043fa:	5c43      	ldrb	r3, [r0, r1]
  4043fc:	f806 3d01 	strb.w	r3, [r6, #-1]!
  404400:	ea54 0305 	orrs.w	r3, r4, r5
  404404:	d1f1      	bne.n	4043ea <_svfprintf_r+0x6da>
  404406:	eba9 0306 	sub.w	r3, r9, r6
  40440a:	930e      	str	r3, [sp, #56]	; 0x38
  40440c:	e590      	b.n	403f30 <_svfprintf_r+0x220>
  40440e:	9311      	str	r3, [sp, #68]	; 0x44
  404410:	2a00      	cmp	r2, #0
  404412:	f040 86a3 	bne.w	40515c <_svfprintf_r+0x144c>
  404416:	4b7e      	ldr	r3, [pc, #504]	; (404610 <_svfprintf_r+0x900>)
  404418:	9318      	str	r3, [sp, #96]	; 0x60
  40441a:	f01b 0f20 	tst.w	fp, #32
  40441e:	f43f aeef 	beq.w	404200 <_svfprintf_r+0x4f0>
  404422:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404424:	3507      	adds	r5, #7
  404426:	f025 0307 	bic.w	r3, r5, #7
  40442a:	f103 0208 	add.w	r2, r3, #8
  40442e:	f01b 0f01 	tst.w	fp, #1
  404432:	920f      	str	r2, [sp, #60]	; 0x3c
  404434:	e9d3 4500 	ldrd	r4, r5, [r3]
  404438:	f47f aef4 	bne.w	404224 <_svfprintf_r+0x514>
  40443c:	2302      	movs	r3, #2
  40443e:	e55a      	b.n	403ef6 <_svfprintf_r+0x1e6>
  404440:	9311      	str	r3, [sp, #68]	; 0x44
  404442:	2a00      	cmp	r2, #0
  404444:	f040 8686 	bne.w	405154 <_svfprintf_r+0x1444>
  404448:	f04b 0b10 	orr.w	fp, fp, #16
  40444c:	f01b 0f20 	tst.w	fp, #32
  404450:	d0a1      	beq.n	404396 <_svfprintf_r+0x686>
  404452:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404454:	3507      	adds	r5, #7
  404456:	f025 0507 	bic.w	r5, r5, #7
  40445a:	e9d5 2300 	ldrd	r2, r3, [r5]
  40445e:	2a00      	cmp	r2, #0
  404460:	f105 0108 	add.w	r1, r5, #8
  404464:	461d      	mov	r5, r3
  404466:	f173 0300 	sbcs.w	r3, r3, #0
  40446a:	910f      	str	r1, [sp, #60]	; 0x3c
  40446c:	4614      	mov	r4, r2
  40446e:	daa6      	bge.n	4043be <_svfprintf_r+0x6ae>
  404470:	272d      	movs	r7, #45	; 0x2d
  404472:	4264      	negs	r4, r4
  404474:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  404478:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40447c:	2301      	movs	r3, #1
  40447e:	e53d      	b.n	403efc <_svfprintf_r+0x1ec>
  404480:	9311      	str	r3, [sp, #68]	; 0x44
  404482:	2a00      	cmp	r2, #0
  404484:	f040 8662 	bne.w	40514c <_svfprintf_r+0x143c>
  404488:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40448a:	3507      	adds	r5, #7
  40448c:	f025 0307 	bic.w	r3, r5, #7
  404490:	f103 0208 	add.w	r2, r3, #8
  404494:	920f      	str	r2, [sp, #60]	; 0x3c
  404496:	681a      	ldr	r2, [r3, #0]
  404498:	9215      	str	r2, [sp, #84]	; 0x54
  40449a:	685b      	ldr	r3, [r3, #4]
  40449c:	9314      	str	r3, [sp, #80]	; 0x50
  40449e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4044a0:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4044a2:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4044a6:	4628      	mov	r0, r5
  4044a8:	4621      	mov	r1, r4
  4044aa:	f04f 32ff 	mov.w	r2, #4294967295
  4044ae:	4b59      	ldr	r3, [pc, #356]	; (404614 <_svfprintf_r+0x904>)
  4044b0:	f003 fe7a 	bl	4081a8 <__aeabi_dcmpun>
  4044b4:	2800      	cmp	r0, #0
  4044b6:	f040 834a 	bne.w	404b4e <_svfprintf_r+0xe3e>
  4044ba:	4628      	mov	r0, r5
  4044bc:	4621      	mov	r1, r4
  4044be:	f04f 32ff 	mov.w	r2, #4294967295
  4044c2:	4b54      	ldr	r3, [pc, #336]	; (404614 <_svfprintf_r+0x904>)
  4044c4:	f003 fe52 	bl	40816c <__aeabi_dcmple>
  4044c8:	2800      	cmp	r0, #0
  4044ca:	f040 8340 	bne.w	404b4e <_svfprintf_r+0xe3e>
  4044ce:	a815      	add	r0, sp, #84	; 0x54
  4044d0:	c80d      	ldmia	r0, {r0, r2, r3}
  4044d2:	9914      	ldr	r1, [sp, #80]	; 0x50
  4044d4:	f003 fe40 	bl	408158 <__aeabi_dcmplt>
  4044d8:	2800      	cmp	r0, #0
  4044da:	f040 8530 	bne.w	404f3e <_svfprintf_r+0x122e>
  4044de:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4044e2:	4e4d      	ldr	r6, [pc, #308]	; (404618 <_svfprintf_r+0x908>)
  4044e4:	4b4d      	ldr	r3, [pc, #308]	; (40461c <_svfprintf_r+0x90c>)
  4044e6:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4044ea:	9007      	str	r0, [sp, #28]
  4044ec:	9811      	ldr	r0, [sp, #68]	; 0x44
  4044ee:	2203      	movs	r2, #3
  4044f0:	2100      	movs	r1, #0
  4044f2:	9208      	str	r2, [sp, #32]
  4044f4:	910a      	str	r1, [sp, #40]	; 0x28
  4044f6:	2847      	cmp	r0, #71	; 0x47
  4044f8:	bfd8      	it	le
  4044fa:	461e      	movle	r6, r3
  4044fc:	920e      	str	r2, [sp, #56]	; 0x38
  4044fe:	9112      	str	r1, [sp, #72]	; 0x48
  404500:	e51e      	b.n	403f40 <_svfprintf_r+0x230>
  404502:	f04b 0b08 	orr.w	fp, fp, #8
  404506:	f89a 3000 	ldrb.w	r3, [sl]
  40450a:	e459      	b.n	403dc0 <_svfprintf_r+0xb0>
  40450c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404510:	2300      	movs	r3, #0
  404512:	461c      	mov	r4, r3
  404514:	f81a 3b01 	ldrb.w	r3, [sl], #1
  404518:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40451c:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  404520:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404524:	2809      	cmp	r0, #9
  404526:	d9f5      	bls.n	404514 <_svfprintf_r+0x804>
  404528:	940d      	str	r4, [sp, #52]	; 0x34
  40452a:	e44b      	b.n	403dc4 <_svfprintf_r+0xb4>
  40452c:	f04b 0b10 	orr.w	fp, fp, #16
  404530:	9311      	str	r3, [sp, #68]	; 0x44
  404532:	f01b 0320 	ands.w	r3, fp, #32
  404536:	f43f ae1d 	beq.w	404174 <_svfprintf_r+0x464>
  40453a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40453c:	3507      	adds	r5, #7
  40453e:	f025 0307 	bic.w	r3, r5, #7
  404542:	f103 0208 	add.w	r2, r3, #8
  404546:	e9d3 4500 	ldrd	r4, r5, [r3]
  40454a:	920f      	str	r2, [sp, #60]	; 0x3c
  40454c:	2300      	movs	r3, #0
  40454e:	e4d2      	b.n	403ef6 <_svfprintf_r+0x1e6>
  404550:	9311      	str	r3, [sp, #68]	; 0x44
  404552:	2a00      	cmp	r2, #0
  404554:	f040 85e7 	bne.w	405126 <_svfprintf_r+0x1416>
  404558:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40455a:	2a00      	cmp	r2, #0
  40455c:	f43f aca3 	beq.w	403ea6 <_svfprintf_r+0x196>
  404560:	2300      	movs	r3, #0
  404562:	2101      	movs	r1, #1
  404564:	461f      	mov	r7, r3
  404566:	9108      	str	r1, [sp, #32]
  404568:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  40456c:	f8cd b01c 	str.w	fp, [sp, #28]
  404570:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  404574:	930a      	str	r3, [sp, #40]	; 0x28
  404576:	9312      	str	r3, [sp, #72]	; 0x48
  404578:	910e      	str	r1, [sp, #56]	; 0x38
  40457a:	ae28      	add	r6, sp, #160	; 0xa0
  40457c:	e4e4      	b.n	403f48 <_svfprintf_r+0x238>
  40457e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404580:	e534      	b.n	403fec <_svfprintf_r+0x2dc>
  404582:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404584:	2b65      	cmp	r3, #101	; 0x65
  404586:	f340 80a7 	ble.w	4046d8 <_svfprintf_r+0x9c8>
  40458a:	a815      	add	r0, sp, #84	; 0x54
  40458c:	c80d      	ldmia	r0, {r0, r2, r3}
  40458e:	9914      	ldr	r1, [sp, #80]	; 0x50
  404590:	f003 fdd8 	bl	408144 <__aeabi_dcmpeq>
  404594:	2800      	cmp	r0, #0
  404596:	f000 8150 	beq.w	40483a <_svfprintf_r+0xb2a>
  40459a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40459c:	4a20      	ldr	r2, [pc, #128]	; (404620 <_svfprintf_r+0x910>)
  40459e:	f8c8 2000 	str.w	r2, [r8]
  4045a2:	3301      	adds	r3, #1
  4045a4:	3401      	adds	r4, #1
  4045a6:	2201      	movs	r2, #1
  4045a8:	2b07      	cmp	r3, #7
  4045aa:	9427      	str	r4, [sp, #156]	; 0x9c
  4045ac:	9326      	str	r3, [sp, #152]	; 0x98
  4045ae:	f8c8 2004 	str.w	r2, [r8, #4]
  4045b2:	f300 836a 	bgt.w	404c8a <_svfprintf_r+0xf7a>
  4045b6:	f108 0808 	add.w	r8, r8, #8
  4045ba:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4045bc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4045be:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4045c0:	4293      	cmp	r3, r2
  4045c2:	db03      	blt.n	4045cc <_svfprintf_r+0x8bc>
  4045c4:	9b07      	ldr	r3, [sp, #28]
  4045c6:	07dd      	lsls	r5, r3, #31
  4045c8:	f57f ad82 	bpl.w	4040d0 <_svfprintf_r+0x3c0>
  4045cc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4045ce:	9919      	ldr	r1, [sp, #100]	; 0x64
  4045d0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4045d2:	f8c8 2000 	str.w	r2, [r8]
  4045d6:	3301      	adds	r3, #1
  4045d8:	440c      	add	r4, r1
  4045da:	2b07      	cmp	r3, #7
  4045dc:	f8c8 1004 	str.w	r1, [r8, #4]
  4045e0:	9427      	str	r4, [sp, #156]	; 0x9c
  4045e2:	9326      	str	r3, [sp, #152]	; 0x98
  4045e4:	f300 839e 	bgt.w	404d24 <_svfprintf_r+0x1014>
  4045e8:	f108 0808 	add.w	r8, r8, #8
  4045ec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4045ee:	1e5e      	subs	r6, r3, #1
  4045f0:	2e00      	cmp	r6, #0
  4045f2:	f77f ad6d 	ble.w	4040d0 <_svfprintf_r+0x3c0>
  4045f6:	2e10      	cmp	r6, #16
  4045f8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4045fa:	4d0a      	ldr	r5, [pc, #40]	; (404624 <_svfprintf_r+0x914>)
  4045fc:	f340 81f5 	ble.w	4049ea <_svfprintf_r+0xcda>
  404600:	4622      	mov	r2, r4
  404602:	2710      	movs	r7, #16
  404604:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404608:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40460a:	e013      	b.n	404634 <_svfprintf_r+0x924>
  40460c:	00408f60 	.word	0x00408f60
  404610:	00408f4c 	.word	0x00408f4c
  404614:	7fefffff 	.word	0x7fefffff
  404618:	00408f40 	.word	0x00408f40
  40461c:	00408f3c 	.word	0x00408f3c
  404620:	00408f7c 	.word	0x00408f7c
  404624:	00408f90 	.word	0x00408f90
  404628:	f108 0808 	add.w	r8, r8, #8
  40462c:	3e10      	subs	r6, #16
  40462e:	2e10      	cmp	r6, #16
  404630:	f340 81da 	ble.w	4049e8 <_svfprintf_r+0xcd8>
  404634:	3301      	adds	r3, #1
  404636:	3210      	adds	r2, #16
  404638:	2b07      	cmp	r3, #7
  40463a:	9227      	str	r2, [sp, #156]	; 0x9c
  40463c:	9326      	str	r3, [sp, #152]	; 0x98
  40463e:	e888 00a0 	stmia.w	r8, {r5, r7}
  404642:	ddf1      	ble.n	404628 <_svfprintf_r+0x918>
  404644:	aa25      	add	r2, sp, #148	; 0x94
  404646:	4621      	mov	r1, r4
  404648:	4658      	mov	r0, fp
  40464a:	f002 fce7 	bl	40701c <__ssprint_r>
  40464e:	2800      	cmp	r0, #0
  404650:	f47f ac30 	bne.w	403eb4 <_svfprintf_r+0x1a4>
  404654:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404656:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404658:	46c8      	mov	r8, r9
  40465a:	e7e7      	b.n	40462c <_svfprintf_r+0x91c>
  40465c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40465e:	9a08      	ldr	r2, [sp, #32]
  404660:	1a9f      	subs	r7, r3, r2
  404662:	2f00      	cmp	r7, #0
  404664:	f77f ace5 	ble.w	404032 <_svfprintf_r+0x322>
  404668:	2f10      	cmp	r7, #16
  40466a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40466c:	4db6      	ldr	r5, [pc, #728]	; (404948 <_svfprintf_r+0xc38>)
  40466e:	dd27      	ble.n	4046c0 <_svfprintf_r+0x9b0>
  404670:	4642      	mov	r2, r8
  404672:	4621      	mov	r1, r4
  404674:	46b0      	mov	r8, r6
  404676:	f04f 0b10 	mov.w	fp, #16
  40467a:	462e      	mov	r6, r5
  40467c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40467e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404680:	e004      	b.n	40468c <_svfprintf_r+0x97c>
  404682:	3f10      	subs	r7, #16
  404684:	2f10      	cmp	r7, #16
  404686:	f102 0208 	add.w	r2, r2, #8
  40468a:	dd15      	ble.n	4046b8 <_svfprintf_r+0x9a8>
  40468c:	3301      	adds	r3, #1
  40468e:	3110      	adds	r1, #16
  404690:	2b07      	cmp	r3, #7
  404692:	9127      	str	r1, [sp, #156]	; 0x9c
  404694:	9326      	str	r3, [sp, #152]	; 0x98
  404696:	e882 0840 	stmia.w	r2, {r6, fp}
  40469a:	ddf2      	ble.n	404682 <_svfprintf_r+0x972>
  40469c:	aa25      	add	r2, sp, #148	; 0x94
  40469e:	4629      	mov	r1, r5
  4046a0:	4620      	mov	r0, r4
  4046a2:	f002 fcbb 	bl	40701c <__ssprint_r>
  4046a6:	2800      	cmp	r0, #0
  4046a8:	f47f ac04 	bne.w	403eb4 <_svfprintf_r+0x1a4>
  4046ac:	3f10      	subs	r7, #16
  4046ae:	2f10      	cmp	r7, #16
  4046b0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4046b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4046b4:	464a      	mov	r2, r9
  4046b6:	dce9      	bgt.n	40468c <_svfprintf_r+0x97c>
  4046b8:	4635      	mov	r5, r6
  4046ba:	460c      	mov	r4, r1
  4046bc:	4646      	mov	r6, r8
  4046be:	4690      	mov	r8, r2
  4046c0:	3301      	adds	r3, #1
  4046c2:	443c      	add	r4, r7
  4046c4:	2b07      	cmp	r3, #7
  4046c6:	9427      	str	r4, [sp, #156]	; 0x9c
  4046c8:	9326      	str	r3, [sp, #152]	; 0x98
  4046ca:	e888 00a0 	stmia.w	r8, {r5, r7}
  4046ce:	f300 8232 	bgt.w	404b36 <_svfprintf_r+0xe26>
  4046d2:	f108 0808 	add.w	r8, r8, #8
  4046d6:	e4ac      	b.n	404032 <_svfprintf_r+0x322>
  4046d8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4046da:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4046dc:	2b01      	cmp	r3, #1
  4046de:	f340 81fe 	ble.w	404ade <_svfprintf_r+0xdce>
  4046e2:	3701      	adds	r7, #1
  4046e4:	3401      	adds	r4, #1
  4046e6:	2301      	movs	r3, #1
  4046e8:	2f07      	cmp	r7, #7
  4046ea:	9427      	str	r4, [sp, #156]	; 0x9c
  4046ec:	9726      	str	r7, [sp, #152]	; 0x98
  4046ee:	f8c8 6000 	str.w	r6, [r8]
  4046f2:	f8c8 3004 	str.w	r3, [r8, #4]
  4046f6:	f300 8203 	bgt.w	404b00 <_svfprintf_r+0xdf0>
  4046fa:	f108 0808 	add.w	r8, r8, #8
  4046fe:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404700:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  404702:	f8c8 3000 	str.w	r3, [r8]
  404706:	3701      	adds	r7, #1
  404708:	4414      	add	r4, r2
  40470a:	2f07      	cmp	r7, #7
  40470c:	9427      	str	r4, [sp, #156]	; 0x9c
  40470e:	9726      	str	r7, [sp, #152]	; 0x98
  404710:	f8c8 2004 	str.w	r2, [r8, #4]
  404714:	f300 8200 	bgt.w	404b18 <_svfprintf_r+0xe08>
  404718:	f108 0808 	add.w	r8, r8, #8
  40471c:	a815      	add	r0, sp, #84	; 0x54
  40471e:	c80d      	ldmia	r0, {r0, r2, r3}
  404720:	9914      	ldr	r1, [sp, #80]	; 0x50
  404722:	f003 fd0f 	bl	408144 <__aeabi_dcmpeq>
  404726:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404728:	2800      	cmp	r0, #0
  40472a:	f040 8101 	bne.w	404930 <_svfprintf_r+0xc20>
  40472e:	3b01      	subs	r3, #1
  404730:	3701      	adds	r7, #1
  404732:	3601      	adds	r6, #1
  404734:	441c      	add	r4, r3
  404736:	2f07      	cmp	r7, #7
  404738:	9726      	str	r7, [sp, #152]	; 0x98
  40473a:	9427      	str	r4, [sp, #156]	; 0x9c
  40473c:	f8c8 6000 	str.w	r6, [r8]
  404740:	f8c8 3004 	str.w	r3, [r8, #4]
  404744:	f300 8127 	bgt.w	404996 <_svfprintf_r+0xc86>
  404748:	f108 0808 	add.w	r8, r8, #8
  40474c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  40474e:	f8c8 2004 	str.w	r2, [r8, #4]
  404752:	3701      	adds	r7, #1
  404754:	4414      	add	r4, r2
  404756:	ab21      	add	r3, sp, #132	; 0x84
  404758:	2f07      	cmp	r7, #7
  40475a:	9427      	str	r4, [sp, #156]	; 0x9c
  40475c:	9726      	str	r7, [sp, #152]	; 0x98
  40475e:	f8c8 3000 	str.w	r3, [r8]
  404762:	f77f acb3 	ble.w	4040cc <_svfprintf_r+0x3bc>
  404766:	aa25      	add	r2, sp, #148	; 0x94
  404768:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40476a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40476c:	f002 fc56 	bl	40701c <__ssprint_r>
  404770:	2800      	cmp	r0, #0
  404772:	f47f ab9f 	bne.w	403eb4 <_svfprintf_r+0x1a4>
  404776:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404778:	46c8      	mov	r8, r9
  40477a:	e4a9      	b.n	4040d0 <_svfprintf_r+0x3c0>
  40477c:	aa25      	add	r2, sp, #148	; 0x94
  40477e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404780:	980c      	ldr	r0, [sp, #48]	; 0x30
  404782:	f002 fc4b 	bl	40701c <__ssprint_r>
  404786:	2800      	cmp	r0, #0
  404788:	f43f aceb 	beq.w	404162 <_svfprintf_r+0x452>
  40478c:	f7ff bb92 	b.w	403eb4 <_svfprintf_r+0x1a4>
  404790:	f8dd b01c 	ldr.w	fp, [sp, #28]
  404794:	2b01      	cmp	r3, #1
  404796:	f000 8134 	beq.w	404a02 <_svfprintf_r+0xcf2>
  40479a:	2b02      	cmp	r3, #2
  40479c:	d125      	bne.n	4047ea <_svfprintf_r+0xada>
  40479e:	f8cd b01c 	str.w	fp, [sp, #28]
  4047a2:	2400      	movs	r4, #0
  4047a4:	2500      	movs	r5, #0
  4047a6:	e61e      	b.n	4043e6 <_svfprintf_r+0x6d6>
  4047a8:	aa25      	add	r2, sp, #148	; 0x94
  4047aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4047ac:	980c      	ldr	r0, [sp, #48]	; 0x30
  4047ae:	f002 fc35 	bl	40701c <__ssprint_r>
  4047b2:	2800      	cmp	r0, #0
  4047b4:	f47f ab7e 	bne.w	403eb4 <_svfprintf_r+0x1a4>
  4047b8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4047ba:	46c8      	mov	r8, r9
  4047bc:	e475      	b.n	4040aa <_svfprintf_r+0x39a>
  4047be:	aa25      	add	r2, sp, #148	; 0x94
  4047c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4047c2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4047c4:	f002 fc2a 	bl	40701c <__ssprint_r>
  4047c8:	2800      	cmp	r0, #0
  4047ca:	f47f ab73 	bne.w	403eb4 <_svfprintf_r+0x1a4>
  4047ce:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4047d0:	46c8      	mov	r8, r9
  4047d2:	e41b      	b.n	40400c <_svfprintf_r+0x2fc>
  4047d4:	aa25      	add	r2, sp, #148	; 0x94
  4047d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4047d8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4047da:	f002 fc1f 	bl	40701c <__ssprint_r>
  4047de:	2800      	cmp	r0, #0
  4047e0:	f47f ab68 	bne.w	403eb4 <_svfprintf_r+0x1a4>
  4047e4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4047e6:	46c8      	mov	r8, r9
  4047e8:	e420      	b.n	40402c <_svfprintf_r+0x31c>
  4047ea:	f8cd b01c 	str.w	fp, [sp, #28]
  4047ee:	2400      	movs	r4, #0
  4047f0:	2500      	movs	r5, #0
  4047f2:	4649      	mov	r1, r9
  4047f4:	e000      	b.n	4047f8 <_svfprintf_r+0xae8>
  4047f6:	4631      	mov	r1, r6
  4047f8:	08e2      	lsrs	r2, r4, #3
  4047fa:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4047fe:	08e8      	lsrs	r0, r5, #3
  404800:	f004 0307 	and.w	r3, r4, #7
  404804:	4605      	mov	r5, r0
  404806:	4614      	mov	r4, r2
  404808:	3330      	adds	r3, #48	; 0x30
  40480a:	ea54 0205 	orrs.w	r2, r4, r5
  40480e:	f801 3c01 	strb.w	r3, [r1, #-1]
  404812:	f101 36ff 	add.w	r6, r1, #4294967295
  404816:	d1ee      	bne.n	4047f6 <_svfprintf_r+0xae6>
  404818:	9a07      	ldr	r2, [sp, #28]
  40481a:	07d2      	lsls	r2, r2, #31
  40481c:	f57f adf3 	bpl.w	404406 <_svfprintf_r+0x6f6>
  404820:	2b30      	cmp	r3, #48	; 0x30
  404822:	f43f adf0 	beq.w	404406 <_svfprintf_r+0x6f6>
  404826:	3902      	subs	r1, #2
  404828:	2330      	movs	r3, #48	; 0x30
  40482a:	f806 3c01 	strb.w	r3, [r6, #-1]
  40482e:	eba9 0301 	sub.w	r3, r9, r1
  404832:	930e      	str	r3, [sp, #56]	; 0x38
  404834:	460e      	mov	r6, r1
  404836:	f7ff bb7b 	b.w	403f30 <_svfprintf_r+0x220>
  40483a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40483c:	2900      	cmp	r1, #0
  40483e:	f340 822e 	ble.w	404c9e <_svfprintf_r+0xf8e>
  404842:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404844:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404846:	4293      	cmp	r3, r2
  404848:	bfa8      	it	ge
  40484a:	4613      	movge	r3, r2
  40484c:	2b00      	cmp	r3, #0
  40484e:	461f      	mov	r7, r3
  404850:	dd0d      	ble.n	40486e <_svfprintf_r+0xb5e>
  404852:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404854:	f8c8 6000 	str.w	r6, [r8]
  404858:	3301      	adds	r3, #1
  40485a:	443c      	add	r4, r7
  40485c:	2b07      	cmp	r3, #7
  40485e:	9427      	str	r4, [sp, #156]	; 0x9c
  404860:	f8c8 7004 	str.w	r7, [r8, #4]
  404864:	9326      	str	r3, [sp, #152]	; 0x98
  404866:	f300 831f 	bgt.w	404ea8 <_svfprintf_r+0x1198>
  40486a:	f108 0808 	add.w	r8, r8, #8
  40486e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404870:	2f00      	cmp	r7, #0
  404872:	bfa8      	it	ge
  404874:	1bdb      	subge	r3, r3, r7
  404876:	2b00      	cmp	r3, #0
  404878:	461f      	mov	r7, r3
  40487a:	f340 80d6 	ble.w	404a2a <_svfprintf_r+0xd1a>
  40487e:	2f10      	cmp	r7, #16
  404880:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404882:	4d31      	ldr	r5, [pc, #196]	; (404948 <_svfprintf_r+0xc38>)
  404884:	f340 81ed 	ble.w	404c62 <_svfprintf_r+0xf52>
  404888:	4642      	mov	r2, r8
  40488a:	4621      	mov	r1, r4
  40488c:	46b0      	mov	r8, r6
  40488e:	f04f 0b10 	mov.w	fp, #16
  404892:	462e      	mov	r6, r5
  404894:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404896:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404898:	e004      	b.n	4048a4 <_svfprintf_r+0xb94>
  40489a:	3208      	adds	r2, #8
  40489c:	3f10      	subs	r7, #16
  40489e:	2f10      	cmp	r7, #16
  4048a0:	f340 81db 	ble.w	404c5a <_svfprintf_r+0xf4a>
  4048a4:	3301      	adds	r3, #1
  4048a6:	3110      	adds	r1, #16
  4048a8:	2b07      	cmp	r3, #7
  4048aa:	9127      	str	r1, [sp, #156]	; 0x9c
  4048ac:	9326      	str	r3, [sp, #152]	; 0x98
  4048ae:	e882 0840 	stmia.w	r2, {r6, fp}
  4048b2:	ddf2      	ble.n	40489a <_svfprintf_r+0xb8a>
  4048b4:	aa25      	add	r2, sp, #148	; 0x94
  4048b6:	4629      	mov	r1, r5
  4048b8:	4620      	mov	r0, r4
  4048ba:	f002 fbaf 	bl	40701c <__ssprint_r>
  4048be:	2800      	cmp	r0, #0
  4048c0:	f47f aaf8 	bne.w	403eb4 <_svfprintf_r+0x1a4>
  4048c4:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4048c6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4048c8:	464a      	mov	r2, r9
  4048ca:	e7e7      	b.n	40489c <_svfprintf_r+0xb8c>
  4048cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4048ce:	930e      	str	r3, [sp, #56]	; 0x38
  4048d0:	464e      	mov	r6, r9
  4048d2:	f7ff bb2d 	b.w	403f30 <_svfprintf_r+0x220>
  4048d6:	2d00      	cmp	r5, #0
  4048d8:	bf08      	it	eq
  4048da:	2c0a      	cmpeq	r4, #10
  4048dc:	f0c0 808f 	bcc.w	4049fe <_svfprintf_r+0xcee>
  4048e0:	464e      	mov	r6, r9
  4048e2:	4620      	mov	r0, r4
  4048e4:	4629      	mov	r1, r5
  4048e6:	220a      	movs	r2, #10
  4048e8:	2300      	movs	r3, #0
  4048ea:	f7fe fd15 	bl	403318 <__aeabi_uldivmod>
  4048ee:	3230      	adds	r2, #48	; 0x30
  4048f0:	f806 2d01 	strb.w	r2, [r6, #-1]!
  4048f4:	4620      	mov	r0, r4
  4048f6:	4629      	mov	r1, r5
  4048f8:	2300      	movs	r3, #0
  4048fa:	220a      	movs	r2, #10
  4048fc:	f7fe fd0c 	bl	403318 <__aeabi_uldivmod>
  404900:	4604      	mov	r4, r0
  404902:	460d      	mov	r5, r1
  404904:	ea54 0305 	orrs.w	r3, r4, r5
  404908:	d1eb      	bne.n	4048e2 <_svfprintf_r+0xbd2>
  40490a:	eba9 0306 	sub.w	r3, r9, r6
  40490e:	930e      	str	r3, [sp, #56]	; 0x38
  404910:	f7ff bb0e 	b.w	403f30 <_svfprintf_r+0x220>
  404914:	aa25      	add	r2, sp, #148	; 0x94
  404916:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404918:	980c      	ldr	r0, [sp, #48]	; 0x30
  40491a:	f002 fb7f 	bl	40701c <__ssprint_r>
  40491e:	2800      	cmp	r0, #0
  404920:	f47f aac8 	bne.w	403eb4 <_svfprintf_r+0x1a4>
  404924:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404928:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40492a:	46c8      	mov	r8, r9
  40492c:	f7ff bb5e 	b.w	403fec <_svfprintf_r+0x2dc>
  404930:	1e5e      	subs	r6, r3, #1
  404932:	2e00      	cmp	r6, #0
  404934:	f77f af0a 	ble.w	40474c <_svfprintf_r+0xa3c>
  404938:	2e10      	cmp	r6, #16
  40493a:	4d03      	ldr	r5, [pc, #12]	; (404948 <_svfprintf_r+0xc38>)
  40493c:	dd22      	ble.n	404984 <_svfprintf_r+0xc74>
  40493e:	4622      	mov	r2, r4
  404940:	f04f 0b10 	mov.w	fp, #16
  404944:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404946:	e006      	b.n	404956 <_svfprintf_r+0xc46>
  404948:	00408f90 	.word	0x00408f90
  40494c:	3e10      	subs	r6, #16
  40494e:	2e10      	cmp	r6, #16
  404950:	f108 0808 	add.w	r8, r8, #8
  404954:	dd15      	ble.n	404982 <_svfprintf_r+0xc72>
  404956:	3701      	adds	r7, #1
  404958:	3210      	adds	r2, #16
  40495a:	2f07      	cmp	r7, #7
  40495c:	9227      	str	r2, [sp, #156]	; 0x9c
  40495e:	9726      	str	r7, [sp, #152]	; 0x98
  404960:	e888 0820 	stmia.w	r8, {r5, fp}
  404964:	ddf2      	ble.n	40494c <_svfprintf_r+0xc3c>
  404966:	aa25      	add	r2, sp, #148	; 0x94
  404968:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40496a:	4620      	mov	r0, r4
  40496c:	f002 fb56 	bl	40701c <__ssprint_r>
  404970:	2800      	cmp	r0, #0
  404972:	f47f aa9f 	bne.w	403eb4 <_svfprintf_r+0x1a4>
  404976:	3e10      	subs	r6, #16
  404978:	2e10      	cmp	r6, #16
  40497a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40497c:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40497e:	46c8      	mov	r8, r9
  404980:	dce9      	bgt.n	404956 <_svfprintf_r+0xc46>
  404982:	4614      	mov	r4, r2
  404984:	3701      	adds	r7, #1
  404986:	4434      	add	r4, r6
  404988:	2f07      	cmp	r7, #7
  40498a:	9427      	str	r4, [sp, #156]	; 0x9c
  40498c:	9726      	str	r7, [sp, #152]	; 0x98
  40498e:	e888 0060 	stmia.w	r8, {r5, r6}
  404992:	f77f aed9 	ble.w	404748 <_svfprintf_r+0xa38>
  404996:	aa25      	add	r2, sp, #148	; 0x94
  404998:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40499a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40499c:	f002 fb3e 	bl	40701c <__ssprint_r>
  4049a0:	2800      	cmp	r0, #0
  4049a2:	f47f aa87 	bne.w	403eb4 <_svfprintf_r+0x1a4>
  4049a6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4049a8:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4049aa:	46c8      	mov	r8, r9
  4049ac:	e6ce      	b.n	40474c <_svfprintf_r+0xa3c>
  4049ae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4049b0:	6814      	ldr	r4, [r2, #0]
  4049b2:	4613      	mov	r3, r2
  4049b4:	3304      	adds	r3, #4
  4049b6:	17e5      	asrs	r5, r4, #31
  4049b8:	930f      	str	r3, [sp, #60]	; 0x3c
  4049ba:	4622      	mov	r2, r4
  4049bc:	462b      	mov	r3, r5
  4049be:	e4fa      	b.n	4043b6 <_svfprintf_r+0x6a6>
  4049c0:	3204      	adds	r2, #4
  4049c2:	681c      	ldr	r4, [r3, #0]
  4049c4:	920f      	str	r2, [sp, #60]	; 0x3c
  4049c6:	2301      	movs	r3, #1
  4049c8:	2500      	movs	r5, #0
  4049ca:	f7ff ba94 	b.w	403ef6 <_svfprintf_r+0x1e6>
  4049ce:	681c      	ldr	r4, [r3, #0]
  4049d0:	3304      	adds	r3, #4
  4049d2:	930f      	str	r3, [sp, #60]	; 0x3c
  4049d4:	2500      	movs	r5, #0
  4049d6:	e421      	b.n	40421c <_svfprintf_r+0x50c>
  4049d8:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4049da:	460a      	mov	r2, r1
  4049dc:	3204      	adds	r2, #4
  4049de:	680c      	ldr	r4, [r1, #0]
  4049e0:	920f      	str	r2, [sp, #60]	; 0x3c
  4049e2:	2500      	movs	r5, #0
  4049e4:	f7ff ba87 	b.w	403ef6 <_svfprintf_r+0x1e6>
  4049e8:	4614      	mov	r4, r2
  4049ea:	3301      	adds	r3, #1
  4049ec:	4434      	add	r4, r6
  4049ee:	2b07      	cmp	r3, #7
  4049f0:	9427      	str	r4, [sp, #156]	; 0x9c
  4049f2:	9326      	str	r3, [sp, #152]	; 0x98
  4049f4:	e888 0060 	stmia.w	r8, {r5, r6}
  4049f8:	f77f ab68 	ble.w	4040cc <_svfprintf_r+0x3bc>
  4049fc:	e6b3      	b.n	404766 <_svfprintf_r+0xa56>
  4049fe:	f8dd b01c 	ldr.w	fp, [sp, #28]
  404a02:	f8cd b01c 	str.w	fp, [sp, #28]
  404a06:	ae42      	add	r6, sp, #264	; 0x108
  404a08:	3430      	adds	r4, #48	; 0x30
  404a0a:	2301      	movs	r3, #1
  404a0c:	f806 4d41 	strb.w	r4, [r6, #-65]!
  404a10:	930e      	str	r3, [sp, #56]	; 0x38
  404a12:	f7ff ba8d 	b.w	403f30 <_svfprintf_r+0x220>
  404a16:	aa25      	add	r2, sp, #148	; 0x94
  404a18:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404a1a:	980c      	ldr	r0, [sp, #48]	; 0x30
  404a1c:	f002 fafe 	bl	40701c <__ssprint_r>
  404a20:	2800      	cmp	r0, #0
  404a22:	f47f aa47 	bne.w	403eb4 <_svfprintf_r+0x1a4>
  404a26:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404a28:	46c8      	mov	r8, r9
  404a2a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404a2c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404a2e:	429a      	cmp	r2, r3
  404a30:	db44      	blt.n	404abc <_svfprintf_r+0xdac>
  404a32:	9b07      	ldr	r3, [sp, #28]
  404a34:	07d9      	lsls	r1, r3, #31
  404a36:	d441      	bmi.n	404abc <_svfprintf_r+0xdac>
  404a38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404a3a:	9812      	ldr	r0, [sp, #72]	; 0x48
  404a3c:	1a9a      	subs	r2, r3, r2
  404a3e:	1a1d      	subs	r5, r3, r0
  404a40:	4295      	cmp	r5, r2
  404a42:	bfa8      	it	ge
  404a44:	4615      	movge	r5, r2
  404a46:	2d00      	cmp	r5, #0
  404a48:	dd0e      	ble.n	404a68 <_svfprintf_r+0xd58>
  404a4a:	9926      	ldr	r1, [sp, #152]	; 0x98
  404a4c:	f8c8 5004 	str.w	r5, [r8, #4]
  404a50:	3101      	adds	r1, #1
  404a52:	4406      	add	r6, r0
  404a54:	442c      	add	r4, r5
  404a56:	2907      	cmp	r1, #7
  404a58:	f8c8 6000 	str.w	r6, [r8]
  404a5c:	9427      	str	r4, [sp, #156]	; 0x9c
  404a5e:	9126      	str	r1, [sp, #152]	; 0x98
  404a60:	f300 823b 	bgt.w	404eda <_svfprintf_r+0x11ca>
  404a64:	f108 0808 	add.w	r8, r8, #8
  404a68:	2d00      	cmp	r5, #0
  404a6a:	bfac      	ite	ge
  404a6c:	1b56      	subge	r6, r2, r5
  404a6e:	4616      	movlt	r6, r2
  404a70:	2e00      	cmp	r6, #0
  404a72:	f77f ab2d 	ble.w	4040d0 <_svfprintf_r+0x3c0>
  404a76:	2e10      	cmp	r6, #16
  404a78:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404a7a:	4db0      	ldr	r5, [pc, #704]	; (404d3c <_svfprintf_r+0x102c>)
  404a7c:	ddb5      	ble.n	4049ea <_svfprintf_r+0xcda>
  404a7e:	4622      	mov	r2, r4
  404a80:	2710      	movs	r7, #16
  404a82:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404a86:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  404a88:	e004      	b.n	404a94 <_svfprintf_r+0xd84>
  404a8a:	f108 0808 	add.w	r8, r8, #8
  404a8e:	3e10      	subs	r6, #16
  404a90:	2e10      	cmp	r6, #16
  404a92:	dda9      	ble.n	4049e8 <_svfprintf_r+0xcd8>
  404a94:	3301      	adds	r3, #1
  404a96:	3210      	adds	r2, #16
  404a98:	2b07      	cmp	r3, #7
  404a9a:	9227      	str	r2, [sp, #156]	; 0x9c
  404a9c:	9326      	str	r3, [sp, #152]	; 0x98
  404a9e:	e888 00a0 	stmia.w	r8, {r5, r7}
  404aa2:	ddf2      	ble.n	404a8a <_svfprintf_r+0xd7a>
  404aa4:	aa25      	add	r2, sp, #148	; 0x94
  404aa6:	4621      	mov	r1, r4
  404aa8:	4658      	mov	r0, fp
  404aaa:	f002 fab7 	bl	40701c <__ssprint_r>
  404aae:	2800      	cmp	r0, #0
  404ab0:	f47f aa00 	bne.w	403eb4 <_svfprintf_r+0x1a4>
  404ab4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404ab6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404ab8:	46c8      	mov	r8, r9
  404aba:	e7e8      	b.n	404a8e <_svfprintf_r+0xd7e>
  404abc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404abe:	9819      	ldr	r0, [sp, #100]	; 0x64
  404ac0:	991a      	ldr	r1, [sp, #104]	; 0x68
  404ac2:	f8c8 1000 	str.w	r1, [r8]
  404ac6:	3301      	adds	r3, #1
  404ac8:	4404      	add	r4, r0
  404aca:	2b07      	cmp	r3, #7
  404acc:	9427      	str	r4, [sp, #156]	; 0x9c
  404ace:	f8c8 0004 	str.w	r0, [r8, #4]
  404ad2:	9326      	str	r3, [sp, #152]	; 0x98
  404ad4:	f300 81f5 	bgt.w	404ec2 <_svfprintf_r+0x11b2>
  404ad8:	f108 0808 	add.w	r8, r8, #8
  404adc:	e7ac      	b.n	404a38 <_svfprintf_r+0xd28>
  404ade:	9b07      	ldr	r3, [sp, #28]
  404ae0:	07da      	lsls	r2, r3, #31
  404ae2:	f53f adfe 	bmi.w	4046e2 <_svfprintf_r+0x9d2>
  404ae6:	3701      	adds	r7, #1
  404ae8:	3401      	adds	r4, #1
  404aea:	2301      	movs	r3, #1
  404aec:	2f07      	cmp	r7, #7
  404aee:	9427      	str	r4, [sp, #156]	; 0x9c
  404af0:	9726      	str	r7, [sp, #152]	; 0x98
  404af2:	f8c8 6000 	str.w	r6, [r8]
  404af6:	f8c8 3004 	str.w	r3, [r8, #4]
  404afa:	f77f ae25 	ble.w	404748 <_svfprintf_r+0xa38>
  404afe:	e74a      	b.n	404996 <_svfprintf_r+0xc86>
  404b00:	aa25      	add	r2, sp, #148	; 0x94
  404b02:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404b04:	980c      	ldr	r0, [sp, #48]	; 0x30
  404b06:	f002 fa89 	bl	40701c <__ssprint_r>
  404b0a:	2800      	cmp	r0, #0
  404b0c:	f47f a9d2 	bne.w	403eb4 <_svfprintf_r+0x1a4>
  404b10:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404b12:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404b14:	46c8      	mov	r8, r9
  404b16:	e5f2      	b.n	4046fe <_svfprintf_r+0x9ee>
  404b18:	aa25      	add	r2, sp, #148	; 0x94
  404b1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404b1c:	980c      	ldr	r0, [sp, #48]	; 0x30
  404b1e:	f002 fa7d 	bl	40701c <__ssprint_r>
  404b22:	2800      	cmp	r0, #0
  404b24:	f47f a9c6 	bne.w	403eb4 <_svfprintf_r+0x1a4>
  404b28:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404b2a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404b2c:	46c8      	mov	r8, r9
  404b2e:	e5f5      	b.n	40471c <_svfprintf_r+0xa0c>
  404b30:	464e      	mov	r6, r9
  404b32:	f7ff b9fd 	b.w	403f30 <_svfprintf_r+0x220>
  404b36:	aa25      	add	r2, sp, #148	; 0x94
  404b38:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404b3a:	980c      	ldr	r0, [sp, #48]	; 0x30
  404b3c:	f002 fa6e 	bl	40701c <__ssprint_r>
  404b40:	2800      	cmp	r0, #0
  404b42:	f47f a9b7 	bne.w	403eb4 <_svfprintf_r+0x1a4>
  404b46:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404b48:	46c8      	mov	r8, r9
  404b4a:	f7ff ba72 	b.w	404032 <_svfprintf_r+0x322>
  404b4e:	9c15      	ldr	r4, [sp, #84]	; 0x54
  404b50:	4622      	mov	r2, r4
  404b52:	4620      	mov	r0, r4
  404b54:	9c14      	ldr	r4, [sp, #80]	; 0x50
  404b56:	4623      	mov	r3, r4
  404b58:	4621      	mov	r1, r4
  404b5a:	f003 fb25 	bl	4081a8 <__aeabi_dcmpun>
  404b5e:	2800      	cmp	r0, #0
  404b60:	f040 8286 	bne.w	405070 <_svfprintf_r+0x1360>
  404b64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404b66:	3301      	adds	r3, #1
  404b68:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404b6a:	f023 0320 	bic.w	r3, r3, #32
  404b6e:	930e      	str	r3, [sp, #56]	; 0x38
  404b70:	f000 81e2 	beq.w	404f38 <_svfprintf_r+0x1228>
  404b74:	2b47      	cmp	r3, #71	; 0x47
  404b76:	f000 811e 	beq.w	404db6 <_svfprintf_r+0x10a6>
  404b7a:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  404b7e:	9307      	str	r3, [sp, #28]
  404b80:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404b82:	1e1f      	subs	r7, r3, #0
  404b84:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404b86:	9308      	str	r3, [sp, #32]
  404b88:	bfbb      	ittet	lt
  404b8a:	463b      	movlt	r3, r7
  404b8c:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  404b90:	2300      	movge	r3, #0
  404b92:	232d      	movlt	r3, #45	; 0x2d
  404b94:	9310      	str	r3, [sp, #64]	; 0x40
  404b96:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404b98:	2b66      	cmp	r3, #102	; 0x66
  404b9a:	f000 81bb 	beq.w	404f14 <_svfprintf_r+0x1204>
  404b9e:	2b46      	cmp	r3, #70	; 0x46
  404ba0:	f000 80df 	beq.w	404d62 <_svfprintf_r+0x1052>
  404ba4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404ba6:	9a08      	ldr	r2, [sp, #32]
  404ba8:	2b45      	cmp	r3, #69	; 0x45
  404baa:	bf0c      	ite	eq
  404bac:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  404bae:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  404bb0:	a823      	add	r0, sp, #140	; 0x8c
  404bb2:	a920      	add	r1, sp, #128	; 0x80
  404bb4:	bf08      	it	eq
  404bb6:	1c5d      	addeq	r5, r3, #1
  404bb8:	9004      	str	r0, [sp, #16]
  404bba:	9103      	str	r1, [sp, #12]
  404bbc:	a81f      	add	r0, sp, #124	; 0x7c
  404bbe:	2102      	movs	r1, #2
  404bc0:	463b      	mov	r3, r7
  404bc2:	9002      	str	r0, [sp, #8]
  404bc4:	9501      	str	r5, [sp, #4]
  404bc6:	9100      	str	r1, [sp, #0]
  404bc8:	980c      	ldr	r0, [sp, #48]	; 0x30
  404bca:	f000 fb75 	bl	4052b8 <_dtoa_r>
  404bce:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404bd0:	2b67      	cmp	r3, #103	; 0x67
  404bd2:	4606      	mov	r6, r0
  404bd4:	f040 81e0 	bne.w	404f98 <_svfprintf_r+0x1288>
  404bd8:	f01b 0f01 	tst.w	fp, #1
  404bdc:	f000 8246 	beq.w	40506c <_svfprintf_r+0x135c>
  404be0:	1974      	adds	r4, r6, r5
  404be2:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404be4:	9808      	ldr	r0, [sp, #32]
  404be6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404be8:	4639      	mov	r1, r7
  404bea:	f003 faab 	bl	408144 <__aeabi_dcmpeq>
  404bee:	2800      	cmp	r0, #0
  404bf0:	f040 8165 	bne.w	404ebe <_svfprintf_r+0x11ae>
  404bf4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404bf6:	42a3      	cmp	r3, r4
  404bf8:	d206      	bcs.n	404c08 <_svfprintf_r+0xef8>
  404bfa:	2130      	movs	r1, #48	; 0x30
  404bfc:	1c5a      	adds	r2, r3, #1
  404bfe:	9223      	str	r2, [sp, #140]	; 0x8c
  404c00:	7019      	strb	r1, [r3, #0]
  404c02:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404c04:	429c      	cmp	r4, r3
  404c06:	d8f9      	bhi.n	404bfc <_svfprintf_r+0xeec>
  404c08:	1b9b      	subs	r3, r3, r6
  404c0a:	9313      	str	r3, [sp, #76]	; 0x4c
  404c0c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404c0e:	2b47      	cmp	r3, #71	; 0x47
  404c10:	f000 80e9 	beq.w	404de6 <_svfprintf_r+0x10d6>
  404c14:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404c16:	2b65      	cmp	r3, #101	; 0x65
  404c18:	f340 81cd 	ble.w	404fb6 <_svfprintf_r+0x12a6>
  404c1c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404c1e:	2b66      	cmp	r3, #102	; 0x66
  404c20:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404c22:	9312      	str	r3, [sp, #72]	; 0x48
  404c24:	f000 819e 	beq.w	404f64 <_svfprintf_r+0x1254>
  404c28:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404c2a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404c2c:	4619      	mov	r1, r3
  404c2e:	4291      	cmp	r1, r2
  404c30:	f300 818a 	bgt.w	404f48 <_svfprintf_r+0x1238>
  404c34:	f01b 0f01 	tst.w	fp, #1
  404c38:	f040 8213 	bne.w	405062 <_svfprintf_r+0x1352>
  404c3c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  404c40:	9308      	str	r3, [sp, #32]
  404c42:	2367      	movs	r3, #103	; 0x67
  404c44:	920e      	str	r2, [sp, #56]	; 0x38
  404c46:	9311      	str	r3, [sp, #68]	; 0x44
  404c48:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404c4a:	2b00      	cmp	r3, #0
  404c4c:	f040 80c4 	bne.w	404dd8 <_svfprintf_r+0x10c8>
  404c50:	930a      	str	r3, [sp, #40]	; 0x28
  404c52:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404c56:	f7ff b973 	b.w	403f40 <_svfprintf_r+0x230>
  404c5a:	4635      	mov	r5, r6
  404c5c:	460c      	mov	r4, r1
  404c5e:	4646      	mov	r6, r8
  404c60:	4690      	mov	r8, r2
  404c62:	3301      	adds	r3, #1
  404c64:	443c      	add	r4, r7
  404c66:	2b07      	cmp	r3, #7
  404c68:	9427      	str	r4, [sp, #156]	; 0x9c
  404c6a:	9326      	str	r3, [sp, #152]	; 0x98
  404c6c:	e888 00a0 	stmia.w	r8, {r5, r7}
  404c70:	f73f aed1 	bgt.w	404a16 <_svfprintf_r+0xd06>
  404c74:	f108 0808 	add.w	r8, r8, #8
  404c78:	e6d7      	b.n	404a2a <_svfprintf_r+0xd1a>
  404c7a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404c7c:	6813      	ldr	r3, [r2, #0]
  404c7e:	3204      	adds	r2, #4
  404c80:	920f      	str	r2, [sp, #60]	; 0x3c
  404c82:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404c84:	601a      	str	r2, [r3, #0]
  404c86:	f7ff b86a 	b.w	403d5e <_svfprintf_r+0x4e>
  404c8a:	aa25      	add	r2, sp, #148	; 0x94
  404c8c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404c8e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404c90:	f002 f9c4 	bl	40701c <__ssprint_r>
  404c94:	2800      	cmp	r0, #0
  404c96:	f47f a90d 	bne.w	403eb4 <_svfprintf_r+0x1a4>
  404c9a:	46c8      	mov	r8, r9
  404c9c:	e48d      	b.n	4045ba <_svfprintf_r+0x8aa>
  404c9e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404ca0:	4a27      	ldr	r2, [pc, #156]	; (404d40 <_svfprintf_r+0x1030>)
  404ca2:	f8c8 2000 	str.w	r2, [r8]
  404ca6:	3301      	adds	r3, #1
  404ca8:	3401      	adds	r4, #1
  404caa:	2201      	movs	r2, #1
  404cac:	2b07      	cmp	r3, #7
  404cae:	9427      	str	r4, [sp, #156]	; 0x9c
  404cb0:	9326      	str	r3, [sp, #152]	; 0x98
  404cb2:	f8c8 2004 	str.w	r2, [r8, #4]
  404cb6:	dc72      	bgt.n	404d9e <_svfprintf_r+0x108e>
  404cb8:	f108 0808 	add.w	r8, r8, #8
  404cbc:	b929      	cbnz	r1, 404cca <_svfprintf_r+0xfba>
  404cbe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404cc0:	b91b      	cbnz	r3, 404cca <_svfprintf_r+0xfba>
  404cc2:	9b07      	ldr	r3, [sp, #28]
  404cc4:	07d8      	lsls	r0, r3, #31
  404cc6:	f57f aa03 	bpl.w	4040d0 <_svfprintf_r+0x3c0>
  404cca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404ccc:	9819      	ldr	r0, [sp, #100]	; 0x64
  404cce:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  404cd0:	f8c8 2000 	str.w	r2, [r8]
  404cd4:	3301      	adds	r3, #1
  404cd6:	4602      	mov	r2, r0
  404cd8:	4422      	add	r2, r4
  404cda:	2b07      	cmp	r3, #7
  404cdc:	9227      	str	r2, [sp, #156]	; 0x9c
  404cde:	f8c8 0004 	str.w	r0, [r8, #4]
  404ce2:	9326      	str	r3, [sp, #152]	; 0x98
  404ce4:	f300 818d 	bgt.w	405002 <_svfprintf_r+0x12f2>
  404ce8:	f108 0808 	add.w	r8, r8, #8
  404cec:	2900      	cmp	r1, #0
  404cee:	f2c0 8165 	blt.w	404fbc <_svfprintf_r+0x12ac>
  404cf2:	9913      	ldr	r1, [sp, #76]	; 0x4c
  404cf4:	f8c8 6000 	str.w	r6, [r8]
  404cf8:	3301      	adds	r3, #1
  404cfa:	188c      	adds	r4, r1, r2
  404cfc:	2b07      	cmp	r3, #7
  404cfe:	9427      	str	r4, [sp, #156]	; 0x9c
  404d00:	9326      	str	r3, [sp, #152]	; 0x98
  404d02:	f8c8 1004 	str.w	r1, [r8, #4]
  404d06:	f77f a9e1 	ble.w	4040cc <_svfprintf_r+0x3bc>
  404d0a:	e52c      	b.n	404766 <_svfprintf_r+0xa56>
  404d0c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404d0e:	9909      	ldr	r1, [sp, #36]	; 0x24
  404d10:	6813      	ldr	r3, [r2, #0]
  404d12:	17cd      	asrs	r5, r1, #31
  404d14:	4608      	mov	r0, r1
  404d16:	3204      	adds	r2, #4
  404d18:	4629      	mov	r1, r5
  404d1a:	920f      	str	r2, [sp, #60]	; 0x3c
  404d1c:	e9c3 0100 	strd	r0, r1, [r3]
  404d20:	f7ff b81d 	b.w	403d5e <_svfprintf_r+0x4e>
  404d24:	aa25      	add	r2, sp, #148	; 0x94
  404d26:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404d28:	980c      	ldr	r0, [sp, #48]	; 0x30
  404d2a:	f002 f977 	bl	40701c <__ssprint_r>
  404d2e:	2800      	cmp	r0, #0
  404d30:	f47f a8c0 	bne.w	403eb4 <_svfprintf_r+0x1a4>
  404d34:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404d36:	46c8      	mov	r8, r9
  404d38:	e458      	b.n	4045ec <_svfprintf_r+0x8dc>
  404d3a:	bf00      	nop
  404d3c:	00408f90 	.word	0x00408f90
  404d40:	00408f7c 	.word	0x00408f7c
  404d44:	2140      	movs	r1, #64	; 0x40
  404d46:	980c      	ldr	r0, [sp, #48]	; 0x30
  404d48:	f001 fa0c 	bl	406164 <_malloc_r>
  404d4c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404d4e:	6010      	str	r0, [r2, #0]
  404d50:	6110      	str	r0, [r2, #16]
  404d52:	2800      	cmp	r0, #0
  404d54:	f000 81f2 	beq.w	40513c <_svfprintf_r+0x142c>
  404d58:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404d5a:	2340      	movs	r3, #64	; 0x40
  404d5c:	6153      	str	r3, [r2, #20]
  404d5e:	f7fe bfee 	b.w	403d3e <_svfprintf_r+0x2e>
  404d62:	a823      	add	r0, sp, #140	; 0x8c
  404d64:	a920      	add	r1, sp, #128	; 0x80
  404d66:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404d68:	9004      	str	r0, [sp, #16]
  404d6a:	9103      	str	r1, [sp, #12]
  404d6c:	a81f      	add	r0, sp, #124	; 0x7c
  404d6e:	2103      	movs	r1, #3
  404d70:	9002      	str	r0, [sp, #8]
  404d72:	9a08      	ldr	r2, [sp, #32]
  404d74:	9401      	str	r4, [sp, #4]
  404d76:	463b      	mov	r3, r7
  404d78:	9100      	str	r1, [sp, #0]
  404d7a:	980c      	ldr	r0, [sp, #48]	; 0x30
  404d7c:	f000 fa9c 	bl	4052b8 <_dtoa_r>
  404d80:	4625      	mov	r5, r4
  404d82:	4606      	mov	r6, r0
  404d84:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404d86:	2b46      	cmp	r3, #70	; 0x46
  404d88:	eb06 0405 	add.w	r4, r6, r5
  404d8c:	f47f af29 	bne.w	404be2 <_svfprintf_r+0xed2>
  404d90:	7833      	ldrb	r3, [r6, #0]
  404d92:	2b30      	cmp	r3, #48	; 0x30
  404d94:	f000 8178 	beq.w	405088 <_svfprintf_r+0x1378>
  404d98:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  404d9a:	442c      	add	r4, r5
  404d9c:	e721      	b.n	404be2 <_svfprintf_r+0xed2>
  404d9e:	aa25      	add	r2, sp, #148	; 0x94
  404da0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404da2:	980c      	ldr	r0, [sp, #48]	; 0x30
  404da4:	f002 f93a 	bl	40701c <__ssprint_r>
  404da8:	2800      	cmp	r0, #0
  404daa:	f47f a883 	bne.w	403eb4 <_svfprintf_r+0x1a4>
  404dae:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404db0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404db2:	46c8      	mov	r8, r9
  404db4:	e782      	b.n	404cbc <_svfprintf_r+0xfac>
  404db6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404db8:	2b00      	cmp	r3, #0
  404dba:	bf08      	it	eq
  404dbc:	2301      	moveq	r3, #1
  404dbe:	930a      	str	r3, [sp, #40]	; 0x28
  404dc0:	e6db      	b.n	404b7a <_svfprintf_r+0xe6a>
  404dc2:	4630      	mov	r0, r6
  404dc4:	940a      	str	r4, [sp, #40]	; 0x28
  404dc6:	f002 f8bb 	bl	406f40 <strlen>
  404dca:	950f      	str	r5, [sp, #60]	; 0x3c
  404dcc:	900e      	str	r0, [sp, #56]	; 0x38
  404dce:	f8cd b01c 	str.w	fp, [sp, #28]
  404dd2:	4603      	mov	r3, r0
  404dd4:	f7ff b9f9 	b.w	4041ca <_svfprintf_r+0x4ba>
  404dd8:	272d      	movs	r7, #45	; 0x2d
  404dda:	2300      	movs	r3, #0
  404ddc:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404de0:	930a      	str	r3, [sp, #40]	; 0x28
  404de2:	f7ff b8ae 	b.w	403f42 <_svfprintf_r+0x232>
  404de6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404de8:	9312      	str	r3, [sp, #72]	; 0x48
  404dea:	461a      	mov	r2, r3
  404dec:	3303      	adds	r3, #3
  404dee:	db04      	blt.n	404dfa <_svfprintf_r+0x10ea>
  404df0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404df2:	4619      	mov	r1, r3
  404df4:	4291      	cmp	r1, r2
  404df6:	f6bf af17 	bge.w	404c28 <_svfprintf_r+0xf18>
  404dfa:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404dfc:	3b02      	subs	r3, #2
  404dfe:	9311      	str	r3, [sp, #68]	; 0x44
  404e00:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  404e04:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  404e08:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404e0a:	3b01      	subs	r3, #1
  404e0c:	2b00      	cmp	r3, #0
  404e0e:	931f      	str	r3, [sp, #124]	; 0x7c
  404e10:	bfbd      	ittte	lt
  404e12:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  404e14:	f1c3 0301 	rsblt	r3, r3, #1
  404e18:	222d      	movlt	r2, #45	; 0x2d
  404e1a:	222b      	movge	r2, #43	; 0x2b
  404e1c:	2b09      	cmp	r3, #9
  404e1e:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  404e22:	f340 8116 	ble.w	405052 <_svfprintf_r+0x1342>
  404e26:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  404e2a:	4620      	mov	r0, r4
  404e2c:	4dab      	ldr	r5, [pc, #684]	; (4050dc <_svfprintf_r+0x13cc>)
  404e2e:	e000      	b.n	404e32 <_svfprintf_r+0x1122>
  404e30:	4610      	mov	r0, r2
  404e32:	fb85 1203 	smull	r1, r2, r5, r3
  404e36:	17d9      	asrs	r1, r3, #31
  404e38:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  404e3c:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  404e40:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  404e44:	3230      	adds	r2, #48	; 0x30
  404e46:	2909      	cmp	r1, #9
  404e48:	f800 2c01 	strb.w	r2, [r0, #-1]
  404e4c:	460b      	mov	r3, r1
  404e4e:	f100 32ff 	add.w	r2, r0, #4294967295
  404e52:	dced      	bgt.n	404e30 <_svfprintf_r+0x1120>
  404e54:	3330      	adds	r3, #48	; 0x30
  404e56:	3802      	subs	r0, #2
  404e58:	b2d9      	uxtb	r1, r3
  404e5a:	4284      	cmp	r4, r0
  404e5c:	f802 1c01 	strb.w	r1, [r2, #-1]
  404e60:	f240 8165 	bls.w	40512e <_svfprintf_r+0x141e>
  404e64:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  404e68:	4613      	mov	r3, r2
  404e6a:	e001      	b.n	404e70 <_svfprintf_r+0x1160>
  404e6c:	f813 1b01 	ldrb.w	r1, [r3], #1
  404e70:	f800 1b01 	strb.w	r1, [r0], #1
  404e74:	42a3      	cmp	r3, r4
  404e76:	d1f9      	bne.n	404e6c <_svfprintf_r+0x115c>
  404e78:	3301      	adds	r3, #1
  404e7a:	1a9b      	subs	r3, r3, r2
  404e7c:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  404e80:	4413      	add	r3, r2
  404e82:	aa21      	add	r2, sp, #132	; 0x84
  404e84:	1a9b      	subs	r3, r3, r2
  404e86:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404e88:	931b      	str	r3, [sp, #108]	; 0x6c
  404e8a:	2a01      	cmp	r2, #1
  404e8c:	4413      	add	r3, r2
  404e8e:	930e      	str	r3, [sp, #56]	; 0x38
  404e90:	f340 8119 	ble.w	4050c6 <_svfprintf_r+0x13b6>
  404e94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404e96:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404e98:	4413      	add	r3, r2
  404e9a:	930e      	str	r3, [sp, #56]	; 0x38
  404e9c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404ea0:	9308      	str	r3, [sp, #32]
  404ea2:	2300      	movs	r3, #0
  404ea4:	9312      	str	r3, [sp, #72]	; 0x48
  404ea6:	e6cf      	b.n	404c48 <_svfprintf_r+0xf38>
  404ea8:	aa25      	add	r2, sp, #148	; 0x94
  404eaa:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404eac:	980c      	ldr	r0, [sp, #48]	; 0x30
  404eae:	f002 f8b5 	bl	40701c <__ssprint_r>
  404eb2:	2800      	cmp	r0, #0
  404eb4:	f47e affe 	bne.w	403eb4 <_svfprintf_r+0x1a4>
  404eb8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404eba:	46c8      	mov	r8, r9
  404ebc:	e4d7      	b.n	40486e <_svfprintf_r+0xb5e>
  404ebe:	4623      	mov	r3, r4
  404ec0:	e6a2      	b.n	404c08 <_svfprintf_r+0xef8>
  404ec2:	aa25      	add	r2, sp, #148	; 0x94
  404ec4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404ec6:	980c      	ldr	r0, [sp, #48]	; 0x30
  404ec8:	f002 f8a8 	bl	40701c <__ssprint_r>
  404ecc:	2800      	cmp	r0, #0
  404ece:	f47e aff1 	bne.w	403eb4 <_svfprintf_r+0x1a4>
  404ed2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404ed4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404ed6:	46c8      	mov	r8, r9
  404ed8:	e5ae      	b.n	404a38 <_svfprintf_r+0xd28>
  404eda:	aa25      	add	r2, sp, #148	; 0x94
  404edc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404ede:	980c      	ldr	r0, [sp, #48]	; 0x30
  404ee0:	f002 f89c 	bl	40701c <__ssprint_r>
  404ee4:	2800      	cmp	r0, #0
  404ee6:	f47e afe5 	bne.w	403eb4 <_svfprintf_r+0x1a4>
  404eea:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404eec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404eee:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404ef0:	1a9a      	subs	r2, r3, r2
  404ef2:	46c8      	mov	r8, r9
  404ef4:	e5b8      	b.n	404a68 <_svfprintf_r+0xd58>
  404ef6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404ef8:	9612      	str	r6, [sp, #72]	; 0x48
  404efa:	2b06      	cmp	r3, #6
  404efc:	bf28      	it	cs
  404efe:	2306      	movcs	r3, #6
  404f00:	960a      	str	r6, [sp, #40]	; 0x28
  404f02:	4637      	mov	r7, r6
  404f04:	9308      	str	r3, [sp, #32]
  404f06:	950f      	str	r5, [sp, #60]	; 0x3c
  404f08:	f8cd b01c 	str.w	fp, [sp, #28]
  404f0c:	930e      	str	r3, [sp, #56]	; 0x38
  404f0e:	4e74      	ldr	r6, [pc, #464]	; (4050e0 <_svfprintf_r+0x13d0>)
  404f10:	f7ff b816 	b.w	403f40 <_svfprintf_r+0x230>
  404f14:	a823      	add	r0, sp, #140	; 0x8c
  404f16:	a920      	add	r1, sp, #128	; 0x80
  404f18:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404f1a:	9004      	str	r0, [sp, #16]
  404f1c:	9103      	str	r1, [sp, #12]
  404f1e:	a81f      	add	r0, sp, #124	; 0x7c
  404f20:	2103      	movs	r1, #3
  404f22:	9002      	str	r0, [sp, #8]
  404f24:	9a08      	ldr	r2, [sp, #32]
  404f26:	9501      	str	r5, [sp, #4]
  404f28:	463b      	mov	r3, r7
  404f2a:	9100      	str	r1, [sp, #0]
  404f2c:	980c      	ldr	r0, [sp, #48]	; 0x30
  404f2e:	f000 f9c3 	bl	4052b8 <_dtoa_r>
  404f32:	4606      	mov	r6, r0
  404f34:	1944      	adds	r4, r0, r5
  404f36:	e72b      	b.n	404d90 <_svfprintf_r+0x1080>
  404f38:	2306      	movs	r3, #6
  404f3a:	930a      	str	r3, [sp, #40]	; 0x28
  404f3c:	e61d      	b.n	404b7a <_svfprintf_r+0xe6a>
  404f3e:	272d      	movs	r7, #45	; 0x2d
  404f40:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404f44:	f7ff bacd 	b.w	4044e2 <_svfprintf_r+0x7d2>
  404f48:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404f4a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404f4c:	4413      	add	r3, r2
  404f4e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404f50:	930e      	str	r3, [sp, #56]	; 0x38
  404f52:	2a00      	cmp	r2, #0
  404f54:	f340 80b0 	ble.w	4050b8 <_svfprintf_r+0x13a8>
  404f58:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404f5c:	9308      	str	r3, [sp, #32]
  404f5e:	2367      	movs	r3, #103	; 0x67
  404f60:	9311      	str	r3, [sp, #68]	; 0x44
  404f62:	e671      	b.n	404c48 <_svfprintf_r+0xf38>
  404f64:	2b00      	cmp	r3, #0
  404f66:	f340 80c3 	ble.w	4050f0 <_svfprintf_r+0x13e0>
  404f6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404f6c:	2a00      	cmp	r2, #0
  404f6e:	f040 8099 	bne.w	4050a4 <_svfprintf_r+0x1394>
  404f72:	f01b 0f01 	tst.w	fp, #1
  404f76:	f040 8095 	bne.w	4050a4 <_svfprintf_r+0x1394>
  404f7a:	9308      	str	r3, [sp, #32]
  404f7c:	930e      	str	r3, [sp, #56]	; 0x38
  404f7e:	e663      	b.n	404c48 <_svfprintf_r+0xf38>
  404f80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404f82:	9308      	str	r3, [sp, #32]
  404f84:	930e      	str	r3, [sp, #56]	; 0x38
  404f86:	900a      	str	r0, [sp, #40]	; 0x28
  404f88:	950f      	str	r5, [sp, #60]	; 0x3c
  404f8a:	f8cd b01c 	str.w	fp, [sp, #28]
  404f8e:	9012      	str	r0, [sp, #72]	; 0x48
  404f90:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404f94:	f7fe bfd4 	b.w	403f40 <_svfprintf_r+0x230>
  404f98:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404f9a:	2b47      	cmp	r3, #71	; 0x47
  404f9c:	f47f ae20 	bne.w	404be0 <_svfprintf_r+0xed0>
  404fa0:	f01b 0f01 	tst.w	fp, #1
  404fa4:	f47f aeee 	bne.w	404d84 <_svfprintf_r+0x1074>
  404fa8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404faa:	1b9b      	subs	r3, r3, r6
  404fac:	9313      	str	r3, [sp, #76]	; 0x4c
  404fae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404fb0:	2b47      	cmp	r3, #71	; 0x47
  404fb2:	f43f af18 	beq.w	404de6 <_svfprintf_r+0x10d6>
  404fb6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404fb8:	9312      	str	r3, [sp, #72]	; 0x48
  404fba:	e721      	b.n	404e00 <_svfprintf_r+0x10f0>
  404fbc:	424f      	negs	r7, r1
  404fbe:	3110      	adds	r1, #16
  404fc0:	4d48      	ldr	r5, [pc, #288]	; (4050e4 <_svfprintf_r+0x13d4>)
  404fc2:	da2f      	bge.n	405024 <_svfprintf_r+0x1314>
  404fc4:	2410      	movs	r4, #16
  404fc6:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404fca:	e004      	b.n	404fd6 <_svfprintf_r+0x12c6>
  404fcc:	f108 0808 	add.w	r8, r8, #8
  404fd0:	3f10      	subs	r7, #16
  404fd2:	2f10      	cmp	r7, #16
  404fd4:	dd26      	ble.n	405024 <_svfprintf_r+0x1314>
  404fd6:	3301      	adds	r3, #1
  404fd8:	3210      	adds	r2, #16
  404fda:	2b07      	cmp	r3, #7
  404fdc:	9227      	str	r2, [sp, #156]	; 0x9c
  404fde:	9326      	str	r3, [sp, #152]	; 0x98
  404fe0:	f8c8 5000 	str.w	r5, [r8]
  404fe4:	f8c8 4004 	str.w	r4, [r8, #4]
  404fe8:	ddf0      	ble.n	404fcc <_svfprintf_r+0x12bc>
  404fea:	aa25      	add	r2, sp, #148	; 0x94
  404fec:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404fee:	4658      	mov	r0, fp
  404ff0:	f002 f814 	bl	40701c <__ssprint_r>
  404ff4:	2800      	cmp	r0, #0
  404ff6:	f47e af5d 	bne.w	403eb4 <_svfprintf_r+0x1a4>
  404ffa:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404ffc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404ffe:	46c8      	mov	r8, r9
  405000:	e7e6      	b.n	404fd0 <_svfprintf_r+0x12c0>
  405002:	aa25      	add	r2, sp, #148	; 0x94
  405004:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405006:	980c      	ldr	r0, [sp, #48]	; 0x30
  405008:	f002 f808 	bl	40701c <__ssprint_r>
  40500c:	2800      	cmp	r0, #0
  40500e:	f47e af51 	bne.w	403eb4 <_svfprintf_r+0x1a4>
  405012:	991f      	ldr	r1, [sp, #124]	; 0x7c
  405014:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405016:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405018:	46c8      	mov	r8, r9
  40501a:	e667      	b.n	404cec <_svfprintf_r+0xfdc>
  40501c:	2000      	movs	r0, #0
  40501e:	900a      	str	r0, [sp, #40]	; 0x28
  405020:	f7fe bed0 	b.w	403dc4 <_svfprintf_r+0xb4>
  405024:	3301      	adds	r3, #1
  405026:	443a      	add	r2, r7
  405028:	2b07      	cmp	r3, #7
  40502a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40502e:	9227      	str	r2, [sp, #156]	; 0x9c
  405030:	9326      	str	r3, [sp, #152]	; 0x98
  405032:	f108 0808 	add.w	r8, r8, #8
  405036:	f77f ae5c 	ble.w	404cf2 <_svfprintf_r+0xfe2>
  40503a:	aa25      	add	r2, sp, #148	; 0x94
  40503c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40503e:	980c      	ldr	r0, [sp, #48]	; 0x30
  405040:	f001 ffec 	bl	40701c <__ssprint_r>
  405044:	2800      	cmp	r0, #0
  405046:	f47e af35 	bne.w	403eb4 <_svfprintf_r+0x1a4>
  40504a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40504c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40504e:	46c8      	mov	r8, r9
  405050:	e64f      	b.n	404cf2 <_svfprintf_r+0xfe2>
  405052:	3330      	adds	r3, #48	; 0x30
  405054:	2230      	movs	r2, #48	; 0x30
  405056:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  40505a:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40505e:	ab22      	add	r3, sp, #136	; 0x88
  405060:	e70f      	b.n	404e82 <_svfprintf_r+0x1172>
  405062:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405064:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405066:	4413      	add	r3, r2
  405068:	930e      	str	r3, [sp, #56]	; 0x38
  40506a:	e775      	b.n	404f58 <_svfprintf_r+0x1248>
  40506c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40506e:	e5cb      	b.n	404c08 <_svfprintf_r+0xef8>
  405070:	9b14      	ldr	r3, [sp, #80]	; 0x50
  405072:	4e1d      	ldr	r6, [pc, #116]	; (4050e8 <_svfprintf_r+0x13d8>)
  405074:	2b00      	cmp	r3, #0
  405076:	bfb6      	itet	lt
  405078:	272d      	movlt	r7, #45	; 0x2d
  40507a:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  40507e:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  405082:	4b1a      	ldr	r3, [pc, #104]	; (4050ec <_svfprintf_r+0x13dc>)
  405084:	f7ff ba2f 	b.w	4044e6 <_svfprintf_r+0x7d6>
  405088:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40508a:	9808      	ldr	r0, [sp, #32]
  40508c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40508e:	4639      	mov	r1, r7
  405090:	f003 f858 	bl	408144 <__aeabi_dcmpeq>
  405094:	2800      	cmp	r0, #0
  405096:	f47f ae7f 	bne.w	404d98 <_svfprintf_r+0x1088>
  40509a:	f1c5 0501 	rsb	r5, r5, #1
  40509e:	951f      	str	r5, [sp, #124]	; 0x7c
  4050a0:	442c      	add	r4, r5
  4050a2:	e59e      	b.n	404be2 <_svfprintf_r+0xed2>
  4050a4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4050a6:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4050a8:	4413      	add	r3, r2
  4050aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4050ac:	441a      	add	r2, r3
  4050ae:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4050b2:	920e      	str	r2, [sp, #56]	; 0x38
  4050b4:	9308      	str	r3, [sp, #32]
  4050b6:	e5c7      	b.n	404c48 <_svfprintf_r+0xf38>
  4050b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4050ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4050bc:	f1c3 0301 	rsb	r3, r3, #1
  4050c0:	441a      	add	r2, r3
  4050c2:	4613      	mov	r3, r2
  4050c4:	e7d0      	b.n	405068 <_svfprintf_r+0x1358>
  4050c6:	f01b 0301 	ands.w	r3, fp, #1
  4050ca:	9312      	str	r3, [sp, #72]	; 0x48
  4050cc:	f47f aee2 	bne.w	404e94 <_svfprintf_r+0x1184>
  4050d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4050d2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4050d6:	9308      	str	r3, [sp, #32]
  4050d8:	e5b6      	b.n	404c48 <_svfprintf_r+0xf38>
  4050da:	bf00      	nop
  4050dc:	66666667 	.word	0x66666667
  4050e0:	00408f74 	.word	0x00408f74
  4050e4:	00408f90 	.word	0x00408f90
  4050e8:	00408f48 	.word	0x00408f48
  4050ec:	00408f44 	.word	0x00408f44
  4050f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4050f2:	b913      	cbnz	r3, 4050fa <_svfprintf_r+0x13ea>
  4050f4:	f01b 0f01 	tst.w	fp, #1
  4050f8:	d002      	beq.n	405100 <_svfprintf_r+0x13f0>
  4050fa:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4050fc:	3301      	adds	r3, #1
  4050fe:	e7d4      	b.n	4050aa <_svfprintf_r+0x139a>
  405100:	2301      	movs	r3, #1
  405102:	e73a      	b.n	404f7a <_svfprintf_r+0x126a>
  405104:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405106:	f89a 3001 	ldrb.w	r3, [sl, #1]
  40510a:	6828      	ldr	r0, [r5, #0]
  40510c:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  405110:	900a      	str	r0, [sp, #40]	; 0x28
  405112:	4628      	mov	r0, r5
  405114:	3004      	adds	r0, #4
  405116:	46a2      	mov	sl, r4
  405118:	900f      	str	r0, [sp, #60]	; 0x3c
  40511a:	f7fe be51 	b.w	403dc0 <_svfprintf_r+0xb0>
  40511e:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405122:	f7ff b867 	b.w	4041f4 <_svfprintf_r+0x4e4>
  405126:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40512a:	f7ff ba15 	b.w	404558 <_svfprintf_r+0x848>
  40512e:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  405132:	e6a6      	b.n	404e82 <_svfprintf_r+0x1172>
  405134:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405138:	f7ff b8eb 	b.w	404312 <_svfprintf_r+0x602>
  40513c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40513e:	230c      	movs	r3, #12
  405140:	6013      	str	r3, [r2, #0]
  405142:	f04f 33ff 	mov.w	r3, #4294967295
  405146:	9309      	str	r3, [sp, #36]	; 0x24
  405148:	f7fe bebd 	b.w	403ec6 <_svfprintf_r+0x1b6>
  40514c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405150:	f7ff b99a 	b.w	404488 <_svfprintf_r+0x778>
  405154:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405158:	f7ff b976 	b.w	404448 <_svfprintf_r+0x738>
  40515c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405160:	f7ff b959 	b.w	404416 <_svfprintf_r+0x706>
  405164:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405168:	f7ff b912 	b.w	404390 <_svfprintf_r+0x680>

0040516c <register_fini>:
  40516c:	4b02      	ldr	r3, [pc, #8]	; (405178 <register_fini+0xc>)
  40516e:	b113      	cbz	r3, 405176 <register_fini+0xa>
  405170:	4802      	ldr	r0, [pc, #8]	; (40517c <register_fini+0x10>)
  405172:	f000 b805 	b.w	405180 <atexit>
  405176:	4770      	bx	lr
  405178:	00000000 	.word	0x00000000
  40517c:	0040610d 	.word	0x0040610d

00405180 <atexit>:
  405180:	2300      	movs	r3, #0
  405182:	4601      	mov	r1, r0
  405184:	461a      	mov	r2, r3
  405186:	4618      	mov	r0, r3
  405188:	f001 bfc6 	b.w	407118 <__register_exitproc>

0040518c <quorem>:
  40518c:	6902      	ldr	r2, [r0, #16]
  40518e:	690b      	ldr	r3, [r1, #16]
  405190:	4293      	cmp	r3, r2
  405192:	f300 808d 	bgt.w	4052b0 <quorem+0x124>
  405196:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40519a:	f103 38ff 	add.w	r8, r3, #4294967295
  40519e:	f101 0714 	add.w	r7, r1, #20
  4051a2:	f100 0b14 	add.w	fp, r0, #20
  4051a6:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4051aa:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4051ae:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4051b2:	b083      	sub	sp, #12
  4051b4:	3201      	adds	r2, #1
  4051b6:	fbb3 f9f2 	udiv	r9, r3, r2
  4051ba:	eb0b 0304 	add.w	r3, fp, r4
  4051be:	9400      	str	r4, [sp, #0]
  4051c0:	eb07 0a04 	add.w	sl, r7, r4
  4051c4:	9301      	str	r3, [sp, #4]
  4051c6:	f1b9 0f00 	cmp.w	r9, #0
  4051ca:	d039      	beq.n	405240 <quorem+0xb4>
  4051cc:	2500      	movs	r5, #0
  4051ce:	462e      	mov	r6, r5
  4051d0:	46bc      	mov	ip, r7
  4051d2:	46de      	mov	lr, fp
  4051d4:	f85c 4b04 	ldr.w	r4, [ip], #4
  4051d8:	f8de 3000 	ldr.w	r3, [lr]
  4051dc:	b2a2      	uxth	r2, r4
  4051de:	fb09 5502 	mla	r5, r9, r2, r5
  4051e2:	0c22      	lsrs	r2, r4, #16
  4051e4:	0c2c      	lsrs	r4, r5, #16
  4051e6:	fb09 4202 	mla	r2, r9, r2, r4
  4051ea:	b2ad      	uxth	r5, r5
  4051ec:	1b75      	subs	r5, r6, r5
  4051ee:	b296      	uxth	r6, r2
  4051f0:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  4051f4:	fa15 f383 	uxtah	r3, r5, r3
  4051f8:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4051fc:	b29b      	uxth	r3, r3
  4051fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  405202:	45e2      	cmp	sl, ip
  405204:	ea4f 4512 	mov.w	r5, r2, lsr #16
  405208:	f84e 3b04 	str.w	r3, [lr], #4
  40520c:	ea4f 4626 	mov.w	r6, r6, asr #16
  405210:	d2e0      	bcs.n	4051d4 <quorem+0x48>
  405212:	9b00      	ldr	r3, [sp, #0]
  405214:	f85b 3003 	ldr.w	r3, [fp, r3]
  405218:	b993      	cbnz	r3, 405240 <quorem+0xb4>
  40521a:	9c01      	ldr	r4, [sp, #4]
  40521c:	1f23      	subs	r3, r4, #4
  40521e:	459b      	cmp	fp, r3
  405220:	d20c      	bcs.n	40523c <quorem+0xb0>
  405222:	f854 3c04 	ldr.w	r3, [r4, #-4]
  405226:	b94b      	cbnz	r3, 40523c <quorem+0xb0>
  405228:	f1a4 0308 	sub.w	r3, r4, #8
  40522c:	e002      	b.n	405234 <quorem+0xa8>
  40522e:	681a      	ldr	r2, [r3, #0]
  405230:	3b04      	subs	r3, #4
  405232:	b91a      	cbnz	r2, 40523c <quorem+0xb0>
  405234:	459b      	cmp	fp, r3
  405236:	f108 38ff 	add.w	r8, r8, #4294967295
  40523a:	d3f8      	bcc.n	40522e <quorem+0xa2>
  40523c:	f8c0 8010 	str.w	r8, [r0, #16]
  405240:	4604      	mov	r4, r0
  405242:	f001 fd69 	bl	406d18 <__mcmp>
  405246:	2800      	cmp	r0, #0
  405248:	db2e      	blt.n	4052a8 <quorem+0x11c>
  40524a:	f109 0901 	add.w	r9, r9, #1
  40524e:	465d      	mov	r5, fp
  405250:	2300      	movs	r3, #0
  405252:	f857 1b04 	ldr.w	r1, [r7], #4
  405256:	6828      	ldr	r0, [r5, #0]
  405258:	b28a      	uxth	r2, r1
  40525a:	1a9a      	subs	r2, r3, r2
  40525c:	0c0b      	lsrs	r3, r1, #16
  40525e:	fa12 f280 	uxtah	r2, r2, r0
  405262:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  405266:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40526a:	b292      	uxth	r2, r2
  40526c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  405270:	45ba      	cmp	sl, r7
  405272:	f845 2b04 	str.w	r2, [r5], #4
  405276:	ea4f 4323 	mov.w	r3, r3, asr #16
  40527a:	d2ea      	bcs.n	405252 <quorem+0xc6>
  40527c:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  405280:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  405284:	b982      	cbnz	r2, 4052a8 <quorem+0x11c>
  405286:	1f1a      	subs	r2, r3, #4
  405288:	4593      	cmp	fp, r2
  40528a:	d20b      	bcs.n	4052a4 <quorem+0x118>
  40528c:	f853 2c04 	ldr.w	r2, [r3, #-4]
  405290:	b942      	cbnz	r2, 4052a4 <quorem+0x118>
  405292:	3b08      	subs	r3, #8
  405294:	e002      	b.n	40529c <quorem+0x110>
  405296:	681a      	ldr	r2, [r3, #0]
  405298:	3b04      	subs	r3, #4
  40529a:	b91a      	cbnz	r2, 4052a4 <quorem+0x118>
  40529c:	459b      	cmp	fp, r3
  40529e:	f108 38ff 	add.w	r8, r8, #4294967295
  4052a2:	d3f8      	bcc.n	405296 <quorem+0x10a>
  4052a4:	f8c4 8010 	str.w	r8, [r4, #16]
  4052a8:	4648      	mov	r0, r9
  4052aa:	b003      	add	sp, #12
  4052ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4052b0:	2000      	movs	r0, #0
  4052b2:	4770      	bx	lr
  4052b4:	0000      	movs	r0, r0
	...

004052b8 <_dtoa_r>:
  4052b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4052bc:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4052be:	b09b      	sub	sp, #108	; 0x6c
  4052c0:	4604      	mov	r4, r0
  4052c2:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  4052c4:	4692      	mov	sl, r2
  4052c6:	469b      	mov	fp, r3
  4052c8:	b141      	cbz	r1, 4052dc <_dtoa_r+0x24>
  4052ca:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4052cc:	604a      	str	r2, [r1, #4]
  4052ce:	2301      	movs	r3, #1
  4052d0:	4093      	lsls	r3, r2
  4052d2:	608b      	str	r3, [r1, #8]
  4052d4:	f001 fb48 	bl	406968 <_Bfree>
  4052d8:	2300      	movs	r3, #0
  4052da:	6423      	str	r3, [r4, #64]	; 0x40
  4052dc:	f1bb 0f00 	cmp.w	fp, #0
  4052e0:	465d      	mov	r5, fp
  4052e2:	db35      	blt.n	405350 <_dtoa_r+0x98>
  4052e4:	2300      	movs	r3, #0
  4052e6:	6033      	str	r3, [r6, #0]
  4052e8:	4b9d      	ldr	r3, [pc, #628]	; (405560 <_dtoa_r+0x2a8>)
  4052ea:	43ab      	bics	r3, r5
  4052ec:	d015      	beq.n	40531a <_dtoa_r+0x62>
  4052ee:	4650      	mov	r0, sl
  4052f0:	4659      	mov	r1, fp
  4052f2:	2200      	movs	r2, #0
  4052f4:	2300      	movs	r3, #0
  4052f6:	f002 ff25 	bl	408144 <__aeabi_dcmpeq>
  4052fa:	4680      	mov	r8, r0
  4052fc:	2800      	cmp	r0, #0
  4052fe:	d02d      	beq.n	40535c <_dtoa_r+0xa4>
  405300:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405302:	2301      	movs	r3, #1
  405304:	6013      	str	r3, [r2, #0]
  405306:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405308:	2b00      	cmp	r3, #0
  40530a:	f000 80bd 	beq.w	405488 <_dtoa_r+0x1d0>
  40530e:	4895      	ldr	r0, [pc, #596]	; (405564 <_dtoa_r+0x2ac>)
  405310:	6018      	str	r0, [r3, #0]
  405312:	3801      	subs	r0, #1
  405314:	b01b      	add	sp, #108	; 0x6c
  405316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40531a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40531c:	f242 730f 	movw	r3, #9999	; 0x270f
  405320:	6013      	str	r3, [r2, #0]
  405322:	f1ba 0f00 	cmp.w	sl, #0
  405326:	d10d      	bne.n	405344 <_dtoa_r+0x8c>
  405328:	f3c5 0513 	ubfx	r5, r5, #0, #20
  40532c:	b955      	cbnz	r5, 405344 <_dtoa_r+0x8c>
  40532e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405330:	488d      	ldr	r0, [pc, #564]	; (405568 <_dtoa_r+0x2b0>)
  405332:	2b00      	cmp	r3, #0
  405334:	d0ee      	beq.n	405314 <_dtoa_r+0x5c>
  405336:	f100 0308 	add.w	r3, r0, #8
  40533a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  40533c:	6013      	str	r3, [r2, #0]
  40533e:	b01b      	add	sp, #108	; 0x6c
  405340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405344:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405346:	4889      	ldr	r0, [pc, #548]	; (40556c <_dtoa_r+0x2b4>)
  405348:	2b00      	cmp	r3, #0
  40534a:	d0e3      	beq.n	405314 <_dtoa_r+0x5c>
  40534c:	1cc3      	adds	r3, r0, #3
  40534e:	e7f4      	b.n	40533a <_dtoa_r+0x82>
  405350:	2301      	movs	r3, #1
  405352:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  405356:	6033      	str	r3, [r6, #0]
  405358:	46ab      	mov	fp, r5
  40535a:	e7c5      	b.n	4052e8 <_dtoa_r+0x30>
  40535c:	aa18      	add	r2, sp, #96	; 0x60
  40535e:	ab19      	add	r3, sp, #100	; 0x64
  405360:	9201      	str	r2, [sp, #4]
  405362:	9300      	str	r3, [sp, #0]
  405364:	4652      	mov	r2, sl
  405366:	465b      	mov	r3, fp
  405368:	4620      	mov	r0, r4
  40536a:	f001 fd75 	bl	406e58 <__d2b>
  40536e:	0d2b      	lsrs	r3, r5, #20
  405370:	4681      	mov	r9, r0
  405372:	d071      	beq.n	405458 <_dtoa_r+0x1a0>
  405374:	f3cb 0213 	ubfx	r2, fp, #0, #20
  405378:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  40537c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40537e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  405382:	4650      	mov	r0, sl
  405384:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  405388:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40538c:	2200      	movs	r2, #0
  40538e:	4b78      	ldr	r3, [pc, #480]	; (405570 <_dtoa_r+0x2b8>)
  405390:	f002 fabc 	bl	40790c <__aeabi_dsub>
  405394:	a36c      	add	r3, pc, #432	; (adr r3, 405548 <_dtoa_r+0x290>)
  405396:	e9d3 2300 	ldrd	r2, r3, [r3]
  40539a:	f002 fc6b 	bl	407c74 <__aeabi_dmul>
  40539e:	a36c      	add	r3, pc, #432	; (adr r3, 405550 <_dtoa_r+0x298>)
  4053a0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4053a4:	f002 fab4 	bl	407910 <__adddf3>
  4053a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4053ac:	4630      	mov	r0, r6
  4053ae:	f002 fbfb 	bl	407ba8 <__aeabi_i2d>
  4053b2:	a369      	add	r3, pc, #420	; (adr r3, 405558 <_dtoa_r+0x2a0>)
  4053b4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4053b8:	f002 fc5c 	bl	407c74 <__aeabi_dmul>
  4053bc:	4602      	mov	r2, r0
  4053be:	460b      	mov	r3, r1
  4053c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4053c4:	f002 faa4 	bl	407910 <__adddf3>
  4053c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4053cc:	f002 ff02 	bl	4081d4 <__aeabi_d2iz>
  4053d0:	2200      	movs	r2, #0
  4053d2:	9002      	str	r0, [sp, #8]
  4053d4:	2300      	movs	r3, #0
  4053d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4053da:	f002 febd 	bl	408158 <__aeabi_dcmplt>
  4053de:	2800      	cmp	r0, #0
  4053e0:	f040 8173 	bne.w	4056ca <_dtoa_r+0x412>
  4053e4:	9d02      	ldr	r5, [sp, #8]
  4053e6:	2d16      	cmp	r5, #22
  4053e8:	f200 815d 	bhi.w	4056a6 <_dtoa_r+0x3ee>
  4053ec:	4b61      	ldr	r3, [pc, #388]	; (405574 <_dtoa_r+0x2bc>)
  4053ee:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  4053f2:	e9d3 0100 	ldrd	r0, r1, [r3]
  4053f6:	4652      	mov	r2, sl
  4053f8:	465b      	mov	r3, fp
  4053fa:	f002 fecb 	bl	408194 <__aeabi_dcmpgt>
  4053fe:	2800      	cmp	r0, #0
  405400:	f000 81c5 	beq.w	40578e <_dtoa_r+0x4d6>
  405404:	1e6b      	subs	r3, r5, #1
  405406:	9302      	str	r3, [sp, #8]
  405408:	2300      	movs	r3, #0
  40540a:	930e      	str	r3, [sp, #56]	; 0x38
  40540c:	1bbf      	subs	r7, r7, r6
  40540e:	1e7b      	subs	r3, r7, #1
  405410:	9306      	str	r3, [sp, #24]
  405412:	f100 8154 	bmi.w	4056be <_dtoa_r+0x406>
  405416:	2300      	movs	r3, #0
  405418:	9308      	str	r3, [sp, #32]
  40541a:	9b02      	ldr	r3, [sp, #8]
  40541c:	2b00      	cmp	r3, #0
  40541e:	f2c0 8145 	blt.w	4056ac <_dtoa_r+0x3f4>
  405422:	9a06      	ldr	r2, [sp, #24]
  405424:	930d      	str	r3, [sp, #52]	; 0x34
  405426:	4611      	mov	r1, r2
  405428:	4419      	add	r1, r3
  40542a:	2300      	movs	r3, #0
  40542c:	9106      	str	r1, [sp, #24]
  40542e:	930c      	str	r3, [sp, #48]	; 0x30
  405430:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405432:	2b09      	cmp	r3, #9
  405434:	d82a      	bhi.n	40548c <_dtoa_r+0x1d4>
  405436:	2b05      	cmp	r3, #5
  405438:	f340 865b 	ble.w	4060f2 <_dtoa_r+0xe3a>
  40543c:	3b04      	subs	r3, #4
  40543e:	9324      	str	r3, [sp, #144]	; 0x90
  405440:	2500      	movs	r5, #0
  405442:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405444:	3b02      	subs	r3, #2
  405446:	2b03      	cmp	r3, #3
  405448:	f200 8642 	bhi.w	4060d0 <_dtoa_r+0xe18>
  40544c:	e8df f013 	tbh	[pc, r3, lsl #1]
  405450:	02c903d4 	.word	0x02c903d4
  405454:	046103df 	.word	0x046103df
  405458:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40545a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  40545c:	443e      	add	r6, r7
  40545e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  405462:	2b20      	cmp	r3, #32
  405464:	f340 818e 	ble.w	405784 <_dtoa_r+0x4cc>
  405468:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  40546c:	f206 4012 	addw	r0, r6, #1042	; 0x412
  405470:	409d      	lsls	r5, r3
  405472:	fa2a f000 	lsr.w	r0, sl, r0
  405476:	4328      	orrs	r0, r5
  405478:	f002 fb86 	bl	407b88 <__aeabi_ui2d>
  40547c:	2301      	movs	r3, #1
  40547e:	3e01      	subs	r6, #1
  405480:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  405484:	9314      	str	r3, [sp, #80]	; 0x50
  405486:	e781      	b.n	40538c <_dtoa_r+0xd4>
  405488:	483b      	ldr	r0, [pc, #236]	; (405578 <_dtoa_r+0x2c0>)
  40548a:	e743      	b.n	405314 <_dtoa_r+0x5c>
  40548c:	2100      	movs	r1, #0
  40548e:	6461      	str	r1, [r4, #68]	; 0x44
  405490:	4620      	mov	r0, r4
  405492:	9125      	str	r1, [sp, #148]	; 0x94
  405494:	f001 fa42 	bl	40691c <_Balloc>
  405498:	f04f 33ff 	mov.w	r3, #4294967295
  40549c:	930a      	str	r3, [sp, #40]	; 0x28
  40549e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4054a0:	930f      	str	r3, [sp, #60]	; 0x3c
  4054a2:	2301      	movs	r3, #1
  4054a4:	9004      	str	r0, [sp, #16]
  4054a6:	6420      	str	r0, [r4, #64]	; 0x40
  4054a8:	9224      	str	r2, [sp, #144]	; 0x90
  4054aa:	930b      	str	r3, [sp, #44]	; 0x2c
  4054ac:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4054ae:	2b00      	cmp	r3, #0
  4054b0:	f2c0 80d9 	blt.w	405666 <_dtoa_r+0x3ae>
  4054b4:	9a02      	ldr	r2, [sp, #8]
  4054b6:	2a0e      	cmp	r2, #14
  4054b8:	f300 80d5 	bgt.w	405666 <_dtoa_r+0x3ae>
  4054bc:	4b2d      	ldr	r3, [pc, #180]	; (405574 <_dtoa_r+0x2bc>)
  4054be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4054c2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4054c6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4054ca:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4054cc:	2b00      	cmp	r3, #0
  4054ce:	f2c0 83ba 	blt.w	405c46 <_dtoa_r+0x98e>
  4054d2:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  4054d6:	4650      	mov	r0, sl
  4054d8:	462a      	mov	r2, r5
  4054da:	4633      	mov	r3, r6
  4054dc:	4659      	mov	r1, fp
  4054de:	f002 fcf3 	bl	407ec8 <__aeabi_ddiv>
  4054e2:	f002 fe77 	bl	4081d4 <__aeabi_d2iz>
  4054e6:	4680      	mov	r8, r0
  4054e8:	f002 fb5e 	bl	407ba8 <__aeabi_i2d>
  4054ec:	462a      	mov	r2, r5
  4054ee:	4633      	mov	r3, r6
  4054f0:	f002 fbc0 	bl	407c74 <__aeabi_dmul>
  4054f4:	460b      	mov	r3, r1
  4054f6:	4602      	mov	r2, r0
  4054f8:	4659      	mov	r1, fp
  4054fa:	4650      	mov	r0, sl
  4054fc:	f002 fa06 	bl	40790c <__aeabi_dsub>
  405500:	9d04      	ldr	r5, [sp, #16]
  405502:	f108 0330 	add.w	r3, r8, #48	; 0x30
  405506:	702b      	strb	r3, [r5, #0]
  405508:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40550a:	2b01      	cmp	r3, #1
  40550c:	4606      	mov	r6, r0
  40550e:	460f      	mov	r7, r1
  405510:	f105 0501 	add.w	r5, r5, #1
  405514:	d068      	beq.n	4055e8 <_dtoa_r+0x330>
  405516:	2200      	movs	r2, #0
  405518:	4b18      	ldr	r3, [pc, #96]	; (40557c <_dtoa_r+0x2c4>)
  40551a:	f002 fbab 	bl	407c74 <__aeabi_dmul>
  40551e:	2200      	movs	r2, #0
  405520:	2300      	movs	r3, #0
  405522:	4606      	mov	r6, r0
  405524:	460f      	mov	r7, r1
  405526:	f002 fe0d 	bl	408144 <__aeabi_dcmpeq>
  40552a:	2800      	cmp	r0, #0
  40552c:	f040 8088 	bne.w	405640 <_dtoa_r+0x388>
  405530:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  405534:	f04f 0a00 	mov.w	sl, #0
  405538:	f8df b040 	ldr.w	fp, [pc, #64]	; 40557c <_dtoa_r+0x2c4>
  40553c:	940c      	str	r4, [sp, #48]	; 0x30
  40553e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  405542:	e028      	b.n	405596 <_dtoa_r+0x2de>
  405544:	f3af 8000 	nop.w
  405548:	636f4361 	.word	0x636f4361
  40554c:	3fd287a7 	.word	0x3fd287a7
  405550:	8b60c8b3 	.word	0x8b60c8b3
  405554:	3fc68a28 	.word	0x3fc68a28
  405558:	509f79fb 	.word	0x509f79fb
  40555c:	3fd34413 	.word	0x3fd34413
  405560:	7ff00000 	.word	0x7ff00000
  405564:	00408f7d 	.word	0x00408f7d
  405568:	00408fa0 	.word	0x00408fa0
  40556c:	00408fac 	.word	0x00408fac
  405570:	3ff80000 	.word	0x3ff80000
  405574:	00408fd8 	.word	0x00408fd8
  405578:	00408f7c 	.word	0x00408f7c
  40557c:	40240000 	.word	0x40240000
  405580:	f002 fb78 	bl	407c74 <__aeabi_dmul>
  405584:	2200      	movs	r2, #0
  405586:	2300      	movs	r3, #0
  405588:	4606      	mov	r6, r0
  40558a:	460f      	mov	r7, r1
  40558c:	f002 fdda 	bl	408144 <__aeabi_dcmpeq>
  405590:	2800      	cmp	r0, #0
  405592:	f040 83c1 	bne.w	405d18 <_dtoa_r+0xa60>
  405596:	4642      	mov	r2, r8
  405598:	464b      	mov	r3, r9
  40559a:	4630      	mov	r0, r6
  40559c:	4639      	mov	r1, r7
  40559e:	f002 fc93 	bl	407ec8 <__aeabi_ddiv>
  4055a2:	f002 fe17 	bl	4081d4 <__aeabi_d2iz>
  4055a6:	4604      	mov	r4, r0
  4055a8:	f002 fafe 	bl	407ba8 <__aeabi_i2d>
  4055ac:	4642      	mov	r2, r8
  4055ae:	464b      	mov	r3, r9
  4055b0:	f002 fb60 	bl	407c74 <__aeabi_dmul>
  4055b4:	4602      	mov	r2, r0
  4055b6:	460b      	mov	r3, r1
  4055b8:	4630      	mov	r0, r6
  4055ba:	4639      	mov	r1, r7
  4055bc:	f002 f9a6 	bl	40790c <__aeabi_dsub>
  4055c0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  4055c4:	9e04      	ldr	r6, [sp, #16]
  4055c6:	f805 eb01 	strb.w	lr, [r5], #1
  4055ca:	eba5 0e06 	sub.w	lr, r5, r6
  4055ce:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  4055d0:	45b6      	cmp	lr, r6
  4055d2:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4055d6:	4652      	mov	r2, sl
  4055d8:	465b      	mov	r3, fp
  4055da:	d1d1      	bne.n	405580 <_dtoa_r+0x2c8>
  4055dc:	46a0      	mov	r8, r4
  4055de:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4055e2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4055e4:	4606      	mov	r6, r0
  4055e6:	460f      	mov	r7, r1
  4055e8:	4632      	mov	r2, r6
  4055ea:	463b      	mov	r3, r7
  4055ec:	4630      	mov	r0, r6
  4055ee:	4639      	mov	r1, r7
  4055f0:	f002 f98e 	bl	407910 <__adddf3>
  4055f4:	4606      	mov	r6, r0
  4055f6:	460f      	mov	r7, r1
  4055f8:	4602      	mov	r2, r0
  4055fa:	460b      	mov	r3, r1
  4055fc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405600:	f002 fdaa 	bl	408158 <__aeabi_dcmplt>
  405604:	b948      	cbnz	r0, 40561a <_dtoa_r+0x362>
  405606:	4632      	mov	r2, r6
  405608:	463b      	mov	r3, r7
  40560a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40560e:	f002 fd99 	bl	408144 <__aeabi_dcmpeq>
  405612:	b1a8      	cbz	r0, 405640 <_dtoa_r+0x388>
  405614:	f018 0f01 	tst.w	r8, #1
  405618:	d012      	beq.n	405640 <_dtoa_r+0x388>
  40561a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40561e:	9a04      	ldr	r2, [sp, #16]
  405620:	1e6b      	subs	r3, r5, #1
  405622:	e004      	b.n	40562e <_dtoa_r+0x376>
  405624:	429a      	cmp	r2, r3
  405626:	f000 8401 	beq.w	405e2c <_dtoa_r+0xb74>
  40562a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  40562e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  405632:	f103 0501 	add.w	r5, r3, #1
  405636:	d0f5      	beq.n	405624 <_dtoa_r+0x36c>
  405638:	f108 0801 	add.w	r8, r8, #1
  40563c:	f883 8000 	strb.w	r8, [r3]
  405640:	4649      	mov	r1, r9
  405642:	4620      	mov	r0, r4
  405644:	f001 f990 	bl	406968 <_Bfree>
  405648:	2200      	movs	r2, #0
  40564a:	9b02      	ldr	r3, [sp, #8]
  40564c:	702a      	strb	r2, [r5, #0]
  40564e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405650:	3301      	adds	r3, #1
  405652:	6013      	str	r3, [r2, #0]
  405654:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405656:	2b00      	cmp	r3, #0
  405658:	f000 839e 	beq.w	405d98 <_dtoa_r+0xae0>
  40565c:	9804      	ldr	r0, [sp, #16]
  40565e:	601d      	str	r5, [r3, #0]
  405660:	b01b      	add	sp, #108	; 0x6c
  405662:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405666:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405668:	2a00      	cmp	r2, #0
  40566a:	d03e      	beq.n	4056ea <_dtoa_r+0x432>
  40566c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40566e:	2a01      	cmp	r2, #1
  405670:	f340 8311 	ble.w	405c96 <_dtoa_r+0x9de>
  405674:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405676:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405678:	1e5f      	subs	r7, r3, #1
  40567a:	42ba      	cmp	r2, r7
  40567c:	f2c0 838f 	blt.w	405d9e <_dtoa_r+0xae6>
  405680:	1bd7      	subs	r7, r2, r7
  405682:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405684:	2b00      	cmp	r3, #0
  405686:	f2c0 848b 	blt.w	405fa0 <_dtoa_r+0xce8>
  40568a:	9d08      	ldr	r5, [sp, #32]
  40568c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40568e:	9a08      	ldr	r2, [sp, #32]
  405690:	441a      	add	r2, r3
  405692:	9208      	str	r2, [sp, #32]
  405694:	9a06      	ldr	r2, [sp, #24]
  405696:	2101      	movs	r1, #1
  405698:	441a      	add	r2, r3
  40569a:	4620      	mov	r0, r4
  40569c:	9206      	str	r2, [sp, #24]
  40569e:	f001 f9fd 	bl	406a9c <__i2b>
  4056a2:	4606      	mov	r6, r0
  4056a4:	e024      	b.n	4056f0 <_dtoa_r+0x438>
  4056a6:	2301      	movs	r3, #1
  4056a8:	930e      	str	r3, [sp, #56]	; 0x38
  4056aa:	e6af      	b.n	40540c <_dtoa_r+0x154>
  4056ac:	9a08      	ldr	r2, [sp, #32]
  4056ae:	9b02      	ldr	r3, [sp, #8]
  4056b0:	1ad2      	subs	r2, r2, r3
  4056b2:	425b      	negs	r3, r3
  4056b4:	930c      	str	r3, [sp, #48]	; 0x30
  4056b6:	2300      	movs	r3, #0
  4056b8:	9208      	str	r2, [sp, #32]
  4056ba:	930d      	str	r3, [sp, #52]	; 0x34
  4056bc:	e6b8      	b.n	405430 <_dtoa_r+0x178>
  4056be:	f1c7 0301 	rsb	r3, r7, #1
  4056c2:	9308      	str	r3, [sp, #32]
  4056c4:	2300      	movs	r3, #0
  4056c6:	9306      	str	r3, [sp, #24]
  4056c8:	e6a7      	b.n	40541a <_dtoa_r+0x162>
  4056ca:	9d02      	ldr	r5, [sp, #8]
  4056cc:	4628      	mov	r0, r5
  4056ce:	f002 fa6b 	bl	407ba8 <__aeabi_i2d>
  4056d2:	4602      	mov	r2, r0
  4056d4:	460b      	mov	r3, r1
  4056d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4056da:	f002 fd33 	bl	408144 <__aeabi_dcmpeq>
  4056de:	2800      	cmp	r0, #0
  4056e0:	f47f ae80 	bne.w	4053e4 <_dtoa_r+0x12c>
  4056e4:	1e6b      	subs	r3, r5, #1
  4056e6:	9302      	str	r3, [sp, #8]
  4056e8:	e67c      	b.n	4053e4 <_dtoa_r+0x12c>
  4056ea:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4056ec:	9d08      	ldr	r5, [sp, #32]
  4056ee:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4056f0:	2d00      	cmp	r5, #0
  4056f2:	dd0c      	ble.n	40570e <_dtoa_r+0x456>
  4056f4:	9906      	ldr	r1, [sp, #24]
  4056f6:	2900      	cmp	r1, #0
  4056f8:	460b      	mov	r3, r1
  4056fa:	dd08      	ble.n	40570e <_dtoa_r+0x456>
  4056fc:	42a9      	cmp	r1, r5
  4056fe:	9a08      	ldr	r2, [sp, #32]
  405700:	bfa8      	it	ge
  405702:	462b      	movge	r3, r5
  405704:	1ad2      	subs	r2, r2, r3
  405706:	1aed      	subs	r5, r5, r3
  405708:	1acb      	subs	r3, r1, r3
  40570a:	9208      	str	r2, [sp, #32]
  40570c:	9306      	str	r3, [sp, #24]
  40570e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405710:	b1d3      	cbz	r3, 405748 <_dtoa_r+0x490>
  405712:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405714:	2b00      	cmp	r3, #0
  405716:	f000 82b7 	beq.w	405c88 <_dtoa_r+0x9d0>
  40571a:	2f00      	cmp	r7, #0
  40571c:	dd10      	ble.n	405740 <_dtoa_r+0x488>
  40571e:	4631      	mov	r1, r6
  405720:	463a      	mov	r2, r7
  405722:	4620      	mov	r0, r4
  405724:	f001 fa56 	bl	406bd4 <__pow5mult>
  405728:	464a      	mov	r2, r9
  40572a:	4601      	mov	r1, r0
  40572c:	4606      	mov	r6, r0
  40572e:	4620      	mov	r0, r4
  405730:	f001 f9be 	bl	406ab0 <__multiply>
  405734:	4649      	mov	r1, r9
  405736:	4680      	mov	r8, r0
  405738:	4620      	mov	r0, r4
  40573a:	f001 f915 	bl	406968 <_Bfree>
  40573e:	46c1      	mov	r9, r8
  405740:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405742:	1bda      	subs	r2, r3, r7
  405744:	f040 82a1 	bne.w	405c8a <_dtoa_r+0x9d2>
  405748:	2101      	movs	r1, #1
  40574a:	4620      	mov	r0, r4
  40574c:	f001 f9a6 	bl	406a9c <__i2b>
  405750:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405752:	2b00      	cmp	r3, #0
  405754:	4680      	mov	r8, r0
  405756:	dd1c      	ble.n	405792 <_dtoa_r+0x4da>
  405758:	4601      	mov	r1, r0
  40575a:	461a      	mov	r2, r3
  40575c:	4620      	mov	r0, r4
  40575e:	f001 fa39 	bl	406bd4 <__pow5mult>
  405762:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405764:	2b01      	cmp	r3, #1
  405766:	4680      	mov	r8, r0
  405768:	f340 8254 	ble.w	405c14 <_dtoa_r+0x95c>
  40576c:	2300      	movs	r3, #0
  40576e:	930c      	str	r3, [sp, #48]	; 0x30
  405770:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405774:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  405778:	6918      	ldr	r0, [r3, #16]
  40577a:	f001 f93f 	bl	4069fc <__hi0bits>
  40577e:	f1c0 0020 	rsb	r0, r0, #32
  405782:	e010      	b.n	4057a6 <_dtoa_r+0x4ee>
  405784:	f1c3 0520 	rsb	r5, r3, #32
  405788:	fa0a f005 	lsl.w	r0, sl, r5
  40578c:	e674      	b.n	405478 <_dtoa_r+0x1c0>
  40578e:	900e      	str	r0, [sp, #56]	; 0x38
  405790:	e63c      	b.n	40540c <_dtoa_r+0x154>
  405792:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405794:	2b01      	cmp	r3, #1
  405796:	f340 8287 	ble.w	405ca8 <_dtoa_r+0x9f0>
  40579a:	2300      	movs	r3, #0
  40579c:	930c      	str	r3, [sp, #48]	; 0x30
  40579e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4057a0:	2001      	movs	r0, #1
  4057a2:	2b00      	cmp	r3, #0
  4057a4:	d1e4      	bne.n	405770 <_dtoa_r+0x4b8>
  4057a6:	9a06      	ldr	r2, [sp, #24]
  4057a8:	4410      	add	r0, r2
  4057aa:	f010 001f 	ands.w	r0, r0, #31
  4057ae:	f000 80a1 	beq.w	4058f4 <_dtoa_r+0x63c>
  4057b2:	f1c0 0320 	rsb	r3, r0, #32
  4057b6:	2b04      	cmp	r3, #4
  4057b8:	f340 849e 	ble.w	4060f8 <_dtoa_r+0xe40>
  4057bc:	9b08      	ldr	r3, [sp, #32]
  4057be:	f1c0 001c 	rsb	r0, r0, #28
  4057c2:	4403      	add	r3, r0
  4057c4:	9308      	str	r3, [sp, #32]
  4057c6:	4613      	mov	r3, r2
  4057c8:	4403      	add	r3, r0
  4057ca:	4405      	add	r5, r0
  4057cc:	9306      	str	r3, [sp, #24]
  4057ce:	9b08      	ldr	r3, [sp, #32]
  4057d0:	2b00      	cmp	r3, #0
  4057d2:	dd05      	ble.n	4057e0 <_dtoa_r+0x528>
  4057d4:	4649      	mov	r1, r9
  4057d6:	461a      	mov	r2, r3
  4057d8:	4620      	mov	r0, r4
  4057da:	f001 fa4b 	bl	406c74 <__lshift>
  4057de:	4681      	mov	r9, r0
  4057e0:	9b06      	ldr	r3, [sp, #24]
  4057e2:	2b00      	cmp	r3, #0
  4057e4:	dd05      	ble.n	4057f2 <_dtoa_r+0x53a>
  4057e6:	4641      	mov	r1, r8
  4057e8:	461a      	mov	r2, r3
  4057ea:	4620      	mov	r0, r4
  4057ec:	f001 fa42 	bl	406c74 <__lshift>
  4057f0:	4680      	mov	r8, r0
  4057f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4057f4:	2b00      	cmp	r3, #0
  4057f6:	f040 8086 	bne.w	405906 <_dtoa_r+0x64e>
  4057fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4057fc:	2b00      	cmp	r3, #0
  4057fe:	f340 8266 	ble.w	405cce <_dtoa_r+0xa16>
  405802:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405804:	2b00      	cmp	r3, #0
  405806:	f000 8098 	beq.w	40593a <_dtoa_r+0x682>
  40580a:	2d00      	cmp	r5, #0
  40580c:	dd05      	ble.n	40581a <_dtoa_r+0x562>
  40580e:	4631      	mov	r1, r6
  405810:	462a      	mov	r2, r5
  405812:	4620      	mov	r0, r4
  405814:	f001 fa2e 	bl	406c74 <__lshift>
  405818:	4606      	mov	r6, r0
  40581a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40581c:	2b00      	cmp	r3, #0
  40581e:	f040 8337 	bne.w	405e90 <_dtoa_r+0xbd8>
  405822:	9606      	str	r6, [sp, #24]
  405824:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405826:	9a04      	ldr	r2, [sp, #16]
  405828:	f8dd b018 	ldr.w	fp, [sp, #24]
  40582c:	3b01      	subs	r3, #1
  40582e:	18d3      	adds	r3, r2, r3
  405830:	930b      	str	r3, [sp, #44]	; 0x2c
  405832:	f00a 0301 	and.w	r3, sl, #1
  405836:	930c      	str	r3, [sp, #48]	; 0x30
  405838:	4617      	mov	r7, r2
  40583a:	46c2      	mov	sl, r8
  40583c:	4651      	mov	r1, sl
  40583e:	4648      	mov	r0, r9
  405840:	f7ff fca4 	bl	40518c <quorem>
  405844:	4631      	mov	r1, r6
  405846:	4605      	mov	r5, r0
  405848:	4648      	mov	r0, r9
  40584a:	f001 fa65 	bl	406d18 <__mcmp>
  40584e:	465a      	mov	r2, fp
  405850:	900a      	str	r0, [sp, #40]	; 0x28
  405852:	4651      	mov	r1, sl
  405854:	4620      	mov	r0, r4
  405856:	f001 fa7b 	bl	406d50 <__mdiff>
  40585a:	68c2      	ldr	r2, [r0, #12]
  40585c:	4680      	mov	r8, r0
  40585e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  405862:	2a00      	cmp	r2, #0
  405864:	f040 822b 	bne.w	405cbe <_dtoa_r+0xa06>
  405868:	4601      	mov	r1, r0
  40586a:	4648      	mov	r0, r9
  40586c:	9308      	str	r3, [sp, #32]
  40586e:	f001 fa53 	bl	406d18 <__mcmp>
  405872:	4641      	mov	r1, r8
  405874:	9006      	str	r0, [sp, #24]
  405876:	4620      	mov	r0, r4
  405878:	f001 f876 	bl	406968 <_Bfree>
  40587c:	9a06      	ldr	r2, [sp, #24]
  40587e:	9b08      	ldr	r3, [sp, #32]
  405880:	b932      	cbnz	r2, 405890 <_dtoa_r+0x5d8>
  405882:	9924      	ldr	r1, [sp, #144]	; 0x90
  405884:	b921      	cbnz	r1, 405890 <_dtoa_r+0x5d8>
  405886:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405888:	2a00      	cmp	r2, #0
  40588a:	f000 83ef 	beq.w	40606c <_dtoa_r+0xdb4>
  40588e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405890:	990a      	ldr	r1, [sp, #40]	; 0x28
  405892:	2900      	cmp	r1, #0
  405894:	f2c0 829f 	blt.w	405dd6 <_dtoa_r+0xb1e>
  405898:	d105      	bne.n	4058a6 <_dtoa_r+0x5ee>
  40589a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40589c:	b919      	cbnz	r1, 4058a6 <_dtoa_r+0x5ee>
  40589e:	990c      	ldr	r1, [sp, #48]	; 0x30
  4058a0:	2900      	cmp	r1, #0
  4058a2:	f000 8298 	beq.w	405dd6 <_dtoa_r+0xb1e>
  4058a6:	2a00      	cmp	r2, #0
  4058a8:	f300 8306 	bgt.w	405eb8 <_dtoa_r+0xc00>
  4058ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4058ae:	703b      	strb	r3, [r7, #0]
  4058b0:	f107 0801 	add.w	r8, r7, #1
  4058b4:	4297      	cmp	r7, r2
  4058b6:	4645      	mov	r5, r8
  4058b8:	f000 830c 	beq.w	405ed4 <_dtoa_r+0xc1c>
  4058bc:	4649      	mov	r1, r9
  4058be:	2300      	movs	r3, #0
  4058c0:	220a      	movs	r2, #10
  4058c2:	4620      	mov	r0, r4
  4058c4:	f001 f85a 	bl	40697c <__multadd>
  4058c8:	455e      	cmp	r6, fp
  4058ca:	4681      	mov	r9, r0
  4058cc:	4631      	mov	r1, r6
  4058ce:	f04f 0300 	mov.w	r3, #0
  4058d2:	f04f 020a 	mov.w	r2, #10
  4058d6:	4620      	mov	r0, r4
  4058d8:	f000 81eb 	beq.w	405cb2 <_dtoa_r+0x9fa>
  4058dc:	f001 f84e 	bl	40697c <__multadd>
  4058e0:	4659      	mov	r1, fp
  4058e2:	4606      	mov	r6, r0
  4058e4:	2300      	movs	r3, #0
  4058e6:	220a      	movs	r2, #10
  4058e8:	4620      	mov	r0, r4
  4058ea:	f001 f847 	bl	40697c <__multadd>
  4058ee:	4647      	mov	r7, r8
  4058f0:	4683      	mov	fp, r0
  4058f2:	e7a3      	b.n	40583c <_dtoa_r+0x584>
  4058f4:	201c      	movs	r0, #28
  4058f6:	9b08      	ldr	r3, [sp, #32]
  4058f8:	4403      	add	r3, r0
  4058fa:	9308      	str	r3, [sp, #32]
  4058fc:	9b06      	ldr	r3, [sp, #24]
  4058fe:	4403      	add	r3, r0
  405900:	4405      	add	r5, r0
  405902:	9306      	str	r3, [sp, #24]
  405904:	e763      	b.n	4057ce <_dtoa_r+0x516>
  405906:	4641      	mov	r1, r8
  405908:	4648      	mov	r0, r9
  40590a:	f001 fa05 	bl	406d18 <__mcmp>
  40590e:	2800      	cmp	r0, #0
  405910:	f6bf af73 	bge.w	4057fa <_dtoa_r+0x542>
  405914:	9f02      	ldr	r7, [sp, #8]
  405916:	4649      	mov	r1, r9
  405918:	2300      	movs	r3, #0
  40591a:	220a      	movs	r2, #10
  40591c:	4620      	mov	r0, r4
  40591e:	3f01      	subs	r7, #1
  405920:	9702      	str	r7, [sp, #8]
  405922:	f001 f82b 	bl	40697c <__multadd>
  405926:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405928:	4681      	mov	r9, r0
  40592a:	2b00      	cmp	r3, #0
  40592c:	f040 83b6 	bne.w	40609c <_dtoa_r+0xde4>
  405930:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405932:	2b00      	cmp	r3, #0
  405934:	f340 83bf 	ble.w	4060b6 <_dtoa_r+0xdfe>
  405938:	930a      	str	r3, [sp, #40]	; 0x28
  40593a:	f8dd b010 	ldr.w	fp, [sp, #16]
  40593e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405940:	465d      	mov	r5, fp
  405942:	e002      	b.n	40594a <_dtoa_r+0x692>
  405944:	f001 f81a 	bl	40697c <__multadd>
  405948:	4681      	mov	r9, r0
  40594a:	4641      	mov	r1, r8
  40594c:	4648      	mov	r0, r9
  40594e:	f7ff fc1d 	bl	40518c <quorem>
  405952:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  405956:	f805 ab01 	strb.w	sl, [r5], #1
  40595a:	eba5 030b 	sub.w	r3, r5, fp
  40595e:	42bb      	cmp	r3, r7
  405960:	f04f 020a 	mov.w	r2, #10
  405964:	f04f 0300 	mov.w	r3, #0
  405968:	4649      	mov	r1, r9
  40596a:	4620      	mov	r0, r4
  40596c:	dbea      	blt.n	405944 <_dtoa_r+0x68c>
  40596e:	9b04      	ldr	r3, [sp, #16]
  405970:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405972:	2a01      	cmp	r2, #1
  405974:	bfac      	ite	ge
  405976:	189b      	addge	r3, r3, r2
  405978:	3301      	addlt	r3, #1
  40597a:	461d      	mov	r5, r3
  40597c:	f04f 0b00 	mov.w	fp, #0
  405980:	4649      	mov	r1, r9
  405982:	2201      	movs	r2, #1
  405984:	4620      	mov	r0, r4
  405986:	f001 f975 	bl	406c74 <__lshift>
  40598a:	4641      	mov	r1, r8
  40598c:	4681      	mov	r9, r0
  40598e:	f001 f9c3 	bl	406d18 <__mcmp>
  405992:	2800      	cmp	r0, #0
  405994:	f340 823d 	ble.w	405e12 <_dtoa_r+0xb5a>
  405998:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40599c:	9904      	ldr	r1, [sp, #16]
  40599e:	1e6b      	subs	r3, r5, #1
  4059a0:	e004      	b.n	4059ac <_dtoa_r+0x6f4>
  4059a2:	428b      	cmp	r3, r1
  4059a4:	f000 81ae 	beq.w	405d04 <_dtoa_r+0xa4c>
  4059a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4059ac:	2a39      	cmp	r2, #57	; 0x39
  4059ae:	f103 0501 	add.w	r5, r3, #1
  4059b2:	d0f6      	beq.n	4059a2 <_dtoa_r+0x6ea>
  4059b4:	3201      	adds	r2, #1
  4059b6:	701a      	strb	r2, [r3, #0]
  4059b8:	4641      	mov	r1, r8
  4059ba:	4620      	mov	r0, r4
  4059bc:	f000 ffd4 	bl	406968 <_Bfree>
  4059c0:	2e00      	cmp	r6, #0
  4059c2:	f43f ae3d 	beq.w	405640 <_dtoa_r+0x388>
  4059c6:	f1bb 0f00 	cmp.w	fp, #0
  4059ca:	d005      	beq.n	4059d8 <_dtoa_r+0x720>
  4059cc:	45b3      	cmp	fp, r6
  4059ce:	d003      	beq.n	4059d8 <_dtoa_r+0x720>
  4059d0:	4659      	mov	r1, fp
  4059d2:	4620      	mov	r0, r4
  4059d4:	f000 ffc8 	bl	406968 <_Bfree>
  4059d8:	4631      	mov	r1, r6
  4059da:	4620      	mov	r0, r4
  4059dc:	f000 ffc4 	bl	406968 <_Bfree>
  4059e0:	e62e      	b.n	405640 <_dtoa_r+0x388>
  4059e2:	2300      	movs	r3, #0
  4059e4:	930b      	str	r3, [sp, #44]	; 0x2c
  4059e6:	9b02      	ldr	r3, [sp, #8]
  4059e8:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4059ea:	4413      	add	r3, r2
  4059ec:	930f      	str	r3, [sp, #60]	; 0x3c
  4059ee:	3301      	adds	r3, #1
  4059f0:	2b01      	cmp	r3, #1
  4059f2:	461f      	mov	r7, r3
  4059f4:	461e      	mov	r6, r3
  4059f6:	930a      	str	r3, [sp, #40]	; 0x28
  4059f8:	bfb8      	it	lt
  4059fa:	2701      	movlt	r7, #1
  4059fc:	2100      	movs	r1, #0
  4059fe:	2f17      	cmp	r7, #23
  405a00:	6461      	str	r1, [r4, #68]	; 0x44
  405a02:	d90a      	bls.n	405a1a <_dtoa_r+0x762>
  405a04:	2201      	movs	r2, #1
  405a06:	2304      	movs	r3, #4
  405a08:	005b      	lsls	r3, r3, #1
  405a0a:	f103 0014 	add.w	r0, r3, #20
  405a0e:	4287      	cmp	r7, r0
  405a10:	4611      	mov	r1, r2
  405a12:	f102 0201 	add.w	r2, r2, #1
  405a16:	d2f7      	bcs.n	405a08 <_dtoa_r+0x750>
  405a18:	6461      	str	r1, [r4, #68]	; 0x44
  405a1a:	4620      	mov	r0, r4
  405a1c:	f000 ff7e 	bl	40691c <_Balloc>
  405a20:	2e0e      	cmp	r6, #14
  405a22:	9004      	str	r0, [sp, #16]
  405a24:	6420      	str	r0, [r4, #64]	; 0x40
  405a26:	f63f ad41 	bhi.w	4054ac <_dtoa_r+0x1f4>
  405a2a:	2d00      	cmp	r5, #0
  405a2c:	f43f ad3e 	beq.w	4054ac <_dtoa_r+0x1f4>
  405a30:	9902      	ldr	r1, [sp, #8]
  405a32:	2900      	cmp	r1, #0
  405a34:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  405a38:	f340 8202 	ble.w	405e40 <_dtoa_r+0xb88>
  405a3c:	4bb8      	ldr	r3, [pc, #736]	; (405d20 <_dtoa_r+0xa68>)
  405a3e:	f001 020f 	and.w	r2, r1, #15
  405a42:	110d      	asrs	r5, r1, #4
  405a44:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405a48:	06e9      	lsls	r1, r5, #27
  405a4a:	e9d3 6700 	ldrd	r6, r7, [r3]
  405a4e:	f140 81ae 	bpl.w	405dae <_dtoa_r+0xaf6>
  405a52:	4bb4      	ldr	r3, [pc, #720]	; (405d24 <_dtoa_r+0xa6c>)
  405a54:	4650      	mov	r0, sl
  405a56:	4659      	mov	r1, fp
  405a58:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  405a5c:	f002 fa34 	bl	407ec8 <__aeabi_ddiv>
  405a60:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  405a64:	f005 050f 	and.w	r5, r5, #15
  405a68:	f04f 0a03 	mov.w	sl, #3
  405a6c:	b18d      	cbz	r5, 405a92 <_dtoa_r+0x7da>
  405a6e:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 405d24 <_dtoa_r+0xa6c>
  405a72:	07ea      	lsls	r2, r5, #31
  405a74:	d509      	bpl.n	405a8a <_dtoa_r+0x7d2>
  405a76:	4630      	mov	r0, r6
  405a78:	4639      	mov	r1, r7
  405a7a:	e9d8 2300 	ldrd	r2, r3, [r8]
  405a7e:	f002 f8f9 	bl	407c74 <__aeabi_dmul>
  405a82:	f10a 0a01 	add.w	sl, sl, #1
  405a86:	4606      	mov	r6, r0
  405a88:	460f      	mov	r7, r1
  405a8a:	106d      	asrs	r5, r5, #1
  405a8c:	f108 0808 	add.w	r8, r8, #8
  405a90:	d1ef      	bne.n	405a72 <_dtoa_r+0x7ba>
  405a92:	463b      	mov	r3, r7
  405a94:	4632      	mov	r2, r6
  405a96:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  405a9a:	f002 fa15 	bl	407ec8 <__aeabi_ddiv>
  405a9e:	4607      	mov	r7, r0
  405aa0:	4688      	mov	r8, r1
  405aa2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405aa4:	b143      	cbz	r3, 405ab8 <_dtoa_r+0x800>
  405aa6:	2200      	movs	r2, #0
  405aa8:	4b9f      	ldr	r3, [pc, #636]	; (405d28 <_dtoa_r+0xa70>)
  405aaa:	4638      	mov	r0, r7
  405aac:	4641      	mov	r1, r8
  405aae:	f002 fb53 	bl	408158 <__aeabi_dcmplt>
  405ab2:	2800      	cmp	r0, #0
  405ab4:	f040 8286 	bne.w	405fc4 <_dtoa_r+0xd0c>
  405ab8:	4650      	mov	r0, sl
  405aba:	f002 f875 	bl	407ba8 <__aeabi_i2d>
  405abe:	463a      	mov	r2, r7
  405ac0:	4643      	mov	r3, r8
  405ac2:	f002 f8d7 	bl	407c74 <__aeabi_dmul>
  405ac6:	4b99      	ldr	r3, [pc, #612]	; (405d2c <_dtoa_r+0xa74>)
  405ac8:	2200      	movs	r2, #0
  405aca:	f001 ff21 	bl	407910 <__adddf3>
  405ace:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405ad0:	4605      	mov	r5, r0
  405ad2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405ad6:	2b00      	cmp	r3, #0
  405ad8:	f000 813e 	beq.w	405d58 <_dtoa_r+0xaa0>
  405adc:	9b02      	ldr	r3, [sp, #8]
  405ade:	9315      	str	r3, [sp, #84]	; 0x54
  405ae0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405ae2:	9312      	str	r3, [sp, #72]	; 0x48
  405ae4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405ae6:	2b00      	cmp	r3, #0
  405ae8:	f000 81fa 	beq.w	405ee0 <_dtoa_r+0xc28>
  405aec:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405aee:	4b8c      	ldr	r3, [pc, #560]	; (405d20 <_dtoa_r+0xa68>)
  405af0:	498f      	ldr	r1, [pc, #572]	; (405d30 <_dtoa_r+0xa78>)
  405af2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405af6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  405afa:	2000      	movs	r0, #0
  405afc:	f002 f9e4 	bl	407ec8 <__aeabi_ddiv>
  405b00:	462a      	mov	r2, r5
  405b02:	4633      	mov	r3, r6
  405b04:	f001 ff02 	bl	40790c <__aeabi_dsub>
  405b08:	4682      	mov	sl, r0
  405b0a:	468b      	mov	fp, r1
  405b0c:	4638      	mov	r0, r7
  405b0e:	4641      	mov	r1, r8
  405b10:	f002 fb60 	bl	4081d4 <__aeabi_d2iz>
  405b14:	4605      	mov	r5, r0
  405b16:	f002 f847 	bl	407ba8 <__aeabi_i2d>
  405b1a:	4602      	mov	r2, r0
  405b1c:	460b      	mov	r3, r1
  405b1e:	4638      	mov	r0, r7
  405b20:	4641      	mov	r1, r8
  405b22:	f001 fef3 	bl	40790c <__aeabi_dsub>
  405b26:	3530      	adds	r5, #48	; 0x30
  405b28:	fa5f f885 	uxtb.w	r8, r5
  405b2c:	9d04      	ldr	r5, [sp, #16]
  405b2e:	4606      	mov	r6, r0
  405b30:	460f      	mov	r7, r1
  405b32:	f885 8000 	strb.w	r8, [r5]
  405b36:	4602      	mov	r2, r0
  405b38:	460b      	mov	r3, r1
  405b3a:	4650      	mov	r0, sl
  405b3c:	4659      	mov	r1, fp
  405b3e:	3501      	adds	r5, #1
  405b40:	f002 fb28 	bl	408194 <__aeabi_dcmpgt>
  405b44:	2800      	cmp	r0, #0
  405b46:	d154      	bne.n	405bf2 <_dtoa_r+0x93a>
  405b48:	4632      	mov	r2, r6
  405b4a:	463b      	mov	r3, r7
  405b4c:	2000      	movs	r0, #0
  405b4e:	4976      	ldr	r1, [pc, #472]	; (405d28 <_dtoa_r+0xa70>)
  405b50:	f001 fedc 	bl	40790c <__aeabi_dsub>
  405b54:	4602      	mov	r2, r0
  405b56:	460b      	mov	r3, r1
  405b58:	4650      	mov	r0, sl
  405b5a:	4659      	mov	r1, fp
  405b5c:	f002 fb1a 	bl	408194 <__aeabi_dcmpgt>
  405b60:	2800      	cmp	r0, #0
  405b62:	f040 8270 	bne.w	406046 <_dtoa_r+0xd8e>
  405b66:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405b68:	2a01      	cmp	r2, #1
  405b6a:	f000 8111 	beq.w	405d90 <_dtoa_r+0xad8>
  405b6e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405b70:	9a04      	ldr	r2, [sp, #16]
  405b72:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405b76:	4413      	add	r3, r2
  405b78:	4699      	mov	r9, r3
  405b7a:	e00d      	b.n	405b98 <_dtoa_r+0x8e0>
  405b7c:	2000      	movs	r0, #0
  405b7e:	496a      	ldr	r1, [pc, #424]	; (405d28 <_dtoa_r+0xa70>)
  405b80:	f001 fec4 	bl	40790c <__aeabi_dsub>
  405b84:	4652      	mov	r2, sl
  405b86:	465b      	mov	r3, fp
  405b88:	f002 fae6 	bl	408158 <__aeabi_dcmplt>
  405b8c:	2800      	cmp	r0, #0
  405b8e:	f040 8258 	bne.w	406042 <_dtoa_r+0xd8a>
  405b92:	454d      	cmp	r5, r9
  405b94:	f000 80fa 	beq.w	405d8c <_dtoa_r+0xad4>
  405b98:	4650      	mov	r0, sl
  405b9a:	4659      	mov	r1, fp
  405b9c:	2200      	movs	r2, #0
  405b9e:	4b65      	ldr	r3, [pc, #404]	; (405d34 <_dtoa_r+0xa7c>)
  405ba0:	f002 f868 	bl	407c74 <__aeabi_dmul>
  405ba4:	2200      	movs	r2, #0
  405ba6:	4b63      	ldr	r3, [pc, #396]	; (405d34 <_dtoa_r+0xa7c>)
  405ba8:	4682      	mov	sl, r0
  405baa:	468b      	mov	fp, r1
  405bac:	4630      	mov	r0, r6
  405bae:	4639      	mov	r1, r7
  405bb0:	f002 f860 	bl	407c74 <__aeabi_dmul>
  405bb4:	460f      	mov	r7, r1
  405bb6:	4606      	mov	r6, r0
  405bb8:	f002 fb0c 	bl	4081d4 <__aeabi_d2iz>
  405bbc:	4680      	mov	r8, r0
  405bbe:	f001 fff3 	bl	407ba8 <__aeabi_i2d>
  405bc2:	4602      	mov	r2, r0
  405bc4:	460b      	mov	r3, r1
  405bc6:	4630      	mov	r0, r6
  405bc8:	4639      	mov	r1, r7
  405bca:	f001 fe9f 	bl	40790c <__aeabi_dsub>
  405bce:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405bd2:	fa5f f888 	uxtb.w	r8, r8
  405bd6:	4652      	mov	r2, sl
  405bd8:	465b      	mov	r3, fp
  405bda:	f805 8b01 	strb.w	r8, [r5], #1
  405bde:	4606      	mov	r6, r0
  405be0:	460f      	mov	r7, r1
  405be2:	f002 fab9 	bl	408158 <__aeabi_dcmplt>
  405be6:	4632      	mov	r2, r6
  405be8:	463b      	mov	r3, r7
  405bea:	2800      	cmp	r0, #0
  405bec:	d0c6      	beq.n	405b7c <_dtoa_r+0x8c4>
  405bee:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405bf2:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405bf4:	9302      	str	r3, [sp, #8]
  405bf6:	e523      	b.n	405640 <_dtoa_r+0x388>
  405bf8:	2300      	movs	r3, #0
  405bfa:	930b      	str	r3, [sp, #44]	; 0x2c
  405bfc:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405bfe:	2b00      	cmp	r3, #0
  405c00:	f340 80dc 	ble.w	405dbc <_dtoa_r+0xb04>
  405c04:	461f      	mov	r7, r3
  405c06:	461e      	mov	r6, r3
  405c08:	930f      	str	r3, [sp, #60]	; 0x3c
  405c0a:	930a      	str	r3, [sp, #40]	; 0x28
  405c0c:	e6f6      	b.n	4059fc <_dtoa_r+0x744>
  405c0e:	2301      	movs	r3, #1
  405c10:	930b      	str	r3, [sp, #44]	; 0x2c
  405c12:	e7f3      	b.n	405bfc <_dtoa_r+0x944>
  405c14:	f1ba 0f00 	cmp.w	sl, #0
  405c18:	f47f ada8 	bne.w	40576c <_dtoa_r+0x4b4>
  405c1c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  405c20:	2b00      	cmp	r3, #0
  405c22:	f47f adba 	bne.w	40579a <_dtoa_r+0x4e2>
  405c26:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  405c2a:	0d3f      	lsrs	r7, r7, #20
  405c2c:	053f      	lsls	r7, r7, #20
  405c2e:	2f00      	cmp	r7, #0
  405c30:	f000 820d 	beq.w	40604e <_dtoa_r+0xd96>
  405c34:	9b08      	ldr	r3, [sp, #32]
  405c36:	3301      	adds	r3, #1
  405c38:	9308      	str	r3, [sp, #32]
  405c3a:	9b06      	ldr	r3, [sp, #24]
  405c3c:	3301      	adds	r3, #1
  405c3e:	9306      	str	r3, [sp, #24]
  405c40:	2301      	movs	r3, #1
  405c42:	930c      	str	r3, [sp, #48]	; 0x30
  405c44:	e5ab      	b.n	40579e <_dtoa_r+0x4e6>
  405c46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405c48:	2b00      	cmp	r3, #0
  405c4a:	f73f ac42 	bgt.w	4054d2 <_dtoa_r+0x21a>
  405c4e:	f040 8221 	bne.w	406094 <_dtoa_r+0xddc>
  405c52:	2200      	movs	r2, #0
  405c54:	4b38      	ldr	r3, [pc, #224]	; (405d38 <_dtoa_r+0xa80>)
  405c56:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405c5a:	f002 f80b 	bl	407c74 <__aeabi_dmul>
  405c5e:	4652      	mov	r2, sl
  405c60:	465b      	mov	r3, fp
  405c62:	f002 fa8d 	bl	408180 <__aeabi_dcmpge>
  405c66:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  405c6a:	4646      	mov	r6, r8
  405c6c:	2800      	cmp	r0, #0
  405c6e:	d041      	beq.n	405cf4 <_dtoa_r+0xa3c>
  405c70:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405c72:	9d04      	ldr	r5, [sp, #16]
  405c74:	43db      	mvns	r3, r3
  405c76:	9302      	str	r3, [sp, #8]
  405c78:	4641      	mov	r1, r8
  405c7a:	4620      	mov	r0, r4
  405c7c:	f000 fe74 	bl	406968 <_Bfree>
  405c80:	2e00      	cmp	r6, #0
  405c82:	f43f acdd 	beq.w	405640 <_dtoa_r+0x388>
  405c86:	e6a7      	b.n	4059d8 <_dtoa_r+0x720>
  405c88:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405c8a:	4649      	mov	r1, r9
  405c8c:	4620      	mov	r0, r4
  405c8e:	f000 ffa1 	bl	406bd4 <__pow5mult>
  405c92:	4681      	mov	r9, r0
  405c94:	e558      	b.n	405748 <_dtoa_r+0x490>
  405c96:	9a14      	ldr	r2, [sp, #80]	; 0x50
  405c98:	2a00      	cmp	r2, #0
  405c9a:	f000 8187 	beq.w	405fac <_dtoa_r+0xcf4>
  405c9e:	f203 4333 	addw	r3, r3, #1075	; 0x433
  405ca2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405ca4:	9d08      	ldr	r5, [sp, #32]
  405ca6:	e4f2      	b.n	40568e <_dtoa_r+0x3d6>
  405ca8:	f1ba 0f00 	cmp.w	sl, #0
  405cac:	f47f ad75 	bne.w	40579a <_dtoa_r+0x4e2>
  405cb0:	e7b4      	b.n	405c1c <_dtoa_r+0x964>
  405cb2:	f000 fe63 	bl	40697c <__multadd>
  405cb6:	4647      	mov	r7, r8
  405cb8:	4606      	mov	r6, r0
  405cba:	4683      	mov	fp, r0
  405cbc:	e5be      	b.n	40583c <_dtoa_r+0x584>
  405cbe:	4601      	mov	r1, r0
  405cc0:	4620      	mov	r0, r4
  405cc2:	9306      	str	r3, [sp, #24]
  405cc4:	f000 fe50 	bl	406968 <_Bfree>
  405cc8:	2201      	movs	r2, #1
  405cca:	9b06      	ldr	r3, [sp, #24]
  405ccc:	e5e0      	b.n	405890 <_dtoa_r+0x5d8>
  405cce:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405cd0:	2b02      	cmp	r3, #2
  405cd2:	f77f ad96 	ble.w	405802 <_dtoa_r+0x54a>
  405cd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405cd8:	2b00      	cmp	r3, #0
  405cda:	d1c9      	bne.n	405c70 <_dtoa_r+0x9b8>
  405cdc:	4641      	mov	r1, r8
  405cde:	2205      	movs	r2, #5
  405ce0:	4620      	mov	r0, r4
  405ce2:	f000 fe4b 	bl	40697c <__multadd>
  405ce6:	4601      	mov	r1, r0
  405ce8:	4680      	mov	r8, r0
  405cea:	4648      	mov	r0, r9
  405cec:	f001 f814 	bl	406d18 <__mcmp>
  405cf0:	2800      	cmp	r0, #0
  405cf2:	ddbd      	ble.n	405c70 <_dtoa_r+0x9b8>
  405cf4:	9a02      	ldr	r2, [sp, #8]
  405cf6:	9904      	ldr	r1, [sp, #16]
  405cf8:	2331      	movs	r3, #49	; 0x31
  405cfa:	3201      	adds	r2, #1
  405cfc:	9202      	str	r2, [sp, #8]
  405cfe:	700b      	strb	r3, [r1, #0]
  405d00:	1c4d      	adds	r5, r1, #1
  405d02:	e7b9      	b.n	405c78 <_dtoa_r+0x9c0>
  405d04:	9a02      	ldr	r2, [sp, #8]
  405d06:	3201      	adds	r2, #1
  405d08:	9202      	str	r2, [sp, #8]
  405d0a:	9a04      	ldr	r2, [sp, #16]
  405d0c:	2331      	movs	r3, #49	; 0x31
  405d0e:	7013      	strb	r3, [r2, #0]
  405d10:	e652      	b.n	4059b8 <_dtoa_r+0x700>
  405d12:	2301      	movs	r3, #1
  405d14:	930b      	str	r3, [sp, #44]	; 0x2c
  405d16:	e666      	b.n	4059e6 <_dtoa_r+0x72e>
  405d18:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  405d1c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405d1e:	e48f      	b.n	405640 <_dtoa_r+0x388>
  405d20:	00408fd8 	.word	0x00408fd8
  405d24:	00408fb0 	.word	0x00408fb0
  405d28:	3ff00000 	.word	0x3ff00000
  405d2c:	401c0000 	.word	0x401c0000
  405d30:	3fe00000 	.word	0x3fe00000
  405d34:	40240000 	.word	0x40240000
  405d38:	40140000 	.word	0x40140000
  405d3c:	4650      	mov	r0, sl
  405d3e:	f001 ff33 	bl	407ba8 <__aeabi_i2d>
  405d42:	463a      	mov	r2, r7
  405d44:	4643      	mov	r3, r8
  405d46:	f001 ff95 	bl	407c74 <__aeabi_dmul>
  405d4a:	2200      	movs	r2, #0
  405d4c:	4bc1      	ldr	r3, [pc, #772]	; (406054 <_dtoa_r+0xd9c>)
  405d4e:	f001 fddf 	bl	407910 <__adddf3>
  405d52:	4605      	mov	r5, r0
  405d54:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405d58:	4641      	mov	r1, r8
  405d5a:	2200      	movs	r2, #0
  405d5c:	4bbe      	ldr	r3, [pc, #760]	; (406058 <_dtoa_r+0xda0>)
  405d5e:	4638      	mov	r0, r7
  405d60:	f001 fdd4 	bl	40790c <__aeabi_dsub>
  405d64:	462a      	mov	r2, r5
  405d66:	4633      	mov	r3, r6
  405d68:	4682      	mov	sl, r0
  405d6a:	468b      	mov	fp, r1
  405d6c:	f002 fa12 	bl	408194 <__aeabi_dcmpgt>
  405d70:	4680      	mov	r8, r0
  405d72:	2800      	cmp	r0, #0
  405d74:	f040 8110 	bne.w	405f98 <_dtoa_r+0xce0>
  405d78:	462a      	mov	r2, r5
  405d7a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  405d7e:	4650      	mov	r0, sl
  405d80:	4659      	mov	r1, fp
  405d82:	f002 f9e9 	bl	408158 <__aeabi_dcmplt>
  405d86:	b118      	cbz	r0, 405d90 <_dtoa_r+0xad8>
  405d88:	4646      	mov	r6, r8
  405d8a:	e771      	b.n	405c70 <_dtoa_r+0x9b8>
  405d8c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405d90:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  405d94:	f7ff bb8a 	b.w	4054ac <_dtoa_r+0x1f4>
  405d98:	9804      	ldr	r0, [sp, #16]
  405d9a:	f7ff babb 	b.w	405314 <_dtoa_r+0x5c>
  405d9e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405da0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405da2:	970c      	str	r7, [sp, #48]	; 0x30
  405da4:	1afb      	subs	r3, r7, r3
  405da6:	441a      	add	r2, r3
  405da8:	920d      	str	r2, [sp, #52]	; 0x34
  405daa:	2700      	movs	r7, #0
  405dac:	e469      	b.n	405682 <_dtoa_r+0x3ca>
  405dae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  405db2:	f04f 0a02 	mov.w	sl, #2
  405db6:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  405dba:	e657      	b.n	405a6c <_dtoa_r+0x7b4>
  405dbc:	2100      	movs	r1, #0
  405dbe:	2301      	movs	r3, #1
  405dc0:	6461      	str	r1, [r4, #68]	; 0x44
  405dc2:	4620      	mov	r0, r4
  405dc4:	9325      	str	r3, [sp, #148]	; 0x94
  405dc6:	f000 fda9 	bl	40691c <_Balloc>
  405dca:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405dcc:	9004      	str	r0, [sp, #16]
  405dce:	6420      	str	r0, [r4, #64]	; 0x40
  405dd0:	930a      	str	r3, [sp, #40]	; 0x28
  405dd2:	930f      	str	r3, [sp, #60]	; 0x3c
  405dd4:	e629      	b.n	405a2a <_dtoa_r+0x772>
  405dd6:	2a00      	cmp	r2, #0
  405dd8:	46d0      	mov	r8, sl
  405dda:	f8cd b018 	str.w	fp, [sp, #24]
  405dde:	469a      	mov	sl, r3
  405de0:	dd11      	ble.n	405e06 <_dtoa_r+0xb4e>
  405de2:	4649      	mov	r1, r9
  405de4:	2201      	movs	r2, #1
  405de6:	4620      	mov	r0, r4
  405de8:	f000 ff44 	bl	406c74 <__lshift>
  405dec:	4641      	mov	r1, r8
  405dee:	4681      	mov	r9, r0
  405df0:	f000 ff92 	bl	406d18 <__mcmp>
  405df4:	2800      	cmp	r0, #0
  405df6:	f340 8146 	ble.w	406086 <_dtoa_r+0xdce>
  405dfa:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  405dfe:	f000 8106 	beq.w	40600e <_dtoa_r+0xd56>
  405e02:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  405e06:	46b3      	mov	fp, r6
  405e08:	f887 a000 	strb.w	sl, [r7]
  405e0c:	1c7d      	adds	r5, r7, #1
  405e0e:	9e06      	ldr	r6, [sp, #24]
  405e10:	e5d2      	b.n	4059b8 <_dtoa_r+0x700>
  405e12:	d104      	bne.n	405e1e <_dtoa_r+0xb66>
  405e14:	f01a 0f01 	tst.w	sl, #1
  405e18:	d001      	beq.n	405e1e <_dtoa_r+0xb66>
  405e1a:	e5bd      	b.n	405998 <_dtoa_r+0x6e0>
  405e1c:	4615      	mov	r5, r2
  405e1e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405e22:	2b30      	cmp	r3, #48	; 0x30
  405e24:	f105 32ff 	add.w	r2, r5, #4294967295
  405e28:	d0f8      	beq.n	405e1c <_dtoa_r+0xb64>
  405e2a:	e5c5      	b.n	4059b8 <_dtoa_r+0x700>
  405e2c:	9904      	ldr	r1, [sp, #16]
  405e2e:	2230      	movs	r2, #48	; 0x30
  405e30:	700a      	strb	r2, [r1, #0]
  405e32:	9a02      	ldr	r2, [sp, #8]
  405e34:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405e38:	3201      	adds	r2, #1
  405e3a:	9202      	str	r2, [sp, #8]
  405e3c:	f7ff bbfc 	b.w	405638 <_dtoa_r+0x380>
  405e40:	f000 80bb 	beq.w	405fba <_dtoa_r+0xd02>
  405e44:	9b02      	ldr	r3, [sp, #8]
  405e46:	425d      	negs	r5, r3
  405e48:	4b84      	ldr	r3, [pc, #528]	; (40605c <_dtoa_r+0xda4>)
  405e4a:	f005 020f 	and.w	r2, r5, #15
  405e4e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405e52:	e9d3 2300 	ldrd	r2, r3, [r3]
  405e56:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  405e5a:	f001 ff0b 	bl	407c74 <__aeabi_dmul>
  405e5e:	112d      	asrs	r5, r5, #4
  405e60:	4607      	mov	r7, r0
  405e62:	4688      	mov	r8, r1
  405e64:	f000 812c 	beq.w	4060c0 <_dtoa_r+0xe08>
  405e68:	4e7d      	ldr	r6, [pc, #500]	; (406060 <_dtoa_r+0xda8>)
  405e6a:	f04f 0a02 	mov.w	sl, #2
  405e6e:	07eb      	lsls	r3, r5, #31
  405e70:	d509      	bpl.n	405e86 <_dtoa_r+0xbce>
  405e72:	4638      	mov	r0, r7
  405e74:	4641      	mov	r1, r8
  405e76:	e9d6 2300 	ldrd	r2, r3, [r6]
  405e7a:	f001 fefb 	bl	407c74 <__aeabi_dmul>
  405e7e:	f10a 0a01 	add.w	sl, sl, #1
  405e82:	4607      	mov	r7, r0
  405e84:	4688      	mov	r8, r1
  405e86:	106d      	asrs	r5, r5, #1
  405e88:	f106 0608 	add.w	r6, r6, #8
  405e8c:	d1ef      	bne.n	405e6e <_dtoa_r+0xbb6>
  405e8e:	e608      	b.n	405aa2 <_dtoa_r+0x7ea>
  405e90:	6871      	ldr	r1, [r6, #4]
  405e92:	4620      	mov	r0, r4
  405e94:	f000 fd42 	bl	40691c <_Balloc>
  405e98:	6933      	ldr	r3, [r6, #16]
  405e9a:	3302      	adds	r3, #2
  405e9c:	009a      	lsls	r2, r3, #2
  405e9e:	4605      	mov	r5, r0
  405ea0:	f106 010c 	add.w	r1, r6, #12
  405ea4:	300c      	adds	r0, #12
  405ea6:	f000 fc93 	bl	4067d0 <memcpy>
  405eaa:	4629      	mov	r1, r5
  405eac:	2201      	movs	r2, #1
  405eae:	4620      	mov	r0, r4
  405eb0:	f000 fee0 	bl	406c74 <__lshift>
  405eb4:	9006      	str	r0, [sp, #24]
  405eb6:	e4b5      	b.n	405824 <_dtoa_r+0x56c>
  405eb8:	2b39      	cmp	r3, #57	; 0x39
  405eba:	f8cd b018 	str.w	fp, [sp, #24]
  405ebe:	46d0      	mov	r8, sl
  405ec0:	f000 80a5 	beq.w	40600e <_dtoa_r+0xd56>
  405ec4:	f103 0a01 	add.w	sl, r3, #1
  405ec8:	46b3      	mov	fp, r6
  405eca:	f887 a000 	strb.w	sl, [r7]
  405ece:	1c7d      	adds	r5, r7, #1
  405ed0:	9e06      	ldr	r6, [sp, #24]
  405ed2:	e571      	b.n	4059b8 <_dtoa_r+0x700>
  405ed4:	465a      	mov	r2, fp
  405ed6:	46d0      	mov	r8, sl
  405ed8:	46b3      	mov	fp, r6
  405eda:	469a      	mov	sl, r3
  405edc:	4616      	mov	r6, r2
  405ede:	e54f      	b.n	405980 <_dtoa_r+0x6c8>
  405ee0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405ee2:	495e      	ldr	r1, [pc, #376]	; (40605c <_dtoa_r+0xda4>)
  405ee4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  405ee8:	462a      	mov	r2, r5
  405eea:	4633      	mov	r3, r6
  405eec:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  405ef0:	f001 fec0 	bl	407c74 <__aeabi_dmul>
  405ef4:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  405ef8:	4638      	mov	r0, r7
  405efa:	4641      	mov	r1, r8
  405efc:	f002 f96a 	bl	4081d4 <__aeabi_d2iz>
  405f00:	4605      	mov	r5, r0
  405f02:	f001 fe51 	bl	407ba8 <__aeabi_i2d>
  405f06:	460b      	mov	r3, r1
  405f08:	4602      	mov	r2, r0
  405f0a:	4641      	mov	r1, r8
  405f0c:	4638      	mov	r0, r7
  405f0e:	f001 fcfd 	bl	40790c <__aeabi_dsub>
  405f12:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405f14:	460f      	mov	r7, r1
  405f16:	9904      	ldr	r1, [sp, #16]
  405f18:	3530      	adds	r5, #48	; 0x30
  405f1a:	2b01      	cmp	r3, #1
  405f1c:	700d      	strb	r5, [r1, #0]
  405f1e:	4606      	mov	r6, r0
  405f20:	f101 0501 	add.w	r5, r1, #1
  405f24:	d026      	beq.n	405f74 <_dtoa_r+0xcbc>
  405f26:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405f28:	9a04      	ldr	r2, [sp, #16]
  405f2a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 406068 <_dtoa_r+0xdb0>
  405f2e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405f32:	4413      	add	r3, r2
  405f34:	f04f 0a00 	mov.w	sl, #0
  405f38:	4699      	mov	r9, r3
  405f3a:	4652      	mov	r2, sl
  405f3c:	465b      	mov	r3, fp
  405f3e:	4630      	mov	r0, r6
  405f40:	4639      	mov	r1, r7
  405f42:	f001 fe97 	bl	407c74 <__aeabi_dmul>
  405f46:	460f      	mov	r7, r1
  405f48:	4606      	mov	r6, r0
  405f4a:	f002 f943 	bl	4081d4 <__aeabi_d2iz>
  405f4e:	4680      	mov	r8, r0
  405f50:	f001 fe2a 	bl	407ba8 <__aeabi_i2d>
  405f54:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405f58:	4602      	mov	r2, r0
  405f5a:	460b      	mov	r3, r1
  405f5c:	4630      	mov	r0, r6
  405f5e:	4639      	mov	r1, r7
  405f60:	f001 fcd4 	bl	40790c <__aeabi_dsub>
  405f64:	f805 8b01 	strb.w	r8, [r5], #1
  405f68:	454d      	cmp	r5, r9
  405f6a:	4606      	mov	r6, r0
  405f6c:	460f      	mov	r7, r1
  405f6e:	d1e4      	bne.n	405f3a <_dtoa_r+0xc82>
  405f70:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405f74:	4b3b      	ldr	r3, [pc, #236]	; (406064 <_dtoa_r+0xdac>)
  405f76:	2200      	movs	r2, #0
  405f78:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  405f7c:	f001 fcc8 	bl	407910 <__adddf3>
  405f80:	4632      	mov	r2, r6
  405f82:	463b      	mov	r3, r7
  405f84:	f002 f8e8 	bl	408158 <__aeabi_dcmplt>
  405f88:	2800      	cmp	r0, #0
  405f8a:	d046      	beq.n	40601a <_dtoa_r+0xd62>
  405f8c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405f8e:	9302      	str	r3, [sp, #8]
  405f90:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405f94:	f7ff bb43 	b.w	40561e <_dtoa_r+0x366>
  405f98:	f04f 0800 	mov.w	r8, #0
  405f9c:	4646      	mov	r6, r8
  405f9e:	e6a9      	b.n	405cf4 <_dtoa_r+0xa3c>
  405fa0:	9b08      	ldr	r3, [sp, #32]
  405fa2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405fa4:	1a9d      	subs	r5, r3, r2
  405fa6:	2300      	movs	r3, #0
  405fa8:	f7ff bb71 	b.w	40568e <_dtoa_r+0x3d6>
  405fac:	9b18      	ldr	r3, [sp, #96]	; 0x60
  405fae:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405fb0:	9d08      	ldr	r5, [sp, #32]
  405fb2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  405fb6:	f7ff bb6a 	b.w	40568e <_dtoa_r+0x3d6>
  405fba:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  405fbe:	f04f 0a02 	mov.w	sl, #2
  405fc2:	e56e      	b.n	405aa2 <_dtoa_r+0x7ea>
  405fc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405fc6:	2b00      	cmp	r3, #0
  405fc8:	f43f aeb8 	beq.w	405d3c <_dtoa_r+0xa84>
  405fcc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405fce:	2b00      	cmp	r3, #0
  405fd0:	f77f aede 	ble.w	405d90 <_dtoa_r+0xad8>
  405fd4:	2200      	movs	r2, #0
  405fd6:	4b24      	ldr	r3, [pc, #144]	; (406068 <_dtoa_r+0xdb0>)
  405fd8:	4638      	mov	r0, r7
  405fda:	4641      	mov	r1, r8
  405fdc:	f001 fe4a 	bl	407c74 <__aeabi_dmul>
  405fe0:	4607      	mov	r7, r0
  405fe2:	4688      	mov	r8, r1
  405fe4:	f10a 0001 	add.w	r0, sl, #1
  405fe8:	f001 fdde 	bl	407ba8 <__aeabi_i2d>
  405fec:	463a      	mov	r2, r7
  405fee:	4643      	mov	r3, r8
  405ff0:	f001 fe40 	bl	407c74 <__aeabi_dmul>
  405ff4:	2200      	movs	r2, #0
  405ff6:	4b17      	ldr	r3, [pc, #92]	; (406054 <_dtoa_r+0xd9c>)
  405ff8:	f001 fc8a 	bl	407910 <__adddf3>
  405ffc:	9a02      	ldr	r2, [sp, #8]
  405ffe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406000:	9312      	str	r3, [sp, #72]	; 0x48
  406002:	3a01      	subs	r2, #1
  406004:	4605      	mov	r5, r0
  406006:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40600a:	9215      	str	r2, [sp, #84]	; 0x54
  40600c:	e56a      	b.n	405ae4 <_dtoa_r+0x82c>
  40600e:	2239      	movs	r2, #57	; 0x39
  406010:	46b3      	mov	fp, r6
  406012:	703a      	strb	r2, [r7, #0]
  406014:	9e06      	ldr	r6, [sp, #24]
  406016:	1c7d      	adds	r5, r7, #1
  406018:	e4c0      	b.n	40599c <_dtoa_r+0x6e4>
  40601a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40601e:	2000      	movs	r0, #0
  406020:	4910      	ldr	r1, [pc, #64]	; (406064 <_dtoa_r+0xdac>)
  406022:	f001 fc73 	bl	40790c <__aeabi_dsub>
  406026:	4632      	mov	r2, r6
  406028:	463b      	mov	r3, r7
  40602a:	f002 f8b3 	bl	408194 <__aeabi_dcmpgt>
  40602e:	b908      	cbnz	r0, 406034 <_dtoa_r+0xd7c>
  406030:	e6ae      	b.n	405d90 <_dtoa_r+0xad8>
  406032:	4615      	mov	r5, r2
  406034:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406038:	2b30      	cmp	r3, #48	; 0x30
  40603a:	f105 32ff 	add.w	r2, r5, #4294967295
  40603e:	d0f8      	beq.n	406032 <_dtoa_r+0xd7a>
  406040:	e5d7      	b.n	405bf2 <_dtoa_r+0x93a>
  406042:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406046:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406048:	9302      	str	r3, [sp, #8]
  40604a:	f7ff bae8 	b.w	40561e <_dtoa_r+0x366>
  40604e:	970c      	str	r7, [sp, #48]	; 0x30
  406050:	f7ff bba5 	b.w	40579e <_dtoa_r+0x4e6>
  406054:	401c0000 	.word	0x401c0000
  406058:	40140000 	.word	0x40140000
  40605c:	00408fd8 	.word	0x00408fd8
  406060:	00408fb0 	.word	0x00408fb0
  406064:	3fe00000 	.word	0x3fe00000
  406068:	40240000 	.word	0x40240000
  40606c:	2b39      	cmp	r3, #57	; 0x39
  40606e:	f8cd b018 	str.w	fp, [sp, #24]
  406072:	46d0      	mov	r8, sl
  406074:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  406078:	469a      	mov	sl, r3
  40607a:	d0c8      	beq.n	40600e <_dtoa_r+0xd56>
  40607c:	f1bb 0f00 	cmp.w	fp, #0
  406080:	f73f aebf 	bgt.w	405e02 <_dtoa_r+0xb4a>
  406084:	e6bf      	b.n	405e06 <_dtoa_r+0xb4e>
  406086:	f47f aebe 	bne.w	405e06 <_dtoa_r+0xb4e>
  40608a:	f01a 0f01 	tst.w	sl, #1
  40608e:	f43f aeba 	beq.w	405e06 <_dtoa_r+0xb4e>
  406092:	e6b2      	b.n	405dfa <_dtoa_r+0xb42>
  406094:	f04f 0800 	mov.w	r8, #0
  406098:	4646      	mov	r6, r8
  40609a:	e5e9      	b.n	405c70 <_dtoa_r+0x9b8>
  40609c:	4631      	mov	r1, r6
  40609e:	2300      	movs	r3, #0
  4060a0:	220a      	movs	r2, #10
  4060a2:	4620      	mov	r0, r4
  4060a4:	f000 fc6a 	bl	40697c <__multadd>
  4060a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4060aa:	2b00      	cmp	r3, #0
  4060ac:	4606      	mov	r6, r0
  4060ae:	dd0a      	ble.n	4060c6 <_dtoa_r+0xe0e>
  4060b0:	930a      	str	r3, [sp, #40]	; 0x28
  4060b2:	f7ff bbaa 	b.w	40580a <_dtoa_r+0x552>
  4060b6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4060b8:	2b02      	cmp	r3, #2
  4060ba:	dc23      	bgt.n	406104 <_dtoa_r+0xe4c>
  4060bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4060be:	e43b      	b.n	405938 <_dtoa_r+0x680>
  4060c0:	f04f 0a02 	mov.w	sl, #2
  4060c4:	e4ed      	b.n	405aa2 <_dtoa_r+0x7ea>
  4060c6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4060c8:	2b02      	cmp	r3, #2
  4060ca:	dc1b      	bgt.n	406104 <_dtoa_r+0xe4c>
  4060cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4060ce:	e7ef      	b.n	4060b0 <_dtoa_r+0xdf8>
  4060d0:	2500      	movs	r5, #0
  4060d2:	6465      	str	r5, [r4, #68]	; 0x44
  4060d4:	4629      	mov	r1, r5
  4060d6:	4620      	mov	r0, r4
  4060d8:	f000 fc20 	bl	40691c <_Balloc>
  4060dc:	f04f 33ff 	mov.w	r3, #4294967295
  4060e0:	930a      	str	r3, [sp, #40]	; 0x28
  4060e2:	930f      	str	r3, [sp, #60]	; 0x3c
  4060e4:	2301      	movs	r3, #1
  4060e6:	9004      	str	r0, [sp, #16]
  4060e8:	9525      	str	r5, [sp, #148]	; 0x94
  4060ea:	6420      	str	r0, [r4, #64]	; 0x40
  4060ec:	930b      	str	r3, [sp, #44]	; 0x2c
  4060ee:	f7ff b9dd 	b.w	4054ac <_dtoa_r+0x1f4>
  4060f2:	2501      	movs	r5, #1
  4060f4:	f7ff b9a5 	b.w	405442 <_dtoa_r+0x18a>
  4060f8:	f43f ab69 	beq.w	4057ce <_dtoa_r+0x516>
  4060fc:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  406100:	f7ff bbf9 	b.w	4058f6 <_dtoa_r+0x63e>
  406104:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406106:	930a      	str	r3, [sp, #40]	; 0x28
  406108:	e5e5      	b.n	405cd6 <_dtoa_r+0xa1e>
  40610a:	bf00      	nop

0040610c <__libc_fini_array>:
  40610c:	b538      	push	{r3, r4, r5, lr}
  40610e:	4c0a      	ldr	r4, [pc, #40]	; (406138 <__libc_fini_array+0x2c>)
  406110:	4d0a      	ldr	r5, [pc, #40]	; (40613c <__libc_fini_array+0x30>)
  406112:	1b64      	subs	r4, r4, r5
  406114:	10a4      	asrs	r4, r4, #2
  406116:	d00a      	beq.n	40612e <__libc_fini_array+0x22>
  406118:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40611c:	3b01      	subs	r3, #1
  40611e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  406122:	3c01      	subs	r4, #1
  406124:	f855 3904 	ldr.w	r3, [r5], #-4
  406128:	4798      	blx	r3
  40612a:	2c00      	cmp	r4, #0
  40612c:	d1f9      	bne.n	406122 <__libc_fini_array+0x16>
  40612e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  406132:	f003 b84f 	b.w	4091d4 <_fini>
  406136:	bf00      	nop
  406138:	004091e4 	.word	0x004091e4
  40613c:	004091e0 	.word	0x004091e0

00406140 <_localeconv_r>:
  406140:	4a04      	ldr	r2, [pc, #16]	; (406154 <_localeconv_r+0x14>)
  406142:	4b05      	ldr	r3, [pc, #20]	; (406158 <_localeconv_r+0x18>)
  406144:	6812      	ldr	r2, [r2, #0]
  406146:	6b50      	ldr	r0, [r2, #52]	; 0x34
  406148:	2800      	cmp	r0, #0
  40614a:	bf08      	it	eq
  40614c:	4618      	moveq	r0, r3
  40614e:	30f0      	adds	r0, #240	; 0xf0
  406150:	4770      	bx	lr
  406152:	bf00      	nop
  406154:	20000010 	.word	0x20000010
  406158:	20000854 	.word	0x20000854

0040615c <__retarget_lock_acquire_recursive>:
  40615c:	4770      	bx	lr
  40615e:	bf00      	nop

00406160 <__retarget_lock_release_recursive>:
  406160:	4770      	bx	lr
  406162:	bf00      	nop

00406164 <_malloc_r>:
  406164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406168:	f101 060b 	add.w	r6, r1, #11
  40616c:	2e16      	cmp	r6, #22
  40616e:	b083      	sub	sp, #12
  406170:	4605      	mov	r5, r0
  406172:	f240 809e 	bls.w	4062b2 <_malloc_r+0x14e>
  406176:	f036 0607 	bics.w	r6, r6, #7
  40617a:	f100 80bd 	bmi.w	4062f8 <_malloc_r+0x194>
  40617e:	42b1      	cmp	r1, r6
  406180:	f200 80ba 	bhi.w	4062f8 <_malloc_r+0x194>
  406184:	f000 fbbe 	bl	406904 <__malloc_lock>
  406188:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  40618c:	f0c0 8293 	bcc.w	4066b6 <_malloc_r+0x552>
  406190:	0a73      	lsrs	r3, r6, #9
  406192:	f000 80b8 	beq.w	406306 <_malloc_r+0x1a2>
  406196:	2b04      	cmp	r3, #4
  406198:	f200 8179 	bhi.w	40648e <_malloc_r+0x32a>
  40619c:	09b3      	lsrs	r3, r6, #6
  40619e:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4061a2:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4061a6:	00c3      	lsls	r3, r0, #3
  4061a8:	4fbf      	ldr	r7, [pc, #764]	; (4064a8 <_malloc_r+0x344>)
  4061aa:	443b      	add	r3, r7
  4061ac:	f1a3 0108 	sub.w	r1, r3, #8
  4061b0:	685c      	ldr	r4, [r3, #4]
  4061b2:	42a1      	cmp	r1, r4
  4061b4:	d106      	bne.n	4061c4 <_malloc_r+0x60>
  4061b6:	e00c      	b.n	4061d2 <_malloc_r+0x6e>
  4061b8:	2a00      	cmp	r2, #0
  4061ba:	f280 80aa 	bge.w	406312 <_malloc_r+0x1ae>
  4061be:	68e4      	ldr	r4, [r4, #12]
  4061c0:	42a1      	cmp	r1, r4
  4061c2:	d006      	beq.n	4061d2 <_malloc_r+0x6e>
  4061c4:	6863      	ldr	r3, [r4, #4]
  4061c6:	f023 0303 	bic.w	r3, r3, #3
  4061ca:	1b9a      	subs	r2, r3, r6
  4061cc:	2a0f      	cmp	r2, #15
  4061ce:	ddf3      	ble.n	4061b8 <_malloc_r+0x54>
  4061d0:	4670      	mov	r0, lr
  4061d2:	693c      	ldr	r4, [r7, #16]
  4061d4:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4064bc <_malloc_r+0x358>
  4061d8:	4574      	cmp	r4, lr
  4061da:	f000 81ab 	beq.w	406534 <_malloc_r+0x3d0>
  4061de:	6863      	ldr	r3, [r4, #4]
  4061e0:	f023 0303 	bic.w	r3, r3, #3
  4061e4:	1b9a      	subs	r2, r3, r6
  4061e6:	2a0f      	cmp	r2, #15
  4061e8:	f300 8190 	bgt.w	40650c <_malloc_r+0x3a8>
  4061ec:	2a00      	cmp	r2, #0
  4061ee:	f8c7 e014 	str.w	lr, [r7, #20]
  4061f2:	f8c7 e010 	str.w	lr, [r7, #16]
  4061f6:	f280 809d 	bge.w	406334 <_malloc_r+0x1d0>
  4061fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4061fe:	f080 8161 	bcs.w	4064c4 <_malloc_r+0x360>
  406202:	08db      	lsrs	r3, r3, #3
  406204:	f103 0c01 	add.w	ip, r3, #1
  406208:	1099      	asrs	r1, r3, #2
  40620a:	687a      	ldr	r2, [r7, #4]
  40620c:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  406210:	f8c4 8008 	str.w	r8, [r4, #8]
  406214:	2301      	movs	r3, #1
  406216:	408b      	lsls	r3, r1
  406218:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  40621c:	4313      	orrs	r3, r2
  40621e:	3908      	subs	r1, #8
  406220:	60e1      	str	r1, [r4, #12]
  406222:	607b      	str	r3, [r7, #4]
  406224:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  406228:	f8c8 400c 	str.w	r4, [r8, #12]
  40622c:	1082      	asrs	r2, r0, #2
  40622e:	2401      	movs	r4, #1
  406230:	4094      	lsls	r4, r2
  406232:	429c      	cmp	r4, r3
  406234:	f200 808b 	bhi.w	40634e <_malloc_r+0x1ea>
  406238:	421c      	tst	r4, r3
  40623a:	d106      	bne.n	40624a <_malloc_r+0xe6>
  40623c:	f020 0003 	bic.w	r0, r0, #3
  406240:	0064      	lsls	r4, r4, #1
  406242:	421c      	tst	r4, r3
  406244:	f100 0004 	add.w	r0, r0, #4
  406248:	d0fa      	beq.n	406240 <_malloc_r+0xdc>
  40624a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40624e:	46cc      	mov	ip, r9
  406250:	4680      	mov	r8, r0
  406252:	f8dc 300c 	ldr.w	r3, [ip, #12]
  406256:	459c      	cmp	ip, r3
  406258:	d107      	bne.n	40626a <_malloc_r+0x106>
  40625a:	e16d      	b.n	406538 <_malloc_r+0x3d4>
  40625c:	2a00      	cmp	r2, #0
  40625e:	f280 817b 	bge.w	406558 <_malloc_r+0x3f4>
  406262:	68db      	ldr	r3, [r3, #12]
  406264:	459c      	cmp	ip, r3
  406266:	f000 8167 	beq.w	406538 <_malloc_r+0x3d4>
  40626a:	6859      	ldr	r1, [r3, #4]
  40626c:	f021 0103 	bic.w	r1, r1, #3
  406270:	1b8a      	subs	r2, r1, r6
  406272:	2a0f      	cmp	r2, #15
  406274:	ddf2      	ble.n	40625c <_malloc_r+0xf8>
  406276:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40627a:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40627e:	9300      	str	r3, [sp, #0]
  406280:	199c      	adds	r4, r3, r6
  406282:	4628      	mov	r0, r5
  406284:	f046 0601 	orr.w	r6, r6, #1
  406288:	f042 0501 	orr.w	r5, r2, #1
  40628c:	605e      	str	r6, [r3, #4]
  40628e:	f8c8 c00c 	str.w	ip, [r8, #12]
  406292:	f8cc 8008 	str.w	r8, [ip, #8]
  406296:	617c      	str	r4, [r7, #20]
  406298:	613c      	str	r4, [r7, #16]
  40629a:	f8c4 e00c 	str.w	lr, [r4, #12]
  40629e:	f8c4 e008 	str.w	lr, [r4, #8]
  4062a2:	6065      	str	r5, [r4, #4]
  4062a4:	505a      	str	r2, [r3, r1]
  4062a6:	f000 fb33 	bl	406910 <__malloc_unlock>
  4062aa:	9b00      	ldr	r3, [sp, #0]
  4062ac:	f103 0408 	add.w	r4, r3, #8
  4062b0:	e01e      	b.n	4062f0 <_malloc_r+0x18c>
  4062b2:	2910      	cmp	r1, #16
  4062b4:	d820      	bhi.n	4062f8 <_malloc_r+0x194>
  4062b6:	f000 fb25 	bl	406904 <__malloc_lock>
  4062ba:	2610      	movs	r6, #16
  4062bc:	2318      	movs	r3, #24
  4062be:	2002      	movs	r0, #2
  4062c0:	4f79      	ldr	r7, [pc, #484]	; (4064a8 <_malloc_r+0x344>)
  4062c2:	443b      	add	r3, r7
  4062c4:	f1a3 0208 	sub.w	r2, r3, #8
  4062c8:	685c      	ldr	r4, [r3, #4]
  4062ca:	4294      	cmp	r4, r2
  4062cc:	f000 813d 	beq.w	40654a <_malloc_r+0x3e6>
  4062d0:	6863      	ldr	r3, [r4, #4]
  4062d2:	68e1      	ldr	r1, [r4, #12]
  4062d4:	68a6      	ldr	r6, [r4, #8]
  4062d6:	f023 0303 	bic.w	r3, r3, #3
  4062da:	4423      	add	r3, r4
  4062dc:	4628      	mov	r0, r5
  4062de:	685a      	ldr	r2, [r3, #4]
  4062e0:	60f1      	str	r1, [r6, #12]
  4062e2:	f042 0201 	orr.w	r2, r2, #1
  4062e6:	608e      	str	r6, [r1, #8]
  4062e8:	605a      	str	r2, [r3, #4]
  4062ea:	f000 fb11 	bl	406910 <__malloc_unlock>
  4062ee:	3408      	adds	r4, #8
  4062f0:	4620      	mov	r0, r4
  4062f2:	b003      	add	sp, #12
  4062f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4062f8:	2400      	movs	r4, #0
  4062fa:	230c      	movs	r3, #12
  4062fc:	4620      	mov	r0, r4
  4062fe:	602b      	str	r3, [r5, #0]
  406300:	b003      	add	sp, #12
  406302:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406306:	2040      	movs	r0, #64	; 0x40
  406308:	f44f 7300 	mov.w	r3, #512	; 0x200
  40630c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  406310:	e74a      	b.n	4061a8 <_malloc_r+0x44>
  406312:	4423      	add	r3, r4
  406314:	68e1      	ldr	r1, [r4, #12]
  406316:	685a      	ldr	r2, [r3, #4]
  406318:	68a6      	ldr	r6, [r4, #8]
  40631a:	f042 0201 	orr.w	r2, r2, #1
  40631e:	60f1      	str	r1, [r6, #12]
  406320:	4628      	mov	r0, r5
  406322:	608e      	str	r6, [r1, #8]
  406324:	605a      	str	r2, [r3, #4]
  406326:	f000 faf3 	bl	406910 <__malloc_unlock>
  40632a:	3408      	adds	r4, #8
  40632c:	4620      	mov	r0, r4
  40632e:	b003      	add	sp, #12
  406330:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406334:	4423      	add	r3, r4
  406336:	4628      	mov	r0, r5
  406338:	685a      	ldr	r2, [r3, #4]
  40633a:	f042 0201 	orr.w	r2, r2, #1
  40633e:	605a      	str	r2, [r3, #4]
  406340:	f000 fae6 	bl	406910 <__malloc_unlock>
  406344:	3408      	adds	r4, #8
  406346:	4620      	mov	r0, r4
  406348:	b003      	add	sp, #12
  40634a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40634e:	68bc      	ldr	r4, [r7, #8]
  406350:	6863      	ldr	r3, [r4, #4]
  406352:	f023 0803 	bic.w	r8, r3, #3
  406356:	45b0      	cmp	r8, r6
  406358:	d304      	bcc.n	406364 <_malloc_r+0x200>
  40635a:	eba8 0306 	sub.w	r3, r8, r6
  40635e:	2b0f      	cmp	r3, #15
  406360:	f300 8085 	bgt.w	40646e <_malloc_r+0x30a>
  406364:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4064c0 <_malloc_r+0x35c>
  406368:	4b50      	ldr	r3, [pc, #320]	; (4064ac <_malloc_r+0x348>)
  40636a:	f8d9 2000 	ldr.w	r2, [r9]
  40636e:	681b      	ldr	r3, [r3, #0]
  406370:	3201      	adds	r2, #1
  406372:	4433      	add	r3, r6
  406374:	eb04 0a08 	add.w	sl, r4, r8
  406378:	f000 8155 	beq.w	406626 <_malloc_r+0x4c2>
  40637c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  406380:	330f      	adds	r3, #15
  406382:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  406386:	f02b 0b0f 	bic.w	fp, fp, #15
  40638a:	4659      	mov	r1, fp
  40638c:	4628      	mov	r0, r5
  40638e:	f000 fdbf 	bl	406f10 <_sbrk_r>
  406392:	1c41      	adds	r1, r0, #1
  406394:	4602      	mov	r2, r0
  406396:	f000 80fc 	beq.w	406592 <_malloc_r+0x42e>
  40639a:	4582      	cmp	sl, r0
  40639c:	f200 80f7 	bhi.w	40658e <_malloc_r+0x42a>
  4063a0:	4b43      	ldr	r3, [pc, #268]	; (4064b0 <_malloc_r+0x34c>)
  4063a2:	6819      	ldr	r1, [r3, #0]
  4063a4:	4459      	add	r1, fp
  4063a6:	6019      	str	r1, [r3, #0]
  4063a8:	f000 814d 	beq.w	406646 <_malloc_r+0x4e2>
  4063ac:	f8d9 0000 	ldr.w	r0, [r9]
  4063b0:	3001      	adds	r0, #1
  4063b2:	bf1b      	ittet	ne
  4063b4:	eba2 0a0a 	subne.w	sl, r2, sl
  4063b8:	4451      	addne	r1, sl
  4063ba:	f8c9 2000 	streq.w	r2, [r9]
  4063be:	6019      	strne	r1, [r3, #0]
  4063c0:	f012 0107 	ands.w	r1, r2, #7
  4063c4:	f000 8115 	beq.w	4065f2 <_malloc_r+0x48e>
  4063c8:	f1c1 0008 	rsb	r0, r1, #8
  4063cc:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4063d0:	4402      	add	r2, r0
  4063d2:	3108      	adds	r1, #8
  4063d4:	eb02 090b 	add.w	r9, r2, fp
  4063d8:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4063dc:	eba1 0909 	sub.w	r9, r1, r9
  4063e0:	4649      	mov	r1, r9
  4063e2:	4628      	mov	r0, r5
  4063e4:	9301      	str	r3, [sp, #4]
  4063e6:	9200      	str	r2, [sp, #0]
  4063e8:	f000 fd92 	bl	406f10 <_sbrk_r>
  4063ec:	1c43      	adds	r3, r0, #1
  4063ee:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4063f2:	f000 8143 	beq.w	40667c <_malloc_r+0x518>
  4063f6:	1a80      	subs	r0, r0, r2
  4063f8:	4448      	add	r0, r9
  4063fa:	f040 0001 	orr.w	r0, r0, #1
  4063fe:	6819      	ldr	r1, [r3, #0]
  406400:	60ba      	str	r2, [r7, #8]
  406402:	4449      	add	r1, r9
  406404:	42bc      	cmp	r4, r7
  406406:	6050      	str	r0, [r2, #4]
  406408:	6019      	str	r1, [r3, #0]
  40640a:	d017      	beq.n	40643c <_malloc_r+0x2d8>
  40640c:	f1b8 0f0f 	cmp.w	r8, #15
  406410:	f240 80fb 	bls.w	40660a <_malloc_r+0x4a6>
  406414:	6860      	ldr	r0, [r4, #4]
  406416:	f1a8 020c 	sub.w	r2, r8, #12
  40641a:	f022 0207 	bic.w	r2, r2, #7
  40641e:	eb04 0e02 	add.w	lr, r4, r2
  406422:	f000 0001 	and.w	r0, r0, #1
  406426:	f04f 0c05 	mov.w	ip, #5
  40642a:	4310      	orrs	r0, r2
  40642c:	2a0f      	cmp	r2, #15
  40642e:	6060      	str	r0, [r4, #4]
  406430:	f8ce c004 	str.w	ip, [lr, #4]
  406434:	f8ce c008 	str.w	ip, [lr, #8]
  406438:	f200 8117 	bhi.w	40666a <_malloc_r+0x506>
  40643c:	4b1d      	ldr	r3, [pc, #116]	; (4064b4 <_malloc_r+0x350>)
  40643e:	68bc      	ldr	r4, [r7, #8]
  406440:	681a      	ldr	r2, [r3, #0]
  406442:	4291      	cmp	r1, r2
  406444:	bf88      	it	hi
  406446:	6019      	strhi	r1, [r3, #0]
  406448:	4b1b      	ldr	r3, [pc, #108]	; (4064b8 <_malloc_r+0x354>)
  40644a:	681a      	ldr	r2, [r3, #0]
  40644c:	4291      	cmp	r1, r2
  40644e:	6862      	ldr	r2, [r4, #4]
  406450:	bf88      	it	hi
  406452:	6019      	strhi	r1, [r3, #0]
  406454:	f022 0203 	bic.w	r2, r2, #3
  406458:	4296      	cmp	r6, r2
  40645a:	eba2 0306 	sub.w	r3, r2, r6
  40645e:	d801      	bhi.n	406464 <_malloc_r+0x300>
  406460:	2b0f      	cmp	r3, #15
  406462:	dc04      	bgt.n	40646e <_malloc_r+0x30a>
  406464:	4628      	mov	r0, r5
  406466:	f000 fa53 	bl	406910 <__malloc_unlock>
  40646a:	2400      	movs	r4, #0
  40646c:	e740      	b.n	4062f0 <_malloc_r+0x18c>
  40646e:	19a2      	adds	r2, r4, r6
  406470:	f043 0301 	orr.w	r3, r3, #1
  406474:	f046 0601 	orr.w	r6, r6, #1
  406478:	6066      	str	r6, [r4, #4]
  40647a:	4628      	mov	r0, r5
  40647c:	60ba      	str	r2, [r7, #8]
  40647e:	6053      	str	r3, [r2, #4]
  406480:	f000 fa46 	bl	406910 <__malloc_unlock>
  406484:	3408      	adds	r4, #8
  406486:	4620      	mov	r0, r4
  406488:	b003      	add	sp, #12
  40648a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40648e:	2b14      	cmp	r3, #20
  406490:	d971      	bls.n	406576 <_malloc_r+0x412>
  406492:	2b54      	cmp	r3, #84	; 0x54
  406494:	f200 80a3 	bhi.w	4065de <_malloc_r+0x47a>
  406498:	0b33      	lsrs	r3, r6, #12
  40649a:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40649e:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4064a2:	00c3      	lsls	r3, r0, #3
  4064a4:	e680      	b.n	4061a8 <_malloc_r+0x44>
  4064a6:	bf00      	nop
  4064a8:	20000444 	.word	0x20000444
  4064ac:	20000aa8 	.word	0x20000aa8
  4064b0:	20000a78 	.word	0x20000a78
  4064b4:	20000aa0 	.word	0x20000aa0
  4064b8:	20000aa4 	.word	0x20000aa4
  4064bc:	2000044c 	.word	0x2000044c
  4064c0:	2000084c 	.word	0x2000084c
  4064c4:	0a5a      	lsrs	r2, r3, #9
  4064c6:	2a04      	cmp	r2, #4
  4064c8:	d95b      	bls.n	406582 <_malloc_r+0x41e>
  4064ca:	2a14      	cmp	r2, #20
  4064cc:	f200 80ae 	bhi.w	40662c <_malloc_r+0x4c8>
  4064d0:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4064d4:	00c9      	lsls	r1, r1, #3
  4064d6:	325b      	adds	r2, #91	; 0x5b
  4064d8:	eb07 0c01 	add.w	ip, r7, r1
  4064dc:	5879      	ldr	r1, [r7, r1]
  4064de:	f1ac 0c08 	sub.w	ip, ip, #8
  4064e2:	458c      	cmp	ip, r1
  4064e4:	f000 8088 	beq.w	4065f8 <_malloc_r+0x494>
  4064e8:	684a      	ldr	r2, [r1, #4]
  4064ea:	f022 0203 	bic.w	r2, r2, #3
  4064ee:	4293      	cmp	r3, r2
  4064f0:	d273      	bcs.n	4065da <_malloc_r+0x476>
  4064f2:	6889      	ldr	r1, [r1, #8]
  4064f4:	458c      	cmp	ip, r1
  4064f6:	d1f7      	bne.n	4064e8 <_malloc_r+0x384>
  4064f8:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4064fc:	687b      	ldr	r3, [r7, #4]
  4064fe:	60e2      	str	r2, [r4, #12]
  406500:	f8c4 c008 	str.w	ip, [r4, #8]
  406504:	6094      	str	r4, [r2, #8]
  406506:	f8cc 400c 	str.w	r4, [ip, #12]
  40650a:	e68f      	b.n	40622c <_malloc_r+0xc8>
  40650c:	19a1      	adds	r1, r4, r6
  40650e:	f046 0c01 	orr.w	ip, r6, #1
  406512:	f042 0601 	orr.w	r6, r2, #1
  406516:	f8c4 c004 	str.w	ip, [r4, #4]
  40651a:	4628      	mov	r0, r5
  40651c:	6179      	str	r1, [r7, #20]
  40651e:	6139      	str	r1, [r7, #16]
  406520:	f8c1 e00c 	str.w	lr, [r1, #12]
  406524:	f8c1 e008 	str.w	lr, [r1, #8]
  406528:	604e      	str	r6, [r1, #4]
  40652a:	50e2      	str	r2, [r4, r3]
  40652c:	f000 f9f0 	bl	406910 <__malloc_unlock>
  406530:	3408      	adds	r4, #8
  406532:	e6dd      	b.n	4062f0 <_malloc_r+0x18c>
  406534:	687b      	ldr	r3, [r7, #4]
  406536:	e679      	b.n	40622c <_malloc_r+0xc8>
  406538:	f108 0801 	add.w	r8, r8, #1
  40653c:	f018 0f03 	tst.w	r8, #3
  406540:	f10c 0c08 	add.w	ip, ip, #8
  406544:	f47f ae85 	bne.w	406252 <_malloc_r+0xee>
  406548:	e02d      	b.n	4065a6 <_malloc_r+0x442>
  40654a:	68dc      	ldr	r4, [r3, #12]
  40654c:	42a3      	cmp	r3, r4
  40654e:	bf08      	it	eq
  406550:	3002      	addeq	r0, #2
  406552:	f43f ae3e 	beq.w	4061d2 <_malloc_r+0x6e>
  406556:	e6bb      	b.n	4062d0 <_malloc_r+0x16c>
  406558:	4419      	add	r1, r3
  40655a:	461c      	mov	r4, r3
  40655c:	684a      	ldr	r2, [r1, #4]
  40655e:	68db      	ldr	r3, [r3, #12]
  406560:	f854 6f08 	ldr.w	r6, [r4, #8]!
  406564:	f042 0201 	orr.w	r2, r2, #1
  406568:	604a      	str	r2, [r1, #4]
  40656a:	4628      	mov	r0, r5
  40656c:	60f3      	str	r3, [r6, #12]
  40656e:	609e      	str	r6, [r3, #8]
  406570:	f000 f9ce 	bl	406910 <__malloc_unlock>
  406574:	e6bc      	b.n	4062f0 <_malloc_r+0x18c>
  406576:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40657a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40657e:	00c3      	lsls	r3, r0, #3
  406580:	e612      	b.n	4061a8 <_malloc_r+0x44>
  406582:	099a      	lsrs	r2, r3, #6
  406584:	f102 0139 	add.w	r1, r2, #57	; 0x39
  406588:	00c9      	lsls	r1, r1, #3
  40658a:	3238      	adds	r2, #56	; 0x38
  40658c:	e7a4      	b.n	4064d8 <_malloc_r+0x374>
  40658e:	42bc      	cmp	r4, r7
  406590:	d054      	beq.n	40663c <_malloc_r+0x4d8>
  406592:	68bc      	ldr	r4, [r7, #8]
  406594:	6862      	ldr	r2, [r4, #4]
  406596:	f022 0203 	bic.w	r2, r2, #3
  40659a:	e75d      	b.n	406458 <_malloc_r+0x2f4>
  40659c:	f859 3908 	ldr.w	r3, [r9], #-8
  4065a0:	4599      	cmp	r9, r3
  4065a2:	f040 8086 	bne.w	4066b2 <_malloc_r+0x54e>
  4065a6:	f010 0f03 	tst.w	r0, #3
  4065aa:	f100 30ff 	add.w	r0, r0, #4294967295
  4065ae:	d1f5      	bne.n	40659c <_malloc_r+0x438>
  4065b0:	687b      	ldr	r3, [r7, #4]
  4065b2:	ea23 0304 	bic.w	r3, r3, r4
  4065b6:	607b      	str	r3, [r7, #4]
  4065b8:	0064      	lsls	r4, r4, #1
  4065ba:	429c      	cmp	r4, r3
  4065bc:	f63f aec7 	bhi.w	40634e <_malloc_r+0x1ea>
  4065c0:	2c00      	cmp	r4, #0
  4065c2:	f43f aec4 	beq.w	40634e <_malloc_r+0x1ea>
  4065c6:	421c      	tst	r4, r3
  4065c8:	4640      	mov	r0, r8
  4065ca:	f47f ae3e 	bne.w	40624a <_malloc_r+0xe6>
  4065ce:	0064      	lsls	r4, r4, #1
  4065d0:	421c      	tst	r4, r3
  4065d2:	f100 0004 	add.w	r0, r0, #4
  4065d6:	d0fa      	beq.n	4065ce <_malloc_r+0x46a>
  4065d8:	e637      	b.n	40624a <_malloc_r+0xe6>
  4065da:	468c      	mov	ip, r1
  4065dc:	e78c      	b.n	4064f8 <_malloc_r+0x394>
  4065de:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4065e2:	d815      	bhi.n	406610 <_malloc_r+0x4ac>
  4065e4:	0bf3      	lsrs	r3, r6, #15
  4065e6:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4065ea:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4065ee:	00c3      	lsls	r3, r0, #3
  4065f0:	e5da      	b.n	4061a8 <_malloc_r+0x44>
  4065f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4065f6:	e6ed      	b.n	4063d4 <_malloc_r+0x270>
  4065f8:	687b      	ldr	r3, [r7, #4]
  4065fa:	1092      	asrs	r2, r2, #2
  4065fc:	2101      	movs	r1, #1
  4065fe:	fa01 f202 	lsl.w	r2, r1, r2
  406602:	4313      	orrs	r3, r2
  406604:	607b      	str	r3, [r7, #4]
  406606:	4662      	mov	r2, ip
  406608:	e779      	b.n	4064fe <_malloc_r+0x39a>
  40660a:	2301      	movs	r3, #1
  40660c:	6053      	str	r3, [r2, #4]
  40660e:	e729      	b.n	406464 <_malloc_r+0x300>
  406610:	f240 5254 	movw	r2, #1364	; 0x554
  406614:	4293      	cmp	r3, r2
  406616:	d822      	bhi.n	40665e <_malloc_r+0x4fa>
  406618:	0cb3      	lsrs	r3, r6, #18
  40661a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40661e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  406622:	00c3      	lsls	r3, r0, #3
  406624:	e5c0      	b.n	4061a8 <_malloc_r+0x44>
  406626:	f103 0b10 	add.w	fp, r3, #16
  40662a:	e6ae      	b.n	40638a <_malloc_r+0x226>
  40662c:	2a54      	cmp	r2, #84	; 0x54
  40662e:	d829      	bhi.n	406684 <_malloc_r+0x520>
  406630:	0b1a      	lsrs	r2, r3, #12
  406632:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  406636:	00c9      	lsls	r1, r1, #3
  406638:	326e      	adds	r2, #110	; 0x6e
  40663a:	e74d      	b.n	4064d8 <_malloc_r+0x374>
  40663c:	4b20      	ldr	r3, [pc, #128]	; (4066c0 <_malloc_r+0x55c>)
  40663e:	6819      	ldr	r1, [r3, #0]
  406640:	4459      	add	r1, fp
  406642:	6019      	str	r1, [r3, #0]
  406644:	e6b2      	b.n	4063ac <_malloc_r+0x248>
  406646:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40664a:	2800      	cmp	r0, #0
  40664c:	f47f aeae 	bne.w	4063ac <_malloc_r+0x248>
  406650:	eb08 030b 	add.w	r3, r8, fp
  406654:	68ba      	ldr	r2, [r7, #8]
  406656:	f043 0301 	orr.w	r3, r3, #1
  40665a:	6053      	str	r3, [r2, #4]
  40665c:	e6ee      	b.n	40643c <_malloc_r+0x2d8>
  40665e:	207f      	movs	r0, #127	; 0x7f
  406660:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  406664:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  406668:	e59e      	b.n	4061a8 <_malloc_r+0x44>
  40666a:	f104 0108 	add.w	r1, r4, #8
  40666e:	4628      	mov	r0, r5
  406670:	9300      	str	r3, [sp, #0]
  406672:	f000 fe33 	bl	4072dc <_free_r>
  406676:	9b00      	ldr	r3, [sp, #0]
  406678:	6819      	ldr	r1, [r3, #0]
  40667a:	e6df      	b.n	40643c <_malloc_r+0x2d8>
  40667c:	2001      	movs	r0, #1
  40667e:	f04f 0900 	mov.w	r9, #0
  406682:	e6bc      	b.n	4063fe <_malloc_r+0x29a>
  406684:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406688:	d805      	bhi.n	406696 <_malloc_r+0x532>
  40668a:	0bda      	lsrs	r2, r3, #15
  40668c:	f102 0178 	add.w	r1, r2, #120	; 0x78
  406690:	00c9      	lsls	r1, r1, #3
  406692:	3277      	adds	r2, #119	; 0x77
  406694:	e720      	b.n	4064d8 <_malloc_r+0x374>
  406696:	f240 5154 	movw	r1, #1364	; 0x554
  40669a:	428a      	cmp	r2, r1
  40669c:	d805      	bhi.n	4066aa <_malloc_r+0x546>
  40669e:	0c9a      	lsrs	r2, r3, #18
  4066a0:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4066a4:	00c9      	lsls	r1, r1, #3
  4066a6:	327c      	adds	r2, #124	; 0x7c
  4066a8:	e716      	b.n	4064d8 <_malloc_r+0x374>
  4066aa:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4066ae:	227e      	movs	r2, #126	; 0x7e
  4066b0:	e712      	b.n	4064d8 <_malloc_r+0x374>
  4066b2:	687b      	ldr	r3, [r7, #4]
  4066b4:	e780      	b.n	4065b8 <_malloc_r+0x454>
  4066b6:	08f0      	lsrs	r0, r6, #3
  4066b8:	f106 0308 	add.w	r3, r6, #8
  4066bc:	e600      	b.n	4062c0 <_malloc_r+0x15c>
  4066be:	bf00      	nop
  4066c0:	20000a78 	.word	0x20000a78
	...

004066d0 <memchr>:
  4066d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4066d4:	2a10      	cmp	r2, #16
  4066d6:	db2b      	blt.n	406730 <memchr+0x60>
  4066d8:	f010 0f07 	tst.w	r0, #7
  4066dc:	d008      	beq.n	4066f0 <memchr+0x20>
  4066de:	f810 3b01 	ldrb.w	r3, [r0], #1
  4066e2:	3a01      	subs	r2, #1
  4066e4:	428b      	cmp	r3, r1
  4066e6:	d02d      	beq.n	406744 <memchr+0x74>
  4066e8:	f010 0f07 	tst.w	r0, #7
  4066ec:	b342      	cbz	r2, 406740 <memchr+0x70>
  4066ee:	d1f6      	bne.n	4066de <memchr+0xe>
  4066f0:	b4f0      	push	{r4, r5, r6, r7}
  4066f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4066f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4066fa:	f022 0407 	bic.w	r4, r2, #7
  4066fe:	f07f 0700 	mvns.w	r7, #0
  406702:	2300      	movs	r3, #0
  406704:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  406708:	3c08      	subs	r4, #8
  40670a:	ea85 0501 	eor.w	r5, r5, r1
  40670e:	ea86 0601 	eor.w	r6, r6, r1
  406712:	fa85 f547 	uadd8	r5, r5, r7
  406716:	faa3 f587 	sel	r5, r3, r7
  40671a:	fa86 f647 	uadd8	r6, r6, r7
  40671e:	faa5 f687 	sel	r6, r5, r7
  406722:	b98e      	cbnz	r6, 406748 <memchr+0x78>
  406724:	d1ee      	bne.n	406704 <memchr+0x34>
  406726:	bcf0      	pop	{r4, r5, r6, r7}
  406728:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40672c:	f002 0207 	and.w	r2, r2, #7
  406730:	b132      	cbz	r2, 406740 <memchr+0x70>
  406732:	f810 3b01 	ldrb.w	r3, [r0], #1
  406736:	3a01      	subs	r2, #1
  406738:	ea83 0301 	eor.w	r3, r3, r1
  40673c:	b113      	cbz	r3, 406744 <memchr+0x74>
  40673e:	d1f8      	bne.n	406732 <memchr+0x62>
  406740:	2000      	movs	r0, #0
  406742:	4770      	bx	lr
  406744:	3801      	subs	r0, #1
  406746:	4770      	bx	lr
  406748:	2d00      	cmp	r5, #0
  40674a:	bf06      	itte	eq
  40674c:	4635      	moveq	r5, r6
  40674e:	3803      	subeq	r0, #3
  406750:	3807      	subne	r0, #7
  406752:	f015 0f01 	tst.w	r5, #1
  406756:	d107      	bne.n	406768 <memchr+0x98>
  406758:	3001      	adds	r0, #1
  40675a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40675e:	bf02      	ittt	eq
  406760:	3001      	addeq	r0, #1
  406762:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406766:	3001      	addeq	r0, #1
  406768:	bcf0      	pop	{r4, r5, r6, r7}
  40676a:	3801      	subs	r0, #1
  40676c:	4770      	bx	lr
  40676e:	bf00      	nop

00406770 <memcmp>:
  406770:	2a03      	cmp	r2, #3
  406772:	b470      	push	{r4, r5, r6}
  406774:	d922      	bls.n	4067bc <memcmp+0x4c>
  406776:	ea40 0301 	orr.w	r3, r0, r1
  40677a:	079b      	lsls	r3, r3, #30
  40677c:	d011      	beq.n	4067a2 <memcmp+0x32>
  40677e:	7803      	ldrb	r3, [r0, #0]
  406780:	780c      	ldrb	r4, [r1, #0]
  406782:	42a3      	cmp	r3, r4
  406784:	d11d      	bne.n	4067c2 <memcmp+0x52>
  406786:	440a      	add	r2, r1
  406788:	3101      	adds	r1, #1
  40678a:	e005      	b.n	406798 <memcmp+0x28>
  40678c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  406790:	f811 4b01 	ldrb.w	r4, [r1], #1
  406794:	42a3      	cmp	r3, r4
  406796:	d114      	bne.n	4067c2 <memcmp+0x52>
  406798:	4291      	cmp	r1, r2
  40679a:	d1f7      	bne.n	40678c <memcmp+0x1c>
  40679c:	2000      	movs	r0, #0
  40679e:	bc70      	pop	{r4, r5, r6}
  4067a0:	4770      	bx	lr
  4067a2:	680d      	ldr	r5, [r1, #0]
  4067a4:	6806      	ldr	r6, [r0, #0]
  4067a6:	42ae      	cmp	r6, r5
  4067a8:	460c      	mov	r4, r1
  4067aa:	4603      	mov	r3, r0
  4067ac:	f101 0104 	add.w	r1, r1, #4
  4067b0:	f100 0004 	add.w	r0, r0, #4
  4067b4:	d108      	bne.n	4067c8 <memcmp+0x58>
  4067b6:	3a04      	subs	r2, #4
  4067b8:	2a03      	cmp	r2, #3
  4067ba:	d8f2      	bhi.n	4067a2 <memcmp+0x32>
  4067bc:	2a00      	cmp	r2, #0
  4067be:	d1de      	bne.n	40677e <memcmp+0xe>
  4067c0:	e7ec      	b.n	40679c <memcmp+0x2c>
  4067c2:	1b18      	subs	r0, r3, r4
  4067c4:	bc70      	pop	{r4, r5, r6}
  4067c6:	4770      	bx	lr
  4067c8:	4621      	mov	r1, r4
  4067ca:	4618      	mov	r0, r3
  4067cc:	e7d7      	b.n	40677e <memcmp+0xe>
  4067ce:	bf00      	nop

004067d0 <memcpy>:
  4067d0:	4684      	mov	ip, r0
  4067d2:	ea41 0300 	orr.w	r3, r1, r0
  4067d6:	f013 0303 	ands.w	r3, r3, #3
  4067da:	d16d      	bne.n	4068b8 <memcpy+0xe8>
  4067dc:	3a40      	subs	r2, #64	; 0x40
  4067de:	d341      	bcc.n	406864 <memcpy+0x94>
  4067e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4067e4:	f840 3b04 	str.w	r3, [r0], #4
  4067e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4067ec:	f840 3b04 	str.w	r3, [r0], #4
  4067f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4067f4:	f840 3b04 	str.w	r3, [r0], #4
  4067f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4067fc:	f840 3b04 	str.w	r3, [r0], #4
  406800:	f851 3b04 	ldr.w	r3, [r1], #4
  406804:	f840 3b04 	str.w	r3, [r0], #4
  406808:	f851 3b04 	ldr.w	r3, [r1], #4
  40680c:	f840 3b04 	str.w	r3, [r0], #4
  406810:	f851 3b04 	ldr.w	r3, [r1], #4
  406814:	f840 3b04 	str.w	r3, [r0], #4
  406818:	f851 3b04 	ldr.w	r3, [r1], #4
  40681c:	f840 3b04 	str.w	r3, [r0], #4
  406820:	f851 3b04 	ldr.w	r3, [r1], #4
  406824:	f840 3b04 	str.w	r3, [r0], #4
  406828:	f851 3b04 	ldr.w	r3, [r1], #4
  40682c:	f840 3b04 	str.w	r3, [r0], #4
  406830:	f851 3b04 	ldr.w	r3, [r1], #4
  406834:	f840 3b04 	str.w	r3, [r0], #4
  406838:	f851 3b04 	ldr.w	r3, [r1], #4
  40683c:	f840 3b04 	str.w	r3, [r0], #4
  406840:	f851 3b04 	ldr.w	r3, [r1], #4
  406844:	f840 3b04 	str.w	r3, [r0], #4
  406848:	f851 3b04 	ldr.w	r3, [r1], #4
  40684c:	f840 3b04 	str.w	r3, [r0], #4
  406850:	f851 3b04 	ldr.w	r3, [r1], #4
  406854:	f840 3b04 	str.w	r3, [r0], #4
  406858:	f851 3b04 	ldr.w	r3, [r1], #4
  40685c:	f840 3b04 	str.w	r3, [r0], #4
  406860:	3a40      	subs	r2, #64	; 0x40
  406862:	d2bd      	bcs.n	4067e0 <memcpy+0x10>
  406864:	3230      	adds	r2, #48	; 0x30
  406866:	d311      	bcc.n	40688c <memcpy+0xbc>
  406868:	f851 3b04 	ldr.w	r3, [r1], #4
  40686c:	f840 3b04 	str.w	r3, [r0], #4
  406870:	f851 3b04 	ldr.w	r3, [r1], #4
  406874:	f840 3b04 	str.w	r3, [r0], #4
  406878:	f851 3b04 	ldr.w	r3, [r1], #4
  40687c:	f840 3b04 	str.w	r3, [r0], #4
  406880:	f851 3b04 	ldr.w	r3, [r1], #4
  406884:	f840 3b04 	str.w	r3, [r0], #4
  406888:	3a10      	subs	r2, #16
  40688a:	d2ed      	bcs.n	406868 <memcpy+0x98>
  40688c:	320c      	adds	r2, #12
  40688e:	d305      	bcc.n	40689c <memcpy+0xcc>
  406890:	f851 3b04 	ldr.w	r3, [r1], #4
  406894:	f840 3b04 	str.w	r3, [r0], #4
  406898:	3a04      	subs	r2, #4
  40689a:	d2f9      	bcs.n	406890 <memcpy+0xc0>
  40689c:	3204      	adds	r2, #4
  40689e:	d008      	beq.n	4068b2 <memcpy+0xe2>
  4068a0:	07d2      	lsls	r2, r2, #31
  4068a2:	bf1c      	itt	ne
  4068a4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4068a8:	f800 3b01 	strbne.w	r3, [r0], #1
  4068ac:	d301      	bcc.n	4068b2 <memcpy+0xe2>
  4068ae:	880b      	ldrh	r3, [r1, #0]
  4068b0:	8003      	strh	r3, [r0, #0]
  4068b2:	4660      	mov	r0, ip
  4068b4:	4770      	bx	lr
  4068b6:	bf00      	nop
  4068b8:	2a08      	cmp	r2, #8
  4068ba:	d313      	bcc.n	4068e4 <memcpy+0x114>
  4068bc:	078b      	lsls	r3, r1, #30
  4068be:	d08d      	beq.n	4067dc <memcpy+0xc>
  4068c0:	f010 0303 	ands.w	r3, r0, #3
  4068c4:	d08a      	beq.n	4067dc <memcpy+0xc>
  4068c6:	f1c3 0304 	rsb	r3, r3, #4
  4068ca:	1ad2      	subs	r2, r2, r3
  4068cc:	07db      	lsls	r3, r3, #31
  4068ce:	bf1c      	itt	ne
  4068d0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4068d4:	f800 3b01 	strbne.w	r3, [r0], #1
  4068d8:	d380      	bcc.n	4067dc <memcpy+0xc>
  4068da:	f831 3b02 	ldrh.w	r3, [r1], #2
  4068de:	f820 3b02 	strh.w	r3, [r0], #2
  4068e2:	e77b      	b.n	4067dc <memcpy+0xc>
  4068e4:	3a04      	subs	r2, #4
  4068e6:	d3d9      	bcc.n	40689c <memcpy+0xcc>
  4068e8:	3a01      	subs	r2, #1
  4068ea:	f811 3b01 	ldrb.w	r3, [r1], #1
  4068ee:	f800 3b01 	strb.w	r3, [r0], #1
  4068f2:	d2f9      	bcs.n	4068e8 <memcpy+0x118>
  4068f4:	780b      	ldrb	r3, [r1, #0]
  4068f6:	7003      	strb	r3, [r0, #0]
  4068f8:	784b      	ldrb	r3, [r1, #1]
  4068fa:	7043      	strb	r3, [r0, #1]
  4068fc:	788b      	ldrb	r3, [r1, #2]
  4068fe:	7083      	strb	r3, [r0, #2]
  406900:	4660      	mov	r0, ip
  406902:	4770      	bx	lr

00406904 <__malloc_lock>:
  406904:	4801      	ldr	r0, [pc, #4]	; (40690c <__malloc_lock+0x8>)
  406906:	f7ff bc29 	b.w	40615c <__retarget_lock_acquire_recursive>
  40690a:	bf00      	nop
  40690c:	2001955c 	.word	0x2001955c

00406910 <__malloc_unlock>:
  406910:	4801      	ldr	r0, [pc, #4]	; (406918 <__malloc_unlock+0x8>)
  406912:	f7ff bc25 	b.w	406160 <__retarget_lock_release_recursive>
  406916:	bf00      	nop
  406918:	2001955c 	.word	0x2001955c

0040691c <_Balloc>:
  40691c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40691e:	b570      	push	{r4, r5, r6, lr}
  406920:	4605      	mov	r5, r0
  406922:	460c      	mov	r4, r1
  406924:	b14b      	cbz	r3, 40693a <_Balloc+0x1e>
  406926:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40692a:	b180      	cbz	r0, 40694e <_Balloc+0x32>
  40692c:	6802      	ldr	r2, [r0, #0]
  40692e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  406932:	2300      	movs	r3, #0
  406934:	6103      	str	r3, [r0, #16]
  406936:	60c3      	str	r3, [r0, #12]
  406938:	bd70      	pop	{r4, r5, r6, pc}
  40693a:	2221      	movs	r2, #33	; 0x21
  40693c:	2104      	movs	r1, #4
  40693e:	f000 fc4d 	bl	4071dc <_calloc_r>
  406942:	64e8      	str	r0, [r5, #76]	; 0x4c
  406944:	4603      	mov	r3, r0
  406946:	2800      	cmp	r0, #0
  406948:	d1ed      	bne.n	406926 <_Balloc+0xa>
  40694a:	2000      	movs	r0, #0
  40694c:	bd70      	pop	{r4, r5, r6, pc}
  40694e:	2101      	movs	r1, #1
  406950:	fa01 f604 	lsl.w	r6, r1, r4
  406954:	1d72      	adds	r2, r6, #5
  406956:	4628      	mov	r0, r5
  406958:	0092      	lsls	r2, r2, #2
  40695a:	f000 fc3f 	bl	4071dc <_calloc_r>
  40695e:	2800      	cmp	r0, #0
  406960:	d0f3      	beq.n	40694a <_Balloc+0x2e>
  406962:	6044      	str	r4, [r0, #4]
  406964:	6086      	str	r6, [r0, #8]
  406966:	e7e4      	b.n	406932 <_Balloc+0x16>

00406968 <_Bfree>:
  406968:	b131      	cbz	r1, 406978 <_Bfree+0x10>
  40696a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40696c:	684a      	ldr	r2, [r1, #4]
  40696e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  406972:	6008      	str	r0, [r1, #0]
  406974:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  406978:	4770      	bx	lr
  40697a:	bf00      	nop

0040697c <__multadd>:
  40697c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40697e:	690c      	ldr	r4, [r1, #16]
  406980:	b083      	sub	sp, #12
  406982:	460d      	mov	r5, r1
  406984:	4606      	mov	r6, r0
  406986:	f101 0e14 	add.w	lr, r1, #20
  40698a:	2700      	movs	r7, #0
  40698c:	f8de 0000 	ldr.w	r0, [lr]
  406990:	b281      	uxth	r1, r0
  406992:	fb02 3301 	mla	r3, r2, r1, r3
  406996:	0c01      	lsrs	r1, r0, #16
  406998:	0c18      	lsrs	r0, r3, #16
  40699a:	fb02 0101 	mla	r1, r2, r1, r0
  40699e:	b29b      	uxth	r3, r3
  4069a0:	3701      	adds	r7, #1
  4069a2:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  4069a6:	42bc      	cmp	r4, r7
  4069a8:	f84e 3b04 	str.w	r3, [lr], #4
  4069ac:	ea4f 4311 	mov.w	r3, r1, lsr #16
  4069b0:	dcec      	bgt.n	40698c <__multadd+0x10>
  4069b2:	b13b      	cbz	r3, 4069c4 <__multadd+0x48>
  4069b4:	68aa      	ldr	r2, [r5, #8]
  4069b6:	4294      	cmp	r4, r2
  4069b8:	da07      	bge.n	4069ca <__multadd+0x4e>
  4069ba:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  4069be:	3401      	adds	r4, #1
  4069c0:	6153      	str	r3, [r2, #20]
  4069c2:	612c      	str	r4, [r5, #16]
  4069c4:	4628      	mov	r0, r5
  4069c6:	b003      	add	sp, #12
  4069c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4069ca:	6869      	ldr	r1, [r5, #4]
  4069cc:	9301      	str	r3, [sp, #4]
  4069ce:	3101      	adds	r1, #1
  4069d0:	4630      	mov	r0, r6
  4069d2:	f7ff ffa3 	bl	40691c <_Balloc>
  4069d6:	692a      	ldr	r2, [r5, #16]
  4069d8:	3202      	adds	r2, #2
  4069da:	f105 010c 	add.w	r1, r5, #12
  4069de:	4607      	mov	r7, r0
  4069e0:	0092      	lsls	r2, r2, #2
  4069e2:	300c      	adds	r0, #12
  4069e4:	f7ff fef4 	bl	4067d0 <memcpy>
  4069e8:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  4069ea:	6869      	ldr	r1, [r5, #4]
  4069ec:	9b01      	ldr	r3, [sp, #4]
  4069ee:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4069f2:	6028      	str	r0, [r5, #0]
  4069f4:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4069f8:	463d      	mov	r5, r7
  4069fa:	e7de      	b.n	4069ba <__multadd+0x3e>

004069fc <__hi0bits>:
  4069fc:	0c02      	lsrs	r2, r0, #16
  4069fe:	0412      	lsls	r2, r2, #16
  406a00:	4603      	mov	r3, r0
  406a02:	b9b2      	cbnz	r2, 406a32 <__hi0bits+0x36>
  406a04:	0403      	lsls	r3, r0, #16
  406a06:	2010      	movs	r0, #16
  406a08:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  406a0c:	bf04      	itt	eq
  406a0e:	021b      	lsleq	r3, r3, #8
  406a10:	3008      	addeq	r0, #8
  406a12:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  406a16:	bf04      	itt	eq
  406a18:	011b      	lsleq	r3, r3, #4
  406a1a:	3004      	addeq	r0, #4
  406a1c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  406a20:	bf04      	itt	eq
  406a22:	009b      	lsleq	r3, r3, #2
  406a24:	3002      	addeq	r0, #2
  406a26:	2b00      	cmp	r3, #0
  406a28:	db02      	blt.n	406a30 <__hi0bits+0x34>
  406a2a:	005b      	lsls	r3, r3, #1
  406a2c:	d403      	bmi.n	406a36 <__hi0bits+0x3a>
  406a2e:	2020      	movs	r0, #32
  406a30:	4770      	bx	lr
  406a32:	2000      	movs	r0, #0
  406a34:	e7e8      	b.n	406a08 <__hi0bits+0xc>
  406a36:	3001      	adds	r0, #1
  406a38:	4770      	bx	lr
  406a3a:	bf00      	nop

00406a3c <__lo0bits>:
  406a3c:	6803      	ldr	r3, [r0, #0]
  406a3e:	f013 0207 	ands.w	r2, r3, #7
  406a42:	4601      	mov	r1, r0
  406a44:	d007      	beq.n	406a56 <__lo0bits+0x1a>
  406a46:	07da      	lsls	r2, r3, #31
  406a48:	d421      	bmi.n	406a8e <__lo0bits+0x52>
  406a4a:	0798      	lsls	r0, r3, #30
  406a4c:	d421      	bmi.n	406a92 <__lo0bits+0x56>
  406a4e:	089b      	lsrs	r3, r3, #2
  406a50:	600b      	str	r3, [r1, #0]
  406a52:	2002      	movs	r0, #2
  406a54:	4770      	bx	lr
  406a56:	b298      	uxth	r0, r3
  406a58:	b198      	cbz	r0, 406a82 <__lo0bits+0x46>
  406a5a:	4610      	mov	r0, r2
  406a5c:	f013 0fff 	tst.w	r3, #255	; 0xff
  406a60:	bf04      	itt	eq
  406a62:	0a1b      	lsreq	r3, r3, #8
  406a64:	3008      	addeq	r0, #8
  406a66:	071a      	lsls	r2, r3, #28
  406a68:	bf04      	itt	eq
  406a6a:	091b      	lsreq	r3, r3, #4
  406a6c:	3004      	addeq	r0, #4
  406a6e:	079a      	lsls	r2, r3, #30
  406a70:	bf04      	itt	eq
  406a72:	089b      	lsreq	r3, r3, #2
  406a74:	3002      	addeq	r0, #2
  406a76:	07da      	lsls	r2, r3, #31
  406a78:	d407      	bmi.n	406a8a <__lo0bits+0x4e>
  406a7a:	085b      	lsrs	r3, r3, #1
  406a7c:	d104      	bne.n	406a88 <__lo0bits+0x4c>
  406a7e:	2020      	movs	r0, #32
  406a80:	4770      	bx	lr
  406a82:	0c1b      	lsrs	r3, r3, #16
  406a84:	2010      	movs	r0, #16
  406a86:	e7e9      	b.n	406a5c <__lo0bits+0x20>
  406a88:	3001      	adds	r0, #1
  406a8a:	600b      	str	r3, [r1, #0]
  406a8c:	4770      	bx	lr
  406a8e:	2000      	movs	r0, #0
  406a90:	4770      	bx	lr
  406a92:	085b      	lsrs	r3, r3, #1
  406a94:	600b      	str	r3, [r1, #0]
  406a96:	2001      	movs	r0, #1
  406a98:	4770      	bx	lr
  406a9a:	bf00      	nop

00406a9c <__i2b>:
  406a9c:	b510      	push	{r4, lr}
  406a9e:	460c      	mov	r4, r1
  406aa0:	2101      	movs	r1, #1
  406aa2:	f7ff ff3b 	bl	40691c <_Balloc>
  406aa6:	2201      	movs	r2, #1
  406aa8:	6144      	str	r4, [r0, #20]
  406aaa:	6102      	str	r2, [r0, #16]
  406aac:	bd10      	pop	{r4, pc}
  406aae:	bf00      	nop

00406ab0 <__multiply>:
  406ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406ab4:	690c      	ldr	r4, [r1, #16]
  406ab6:	6915      	ldr	r5, [r2, #16]
  406ab8:	42ac      	cmp	r4, r5
  406aba:	b083      	sub	sp, #12
  406abc:	468b      	mov	fp, r1
  406abe:	4616      	mov	r6, r2
  406ac0:	da04      	bge.n	406acc <__multiply+0x1c>
  406ac2:	4622      	mov	r2, r4
  406ac4:	46b3      	mov	fp, r6
  406ac6:	462c      	mov	r4, r5
  406ac8:	460e      	mov	r6, r1
  406aca:	4615      	mov	r5, r2
  406acc:	f8db 3008 	ldr.w	r3, [fp, #8]
  406ad0:	f8db 1004 	ldr.w	r1, [fp, #4]
  406ad4:	eb04 0805 	add.w	r8, r4, r5
  406ad8:	4598      	cmp	r8, r3
  406ada:	bfc8      	it	gt
  406adc:	3101      	addgt	r1, #1
  406ade:	f7ff ff1d 	bl	40691c <_Balloc>
  406ae2:	f100 0914 	add.w	r9, r0, #20
  406ae6:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  406aea:	45d1      	cmp	r9, sl
  406aec:	9000      	str	r0, [sp, #0]
  406aee:	d205      	bcs.n	406afc <__multiply+0x4c>
  406af0:	464b      	mov	r3, r9
  406af2:	2100      	movs	r1, #0
  406af4:	f843 1b04 	str.w	r1, [r3], #4
  406af8:	459a      	cmp	sl, r3
  406afa:	d8fb      	bhi.n	406af4 <__multiply+0x44>
  406afc:	f106 0c14 	add.w	ip, r6, #20
  406b00:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  406b04:	f10b 0b14 	add.w	fp, fp, #20
  406b08:	459c      	cmp	ip, r3
  406b0a:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  406b0e:	d24c      	bcs.n	406baa <__multiply+0xfa>
  406b10:	f8cd a004 	str.w	sl, [sp, #4]
  406b14:	469a      	mov	sl, r3
  406b16:	f8dc 5000 	ldr.w	r5, [ip]
  406b1a:	b2af      	uxth	r7, r5
  406b1c:	b1ef      	cbz	r7, 406b5a <__multiply+0xaa>
  406b1e:	2100      	movs	r1, #0
  406b20:	464d      	mov	r5, r9
  406b22:	465e      	mov	r6, fp
  406b24:	460c      	mov	r4, r1
  406b26:	f856 2b04 	ldr.w	r2, [r6], #4
  406b2a:	6828      	ldr	r0, [r5, #0]
  406b2c:	b293      	uxth	r3, r2
  406b2e:	b281      	uxth	r1, r0
  406b30:	fb07 1303 	mla	r3, r7, r3, r1
  406b34:	0c12      	lsrs	r2, r2, #16
  406b36:	0c01      	lsrs	r1, r0, #16
  406b38:	4423      	add	r3, r4
  406b3a:	fb07 1102 	mla	r1, r7, r2, r1
  406b3e:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  406b42:	b29b      	uxth	r3, r3
  406b44:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  406b48:	45b6      	cmp	lr, r6
  406b4a:	f845 3b04 	str.w	r3, [r5], #4
  406b4e:	ea4f 4411 	mov.w	r4, r1, lsr #16
  406b52:	d8e8      	bhi.n	406b26 <__multiply+0x76>
  406b54:	602c      	str	r4, [r5, #0]
  406b56:	f8dc 5000 	ldr.w	r5, [ip]
  406b5a:	0c2d      	lsrs	r5, r5, #16
  406b5c:	d01d      	beq.n	406b9a <__multiply+0xea>
  406b5e:	f8d9 3000 	ldr.w	r3, [r9]
  406b62:	4648      	mov	r0, r9
  406b64:	461c      	mov	r4, r3
  406b66:	4659      	mov	r1, fp
  406b68:	2200      	movs	r2, #0
  406b6a:	880e      	ldrh	r6, [r1, #0]
  406b6c:	0c24      	lsrs	r4, r4, #16
  406b6e:	fb05 4406 	mla	r4, r5, r6, r4
  406b72:	4422      	add	r2, r4
  406b74:	b29b      	uxth	r3, r3
  406b76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  406b7a:	f840 3b04 	str.w	r3, [r0], #4
  406b7e:	f851 3b04 	ldr.w	r3, [r1], #4
  406b82:	6804      	ldr	r4, [r0, #0]
  406b84:	0c1b      	lsrs	r3, r3, #16
  406b86:	b2a6      	uxth	r6, r4
  406b88:	fb05 6303 	mla	r3, r5, r3, r6
  406b8c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  406b90:	458e      	cmp	lr, r1
  406b92:	ea4f 4213 	mov.w	r2, r3, lsr #16
  406b96:	d8e8      	bhi.n	406b6a <__multiply+0xba>
  406b98:	6003      	str	r3, [r0, #0]
  406b9a:	f10c 0c04 	add.w	ip, ip, #4
  406b9e:	45e2      	cmp	sl, ip
  406ba0:	f109 0904 	add.w	r9, r9, #4
  406ba4:	d8b7      	bhi.n	406b16 <__multiply+0x66>
  406ba6:	f8dd a004 	ldr.w	sl, [sp, #4]
  406baa:	f1b8 0f00 	cmp.w	r8, #0
  406bae:	dd0b      	ble.n	406bc8 <__multiply+0x118>
  406bb0:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  406bb4:	f1aa 0a04 	sub.w	sl, sl, #4
  406bb8:	b11b      	cbz	r3, 406bc2 <__multiply+0x112>
  406bba:	e005      	b.n	406bc8 <__multiply+0x118>
  406bbc:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  406bc0:	b913      	cbnz	r3, 406bc8 <__multiply+0x118>
  406bc2:	f1b8 0801 	subs.w	r8, r8, #1
  406bc6:	d1f9      	bne.n	406bbc <__multiply+0x10c>
  406bc8:	9800      	ldr	r0, [sp, #0]
  406bca:	f8c0 8010 	str.w	r8, [r0, #16]
  406bce:	b003      	add	sp, #12
  406bd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406bd4 <__pow5mult>:
  406bd4:	f012 0303 	ands.w	r3, r2, #3
  406bd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406bdc:	4614      	mov	r4, r2
  406bde:	4607      	mov	r7, r0
  406be0:	d12e      	bne.n	406c40 <__pow5mult+0x6c>
  406be2:	460d      	mov	r5, r1
  406be4:	10a4      	asrs	r4, r4, #2
  406be6:	d01c      	beq.n	406c22 <__pow5mult+0x4e>
  406be8:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  406bea:	b396      	cbz	r6, 406c52 <__pow5mult+0x7e>
  406bec:	07e3      	lsls	r3, r4, #31
  406bee:	f04f 0800 	mov.w	r8, #0
  406bf2:	d406      	bmi.n	406c02 <__pow5mult+0x2e>
  406bf4:	1064      	asrs	r4, r4, #1
  406bf6:	d014      	beq.n	406c22 <__pow5mult+0x4e>
  406bf8:	6830      	ldr	r0, [r6, #0]
  406bfa:	b1a8      	cbz	r0, 406c28 <__pow5mult+0x54>
  406bfc:	4606      	mov	r6, r0
  406bfe:	07e3      	lsls	r3, r4, #31
  406c00:	d5f8      	bpl.n	406bf4 <__pow5mult+0x20>
  406c02:	4632      	mov	r2, r6
  406c04:	4629      	mov	r1, r5
  406c06:	4638      	mov	r0, r7
  406c08:	f7ff ff52 	bl	406ab0 <__multiply>
  406c0c:	b1b5      	cbz	r5, 406c3c <__pow5mult+0x68>
  406c0e:	686a      	ldr	r2, [r5, #4]
  406c10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406c12:	1064      	asrs	r4, r4, #1
  406c14:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406c18:	6029      	str	r1, [r5, #0]
  406c1a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  406c1e:	4605      	mov	r5, r0
  406c20:	d1ea      	bne.n	406bf8 <__pow5mult+0x24>
  406c22:	4628      	mov	r0, r5
  406c24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406c28:	4632      	mov	r2, r6
  406c2a:	4631      	mov	r1, r6
  406c2c:	4638      	mov	r0, r7
  406c2e:	f7ff ff3f 	bl	406ab0 <__multiply>
  406c32:	6030      	str	r0, [r6, #0]
  406c34:	f8c0 8000 	str.w	r8, [r0]
  406c38:	4606      	mov	r6, r0
  406c3a:	e7e0      	b.n	406bfe <__pow5mult+0x2a>
  406c3c:	4605      	mov	r5, r0
  406c3e:	e7d9      	b.n	406bf4 <__pow5mult+0x20>
  406c40:	1e5a      	subs	r2, r3, #1
  406c42:	4d0b      	ldr	r5, [pc, #44]	; (406c70 <__pow5mult+0x9c>)
  406c44:	2300      	movs	r3, #0
  406c46:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  406c4a:	f7ff fe97 	bl	40697c <__multadd>
  406c4e:	4605      	mov	r5, r0
  406c50:	e7c8      	b.n	406be4 <__pow5mult+0x10>
  406c52:	2101      	movs	r1, #1
  406c54:	4638      	mov	r0, r7
  406c56:	f7ff fe61 	bl	40691c <_Balloc>
  406c5a:	f240 2171 	movw	r1, #625	; 0x271
  406c5e:	2201      	movs	r2, #1
  406c60:	2300      	movs	r3, #0
  406c62:	6141      	str	r1, [r0, #20]
  406c64:	6102      	str	r2, [r0, #16]
  406c66:	4606      	mov	r6, r0
  406c68:	64b8      	str	r0, [r7, #72]	; 0x48
  406c6a:	6003      	str	r3, [r0, #0]
  406c6c:	e7be      	b.n	406bec <__pow5mult+0x18>
  406c6e:	bf00      	nop
  406c70:	004090a0 	.word	0x004090a0

00406c74 <__lshift>:
  406c74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406c78:	4691      	mov	r9, r2
  406c7a:	690a      	ldr	r2, [r1, #16]
  406c7c:	688b      	ldr	r3, [r1, #8]
  406c7e:	ea4f 1469 	mov.w	r4, r9, asr #5
  406c82:	eb04 0802 	add.w	r8, r4, r2
  406c86:	f108 0501 	add.w	r5, r8, #1
  406c8a:	429d      	cmp	r5, r3
  406c8c:	460e      	mov	r6, r1
  406c8e:	4607      	mov	r7, r0
  406c90:	6849      	ldr	r1, [r1, #4]
  406c92:	dd04      	ble.n	406c9e <__lshift+0x2a>
  406c94:	005b      	lsls	r3, r3, #1
  406c96:	429d      	cmp	r5, r3
  406c98:	f101 0101 	add.w	r1, r1, #1
  406c9c:	dcfa      	bgt.n	406c94 <__lshift+0x20>
  406c9e:	4638      	mov	r0, r7
  406ca0:	f7ff fe3c 	bl	40691c <_Balloc>
  406ca4:	2c00      	cmp	r4, #0
  406ca6:	f100 0314 	add.w	r3, r0, #20
  406caa:	dd06      	ble.n	406cba <__lshift+0x46>
  406cac:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  406cb0:	2100      	movs	r1, #0
  406cb2:	f843 1b04 	str.w	r1, [r3], #4
  406cb6:	429a      	cmp	r2, r3
  406cb8:	d1fb      	bne.n	406cb2 <__lshift+0x3e>
  406cba:	6934      	ldr	r4, [r6, #16]
  406cbc:	f106 0114 	add.w	r1, r6, #20
  406cc0:	f019 091f 	ands.w	r9, r9, #31
  406cc4:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  406cc8:	d01d      	beq.n	406d06 <__lshift+0x92>
  406cca:	f1c9 0c20 	rsb	ip, r9, #32
  406cce:	2200      	movs	r2, #0
  406cd0:	680c      	ldr	r4, [r1, #0]
  406cd2:	fa04 f409 	lsl.w	r4, r4, r9
  406cd6:	4314      	orrs	r4, r2
  406cd8:	f843 4b04 	str.w	r4, [r3], #4
  406cdc:	f851 2b04 	ldr.w	r2, [r1], #4
  406ce0:	458e      	cmp	lr, r1
  406ce2:	fa22 f20c 	lsr.w	r2, r2, ip
  406ce6:	d8f3      	bhi.n	406cd0 <__lshift+0x5c>
  406ce8:	601a      	str	r2, [r3, #0]
  406cea:	b10a      	cbz	r2, 406cf0 <__lshift+0x7c>
  406cec:	f108 0502 	add.w	r5, r8, #2
  406cf0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406cf2:	6872      	ldr	r2, [r6, #4]
  406cf4:	3d01      	subs	r5, #1
  406cf6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406cfa:	6105      	str	r5, [r0, #16]
  406cfc:	6031      	str	r1, [r6, #0]
  406cfe:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  406d02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406d06:	3b04      	subs	r3, #4
  406d08:	f851 2b04 	ldr.w	r2, [r1], #4
  406d0c:	f843 2f04 	str.w	r2, [r3, #4]!
  406d10:	458e      	cmp	lr, r1
  406d12:	d8f9      	bhi.n	406d08 <__lshift+0x94>
  406d14:	e7ec      	b.n	406cf0 <__lshift+0x7c>
  406d16:	bf00      	nop

00406d18 <__mcmp>:
  406d18:	b430      	push	{r4, r5}
  406d1a:	690b      	ldr	r3, [r1, #16]
  406d1c:	4605      	mov	r5, r0
  406d1e:	6900      	ldr	r0, [r0, #16]
  406d20:	1ac0      	subs	r0, r0, r3
  406d22:	d10f      	bne.n	406d44 <__mcmp+0x2c>
  406d24:	009b      	lsls	r3, r3, #2
  406d26:	3514      	adds	r5, #20
  406d28:	3114      	adds	r1, #20
  406d2a:	4419      	add	r1, r3
  406d2c:	442b      	add	r3, r5
  406d2e:	e001      	b.n	406d34 <__mcmp+0x1c>
  406d30:	429d      	cmp	r5, r3
  406d32:	d207      	bcs.n	406d44 <__mcmp+0x2c>
  406d34:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  406d38:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  406d3c:	4294      	cmp	r4, r2
  406d3e:	d0f7      	beq.n	406d30 <__mcmp+0x18>
  406d40:	d302      	bcc.n	406d48 <__mcmp+0x30>
  406d42:	2001      	movs	r0, #1
  406d44:	bc30      	pop	{r4, r5}
  406d46:	4770      	bx	lr
  406d48:	f04f 30ff 	mov.w	r0, #4294967295
  406d4c:	e7fa      	b.n	406d44 <__mcmp+0x2c>
  406d4e:	bf00      	nop

00406d50 <__mdiff>:
  406d50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406d54:	690f      	ldr	r7, [r1, #16]
  406d56:	460e      	mov	r6, r1
  406d58:	6911      	ldr	r1, [r2, #16]
  406d5a:	1a7f      	subs	r7, r7, r1
  406d5c:	2f00      	cmp	r7, #0
  406d5e:	4690      	mov	r8, r2
  406d60:	d117      	bne.n	406d92 <__mdiff+0x42>
  406d62:	0089      	lsls	r1, r1, #2
  406d64:	f106 0514 	add.w	r5, r6, #20
  406d68:	f102 0e14 	add.w	lr, r2, #20
  406d6c:	186b      	adds	r3, r5, r1
  406d6e:	4471      	add	r1, lr
  406d70:	e001      	b.n	406d76 <__mdiff+0x26>
  406d72:	429d      	cmp	r5, r3
  406d74:	d25c      	bcs.n	406e30 <__mdiff+0xe0>
  406d76:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  406d7a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  406d7e:	42a2      	cmp	r2, r4
  406d80:	d0f7      	beq.n	406d72 <__mdiff+0x22>
  406d82:	d25e      	bcs.n	406e42 <__mdiff+0xf2>
  406d84:	4633      	mov	r3, r6
  406d86:	462c      	mov	r4, r5
  406d88:	4646      	mov	r6, r8
  406d8a:	4675      	mov	r5, lr
  406d8c:	4698      	mov	r8, r3
  406d8e:	2701      	movs	r7, #1
  406d90:	e005      	b.n	406d9e <__mdiff+0x4e>
  406d92:	db58      	blt.n	406e46 <__mdiff+0xf6>
  406d94:	f106 0514 	add.w	r5, r6, #20
  406d98:	f108 0414 	add.w	r4, r8, #20
  406d9c:	2700      	movs	r7, #0
  406d9e:	6871      	ldr	r1, [r6, #4]
  406da0:	f7ff fdbc 	bl	40691c <_Balloc>
  406da4:	f8d8 3010 	ldr.w	r3, [r8, #16]
  406da8:	6936      	ldr	r6, [r6, #16]
  406daa:	60c7      	str	r7, [r0, #12]
  406dac:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  406db0:	46a6      	mov	lr, r4
  406db2:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  406db6:	f100 0414 	add.w	r4, r0, #20
  406dba:	2300      	movs	r3, #0
  406dbc:	f85e 1b04 	ldr.w	r1, [lr], #4
  406dc0:	f855 8b04 	ldr.w	r8, [r5], #4
  406dc4:	b28a      	uxth	r2, r1
  406dc6:	fa13 f388 	uxtah	r3, r3, r8
  406dca:	0c09      	lsrs	r1, r1, #16
  406dcc:	1a9a      	subs	r2, r3, r2
  406dce:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  406dd2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  406dd6:	b292      	uxth	r2, r2
  406dd8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  406ddc:	45f4      	cmp	ip, lr
  406dde:	f844 2b04 	str.w	r2, [r4], #4
  406de2:	ea4f 4323 	mov.w	r3, r3, asr #16
  406de6:	d8e9      	bhi.n	406dbc <__mdiff+0x6c>
  406de8:	42af      	cmp	r7, r5
  406dea:	d917      	bls.n	406e1c <__mdiff+0xcc>
  406dec:	46a4      	mov	ip, r4
  406dee:	46ae      	mov	lr, r5
  406df0:	f85e 2b04 	ldr.w	r2, [lr], #4
  406df4:	fa13 f382 	uxtah	r3, r3, r2
  406df8:	1419      	asrs	r1, r3, #16
  406dfa:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  406dfe:	b29b      	uxth	r3, r3
  406e00:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  406e04:	4577      	cmp	r7, lr
  406e06:	f84c 2b04 	str.w	r2, [ip], #4
  406e0a:	ea4f 4321 	mov.w	r3, r1, asr #16
  406e0e:	d8ef      	bhi.n	406df0 <__mdiff+0xa0>
  406e10:	43ed      	mvns	r5, r5
  406e12:	442f      	add	r7, r5
  406e14:	f027 0703 	bic.w	r7, r7, #3
  406e18:	3704      	adds	r7, #4
  406e1a:	443c      	add	r4, r7
  406e1c:	3c04      	subs	r4, #4
  406e1e:	b922      	cbnz	r2, 406e2a <__mdiff+0xda>
  406e20:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  406e24:	3e01      	subs	r6, #1
  406e26:	2b00      	cmp	r3, #0
  406e28:	d0fa      	beq.n	406e20 <__mdiff+0xd0>
  406e2a:	6106      	str	r6, [r0, #16]
  406e2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406e30:	2100      	movs	r1, #0
  406e32:	f7ff fd73 	bl	40691c <_Balloc>
  406e36:	2201      	movs	r2, #1
  406e38:	2300      	movs	r3, #0
  406e3a:	6102      	str	r2, [r0, #16]
  406e3c:	6143      	str	r3, [r0, #20]
  406e3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406e42:	4674      	mov	r4, lr
  406e44:	e7ab      	b.n	406d9e <__mdiff+0x4e>
  406e46:	4633      	mov	r3, r6
  406e48:	f106 0414 	add.w	r4, r6, #20
  406e4c:	f102 0514 	add.w	r5, r2, #20
  406e50:	4616      	mov	r6, r2
  406e52:	2701      	movs	r7, #1
  406e54:	4698      	mov	r8, r3
  406e56:	e7a2      	b.n	406d9e <__mdiff+0x4e>

00406e58 <__d2b>:
  406e58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406e5c:	b082      	sub	sp, #8
  406e5e:	2101      	movs	r1, #1
  406e60:	461c      	mov	r4, r3
  406e62:	f3c3 570a 	ubfx	r7, r3, #20, #11
  406e66:	4615      	mov	r5, r2
  406e68:	9e08      	ldr	r6, [sp, #32]
  406e6a:	f7ff fd57 	bl	40691c <_Balloc>
  406e6e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  406e72:	4680      	mov	r8, r0
  406e74:	b10f      	cbz	r7, 406e7a <__d2b+0x22>
  406e76:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  406e7a:	9401      	str	r4, [sp, #4]
  406e7c:	b31d      	cbz	r5, 406ec6 <__d2b+0x6e>
  406e7e:	a802      	add	r0, sp, #8
  406e80:	f840 5d08 	str.w	r5, [r0, #-8]!
  406e84:	f7ff fdda 	bl	406a3c <__lo0bits>
  406e88:	2800      	cmp	r0, #0
  406e8a:	d134      	bne.n	406ef6 <__d2b+0x9e>
  406e8c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  406e90:	f8c8 2014 	str.w	r2, [r8, #20]
  406e94:	2b00      	cmp	r3, #0
  406e96:	bf0c      	ite	eq
  406e98:	2101      	moveq	r1, #1
  406e9a:	2102      	movne	r1, #2
  406e9c:	f8c8 3018 	str.w	r3, [r8, #24]
  406ea0:	f8c8 1010 	str.w	r1, [r8, #16]
  406ea4:	b9df      	cbnz	r7, 406ede <__d2b+0x86>
  406ea6:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  406eaa:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  406eae:	6030      	str	r0, [r6, #0]
  406eb0:	6918      	ldr	r0, [r3, #16]
  406eb2:	f7ff fda3 	bl	4069fc <__hi0bits>
  406eb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406eb8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  406ebc:	6018      	str	r0, [r3, #0]
  406ebe:	4640      	mov	r0, r8
  406ec0:	b002      	add	sp, #8
  406ec2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406ec6:	a801      	add	r0, sp, #4
  406ec8:	f7ff fdb8 	bl	406a3c <__lo0bits>
  406ecc:	9b01      	ldr	r3, [sp, #4]
  406ece:	f8c8 3014 	str.w	r3, [r8, #20]
  406ed2:	2101      	movs	r1, #1
  406ed4:	3020      	adds	r0, #32
  406ed6:	f8c8 1010 	str.w	r1, [r8, #16]
  406eda:	2f00      	cmp	r7, #0
  406edc:	d0e3      	beq.n	406ea6 <__d2b+0x4e>
  406ede:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406ee0:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  406ee4:	4407      	add	r7, r0
  406ee6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  406eea:	6037      	str	r7, [r6, #0]
  406eec:	6018      	str	r0, [r3, #0]
  406eee:	4640      	mov	r0, r8
  406ef0:	b002      	add	sp, #8
  406ef2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406ef6:	e89d 000a 	ldmia.w	sp, {r1, r3}
  406efa:	f1c0 0220 	rsb	r2, r0, #32
  406efe:	fa03 f202 	lsl.w	r2, r3, r2
  406f02:	430a      	orrs	r2, r1
  406f04:	40c3      	lsrs	r3, r0
  406f06:	9301      	str	r3, [sp, #4]
  406f08:	f8c8 2014 	str.w	r2, [r8, #20]
  406f0c:	e7c2      	b.n	406e94 <__d2b+0x3c>
  406f0e:	bf00      	nop

00406f10 <_sbrk_r>:
  406f10:	b538      	push	{r3, r4, r5, lr}
  406f12:	4c07      	ldr	r4, [pc, #28]	; (406f30 <_sbrk_r+0x20>)
  406f14:	2300      	movs	r3, #0
  406f16:	4605      	mov	r5, r0
  406f18:	4608      	mov	r0, r1
  406f1a:	6023      	str	r3, [r4, #0]
  406f1c:	f7fb ffe4 	bl	402ee8 <_sbrk>
  406f20:	1c43      	adds	r3, r0, #1
  406f22:	d000      	beq.n	406f26 <_sbrk_r+0x16>
  406f24:	bd38      	pop	{r3, r4, r5, pc}
  406f26:	6823      	ldr	r3, [r4, #0]
  406f28:	2b00      	cmp	r3, #0
  406f2a:	d0fb      	beq.n	406f24 <_sbrk_r+0x14>
  406f2c:	602b      	str	r3, [r5, #0]
  406f2e:	bd38      	pop	{r3, r4, r5, pc}
  406f30:	20019570 	.word	0x20019570
	...

00406f40 <strlen>:
  406f40:	f890 f000 	pld	[r0]
  406f44:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  406f48:	f020 0107 	bic.w	r1, r0, #7
  406f4c:	f06f 0c00 	mvn.w	ip, #0
  406f50:	f010 0407 	ands.w	r4, r0, #7
  406f54:	f891 f020 	pld	[r1, #32]
  406f58:	f040 8049 	bne.w	406fee <strlen+0xae>
  406f5c:	f04f 0400 	mov.w	r4, #0
  406f60:	f06f 0007 	mvn.w	r0, #7
  406f64:	e9d1 2300 	ldrd	r2, r3, [r1]
  406f68:	f891 f040 	pld	[r1, #64]	; 0x40
  406f6c:	f100 0008 	add.w	r0, r0, #8
  406f70:	fa82 f24c 	uadd8	r2, r2, ip
  406f74:	faa4 f28c 	sel	r2, r4, ip
  406f78:	fa83 f34c 	uadd8	r3, r3, ip
  406f7c:	faa2 f38c 	sel	r3, r2, ip
  406f80:	bb4b      	cbnz	r3, 406fd6 <strlen+0x96>
  406f82:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  406f86:	fa82 f24c 	uadd8	r2, r2, ip
  406f8a:	f100 0008 	add.w	r0, r0, #8
  406f8e:	faa4 f28c 	sel	r2, r4, ip
  406f92:	fa83 f34c 	uadd8	r3, r3, ip
  406f96:	faa2 f38c 	sel	r3, r2, ip
  406f9a:	b9e3      	cbnz	r3, 406fd6 <strlen+0x96>
  406f9c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  406fa0:	fa82 f24c 	uadd8	r2, r2, ip
  406fa4:	f100 0008 	add.w	r0, r0, #8
  406fa8:	faa4 f28c 	sel	r2, r4, ip
  406fac:	fa83 f34c 	uadd8	r3, r3, ip
  406fb0:	faa2 f38c 	sel	r3, r2, ip
  406fb4:	b97b      	cbnz	r3, 406fd6 <strlen+0x96>
  406fb6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  406fba:	f101 0120 	add.w	r1, r1, #32
  406fbe:	fa82 f24c 	uadd8	r2, r2, ip
  406fc2:	f100 0008 	add.w	r0, r0, #8
  406fc6:	faa4 f28c 	sel	r2, r4, ip
  406fca:	fa83 f34c 	uadd8	r3, r3, ip
  406fce:	faa2 f38c 	sel	r3, r2, ip
  406fd2:	2b00      	cmp	r3, #0
  406fd4:	d0c6      	beq.n	406f64 <strlen+0x24>
  406fd6:	2a00      	cmp	r2, #0
  406fd8:	bf04      	itt	eq
  406fda:	3004      	addeq	r0, #4
  406fdc:	461a      	moveq	r2, r3
  406fde:	ba12      	rev	r2, r2
  406fe0:	fab2 f282 	clz	r2, r2
  406fe4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  406fe8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  406fec:	4770      	bx	lr
  406fee:	e9d1 2300 	ldrd	r2, r3, [r1]
  406ff2:	f004 0503 	and.w	r5, r4, #3
  406ff6:	f1c4 0000 	rsb	r0, r4, #0
  406ffa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  406ffe:	f014 0f04 	tst.w	r4, #4
  407002:	f891 f040 	pld	[r1, #64]	; 0x40
  407006:	fa0c f505 	lsl.w	r5, ip, r5
  40700a:	ea62 0205 	orn	r2, r2, r5
  40700e:	bf1c      	itt	ne
  407010:	ea63 0305 	ornne	r3, r3, r5
  407014:	4662      	movne	r2, ip
  407016:	f04f 0400 	mov.w	r4, #0
  40701a:	e7a9      	b.n	406f70 <strlen+0x30>

0040701c <__ssprint_r>:
  40701c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407020:	6893      	ldr	r3, [r2, #8]
  407022:	b083      	sub	sp, #12
  407024:	4690      	mov	r8, r2
  407026:	2b00      	cmp	r3, #0
  407028:	d070      	beq.n	40710c <__ssprint_r+0xf0>
  40702a:	4682      	mov	sl, r0
  40702c:	460c      	mov	r4, r1
  40702e:	6817      	ldr	r7, [r2, #0]
  407030:	688d      	ldr	r5, [r1, #8]
  407032:	6808      	ldr	r0, [r1, #0]
  407034:	e042      	b.n	4070bc <__ssprint_r+0xa0>
  407036:	89a3      	ldrh	r3, [r4, #12]
  407038:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40703c:	d02e      	beq.n	40709c <__ssprint_r+0x80>
  40703e:	6965      	ldr	r5, [r4, #20]
  407040:	6921      	ldr	r1, [r4, #16]
  407042:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  407046:	eba0 0b01 	sub.w	fp, r0, r1
  40704a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40704e:	f10b 0001 	add.w	r0, fp, #1
  407052:	106d      	asrs	r5, r5, #1
  407054:	4430      	add	r0, r6
  407056:	42a8      	cmp	r0, r5
  407058:	462a      	mov	r2, r5
  40705a:	bf84      	itt	hi
  40705c:	4605      	movhi	r5, r0
  40705e:	462a      	movhi	r2, r5
  407060:	055b      	lsls	r3, r3, #21
  407062:	d538      	bpl.n	4070d6 <__ssprint_r+0xba>
  407064:	4611      	mov	r1, r2
  407066:	4650      	mov	r0, sl
  407068:	f7ff f87c 	bl	406164 <_malloc_r>
  40706c:	2800      	cmp	r0, #0
  40706e:	d03c      	beq.n	4070ea <__ssprint_r+0xce>
  407070:	465a      	mov	r2, fp
  407072:	6921      	ldr	r1, [r4, #16]
  407074:	9001      	str	r0, [sp, #4]
  407076:	f7ff fbab 	bl	4067d0 <memcpy>
  40707a:	89a2      	ldrh	r2, [r4, #12]
  40707c:	9b01      	ldr	r3, [sp, #4]
  40707e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  407082:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  407086:	81a2      	strh	r2, [r4, #12]
  407088:	eba5 020b 	sub.w	r2, r5, fp
  40708c:	eb03 000b 	add.w	r0, r3, fp
  407090:	6165      	str	r5, [r4, #20]
  407092:	6123      	str	r3, [r4, #16]
  407094:	6020      	str	r0, [r4, #0]
  407096:	60a2      	str	r2, [r4, #8]
  407098:	4635      	mov	r5, r6
  40709a:	46b3      	mov	fp, r6
  40709c:	465a      	mov	r2, fp
  40709e:	4649      	mov	r1, r9
  4070a0:	f000 fa18 	bl	4074d4 <memmove>
  4070a4:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4070a8:	68a2      	ldr	r2, [r4, #8]
  4070aa:	6820      	ldr	r0, [r4, #0]
  4070ac:	1b55      	subs	r5, r2, r5
  4070ae:	4458      	add	r0, fp
  4070b0:	1b9e      	subs	r6, r3, r6
  4070b2:	60a5      	str	r5, [r4, #8]
  4070b4:	6020      	str	r0, [r4, #0]
  4070b6:	f8c8 6008 	str.w	r6, [r8, #8]
  4070ba:	b33e      	cbz	r6, 40710c <__ssprint_r+0xf0>
  4070bc:	687e      	ldr	r6, [r7, #4]
  4070be:	463b      	mov	r3, r7
  4070c0:	3708      	adds	r7, #8
  4070c2:	2e00      	cmp	r6, #0
  4070c4:	d0fa      	beq.n	4070bc <__ssprint_r+0xa0>
  4070c6:	42ae      	cmp	r6, r5
  4070c8:	f8d3 9000 	ldr.w	r9, [r3]
  4070cc:	46ab      	mov	fp, r5
  4070ce:	d2b2      	bcs.n	407036 <__ssprint_r+0x1a>
  4070d0:	4635      	mov	r5, r6
  4070d2:	46b3      	mov	fp, r6
  4070d4:	e7e2      	b.n	40709c <__ssprint_r+0x80>
  4070d6:	4650      	mov	r0, sl
  4070d8:	f000 fa60 	bl	40759c <_realloc_r>
  4070dc:	4603      	mov	r3, r0
  4070de:	2800      	cmp	r0, #0
  4070e0:	d1d2      	bne.n	407088 <__ssprint_r+0x6c>
  4070e2:	6921      	ldr	r1, [r4, #16]
  4070e4:	4650      	mov	r0, sl
  4070e6:	f000 f8f9 	bl	4072dc <_free_r>
  4070ea:	230c      	movs	r3, #12
  4070ec:	f8ca 3000 	str.w	r3, [sl]
  4070f0:	89a3      	ldrh	r3, [r4, #12]
  4070f2:	2200      	movs	r2, #0
  4070f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4070f8:	f04f 30ff 	mov.w	r0, #4294967295
  4070fc:	81a3      	strh	r3, [r4, #12]
  4070fe:	f8c8 2008 	str.w	r2, [r8, #8]
  407102:	f8c8 2004 	str.w	r2, [r8, #4]
  407106:	b003      	add	sp, #12
  407108:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40710c:	2000      	movs	r0, #0
  40710e:	f8c8 0004 	str.w	r0, [r8, #4]
  407112:	b003      	add	sp, #12
  407114:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407118 <__register_exitproc>:
  407118:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40711c:	4d2c      	ldr	r5, [pc, #176]	; (4071d0 <__register_exitproc+0xb8>)
  40711e:	4606      	mov	r6, r0
  407120:	6828      	ldr	r0, [r5, #0]
  407122:	4698      	mov	r8, r3
  407124:	460f      	mov	r7, r1
  407126:	4691      	mov	r9, r2
  407128:	f7ff f818 	bl	40615c <__retarget_lock_acquire_recursive>
  40712c:	4b29      	ldr	r3, [pc, #164]	; (4071d4 <__register_exitproc+0xbc>)
  40712e:	681c      	ldr	r4, [r3, #0]
  407130:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  407134:	2b00      	cmp	r3, #0
  407136:	d03e      	beq.n	4071b6 <__register_exitproc+0x9e>
  407138:	685a      	ldr	r2, [r3, #4]
  40713a:	2a1f      	cmp	r2, #31
  40713c:	dc1c      	bgt.n	407178 <__register_exitproc+0x60>
  40713e:	f102 0e01 	add.w	lr, r2, #1
  407142:	b176      	cbz	r6, 407162 <__register_exitproc+0x4a>
  407144:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  407148:	2401      	movs	r4, #1
  40714a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40714e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  407152:	4094      	lsls	r4, r2
  407154:	4320      	orrs	r0, r4
  407156:	2e02      	cmp	r6, #2
  407158:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40715c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  407160:	d023      	beq.n	4071aa <__register_exitproc+0x92>
  407162:	3202      	adds	r2, #2
  407164:	f8c3 e004 	str.w	lr, [r3, #4]
  407168:	6828      	ldr	r0, [r5, #0]
  40716a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40716e:	f7fe fff7 	bl	406160 <__retarget_lock_release_recursive>
  407172:	2000      	movs	r0, #0
  407174:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407178:	4b17      	ldr	r3, [pc, #92]	; (4071d8 <__register_exitproc+0xc0>)
  40717a:	b30b      	cbz	r3, 4071c0 <__register_exitproc+0xa8>
  40717c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  407180:	f3af 8000 	nop.w
  407184:	4603      	mov	r3, r0
  407186:	b1d8      	cbz	r0, 4071c0 <__register_exitproc+0xa8>
  407188:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40718c:	6002      	str	r2, [r0, #0]
  40718e:	2100      	movs	r1, #0
  407190:	6041      	str	r1, [r0, #4]
  407192:	460a      	mov	r2, r1
  407194:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  407198:	f04f 0e01 	mov.w	lr, #1
  40719c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4071a0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4071a4:	2e00      	cmp	r6, #0
  4071a6:	d0dc      	beq.n	407162 <__register_exitproc+0x4a>
  4071a8:	e7cc      	b.n	407144 <__register_exitproc+0x2c>
  4071aa:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4071ae:	430c      	orrs	r4, r1
  4071b0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4071b4:	e7d5      	b.n	407162 <__register_exitproc+0x4a>
  4071b6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4071ba:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4071be:	e7bb      	b.n	407138 <__register_exitproc+0x20>
  4071c0:	6828      	ldr	r0, [r5, #0]
  4071c2:	f7fe ffcd 	bl	406160 <__retarget_lock_release_recursive>
  4071c6:	f04f 30ff 	mov.w	r0, #4294967295
  4071ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4071ce:	bf00      	nop
  4071d0:	20000440 	.word	0x20000440
  4071d4:	00408f38 	.word	0x00408f38
  4071d8:	00000000 	.word	0x00000000

004071dc <_calloc_r>:
  4071dc:	b510      	push	{r4, lr}
  4071de:	fb02 f101 	mul.w	r1, r2, r1
  4071e2:	f7fe ffbf 	bl	406164 <_malloc_r>
  4071e6:	4604      	mov	r4, r0
  4071e8:	b1d8      	cbz	r0, 407222 <_calloc_r+0x46>
  4071ea:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4071ee:	f022 0203 	bic.w	r2, r2, #3
  4071f2:	3a04      	subs	r2, #4
  4071f4:	2a24      	cmp	r2, #36	; 0x24
  4071f6:	d818      	bhi.n	40722a <_calloc_r+0x4e>
  4071f8:	2a13      	cmp	r2, #19
  4071fa:	d914      	bls.n	407226 <_calloc_r+0x4a>
  4071fc:	2300      	movs	r3, #0
  4071fe:	2a1b      	cmp	r2, #27
  407200:	6003      	str	r3, [r0, #0]
  407202:	6043      	str	r3, [r0, #4]
  407204:	d916      	bls.n	407234 <_calloc_r+0x58>
  407206:	2a24      	cmp	r2, #36	; 0x24
  407208:	6083      	str	r3, [r0, #8]
  40720a:	60c3      	str	r3, [r0, #12]
  40720c:	bf11      	iteee	ne
  40720e:	f100 0210 	addne.w	r2, r0, #16
  407212:	6103      	streq	r3, [r0, #16]
  407214:	6143      	streq	r3, [r0, #20]
  407216:	f100 0218 	addeq.w	r2, r0, #24
  40721a:	2300      	movs	r3, #0
  40721c:	6013      	str	r3, [r2, #0]
  40721e:	6053      	str	r3, [r2, #4]
  407220:	6093      	str	r3, [r2, #8]
  407222:	4620      	mov	r0, r4
  407224:	bd10      	pop	{r4, pc}
  407226:	4602      	mov	r2, r0
  407228:	e7f7      	b.n	40721a <_calloc_r+0x3e>
  40722a:	2100      	movs	r1, #0
  40722c:	f7fc fa24 	bl	403678 <memset>
  407230:	4620      	mov	r0, r4
  407232:	bd10      	pop	{r4, pc}
  407234:	f100 0208 	add.w	r2, r0, #8
  407238:	e7ef      	b.n	40721a <_calloc_r+0x3e>
  40723a:	bf00      	nop

0040723c <_malloc_trim_r>:
  40723c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40723e:	4f24      	ldr	r7, [pc, #144]	; (4072d0 <_malloc_trim_r+0x94>)
  407240:	460c      	mov	r4, r1
  407242:	4606      	mov	r6, r0
  407244:	f7ff fb5e 	bl	406904 <__malloc_lock>
  407248:	68bb      	ldr	r3, [r7, #8]
  40724a:	685d      	ldr	r5, [r3, #4]
  40724c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  407250:	310f      	adds	r1, #15
  407252:	f025 0503 	bic.w	r5, r5, #3
  407256:	4429      	add	r1, r5
  407258:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40725c:	f021 010f 	bic.w	r1, r1, #15
  407260:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  407264:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  407268:	db07      	blt.n	40727a <_malloc_trim_r+0x3e>
  40726a:	2100      	movs	r1, #0
  40726c:	4630      	mov	r0, r6
  40726e:	f7ff fe4f 	bl	406f10 <_sbrk_r>
  407272:	68bb      	ldr	r3, [r7, #8]
  407274:	442b      	add	r3, r5
  407276:	4298      	cmp	r0, r3
  407278:	d004      	beq.n	407284 <_malloc_trim_r+0x48>
  40727a:	4630      	mov	r0, r6
  40727c:	f7ff fb48 	bl	406910 <__malloc_unlock>
  407280:	2000      	movs	r0, #0
  407282:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407284:	4261      	negs	r1, r4
  407286:	4630      	mov	r0, r6
  407288:	f7ff fe42 	bl	406f10 <_sbrk_r>
  40728c:	3001      	adds	r0, #1
  40728e:	d00d      	beq.n	4072ac <_malloc_trim_r+0x70>
  407290:	4b10      	ldr	r3, [pc, #64]	; (4072d4 <_malloc_trim_r+0x98>)
  407292:	68ba      	ldr	r2, [r7, #8]
  407294:	6819      	ldr	r1, [r3, #0]
  407296:	1b2d      	subs	r5, r5, r4
  407298:	f045 0501 	orr.w	r5, r5, #1
  40729c:	4630      	mov	r0, r6
  40729e:	1b09      	subs	r1, r1, r4
  4072a0:	6055      	str	r5, [r2, #4]
  4072a2:	6019      	str	r1, [r3, #0]
  4072a4:	f7ff fb34 	bl	406910 <__malloc_unlock>
  4072a8:	2001      	movs	r0, #1
  4072aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4072ac:	2100      	movs	r1, #0
  4072ae:	4630      	mov	r0, r6
  4072b0:	f7ff fe2e 	bl	406f10 <_sbrk_r>
  4072b4:	68ba      	ldr	r2, [r7, #8]
  4072b6:	1a83      	subs	r3, r0, r2
  4072b8:	2b0f      	cmp	r3, #15
  4072ba:	ddde      	ble.n	40727a <_malloc_trim_r+0x3e>
  4072bc:	4c06      	ldr	r4, [pc, #24]	; (4072d8 <_malloc_trim_r+0x9c>)
  4072be:	4905      	ldr	r1, [pc, #20]	; (4072d4 <_malloc_trim_r+0x98>)
  4072c0:	6824      	ldr	r4, [r4, #0]
  4072c2:	f043 0301 	orr.w	r3, r3, #1
  4072c6:	1b00      	subs	r0, r0, r4
  4072c8:	6053      	str	r3, [r2, #4]
  4072ca:	6008      	str	r0, [r1, #0]
  4072cc:	e7d5      	b.n	40727a <_malloc_trim_r+0x3e>
  4072ce:	bf00      	nop
  4072d0:	20000444 	.word	0x20000444
  4072d4:	20000a78 	.word	0x20000a78
  4072d8:	2000084c 	.word	0x2000084c

004072dc <_free_r>:
  4072dc:	2900      	cmp	r1, #0
  4072de:	d044      	beq.n	40736a <_free_r+0x8e>
  4072e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4072e4:	460d      	mov	r5, r1
  4072e6:	4680      	mov	r8, r0
  4072e8:	f7ff fb0c 	bl	406904 <__malloc_lock>
  4072ec:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4072f0:	4969      	ldr	r1, [pc, #420]	; (407498 <_free_r+0x1bc>)
  4072f2:	f027 0301 	bic.w	r3, r7, #1
  4072f6:	f1a5 0408 	sub.w	r4, r5, #8
  4072fa:	18e2      	adds	r2, r4, r3
  4072fc:	688e      	ldr	r6, [r1, #8]
  4072fe:	6850      	ldr	r0, [r2, #4]
  407300:	42b2      	cmp	r2, r6
  407302:	f020 0003 	bic.w	r0, r0, #3
  407306:	d05e      	beq.n	4073c6 <_free_r+0xea>
  407308:	07fe      	lsls	r6, r7, #31
  40730a:	6050      	str	r0, [r2, #4]
  40730c:	d40b      	bmi.n	407326 <_free_r+0x4a>
  40730e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  407312:	1be4      	subs	r4, r4, r7
  407314:	f101 0e08 	add.w	lr, r1, #8
  407318:	68a5      	ldr	r5, [r4, #8]
  40731a:	4575      	cmp	r5, lr
  40731c:	443b      	add	r3, r7
  40731e:	d06d      	beq.n	4073fc <_free_r+0x120>
  407320:	68e7      	ldr	r7, [r4, #12]
  407322:	60ef      	str	r7, [r5, #12]
  407324:	60bd      	str	r5, [r7, #8]
  407326:	1815      	adds	r5, r2, r0
  407328:	686d      	ldr	r5, [r5, #4]
  40732a:	07ed      	lsls	r5, r5, #31
  40732c:	d53e      	bpl.n	4073ac <_free_r+0xd0>
  40732e:	f043 0201 	orr.w	r2, r3, #1
  407332:	6062      	str	r2, [r4, #4]
  407334:	50e3      	str	r3, [r4, r3]
  407336:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40733a:	d217      	bcs.n	40736c <_free_r+0x90>
  40733c:	08db      	lsrs	r3, r3, #3
  40733e:	1c58      	adds	r0, r3, #1
  407340:	109a      	asrs	r2, r3, #2
  407342:	684d      	ldr	r5, [r1, #4]
  407344:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  407348:	60a7      	str	r7, [r4, #8]
  40734a:	2301      	movs	r3, #1
  40734c:	4093      	lsls	r3, r2
  40734e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  407352:	432b      	orrs	r3, r5
  407354:	3a08      	subs	r2, #8
  407356:	60e2      	str	r2, [r4, #12]
  407358:	604b      	str	r3, [r1, #4]
  40735a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40735e:	60fc      	str	r4, [r7, #12]
  407360:	4640      	mov	r0, r8
  407362:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407366:	f7ff bad3 	b.w	406910 <__malloc_unlock>
  40736a:	4770      	bx	lr
  40736c:	0a5a      	lsrs	r2, r3, #9
  40736e:	2a04      	cmp	r2, #4
  407370:	d852      	bhi.n	407418 <_free_r+0x13c>
  407372:	099a      	lsrs	r2, r3, #6
  407374:	f102 0739 	add.w	r7, r2, #57	; 0x39
  407378:	00ff      	lsls	r7, r7, #3
  40737a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40737e:	19c8      	adds	r0, r1, r7
  407380:	59ca      	ldr	r2, [r1, r7]
  407382:	3808      	subs	r0, #8
  407384:	4290      	cmp	r0, r2
  407386:	d04f      	beq.n	407428 <_free_r+0x14c>
  407388:	6851      	ldr	r1, [r2, #4]
  40738a:	f021 0103 	bic.w	r1, r1, #3
  40738e:	428b      	cmp	r3, r1
  407390:	d232      	bcs.n	4073f8 <_free_r+0x11c>
  407392:	6892      	ldr	r2, [r2, #8]
  407394:	4290      	cmp	r0, r2
  407396:	d1f7      	bne.n	407388 <_free_r+0xac>
  407398:	68c3      	ldr	r3, [r0, #12]
  40739a:	60a0      	str	r0, [r4, #8]
  40739c:	60e3      	str	r3, [r4, #12]
  40739e:	609c      	str	r4, [r3, #8]
  4073a0:	60c4      	str	r4, [r0, #12]
  4073a2:	4640      	mov	r0, r8
  4073a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4073a8:	f7ff bab2 	b.w	406910 <__malloc_unlock>
  4073ac:	6895      	ldr	r5, [r2, #8]
  4073ae:	4f3b      	ldr	r7, [pc, #236]	; (40749c <_free_r+0x1c0>)
  4073b0:	42bd      	cmp	r5, r7
  4073b2:	4403      	add	r3, r0
  4073b4:	d040      	beq.n	407438 <_free_r+0x15c>
  4073b6:	68d0      	ldr	r0, [r2, #12]
  4073b8:	60e8      	str	r0, [r5, #12]
  4073ba:	f043 0201 	orr.w	r2, r3, #1
  4073be:	6085      	str	r5, [r0, #8]
  4073c0:	6062      	str	r2, [r4, #4]
  4073c2:	50e3      	str	r3, [r4, r3]
  4073c4:	e7b7      	b.n	407336 <_free_r+0x5a>
  4073c6:	07ff      	lsls	r7, r7, #31
  4073c8:	4403      	add	r3, r0
  4073ca:	d407      	bmi.n	4073dc <_free_r+0x100>
  4073cc:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4073d0:	1aa4      	subs	r4, r4, r2
  4073d2:	4413      	add	r3, r2
  4073d4:	68a0      	ldr	r0, [r4, #8]
  4073d6:	68e2      	ldr	r2, [r4, #12]
  4073d8:	60c2      	str	r2, [r0, #12]
  4073da:	6090      	str	r0, [r2, #8]
  4073dc:	4a30      	ldr	r2, [pc, #192]	; (4074a0 <_free_r+0x1c4>)
  4073de:	6812      	ldr	r2, [r2, #0]
  4073e0:	f043 0001 	orr.w	r0, r3, #1
  4073e4:	4293      	cmp	r3, r2
  4073e6:	6060      	str	r0, [r4, #4]
  4073e8:	608c      	str	r4, [r1, #8]
  4073ea:	d3b9      	bcc.n	407360 <_free_r+0x84>
  4073ec:	4b2d      	ldr	r3, [pc, #180]	; (4074a4 <_free_r+0x1c8>)
  4073ee:	4640      	mov	r0, r8
  4073f0:	6819      	ldr	r1, [r3, #0]
  4073f2:	f7ff ff23 	bl	40723c <_malloc_trim_r>
  4073f6:	e7b3      	b.n	407360 <_free_r+0x84>
  4073f8:	4610      	mov	r0, r2
  4073fa:	e7cd      	b.n	407398 <_free_r+0xbc>
  4073fc:	1811      	adds	r1, r2, r0
  4073fe:	6849      	ldr	r1, [r1, #4]
  407400:	07c9      	lsls	r1, r1, #31
  407402:	d444      	bmi.n	40748e <_free_r+0x1b2>
  407404:	6891      	ldr	r1, [r2, #8]
  407406:	68d2      	ldr	r2, [r2, #12]
  407408:	60ca      	str	r2, [r1, #12]
  40740a:	4403      	add	r3, r0
  40740c:	f043 0001 	orr.w	r0, r3, #1
  407410:	6091      	str	r1, [r2, #8]
  407412:	6060      	str	r0, [r4, #4]
  407414:	50e3      	str	r3, [r4, r3]
  407416:	e7a3      	b.n	407360 <_free_r+0x84>
  407418:	2a14      	cmp	r2, #20
  40741a:	d816      	bhi.n	40744a <_free_r+0x16e>
  40741c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  407420:	00ff      	lsls	r7, r7, #3
  407422:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  407426:	e7aa      	b.n	40737e <_free_r+0xa2>
  407428:	10aa      	asrs	r2, r5, #2
  40742a:	2301      	movs	r3, #1
  40742c:	684d      	ldr	r5, [r1, #4]
  40742e:	4093      	lsls	r3, r2
  407430:	432b      	orrs	r3, r5
  407432:	604b      	str	r3, [r1, #4]
  407434:	4603      	mov	r3, r0
  407436:	e7b0      	b.n	40739a <_free_r+0xbe>
  407438:	f043 0201 	orr.w	r2, r3, #1
  40743c:	614c      	str	r4, [r1, #20]
  40743e:	610c      	str	r4, [r1, #16]
  407440:	60e5      	str	r5, [r4, #12]
  407442:	60a5      	str	r5, [r4, #8]
  407444:	6062      	str	r2, [r4, #4]
  407446:	50e3      	str	r3, [r4, r3]
  407448:	e78a      	b.n	407360 <_free_r+0x84>
  40744a:	2a54      	cmp	r2, #84	; 0x54
  40744c:	d806      	bhi.n	40745c <_free_r+0x180>
  40744e:	0b1a      	lsrs	r2, r3, #12
  407450:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  407454:	00ff      	lsls	r7, r7, #3
  407456:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40745a:	e790      	b.n	40737e <_free_r+0xa2>
  40745c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407460:	d806      	bhi.n	407470 <_free_r+0x194>
  407462:	0bda      	lsrs	r2, r3, #15
  407464:	f102 0778 	add.w	r7, r2, #120	; 0x78
  407468:	00ff      	lsls	r7, r7, #3
  40746a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40746e:	e786      	b.n	40737e <_free_r+0xa2>
  407470:	f240 5054 	movw	r0, #1364	; 0x554
  407474:	4282      	cmp	r2, r0
  407476:	d806      	bhi.n	407486 <_free_r+0x1aa>
  407478:	0c9a      	lsrs	r2, r3, #18
  40747a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40747e:	00ff      	lsls	r7, r7, #3
  407480:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  407484:	e77b      	b.n	40737e <_free_r+0xa2>
  407486:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40748a:	257e      	movs	r5, #126	; 0x7e
  40748c:	e777      	b.n	40737e <_free_r+0xa2>
  40748e:	f043 0101 	orr.w	r1, r3, #1
  407492:	6061      	str	r1, [r4, #4]
  407494:	6013      	str	r3, [r2, #0]
  407496:	e763      	b.n	407360 <_free_r+0x84>
  407498:	20000444 	.word	0x20000444
  40749c:	2000044c 	.word	0x2000044c
  4074a0:	20000850 	.word	0x20000850
  4074a4:	20000aa8 	.word	0x20000aa8

004074a8 <__ascii_mbtowc>:
  4074a8:	b082      	sub	sp, #8
  4074aa:	b149      	cbz	r1, 4074c0 <__ascii_mbtowc+0x18>
  4074ac:	b15a      	cbz	r2, 4074c6 <__ascii_mbtowc+0x1e>
  4074ae:	b16b      	cbz	r3, 4074cc <__ascii_mbtowc+0x24>
  4074b0:	7813      	ldrb	r3, [r2, #0]
  4074b2:	600b      	str	r3, [r1, #0]
  4074b4:	7812      	ldrb	r2, [r2, #0]
  4074b6:	1c10      	adds	r0, r2, #0
  4074b8:	bf18      	it	ne
  4074ba:	2001      	movne	r0, #1
  4074bc:	b002      	add	sp, #8
  4074be:	4770      	bx	lr
  4074c0:	a901      	add	r1, sp, #4
  4074c2:	2a00      	cmp	r2, #0
  4074c4:	d1f3      	bne.n	4074ae <__ascii_mbtowc+0x6>
  4074c6:	4610      	mov	r0, r2
  4074c8:	b002      	add	sp, #8
  4074ca:	4770      	bx	lr
  4074cc:	f06f 0001 	mvn.w	r0, #1
  4074d0:	e7f4      	b.n	4074bc <__ascii_mbtowc+0x14>
  4074d2:	bf00      	nop

004074d4 <memmove>:
  4074d4:	4288      	cmp	r0, r1
  4074d6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4074d8:	d90d      	bls.n	4074f6 <memmove+0x22>
  4074da:	188b      	adds	r3, r1, r2
  4074dc:	4298      	cmp	r0, r3
  4074de:	d20a      	bcs.n	4074f6 <memmove+0x22>
  4074e0:	1884      	adds	r4, r0, r2
  4074e2:	2a00      	cmp	r2, #0
  4074e4:	d051      	beq.n	40758a <memmove+0xb6>
  4074e6:	4622      	mov	r2, r4
  4074e8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4074ec:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4074f0:	4299      	cmp	r1, r3
  4074f2:	d1f9      	bne.n	4074e8 <memmove+0x14>
  4074f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4074f6:	2a0f      	cmp	r2, #15
  4074f8:	d948      	bls.n	40758c <memmove+0xb8>
  4074fa:	ea41 0300 	orr.w	r3, r1, r0
  4074fe:	079b      	lsls	r3, r3, #30
  407500:	d146      	bne.n	407590 <memmove+0xbc>
  407502:	f100 0410 	add.w	r4, r0, #16
  407506:	f101 0310 	add.w	r3, r1, #16
  40750a:	4615      	mov	r5, r2
  40750c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  407510:	f844 6c10 	str.w	r6, [r4, #-16]
  407514:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  407518:	f844 6c0c 	str.w	r6, [r4, #-12]
  40751c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  407520:	f844 6c08 	str.w	r6, [r4, #-8]
  407524:	3d10      	subs	r5, #16
  407526:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40752a:	f844 6c04 	str.w	r6, [r4, #-4]
  40752e:	2d0f      	cmp	r5, #15
  407530:	f103 0310 	add.w	r3, r3, #16
  407534:	f104 0410 	add.w	r4, r4, #16
  407538:	d8e8      	bhi.n	40750c <memmove+0x38>
  40753a:	f1a2 0310 	sub.w	r3, r2, #16
  40753e:	f023 030f 	bic.w	r3, r3, #15
  407542:	f002 0e0f 	and.w	lr, r2, #15
  407546:	3310      	adds	r3, #16
  407548:	f1be 0f03 	cmp.w	lr, #3
  40754c:	4419      	add	r1, r3
  40754e:	4403      	add	r3, r0
  407550:	d921      	bls.n	407596 <memmove+0xc2>
  407552:	1f1e      	subs	r6, r3, #4
  407554:	460d      	mov	r5, r1
  407556:	4674      	mov	r4, lr
  407558:	3c04      	subs	r4, #4
  40755a:	f855 7b04 	ldr.w	r7, [r5], #4
  40755e:	f846 7f04 	str.w	r7, [r6, #4]!
  407562:	2c03      	cmp	r4, #3
  407564:	d8f8      	bhi.n	407558 <memmove+0x84>
  407566:	f1ae 0404 	sub.w	r4, lr, #4
  40756a:	f024 0403 	bic.w	r4, r4, #3
  40756e:	3404      	adds	r4, #4
  407570:	4421      	add	r1, r4
  407572:	4423      	add	r3, r4
  407574:	f002 0203 	and.w	r2, r2, #3
  407578:	b162      	cbz	r2, 407594 <memmove+0xc0>
  40757a:	3b01      	subs	r3, #1
  40757c:	440a      	add	r2, r1
  40757e:	f811 4b01 	ldrb.w	r4, [r1], #1
  407582:	f803 4f01 	strb.w	r4, [r3, #1]!
  407586:	428a      	cmp	r2, r1
  407588:	d1f9      	bne.n	40757e <memmove+0xaa>
  40758a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40758c:	4603      	mov	r3, r0
  40758e:	e7f3      	b.n	407578 <memmove+0xa4>
  407590:	4603      	mov	r3, r0
  407592:	e7f2      	b.n	40757a <memmove+0xa6>
  407594:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407596:	4672      	mov	r2, lr
  407598:	e7ee      	b.n	407578 <memmove+0xa4>
  40759a:	bf00      	nop

0040759c <_realloc_r>:
  40759c:	2900      	cmp	r1, #0
  40759e:	f000 8095 	beq.w	4076cc <_realloc_r+0x130>
  4075a2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4075a6:	460d      	mov	r5, r1
  4075a8:	4616      	mov	r6, r2
  4075aa:	b083      	sub	sp, #12
  4075ac:	4680      	mov	r8, r0
  4075ae:	f106 070b 	add.w	r7, r6, #11
  4075b2:	f7ff f9a7 	bl	406904 <__malloc_lock>
  4075b6:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4075ba:	2f16      	cmp	r7, #22
  4075bc:	f02e 0403 	bic.w	r4, lr, #3
  4075c0:	f1a5 0908 	sub.w	r9, r5, #8
  4075c4:	d83c      	bhi.n	407640 <_realloc_r+0xa4>
  4075c6:	2210      	movs	r2, #16
  4075c8:	4617      	mov	r7, r2
  4075ca:	42be      	cmp	r6, r7
  4075cc:	d83d      	bhi.n	40764a <_realloc_r+0xae>
  4075ce:	4294      	cmp	r4, r2
  4075d0:	da43      	bge.n	40765a <_realloc_r+0xbe>
  4075d2:	4bc4      	ldr	r3, [pc, #784]	; (4078e4 <_realloc_r+0x348>)
  4075d4:	6899      	ldr	r1, [r3, #8]
  4075d6:	eb09 0004 	add.w	r0, r9, r4
  4075da:	4288      	cmp	r0, r1
  4075dc:	f000 80b4 	beq.w	407748 <_realloc_r+0x1ac>
  4075e0:	6843      	ldr	r3, [r0, #4]
  4075e2:	f023 0101 	bic.w	r1, r3, #1
  4075e6:	4401      	add	r1, r0
  4075e8:	6849      	ldr	r1, [r1, #4]
  4075ea:	07c9      	lsls	r1, r1, #31
  4075ec:	d54c      	bpl.n	407688 <_realloc_r+0xec>
  4075ee:	f01e 0f01 	tst.w	lr, #1
  4075f2:	f000 809b 	beq.w	40772c <_realloc_r+0x190>
  4075f6:	4631      	mov	r1, r6
  4075f8:	4640      	mov	r0, r8
  4075fa:	f7fe fdb3 	bl	406164 <_malloc_r>
  4075fe:	4606      	mov	r6, r0
  407600:	2800      	cmp	r0, #0
  407602:	d03a      	beq.n	40767a <_realloc_r+0xde>
  407604:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407608:	f023 0301 	bic.w	r3, r3, #1
  40760c:	444b      	add	r3, r9
  40760e:	f1a0 0208 	sub.w	r2, r0, #8
  407612:	429a      	cmp	r2, r3
  407614:	f000 8121 	beq.w	40785a <_realloc_r+0x2be>
  407618:	1f22      	subs	r2, r4, #4
  40761a:	2a24      	cmp	r2, #36	; 0x24
  40761c:	f200 8107 	bhi.w	40782e <_realloc_r+0x292>
  407620:	2a13      	cmp	r2, #19
  407622:	f200 80db 	bhi.w	4077dc <_realloc_r+0x240>
  407626:	4603      	mov	r3, r0
  407628:	462a      	mov	r2, r5
  40762a:	6811      	ldr	r1, [r2, #0]
  40762c:	6019      	str	r1, [r3, #0]
  40762e:	6851      	ldr	r1, [r2, #4]
  407630:	6059      	str	r1, [r3, #4]
  407632:	6892      	ldr	r2, [r2, #8]
  407634:	609a      	str	r2, [r3, #8]
  407636:	4629      	mov	r1, r5
  407638:	4640      	mov	r0, r8
  40763a:	f7ff fe4f 	bl	4072dc <_free_r>
  40763e:	e01c      	b.n	40767a <_realloc_r+0xde>
  407640:	f027 0707 	bic.w	r7, r7, #7
  407644:	2f00      	cmp	r7, #0
  407646:	463a      	mov	r2, r7
  407648:	dabf      	bge.n	4075ca <_realloc_r+0x2e>
  40764a:	2600      	movs	r6, #0
  40764c:	230c      	movs	r3, #12
  40764e:	4630      	mov	r0, r6
  407650:	f8c8 3000 	str.w	r3, [r8]
  407654:	b003      	add	sp, #12
  407656:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40765a:	462e      	mov	r6, r5
  40765c:	1be3      	subs	r3, r4, r7
  40765e:	2b0f      	cmp	r3, #15
  407660:	d81e      	bhi.n	4076a0 <_realloc_r+0x104>
  407662:	f8d9 3004 	ldr.w	r3, [r9, #4]
  407666:	f003 0301 	and.w	r3, r3, #1
  40766a:	4323      	orrs	r3, r4
  40766c:	444c      	add	r4, r9
  40766e:	f8c9 3004 	str.w	r3, [r9, #4]
  407672:	6863      	ldr	r3, [r4, #4]
  407674:	f043 0301 	orr.w	r3, r3, #1
  407678:	6063      	str	r3, [r4, #4]
  40767a:	4640      	mov	r0, r8
  40767c:	f7ff f948 	bl	406910 <__malloc_unlock>
  407680:	4630      	mov	r0, r6
  407682:	b003      	add	sp, #12
  407684:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407688:	f023 0303 	bic.w	r3, r3, #3
  40768c:	18e1      	adds	r1, r4, r3
  40768e:	4291      	cmp	r1, r2
  407690:	db1f      	blt.n	4076d2 <_realloc_r+0x136>
  407692:	68c3      	ldr	r3, [r0, #12]
  407694:	6882      	ldr	r2, [r0, #8]
  407696:	462e      	mov	r6, r5
  407698:	60d3      	str	r3, [r2, #12]
  40769a:	460c      	mov	r4, r1
  40769c:	609a      	str	r2, [r3, #8]
  40769e:	e7dd      	b.n	40765c <_realloc_r+0xc0>
  4076a0:	f8d9 2004 	ldr.w	r2, [r9, #4]
  4076a4:	eb09 0107 	add.w	r1, r9, r7
  4076a8:	f002 0201 	and.w	r2, r2, #1
  4076ac:	444c      	add	r4, r9
  4076ae:	f043 0301 	orr.w	r3, r3, #1
  4076b2:	4317      	orrs	r7, r2
  4076b4:	f8c9 7004 	str.w	r7, [r9, #4]
  4076b8:	604b      	str	r3, [r1, #4]
  4076ba:	6863      	ldr	r3, [r4, #4]
  4076bc:	f043 0301 	orr.w	r3, r3, #1
  4076c0:	3108      	adds	r1, #8
  4076c2:	6063      	str	r3, [r4, #4]
  4076c4:	4640      	mov	r0, r8
  4076c6:	f7ff fe09 	bl	4072dc <_free_r>
  4076ca:	e7d6      	b.n	40767a <_realloc_r+0xde>
  4076cc:	4611      	mov	r1, r2
  4076ce:	f7fe bd49 	b.w	406164 <_malloc_r>
  4076d2:	f01e 0f01 	tst.w	lr, #1
  4076d6:	d18e      	bne.n	4075f6 <_realloc_r+0x5a>
  4076d8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4076dc:	eba9 0a01 	sub.w	sl, r9, r1
  4076e0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4076e4:	f021 0103 	bic.w	r1, r1, #3
  4076e8:	440b      	add	r3, r1
  4076ea:	4423      	add	r3, r4
  4076ec:	4293      	cmp	r3, r2
  4076ee:	db25      	blt.n	40773c <_realloc_r+0x1a0>
  4076f0:	68c2      	ldr	r2, [r0, #12]
  4076f2:	6881      	ldr	r1, [r0, #8]
  4076f4:	4656      	mov	r6, sl
  4076f6:	60ca      	str	r2, [r1, #12]
  4076f8:	6091      	str	r1, [r2, #8]
  4076fa:	f8da 100c 	ldr.w	r1, [sl, #12]
  4076fe:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407702:	1f22      	subs	r2, r4, #4
  407704:	2a24      	cmp	r2, #36	; 0x24
  407706:	60c1      	str	r1, [r0, #12]
  407708:	6088      	str	r0, [r1, #8]
  40770a:	f200 8094 	bhi.w	407836 <_realloc_r+0x29a>
  40770e:	2a13      	cmp	r2, #19
  407710:	d96f      	bls.n	4077f2 <_realloc_r+0x256>
  407712:	6829      	ldr	r1, [r5, #0]
  407714:	f8ca 1008 	str.w	r1, [sl, #8]
  407718:	6869      	ldr	r1, [r5, #4]
  40771a:	f8ca 100c 	str.w	r1, [sl, #12]
  40771e:	2a1b      	cmp	r2, #27
  407720:	f200 80a2 	bhi.w	407868 <_realloc_r+0x2cc>
  407724:	3508      	adds	r5, #8
  407726:	f10a 0210 	add.w	r2, sl, #16
  40772a:	e063      	b.n	4077f4 <_realloc_r+0x258>
  40772c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  407730:	eba9 0a03 	sub.w	sl, r9, r3
  407734:	f8da 1004 	ldr.w	r1, [sl, #4]
  407738:	f021 0103 	bic.w	r1, r1, #3
  40773c:	1863      	adds	r3, r4, r1
  40773e:	4293      	cmp	r3, r2
  407740:	f6ff af59 	blt.w	4075f6 <_realloc_r+0x5a>
  407744:	4656      	mov	r6, sl
  407746:	e7d8      	b.n	4076fa <_realloc_r+0x15e>
  407748:	6841      	ldr	r1, [r0, #4]
  40774a:	f021 0b03 	bic.w	fp, r1, #3
  40774e:	44a3      	add	fp, r4
  407750:	f107 0010 	add.w	r0, r7, #16
  407754:	4583      	cmp	fp, r0
  407756:	da56      	bge.n	407806 <_realloc_r+0x26a>
  407758:	f01e 0f01 	tst.w	lr, #1
  40775c:	f47f af4b 	bne.w	4075f6 <_realloc_r+0x5a>
  407760:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407764:	eba9 0a01 	sub.w	sl, r9, r1
  407768:	f8da 1004 	ldr.w	r1, [sl, #4]
  40776c:	f021 0103 	bic.w	r1, r1, #3
  407770:	448b      	add	fp, r1
  407772:	4558      	cmp	r0, fp
  407774:	dce2      	bgt.n	40773c <_realloc_r+0x1a0>
  407776:	4656      	mov	r6, sl
  407778:	f8da 100c 	ldr.w	r1, [sl, #12]
  40777c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407780:	1f22      	subs	r2, r4, #4
  407782:	2a24      	cmp	r2, #36	; 0x24
  407784:	60c1      	str	r1, [r0, #12]
  407786:	6088      	str	r0, [r1, #8]
  407788:	f200 808f 	bhi.w	4078aa <_realloc_r+0x30e>
  40778c:	2a13      	cmp	r2, #19
  40778e:	f240 808a 	bls.w	4078a6 <_realloc_r+0x30a>
  407792:	6829      	ldr	r1, [r5, #0]
  407794:	f8ca 1008 	str.w	r1, [sl, #8]
  407798:	6869      	ldr	r1, [r5, #4]
  40779a:	f8ca 100c 	str.w	r1, [sl, #12]
  40779e:	2a1b      	cmp	r2, #27
  4077a0:	f200 808a 	bhi.w	4078b8 <_realloc_r+0x31c>
  4077a4:	3508      	adds	r5, #8
  4077a6:	f10a 0210 	add.w	r2, sl, #16
  4077aa:	6829      	ldr	r1, [r5, #0]
  4077ac:	6011      	str	r1, [r2, #0]
  4077ae:	6869      	ldr	r1, [r5, #4]
  4077b0:	6051      	str	r1, [r2, #4]
  4077b2:	68a9      	ldr	r1, [r5, #8]
  4077b4:	6091      	str	r1, [r2, #8]
  4077b6:	eb0a 0107 	add.w	r1, sl, r7
  4077ba:	ebab 0207 	sub.w	r2, fp, r7
  4077be:	f042 0201 	orr.w	r2, r2, #1
  4077c2:	6099      	str	r1, [r3, #8]
  4077c4:	604a      	str	r2, [r1, #4]
  4077c6:	f8da 3004 	ldr.w	r3, [sl, #4]
  4077ca:	f003 0301 	and.w	r3, r3, #1
  4077ce:	431f      	orrs	r7, r3
  4077d0:	4640      	mov	r0, r8
  4077d2:	f8ca 7004 	str.w	r7, [sl, #4]
  4077d6:	f7ff f89b 	bl	406910 <__malloc_unlock>
  4077da:	e751      	b.n	407680 <_realloc_r+0xe4>
  4077dc:	682b      	ldr	r3, [r5, #0]
  4077de:	6003      	str	r3, [r0, #0]
  4077e0:	686b      	ldr	r3, [r5, #4]
  4077e2:	6043      	str	r3, [r0, #4]
  4077e4:	2a1b      	cmp	r2, #27
  4077e6:	d82d      	bhi.n	407844 <_realloc_r+0x2a8>
  4077e8:	f100 0308 	add.w	r3, r0, #8
  4077ec:	f105 0208 	add.w	r2, r5, #8
  4077f0:	e71b      	b.n	40762a <_realloc_r+0x8e>
  4077f2:	4632      	mov	r2, r6
  4077f4:	6829      	ldr	r1, [r5, #0]
  4077f6:	6011      	str	r1, [r2, #0]
  4077f8:	6869      	ldr	r1, [r5, #4]
  4077fa:	6051      	str	r1, [r2, #4]
  4077fc:	68a9      	ldr	r1, [r5, #8]
  4077fe:	6091      	str	r1, [r2, #8]
  407800:	461c      	mov	r4, r3
  407802:	46d1      	mov	r9, sl
  407804:	e72a      	b.n	40765c <_realloc_r+0xc0>
  407806:	eb09 0107 	add.w	r1, r9, r7
  40780a:	ebab 0b07 	sub.w	fp, fp, r7
  40780e:	f04b 0201 	orr.w	r2, fp, #1
  407812:	6099      	str	r1, [r3, #8]
  407814:	604a      	str	r2, [r1, #4]
  407816:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40781a:	f003 0301 	and.w	r3, r3, #1
  40781e:	431f      	orrs	r7, r3
  407820:	4640      	mov	r0, r8
  407822:	f845 7c04 	str.w	r7, [r5, #-4]
  407826:	f7ff f873 	bl	406910 <__malloc_unlock>
  40782a:	462e      	mov	r6, r5
  40782c:	e728      	b.n	407680 <_realloc_r+0xe4>
  40782e:	4629      	mov	r1, r5
  407830:	f7ff fe50 	bl	4074d4 <memmove>
  407834:	e6ff      	b.n	407636 <_realloc_r+0x9a>
  407836:	4629      	mov	r1, r5
  407838:	4630      	mov	r0, r6
  40783a:	461c      	mov	r4, r3
  40783c:	46d1      	mov	r9, sl
  40783e:	f7ff fe49 	bl	4074d4 <memmove>
  407842:	e70b      	b.n	40765c <_realloc_r+0xc0>
  407844:	68ab      	ldr	r3, [r5, #8]
  407846:	6083      	str	r3, [r0, #8]
  407848:	68eb      	ldr	r3, [r5, #12]
  40784a:	60c3      	str	r3, [r0, #12]
  40784c:	2a24      	cmp	r2, #36	; 0x24
  40784e:	d017      	beq.n	407880 <_realloc_r+0x2e4>
  407850:	f100 0310 	add.w	r3, r0, #16
  407854:	f105 0210 	add.w	r2, r5, #16
  407858:	e6e7      	b.n	40762a <_realloc_r+0x8e>
  40785a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40785e:	f023 0303 	bic.w	r3, r3, #3
  407862:	441c      	add	r4, r3
  407864:	462e      	mov	r6, r5
  407866:	e6f9      	b.n	40765c <_realloc_r+0xc0>
  407868:	68a9      	ldr	r1, [r5, #8]
  40786a:	f8ca 1010 	str.w	r1, [sl, #16]
  40786e:	68e9      	ldr	r1, [r5, #12]
  407870:	f8ca 1014 	str.w	r1, [sl, #20]
  407874:	2a24      	cmp	r2, #36	; 0x24
  407876:	d00c      	beq.n	407892 <_realloc_r+0x2f6>
  407878:	3510      	adds	r5, #16
  40787a:	f10a 0218 	add.w	r2, sl, #24
  40787e:	e7b9      	b.n	4077f4 <_realloc_r+0x258>
  407880:	692b      	ldr	r3, [r5, #16]
  407882:	6103      	str	r3, [r0, #16]
  407884:	696b      	ldr	r3, [r5, #20]
  407886:	6143      	str	r3, [r0, #20]
  407888:	f105 0218 	add.w	r2, r5, #24
  40788c:	f100 0318 	add.w	r3, r0, #24
  407890:	e6cb      	b.n	40762a <_realloc_r+0x8e>
  407892:	692a      	ldr	r2, [r5, #16]
  407894:	f8ca 2018 	str.w	r2, [sl, #24]
  407898:	696a      	ldr	r2, [r5, #20]
  40789a:	f8ca 201c 	str.w	r2, [sl, #28]
  40789e:	3518      	adds	r5, #24
  4078a0:	f10a 0220 	add.w	r2, sl, #32
  4078a4:	e7a6      	b.n	4077f4 <_realloc_r+0x258>
  4078a6:	4632      	mov	r2, r6
  4078a8:	e77f      	b.n	4077aa <_realloc_r+0x20e>
  4078aa:	4629      	mov	r1, r5
  4078ac:	4630      	mov	r0, r6
  4078ae:	9301      	str	r3, [sp, #4]
  4078b0:	f7ff fe10 	bl	4074d4 <memmove>
  4078b4:	9b01      	ldr	r3, [sp, #4]
  4078b6:	e77e      	b.n	4077b6 <_realloc_r+0x21a>
  4078b8:	68a9      	ldr	r1, [r5, #8]
  4078ba:	f8ca 1010 	str.w	r1, [sl, #16]
  4078be:	68e9      	ldr	r1, [r5, #12]
  4078c0:	f8ca 1014 	str.w	r1, [sl, #20]
  4078c4:	2a24      	cmp	r2, #36	; 0x24
  4078c6:	d003      	beq.n	4078d0 <_realloc_r+0x334>
  4078c8:	3510      	adds	r5, #16
  4078ca:	f10a 0218 	add.w	r2, sl, #24
  4078ce:	e76c      	b.n	4077aa <_realloc_r+0x20e>
  4078d0:	692a      	ldr	r2, [r5, #16]
  4078d2:	f8ca 2018 	str.w	r2, [sl, #24]
  4078d6:	696a      	ldr	r2, [r5, #20]
  4078d8:	f8ca 201c 	str.w	r2, [sl, #28]
  4078dc:	3518      	adds	r5, #24
  4078de:	f10a 0220 	add.w	r2, sl, #32
  4078e2:	e762      	b.n	4077aa <_realloc_r+0x20e>
  4078e4:	20000444 	.word	0x20000444

004078e8 <__ascii_wctomb>:
  4078e8:	b121      	cbz	r1, 4078f4 <__ascii_wctomb+0xc>
  4078ea:	2aff      	cmp	r2, #255	; 0xff
  4078ec:	d804      	bhi.n	4078f8 <__ascii_wctomb+0x10>
  4078ee:	700a      	strb	r2, [r1, #0]
  4078f0:	2001      	movs	r0, #1
  4078f2:	4770      	bx	lr
  4078f4:	4608      	mov	r0, r1
  4078f6:	4770      	bx	lr
  4078f8:	238a      	movs	r3, #138	; 0x8a
  4078fa:	6003      	str	r3, [r0, #0]
  4078fc:	f04f 30ff 	mov.w	r0, #4294967295
  407900:	4770      	bx	lr
  407902:	bf00      	nop

00407904 <__aeabi_drsub>:
  407904:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  407908:	e002      	b.n	407910 <__adddf3>
  40790a:	bf00      	nop

0040790c <__aeabi_dsub>:
  40790c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00407910 <__adddf3>:
  407910:	b530      	push	{r4, r5, lr}
  407912:	ea4f 0441 	mov.w	r4, r1, lsl #1
  407916:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40791a:	ea94 0f05 	teq	r4, r5
  40791e:	bf08      	it	eq
  407920:	ea90 0f02 	teqeq	r0, r2
  407924:	bf1f      	itttt	ne
  407926:	ea54 0c00 	orrsne.w	ip, r4, r0
  40792a:	ea55 0c02 	orrsne.w	ip, r5, r2
  40792e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  407932:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407936:	f000 80e2 	beq.w	407afe <__adddf3+0x1ee>
  40793a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40793e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  407942:	bfb8      	it	lt
  407944:	426d      	neglt	r5, r5
  407946:	dd0c      	ble.n	407962 <__adddf3+0x52>
  407948:	442c      	add	r4, r5
  40794a:	ea80 0202 	eor.w	r2, r0, r2
  40794e:	ea81 0303 	eor.w	r3, r1, r3
  407952:	ea82 0000 	eor.w	r0, r2, r0
  407956:	ea83 0101 	eor.w	r1, r3, r1
  40795a:	ea80 0202 	eor.w	r2, r0, r2
  40795e:	ea81 0303 	eor.w	r3, r1, r3
  407962:	2d36      	cmp	r5, #54	; 0x36
  407964:	bf88      	it	hi
  407966:	bd30      	pophi	{r4, r5, pc}
  407968:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40796c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407970:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  407974:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  407978:	d002      	beq.n	407980 <__adddf3+0x70>
  40797a:	4240      	negs	r0, r0
  40797c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407980:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  407984:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407988:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40798c:	d002      	beq.n	407994 <__adddf3+0x84>
  40798e:	4252      	negs	r2, r2
  407990:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  407994:	ea94 0f05 	teq	r4, r5
  407998:	f000 80a7 	beq.w	407aea <__adddf3+0x1da>
  40799c:	f1a4 0401 	sub.w	r4, r4, #1
  4079a0:	f1d5 0e20 	rsbs	lr, r5, #32
  4079a4:	db0d      	blt.n	4079c2 <__adddf3+0xb2>
  4079a6:	fa02 fc0e 	lsl.w	ip, r2, lr
  4079aa:	fa22 f205 	lsr.w	r2, r2, r5
  4079ae:	1880      	adds	r0, r0, r2
  4079b0:	f141 0100 	adc.w	r1, r1, #0
  4079b4:	fa03 f20e 	lsl.w	r2, r3, lr
  4079b8:	1880      	adds	r0, r0, r2
  4079ba:	fa43 f305 	asr.w	r3, r3, r5
  4079be:	4159      	adcs	r1, r3
  4079c0:	e00e      	b.n	4079e0 <__adddf3+0xd0>
  4079c2:	f1a5 0520 	sub.w	r5, r5, #32
  4079c6:	f10e 0e20 	add.w	lr, lr, #32
  4079ca:	2a01      	cmp	r2, #1
  4079cc:	fa03 fc0e 	lsl.w	ip, r3, lr
  4079d0:	bf28      	it	cs
  4079d2:	f04c 0c02 	orrcs.w	ip, ip, #2
  4079d6:	fa43 f305 	asr.w	r3, r3, r5
  4079da:	18c0      	adds	r0, r0, r3
  4079dc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4079e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4079e4:	d507      	bpl.n	4079f6 <__adddf3+0xe6>
  4079e6:	f04f 0e00 	mov.w	lr, #0
  4079ea:	f1dc 0c00 	rsbs	ip, ip, #0
  4079ee:	eb7e 0000 	sbcs.w	r0, lr, r0
  4079f2:	eb6e 0101 	sbc.w	r1, lr, r1
  4079f6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4079fa:	d31b      	bcc.n	407a34 <__adddf3+0x124>
  4079fc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  407a00:	d30c      	bcc.n	407a1c <__adddf3+0x10c>
  407a02:	0849      	lsrs	r1, r1, #1
  407a04:	ea5f 0030 	movs.w	r0, r0, rrx
  407a08:	ea4f 0c3c 	mov.w	ip, ip, rrx
  407a0c:	f104 0401 	add.w	r4, r4, #1
  407a10:	ea4f 5244 	mov.w	r2, r4, lsl #21
  407a14:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  407a18:	f080 809a 	bcs.w	407b50 <__adddf3+0x240>
  407a1c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  407a20:	bf08      	it	eq
  407a22:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407a26:	f150 0000 	adcs.w	r0, r0, #0
  407a2a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407a2e:	ea41 0105 	orr.w	r1, r1, r5
  407a32:	bd30      	pop	{r4, r5, pc}
  407a34:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  407a38:	4140      	adcs	r0, r0
  407a3a:	eb41 0101 	adc.w	r1, r1, r1
  407a3e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407a42:	f1a4 0401 	sub.w	r4, r4, #1
  407a46:	d1e9      	bne.n	407a1c <__adddf3+0x10c>
  407a48:	f091 0f00 	teq	r1, #0
  407a4c:	bf04      	itt	eq
  407a4e:	4601      	moveq	r1, r0
  407a50:	2000      	moveq	r0, #0
  407a52:	fab1 f381 	clz	r3, r1
  407a56:	bf08      	it	eq
  407a58:	3320      	addeq	r3, #32
  407a5a:	f1a3 030b 	sub.w	r3, r3, #11
  407a5e:	f1b3 0220 	subs.w	r2, r3, #32
  407a62:	da0c      	bge.n	407a7e <__adddf3+0x16e>
  407a64:	320c      	adds	r2, #12
  407a66:	dd08      	ble.n	407a7a <__adddf3+0x16a>
  407a68:	f102 0c14 	add.w	ip, r2, #20
  407a6c:	f1c2 020c 	rsb	r2, r2, #12
  407a70:	fa01 f00c 	lsl.w	r0, r1, ip
  407a74:	fa21 f102 	lsr.w	r1, r1, r2
  407a78:	e00c      	b.n	407a94 <__adddf3+0x184>
  407a7a:	f102 0214 	add.w	r2, r2, #20
  407a7e:	bfd8      	it	le
  407a80:	f1c2 0c20 	rsble	ip, r2, #32
  407a84:	fa01 f102 	lsl.w	r1, r1, r2
  407a88:	fa20 fc0c 	lsr.w	ip, r0, ip
  407a8c:	bfdc      	itt	le
  407a8e:	ea41 010c 	orrle.w	r1, r1, ip
  407a92:	4090      	lslle	r0, r2
  407a94:	1ae4      	subs	r4, r4, r3
  407a96:	bfa2      	ittt	ge
  407a98:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  407a9c:	4329      	orrge	r1, r5
  407a9e:	bd30      	popge	{r4, r5, pc}
  407aa0:	ea6f 0404 	mvn.w	r4, r4
  407aa4:	3c1f      	subs	r4, #31
  407aa6:	da1c      	bge.n	407ae2 <__adddf3+0x1d2>
  407aa8:	340c      	adds	r4, #12
  407aaa:	dc0e      	bgt.n	407aca <__adddf3+0x1ba>
  407aac:	f104 0414 	add.w	r4, r4, #20
  407ab0:	f1c4 0220 	rsb	r2, r4, #32
  407ab4:	fa20 f004 	lsr.w	r0, r0, r4
  407ab8:	fa01 f302 	lsl.w	r3, r1, r2
  407abc:	ea40 0003 	orr.w	r0, r0, r3
  407ac0:	fa21 f304 	lsr.w	r3, r1, r4
  407ac4:	ea45 0103 	orr.w	r1, r5, r3
  407ac8:	bd30      	pop	{r4, r5, pc}
  407aca:	f1c4 040c 	rsb	r4, r4, #12
  407ace:	f1c4 0220 	rsb	r2, r4, #32
  407ad2:	fa20 f002 	lsr.w	r0, r0, r2
  407ad6:	fa01 f304 	lsl.w	r3, r1, r4
  407ada:	ea40 0003 	orr.w	r0, r0, r3
  407ade:	4629      	mov	r1, r5
  407ae0:	bd30      	pop	{r4, r5, pc}
  407ae2:	fa21 f004 	lsr.w	r0, r1, r4
  407ae6:	4629      	mov	r1, r5
  407ae8:	bd30      	pop	{r4, r5, pc}
  407aea:	f094 0f00 	teq	r4, #0
  407aee:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  407af2:	bf06      	itte	eq
  407af4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  407af8:	3401      	addeq	r4, #1
  407afa:	3d01      	subne	r5, #1
  407afc:	e74e      	b.n	40799c <__adddf3+0x8c>
  407afe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407b02:	bf18      	it	ne
  407b04:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407b08:	d029      	beq.n	407b5e <__adddf3+0x24e>
  407b0a:	ea94 0f05 	teq	r4, r5
  407b0e:	bf08      	it	eq
  407b10:	ea90 0f02 	teqeq	r0, r2
  407b14:	d005      	beq.n	407b22 <__adddf3+0x212>
  407b16:	ea54 0c00 	orrs.w	ip, r4, r0
  407b1a:	bf04      	itt	eq
  407b1c:	4619      	moveq	r1, r3
  407b1e:	4610      	moveq	r0, r2
  407b20:	bd30      	pop	{r4, r5, pc}
  407b22:	ea91 0f03 	teq	r1, r3
  407b26:	bf1e      	ittt	ne
  407b28:	2100      	movne	r1, #0
  407b2a:	2000      	movne	r0, #0
  407b2c:	bd30      	popne	{r4, r5, pc}
  407b2e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  407b32:	d105      	bne.n	407b40 <__adddf3+0x230>
  407b34:	0040      	lsls	r0, r0, #1
  407b36:	4149      	adcs	r1, r1
  407b38:	bf28      	it	cs
  407b3a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  407b3e:	bd30      	pop	{r4, r5, pc}
  407b40:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  407b44:	bf3c      	itt	cc
  407b46:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  407b4a:	bd30      	popcc	{r4, r5, pc}
  407b4c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407b50:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  407b54:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407b58:	f04f 0000 	mov.w	r0, #0
  407b5c:	bd30      	pop	{r4, r5, pc}
  407b5e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407b62:	bf1a      	itte	ne
  407b64:	4619      	movne	r1, r3
  407b66:	4610      	movne	r0, r2
  407b68:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  407b6c:	bf1c      	itt	ne
  407b6e:	460b      	movne	r3, r1
  407b70:	4602      	movne	r2, r0
  407b72:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407b76:	bf06      	itte	eq
  407b78:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  407b7c:	ea91 0f03 	teqeq	r1, r3
  407b80:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  407b84:	bd30      	pop	{r4, r5, pc}
  407b86:	bf00      	nop

00407b88 <__aeabi_ui2d>:
  407b88:	f090 0f00 	teq	r0, #0
  407b8c:	bf04      	itt	eq
  407b8e:	2100      	moveq	r1, #0
  407b90:	4770      	bxeq	lr
  407b92:	b530      	push	{r4, r5, lr}
  407b94:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407b98:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407b9c:	f04f 0500 	mov.w	r5, #0
  407ba0:	f04f 0100 	mov.w	r1, #0
  407ba4:	e750      	b.n	407a48 <__adddf3+0x138>
  407ba6:	bf00      	nop

00407ba8 <__aeabi_i2d>:
  407ba8:	f090 0f00 	teq	r0, #0
  407bac:	bf04      	itt	eq
  407bae:	2100      	moveq	r1, #0
  407bb0:	4770      	bxeq	lr
  407bb2:	b530      	push	{r4, r5, lr}
  407bb4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407bb8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407bbc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  407bc0:	bf48      	it	mi
  407bc2:	4240      	negmi	r0, r0
  407bc4:	f04f 0100 	mov.w	r1, #0
  407bc8:	e73e      	b.n	407a48 <__adddf3+0x138>
  407bca:	bf00      	nop

00407bcc <__aeabi_f2d>:
  407bcc:	0042      	lsls	r2, r0, #1
  407bce:	ea4f 01e2 	mov.w	r1, r2, asr #3
  407bd2:	ea4f 0131 	mov.w	r1, r1, rrx
  407bd6:	ea4f 7002 	mov.w	r0, r2, lsl #28
  407bda:	bf1f      	itttt	ne
  407bdc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  407be0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407be4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  407be8:	4770      	bxne	lr
  407bea:	f092 0f00 	teq	r2, #0
  407bee:	bf14      	ite	ne
  407bf0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407bf4:	4770      	bxeq	lr
  407bf6:	b530      	push	{r4, r5, lr}
  407bf8:	f44f 7460 	mov.w	r4, #896	; 0x380
  407bfc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407c00:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407c04:	e720      	b.n	407a48 <__adddf3+0x138>
  407c06:	bf00      	nop

00407c08 <__aeabi_ul2d>:
  407c08:	ea50 0201 	orrs.w	r2, r0, r1
  407c0c:	bf08      	it	eq
  407c0e:	4770      	bxeq	lr
  407c10:	b530      	push	{r4, r5, lr}
  407c12:	f04f 0500 	mov.w	r5, #0
  407c16:	e00a      	b.n	407c2e <__aeabi_l2d+0x16>

00407c18 <__aeabi_l2d>:
  407c18:	ea50 0201 	orrs.w	r2, r0, r1
  407c1c:	bf08      	it	eq
  407c1e:	4770      	bxeq	lr
  407c20:	b530      	push	{r4, r5, lr}
  407c22:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  407c26:	d502      	bpl.n	407c2e <__aeabi_l2d+0x16>
  407c28:	4240      	negs	r0, r0
  407c2a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407c2e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407c32:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407c36:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  407c3a:	f43f aedc 	beq.w	4079f6 <__adddf3+0xe6>
  407c3e:	f04f 0203 	mov.w	r2, #3
  407c42:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407c46:	bf18      	it	ne
  407c48:	3203      	addne	r2, #3
  407c4a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407c4e:	bf18      	it	ne
  407c50:	3203      	addne	r2, #3
  407c52:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  407c56:	f1c2 0320 	rsb	r3, r2, #32
  407c5a:	fa00 fc03 	lsl.w	ip, r0, r3
  407c5e:	fa20 f002 	lsr.w	r0, r0, r2
  407c62:	fa01 fe03 	lsl.w	lr, r1, r3
  407c66:	ea40 000e 	orr.w	r0, r0, lr
  407c6a:	fa21 f102 	lsr.w	r1, r1, r2
  407c6e:	4414      	add	r4, r2
  407c70:	e6c1      	b.n	4079f6 <__adddf3+0xe6>
  407c72:	bf00      	nop

00407c74 <__aeabi_dmul>:
  407c74:	b570      	push	{r4, r5, r6, lr}
  407c76:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407c7a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407c7e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407c82:	bf1d      	ittte	ne
  407c84:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407c88:	ea94 0f0c 	teqne	r4, ip
  407c8c:	ea95 0f0c 	teqne	r5, ip
  407c90:	f000 f8de 	bleq	407e50 <__aeabi_dmul+0x1dc>
  407c94:	442c      	add	r4, r5
  407c96:	ea81 0603 	eor.w	r6, r1, r3
  407c9a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  407c9e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  407ca2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  407ca6:	bf18      	it	ne
  407ca8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  407cac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407cb0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  407cb4:	d038      	beq.n	407d28 <__aeabi_dmul+0xb4>
  407cb6:	fba0 ce02 	umull	ip, lr, r0, r2
  407cba:	f04f 0500 	mov.w	r5, #0
  407cbe:	fbe1 e502 	umlal	lr, r5, r1, r2
  407cc2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  407cc6:	fbe0 e503 	umlal	lr, r5, r0, r3
  407cca:	f04f 0600 	mov.w	r6, #0
  407cce:	fbe1 5603 	umlal	r5, r6, r1, r3
  407cd2:	f09c 0f00 	teq	ip, #0
  407cd6:	bf18      	it	ne
  407cd8:	f04e 0e01 	orrne.w	lr, lr, #1
  407cdc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  407ce0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  407ce4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  407ce8:	d204      	bcs.n	407cf4 <__aeabi_dmul+0x80>
  407cea:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  407cee:	416d      	adcs	r5, r5
  407cf0:	eb46 0606 	adc.w	r6, r6, r6
  407cf4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  407cf8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  407cfc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  407d00:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  407d04:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  407d08:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  407d0c:	bf88      	it	hi
  407d0e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407d12:	d81e      	bhi.n	407d52 <__aeabi_dmul+0xde>
  407d14:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  407d18:	bf08      	it	eq
  407d1a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  407d1e:	f150 0000 	adcs.w	r0, r0, #0
  407d22:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407d26:	bd70      	pop	{r4, r5, r6, pc}
  407d28:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  407d2c:	ea46 0101 	orr.w	r1, r6, r1
  407d30:	ea40 0002 	orr.w	r0, r0, r2
  407d34:	ea81 0103 	eor.w	r1, r1, r3
  407d38:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  407d3c:	bfc2      	ittt	gt
  407d3e:	ebd4 050c 	rsbsgt	r5, r4, ip
  407d42:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407d46:	bd70      	popgt	{r4, r5, r6, pc}
  407d48:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407d4c:	f04f 0e00 	mov.w	lr, #0
  407d50:	3c01      	subs	r4, #1
  407d52:	f300 80ab 	bgt.w	407eac <__aeabi_dmul+0x238>
  407d56:	f114 0f36 	cmn.w	r4, #54	; 0x36
  407d5a:	bfde      	ittt	le
  407d5c:	2000      	movle	r0, #0
  407d5e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  407d62:	bd70      	pople	{r4, r5, r6, pc}
  407d64:	f1c4 0400 	rsb	r4, r4, #0
  407d68:	3c20      	subs	r4, #32
  407d6a:	da35      	bge.n	407dd8 <__aeabi_dmul+0x164>
  407d6c:	340c      	adds	r4, #12
  407d6e:	dc1b      	bgt.n	407da8 <__aeabi_dmul+0x134>
  407d70:	f104 0414 	add.w	r4, r4, #20
  407d74:	f1c4 0520 	rsb	r5, r4, #32
  407d78:	fa00 f305 	lsl.w	r3, r0, r5
  407d7c:	fa20 f004 	lsr.w	r0, r0, r4
  407d80:	fa01 f205 	lsl.w	r2, r1, r5
  407d84:	ea40 0002 	orr.w	r0, r0, r2
  407d88:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  407d8c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407d90:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407d94:	fa21 f604 	lsr.w	r6, r1, r4
  407d98:	eb42 0106 	adc.w	r1, r2, r6
  407d9c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407da0:	bf08      	it	eq
  407da2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407da6:	bd70      	pop	{r4, r5, r6, pc}
  407da8:	f1c4 040c 	rsb	r4, r4, #12
  407dac:	f1c4 0520 	rsb	r5, r4, #32
  407db0:	fa00 f304 	lsl.w	r3, r0, r4
  407db4:	fa20 f005 	lsr.w	r0, r0, r5
  407db8:	fa01 f204 	lsl.w	r2, r1, r4
  407dbc:	ea40 0002 	orr.w	r0, r0, r2
  407dc0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407dc4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407dc8:	f141 0100 	adc.w	r1, r1, #0
  407dcc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407dd0:	bf08      	it	eq
  407dd2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407dd6:	bd70      	pop	{r4, r5, r6, pc}
  407dd8:	f1c4 0520 	rsb	r5, r4, #32
  407ddc:	fa00 f205 	lsl.w	r2, r0, r5
  407de0:	ea4e 0e02 	orr.w	lr, lr, r2
  407de4:	fa20 f304 	lsr.w	r3, r0, r4
  407de8:	fa01 f205 	lsl.w	r2, r1, r5
  407dec:	ea43 0302 	orr.w	r3, r3, r2
  407df0:	fa21 f004 	lsr.w	r0, r1, r4
  407df4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407df8:	fa21 f204 	lsr.w	r2, r1, r4
  407dfc:	ea20 0002 	bic.w	r0, r0, r2
  407e00:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  407e04:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407e08:	bf08      	it	eq
  407e0a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407e0e:	bd70      	pop	{r4, r5, r6, pc}
  407e10:	f094 0f00 	teq	r4, #0
  407e14:	d10f      	bne.n	407e36 <__aeabi_dmul+0x1c2>
  407e16:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  407e1a:	0040      	lsls	r0, r0, #1
  407e1c:	eb41 0101 	adc.w	r1, r1, r1
  407e20:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407e24:	bf08      	it	eq
  407e26:	3c01      	subeq	r4, #1
  407e28:	d0f7      	beq.n	407e1a <__aeabi_dmul+0x1a6>
  407e2a:	ea41 0106 	orr.w	r1, r1, r6
  407e2e:	f095 0f00 	teq	r5, #0
  407e32:	bf18      	it	ne
  407e34:	4770      	bxne	lr
  407e36:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  407e3a:	0052      	lsls	r2, r2, #1
  407e3c:	eb43 0303 	adc.w	r3, r3, r3
  407e40:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  407e44:	bf08      	it	eq
  407e46:	3d01      	subeq	r5, #1
  407e48:	d0f7      	beq.n	407e3a <__aeabi_dmul+0x1c6>
  407e4a:	ea43 0306 	orr.w	r3, r3, r6
  407e4e:	4770      	bx	lr
  407e50:	ea94 0f0c 	teq	r4, ip
  407e54:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  407e58:	bf18      	it	ne
  407e5a:	ea95 0f0c 	teqne	r5, ip
  407e5e:	d00c      	beq.n	407e7a <__aeabi_dmul+0x206>
  407e60:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407e64:	bf18      	it	ne
  407e66:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407e6a:	d1d1      	bne.n	407e10 <__aeabi_dmul+0x19c>
  407e6c:	ea81 0103 	eor.w	r1, r1, r3
  407e70:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407e74:	f04f 0000 	mov.w	r0, #0
  407e78:	bd70      	pop	{r4, r5, r6, pc}
  407e7a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407e7e:	bf06      	itte	eq
  407e80:	4610      	moveq	r0, r2
  407e82:	4619      	moveq	r1, r3
  407e84:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407e88:	d019      	beq.n	407ebe <__aeabi_dmul+0x24a>
  407e8a:	ea94 0f0c 	teq	r4, ip
  407e8e:	d102      	bne.n	407e96 <__aeabi_dmul+0x222>
  407e90:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  407e94:	d113      	bne.n	407ebe <__aeabi_dmul+0x24a>
  407e96:	ea95 0f0c 	teq	r5, ip
  407e9a:	d105      	bne.n	407ea8 <__aeabi_dmul+0x234>
  407e9c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  407ea0:	bf1c      	itt	ne
  407ea2:	4610      	movne	r0, r2
  407ea4:	4619      	movne	r1, r3
  407ea6:	d10a      	bne.n	407ebe <__aeabi_dmul+0x24a>
  407ea8:	ea81 0103 	eor.w	r1, r1, r3
  407eac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407eb0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407eb4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407eb8:	f04f 0000 	mov.w	r0, #0
  407ebc:	bd70      	pop	{r4, r5, r6, pc}
  407ebe:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407ec2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  407ec6:	bd70      	pop	{r4, r5, r6, pc}

00407ec8 <__aeabi_ddiv>:
  407ec8:	b570      	push	{r4, r5, r6, lr}
  407eca:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407ece:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407ed2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407ed6:	bf1d      	ittte	ne
  407ed8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407edc:	ea94 0f0c 	teqne	r4, ip
  407ee0:	ea95 0f0c 	teqne	r5, ip
  407ee4:	f000 f8a7 	bleq	408036 <__aeabi_ddiv+0x16e>
  407ee8:	eba4 0405 	sub.w	r4, r4, r5
  407eec:	ea81 0e03 	eor.w	lr, r1, r3
  407ef0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  407ef4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407ef8:	f000 8088 	beq.w	40800c <__aeabi_ddiv+0x144>
  407efc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407f00:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  407f04:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  407f08:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  407f0c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  407f10:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  407f14:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  407f18:	ea4f 2600 	mov.w	r6, r0, lsl #8
  407f1c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  407f20:	429d      	cmp	r5, r3
  407f22:	bf08      	it	eq
  407f24:	4296      	cmpeq	r6, r2
  407f26:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  407f2a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  407f2e:	d202      	bcs.n	407f36 <__aeabi_ddiv+0x6e>
  407f30:	085b      	lsrs	r3, r3, #1
  407f32:	ea4f 0232 	mov.w	r2, r2, rrx
  407f36:	1ab6      	subs	r6, r6, r2
  407f38:	eb65 0503 	sbc.w	r5, r5, r3
  407f3c:	085b      	lsrs	r3, r3, #1
  407f3e:	ea4f 0232 	mov.w	r2, r2, rrx
  407f42:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  407f46:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  407f4a:	ebb6 0e02 	subs.w	lr, r6, r2
  407f4e:	eb75 0e03 	sbcs.w	lr, r5, r3
  407f52:	bf22      	ittt	cs
  407f54:	1ab6      	subcs	r6, r6, r2
  407f56:	4675      	movcs	r5, lr
  407f58:	ea40 000c 	orrcs.w	r0, r0, ip
  407f5c:	085b      	lsrs	r3, r3, #1
  407f5e:	ea4f 0232 	mov.w	r2, r2, rrx
  407f62:	ebb6 0e02 	subs.w	lr, r6, r2
  407f66:	eb75 0e03 	sbcs.w	lr, r5, r3
  407f6a:	bf22      	ittt	cs
  407f6c:	1ab6      	subcs	r6, r6, r2
  407f6e:	4675      	movcs	r5, lr
  407f70:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  407f74:	085b      	lsrs	r3, r3, #1
  407f76:	ea4f 0232 	mov.w	r2, r2, rrx
  407f7a:	ebb6 0e02 	subs.w	lr, r6, r2
  407f7e:	eb75 0e03 	sbcs.w	lr, r5, r3
  407f82:	bf22      	ittt	cs
  407f84:	1ab6      	subcs	r6, r6, r2
  407f86:	4675      	movcs	r5, lr
  407f88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  407f8c:	085b      	lsrs	r3, r3, #1
  407f8e:	ea4f 0232 	mov.w	r2, r2, rrx
  407f92:	ebb6 0e02 	subs.w	lr, r6, r2
  407f96:	eb75 0e03 	sbcs.w	lr, r5, r3
  407f9a:	bf22      	ittt	cs
  407f9c:	1ab6      	subcs	r6, r6, r2
  407f9e:	4675      	movcs	r5, lr
  407fa0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  407fa4:	ea55 0e06 	orrs.w	lr, r5, r6
  407fa8:	d018      	beq.n	407fdc <__aeabi_ddiv+0x114>
  407faa:	ea4f 1505 	mov.w	r5, r5, lsl #4
  407fae:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  407fb2:	ea4f 1606 	mov.w	r6, r6, lsl #4
  407fb6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  407fba:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  407fbe:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  407fc2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  407fc6:	d1c0      	bne.n	407f4a <__aeabi_ddiv+0x82>
  407fc8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407fcc:	d10b      	bne.n	407fe6 <__aeabi_ddiv+0x11e>
  407fce:	ea41 0100 	orr.w	r1, r1, r0
  407fd2:	f04f 0000 	mov.w	r0, #0
  407fd6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  407fda:	e7b6      	b.n	407f4a <__aeabi_ddiv+0x82>
  407fdc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407fe0:	bf04      	itt	eq
  407fe2:	4301      	orreq	r1, r0
  407fe4:	2000      	moveq	r0, #0
  407fe6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  407fea:	bf88      	it	hi
  407fec:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407ff0:	f63f aeaf 	bhi.w	407d52 <__aeabi_dmul+0xde>
  407ff4:	ebb5 0c03 	subs.w	ip, r5, r3
  407ff8:	bf04      	itt	eq
  407ffa:	ebb6 0c02 	subseq.w	ip, r6, r2
  407ffe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  408002:	f150 0000 	adcs.w	r0, r0, #0
  408006:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40800a:	bd70      	pop	{r4, r5, r6, pc}
  40800c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  408010:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  408014:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  408018:	bfc2      	ittt	gt
  40801a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40801e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408022:	bd70      	popgt	{r4, r5, r6, pc}
  408024:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408028:	f04f 0e00 	mov.w	lr, #0
  40802c:	3c01      	subs	r4, #1
  40802e:	e690      	b.n	407d52 <__aeabi_dmul+0xde>
  408030:	ea45 0e06 	orr.w	lr, r5, r6
  408034:	e68d      	b.n	407d52 <__aeabi_dmul+0xde>
  408036:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40803a:	ea94 0f0c 	teq	r4, ip
  40803e:	bf08      	it	eq
  408040:	ea95 0f0c 	teqeq	r5, ip
  408044:	f43f af3b 	beq.w	407ebe <__aeabi_dmul+0x24a>
  408048:	ea94 0f0c 	teq	r4, ip
  40804c:	d10a      	bne.n	408064 <__aeabi_ddiv+0x19c>
  40804e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  408052:	f47f af34 	bne.w	407ebe <__aeabi_dmul+0x24a>
  408056:	ea95 0f0c 	teq	r5, ip
  40805a:	f47f af25 	bne.w	407ea8 <__aeabi_dmul+0x234>
  40805e:	4610      	mov	r0, r2
  408060:	4619      	mov	r1, r3
  408062:	e72c      	b.n	407ebe <__aeabi_dmul+0x24a>
  408064:	ea95 0f0c 	teq	r5, ip
  408068:	d106      	bne.n	408078 <__aeabi_ddiv+0x1b0>
  40806a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40806e:	f43f aefd 	beq.w	407e6c <__aeabi_dmul+0x1f8>
  408072:	4610      	mov	r0, r2
  408074:	4619      	mov	r1, r3
  408076:	e722      	b.n	407ebe <__aeabi_dmul+0x24a>
  408078:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40807c:	bf18      	it	ne
  40807e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408082:	f47f aec5 	bne.w	407e10 <__aeabi_dmul+0x19c>
  408086:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40808a:	f47f af0d 	bne.w	407ea8 <__aeabi_dmul+0x234>
  40808e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  408092:	f47f aeeb 	bne.w	407e6c <__aeabi_dmul+0x1f8>
  408096:	e712      	b.n	407ebe <__aeabi_dmul+0x24a>

00408098 <__gedf2>:
  408098:	f04f 3cff 	mov.w	ip, #4294967295
  40809c:	e006      	b.n	4080ac <__cmpdf2+0x4>
  40809e:	bf00      	nop

004080a0 <__ledf2>:
  4080a0:	f04f 0c01 	mov.w	ip, #1
  4080a4:	e002      	b.n	4080ac <__cmpdf2+0x4>
  4080a6:	bf00      	nop

004080a8 <__cmpdf2>:
  4080a8:	f04f 0c01 	mov.w	ip, #1
  4080ac:	f84d cd04 	str.w	ip, [sp, #-4]!
  4080b0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4080b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4080b8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4080bc:	bf18      	it	ne
  4080be:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4080c2:	d01b      	beq.n	4080fc <__cmpdf2+0x54>
  4080c4:	b001      	add	sp, #4
  4080c6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4080ca:	bf0c      	ite	eq
  4080cc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  4080d0:	ea91 0f03 	teqne	r1, r3
  4080d4:	bf02      	ittt	eq
  4080d6:	ea90 0f02 	teqeq	r0, r2
  4080da:	2000      	moveq	r0, #0
  4080dc:	4770      	bxeq	lr
  4080de:	f110 0f00 	cmn.w	r0, #0
  4080e2:	ea91 0f03 	teq	r1, r3
  4080e6:	bf58      	it	pl
  4080e8:	4299      	cmppl	r1, r3
  4080ea:	bf08      	it	eq
  4080ec:	4290      	cmpeq	r0, r2
  4080ee:	bf2c      	ite	cs
  4080f0:	17d8      	asrcs	r0, r3, #31
  4080f2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4080f6:	f040 0001 	orr.w	r0, r0, #1
  4080fa:	4770      	bx	lr
  4080fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408100:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408104:	d102      	bne.n	40810c <__cmpdf2+0x64>
  408106:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40810a:	d107      	bne.n	40811c <__cmpdf2+0x74>
  40810c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408110:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408114:	d1d6      	bne.n	4080c4 <__cmpdf2+0x1c>
  408116:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40811a:	d0d3      	beq.n	4080c4 <__cmpdf2+0x1c>
  40811c:	f85d 0b04 	ldr.w	r0, [sp], #4
  408120:	4770      	bx	lr
  408122:	bf00      	nop

00408124 <__aeabi_cdrcmple>:
  408124:	4684      	mov	ip, r0
  408126:	4610      	mov	r0, r2
  408128:	4662      	mov	r2, ip
  40812a:	468c      	mov	ip, r1
  40812c:	4619      	mov	r1, r3
  40812e:	4663      	mov	r3, ip
  408130:	e000      	b.n	408134 <__aeabi_cdcmpeq>
  408132:	bf00      	nop

00408134 <__aeabi_cdcmpeq>:
  408134:	b501      	push	{r0, lr}
  408136:	f7ff ffb7 	bl	4080a8 <__cmpdf2>
  40813a:	2800      	cmp	r0, #0
  40813c:	bf48      	it	mi
  40813e:	f110 0f00 	cmnmi.w	r0, #0
  408142:	bd01      	pop	{r0, pc}

00408144 <__aeabi_dcmpeq>:
  408144:	f84d ed08 	str.w	lr, [sp, #-8]!
  408148:	f7ff fff4 	bl	408134 <__aeabi_cdcmpeq>
  40814c:	bf0c      	ite	eq
  40814e:	2001      	moveq	r0, #1
  408150:	2000      	movne	r0, #0
  408152:	f85d fb08 	ldr.w	pc, [sp], #8
  408156:	bf00      	nop

00408158 <__aeabi_dcmplt>:
  408158:	f84d ed08 	str.w	lr, [sp, #-8]!
  40815c:	f7ff ffea 	bl	408134 <__aeabi_cdcmpeq>
  408160:	bf34      	ite	cc
  408162:	2001      	movcc	r0, #1
  408164:	2000      	movcs	r0, #0
  408166:	f85d fb08 	ldr.w	pc, [sp], #8
  40816a:	bf00      	nop

0040816c <__aeabi_dcmple>:
  40816c:	f84d ed08 	str.w	lr, [sp, #-8]!
  408170:	f7ff ffe0 	bl	408134 <__aeabi_cdcmpeq>
  408174:	bf94      	ite	ls
  408176:	2001      	movls	r0, #1
  408178:	2000      	movhi	r0, #0
  40817a:	f85d fb08 	ldr.w	pc, [sp], #8
  40817e:	bf00      	nop

00408180 <__aeabi_dcmpge>:
  408180:	f84d ed08 	str.w	lr, [sp, #-8]!
  408184:	f7ff ffce 	bl	408124 <__aeabi_cdrcmple>
  408188:	bf94      	ite	ls
  40818a:	2001      	movls	r0, #1
  40818c:	2000      	movhi	r0, #0
  40818e:	f85d fb08 	ldr.w	pc, [sp], #8
  408192:	bf00      	nop

00408194 <__aeabi_dcmpgt>:
  408194:	f84d ed08 	str.w	lr, [sp, #-8]!
  408198:	f7ff ffc4 	bl	408124 <__aeabi_cdrcmple>
  40819c:	bf34      	ite	cc
  40819e:	2001      	movcc	r0, #1
  4081a0:	2000      	movcs	r0, #0
  4081a2:	f85d fb08 	ldr.w	pc, [sp], #8
  4081a6:	bf00      	nop

004081a8 <__aeabi_dcmpun>:
  4081a8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4081ac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4081b0:	d102      	bne.n	4081b8 <__aeabi_dcmpun+0x10>
  4081b2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4081b6:	d10a      	bne.n	4081ce <__aeabi_dcmpun+0x26>
  4081b8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4081bc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4081c0:	d102      	bne.n	4081c8 <__aeabi_dcmpun+0x20>
  4081c2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4081c6:	d102      	bne.n	4081ce <__aeabi_dcmpun+0x26>
  4081c8:	f04f 0000 	mov.w	r0, #0
  4081cc:	4770      	bx	lr
  4081ce:	f04f 0001 	mov.w	r0, #1
  4081d2:	4770      	bx	lr

004081d4 <__aeabi_d2iz>:
  4081d4:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4081d8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4081dc:	d215      	bcs.n	40820a <__aeabi_d2iz+0x36>
  4081de:	d511      	bpl.n	408204 <__aeabi_d2iz+0x30>
  4081e0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4081e4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4081e8:	d912      	bls.n	408210 <__aeabi_d2iz+0x3c>
  4081ea:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4081ee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4081f2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4081f6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4081fa:	fa23 f002 	lsr.w	r0, r3, r2
  4081fe:	bf18      	it	ne
  408200:	4240      	negne	r0, r0
  408202:	4770      	bx	lr
  408204:	f04f 0000 	mov.w	r0, #0
  408208:	4770      	bx	lr
  40820a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40820e:	d105      	bne.n	40821c <__aeabi_d2iz+0x48>
  408210:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  408214:	bf08      	it	eq
  408216:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40821a:	4770      	bx	lr
  40821c:	f04f 0000 	mov.w	r0, #0
  408220:	4770      	bx	lr
  408222:	bf00      	nop

00408224 <OV2640_JPEG_INIT>:
  408224:	00ff ff2c df2e 01ff 323c 0111 0209 2804     ..,.....<2.....(
  408234:	e513 4814 0c2c 7833 333a fb3b 003e 1143     ...H,.3x:3;.>.C.
  408244:	1016 9239 da35 1a22 c337 0023 c034 1a36     ..9.5.".7.#.4.6.
  408254:	8806 c007 870d 410e 004c 0048 005b 0342     .......AL.H.[.B.
  408264:	814a 9921 4024 3825 8226 005c 0063 7061     J.!.$@%8&.\.c.ap
  408274:	8062 057c 8020 3028 006c 806d 006e 0270     b.|. .(0l.m.n.p.
  408284:	9471 c173 4012 1117 4318 0019 4b1a 0932     q.s..@...C...K2.
  408294:	c037 604f a850 006d 383d 3f46 604f 3c0c     7.O`P.m.=8F?O`.<
  4082a4:	00ff 7fe5 c0f9 2441 14e0 ff76 a033 2042     ......A$..v.3.B 
  4082b4:	1843 004c d587 3f88 03d7 10d9 82d3 08c8     C.L....?........
  4082c4:	80c9 007c 007d 037c 487d 487d 087c 207d     ..|.}.|.}H}H|.} 
  4082d4:	107d 0e7d 0090 0e91 1a91 3191 5a91 6991     }.}........1.Z.i
  4082e4:	7591 7e91 8891 8f91 9691 a391 af91 c491     .u.~............
  4082f4:	d791 e891 2091 0092 0693 e393 0593 0593     ..... ..........
  408304:	0093 0493 0093 0093 0093 0093 0093 0093     ................
  408314:	0093 0096 0897 1997 0297 0c97 2497 3097     .............$.0
  408324:	2897 2697 0297 9897 8097 0097 0097 edc3     .(.&............
  408334:	00a4 00a8 11c5 51c6 80bf 10c7 66b6 a5b8     .......Q.....f..
  408344:	64b7 7cb9 afb3 97b4 ffb5 c5b0 94b1 0fb2     .d.|............
  408354:	5cc4 64c0 4bc1 008c 3d86 0050 c851 9652     .\.d.K...=P.Q.R.
  408364:	0053 0054 0055 c85a 965b 005c 00d3 edc3     S.T.U.Z.[.\.....
  408374:	007f 00da 1fe5 67e1 00e0 7fdd 0005 4012     .......g.......@
  408384:	04d3 16c0 12c1 008c 3d86 0050 2c51 2452     .........=P.Q,R$
  408394:	0053 0054 0055 2c5a 245b 005c ffff 0000     S.T.U.Z,[$\.....

004083a4 <OV2640_YUV422>:
  4083a4:	00ff 0005 10da 03d7 00df 8033 403c 77e1     ..........3.<@.w
  4083b4:	0000 ffff                                   ....

004083b8 <OV2640_JPEG>:
  4083b8:	14e0 77e1 1fe5 03d7 10da 00e0 01ff 0804     ...w............
  4083c8:	ffff 0000                                   ....

004083cc <OV2640_JPEG_320x240>:
  4083cc:	01ff 4012 1117 4318 0019 4b1a 0932 ca4f     ...@...C...K2.O.
  4083dc:	a850 235a 006d 1239 da35 1a22 c337 0023     P.Z#m.9.5.".7.#.
  4083ec:	c034 1a36 8806 c007 870d 410e 004c 00ff     4.6........AL...
  4083fc:	04e0 64c0 4bc1 3586 8950 c851 9652 0053     ...d.K.5P.Q.R.S.
  40840c:	0054 0055 0057 505a 3c5b 005c 00e0 ffff     T.U.W.ZP[<\.....

0040841c <OV2640_JPEG_640x480>:
  40841c:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  40842c:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  40843c:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  40844c:	04e0 c8c0 96c1 3d86 8950 9051 2c52 0053     .......=P.Q.R,S.
  40845c:	0054 8855 0057 a05a 785b 005c 04d3 00e0     T.U.W.Z.[x\.....
  40846c:	ffff 0000                                   ....

00408470 <OV2640_JPEG_800x600>:
  408470:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  408480:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  408490:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  4084a0:	04e0 c8c0 96c1 3586 8950 9051 2c52 0053     .......5P.Q.R,S.
  4084b0:	0054 8855 0057 c85a 965b 005c 02d3 00e0     T.U.W.Z.[.\.....
  4084c0:	ffff 0000                                   ....

004084c4 <OV2640_JPEG_1024x768>:
  4084c4:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  4084d4:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  4084e4:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  4084f4:	c8c0 96c1 008c 3d86 0050 9051 2c52 0053     .......=P.Q.R,S.
  408504:	0054 8855 005a c05b 015c 02d3 ffff 0000     T.U.Z.[.\.......

00408514 <OV2640_JPEG_1280x1024>:
  408514:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  408524:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  408534:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  408544:	04e0 c8c0 96c1 3d86 0050 9051 2c52 0053     .......=P.Q.R,S.
  408554:	0054 8855 0057 405a f05b 015c 02d3 00e0     T.U.W.Z@[.\.....
  408564:	ffff 0000                                   ....

00408568 <OV2640_JPEG_1600x1200>:
  408568:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  408578:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  408588:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  408598:	04e0 c8c0 96c1 3d86 0050 9051 2c52 0053     .......=P.Q.R,S.
  4085a8:	0054 8855 0057 905a 2c5b 055c 02d3 00e0     T.U.W.Z.[,\.....
  4085b8:	ffff 0000                                   ....

004085bc <OV2640_QVGA_YUV422_10FPS>:
  4085bc:	000e 8012 05fe 0013 0511 0012 10d5 d40c     ................
  4085cc:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  4085dc:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  4085ec:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  4085fc:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  40860c:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  40861c:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  40862c:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  40863c:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  40864c:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  40865c:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  40866c:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  40867c:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  40868c:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  40869c:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

004086ac <OV2640_QVGA_YUV422_15FPS>:
  4086ac:	000e 8012 05fe 0013 0311 0012 10d5 d40c     ................
  4086bc:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  4086cc:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  4086dc:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  4086ec:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  4086fc:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  40870c:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  40871c:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  40872c:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  40873c:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  40874c:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  40875c:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  40876c:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  40877c:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  40878c:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

0040879c <OV2640_QVGA_YUV422_20FPS>:
  40879c:	000e 8012 05fe 0013 0211 0012 10d5 d40c     ................
  4087ac:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  4087bc:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  4087cc:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  4087dc:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  4087ec:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  4087fc:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  40880c:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  40881c:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  40882c:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  40883c:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  40884c:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  40885c:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  40886c:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  40887c:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

0040888c <OV2640_QVGA_YUV422_30FPS>:
  40888c:	000e 8012 05fe 0013 0111 0012 10d5 d40c     ................
  40889c:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  4088ac:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  4088bc:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  4088cc:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  4088dc:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  4088ec:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  4088fc:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  40890c:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  40891c:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  40892c:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  40893c:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  40894c:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  40895c:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  40896c:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

0040897c <OV2640_QVGA_RGB888>:
  40897c:	000e 8012 0013 0111 0012 10d5 120c 340d     ...............4
  40898c:	2517 a018 0319 f01a 891b 0322 1829 f82b     .%........".).+.
  40899c:	012c a031 f032 c433 b43a 3f36 6004 8027     ,.1.2.3.:.6?.`'.
  4089ac:	0f3d 803e 403f 7f40 6a41 2942 e544 4145     =.>.?@@.AjB)D.EA
  4089bc:	0247 6449 a14a 704b 1a4c 504d 134e 0064     G.IdJ.KpL.MPN.d.
  4089cc:	8867 1a68 3814 3c24 3025 7226 9750 7e51     g.h..8$<%0&rP.Q~
  4089dc:	0052 0053 0020 2321 1438 00e9 5556 ff57     R.S. .!#8...VUW.
  4089ec:	ff58 ff59 045f 00ec ff13 7f80 3f81 3282     X.Y._........?.2
  4089fc:	0183 1138 7084 0085 0386 0187 0588 3089     ..8..p.........0
  408a0c:	308d 858f 3093 8595 3099 859b 089c 129d     .0...0...0......
  408a1c:	239e 459f 55a0 64a1 72a2 7fa3 8ba4 95a5     .#.E.U.d.r......
  408a2c:	a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce 6ecf     .............x.n
  408a3c:	0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b 885c     ..........Z$[.\.
  408a4c:	605d 6eac ffbe 00bf 5031 7832 3f82 0112     ]`.n....1P2x.?..
  408a5c:	2f36 0483 0053 f433 8a1b 0322 0084 0084     6/..S.3...".....
  408a6c:	0228 ffff                                   (...

00408a70 <OV2640_QQVGA_YUV422>:
  408a70:	000e 8012 0013 0111 0012 10d5 540c 340d     .............T.4
  408a80:	0116 2517 a018 0319 f01a 891b 0322 1829     ...%........".).
  408a90:	f82b 012c a031 f032 c433 b43a 3f36 6004     +.,.1.2.3.:.6?.`
  408aa0:	8027 0f3d 803e 403f 7f40 6a41 2942 e544     '.=.>.?@@.AjB)D.
  408ab0:	4145 0247 6449 a14a 704b 1a4c 504d 134e     EAG.IdJ.KpL.MPN.
  408ac0:	0064 8867 1a68 3814 3c24 3025 7226 9750     d.g.h..8$<%0&rP.
  408ad0:	7e51 0052 0053 0020 2321 1438 00e9 5556     Q~R.S. .!#8...VU
  408ae0:	ff57 ff58 ff59 045f 00ec ff13 7f80 3f81     W.X.Y._........?
  408af0:	3282 0183 1138 7084 0085 0386 0187 0588     .2..8..p........
  408b00:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  408b10:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  408b20:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  408b30:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  408b40:	885c 605d 6eac ffbe 00bf 2831 3c32 0034     \.]`.n....1(2<4.
  408b50:	3f82 0012 3f36 0053 0033 891b 0322 0228     .?..6?S.3...".(.
  408b60:	00d9 ffff                                   ....

00408b64 <OV2640_QQVGA_RGB888>:
  408b64:	000e 8012 0013 0111 0012 10d5 120c 340d     ...............4
  408b74:	2517 a018 0319 f01a 891b 0322 1829 f82b     .%........".).+.
  408b84:	012c a031 f032 c433 b43a 3f36 6004 8027     ,.1.2.3.:.6?.`'.
  408b94:	0f3d 803e 403f 7f40 6a41 2942 e544 4145     =.>.?@@.AjB)D.EA
  408ba4:	0247 6449 a14a 704b 1a4c 504d 134e 0064     G.IdJ.KpL.MPN.d.
  408bb4:	8867 1a68 3814 3c24 3025 7226 9750 7e51     g.h..8$<%0&rP.Q~
  408bc4:	0052 0053 0020 2321 1438 00e9 5556 ff57     R.S. .!#8...VUW.
  408bd4:	ff58 ff59 045f 00ec ff13 7f80 3f81 3282     X.Y._........?.2
  408be4:	0183 1138 7084 0085 0386 0187 0588 3089     ..8..p.........0
  408bf4:	308d 858f 3093 8595 3099 859b 089c 129d     .0...0...0......
  408c04:	239e 459f 55a0 64a1 72a2 7fa3 8ba4 95a5     .#.E.U.d.r......
  408c14:	a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce 6ecf     .............x.n
  408c24:	0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b 885c     ..........Z$[.\.
  408c34:	605d 6eac ffbe 00bf 2831 3c32 3f82 0112     ]`.n....1(2<.?..
  408c44:	2f36 0483 0053 f433 8a1b 0322 0084 0084     6/..S.3...".....
  408c54:	0228 ffff                                   (...

00408c58 <OV2640_TEST_PATTERN>:
  408c58:	000e 8012 05fe 0013 0211 0012 10d5 d40c     ................
  408c68:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  408c78:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  408c88:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  408c98:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  408ca8:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  408cb8:	9750 7e51 0052 0053 0020 2321 0738 0284     P.Q~R.S. .!#8...
  408cc8:	1438 00e9 5556 ff57 ff58 ff59 045f 00ec     8...VUW.X.Y._...
  408cd8:	ff13 7f80 3f81 3282 0183 1138 0085 0386     .....?.2..8.....
  408ce8:	0187 0588 3089 308d 858f 3093 8595 3099     .....0.0...0...0
  408cf8:	859b 089c 129d 239e 459f 55a0 64a1 72a2     .......#.E.U.d.r
  408d08:	7fa3 8ba4 95a5 a7a6 b5a7 cba8 dda9 ecaa     ................
  408d18:	1aab 78ce 6ecf 0ad0 0cd1 84d2 90d3 1ed4     ...x.n..........
  408d28:	245a 1f5b 885c 605d 6eac ffbe 00bf 5031     Z$[.\.]`.n....1P
  408d38:	7832 3f82 0012 3f36 0053 c433 891b 0322     2x.?..6?S.3...".
  408d48:	0228 ffff                                   (...

00408d4c <OV2640_VGA_YUV422_20FPS>:
  408d4c:	000e 8012 05fe 0013 0211 0012 10d5 d40c     ................
  408d5c:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  408d6c:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  408d7c:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  408d8c:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  408d9c:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  408dac:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  408dbc:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  408dcc:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  408ddc:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  408dec:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  408dfc:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  408e0c:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  408e1c:	885c 605d 6eac ffbe 00bf a031 f032 3f82     \.]`.n....1.2..?
  408e2c:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...
  408e3c:	7453 7261 2074 7274 6e61 6673 7265 0000     Start transfer..
  408e4c:	6f4e 656e 0000 0000 6c43 6569 746e 6e20     None....Client n
  408e5c:	746f 6320 6e6f 656e 7463 6465 0000 0000     ot connected....
  408e6c:	6557 7362 636f 656b 2074 6f63 6e6e 6365     Websocket connec
  408e7c:	6574 0064 6557 7362 636f 656b 2074 6964     ted.Websocket di
  408e8c:	6373 6e6f 656e 7463 6465 0000 c200 0001     sconnected......
  408e9c:	00c0 0000 0800 0000 0000 0000 0000 0000     ................
  408eac:	0000 0000 6d69 6761 5f65 7274 6e61 6673     ....image_transf
  408ebc:	7265 2520 0d64 000a 6573 7574 2070 6577     er %d...setup we
  408ecc:	0d62 000a 6573 2074 6175 7472 662e 6f6c     b...set uart.flo
  408edc:	2077 2030 6e6f 0000 6573 2074 7973 6320     w 0 on..set sy c
  408eec:	7020 6f20 0d6e 000a 6573 2074 7973 6320      p on...set sy c
  408efc:	6520 6f20 0d6e 000a 6573 2074 6175 7472      e on...set uart
  408f0c:	622e 7561 2064 2030 3131 3235 3030 0000     .baud 0 115200..
  408f1c:	6567 2074 6c77 6e20 7320 0a0d 0000 0000     get wl n s......
  408f2c:	6f70 6c6c 6120 6c6c 0a0d 0000               poll all....

00408f38 <_global_impure_ptr>:
  408f38:	0018 2000 4e49 0046 6e69 0066 414e 004e     ... INF.inf.NAN.
  408f48:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  408f58:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  408f68:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  408f78:	296c 0000 0030 0000                         l)..0...

00408f80 <blanks.7223>:
  408f80:	2020 2020 2020 2020 2020 2020 2020 2020                     

00408f90 <zeroes.7224>:
  408f90:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  408fa0:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

00408fb0 <__mprec_bigtens>:
  408fb0:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  408fc0:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  408fd0:	bf3c 7f73 4fdd 7515                         <.s..O.u

00408fd8 <__mprec_tens>:
  408fd8:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  408fe8:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  408ff8:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  409008:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  409018:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  409028:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  409038:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  409048:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  409058:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  409068:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  409078:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  409088:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  409098:	9db4 79d9 7843 44ea                         ...yCx.D

004090a0 <p05.6055>:
  4090a0:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  4090b0:	4f50 4953 0058 0000 002e 0000               POSIX.......

004090bc <_ctype_>:
  4090bc:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  4090cc:	2020 2020 2020 2020 2020 2020 2020 2020                     
  4090dc:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  4090ec:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  4090fc:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  40910c:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  40911c:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  40912c:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  40913c:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

004091c0 <_init>:
  4091c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4091c2:	bf00      	nop
  4091c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4091c6:	bc08      	pop	{r3}
  4091c8:	469e      	mov	lr, r3
  4091ca:	4770      	bx	lr

004091cc <__init_array_start>:
  4091cc:	0040516d 	.word	0x0040516d

004091d0 <__frame_dummy_init_array_entry>:
  4091d0:	004000f1                                ..@.

004091d4 <_fini>:
  4091d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4091d6:	bf00      	nop
  4091d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4091da:	bc08      	pop	{r3}
  4091dc:	469e      	mov	lr, r3
  4091de:	4770      	bx	lr

004091e0 <__fini_array_start>:
  4091e0:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
	...

2000000c <SystemCoreClock>:
2000000c:	0900 003d                                   ..=.

20000010 <_impure_ptr>:
20000010:	0018 2000 0000 0000                         ... ....

20000018 <impure_data>:
20000018:	0000 0000 0304 2000 036c 2000 03d4 2000     ....... l.. ... 
	...
200000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000440 <__atexit_recursive_mutex>:
20000440:	954c 2001                                   L.. 

20000444 <__malloc_av_>:
	...
2000044c:	0444 2000 0444 2000 044c 2000 044c 2000     D.. D.. L.. L.. 
2000045c:	0454 2000 0454 2000 045c 2000 045c 2000     T.. T.. \.. \.. 
2000046c:	0464 2000 0464 2000 046c 2000 046c 2000     d.. d.. l.. l.. 
2000047c:	0474 2000 0474 2000 047c 2000 047c 2000     t.. t.. |.. |.. 
2000048c:	0484 2000 0484 2000 048c 2000 048c 2000     ... ... ... ... 
2000049c:	0494 2000 0494 2000 049c 2000 049c 2000     ... ... ... ... 
200004ac:	04a4 2000 04a4 2000 04ac 2000 04ac 2000     ... ... ... ... 
200004bc:	04b4 2000 04b4 2000 04bc 2000 04bc 2000     ... ... ... ... 
200004cc:	04c4 2000 04c4 2000 04cc 2000 04cc 2000     ... ... ... ... 
200004dc:	04d4 2000 04d4 2000 04dc 2000 04dc 2000     ... ... ... ... 
200004ec:	04e4 2000 04e4 2000 04ec 2000 04ec 2000     ... ... ... ... 
200004fc:	04f4 2000 04f4 2000 04fc 2000 04fc 2000     ... ... ... ... 
2000050c:	0504 2000 0504 2000 050c 2000 050c 2000     ... ... ... ... 
2000051c:	0514 2000 0514 2000 051c 2000 051c 2000     ... ... ... ... 
2000052c:	0524 2000 0524 2000 052c 2000 052c 2000     $.. $.. ,.. ,.. 
2000053c:	0534 2000 0534 2000 053c 2000 053c 2000     4.. 4.. <.. <.. 
2000054c:	0544 2000 0544 2000 054c 2000 054c 2000     D.. D.. L.. L.. 
2000055c:	0554 2000 0554 2000 055c 2000 055c 2000     T.. T.. \.. \.. 
2000056c:	0564 2000 0564 2000 056c 2000 056c 2000     d.. d.. l.. l.. 
2000057c:	0574 2000 0574 2000 057c 2000 057c 2000     t.. t.. |.. |.. 
2000058c:	0584 2000 0584 2000 058c 2000 058c 2000     ... ... ... ... 
2000059c:	0594 2000 0594 2000 059c 2000 059c 2000     ... ... ... ... 
200005ac:	05a4 2000 05a4 2000 05ac 2000 05ac 2000     ... ... ... ... 
200005bc:	05b4 2000 05b4 2000 05bc 2000 05bc 2000     ... ... ... ... 
200005cc:	05c4 2000 05c4 2000 05cc 2000 05cc 2000     ... ... ... ... 
200005dc:	05d4 2000 05d4 2000 05dc 2000 05dc 2000     ... ... ... ... 
200005ec:	05e4 2000 05e4 2000 05ec 2000 05ec 2000     ... ... ... ... 
200005fc:	05f4 2000 05f4 2000 05fc 2000 05fc 2000     ... ... ... ... 
2000060c:	0604 2000 0604 2000 060c 2000 060c 2000     ... ... ... ... 
2000061c:	0614 2000 0614 2000 061c 2000 061c 2000     ... ... ... ... 
2000062c:	0624 2000 0624 2000 062c 2000 062c 2000     $.. $.. ,.. ,.. 
2000063c:	0634 2000 0634 2000 063c 2000 063c 2000     4.. 4.. <.. <.. 
2000064c:	0644 2000 0644 2000 064c 2000 064c 2000     D.. D.. L.. L.. 
2000065c:	0654 2000 0654 2000 065c 2000 065c 2000     T.. T.. \.. \.. 
2000066c:	0664 2000 0664 2000 066c 2000 066c 2000     d.. d.. l.. l.. 
2000067c:	0674 2000 0674 2000 067c 2000 067c 2000     t.. t.. |.. |.. 
2000068c:	0684 2000 0684 2000 068c 2000 068c 2000     ... ... ... ... 
2000069c:	0694 2000 0694 2000 069c 2000 069c 2000     ... ... ... ... 
200006ac:	06a4 2000 06a4 2000 06ac 2000 06ac 2000     ... ... ... ... 
200006bc:	06b4 2000 06b4 2000 06bc 2000 06bc 2000     ... ... ... ... 
200006cc:	06c4 2000 06c4 2000 06cc 2000 06cc 2000     ... ... ... ... 
200006dc:	06d4 2000 06d4 2000 06dc 2000 06dc 2000     ... ... ... ... 
200006ec:	06e4 2000 06e4 2000 06ec 2000 06ec 2000     ... ... ... ... 
200006fc:	06f4 2000 06f4 2000 06fc 2000 06fc 2000     ... ... ... ... 
2000070c:	0704 2000 0704 2000 070c 2000 070c 2000     ... ... ... ... 
2000071c:	0714 2000 0714 2000 071c 2000 071c 2000     ... ... ... ... 
2000072c:	0724 2000 0724 2000 072c 2000 072c 2000     $.. $.. ,.. ,.. 
2000073c:	0734 2000 0734 2000 073c 2000 073c 2000     4.. 4.. <.. <.. 
2000074c:	0744 2000 0744 2000 074c 2000 074c 2000     D.. D.. L.. L.. 
2000075c:	0754 2000 0754 2000 075c 2000 075c 2000     T.. T.. \.. \.. 
2000076c:	0764 2000 0764 2000 076c 2000 076c 2000     d.. d.. l.. l.. 
2000077c:	0774 2000 0774 2000 077c 2000 077c 2000     t.. t.. |.. |.. 
2000078c:	0784 2000 0784 2000 078c 2000 078c 2000     ... ... ... ... 
2000079c:	0794 2000 0794 2000 079c 2000 079c 2000     ... ... ... ... 
200007ac:	07a4 2000 07a4 2000 07ac 2000 07ac 2000     ... ... ... ... 
200007bc:	07b4 2000 07b4 2000 07bc 2000 07bc 2000     ... ... ... ... 
200007cc:	07c4 2000 07c4 2000 07cc 2000 07cc 2000     ... ... ... ... 
200007dc:	07d4 2000 07d4 2000 07dc 2000 07dc 2000     ... ... ... ... 
200007ec:	07e4 2000 07e4 2000 07ec 2000 07ec 2000     ... ... ... ... 
200007fc:	07f4 2000 07f4 2000 07fc 2000 07fc 2000     ... ... ... ... 
2000080c:	0804 2000 0804 2000 080c 2000 080c 2000     ... ... ... ... 
2000081c:	0814 2000 0814 2000 081c 2000 081c 2000     ... ... ... ... 
2000082c:	0824 2000 0824 2000 082c 2000 082c 2000     $.. $.. ,.. ,.. 
2000083c:	0834 2000 0834 2000 083c 2000 083c 2000     4.. 4.. <.. <.. 

2000084c <__malloc_sbrk_base>:
2000084c:	ffff ffff                                   ....

20000850 <__malloc_trim_threshold>:
20000850:	0000 0002                                   ....

20000854 <__global_locale>:
20000854:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000874:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000894:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008b4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008d4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008f4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000914:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000934:	78e9 0040 74a9 0040 0000 0000 90bc 0040     .x@..t@.......@.
20000944:	90b8 0040 8f5c 0040 8f5c 0040 8f5c 0040     ..@.\.@.\.@.\.@.
20000954:	8f5c 0040 8f5c 0040 8f5c 0040 8f5c 0040     \.@.\.@.\.@.\.@.
20000964:	8f5c 0040 8f5c 0040 ffff ffff ffff ffff     \.@.\.@.........
20000974:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
2000099c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
