module top_module (
    input clk,
    input reset,            // Synchronous reset
    input  [7:0] d,
    output reg [7:0] q
);

    always @(posedge clk) begin
        if (reset) 
            q <= 8'b0;      // clear all flip-flops
        else 
            q <= d;         // store input data
    end

endmodule
