
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: C:\ECAD\lscc\diamond\3.14\synpbase
OS: Windows 10 or later
Hostname: JETBEAST

Implementation : impl1

# Written on Sat Jan 25 12:45:41 2025

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                                                               Requested     Requested     Clock        Clock               Clock
Level     Clock                                                                                               Frequency     Period        Type         Group               Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                                                              100.0 MHz     10.000        system       system_clkgroup     0    
                                                                                                                                                                                
0 -       HelloWorld_Top|sys_clk                                                                              38.0 MHz      26.316        inferred     (multiple)          1825 
                                                                                                                                                                                
0 -       cpu0_ipgen_vex_jtag_bridge_0s_MachXO2_14s_0s_0b1_0b0_0b0_0x04000|bbICH_inferred_clock               100.0 MHz     10.000        inferred     (multiple)          83   
                                                                                                                                                                                
0 -       cpu0_ipgen_vex_jtag_bridge_0s_MachXO2_14s_0s_0b1_0b0_0b0_0x04000|bqAaKcoy7LeAHb1_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          9    
================================================================================================================================================================================


Clock Load Summary
******************

                                                                                                    Clock     Source             Clock Pin                                                                                                                   Non-clock Pin     Non-clock Pin
Clock                                                                                               Load      Pin                Seq Example                                                                                                                 Seq Example       Comb Example 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                                              0         -                  -                                                                                                                           -                 -            
                                                                                                                                                                                                                                                                                            
HelloWorld_Top|sys_clk                                                                              1825      OSCJ.OSC(OSCH)     HelloWorld_inst.ahbl0_inst.lscc_ahbl_interconnect_inst.ahb_lite_bus\.u_lscc_ahbl_bus.u_lscc_ahbl_default_slv.cs_sm[0].C     -                 -            
                                                                                                                                                                                                                                                                                            
cpu0_ipgen_vex_jtag_bridge_0s_MachXO2_14s_0s_0b1_0b0_0b0_0x04000|bbICH_inferred_clock               83        -                  -                                                                                                                           -                 -            
                                                                                                                                                                                                                                                                                            
cpu0_ipgen_vex_jtag_bridge_0s_MachXO2_14s_0s_0b1_0b0_0b0_0x04000|bqAaKcoy7LeAHb1_inferred_clock     9         -                  -                                                                                                                           -                 -            
============================================================================================================================================================================================================================================================================================
