Release 14.7 Map P.20160913 (lin64)
Xilinx Mapping Report File for Design 'scrodEthernetExample'

Design Information
------------------
Command Line   : map -filter
/home/ise/Documents/Firmware/firmware-ethernet/ExampleProject/ise/iseconfig/filt
er.filter -intstyle ise -p xc6slx150t-fgg676-3 -w -logic_opt off -ol high -t 1
-xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc
off -power off -o scrodEthernetExample_map.ncd scrodEthernetExample.ngd
scrodEthernetExample.pcf 
Target Device  : xc6slx150t
Target Package : fgg676
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Sat Sep 22 03:06:06 2018

Design Summary
--------------
Number of errors:      0
Number of warnings:   37
Slice Logic Utilization:
  Number of Slice Registers:                 4,186 out of 184,304    2%
    Number used as Flip Flops:               4,170
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               16
  Number of Slice LUTs:                      4,274 out of  92,152    4%
    Number used as logic:                    4,012 out of  92,152    4%
      Number using O6 output only:           2,489
      Number using O5 output only:             449
      Number using O5 and O6:                1,074
      Number used as ROM:                        0
    Number used as Memory:                      36 out of  21,680    1%
      Number used as Dual Port RAM:             36
        Number using O6 output only:            12
        Number using O5 output only:             0
        Number using O5 and O6:                 24
      Number used as Single Port RAM:            0
      Number used as Shift Register:             0
    Number used exclusively as route-thrus:    226
      Number with same-slice register load:    175
      Number with same-slice carry load:        51
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,131 out of  23,038    9%
  Number of MUXCYs used:                     1,480 out of  46,076    3%
  Number of LUT Flip Flop pairs used:        5,961
    Number with an unused Flip Flop:         2,226 out of   5,961   37%
    Number with an unused LUT:               1,687 out of   5,961   28%
    Number of fully used LUT-FF pairs:       2,048 out of   5,961   34%
    Number of unique control sets:             230
    Number of slice register sites lost
      to control set restrictions:             618 out of 184,304    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        21 out of     396    5%
    Number of LOCed IOBs:                       19 out of      21   90%
    Number of bonded IPADs:                      2 out of      32    6%
      Number of LOCed IPADs:                     2 out of       2  100%
    Number of bonded OPADs:                      2 out of      16   12%
      Number of LOCed OPADs:                     2 out of       2  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                        62 out of     268   23%
  Number of RAMB8BWERs:                          3 out of     536    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       5 out of      16   31%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     2 out of      12   16%
    Number used as DCMs:                         2
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   0 out of     586    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     586    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     586    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     384    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of     180    0%
  Number of GTPA1_DUALs:                         1 out of       4   25%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       4    0%
  Number of PCIE_A1s:                            0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       6    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.71

Peak Memory Usage:  1178 MB
Total REAL time to MAP completion:  3 mins 27 secs 
Total CPU time to MAP completion:   3 mins 19 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:MapLib:701 - Signal gtClkP connected to top level port gtClkP has been
   removed.
WARNING:MapLib:701 - Signal gtClkN connected to top level port gtClkN has been
   removed.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/anPhyTxData_data<10>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/anPhyTxData_data<3>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/anPhyTxData_data<2>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/arpSenderMac<4
   ><2>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/arpSenderMac<3
   ><4>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/arpSenderMac<3
   ><2>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/arpSenderMac<3
   ><1>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/arpSenderMac<1
   ><0>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/arpSenderIp<3>
   <6>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/arpSenderIp<2>
   <5>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/arpSenderIp<2>
   <3>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/arpSenderIp<0>
   <2>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/arpSenderIp<0>
   <0>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_EthFrameTx/ethTxEtherType<
   1>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Arbiter/U_FifoDist8x16/U0/xst_
   fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Arbiter/U_FifoDist8x16/U0/xst_
   fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Arbiter/U_FifoDist8x16/U0/xst_
   fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/ipProtoc
   ol<0>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/ipProtoc
   ol<0>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_RxBufReset1/GLOBAL_LOGIC0> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_RxBufReset0/GLOBAL_LOGIC0> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <U_S6EthTop/U_TxReset1/GLOBAL_LOGIC0>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <U_S6EthTop/U_TxReset0/GLOBAL_LOGIC0>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <U_S6EthTop/U_RxReset0/GLOBAL_LOGIC0>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_RstSyncUser/GLOBAL_LOGIC0> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <U_S6EthTop/U_RstSync62/GLOBAL_LOGIC0>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <U_S6EthTop/U_RstSync125/GLOBAL_LOGIC0>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <U_S6EthTop/U_PwrUpRst/GLOBAL_LOGIC0>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:Security:56 - Part 'xc6slx150t' is not a WebPack part.
INFO:LIT:243 - Logical network
   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i has no load.
INFO:LIT:395 - The above info message is repeated 167 more times for the
   following (max. 5 shown):
   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<5><7>,
   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<5><6>,
   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<5><5>,
   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<5><4>,
   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<5><3>
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Place:834 - Only a subset of IOs are locked. Out of 21 IOs, 19 are locked
   and 2 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
  78 block(s) removed
  86 block(s) optimized away
 296 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "U_S6EthTop/U_IBUFDS" (IBUFDS) removed.
 The signal "gtClkP" is loadless and has been removed.
  Loadless block "U_S6EthTop/gtClkP" (PAD) removed.
 The signal "gtClkN" is loadless and has been removed.
  Loadless block "U_S6EthTop/gtClkN" (PAD) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs31" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>19" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs18" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs18" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>20" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs19" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs19" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>21" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs20" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs20" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>22" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs21" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs21" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>23" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs22" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs22" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>24" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs23" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs23" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>25" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs24" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs24" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>26" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs25" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs25" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>27" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs26" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs26" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>28" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs27" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs27" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>29" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs28" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs28" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>30" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs29" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs29" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>31" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs30" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs30" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs31" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>19" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs18" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs18" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>20" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs19" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs19" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>21" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs20" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs20" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>22" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs21" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs21" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>23" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs22" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs22" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>24" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs23" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs23" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>25" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs24" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs24" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>26" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs25" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs25" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>27" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs26" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs26" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>28" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs27" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs27" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>29" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs28" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs28" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>30" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs29" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs29" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>31" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs30" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs30" (ROM) removed.
The signal "U_S6EthTop/userRxData<0><31>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><30>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><29>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><28>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><27>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><26>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><25>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><24>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><23>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><22>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><21>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><20>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><19>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><18>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><17>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><16>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><15>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><14>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><13>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><12>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><11>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><10>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><9>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><8>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><7>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><6>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><5>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><4>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><3>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><2>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><1>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><0>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxDataValid<0>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxDataLast<0>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gcon
vfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<5><7>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<5><6>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<5><5>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<5><4>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<5><3>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<5><2>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<5><1>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<5><0>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<4><7>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<4><6>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<4><5>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<4><4>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<4><3>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<4><2>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<4><1>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<4><0>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<3><7>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<3><6>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<3><5>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<3><4>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<3><3>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<3><2>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<3><1>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<3><0>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<2><7>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<2><6>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<2><5>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<2><4>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<2><3>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<2><2>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<2><1>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<2><0>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<1><7>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<1><6>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<1><5>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<1><4>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<1><3>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<1><2>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<1><1>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<1><0>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<0><7>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<0><6>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<0><5>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<0><4>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<0><3>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<0><2>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<0><1>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<0><0>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/udpTxAck<1>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/udpTxReq<1>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/udpTxAck<0>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/udpTxReq<0>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<15>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<14>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<13>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<12>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<11>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<10>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<9>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<8>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<7>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<6>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<5>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<4>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<3>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<2>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<1>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<0>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<15>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<14>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<13>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<12>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<11>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<10>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<9>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<8>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<7>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<6>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<5>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<4>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<3>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<2>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<1>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<0>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<12>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<11>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<10>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<9>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<8>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<7>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<6>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<5>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<4>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<3>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<2>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<1>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<0>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxTtl<7>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxTtl<6>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxTtl<5>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxTtl<4>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxTtl<3>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxTtl<2>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxTtl<1>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxTtl<0>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxMoreFragments" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<5><7>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<5><6>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<5><5>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<5><4>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<5><3>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<5><2>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<5><1>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<5><0>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<4><7>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<4><6>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<4><5>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<4><4>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<4><3>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<4><2>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<4><1>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<4><0>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<3><7>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<3><6>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<3><5>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<3><4>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<3><3>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<3><2>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<3><1>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<3><0>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<2><7>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<2><6>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<2><5>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<2><4>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<2><3>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<2><2>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<2><1>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<2><0>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<1><7>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<1><6>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<1><5>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<1><4>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<1><3>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<1><2>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<1><1>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<1><0>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<0><7>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<0><6>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<0><5>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<0><4>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<0><3>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<0><2>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<0><1>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<0><0>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/U_MacRx/U_Crc32/N0"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_Crc32/N0"
is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fif
o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i"
is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fif
o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/N1" is
sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fif
o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_empty_f
wft_PWR_36_o_MUX_25_o" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fif
o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb
" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fif
o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb
" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fif
o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_going_em
pty_fwft_PWR_36_o_MUX_25_o11" (ROM) removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fif
o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
(FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_full_i" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/empty_fwft_i" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/going_empty_fwft_leaving_empty_fwft_OR_20_o" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/empty_fwft_i" (FF) removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/empty_fwft_fb" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/empty_fwft_fb" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/going_empty_fwft_leaving_empty_fwft_OR_20_o1" (ROM) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_full_i" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_full_i" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/empty_fwft_i" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/going_empty_fwft_leaving_empty_fwft_OR_20_o" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/empty_fwft_i" (FF) removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/empty_fwft_fb" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/empty_fwft_fb" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/going_empty_fwft_leaving_empty_fwft_OR_20_o1" (ROM) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_full_i" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/s_
axis_tready" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas
.wsts/ram_full_i" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.axis_s_axis_tready1_INV_0" (BUF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/s_
axis_tready" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas
.wsts/ram_full_i" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.axis_s_axis_tready1_INV_0" (BUF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gcon
vfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and
has been removed.
The signal "U_S6EthTop/U_GtpS6/rxCharIsComma0<1>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxCharIsComma0<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxCharIsComma1<1>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxCharIsComma1<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxCharIsK1<1>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxCharIsK1<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDispErr1<1>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDispErr1<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxNotInTable1<1>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxNotInTable1<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxRunDisp0<1>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxRunDisp0<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxRunDisp1<1>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxRunDisp1<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<15>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<14>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<13>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<12>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<11>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<10>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<9>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<8>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<7>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<6>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<5>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<4>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<3>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<2>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<1>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/txRunDisp0<1>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/txRunDisp0<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/txRunDisp1<1>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/txRunDisp1<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/txBufStatus0<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/txBufStatus1<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/gtpResetDone1" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/gtpTxN1" is sourceless and has been removed.
The signal "U_S6EthTop/U_GtpS6/gtpTxP1" is sourceless and has been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<1>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT1_OUT<1>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT1_OUT<0>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/RXCLKCORCNT0_OUT<2>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/RXCLKCORCNT0_OUT<1>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/RXCLKCORCNT0_OUT<0>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/RXCLKCORCNT1_OUT<2>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/RXCLKCORCNT1_OUT<1>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/RXCLKCORCNT1_OUT<0>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/PLLLKDET1_OUT" is sourceless and has
been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/TXOUTCLK0_OUT" is sourceless and has
been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/TXOUTCLK1_OUT" is sourceless and has
been removed.
The signal "U_S6EthTop/U_GtpReset0/data_sync1" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpReset0/N0" is sourceless and has been removed.
The signal "U_S6EthTop/U_GtpReset0/asyncBit" is sourceless and has been removed.
The signal "U_S6EthTop/U_PwrUpRst/U_RstSync/data_sync1" is sourceless and has
been removed.
The signal "U_S6EthTop/U_PwrUpRst/U_RstSync/N0" is sourceless and has been
removed.
The signal "U_S6EthTop/U_PwrUpRst/U_RstSync/asyncBit" is sourceless and has been
removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas
.wsts/ram_full_i" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas
.wsts/ram_full_i" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_full_i" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_full_i" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_full_i" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_full_i" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fif
o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i"
(FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/XST_GND"
(ZERO) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gcon
vfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gcon
vfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.

Optimized Block(s):
TYPE 		BLOCK
VCC 		XST_VCC
GND 		U_CommandInterpreter/XST_GND
VCC 		U_CommandInterpreter/XST_VCC
GND 		U_S6EthTop/XST_GND
VCC 		U_S6EthTop/XST_VCC
INV 		U_S6EthTop/led<2>1_INV_0
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/XST_VCC
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/XST_VCC
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/XST_VCC
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U
0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gb
mg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/X
ST_GND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/X
ST_VCC
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/XST_VCC
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U
0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gb
mg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/X
ST_GND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/X
ST_VCC
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/XST_VCC
LUT3
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n063
9_rs17
	Property STUCK_AT NOT found
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/XST_GND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/XST_VCC
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg
.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/XST_GND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/XST_VCC
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/XST_GND
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/XST_G
ND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/XST_V
CC
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpTxFragmenter/X
ST_GND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpTxFragmenter/X
ST_VCC
LUT3
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n063
9_rs17
	Property STUCK_AT NOT found
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/XST_GND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/XST_VCC
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg
.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp
64KFifo/XST_GND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp
64KFifo/XST_VCC
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp
SizeFifo/XST_GND
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/XST_G
ND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/XST_V
CC
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpTxFragmenter/X
ST_GND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpTxFragmenter/X
ST_VCC
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_ArpResponder/XST_VCC
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/U_EthFrameRx/U_FrameBuffer/XST
_GND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/U_EthFrameRx/U_FrameBuffer/XST
_VCC
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/U_EthFrameRx/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/U_EthFrameRx/XST_VCC
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/U_MacRx/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/U_MacRx/U_Crc32/XST_VCC
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/XST_VCC
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_EthFrameTx/XST_VCC
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fi
fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/
gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/XST_VCC
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_Crc32/XST_VCC
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Arbiter/U_FifoDist8x16/XST_GND
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/XST_GND
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/XST_VCC
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/XST_VCC
FDRE 		U_S6EthTop/U_GtpReset0/G_RisingEdgeClock.cdc_reg1
   optimized to 0
FDRE 		U_S6EthTop/U_GtpReset0/G_RisingEdgeClock.cdc_reg2
   optimized to 0
GND 		U_S6EthTop/U_GtpReset0/XST_GND
VCC 		U_S6EthTop/U_GtpReset0/XST_VCC
GND 		U_S6EthTop/U_GtpS6/XST_GND
GND 		U_S6EthTop/U_GtpS6/U_GtpS6Tile/XST_GND
VCC 		U_S6EthTop/U_GtpS6/U_GtpS6Tile/XST_VCC
GND 		U_S6EthTop/U_PwrUpRst/XST_GND
VCC 		U_S6EthTop/U_PwrUpRst/XST_VCC
FDRE 		U_S6EthTop/U_PwrUpRst/U_RstSync/G_RisingEdgeClock.cdc_reg1
   optimized to 0
FDRE 		U_S6EthTop/U_PwrUpRst/U_RstSync/G_RisingEdgeClock.cdc_reg2
   optimized to 0
GND 		U_S6EthTop/U_PwrUpRst/U_RstSync/XST_GND
VCC 		U_S6EthTop/U_PwrUpRst/U_RstSync/XST_VCC
LUT2 		U_S6EthTop/U_RxBufReset0/G_RisingEdgeClock.cdc_reg1_glue_rst
   optimized to 0
LUT2 		U_S6EthTop/U_RxBufReset1/G_RisingEdgeClock.cdc_reg1_glue_rst
   optimized to 0
LUT2 		U_S6EthTop/U_RxReset0/G_RisingEdgeClock.cdc_reg1_glue_rst
   optimized to 0
LUT2 		U_S6EthTop/U_TxReset0/G_RisingEdgeClock.cdc_reg1_glue_rst
   optimized to 0
LUT2 		U_S6EthTop/U_TxReset1/G_RisingEdgeClock.cdc_reg1_glue_rst
   optimized to 0
GND 		U_TpGenTx/XST_GND
VCC 		U_TpGenTx/XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| ethReady                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ethSync                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| fabClkN                            | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| fabClkP                            | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| gtRxN                              | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| gtRxP                              | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| gtTxN                              | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| gtTxP                              | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| led<0>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<1>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<2>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<3>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<4>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<5>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<6>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<7>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<8>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<9>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<10>                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<11>                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<12>                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<13>                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<14>                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<15>                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| txDisable                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
