{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1620759490865 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1620759490886 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "WOLF-LITE EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"WOLF-LITE\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1620759491009 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620759491079 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620759491079 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1620759491138 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1280 0 0 " "Implementing clock multiplication of 1, clock division of 1280, and phase shift of 0 degrees (0 ps) for MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1620759491138 ""}  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1620759491138 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/tx_pll_altpll.v" "" { Text "C:/FPGA/db/tx_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 3170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1620759491143 ""}  } { { "db/tx_pll_altpll.v" "" { Text "C:/FPGA/db/tx_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 3170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1620759491143 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a0 " "Atom \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1620759491146 "|WOLF-LITE|tx_nco:TX_NCO|tx_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_4k82:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 1 0 "Fitter" 0 -1 1620759491146 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1620759491451 ""}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "98.76 1 0 3 " "Fitter is preserving placement for 98.76 percent of the design from 1 Post-Fit partition(s) and 0 imported partition(s) of 3 total partition(s)" {  } {  } 0 171122 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partition(s) and %3!d! imported partition(s) of %4!d! total partition(s)" 0 0 "Fitter" 0 -1 1620759492447 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620759492992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620759492992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620759492992 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1620759492992 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1620759493110 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1620759493110 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1620759493110 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1620759493110 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 1 0 "Fitter" 0 -1 1620759493115 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1620759493399 ""}
{ "Info" "IFIOMGR_CONFIGURATION_VOLTAGE_IS_AUTOMATICALLY_ENFORCED" "Cyclone IV E Active Serial " "Configuration voltage level is automatically enforced for the device family 'Cyclone IV E' with the configuration scheme 'Active Serial'" {  } {  } 0 169197 "Configuration voltage level is automatically enforced for the device family '%1!s!' with the configuration scheme '%2!s!'" 0 0 "Fitter" 0 -1 1620759493722 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "2.5V 1 " "Configuration voltage level of 2.5V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 2.5V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1620759493722 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "2.5V 1 " "Configuration voltage level of 2.5V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 2.5V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1620759493722 ""}
{ "Warning" "WAMM_AMM_ATOM_MOD_POST_FIT_ATOM_W_LOCATION_E" "PLL Merging clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|wire_clkctrl1_outclk " "Cannot modify or duplicate post-fit node \"clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|wire_clkctrl1_outclk\" with PLL Merging -- node is marked with preserve location" {  } { { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 61 -1 0 } }  } 0 126022 "Cannot modify or duplicate post-fit node \"%2!s!\" with %1!s! -- node is marked with preserve location" 0 0 "Fitter" 0 -1 1620759494160 ""}
{ "Warning" "WAMM_AMM_ATOM_MOD_POST_FIT_ATOM_W_LOCATION_AND_ROUTING_E" "PLL Merging clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|wire_clkctrl1_outclk " "Cannot modify or duplicate post-fit node \"clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|wire_clkctrl1_outclk\" with PLL Merging -- node is marked with preserve location and routing" {  } { { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 61 -1 0 } }  } 0 126024 "Cannot modify or duplicate post-fit node \"%2!s!\" with %1!s! -- node is marked with preserve location and routing" 0 0 "Fitter" 0 -1 1620759494160 ""}
{ "Warning" "WAMM_AMM_ATOM_MOD_POST_FIT_ATOM_W_LOCATION_AND_ROUTING_AND_TILE_E" "PLL Merging clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|wire_clkctrl1_outclk " "Cannot modify or duplicate post-fit node \"clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|wire_clkctrl1_outclk\" with PLL Merging -- node is marked with preserve location, routing, and tile" {  } { { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 61 -1 0 } }  } 0 126026 "Cannot modify or duplicate post-fit node \"%2!s!\" with %1!s! -- node is marked with preserve location, routing, and tile" 0 0 "Fitter" 0 -1 1620759494160 ""}
{ "Warning" "WAMM_AMM_ATOM_MOD_POST_FIT_ATOM_W_LOCATION_E" "PLL Merging clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|clkctrl1~ena_reg " "Cannot modify or duplicate post-fit node \"clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|clkctrl1~ena_reg\" with PLL Merging -- node is marked with preserve location" {  } { { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 61 -1 0 } }  } 0 126022 "Cannot modify or duplicate post-fit node \"%2!s!\" with %1!s! -- node is marked with preserve location" 0 0 "Fitter" 0 -1 1620759494161 ""}
{ "Warning" "WAMM_AMM_ATOM_MOD_POST_FIT_ATOM_W_LOCATION_AND_ROUTING_E" "PLL Merging clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|clkctrl1~ena_reg " "Cannot modify or duplicate post-fit node \"clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|clkctrl1~ena_reg\" with PLL Merging -- node is marked with preserve location and routing" {  } { { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 61 -1 0 } }  } 0 126024 "Cannot modify or duplicate post-fit node \"%2!s!\" with %1!s! -- node is marked with preserve location and routing" 0 0 "Fitter" 0 -1 1620759494161 ""}
{ "Warning" "WAMM_AMM_ATOM_MOD_POST_FIT_ATOM_W_LOCATION_AND_ROUTING_AND_TILE_E" "PLL Merging clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|clkctrl1~ena_reg " "Cannot modify or duplicate post-fit node \"clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|clkctrl1~ena_reg\" with PLL Merging -- node is marked with preserve location, routing, and tile" {  } { { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 61 -1 0 } }  } 0 126026 "Cannot modify or duplicate post-fit node \"%2!s!\" with %1!s! -- node is marked with preserve location, routing, and tile" 0 0 "Fitter" 0 -1 1620759494161 ""}
{ "Warning" "WAMM_AMM_ATOM_MOD_POST_FIT_ATOM_W_LOCATION_E" "PLL Merging clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|wire_clkctrl1_outclk " "Cannot modify or duplicate post-fit node \"clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|wire_clkctrl1_outclk\" with PLL Merging -- node is marked with preserve location" {  } { { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 61 -1 0 } }  } 0 126022 "Cannot modify or duplicate post-fit node \"%2!s!\" with %1!s! -- node is marked with preserve location" 0 0 "Fitter" 0 -1 1620759494161 ""}
{ "Warning" "WAMM_AMM_ATOM_MOD_POST_FIT_ATOM_W_LOCATION_AND_ROUTING_E" "PLL Merging clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|wire_clkctrl1_outclk " "Cannot modify or duplicate post-fit node \"clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|wire_clkctrl1_outclk\" with PLL Merging -- node is marked with preserve location and routing" {  } { { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 61 -1 0 } }  } 0 126024 "Cannot modify or duplicate post-fit node \"%2!s!\" with %1!s! -- node is marked with preserve location and routing" 0 0 "Fitter" 0 -1 1620759494161 ""}
{ "Warning" "WAMM_AMM_ATOM_MOD_POST_FIT_ATOM_W_LOCATION_AND_ROUTING_AND_TILE_E" "PLL Merging clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|wire_clkctrl1_outclk " "Cannot modify or duplicate post-fit node \"clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|wire_clkctrl1_outclk\" with PLL Merging -- node is marked with preserve location, routing, and tile" {  } { { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 61 -1 0 } }  } 0 126026 "Cannot modify or duplicate post-fit node \"%2!s!\" with %1!s! -- node is marked with preserve location, routing, and tile" 0 0 "Fitter" 0 -1 1620759494161 ""}
{ "Warning" "WAMM_AMM_ATOM_MOD_POST_FIT_ATOM_W_LOCATION_E" "PLL Merging clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|clkctrl1~ena_reg " "Cannot modify or duplicate post-fit node \"clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|clkctrl1~ena_reg\" with PLL Merging -- node is marked with preserve location" {  } { { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 61 -1 0 } }  } 0 126022 "Cannot modify or duplicate post-fit node \"%2!s!\" with %1!s! -- node is marked with preserve location" 0 0 "Fitter" 0 -1 1620759494161 ""}
{ "Warning" "WAMM_AMM_ATOM_MOD_POST_FIT_ATOM_W_LOCATION_AND_ROUTING_E" "PLL Merging clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|clkctrl1~ena_reg " "Cannot modify or duplicate post-fit node \"clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|clkctrl1~ena_reg\" with PLL Merging -- node is marked with preserve location and routing" {  } { { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 61 -1 0 } }  } 0 126024 "Cannot modify or duplicate post-fit node \"%2!s!\" with %1!s! -- node is marked with preserve location and routing" 0 0 "Fitter" 0 -1 1620759494161 ""}
{ "Warning" "WAMM_AMM_ATOM_MOD_POST_FIT_ATOM_W_LOCATION_AND_ROUTING_AND_TILE_E" "PLL Merging clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|clkctrl1~ena_reg " "Cannot modify or duplicate post-fit node \"clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|clkctrl1~ena_reg\" with PLL Merging -- node is marked with preserve location, routing, and tile" {  } { { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 61 -1 0 } }  } 0 126026 "Cannot modify or duplicate post-fit node \"%2!s!\" with %1!s! -- node is marked with preserve location, routing, and tile" 0 0 "Fitter" 0 -1 1620759494161 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620759496082 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620759496082 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1620759496082 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1620759496082 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC.sdc " "Reading SDC File: 'SDC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1620759496206 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 5 rx_ciccomp:RX1_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid port or pin or register or keeper or net or combinational node or node " "Ignored filter at SDC.sdc(5): rx_ciccomp:RX1_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620759496212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SDC.sdc 5 Argument <targets> is not an object ID " "Ignored create_clock at SDC.sdc(5): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"iq_valid\" -period 48KHz \{rx_ciccomp:RX1_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid\} " "create_clock -name \"iq_valid\" -period 48KHz \{rx_ciccomp:RX1_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid\}" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620759496213 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620759496213 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 7 clock_sys clock " "Ignored filter at SDC.sdc(7): clock_sys could not be matched with a clock" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620759496214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 7 iq_valid clock " "Ignored filter at SDC.sdc(7): iq_valid could not be matched with a clock" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620759496214 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1620759496214 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{TX_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{TX_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1620759496224 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1620759496224 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1280 -duty_cycle 50.00 -name \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1280 -duty_cycle 50.00 -name \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1620759496224 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1620759496224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 13 clock_crystal clock " "Ignored filter at SDC.sdc(13): clock_crystal could not be matched with a clock" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620759496225 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SDC.sdc 13 Argument -clock is not an object ID " "Ignored set_output_delay at SDC.sdc(13): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock clock_crystal -max 36ps \[get_ports \{DAC_OUTPUT\[*\]\}\] " "set_output_delay -clock clock_crystal -max 36ps \[get_ports \{DAC_OUTPUT\[*\]\}\]" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620759496226 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620759496226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SDC.sdc 14 Argument -clock is not an object ID " "Ignored set_output_delay at SDC.sdc(14): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock clock_crystal -min 0ps \[get_ports \{DAC_OUTPUT\[*\]\}\] " "set_output_delay -clock clock_crystal -min 0ps \[get_ports \{DAC_OUTPUT\[*\]\}\]" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620759496226 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620759496226 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 18 clock_adc clock " "Ignored filter at SDC.sdc(18): clock_adc could not be matched with a clock" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620759496226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SDC.sdc 18 Argument -clock is not an object ID " "Ignored set_input_delay at SDC.sdc(18): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clock_adc -max 36ps \[get_ports ADC_INPUT\[*\]\] " "set_input_delay -clock clock_adc -max 36ps \[get_ports ADC_INPUT\[*\]\]" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620759496227 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620759496227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SDC.sdc 19 Argument -clock is not an object ID " "Ignored set_input_delay at SDC.sdc(19): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clock_adc -min 0ps \[get_ports ADC_INPUT\[*\]\] " "set_input_delay -clock clock_adc -min 0ps \[get_ports ADC_INPUT\[*\]\]" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620759496227 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620759496227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SDC.sdc 20 Argument -clock is not an object ID " "Ignored set_input_delay at SDC.sdc(20): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clock_adc -max 36ps \[get_ports ADC_OTR\] " "set_input_delay -clock clock_adc -max 36ps \[get_ports ADC_OTR\]" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620759496227 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620759496227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SDC.sdc 21 Argument -clock is not an object ID " "Ignored set_input_delay at SDC.sdc(21): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clock_adc -min 0ps \[get_ports ADC_OTR\] " "set_input_delay -clock clock_adc -min 0ps \[get_ports ADC_OTR\]" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620759496228 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620759496228 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 27 iq_valid clock " "Ignored filter at SDC.sdc(27): iq_valid could not be matched with a clock" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620759496228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SDC.sdc 27 Argument <to> is an empty collection " "Ignored set_multicycle_path at SDC.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{iq_valid\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{iq_valid\}\] -setup -end 2" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620759496229 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620759496229 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SDC.sdc 28 Argument <to> is an empty collection " "Ignored set_multicycle_path at SDC.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{iq_valid\}\] -hold -end 2 " "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{iq_valid\}\] -hold -end 2" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620759496229 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620759496229 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SDC.sdc 29 Argument <from> is an empty collection " "Ignored set_multicycle_path at SDC.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{iq_valid\}\] -to \[get_clocks \{clock_stm32\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{iq_valid\}\] -to \[get_clocks \{clock_stm32\}\] -setup -end 2" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620759496229 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620759496229 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SDC.sdc 30 Argument <from> is an empty collection " "Ignored set_multicycle_path at SDC.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{iq_valid\}\] -to \[get_clocks \{clock_stm32\}\] -hold -end 2 " "set_multicycle_path -from \[get_clocks \{iq_valid\}\] -to \[get_clocks \{clock_stm32\}\] -hold -end 2" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620759496230 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620759496230 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 31 clock_sys clock " "Ignored filter at SDC.sdc(31): clock_sys could not be matched with a clock" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620759496230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SDC.sdc 31 Argument <to> is an empty collection " "Ignored set_multicycle_path at SDC.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{clock_sys\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{clock_sys\}\] -setup -end 2" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620759496230 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620759496230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SDC.sdc 32 Argument <to> is an empty collection " "Ignored set_multicycle_path at SDC.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{clock_sys\}\] -hold -end 2 " "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{clock_sys\}\] -hold -end 2" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620759496231 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620759496231 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Node: rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register stm32_interface:STM32_INTERFACE\|BUFFER_RX_I\[5\]\[15\] rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Register stm32_interface:STM32_INTERFACE\|BUFFER_RX_I\[5\]\[15\] is being clocked by rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620759496290 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1620759496290 "|WOLF-LITE|rx_ciccomp:RX_CICOMP_Q|rx_ciccomp_0002:rx_ciccomp_inst|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1620759496422 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1620759496428 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620759496429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620759496429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620759496429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.276      clk_sys " "  16.276      clk_sys" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620759496429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000  clock_stm32 " "  40.000  clock_stm32" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620759496429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  81.380 MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620759496429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "20833.280 MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "20833.280 MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620759496429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.510 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   6.510 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620759496429 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1620759496429 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "altera_internal_jtag~TCKUTAPclkctrl Global Clock " "Promoted altera_internal_jtag~TCKUTAPclkctrl to use location or clock signal Global Clock" {  } { { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 24013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620759497090 ""}  } { { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 23525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620759497090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "clk_sys~input (placed in PIN 89 (CLK6, DIFFCLK_3p)) " "Promoted node clk_sys~input (placed in PIN 89 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|clkctrl1 Global Clock CLKCTRL_G9 " "Promoted clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G9" {  } { { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 3168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620759497090 ""}  } { { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 688 2216 2392 704 "clk_sys" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 23581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620759497090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "data_shifter:RX_CICFIR_GAINER\|data_valid_out_Q  " "Promoted node data_shifter:RX_CICFIR_GAINER\|data_valid_out_Q " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "data_shifter:RX_CICFIR_GAINER\|data_valid_out_Q~clkctrl Global Clock " "Promoted data_shifter:RX_CICFIR_GAINER\|data_valid_out_Q~clkctrl to use location or clock signal Global Clock" {  } { { "data_shifter.v" "" { Text "C:/FPGA/data_shifter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 24014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620759497090 ""}  } { { "data_shifter.v" "" { Text "C:/FPGA/data_shifter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 1984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620759497090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Promoted node MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl Global Clock CLKCTRL_G8 " "Promoted MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl to use location or clock signal Global Clock CLKCTRL_G8" {  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 24016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620759497090 ""}  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620759497090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_2) " "Promoted node MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl Global Clock CLKCTRL_G7 " "Promoted MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl to use location or clock signal Global Clock CLKCTRL_G7" {  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 24018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620759497090 ""}  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620759497090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "stm32_interface:STM32_INTERFACE\|reset_n  " "Promoted node stm32_interface:STM32_INTERFACE\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "stm32_interface:STM32_INTERFACE\|reset_n~clkctrl Global Clock " "Promoted stm32_interface:STM32_INTERFACE\|reset_n~clkctrl to use location or clock signal Global Clock" {  } { { "stm32_interface.v" "" { Text "C:/FPGA/stm32_interface.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 24010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620759497091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mixer:RX_MIXER_I\|lpm_mult:lpm_mult_component\|mult_jnp:auto_generated\|mac_out2 " "Destination node mixer:RX_MIXER_I\|lpm_mult:lpm_mult_component\|mult_jnp:auto_generated\|mac_out2" {  } { { "db/mult_jnp.tdf" "" { Text "C:/FPGA/db/mult_jnp.tdf" 46 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620759497091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mixer:RX_MIXER_Q\|lpm_mult:lpm_mult_component\|mult_jnp:auto_generated\|mac_out2 " "Destination node mixer:RX_MIXER_Q\|lpm_mult:lpm_mult_component\|mult_jnp:auto_generated\|mac_out2" {  } { { "db/mult_jnp.tdf" "" { Text "C:/FPGA/db/mult_jnp.tdf" 46 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 3864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620759497091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|cntr_r9b:wr_ptr\|counter_reg_bit\[1\] " "Destination node rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|cntr_r9b:wr_ptr\|counter_reg_bit\[1\]" {  } { { "db/cntr_r9b.tdf" "" { Text "C:/FPGA/db/cntr_r9b.tdf" 43 17 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 4875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620759497091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|cntr_r9b:wr_ptr\|counter_reg_bit\[0\] " "Destination node rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|cntr_r9b:wr_ptr\|counter_reg_bit\[0\]" {  } { { "db/cntr_r9b.tdf" "" { Text "C:/FPGA/db/cntr_r9b.tdf" 43 17 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 4876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620759497091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|cntr_7a7:usedw_counter\|counter_reg_bit\[1\] " "Destination node rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|cntr_7a7:usedw_counter\|counter_reg_bit\[1\]" {  } { { "db/cntr_7a7.tdf" "" { Text "C:/FPGA/db/cntr_7a7.tdf" 44 17 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 4883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620759497091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|cntr_7a7:usedw_counter\|counter_reg_bit\[0\] " "Destination node rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|cntr_7a7:usedw_counter\|counter_reg_bit\[0\]" {  } { { "db/cntr_7a7.tdf" "" { Text "C:/FPGA/db/cntr_7a7.tdf" 44 17 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 4884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620759497091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|cntr_q9b:rd_ptr_msb\|counter_reg_bit\[0\] " "Destination node rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|cntr_q9b:rd_ptr_msb\|counter_reg_bit\[0\]" {  } { { "db/cntr_q9b.tdf" "" { Text "C:/FPGA/db/cntr_q9b.tdf" 38 17 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 4891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620759497091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo\|cntr_u9b:wr_ptr\|counter_reg_bit\[4\] " "Destination node rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo\|cntr_u9b:wr_ptr\|counter_reg_bit\[4\]" {  } { { "db/cntr_u9b.tdf" "" { Text "C:/FPGA/db/cntr_u9b.tdf" 58 17 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 5480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620759497091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo\|cntr_u9b:wr_ptr\|counter_reg_bit\[3\] " "Destination node rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo\|cntr_u9b:wr_ptr\|counter_reg_bit\[3\]" {  } { { "db/cntr_u9b.tdf" "" { Text "C:/FPGA/db/cntr_u9b.tdf" 58 17 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 5481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620759497091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo\|cntr_u9b:wr_ptr\|counter_reg_bit\[2\] " "Destination node rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo\|cntr_u9b:wr_ptr\|counter_reg_bit\[2\]" {  } { { "db/cntr_u9b.tdf" "" { Text "C:/FPGA/db/cntr_u9b.tdf" 58 17 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 5482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620759497091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1620759497091 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1620759497091 ""}  } { { "stm32_interface.v" "" { Text "C:/FPGA/stm32_interface.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 3837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620759497091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "stm32_interface:STM32_INTERFACE\|tx  " "Promoted node stm32_interface:STM32_INTERFACE\|tx " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "stm32_interface:STM32_INTERFACE\|tx~clkctrl Global Clock " "Promoted stm32_interface:STM32_INTERFACE\|tx~clkctrl to use location or clock signal Global Clock" {  } { { "stm32_interface.v" "" { Text "C:/FPGA/stm32_interface.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 24015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620759497092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_mixer:TX_MIXER_I\|lpm_mult:lpm_mult_component\|mult_abt:auto_generated\|mac_out2 " "Destination node tx_mixer:TX_MIXER_I\|lpm_mult:lpm_mult_component\|mult_abt:auto_generated\|mac_out2" {  } { { "db/mult_abt.tdf" "" { Text "C:/FPGA/db/mult_abt.tdf" 46 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 3102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620759497092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a0 " "Destination node tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_4k82.tdf" "" { Text "C:/FPGA/db/altsyncram_4k82.tdf" 39 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 2200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620759497092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a4 " "Destination node tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_4k82.tdf" "" { Text "C:/FPGA/db/altsyncram_4k82.tdf" 187 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 2204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620759497092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a8 " "Destination node tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_4k82.tdf" "" { Text "C:/FPGA/db/altsyncram_4k82.tdf" 335 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 2208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620759497092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a12 " "Destination node tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a12" {  } { { "db/altsyncram_4k82.tdf" "" { Text "C:/FPGA/db/altsyncram_4k82.tdf" 483 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 2212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620759497092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_u8a1:auto_generated\|ram_block1a0 " "Destination node tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_u8a1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_u8a1.tdf" "" { Text "C:/FPGA/db/altsyncram_u8a1.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 2165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620759497092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_u8a1:auto_generated\|ram_block1a4 " "Destination node tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_u8a1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_u8a1.tdf" "" { Text "C:/FPGA/db/altsyncram_u8a1.tdf" 123 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 2169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620759497092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_u8a1:auto_generated\|ram_block1a8 " "Destination node tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_u8a1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_u8a1.tdf" "" { Text "C:/FPGA/db/altsyncram_u8a1.tdf" 211 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 2173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620759497092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_u8a1:auto_generated\|ram_block1a12 " "Destination node tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_u8a1:auto_generated\|ram_block1a12" {  } { { "db/altsyncram_u8a1.tdf" "" { Text "C:/FPGA/db/altsyncram_u8a1.tdf" 299 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 2177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620759497092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_p8a1:auto_generated\|ram_block1a0 " "Destination node tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_p8a1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_p8a1.tdf" "" { Text "C:/FPGA/db/altsyncram_p8a1.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 2131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620759497092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1620759497092 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1620759497092 ""}  } { { "stm32_interface.v" "" { Text "C:/FPGA/stm32_interface.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 3827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620759497092 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Promoted node tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl Global Clock CLKCTRL_G3 " "Promoted tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl to use location or clock signal Global Clock CLKCTRL_G3" {  } { { "db/tx_pll_altpll.v" "" { Text "C:/FPGA/db/tx_pll_altpll.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 24011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620759497093 ""}  } { { "db/tx_pll_altpll.v" "" { Text "C:/FPGA/db/tx_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 3170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620759497093 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1620759502637 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1620759502676 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1620759502678 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620759502720 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620759502755 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1620759502825 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1620759502826 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1620759502861 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1620759502861 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 0 " "PLL \"MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 driven by clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|wire_clkctrl1_outclk which is OUTCLK output port of Clock control block type node clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|clkctrl1 " "Input port INCLK\[0\] of node \"MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1\" is driven by clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|wire_clkctrl1_outclk which is OUTCLK output port of Clock control block type node clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|clkctrl1" {  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "MAIN_PLL.v" "" { Text "C:/FPGA/MAIN_PLL.v" 94 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 944 3080 3320 1112 "MAIN_PLL" "" } } } } { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 45 -1 0 } } { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 112 0 0 } } { "db/ip/clock_buffer/clock_buffer.v" "" { Text "C:/FPGA/db/ip/clock_buffer/clock_buffer.v" 14 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 624 2416 2688 728 "SYSCLK_BUFFER" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1620759503101 ""}  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "MAIN_PLL.v" "" { Text "C:/FPGA/MAIN_PLL.v" 94 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 944 3080 3320 1112 "MAIN_PLL" "" } } } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1620759503101 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "MAIN_PLL.v" "" { Text "C:/FPGA/MAIN_PLL.v" 94 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 944 3080 3320 1112 "MAIN_PLL" "" } } } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1620759503105 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 clk\[0\] AUDIO_I2S_CLOCK~output " "PLL \"MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"AUDIO_I2S_CLOCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "MAIN_PLL.v" "" { Text "C:/FPGA/MAIN_PLL.v" 94 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 944 3080 3320 1112 "MAIN_PLL" "" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 1000 3408 3584 1016 "AUDIO_I2S_CLOCK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1620759503105 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 clk\[1\] AUDIO_48K_CLOCK~output " "PLL \"MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"AUDIO_48K_CLOCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "MAIN_PLL.v" "" { Text "C:/FPGA/MAIN_PLL.v" 94 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 944 3080 3320 1112 "MAIN_PLL" "" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 1016 3408 3584 1032 "AUDIO_48K_CLOCK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1620759503105 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 0 " "PLL \"tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 driven by clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|wire_clkctrl1_outclk which is OUTCLK output port of Clock control block type node clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|clkctrl1 " "Input port INCLK\[0\] of node \"tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1\" is driven by clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|wire_clkctrl1_outclk which is OUTCLK output port of Clock control block type node clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|clkctrl1" {  } { { "db/tx_pll_altpll.v" "" { Text "C:/FPGA/db/tx_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "tx_pll.v" "" { Text "C:/FPGA/tx_pll.v" 90 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 720 3080 3320 872 "TX_PLL" "" } } } } { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 45 -1 0 } } { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 112 0 0 } } { "db/ip/clock_buffer/clock_buffer.v" "" { Text "C:/FPGA/db/ip/clock_buffer/clock_buffer.v" 14 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 624 2416 2688 728 "SYSCLK_BUFFER" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1620759503112 ""}  } { { "db/tx_pll_altpll.v" "" { Text "C:/FPGA/db/tx_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "tx_pll.v" "" { Text "C:/FPGA/tx_pll.v" 90 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 720 3080 3320 872 "TX_PLL" "" } } } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1620759503112 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 clk\[0\] DAC_CLK~output " "PLL \"tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"DAC_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/tx_pll_altpll.v" "" { Text "C:/FPGA/db/tx_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "tx_pll.v" "" { Text "C:/FPGA/tx_pll.v" 90 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 720 3080 3320 872 "TX_PLL" "" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 80 6288 6464 96 "DAC_CLK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1620759503113 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1620759503405 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:04 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:04" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1620759507415 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620759507650 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1620759509496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1620759510078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620759510390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1620759510427 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1620759512559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620759512559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1620759512983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "99.34 " "Router is attempting to preserve 99.34 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1620759513611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1620759513920 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1620759513920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620759514970 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.77 " "Total time spent on timing analysis during the Fitter is 0.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1620759515145 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620759516291 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620759517497 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620759517505 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620759519242 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620759522269 ""}
{ "Info" "IFIOMGR_CONFIGURATION_VOLTAGE_IS_AUTOMATICALLY_ENFORCED" "Cyclone IV E Active Serial " "Configuration voltage level is automatically enforced for the device family 'Cyclone IV E' with the configuration scheme 'Active Serial'" {  } {  } 0 169197 "Configuration voltage level is automatically enforced for the device family '%1!s!' with the configuration scheme '%2!s!'" 0 0 "Fitter" 0 -1 1620759522997 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "2.5V 1 " "Configuration voltage level of 2.5V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 2.5V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1620759522997 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "2.5V 1 " "Configuration voltage level of 2.5V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 2.5V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1620759522997 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 1 0 "Fitter" 0 -1 1620759523172 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_MISO 2.5 V 13 " "Pin FLASH_MISO uses I/O standard 2.5 V at 13" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FLASH_MISO } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_MISO" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 1000 3744 3920 1016 "FLASH_MISO" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620759523264 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 1 0 "Fitter" 0 -1 1620759523264 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "24 Cyclone IV E " "24 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STM32_DATA_BUS\[7\] 3.3-V LVTTL 46 " "Pin STM32_DATA_BUS\[7\] uses I/O standard 3.3-V LVTTL at 46" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { STM32_DATA_BUS[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STM32_DATA_BUS\[7\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 168 3456 3632 184 "STM32_DATA_BUS" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620759523264 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STM32_DATA_BUS\[6\] 3.3-V LVTTL 43 " "Pin STM32_DATA_BUS\[6\] uses I/O standard 3.3-V LVTTL at 43" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { STM32_DATA_BUS[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STM32_DATA_BUS\[6\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 168 3456 3632 184 "STM32_DATA_BUS" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620759523264 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STM32_DATA_BUS\[5\] 3.3-V LVTTL 42 " "Pin STM32_DATA_BUS\[5\] uses I/O standard 3.3-V LVTTL at 42" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { STM32_DATA_BUS[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STM32_DATA_BUS\[5\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 168 3456 3632 184 "STM32_DATA_BUS" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620759523264 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STM32_DATA_BUS\[4\] 3.3-V LVTTL 39 " "Pin STM32_DATA_BUS\[4\] uses I/O standard 3.3-V LVTTL at 39" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { STM32_DATA_BUS[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STM32_DATA_BUS\[4\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 168 3456 3632 184 "STM32_DATA_BUS" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620759523264 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STM32_DATA_BUS\[3\] 3.3-V LVTTL 38 " "Pin STM32_DATA_BUS\[3\] uses I/O standard 3.3-V LVTTL at 38" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { STM32_DATA_BUS[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STM32_DATA_BUS\[3\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 168 3456 3632 184 "STM32_DATA_BUS" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620759523264 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STM32_DATA_BUS\[2\] 3.3-V LVTTL 51 " "Pin STM32_DATA_BUS\[2\] uses I/O standard 3.3-V LVTTL at 51" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { STM32_DATA_BUS[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STM32_DATA_BUS\[2\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 168 3456 3632 184 "STM32_DATA_BUS" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620759523264 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STM32_DATA_BUS\[1\] 3.3-V LVTTL 50 " "Pin STM32_DATA_BUS\[1\] uses I/O standard 3.3-V LVTTL at 50" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { STM32_DATA_BUS[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STM32_DATA_BUS\[1\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 168 3456 3632 184 "STM32_DATA_BUS" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620759523264 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STM32_DATA_BUS\[0\] 3.3-V LVTTL 49 " "Pin STM32_DATA_BUS\[0\] uses I/O standard 3.3-V LVTTL at 49" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { STM32_DATA_BUS[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STM32_DATA_BUS\[0\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 168 3456 3632 184 "STM32_DATA_BUS" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620759523264 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STM32_CLK 3.3-V LVTTL 33 " "Pin STM32_CLK uses I/O standard 3.3-V LVTTL at 33" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { STM32_CLK } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STM32_CLK" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 168 2840 3016 184 "STM32_CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620759523264 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STM32_SYNC 3.3-V LVTTL 32 " "Pin STM32_SYNC uses I/O standard 3.3-V LVTTL at 32" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { STM32_SYNC } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STM32_SYNC" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 216 2840 3016 232 "STM32_SYNC" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620759523264 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_sys 3.3-V LVTTL 89 " "Pin clk_sys uses I/O standard 3.3-V LVTTL at 89" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { clk_sys } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_sys" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 688 2216 2392 704 "clk_sys" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620759523264 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[0\] 3.3-V LVTTL 68 " "Pin ADC_INPUT\[0\] uses I/O standard 3.3-V LVTTL at 68" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[0\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620759523264 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[1\] 3.3-V LVTTL 67 " "Pin ADC_INPUT\[1\] uses I/O standard 3.3-V LVTTL at 67" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[1\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620759523264 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_OTR 3.3-V LVTTL 44 " "Pin ADC_OTR uses I/O standard 3.3-V LVTTL at 44" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_OTR } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_OTR" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 232 2840 3016 248 "ADC_OTR" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620759523264 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[2\] 3.3-V LVTTL 66 " "Pin ADC_INPUT\[2\] uses I/O standard 3.3-V LVTTL at 66" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[2\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620759523264 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[3\] 3.3-V LVTTL 65 " "Pin ADC_INPUT\[3\] uses I/O standard 3.3-V LVTTL at 65" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[3\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620759523264 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[7\] 3.3-V LVTTL 58 " "Pin ADC_INPUT\[7\] uses I/O standard 3.3-V LVTTL at 58" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[7\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620759523264 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[6\] 3.3-V LVTTL 59 " "Pin ADC_INPUT\[6\] uses I/O standard 3.3-V LVTTL at 59" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[6\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620759523264 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[5\] 3.3-V LVTTL 60 " "Pin ADC_INPUT\[5\] uses I/O standard 3.3-V LVTTL at 60" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[5\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620759523264 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[4\] 3.3-V LVTTL 64 " "Pin ADC_INPUT\[4\] uses I/O standard 3.3-V LVTTL at 64" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[4\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620759523264 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[11\] 3.3-V LVTTL 52 " "Pin ADC_INPUT\[11\] uses I/O standard 3.3-V LVTTL at 52" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[11] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[11\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620759523264 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[10\] 3.3-V LVTTL 53 " "Pin ADC_INPUT\[10\] uses I/O standard 3.3-V LVTTL at 53" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[10] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[10\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620759523264 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[9\] 3.3-V LVTTL 54 " "Pin ADC_INPUT\[9\] uses I/O standard 3.3-V LVTTL at 54" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[9] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[9\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620759523264 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[8\] 3.3-V LVTTL 55 " "Pin ADC_INPUT\[8\] uses I/O standard 3.3-V LVTTL at 55" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[8] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[8\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620759523264 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 1 0 "Fitter" 0 -1 1620759523264 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/output_files/WOLF-LITE.fit.smsg " "Generated suppressed messages file C:/FPGA/output_files/WOLF-LITE.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1620759524301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 38 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5977 " "Peak virtual memory: 5977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620759528964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 11 21:58:48 2021 " "Processing ended: Tue May 11 21:58:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620759528964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620759528964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620759528964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1620759528964 ""}
