Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date             : Tue Jul  7 12:17:25 2015
| Host             : lappc14.epfl.ch running 64-bit Red Hat Enterprise Linux Server release 7.1 (Maipo)
| Command          : report_power -file dyract_sys_wrapper_power_routed.rpt -pb dyract_sys_wrapper_power_summary_routed.pb
| Design           : dyract_sys_wrapper
| Device           : xc7vx485tffg1761-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 3.681 |
| Dynamic (W)              | 3.393 |
| Device Static (W)        | 0.289 |
| Total Off-Chip Power (W) | 0.440 |
| Effective TJA (C/W)      | 1.1   |
| Max Ambient (C)          | 80.8  |
| Junction Temperature (C) | 29.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.240 |       63 |       --- |             --- |
| Slice Logic              |     0.101 |    81987 |       --- |             --- |
|   LUT as Logic           |     0.089 |    28920 |    303600 |            9.52 |
|   LUT as Distributed RAM |     0.005 |     1808 |    130800 |            1.38 |
|   Register               |     0.005 |    35954 |    607200 |            5.92 |
|   CARRY4                 |     0.002 |      699 |     75900 |            0.92 |
|   F7/F8 Muxes            |    <0.001 |     1493 |    303600 |            0.49 |
|   LUT as Shift Register  |    <0.001 |     1742 |    130800 |            1.33 |
|   Others                 |    <0.001 |     2213 |       --- |             --- |
| Signals                  |     0.153 |    62008 |       --- |             --- |
| Block RAM                |     0.071 |     29.5 |      1030 |            2.86 |
| MMCM                     |     0.109 |        3 |        14 |           21.42 |
| PLL                      |     0.090 |        1 |        14 |            7.14 |
| PCIE                     |     0.058 |        1 |         4 |           25.00 |
| I/O                      |     0.978 |      121 |       700 |           17.28 |
| GTX                      |     1.224 |        4 |        28 |           14.28 |
| PHASER                   |     0.340 |        3 |       --- |             --- |
|   PHASER_OUT             |     0.126 |       11 |       --- |             --- |
|   PHASER_IN              |     0.082 |        8 |       --- |             --- |
|   PHASER_REF             |     0.071 |        3 |       --- |             --- |
|   PHY_CONTROL            |     0.032 |        3 |       --- |             --- |
|   OUT_FIFO               |     0.020 |       11 |       --- |             --- |
|   IN_FIFO                |     0.009 |        8 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.289 |          |           |                 |
| Total                    |     3.681 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.050 |       0.891 |      0.159 |
| Vccaux    |       1.800 |     0.489 |       0.451 |      0.038 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.002 |       0.001 |      0.001 |
| Vcco15    |       1.500 |     0.696 |       0.695 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.005 |      0.005 |
| MGTAVcc   |       1.000 |     0.533 |       0.526 |      0.007 |
| MGTAVtt   |       1.200 |     0.469 |       0.461 |      0.008 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                   | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk0_bufgin                                                                                                                                               | dyract_sys_i/dyract_0/inst/pcie/app/ucg/clk0_bufgin                                                                                                                                                                      |             4.0 |
| clk_125mhz                                                                                                                                                | dyract_sys_i/dyract_0/inst/pcie/ext_clk.pipe_clock_i/clk_125mhz                                                                                                                                                          |             8.0 |
| clk_250mhz                                                                                                                                                | dyract_sys_i/dyract_0/inst/pcie/ext_clk.pipe_clock_i/clk_250mhz                                                                                                                                                          |             4.0 |
| clk_pll_i                                                                                                                                                 | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                              |            10.0 |
| clkfb_bufgin                                                                                                                                              | dyract_sys_i/dyract_0/inst/pcie/app/ucg/clkfb_bufgin                                                                                                                                                                     |             8.0 |
| dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK                                                                                                     | dbg_hub/inst/bscan_inst/DRCK                                                                                                                                                                                             |            30.0 |
| dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE                                                                                                   | dbg_hub/inst/bscan_inst/UPDATE_temp                                                                                                                                                                                      |            60.0 |
| dyract_sys_i/dyract_0/inst/pcie/pcie_7x_v1_8_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK           | dyract_sys_i/dyract_0/inst/pcie/pcie_7x_v1_8_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out                                                                                             |            10.0 |
| dyract_sys_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK                                                                                                               | dyract_sys_i/mdm_1/U0/I                                                                                                                                                                                                  |            33.3 |
| dyract_sys_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE                                                                                                             | dyract_sys_i/mdm_1/U0/Ext_JTAG_UPDATE__0                                                                                                                                                                                 |            33.3 |
| freq_refclk                                                                                                                                               | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                            |             2.5 |
| icap_clk_0                                                                                                                                                | dyract_sys_i/dyract_0/inst/pcie/ext_clk.pipe_clock_i/icap_clk_0                                                                                                                                                          |            10.0 |
| iserdes_clkdiv                                                                                                                                            | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv |             5.0 |
| iserdes_clkdiv_1                                                                                                                                          | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv |             5.0 |
| iserdes_clkdiv_2                                                                                                                                          | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv |             5.0 |
| iserdes_clkdiv_3                                                                                                                                          | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv |             5.0 |
| iserdes_clkdiv_4                                                                                                                                          | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv |             5.0 |
| iserdes_clkdiv_5                                                                                                                                          | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv |             5.0 |
| iserdes_clkdiv_6                                                                                                                                          | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv |             5.0 |
| iserdes_clkdiv_7                                                                                                                                          | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv |             5.0 |
| mem_refclk                                                                                                                                                | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                             |             2.5 |
| mmcm_fb                                                                                                                                                   | dyract_sys_i/dyract_0/inst/pcie/ext_clk.pipe_clock_i/mmcm_fb                                                                                                                                                             |            10.0 |
| mmcm_ps_clk_bufg_in                                                                                                                                       | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_ddr3_infrastructure/mmcm_ps_clk_bufg_in                                                                                                                    |            20.0 |
| oserdes_clk                                                                                                                                               | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk    |             2.5 |
| oserdes_clk_1                                                                                                                                             | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk    |             2.5 |
| oserdes_clk_10                                                                                                                                            | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk    |             2.5 |
| oserdes_clk_2                                                                                                                                             | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk    |             2.5 |
| oserdes_clk_3                                                                                                                                             | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk    |             2.5 |
| oserdes_clk_4                                                                                                                                             | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk    |             2.5 |
| oserdes_clk_5                                                                                                                                             | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk    |             2.5 |
| oserdes_clk_6                                                                                                                                             | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk    |             2.5 |
| oserdes_clk_7                                                                                                                                             | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk    |             2.5 |
| oserdes_clk_8                                                                                                                                             | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk    |             2.5 |
| oserdes_clk_9                                                                                                                                             | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk    |             2.5 |
| oserdes_clkdiv                                                                                                                                            | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv |             5.0 |
| oserdes_clkdiv_1                                                                                                                                          | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv |             5.0 |
| oserdes_clkdiv_10                                                                                                                                         | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv |             5.0 |
| oserdes_clkdiv_2                                                                                                                                          | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv |             5.0 |
| oserdes_clkdiv_3                                                                                                                                          | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv |             5.0 |
| oserdes_clkdiv_4                                                                                                                                          | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv |            10.0 |
| oserdes_clkdiv_5                                                                                                                                          | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv |            10.0 |
| oserdes_clkdiv_6                                                                                                                                          | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv |            10.0 |
| oserdes_clkdiv_7                                                                                                                                          | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv |             5.0 |
| oserdes_clkdiv_8                                                                                                                                          | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv |             5.0 |
| oserdes_clkdiv_9                                                                                                                                          | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv |             5.0 |
| pll_clk3_out                                                                                                                                              | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                           |            10.0 |
| pll_clkfbout                                                                                                                                              | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                           |             5.0 |
| sync_pulse                                                                                                                                                | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                             |            40.0 |
| sys_clk_p                                                                                                                                                 | sys_clk_p                                                                                                                                                                                                                |            10.0 |
| sys_diff_clock_clk_p                                                                                                                                      | sys_diff_clock_clk_p                                                                                                                                                                                                     |             5.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1             |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/O1             |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/O1             |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/O1             |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1             |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/O1             |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/O1             |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/O1             |             2.5 |
| userclk1                                                                                                                                                  | dyract_sys_i/dyract_0/inst/pcie/ext_clk.pipe_clock_i/userclk1                                                                                                                                                            |             4.0 |
| userclk2                                                                                                                                                  | dyract_sys_i/dyract_0/inst/pcie/ext_clk.pipe_clock_i/userclk2                                                                                                                                                            |             4.0 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------+-----------+
| Name                                                                                   | Power (W) |
+----------------------------------------------------------------------------------------+-----------+
| dyract_sys_wrapper                                                                     |     3.369 |
|   dbg_hub                                                                              |     0.007 |
|     inst                                                                               |     0.007 |
|       UUT_MASTER                                                                       |     0.006 |
|         U_ICON_INTERFACE                                                               |     0.003 |
|           U_CMD1                                                                       |    <0.001 |
|           U_CMD2                                                                       |    <0.001 |
|           U_CMD3                                                                       |    <0.001 |
|           U_CMD4                                                                       |    <0.001 |
|           U_CMD5                                                                       |    <0.001 |
|           U_CMD6_RD                                                                    |     0.001 |
|             U_RD_FIFO                                                                  |     0.001 |
|               SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst                                      |     0.001 |
|                 inst_fifo_gen                                                          |     0.001 |
|                   gconvfifo.rf                                                         |     0.001 |
|                     grf.rf                                                             |     0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                     |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                     |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                     |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                         gr1.rfwft                                                      |    <0.001 |
|                         gras.rsts                                                      |    <0.001 |
|                         rpntr                                                          |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                         gwas.wsts                                                      |    <0.001 |
|                         wpntr                                                          |    <0.001 |
|                       gntv_or_sync_fifo.mem                                            |    <0.001 |
|                         gdm.dm                                                         |    <0.001 |
|                           RAM_reg_0_15_0_5                                             |    <0.001 |
|                           RAM_reg_0_15_12_15                                           |    <0.001 |
|                           RAM_reg_0_15_6_11                                            |    <0.001 |
|                       rstblk                                                           |    <0.001 |
|           U_CMD6_WR                                                                    |    <0.001 |
|             U_WR_FIFO                                                                  |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst                                      |    <0.001 |
|                 inst_fifo_gen                                                          |    <0.001 |
|                   gconvfifo.rf                                                         |    <0.001 |
|                     grf.rf                                                             |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                     |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                     |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                     |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                         gras.rsts                                                      |    <0.001 |
|                         rpntr                                                          |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                         gwas.wsts                                                      |    <0.001 |
|                         wpntr                                                          |    <0.001 |
|                       gntv_or_sync_fifo.mem                                            |    <0.001 |
|                         gdm.dm                                                         |    <0.001 |
|                           RAM_reg_0_15_0_5                                             |    <0.001 |
|                           RAM_reg_0_15_12_15                                           |    <0.001 |
|                           RAM_reg_0_15_6_11                                            |    <0.001 |
|                       rstblk                                                           |    <0.001 |
|           U_CMD7_CTL                                                                   |    <0.001 |
|           U_CMD7_STAT                                                                  |    <0.001 |
|           U_STATIC_STATUS                                                              |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                      |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                                 |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                          |     0.002 |
|           U_CLR_ERROR_FLAG                                                             |    <0.001 |
|           U_RD_ABORT_FLAG                                                              |    <0.001 |
|           U_RD_REQ_FLAG                                                                |    <0.001 |
|           U_TIMER                                                                      |     0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                  |    <0.001 |
|           U_RD_DIN_BUS_MUX                                                             |    <0.001 |
|       U_ICON                                                                           |    <0.001 |
|         U_CMD                                                                          |    <0.001 |
|         U_STAT                                                                         |    <0.001 |
|         U_SYNC                                                                         |    <0.001 |
|       bscan_inst                                                                       |    <0.001 |
|   dyract_sys_i                                                                         |     3.278 |
|     axi_mem_intercon                                                                   |     0.075 |
|       s00_couplers                                                                     |     0.015 |
|         auto_us                                                                        |     0.015 |
|           inst                                                                         |     0.015 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                              |     0.015 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                   |     0.005 |
|                 r_pipe                                                                 |     0.005 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                           |     0.002 |
|               USE_READ.read_addr_inst                                                  |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                         |     0.005 |
|               USE_WRITE.write_addr_inst                                                |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |    <0.001 |
|               si_register_slice_inst                                                   |    <0.001 |
|                 ar_pipe                                                                |    <0.001 |
|                 aw_pipe                                                                |    <0.001 |
|       s01_couplers                                                                     |     0.009 |
|         auto_us                                                                        |     0.009 |
|           inst                                                                         |     0.009 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                              |     0.009 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                   |     0.005 |
|                 r_pipe                                                                 |     0.005 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                           |     0.002 |
|               USE_READ.read_addr_inst                                                  |     0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |     0.001 |
|               si_register_slice_inst                                                   |    <0.001 |
|                 ar_pipe                                                                |    <0.001 |
|       s02_couplers                                                                     |     0.017 |
|         auto_pc                                                                        |     0.000 |
|         auto_us                                                                        |     0.017 |
|           inst                                                                         |     0.017 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                              |     0.017 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                   |     0.006 |
|                 r_pipe                                                                 |     0.006 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                           |     0.003 |
|               USE_READ.read_addr_inst                                                  |     0.002 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |     0.002 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                         |     0.005 |
|               USE_WRITE.write_addr_inst                                                |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |    <0.001 |
|               si_register_slice_inst                                                   |    <0.001 |
|                 ar_pipe                                                                |    <0.001 |
|                 aw_pipe                                                                |    <0.001 |
|       s03_couplers                                                                     |     0.011 |
|         auto_us                                                                        |     0.011 |
|           inst                                                                         |     0.011 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                              |     0.011 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                   |     0.006 |
|                 r_pipe                                                                 |     0.006 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                           |     0.003 |
|               USE_READ.read_addr_inst                                                  |     0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |     0.001 |
|                 gen_id_queue.id_queue                                                  |    <0.001 |
|               si_register_slice_inst                                                   |    <0.001 |
|                 ar_pipe                                                                |    <0.001 |
|       s04_couplers                                                                     |     0.006 |
|         auto_us                                                                        |     0.006 |
|           inst                                                                         |     0.006 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                              |     0.006 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                         |     0.005 |
|               USE_WRITE.write_addr_inst                                                |     0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |     0.001 |
|                 gen_id_queue.id_queue                                                  |    <0.001 |
|               si_register_slice_inst                                                   |    <0.001 |
|                 aw_pipe                                                                |    <0.001 |
|       xbar                                                                             |     0.017 |
|         inst                                                                           |     0.017 |
|           gen_samd.crossbar_samd                                                       |     0.017 |
|             addr_arbiter_ar                                                            |    <0.001 |
|             addr_arbiter_aw                                                            |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                         |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                               |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                    |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                         |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                           |     0.011 |
|               b_pipe                                                                   |    <0.001 |
|               r_pipe                                                                   |     0.011 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                               |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                    |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                         |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                           |    <0.001 |
|               b_pipe                                                                   |    <0.001 |
|               r_pipe                                                                   |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                            |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                           |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                             |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                             |    <0.001 |
|               wrouter_aw_fifo                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|             gen_slave_slots[1].gen_si_read.si_transactor_ar                            |    <0.001 |
|             gen_slave_slots[2].gen_si_read.si_transactor_ar                            |    <0.001 |
|             gen_slave_slots[2].gen_si_write.si_transactor_aw                           |    <0.001 |
|             gen_slave_slots[2].gen_si_write.splitter_aw_si                             |    <0.001 |
|             gen_slave_slots[2].gen_si_write.wdata_router_w                             |    <0.001 |
|               wrouter_aw_fifo                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|             gen_slave_slots[3].gen_si_read.si_transactor_ar                            |    <0.001 |
|             gen_slave_slots[4].gen_si_write.si_transactor_aw                           |    <0.001 |
|             gen_slave_slots[4].gen_si_write.splitter_aw_si                             |    <0.001 |
|             gen_slave_slots[4].gen_si_write.wdata_router_w                             |    <0.001 |
|               wrouter_aw_fifo                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|             splitter_aw_mi                                                             |    <0.001 |
|     dyract_0                                                                           |     1.555 |
|       inst                                                                             |     1.555 |
|         adpt                                                                           |     0.021 |
|           dm                                                                           |     0.019 |
|             U0                                                                         |     0.019 |
|               GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                        |     0.008 |
|                 ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                       |    <0.001 |
|                 GEN_INCLUDE_MM2S_SF.I_RD_SF                                            |     0.003 |
|                   I_DATA_FIFO                                                          |     0.003 |
|                     BLK_MEM.I_SYNC_FIFOGEN_FIFO                                        |     0.003 |
|                       FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                |     0.003 |
|                         inst_fifo_gen                                                  |     0.003 |
|                           gconvfifo.rf                                                 |     0.003 |
|                             grf.rf                                                     |     0.003 |
|                               gntv_or_sync_fifo.gl0.rd                                 |    <0.001 |
|                                 gr1.rfwft                                              |    <0.001 |
|                                 grss.gdc.dc                                            |    <0.001 |
|                                   gsym_dc.dc                                           |    <0.001 |
|                                 grss.rsts                                              |    <0.001 |
|                                 rpntr                                                  |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                 |    <0.001 |
|                                 gwss.wsts                                              |    <0.001 |
|                                 wpntr                                                  |    <0.001 |
|                               gntv_or_sync_fifo.mem                                    |     0.003 |
|                                 gbm.gbmg.gbmgb.ngecc.bmg                               |     0.003 |
|                                   inst_blk_mem_gen                                     |     0.003 |
|                                     gnativebmg.native_blk_mem_gen                      |     0.003 |
|                                       valid.cstr                                       |     0.003 |
|                                         ramloop[0].ram.r                               |    <0.001 |
|                                           prim_noinit.ram                              |    <0.001 |
|                                         ramloop[1].ram.r                               |     0.002 |
|                                           prim_noinit.ram                              |     0.002 |
|                   OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                        |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                 I_ADDR_CNTL                                                            |    <0.001 |
|                   GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                       |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                         DYNSHREG_F_I                                                   |    <0.001 |
|                 I_CMD_STATUS                                                           |    <0.001 |
|                   GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                   |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                   I_CMD_FIFO                                                           |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                         DYNSHREG_F_I                                                   |    <0.001 |
|                 I_MSTR_PCC                                                             |     0.002 |
|                 I_RD_DATA_CNTL                                                         |    <0.001 |
|                   GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                  |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                         DYNSHREG_F_I                                                   |    <0.001 |
|                 I_RD_STATUS_CNTLR                                                      |    <0.001 |
|                 I_RESET                                                                |    <0.001 |
|               GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                        |     0.011 |
|                 ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                  |    <0.001 |
|                 GEN_INCLUDE_GP_SF.I_S2MM_GP_SF                                         |     0.003 |
|                   I_DATA_FIFO                                                          |     0.002 |
|                     BLK_MEM.I_SYNC_FIFOGEN_FIFO                                        |     0.002 |
|                       FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                |     0.002 |
|                         inst_fifo_gen                                                  |     0.002 |
|                           gconvfifo.rf                                                 |     0.002 |
|                             grf.rf                                                     |     0.002 |
|                               gntv_or_sync_fifo.gl0.rd                                 |    <0.001 |
|                                 gr1.rfwft                                              |    <0.001 |
|                                 grss.rsts                                              |    <0.001 |
|                                 rpntr                                                  |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                 |    <0.001 |
|                                 gwss.wsts                                              |    <0.001 |
|                                 wpntr                                                  |    <0.001 |
|                               gntv_or_sync_fifo.mem                                    |     0.002 |
|                                 gbm.gbmg.gbmgb.ngecc.bmg                               |     0.002 |
|                                   inst_blk_mem_gen                                     |     0.002 |
|                                     gnativebmg.native_blk_mem_gen                      |     0.002 |
|                                       valid.cstr                                       |     0.002 |
|                                         ramloop[0].ram.r                               |     0.002 |
|                                           prim_noinit.ram                              |     0.002 |
|                   I_WR_LEN_FIFO                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                   |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                          |    <0.001 |
|                       DYNSHREG_F_I                                                     |    <0.001 |
|                 GEN_INCLUDE_PCC.I_MSTR_PCC                                             |     0.002 |
|                 GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                 |     0.002 |
|                   GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                   |     0.002 |
|                     I_MSSAI_SKID_BUF                                                   |     0.001 |
|                     I_TSTRB_FIFO                                                       |    <0.001 |
|                       USE_SRL_FIFO.I_SYNC_FIFO                                         |    <0.001 |
|                         I_SRL_FIFO_RBU_F                                               |    <0.001 |
|                           CNTR_INCR_DECR_ADDN_F_I                                      |    <0.001 |
|                           DYNSHREG_F_I                                                 |    <0.001 |
|                     SLICE_INSERTION                                                    |    <0.001 |
|                   I_DRE_CNTL_FIFO                                                      |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                         DYNSHREG_F_I                                                   |    <0.001 |
|                 I_ADDR_CNTL                                                            |    <0.001 |
|                   GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                       |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                         DYNSHREG_F_I                                                   |    <0.001 |
|                 I_CMD_STATUS                                                           |    <0.001 |
|                   GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                   |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                         DYNSHREG_F_I                                                   |    <0.001 |
|                   I_CMD_FIFO                                                           |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                         DYNSHREG_F_I                                                   |    <0.001 |
|                 I_RESET                                                                |    <0.001 |
|                 I_S2MM_MMAP_SKID_BUF                                                   |     0.001 |
|                 I_WR_DATA_CNTL                                                         |    <0.001 |
|                   GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                  |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                         DYNSHREG_F_I                                                   |    <0.001 |
|                 I_WR_STATUS_CNTLR                                                      |    <0.001 |
|                   GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                           |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                         DYNSHREG_F_I                                                   |    <0.001 |
|                   I_WRESP_STATUS_FIFO                                                  |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|         pcie                                                                           |     1.532 |
|           app                                                                          |     0.040 |
|             psg1                                                                       |     0.024 |
|               user_rd_fifo                                                             |     0.007 |
|                 inst                                                                   |     0.007 |
|                   gen_fifo_generator.fifo_generator_inst                               |     0.007 |
|                     inst_fifo_gen                                                      |     0.007 |
|                       gaxis_fifo.gaxisf.axisf                                          |     0.007 |
|                         grf.rf                                                         |     0.007 |
|                           gntv_or_sync_fifo.gcx.clkx                                   |     0.001 |
|                             gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                             gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                             gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                             gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                     |     0.001 |
|                             gr1.grdc2.rdc                                              |    <0.001 |
|                             gr1.rfwft                                                  |    <0.001 |
|                             gras.rsts                                                  |    <0.001 |
|                               c0                                                       |    <0.001 |
|                               c1                                                       |    <0.001 |
|                             rpntr                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                             gwas.wsts                                                  |    <0.001 |
|                               c1                                                       |    <0.001 |
|                               c2                                                       |    <0.001 |
|                             wpntr                                                      |    <0.001 |
|                           gntv_or_sync_fifo.mem                                        |     0.005 |
|                             gbm.gbmg.gbmga.ngecc.bmg                                   |     0.004 |
|                               inst_blk_mem_gen                                         |     0.004 |
|                                 gnativebmg.native_blk_mem_gen                          |     0.004 |
|                                   valid.cstr                                           |     0.004 |
|                                     ramloop[0].ram.r                                   |     0.004 |
|                                       prim_noinit.ram                                  |     0.004 |
|                           rstblk                                                       |    <0.001 |
|               user_wr_fifo_1                                                           |     0.003 |
|                 inst                                                                   |     0.003 |
|                   gen_fifo_generator.fifo_generator_inst                               |     0.003 |
|                     inst_fifo_gen                                                      |     0.003 |
|                       gaxis_fifo.gaxisf.axisf                                          |     0.003 |
|                         grf.rf                                                         |     0.003 |
|                           gntv_or_sync_fifo.gcx.clkx                                   |    <0.001 |
|                             gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                             gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                             gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                             gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                             gr1.rfwft                                                  |    <0.001 |
|                             gras.rsts                                                  |    <0.001 |
|                               c0                                                       |    <0.001 |
|                               c1                                                       |    <0.001 |
|                             rpntr                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                             gwas.wsts                                                  |    <0.001 |
|                               c1                                                       |    <0.001 |
|                               c2                                                       |    <0.001 |
|                             wpntr                                                      |    <0.001 |
|                           gntv_or_sync_fifo.mem                                        |     0.001 |
|                             gbm.gbmg.gbmga.ngecc.bmg                                   |    <0.001 |
|                               inst_blk_mem_gen                                         |    <0.001 |
|                                 gnativebmg.native_blk_mem_gen                          |    <0.001 |
|                                   valid.cstr                                           |    <0.001 |
|                                     ramloop[0].ram.r                                   |    <0.001 |
|                                       prim_noinit.ram                                  |    <0.001 |
|                           rstblk                                                       |    <0.001 |
|               user_wr_fifo_2                                                           |     0.002 |
|                 inst                                                                   |     0.002 |
|                   gen_fifo_generator.fifo_generator_inst                               |     0.002 |
|                     inst_fifo_gen                                                      |     0.002 |
|                       gaxis_fifo.gaxisf.axisf                                          |     0.002 |
|                         grf.rf                                                         |     0.002 |
|                           gntv_or_sync_fifo.gcx.clkx                                   |    <0.001 |
|                             gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                             gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                             gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                             gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                             gr1.rfwft                                                  |    <0.001 |
|                             gras.rsts                                                  |    <0.001 |
|                               c0                                                       |    <0.001 |
|                               c1                                                       |    <0.001 |
|                             rpntr                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                             gwas.wsts                                                  |    <0.001 |
|                               c1                                                       |    <0.001 |
|                               c2                                                       |    <0.001 |
|                             wpntr                                                      |    <0.001 |
|                           gntv_or_sync_fifo.mem                                        |    <0.001 |
|                             gbm.gbmg.gbmga.ngecc.bmg                                   |    <0.001 |
|                               inst_blk_mem_gen                                         |    <0.001 |
|                                 gnativebmg.native_blk_mem_gen                          |    <0.001 |
|                                   valid.cstr                                           |    <0.001 |
|                                     ramloop[0].ram.r                                   |    <0.001 |
|                                       prim_noinit.ram                                  |    <0.001 |
|                           rstblk                                                       |    <0.001 |
|             reg_file                                                                   |     0.004 |
|             rx_engine                                                                  |     0.003 |
|             tx_engine                                                                  |     0.004 |
|             ucg                                                                        |     0.005 |
|               mmcm_drp_inst                                                            |     0.003 |
|           ext_clk.pipe_clock_i                                                         |     0.113 |
|           pcie_7x_v1_8_i                                                               |     1.379 |
|             inst                                                                       |     1.379 |
|               inst                                                                     |     1.379 |
|                 gt_top_i                                                               |     1.263 |
|                   gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|                   gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|                   gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|                   gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|                   pipe_wrapper_i                                                       |     1.261 |
|                     pipe_lane[0].gt_wrapper_i                                          |     0.307 |
|                       cpllPDInst                                                       |    <0.001 |
|                     pipe_lane[0].pipe_drp.pipe_drp_i                                   |     0.002 |
|                     pipe_lane[0].pipe_eq.pipe_eq_i                                     |     0.002 |
|                       rxeq_scan_i                                                      |    <0.001 |
|                     pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i |     0.001 |
|                       qpll_drp_i                                                       |     0.001 |
|                       qpll_wrapper_i                                                   |    <0.001 |
|                     pipe_lane[0].pipe_rate.pipe_rate_i                                 |     0.002 |
|                     pipe_lane[0].pipe_sync_i                                           |    <0.001 |
|                     pipe_lane[0].pipe_user_i                                           |     0.001 |
|                     pipe_lane[1].gt_wrapper_i                                          |     0.307 |
|                       cpllPDInst                                                       |    <0.001 |
|                     pipe_lane[1].pipe_drp.pipe_drp_i                                   |     0.002 |
|                     pipe_lane[1].pipe_eq.pipe_eq_i                                     |     0.002 |
|                       rxeq_scan_i                                                      |    <0.001 |
|                     pipe_lane[1].pipe_rate.pipe_rate_i                                 |     0.002 |
|                     pipe_lane[1].pipe_sync_i                                           |    <0.001 |
|                     pipe_lane[1].pipe_user_i                                           |     0.001 |
|                     pipe_lane[2].gt_wrapper_i                                          |     0.307 |
|                       cpllPDInst                                                       |    <0.001 |
|                     pipe_lane[2].pipe_drp.pipe_drp_i                                   |     0.002 |
|                     pipe_lane[2].pipe_eq.pipe_eq_i                                     |     0.002 |
|                       rxeq_scan_i                                                      |    <0.001 |
|                     pipe_lane[2].pipe_rate.pipe_rate_i                                 |     0.002 |
|                     pipe_lane[2].pipe_sync_i                                           |    <0.001 |
|                     pipe_lane[2].pipe_user_i                                           |     0.001 |
|                     pipe_lane[3].gt_wrapper_i                                          |     0.307 |
|                       cpllPDInst                                                       |    <0.001 |
|                     pipe_lane[3].pipe_drp.pipe_drp_i                                   |     0.002 |
|                     pipe_lane[3].pipe_eq.pipe_eq_i                                     |     0.002 |
|                       rxeq_scan_i                                                      |    <0.001 |
|                     pipe_lane[3].pipe_rate.pipe_rate_i                                 |     0.002 |
|                     pipe_lane[3].pipe_sync_i                                           |    <0.001 |
|                     pipe_lane[3].pipe_user_i                                           |     0.001 |
|                     pipe_reset.pipe_reset_i                                            |     0.003 |
|                     qpll_reset.qpll_reset_i                                            |     0.001 |
|                 pcie_top_i                                                             |     0.115 |
|                   axi_basic_top                                                        |     0.004 |
|                     rx_inst                                                            |     0.002 |
|                       rx_null_gen_inst                                                 |    <0.001 |
|                       rx_pipeline_inst                                                 |     0.002 |
|                     tx_inst                                                            |     0.001 |
|                       thrtl_ctl_enabled.tx_thrl_ctl_inst                               |    <0.001 |
|                       tx_pipeline_inst                                                 |    <0.001 |
|                   pcie_7x_i                                                            |     0.107 |
|                     pcie_bram_top                                                      |     0.044 |
|                       pcie_brams_rx                                                    |     0.022 |
|                         brams[0].ram                                                   |     0.005 |
|                           use_tdp.ramb36                                               |     0.005 |
|                         brams[1].ram                                                   |     0.005 |
|                           use_tdp.ramb36                                               |     0.005 |
|                         brams[2].ram                                                   |     0.006 |
|                           use_tdp.ramb36                                               |     0.006 |
|                         brams[3].ram                                                   |     0.005 |
|                           use_tdp.ramb36                                               |     0.005 |
|                       pcie_brams_tx                                                    |     0.022 |
|                         brams[0].ram                                                   |     0.006 |
|                           use_tdp.ramb36                                               |     0.006 |
|                         brams[1].ram                                                   |     0.005 |
|                           use_tdp.ramb36                                               |     0.005 |
|                         brams[2].ram                                                   |     0.005 |
|                           use_tdp.ramb36                                               |     0.005 |
|                         brams[3].ram                                                   |     0.005 |
|                           use_tdp.ramb36                                               |     0.005 |
|                   pcie_pipe_pipeline_i                                                 |     0.004 |
|                     pipe_2_lane.pipe_lane_1_i                                          |    <0.001 |
|                     pipe_4_lane.pipe_lane_2_i                                          |    <0.001 |
|                     pipe_4_lane.pipe_lane_3_i                                          |    <0.001 |
|                     pipe_lane_0_i                                                      |    <0.001 |
|                     pipe_misc_i                                                        |    <0.001 |
|     mdm_1                                                                              |    <0.001 |
|       U0                                                                               |    <0.001 |
|         MDM_Core_I1                                                                    |    <0.001 |
|           JTAG_CONTROL_I                                                               |    <0.001 |
|     microblaze_0                                                                       |     0.037 |
|       U0                                                                               |     0.037 |
|         MicroBlaze_Core_I                                                              |     0.037 |
|           Performance.Core                                                             |     0.037 |
|             Data_Flow_I                                                                |     0.004 |
|               ALU_I                                                                    |    <0.001 |
|                 ALL_Bits[0].ALU_Bit_I1                                                 |    <0.001 |
|                   Last_Bit.I_ALU_LUT_2                                                 |    <0.001 |
|                   Last_Bit.I_ALU_LUT_V5                                                |    <0.001 |
|                   Last_Bit.MULT_AND_I                                                  |    <0.001 |
|                   Last_Bit.MUXCY_XOR_I                                                 |    <0.001 |
|                 ALL_Bits[10].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 ALL_Bits[11].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 ALL_Bits[12].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 ALL_Bits[13].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 ALL_Bits[14].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 ALL_Bits[15].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 ALL_Bits[16].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 ALL_Bits[17].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 ALL_Bits[18].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 ALL_Bits[19].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 ALL_Bits[1].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 ALL_Bits[20].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 ALL_Bits[21].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 ALL_Bits[22].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 ALL_Bits[23].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 ALL_Bits[24].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 ALL_Bits[25].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 ALL_Bits[26].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 ALL_Bits[27].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 ALL_Bits[28].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 ALL_Bits[29].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 ALL_Bits[2].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 ALL_Bits[30].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 ALL_Bits[31].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 ALL_Bits[3].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 ALL_Bits[4].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 ALL_Bits[5].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 ALL_Bits[6].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 ALL_Bits[7].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 ALL_Bits[8].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 ALL_Bits[9].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|               Byte_Doublet_Handle_gti_I                                                |    <0.001 |
|               Data_Flow_Logic_I                                                        |    <0.001 |
|                 Gen_Bits[0].MEM_EX_Result_Inst                                         |    <0.001 |
|                 Gen_Bits[10].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[11].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[12].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[13].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[14].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[15].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[16].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[17].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[18].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[19].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[1].MEM_EX_Result_Inst                                         |    <0.001 |
|                 Gen_Bits[20].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[21].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[22].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[23].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[24].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[25].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[26].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[27].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[28].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[29].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[2].MEM_EX_Result_Inst                                         |    <0.001 |
|                 Gen_Bits[30].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[31].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[3].MEM_EX_Result_Inst                                         |    <0.001 |
|                 Gen_Bits[4].MEM_EX_Result_Inst                                         |    <0.001 |
|                 Gen_Bits[5].MEM_EX_Result_Inst                                         |    <0.001 |
|                 Gen_Bits[6].MEM_EX_Result_Inst                                         |    <0.001 |
|                 Gen_Bits[7].MEM_EX_Result_Inst                                         |    <0.001 |
|                 Gen_Bits[8].MEM_EX_Result_Inst                                         |    <0.001 |
|                 Gen_Bits[9].MEM_EX_Result_Inst                                         |    <0.001 |
|               Operand_Select_I                                                         |    <0.001 |
|                 Gen_Bit[0].MUXF7_I1                                                    |    <0.001 |
|                 Gen_Bit[10].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[11].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[12].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[13].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[14].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[15].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[16].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[17].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[18].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[19].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[1].MUXF7_I1                                                    |    <0.001 |
|                 Gen_Bit[20].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[21].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[22].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[23].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[24].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[25].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[26].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[27].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[28].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[29].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[2].MUXF7_I1                                                    |    <0.001 |
|                 Gen_Bit[30].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[31].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[3].MUXF7_I1                                                    |    <0.001 |
|                 Gen_Bit[4].MUXF7_I1                                                    |    <0.001 |
|                 Gen_Bit[5].MUXF7_I1                                                    |    <0.001 |
|                 Gen_Bit[6].MUXF7_I1                                                    |    <0.001 |
|                 Gen_Bit[7].MUXF7_I1                                                    |    <0.001 |
|                 Gen_Bit[8].MUXF7_I1                                                    |    <0.001 |
|                 Gen_Bit[9].MUXF7_I1                                                    |    <0.001 |
|               Register_File_I                                                          |     0.001 |
|                 Using_LUT6.All_RAM32M[0].ram32m_i                                      |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_LUT6.All_RAM32M[10].ram32m_i                                     |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_LUT6.All_RAM32M[11].ram32m_i                                     |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_LUT6.All_RAM32M[12].ram32m_i                                     |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_LUT6.All_RAM32M[13].ram32m_i                                     |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_LUT6.All_RAM32M[14].ram32m_i                                     |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_LUT6.All_RAM32M[15].ram32m_i                                     |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_LUT6.All_RAM32M[1].ram32m_i                                      |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_LUT6.All_RAM32M[2].ram32m_i                                      |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_LUT6.All_RAM32M[3].ram32m_i                                      |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_LUT6.All_RAM32M[4].ram32m_i                                      |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_LUT6.All_RAM32M[5].ram32m_i                                      |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_LUT6.All_RAM32M[6].ram32m_i                                      |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_LUT6.All_RAM32M[7].ram32m_i                                      |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_LUT6.All_RAM32M[8].ram32m_i                                      |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_LUT6.All_RAM32M[9].ram32m_i                                      |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Shift_Logic_Module_I                                                     |    <0.001 |
|                 ALL_Bits[0].HighBits.I_SHIFT_LUT6_H                                    |    <0.001 |
|                 ALL_Bits[10].HighBits.I_SHIFT_LUT6_H                                   |    <0.001 |
|                 ALL_Bits[11].HighBits.I_SHIFT_LUT6_H                                   |    <0.001 |
|                 ALL_Bits[12].HighBits.I_SHIFT_LUT6_H                                   |    <0.001 |
|                 ALL_Bits[13].HighBits.I_SHIFT_LUT6_H                                   |    <0.001 |
|                 ALL_Bits[14].HighBits.I_SHIFT_LUT6_H                                   |    <0.001 |
|                 ALL_Bits[15].HighBits.I_SHIFT_LUT6_H                                   |    <0.001 |
|                 ALL_Bits[16].MiddleBits.I_SHIFT_LUT6_M                                 |    <0.001 |
|                 ALL_Bits[17].MiddleBits.I_SHIFT_LUT6_M                                 |    <0.001 |
|                 ALL_Bits[18].MiddleBits.I_SHIFT_LUT6_M                                 |    <0.001 |
|                 ALL_Bits[19].MiddleBits.I_SHIFT_LUT6_M                                 |    <0.001 |
|                 ALL_Bits[1].HighBits.I_SHIFT_LUT6_H                                    |    <0.001 |
|                 ALL_Bits[20].MiddleBits.I_SHIFT_LUT6_M                                 |    <0.001 |
|                 ALL_Bits[21].MiddleBits.I_SHIFT_LUT6_M                                 |    <0.001 |
|                 ALL_Bits[22].MiddleBits.I_SHIFT_LUT6_M                                 |    <0.001 |
|                 ALL_Bits[23].MiddleBits.I_SHIFT_LUT6_M                                 |    <0.001 |
|                 ALL_Bits[24].LowBits.I_SHIFT_LUT6_L                                    |    <0.001 |
|                 ALL_Bits[25].LowBits.I_SHIFT_LUT6_L                                    |    <0.001 |
|                 ALL_Bits[26].LowBits.I_SHIFT_LUT6_L                                    |    <0.001 |
|                 ALL_Bits[27].LowBits.I_SHIFT_LUT6_L                                    |    <0.001 |
|                 ALL_Bits[28].LowBits.I_SHIFT_LUT6_L                                    |    <0.001 |
|                 ALL_Bits[29].LowBits.I_SHIFT_LUT6_L                                    |    <0.001 |
|                 ALL_Bits[2].HighBits.I_SHIFT_LUT6_H                                    |    <0.001 |
|                 ALL_Bits[30].LowBits.I_SHIFT_LUT6_L                                    |    <0.001 |
|                 ALL_Bits[31].LowBits.I_SHIFT_LUT6_L                                    |    <0.001 |
|                 ALL_Bits[3].HighBits.I_SHIFT_LUT6_H                                    |    <0.001 |
|                 ALL_Bits[4].HighBits.I_SHIFT_LUT6_H                                    |    <0.001 |
|                 ALL_Bits[5].HighBits.I_SHIFT_LUT6_H                                    |    <0.001 |
|                 ALL_Bits[6].HighBits.I_SHIFT_LUT6_H                                    |    <0.001 |
|                 ALL_Bits[7].HighBits.I_SHIFT_LUT6_H                                    |    <0.001 |
|                 ALL_Bits[8].HighBits.I_SHIFT_LUT6_H                                    |    <0.001 |
|                 ALL_Bits[9].HighBits.I_SHIFT_LUT6_H                                    |    <0.001 |
|               Using_DAXI_ALU_Carry.Post_MUXCY_I                                        |     0.000 |
|               Using_DAXI_ALU_Carry.direct_lut_INST                                     |     0.000 |
|               Zero_Detect_I                                                            |    <0.001 |
|                 Part_Of_Zero_Carry_Start                                               |    <0.001 |
|                 Zero_Detecting[2].I_Part_Of_Zero_Detect                                |     0.000 |
|                 Zero_Detecting[3].I_Part_Of_Zero_Detect                                |    <0.001 |
|               exception_registers_I1                                                   |     0.001 |
|                 CarryIn_MUXCY                                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                          |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                            |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                         |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                         |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                           |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                         |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                           |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                         |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                           |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                         |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                           |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                         |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                           |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                         |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                           |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                         |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                           |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                         |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                           |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                         |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                           |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                          |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                            |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                         |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                           |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                         |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                           |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                         |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                           |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                         |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                           |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                         |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                           |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                         |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                           |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                         |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                           |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                         |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                           |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                         |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                           |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                         |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                           |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                          |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                         |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                           |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                         |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                           |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                          |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                          |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                          |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                          |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                          |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                          |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                          |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                              |    <0.001 |
|               msr_reg_i                                                                |    <0.001 |
|                 MEM_MSR_Bits[24].Using_FDR.MSR_I                                       |    <0.001 |
|                 MEM_MSR_Bits[26].Using_FDR.MSR_I                                       |    <0.001 |
|                 MEM_MSR_Bits[28].Using_FDR.MSR_I                                       |    <0.001 |
|                 MEM_MSR_Bits[29].Using_FDR.MSR_I                                       |    <0.001 |
|                 MEM_MSR_Bits[30].Using_FDR.MSR_I                                       |    <0.001 |
|                 OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I                                  |    <0.001 |
|                 OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I                                  |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                  |    <0.001 |
|                 OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                  |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                  |    <0.001 |
|             Decode_I                                                                   |     0.005 |
|               PC_Module_I                                                              |    <0.001 |
|                 Incr_PC[0].MUXCY_XOR_I                                                 |    <0.001 |
|                 Incr_PC[10].MUXCY_XOR_I                                                |    <0.001 |
|                 Incr_PC[11].MUXCY_XOR_I                                                |     0.000 |
|                 Incr_PC[12].MUXCY_XOR_I                                                |     0.000 |
|                 Incr_PC[13].MUXCY_XOR_I                                                |     0.000 |
|                 Incr_PC[14].MUXCY_XOR_I                                                |     0.000 |
|                 Incr_PC[15].MUXCY_XOR_I                                                |     0.000 |
|                 Incr_PC[16].MUXCY_XOR_I                                                |     0.000 |
|                 Incr_PC[17].MUXCY_XOR_I                                                |     0.000 |
|                 Incr_PC[18].MUXCY_XOR_I                                                |     0.000 |
|                 Incr_PC[19].MUXCY_XOR_I                                                |     0.000 |
|                 Incr_PC[1].MUXCY_XOR_I                                                 |    <0.001 |
|                 Incr_PC[20].MUXCY_XOR_I                                                |     0.000 |
|                 Incr_PC[21].MUXCY_XOR_I                                                |     0.000 |
|                 Incr_PC[22].MUXCY_XOR_I                                                |     0.000 |
|                 Incr_PC[23].MUXCY_XOR_I                                                |     0.000 |
|                 Incr_PC[24].MUXCY_XOR_I                                                |     0.000 |
|                 Incr_PC[25].MUXCY_XOR_I                                                |     0.000 |
|                 Incr_PC[26].MUXCY_XOR_I                                                |     0.000 |
|                 Incr_PC[27].MUXCY_XOR_I                                                |     0.000 |
|                 Incr_PC[28].MUXCY_XOR_I                                                |     0.000 |
|                 Incr_PC[29].MUXCY_XOR_I                                                |     0.000 |
|                 Incr_PC[2].MUXCY_XOR_I                                                 |     0.000 |
|                 Incr_PC[3].MUXCY_XOR_I                                                 |     0.000 |
|                 Incr_PC[4].MUXCY_XOR_I                                                 |     0.000 |
|                 Incr_PC[5].MUXCY_XOR_I                                                 |     0.000 |
|                 Incr_PC[6].MUXCY_XOR_I                                                 |     0.000 |
|                 Incr_PC[7].MUXCY_XOR_I                                                 |     0.000 |
|                 Incr_PC[8].MUXCY_XOR_I                                                 |     0.000 |
|                 Incr_PC[9].MUXCY_XOR_I                                                 |     0.000 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                               |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                               |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                               |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                               |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                               |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                               |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                               |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                               |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                               |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                               |    <0.001 |
|               PreFetch_Buffer_I1                                                       |     0.002 |
|                 Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                     |    <0.001 |
|                 Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                 |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                     |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                 |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                     |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                 |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                     |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                 |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6        |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                    |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                            |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                            |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                            |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                            |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                            |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                            |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                            |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                            |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                            |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                            |    <0.001 |
|                 Last_Sel_DFF                                                           |    <0.001 |
|                 Mux_Select_Empty_LUT6                                                  |    <0.001 |
|                 Mux_Select_OF_Valid_LUT6                                               |    <0.001 |
|                 OF_Valid_DFF                                                           |    <0.001 |
|               Use_MuxCy[10].OF_Piperun_Stage                                           |    <0.001 |
|                 MUXCY_I                                                                |    <0.001 |
|               Use_MuxCy[1].OF_Piperun_Stage                                            |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               Use_MuxCy[2].OF_Piperun_Stage                                            |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               Use_MuxCy[3].OF_Piperun_Stage                                            |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               Use_MuxCy[4].OF_Piperun_Stage                                            |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               Use_MuxCy[5].OF_Piperun_Stage                                            |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               Use_MuxCy[6].OF_Piperun_Stage                                            |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               Use_MuxCy[7].OF_Piperun_Stage                                            |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               Use_MuxCy[8].OF_Piperun_Stage                                            |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               Use_MuxCy[9].OF_Piperun_Stage                                            |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                               |    <0.001 |
|               Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                               |    <0.001 |
|               Using_FPGA_2.ex_byte_access_i_Inst                                       |    <0.001 |
|               Using_FPGA_2.ex_doublet_access_i_Inst                                    |    <0.001 |
|               Using_FPGA_2.ex_is_load_instr_Inst                                       |    <0.001 |
|               Using_FPGA_2.ex_is_lwx_instr_Inst                                        |    <0.001 |
|               Using_FPGA_2.ex_is_swx_instr_Inst                                        |    <0.001 |
|               Using_FPGA_2.ex_load_store_instr_Inst                                    |    <0.001 |
|               Using_FPGA_2.ex_reverse_mem_access_inst                                  |    <0.001 |
|               Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                 |    <0.001 |
|               Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                  |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                         |     0.000 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                         |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                         |     0.000 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                         |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                         |     0.000 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                         |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                        |     0.000 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                        |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                        |     0.000 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                        |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                        |     0.000 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                        |    <0.001 |
|               Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1                 |    <0.001 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and                      |    <0.001 |
|                 MUXCY_I                                                                |    <0.001 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or                       |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               Using_ICache_Carry_Chain.ib_ready_MMU_carry_or                           |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                         |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               if_pc_incr_carry_and_0                                                   |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               if_pc_incr_carry_and_3                                                   |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               jump_logic_I1                                                            |    <0.001 |
|                 MUXCY_JUMP_CARRY                                                       |     0.000 |
|                 MUXCY_JUMP_CARRY2                                                      |    <0.001 |
|                 MUXCY_JUMP_CARRY3                                                      |     0.000 |
|                 MUXCY_JUMP_CARRY4                                                      |     0.000 |
|                 MUXCY_JUMP_CARRY5                                                      |     0.000 |
|                 MUXCY_JUMP_CARRY6                                                      |    <0.001 |
|               mem_PipeRun_carry_and                                                    |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               mem_wait_on_ready_N_carry_or                                             |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|             Use_DBUS.DAXI_Interface_I1                                                 |    <0.001 |
|             Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                   |    <0.001 |
|             Use_Debug_Logic.Master_Core.Debug_Perf                                     |     0.002 |
|               SRL16E_1                                                                 |    <0.001 |
|               SRL16E_2                                                                 |    <0.001 |
|               SRL16E_3                                                                 |    <0.001 |
|               SRL16E_4                                                                 |    <0.001 |
|               SRL16E_7                                                                 |    <0.001 |
|               SRL16E_8                                                                 |    <0.001 |
|               The_Cache_Addresses[1].SRL16E_Cache_I                                    |    <0.001 |
|               The_Cache_Addresses[2].SRL16E_Cache_I                                    |    <0.001 |
|               The_Cache_Addresses[3].SRL16E_Cache_I                                    |    <0.001 |
|               The_Cache_Addresses[4].SRL16E_Cache_I                                    |    <0.001 |
|               The_Cache_Addresses[5].SRL16E_Cache_I                                    |    <0.001 |
|               The_Cache_Addresses[6].SRL16E_Cache_I                                    |    <0.001 |
|               The_Cache_Addresses[7].SRL16E_Cache_I                                    |    <0.001 |
|               The_Cache_Addresses[8].SRL16E_Cache_I                                    |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I                        |    <0.001 |
|                 Compare[0].MUXCY_I                                                     |    <0.001 |
|                 Compare[0].SRLC16E_I                                                   |    <0.001 |
|                 Compare[1].MUXCY_I                                                     |     0.000 |
|                 Compare[1].SRLC16E_I                                                   |    <0.001 |
|                 Compare[2].MUXCY_I                                                     |     0.000 |
|                 Compare[2].SRLC16E_I                                                   |    <0.001 |
|                 Compare[3].MUXCY_I                                                     |     0.000 |
|                 Compare[3].SRLC16E_I                                                   |    <0.001 |
|                 Compare[4].MUXCY_I                                                     |    <0.001 |
|                 Compare[4].SRLC16E_I                                                   |    <0.001 |
|                 Compare[5].MUXCY_I                                                     |     0.000 |
|                 Compare[5].SRLC16E_I                                                   |    <0.001 |
|                 Compare[6].MUXCY_I                                                     |     0.000 |
|                 Compare[6].SRLC16E_I                                                   |    <0.001 |
|                 Compare[7].MUXCY_I                                                     |     0.000 |
|                 Compare[7].SRLC16E_I                                                   |    <0.001 |
|                 The_First_BreakPoints.MUXCY_Post                                       |    <0.001 |
|               sync_dbg_brk_hit                                                         |    <0.001 |
|               sync_dbg_hit                                                             |    <0.001 |
|                 sync_bits[0].sync_bit                                                  |    <0.001 |
|                 sync_bits[10].sync_bit                                                 |    <0.001 |
|                 sync_bits[11].sync_bit                                                 |    <0.001 |
|                 sync_bits[12].sync_bit                                                 |    <0.001 |
|                 sync_bits[13].sync_bit                                                 |    <0.001 |
|                 sync_bits[14].sync_bit                                                 |    <0.001 |
|                 sync_bits[15].sync_bit                                                 |    <0.001 |
|                 sync_bits[1].sync_bit                                                  |    <0.001 |
|                 sync_bits[2].sync_bit                                                  |    <0.001 |
|                 sync_bits[3].sync_bit                                                  |    <0.001 |
|                 sync_bits[4].sync_bit                                                  |    <0.001 |
|                 sync_bits[5].sync_bit                                                  |    <0.001 |
|                 sync_bits[6].sync_bit                                                  |    <0.001 |
|                 sync_bits[7].sync_bit                                                  |    <0.001 |
|                 sync_bits[8].sync_bit                                                  |    <0.001 |
|                 sync_bits[9].sync_bit                                                  |    <0.001 |
|               sync_running_clock                                                       |    <0.001 |
|               sync_sample                                                              |    <0.001 |
|                 sync_bits[0].sync_bit                                                  |    <0.001 |
|                 sync_bits[1].sync_bit                                                  |    <0.001 |
|                 sync_bits[2].sync_bit                                                  |    <0.001 |
|                 sync_bits[3].sync_bit                                                  |    <0.001 |
|                 sync_bits[4].sync_bit                                                  |    <0.001 |
|                 sync_bits[5].sync_bit                                                  |    <0.001 |
|                 sync_bits[6].sync_bit                                                  |    <0.001 |
|               sync_sleep                                                               |    <0.001 |
|               sync_stop_CPU                                                            |    <0.001 |
|               sync_trig_out_0                                                          |    <0.001 |
|             Using_DCache.Using_WriteThrough.DCache_I1                                  |     0.012 |
|               DATA_RAM_Module                                                          |     0.007 |
|                 Using_B36_S18.The_BRAMs[0].RAMB36_I1                                   |     0.004 |
|                 Using_B36_S18.The_BRAMs[1].RAMB36_I1                                   |     0.004 |
|               Gen_WE[0].SUM_I                                                          |     0.000 |
|               Gen_WE[1].SUM_I                                                          |    <0.001 |
|               Gen_WE[2].SUM_I                                                          |     0.000 |
|               Gen_WE[3].SUM_I                                                          |     0.000 |
|               TAG_RAM_Module                                                           |     0.002 |
|                 Using_B36_S36.The_BRAMs[0].RAMB36_I1                                   |     0.002 |
|               Use_XX_Accesses3.xx_access_read_miss                                     |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or                     |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               Using_Latch_AS_Logic_1.AND2B1L_I1                                        |     0.000 |
|               Using_Latch_AS_Logic_3.AND2B1L_I1                                        |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Cache_Interface_I1                      |     0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                      |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                       |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                      |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                       |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                      |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                       |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                      |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                       |    <0.001 |
|                 Using_AXI.Use_AXI_Write.exist_bit_FDRE                                 |    <0.001 |
|                 Using_AXI.Use_AXI_Write.exist_bit_LUT                                  |    <0.001 |
|               Using_New_CacheInterface_for_AXI.cacheline_copy_reg_0_3_0_5              |    <0.001 |
|               Using_New_CacheInterface_for_AXI.cacheline_copy_reg_0_3_12_17            |    <0.001 |
|               Using_New_CacheInterface_for_AXI.cacheline_copy_reg_0_3_18_23            |    <0.001 |
|               Using_New_CacheInterface_for_AXI.cacheline_copy_reg_0_3_24_29            |    <0.001 |
|               Using_New_CacheInterface_for_AXI.cacheline_copy_reg_0_3_30_31            |    <0.001 |
|               Using_New_CacheInterface_for_AXI.cacheline_copy_reg_0_3_6_11             |    <0.001 |
|               Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and              |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               WB_DCache_Valid_Read_data_Mux[0].Gen_Instr_DFF                           |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[0].Mux_Select_LUT5                         |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[10].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[10].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[11].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[11].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[12].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[12].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[13].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[13].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[14].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[14].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[15].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[15].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[16].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[16].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[17].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[17].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[18].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[18].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[19].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[19].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[1].Gen_Instr_DFF                           |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[1].Mux_Select_LUT5                         |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[20].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[20].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[21].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[21].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[22].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[22].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[23].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[23].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[24].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[24].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[25].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[25].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[26].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[26].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[27].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[27].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[28].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[28].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[29].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[29].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[2].Gen_Instr_DFF                           |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[2].Mux_Select_LUT5                         |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[30].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[30].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[31].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[31].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[3].Gen_Instr_DFF                           |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[3].Mux_Select_LUT5                         |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[4].Gen_Instr_DFF                           |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[4].Mux_Select_LUT5                         |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[5].Gen_Instr_DFF                           |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[5].Mux_Select_LUT5                         |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[6].Gen_Instr_DFF                           |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[6].Mux_Select_LUT5                         |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[7].Gen_Instr_DFF                           |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[7].Mux_Select_LUT5                         |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[8].Gen_Instr_DFF                           |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[8].Mux_Select_LUT5                         |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[9].Gen_Instr_DFF                           |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[9].Mux_Select_LUT5                         |    <0.001 |
|               dcache_data_strobe_sel_carry_or_0                                        |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               dcache_data_strobe_sel_carry_or_1                                        |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               dcache_data_strobe_sel_carry_or_2                                        |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               mem_read_cache_hit_carry_or                                              |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               mem_read_cache_hit_direct_carry_and                                      |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               mem_read_cache_miss_sel_carry_and                                        |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               mem_tag_hit_comparator                                                   |     0.000 |
|                 Comp_Carry_Chain[0].MUXCY_I                                            |     0.000 |
|                 Comp_Carry_Chain[1].MUXCY_I                                            |     0.000 |
|                 Comp_Carry_Chain[2].MUXCY_I                                            |     0.000 |
|                 Comp_Carry_Chain[3].MUXCY_I                                            |     0.000 |
|                 Comp_Carry_Chain[4].MUXCY_I                                            |     0.000 |
|                 Comp_Carry_Chain[5].MUXCY_I                                            |     0.000 |
|               mem_tag_miss_comparator                                                  |     0.000 |
|                 Comp_Carry_Chain[0].MUXCY_I                                            |     0.000 |
|                 Comp_Carry_Chain[5].MUXCY_I                                            |     0.000 |
|             Using_Debug.Using_ICache.combined_carry_and_I2                             |     0.000 |
|               MUXCY_I                                                                  |     0.000 |
|             Using_Debug.Using_ICache.combined_carry_or_I                               |     0.000 |
|               MUXCY_I                                                                  |     0.000 |
|             Using_Debug.Using_ICache.debug_combinded_carry_or_I                        |     0.000 |
|               MUXCY_I                                                                  |     0.000 |
|             Using_ICache.ICache_I1                                                     |     0.014 |
|               Cache_Interface_I1                                                       |    <0.001 |
|               Data_RAM_Module                                                          |     0.008 |
|                 Using_B36_S18.The_BRAMs[0].RAMB36_I1                                   |     0.004 |
|                 Using_B36_S18.The_BRAMs[1].RAMB36_I1                                   |     0.004 |
|               Tag_RAM_Module                                                           |     0.004 |
|                 Using_B36_S36.The_BRAMs[0].RAMB36_I1                                   |     0.004 |
|               Using_FPGA_FSL_1.tag_hit_comparator                                      |     0.000 |
|                 Comp_Carry_Chain[0].MUXCY_I                                            |     0.000 |
|                 Comp_Carry_Chain[1].MUXCY_I                                            |     0.000 |
|                 Comp_Carry_Chain[2].MUXCY_I                                            |     0.000 |
|                 Comp_Carry_Chain[3].MUXCY_I                                            |     0.000 |
|                 Comp_Carry_Chain[4].MUXCY_I                                            |     0.000 |
|                 Comp_Carry_Chain[5].MUXCY_I                                            |     0.000 |
|                 Using_Extra_Carry.MUXCY_EXTRA_I                                        |     0.000 |
|               Using_XX_Access_Part2.carry_or_I1                                        |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               cache_valid_bit_detect_I1                                                |     0.000 |
|                 Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and            |     0.000 |
|                   MUXCY_I                                                              |     0.000 |
|             instr_mux_I                                                                |    <0.001 |
|             mem_databus_ready_sel_carry_or                                             |     0.000 |
|               MUXCY_I                                                                  |     0.000 |
|             read_data_mux_I                                                            |    <0.001 |
|           Reset_DFF                                                                    |    <0.001 |
|     microblaze_0_local_memory                                                          |    <0.001 |
|       dlmb_bram_if_cntlr                                                               |    <0.001 |
|         U0                                                                             |    <0.001 |
|       dlmb_v10                                                                         |     0.000 |
|         U0                                                                             |     0.000 |
|       ilmb_bram_if_cntlr                                                               |    <0.001 |
|         U0                                                                             |    <0.001 |
|       ilmb_v10                                                                         |     0.000 |
|         U0                                                                             |     0.000 |
|       lmb_bram                                                                         |    <0.001 |
|         U0                                                                             |    <0.001 |
|           inst_blk_mem_gen                                                             |    <0.001 |
|             gnative_mem_map_bmg.native_mem_map_blk_mem_gen                             |    <0.001 |
|               valid.cstr                                                               |    <0.001 |
|                 ramloop[0].ram.r                                                       |    <0.001 |
|                   prim_noinit.ram                                                      |    <0.001 |
|                 ramloop[1].ram.r                                                       |    <0.001 |
|                   prim_noinit.ram                                                      |    <0.001 |
|     mig_7series_0                                                                      |     1.609 |
|       u_dyract_sys_mig_7series_0_3_mig                                                 |     1.609 |
|         temp_mon_enabled.u_tempmon                                                     |     0.009 |
|         u_ddr3_clk_ibuf                                                                |     0.007 |
|         u_ddr3_infrastructure                                                          |     0.092 |
|         u_iodelay_ctrl                                                                 |     0.002 |
|         u_memc_ui_top_axi                                                              |     1.499 |
|           mem_intfc0                                                                   |     1.438 |
|             ddr_phy_top0                                                               |     1.430 |
|               u_ddr_calib_top                                                          |     0.085 |
|                 ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                            |     0.009 |
|                 ddr_phy_tempmon_0                                                      |     0.004 |
|                 dqsfind_calib_right.u_ddr_phy_dqs_found_cal                            |     0.002 |
|                 mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                              |    <0.001 |
|                 mb_wrlvl_inst.u_ddr_phy_wrlvl                                          |     0.008 |
|                 oclk_calib.u_ddr_phy_oclkdelay_cal                                     |     0.011 |
|                   u_ocd_cntlr                                                          |     0.001 |
|                   u_ocd_data                                                           |    <0.001 |
|                   u_ocd_edge                                                           |    <0.001 |
|                   u_ocd_lim                                                            |     0.002 |
|                   u_ocd_mux                                                            |    <0.001 |
|                   u_ocd_po_cntlr                                                       |     0.001 |
|                   u_ocd_samp                                                           |    <0.001 |
|                   u_poc                                                                |     0.005 |
|                     u_edge_center                                                      |    <0.001 |
|                     u_edge_left                                                        |    <0.001 |
|                     u_edge_right                                                       |    <0.001 |
|                     u_poc_meta                                                         |     0.003 |
|                     u_poc_tap_base                                                     |     0.001 |
|                 u_ddr_phy_init                                                         |     0.028 |
|                 u_ddr_phy_rdlvl                                                        |     0.008 |
|                 u_ddr_phy_wrcal                                                        |     0.005 |
|                 u_ddr_prbs_gen                                                         |     0.007 |
|               u_ddr_mc_phy_wrapper                                                     |     1.344 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq                             |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[12].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[13].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[14].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[15].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[16].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[17].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[18].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[19].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq                             |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[20].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[21].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[22].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[23].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[24].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[25].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[26].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[27].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[28].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[29].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq                             |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[30].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[31].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[32].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[33].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[34].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[35].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[36].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[37].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[38].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[39].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq                             |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[40].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[41].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[42].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[43].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[44].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[45].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[46].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[47].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[48].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[49].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq                             |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[50].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[51].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[52].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[53].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[54].u_iobuf_dq                            |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[55].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[56].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[57].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[58].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[59].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq                             |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[60].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[61].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[62].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[63].u_iobuf_dq                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[6].u_iobuf_dq                             |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq                             |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq                             |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[9].u_iobuf_dq                             |     0.008 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iddr_edge_det         |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs             |     0.014 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iddr_edge_det         |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs             |     0.014 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iddr_edge_det         |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs             |     0.014 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iddr_edge_det         |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs             |     0.014 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iddr_edge_det         |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs             |     0.014 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iddr_edge_det         |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs             |     0.014 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iddr_edge_det         |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs             |     0.014 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iddr_edge_det         |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs             |     0.014 |
|                 u_ddr_mc_phy                                                           |     0.631 |
|                   ddr_phy_4lanes_0.u_ddr_phy_4lanes                                    |     0.264 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                    |     0.057 |
|                       ddr_byte_group_io                                                |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                    |    <0.001 |
|                         mem_reg_0_3_0_5                                                |    <0.001 |
|                         mem_reg_0_3_12_17                                              |    <0.001 |
|                         mem_reg_0_3_18_23                                              |    <0.001 |
|                         mem_reg_0_3_24_29                                              |    <0.001 |
|                         mem_reg_0_3_30_35                                              |    <0.001 |
|                         mem_reg_0_3_36_41                                              |    <0.001 |
|                         mem_reg_0_3_42_47                                              |    <0.001 |
|                         mem_reg_0_3_48_53                                              |    <0.001 |
|                         mem_reg_0_3_54_59                                              |    <0.001 |
|                         mem_reg_0_3_60_65                                              |    <0.001 |
|                         mem_reg_0_3_6_11                                               |    <0.001 |
|                         mem_reg_0_3_72_77                                              |    <0.001 |
|                         mem_reg_0_3_78_79                                              |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                |     0.001 |
|                         mem_reg_0_15_0_5                                               |    <0.001 |
|                         mem_reg_0_15_12_17                                             |    <0.001 |
|                         mem_reg_0_15_18_23                                             |    <0.001 |
|                         mem_reg_0_15_24_29                                             |    <0.001 |
|                         mem_reg_0_15_30_35                                             |    <0.001 |
|                         mem_reg_0_15_36_41                                             |    <0.001 |
|                         mem_reg_0_15_42_47                                             |    <0.001 |
|                         mem_reg_0_15_48_53                                             |    <0.001 |
|                         mem_reg_0_15_54_59                                             |    <0.001 |
|                         mem_reg_0_15_60_65                                             |    <0.001 |
|                         mem_reg_0_15_66_71                                             |    <0.001 |
|                         mem_reg_0_15_6_11                                              |    <0.001 |
|                         mem_reg_0_15_72_77                                             |    <0.001 |
|                         mem_reg_0_15_78_79                                             |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                    |     0.057 |
|                       ddr_byte_group_io                                                |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                    |    <0.001 |
|                         mem_reg_0_3_0_5                                                |    <0.001 |
|                         mem_reg_0_3_12_17                                              |    <0.001 |
|                         mem_reg_0_3_18_23                                              |    <0.001 |
|                         mem_reg_0_3_24_29                                              |    <0.001 |
|                         mem_reg_0_3_30_35                                              |    <0.001 |
|                         mem_reg_0_3_36_41                                              |    <0.001 |
|                         mem_reg_0_3_48_53                                              |    <0.001 |
|                         mem_reg_0_3_54_59                                              |    <0.001 |
|                         mem_reg_0_3_60_65                                              |    <0.001 |
|                         mem_reg_0_3_66_71                                              |    <0.001 |
|                         mem_reg_0_3_6_11                                               |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                |     0.001 |
|                         mem_reg_0_15_0_5                                               |    <0.001 |
|                         mem_reg_0_15_12_17                                             |    <0.001 |
|                         mem_reg_0_15_18_23                                             |    <0.001 |
|                         mem_reg_0_15_24_29                                             |    <0.001 |
|                         mem_reg_0_15_30_35                                             |    <0.001 |
|                         mem_reg_0_15_36_41                                             |    <0.001 |
|                         mem_reg_0_15_42_47                                             |    <0.001 |
|                         mem_reg_0_15_48_53                                             |    <0.001 |
|                         mem_reg_0_15_54_59                                             |    <0.001 |
|                         mem_reg_0_15_60_65                                             |    <0.001 |
|                         mem_reg_0_15_66_71                                             |    <0.001 |
|                         mem_reg_0_15_6_11                                              |    <0.001 |
|                         mem_reg_0_15_78_79                                             |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                    |     0.057 |
|                       ddr_byte_group_io                                                |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                    |    <0.001 |
|                         mem_reg_0_3_0_5                                                |    <0.001 |
|                         mem_reg_0_3_12_17                                              |    <0.001 |
|                         mem_reg_0_3_18_23                                              |    <0.001 |
|                         mem_reg_0_3_24_29                                              |    <0.001 |
|                         mem_reg_0_3_30_35                                              |    <0.001 |
|                         mem_reg_0_3_36_41                                              |    <0.001 |
|                         mem_reg_0_3_42_47                                              |    <0.001 |
|                         mem_reg_0_3_48_53                                              |    <0.001 |
|                         mem_reg_0_3_54_59                                              |    <0.001 |
|                         mem_reg_0_3_60_65                                              |    <0.001 |
|                         mem_reg_0_3_66_71                                              |    <0.001 |
|                         mem_reg_0_3_6_11                                               |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                |     0.001 |
|                         mem_reg_0_15_0_5                                               |    <0.001 |
|                         mem_reg_0_15_12_17                                             |    <0.001 |
|                         mem_reg_0_15_18_23                                             |    <0.001 |
|                         mem_reg_0_15_24_29                                             |    <0.001 |
|                         mem_reg_0_15_30_35                                             |    <0.001 |
|                         mem_reg_0_15_36_41                                             |    <0.001 |
|                         mem_reg_0_15_42_47                                             |    <0.001 |
|                         mem_reg_0_15_48_53                                             |    <0.001 |
|                         mem_reg_0_15_54_59                                             |    <0.001 |
|                         mem_reg_0_15_60_65                                             |    <0.001 |
|                         mem_reg_0_15_66_71                                             |    <0.001 |
|                         mem_reg_0_15_6_11                                              |    <0.001 |
|                         mem_reg_0_15_78_79                                             |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                    |     0.058 |
|                       ddr_byte_group_io                                                |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                    |     0.002 |
|                         mem_reg_0_3_12_17                                              |    <0.001 |
|                         mem_reg_0_3_18_23                                              |    <0.001 |
|                         mem_reg_0_3_24_29                                              |    <0.001 |
|                         mem_reg_0_3_30_35                                              |    <0.001 |
|                         mem_reg_0_3_36_41                                              |    <0.001 |
|                         mem_reg_0_3_42_47                                              |    <0.001 |
|                         mem_reg_0_3_54_59                                              |    <0.001 |
|                         mem_reg_0_3_60_65                                              |    <0.001 |
|                         mem_reg_0_3_66_71                                              |    <0.001 |
|                         mem_reg_0_3_6_11                                               |    <0.001 |
|                         mem_reg_0_3_72_77                                              |    <0.001 |
|                         mem_reg_0_3_78_79                                              |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                |     0.001 |
|                         mem_reg_0_15_0_5                                               |    <0.001 |
|                         mem_reg_0_15_12_17                                             |    <0.001 |
|                         mem_reg_0_15_18_23                                             |    <0.001 |
|                         mem_reg_0_15_24_29                                             |    <0.001 |
|                         mem_reg_0_15_30_35                                             |    <0.001 |
|                         mem_reg_0_15_36_41                                             |    <0.001 |
|                         mem_reg_0_15_42_47                                             |    <0.001 |
|                         mem_reg_0_15_48_53                                             |    <0.001 |
|                         mem_reg_0_15_54_59                                             |    <0.001 |
|                         mem_reg_0_15_60_65                                             |    <0.001 |
|                         mem_reg_0_15_66_71                                             |    <0.001 |
|                         mem_reg_0_15_6_11                                              |    <0.001 |
|                         mem_reg_0_15_72_77                                             |    <0.001 |
|                         mem_reg_0_15_78_79                                             |    <0.001 |
|                   ddr_phy_4lanes_1.u_ddr_phy_4lanes                                    |     0.104 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                    |     0.029 |
|                       ddr_byte_group_io                                                |    <0.001 |
|                       ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                        |     0.008 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                |    <0.001 |
|                         mem_reg_0_15_12_17                                             |    <0.001 |
|                         mem_reg_0_15_18_23                                             |    <0.001 |
|                         mem_reg_0_15_30_35                                             |    <0.001 |
|                         mem_reg_0_15_36_41                                             |    <0.001 |
|                         mem_reg_0_15_42_47                                             |    <0.001 |
|                         mem_reg_0_15_48_53                                             |    <0.001 |
|                         mem_reg_0_15_54_59                                             |    <0.001 |
|                         mem_reg_0_15_6_11                                              |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                    |     0.020 |
|                       ddr_byte_group_io                                                |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                |    <0.001 |
|                         mem_reg_0_15_30_35                                             |    <0.001 |
|                         mem_reg_0_15_36_41                                             |    <0.001 |
|                         mem_reg_0_15_42_47                                             |    <0.001 |
|                         mem_reg_0_15_48_53                                             |    <0.001 |
|                         mem_reg_0_15_54_59                                             |    <0.001 |
|                         mem_reg_0_15_60_65                                             |    <0.001 |
|                         mem_reg_0_15_66_71                                             |    <0.001 |
|                         mem_reg_0_15_6_11                                              |    <0.001 |
|                         mem_reg_0_15_72_77                                             |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                    |     0.021 |
|                       ddr_byte_group_io                                                |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                |     0.001 |
|                         mem_reg_0_15_0_5                                               |    <0.001 |
|                         mem_reg_0_15_12_17                                             |    <0.001 |
|                         mem_reg_0_15_18_23                                             |    <0.001 |
|                         mem_reg_0_15_24_29                                             |    <0.001 |
|                         mem_reg_0_15_30_35                                             |    <0.001 |
|                         mem_reg_0_15_36_41                                             |    <0.001 |
|                         mem_reg_0_15_42_47                                             |    <0.001 |
|                         mem_reg_0_15_48_53                                             |    <0.001 |
|                         mem_reg_0_15_54_59                                             |    <0.001 |
|                         mem_reg_0_15_60_65                                             |    <0.001 |
|                         mem_reg_0_15_66_71                                             |    <0.001 |
|                         mem_reg_0_15_6_11                                              |    <0.001 |
|                         mem_reg_0_15_72_77                                             |    <0.001 |
|                   ddr_phy_4lanes_2.u_ddr_phy_4lanes                                    |     0.264 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                    |     0.058 |
|                       ddr_byte_group_io                                                |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                    |     0.002 |
|                         mem_reg_0_3_12_17                                              |    <0.001 |
|                         mem_reg_0_3_18_23                                              |    <0.001 |
|                         mem_reg_0_3_24_29                                              |    <0.001 |
|                         mem_reg_0_3_30_35                                              |    <0.001 |
|                         mem_reg_0_3_36_41                                              |    <0.001 |
|                         mem_reg_0_3_42_47                                              |    <0.001 |
|                         mem_reg_0_3_48_53                                              |    <0.001 |
|                         mem_reg_0_3_54_59                                              |    <0.001 |
|                         mem_reg_0_3_60_65                                              |    <0.001 |
|                         mem_reg_0_3_6_11                                               |    <0.001 |
|                         mem_reg_0_3_72_77                                              |    <0.001 |
|                         mem_reg_0_3_78_79                                              |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                |     0.001 |
|                         mem_reg_0_15_0_5                                               |    <0.001 |
|                         mem_reg_0_15_12_17                                             |    <0.001 |
|                         mem_reg_0_15_18_23                                             |    <0.001 |
|                         mem_reg_0_15_24_29                                             |    <0.001 |
|                         mem_reg_0_15_30_35                                             |    <0.001 |
|                         mem_reg_0_15_36_41                                             |    <0.001 |
|                         mem_reg_0_15_42_47                                             |    <0.001 |
|                         mem_reg_0_15_48_53                                             |    <0.001 |
|                         mem_reg_0_15_54_59                                             |    <0.001 |
|                         mem_reg_0_15_60_65                                             |    <0.001 |
|                         mem_reg_0_15_66_71                                             |    <0.001 |
|                         mem_reg_0_15_6_11                                              |    <0.001 |
|                         mem_reg_0_15_72_77                                             |    <0.001 |
|                         mem_reg_0_15_78_79                                             |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                    |     0.057 |
|                       ddr_byte_group_io                                                |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                    |     0.001 |
|                         mem_reg_0_3_0_5                                                |    <0.001 |
|                         mem_reg_0_3_12_17                                              |    <0.001 |
|                         mem_reg_0_3_18_23                                              |    <0.001 |
|                         mem_reg_0_3_24_29                                              |    <0.001 |
|                         mem_reg_0_3_30_35                                              |    <0.001 |
|                         mem_reg_0_3_36_41                                              |    <0.001 |
|                         mem_reg_0_3_42_47                                              |    <0.001 |
|                         mem_reg_0_3_54_59                                              |    <0.001 |
|                         mem_reg_0_3_60_65                                              |    <0.001 |
|                         mem_reg_0_3_66_71                                              |    <0.001 |
|                         mem_reg_0_3_6_11                                               |    <0.001 |
|                         mem_reg_0_3_72_77                                              |    <0.001 |
|                         mem_reg_0_3_78_79                                              |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                |     0.001 |
|                         mem_reg_0_15_0_5                                               |    <0.001 |
|                         mem_reg_0_15_12_17                                             |    <0.001 |
|                         mem_reg_0_15_18_23                                             |    <0.001 |
|                         mem_reg_0_15_24_29                                             |    <0.001 |
|                         mem_reg_0_15_30_35                                             |    <0.001 |
|                         mem_reg_0_15_36_41                                             |    <0.001 |
|                         mem_reg_0_15_42_47                                             |    <0.001 |
|                         mem_reg_0_15_48_53                                             |    <0.001 |
|                         mem_reg_0_15_54_59                                             |    <0.001 |
|                         mem_reg_0_15_60_65                                             |    <0.001 |
|                         mem_reg_0_15_66_71                                             |    <0.001 |
|                         mem_reg_0_15_6_11                                              |    <0.001 |
|                         mem_reg_0_15_72_77                                             |    <0.001 |
|                         mem_reg_0_15_78_79                                             |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                    |     0.057 |
|                       ddr_byte_group_io                                                |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                    |    <0.001 |
|                         mem_reg_0_3_12_17                                              |    <0.001 |
|                         mem_reg_0_3_18_23                                              |    <0.001 |
|                         mem_reg_0_3_30_35                                              |    <0.001 |
|                         mem_reg_0_3_36_41                                              |    <0.001 |
|                         mem_reg_0_3_42_47                                              |    <0.001 |
|                         mem_reg_0_3_48_53                                              |    <0.001 |
|                         mem_reg_0_3_54_59                                              |    <0.001 |
|                         mem_reg_0_3_60_65                                              |    <0.001 |
|                         mem_reg_0_3_66_71                                              |    <0.001 |
|                         mem_reg_0_3_6_11                                               |    <0.001 |
|                         mem_reg_0_3_72_77                                              |    <0.001 |
|                         mem_reg_0_3_78_79                                              |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                |     0.001 |
|                         mem_reg_0_15_0_5                                               |    <0.001 |
|                         mem_reg_0_15_12_17                                             |    <0.001 |
|                         mem_reg_0_15_18_23                                             |    <0.001 |
|                         mem_reg_0_15_24_29                                             |    <0.001 |
|                         mem_reg_0_15_30_35                                             |    <0.001 |
|                         mem_reg_0_15_36_41                                             |    <0.001 |
|                         mem_reg_0_15_42_47                                             |    <0.001 |
|                         mem_reg_0_15_48_53                                             |    <0.001 |
|                         mem_reg_0_15_54_59                                             |    <0.001 |
|                         mem_reg_0_15_60_65                                             |    <0.001 |
|                         mem_reg_0_15_66_71                                             |    <0.001 |
|                         mem_reg_0_15_6_11                                              |    <0.001 |
|                         mem_reg_0_15_72_77                                             |    <0.001 |
|                         mem_reg_0_15_78_79                                             |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                    |     0.057 |
|                       ddr_byte_group_io                                                |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                    |    <0.001 |
|                         mem_reg_0_3_12_17                                              |    <0.001 |
|                         mem_reg_0_3_18_23                                              |    <0.001 |
|                         mem_reg_0_3_24_29                                              |    <0.001 |
|                         mem_reg_0_3_30_35                                              |    <0.001 |
|                         mem_reg_0_3_36_41                                              |    <0.001 |
|                         mem_reg_0_3_48_53                                              |    <0.001 |
|                         mem_reg_0_3_54_59                                              |    <0.001 |
|                         mem_reg_0_3_60_65                                              |    <0.001 |
|                         mem_reg_0_3_66_71                                              |    <0.001 |
|                         mem_reg_0_3_6_11                                               |    <0.001 |
|                         mem_reg_0_3_72_77                                              |    <0.001 |
|                         mem_reg_0_3_78_79                                              |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                |     0.001 |
|                         mem_reg_0_15_0_5                                               |    <0.001 |
|                         mem_reg_0_15_12_17                                             |    <0.001 |
|                         mem_reg_0_15_18_23                                             |    <0.001 |
|                         mem_reg_0_15_24_29                                             |    <0.001 |
|                         mem_reg_0_15_30_35                                             |    <0.001 |
|                         mem_reg_0_15_36_41                                             |    <0.001 |
|                         mem_reg_0_15_42_47                                             |    <0.001 |
|                         mem_reg_0_15_48_53                                             |    <0.001 |
|                         mem_reg_0_15_54_59                                             |    <0.001 |
|                         mem_reg_0_15_60_65                                             |    <0.001 |
|                         mem_reg_0_15_66_71                                             |    <0.001 |
|                         mem_reg_0_15_6_11                                              |    <0.001 |
|                         mem_reg_0_15_72_77                                             |    <0.001 |
|                         mem_reg_0_15_78_79                                             |    <0.001 |
|             mc0                                                                        |     0.008 |
|               bank_mach0                                                               |     0.005 |
|                 arb_mux0                                                               |     0.001 |
|                   arb_row_col0                                                         |     0.001 |
|                     col_arb0                                                           |    <0.001 |
|                     pre_4_1_1T_arb.pre_arb0                                            |    <0.001 |
|                     row_arb0                                                           |    <0.001 |
|                   arb_select0                                                          |    <0.001 |
|                 bank_cntrl[0].bank0                                                    |    <0.001 |
|                   bank_compare0                                                        |    <0.001 |
|                   bank_queue0                                                          |    <0.001 |
|                   bank_state0                                                          |    <0.001 |
|                 bank_cntrl[1].bank0                                                    |    <0.001 |
|                   bank_compare0                                                        |    <0.001 |
|                   bank_queue0                                                          |    <0.001 |
|                   bank_state0                                                          |    <0.001 |
|                 bank_cntrl[2].bank0                                                    |    <0.001 |
|                   bank_compare0                                                        |    <0.001 |
|                   bank_queue0                                                          |    <0.001 |
|                   bank_state0                                                          |    <0.001 |
|                 bank_cntrl[3].bank0                                                    |    <0.001 |
|                   bank_compare0                                                        |    <0.001 |
|                   bank_queue0                                                          |    <0.001 |
|                   bank_state0                                                          |    <0.001 |
|                 bank_common0                                                           |    <0.001 |
|               col_mach0                                                                |     0.001 |
|                 read_fifo.fifo_ram[0].RAM32M0                                          |    <0.001 |
|                 read_fifo.fifo_ram[1].RAM32M0                                          |    <0.001 |
|               rank_mach0                                                               |    <0.001 |
|                 rank_cntrl[0].rank_cntrl0                                              |    <0.001 |
|                 rank_common0                                                           |    <0.001 |
|                   maintenance_request.maint_arb0                                       |    <0.001 |
|           u_axi_mc                                                                     |     0.034 |
|             USE_UPSIZER.upsizer_d2                                                     |     0.019 |
|               USE_READ.read_addr_inst                                                  |     0.001 |
|                 USE_BURSTS.cmd_queue                                                   |    <0.001 |
|                   USE_FPGA_VALID_WRITE.new_write_inst                                  |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                             |     0.000 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                             |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                         |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                         |    <0.001 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                         |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_inst                                |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                  |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                  |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                  |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                  |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].last_mask_inst                  |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[5].last_mask_inst                  |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                      |    <0.001 |
|               USE_READ.read_data_inst                                                  |     0.003 |
|                 USE_FPGA_CTRL.cmd_ready_inst                                           |    <0.001 |
|                 USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_inst_1                      |    <0.001 |
|                 USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_wrap_inst                   |     0.000 |
|                 USE_FPGA_LAST_WORD.last_beat_curr_word_inst                            |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                            |     0.000 |
|                   LUT_LEVEL[1].compare_inst                                            |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                            |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                            |     0.000 |
|                   LUT_LEVEL[4].compare_inst                                            |     0.000 |
|                   LUT_LEVEL[5].compare_inst                                            |     0.000 |
|                 USE_FPGA_LAST_WORD.last_beat_inst                                      |     0.000 |
|                   LUT_LEVEL[0].compare_inst                                            |     0.000 |
|                   LUT_LEVEL[1].compare_inst                                            |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                            |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                            |     0.000 |
|                 USE_FPGA_LENGTH.BIT_LANE[0].LUT6_2_inst                                |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[1].LUT6_2_inst                                |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[2].LUT6_2_inst                                |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[3].LUT6_2_inst                                |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[4].LUT6_2_inst                                |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[5].LUT6_2_inst                                |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[6].LUT6_2_inst                                |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                            |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                            |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                            |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                            |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[4].LUT6_2_inst                            |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[5].LUT6_2_inst                            |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                            |     0.000 |
|                   LUT_LEVEL[0].compare_inst                                            |     0.000 |
|                   LUT_LEVEL[1].compare_inst                                            |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                            |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_last_word_inst                   |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                   |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst               |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst             |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_inst                        |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                    |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst                  |     0.000 |
|               USE_WRITE.write_addr_inst                                                |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                   |    <0.001 |
|                   USE_FPGA_VALID_WRITE.new_write_inst                                  |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                             |     0.000 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                             |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                         |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                         |    <0.001 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                         |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_inst                                |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                  |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                  |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                  |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                  |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].last_mask_inst                  |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[5].last_mask_inst                  |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                      |    <0.001 |
|               USE_WRITE.write_data_inst                                                |     0.005 |
|                 USE_FPGA_LAST_WORD.last_beat_curr_word_inst                            |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                            |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                            |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                            |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                            |     0.000 |
|                   LUT_LEVEL[4].compare_inst                                            |    <0.001 |
|                   LUT_LEVEL[5].compare_inst                                            |     0.000 |
|                 USE_FPGA_LAST_WORD.last_beat_inst                                      |     0.000 |
|                   LUT_LEVEL[0].compare_inst                                            |     0.000 |
|                   LUT_LEVEL[1].compare_inst                                            |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                            |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                            |     0.000 |
|                 USE_FPGA_LAST_WORD.last_word_inst                                      |     0.000 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                            |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                            |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                            |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                            |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[4].LUT6_2_inst                            |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[5].LUT6_2_inst                            |    <0.001 |
|                 USE_FPGA_USE_WRAP.last_word_inst2                                      |     0.000 |
|                 USE_FPGA_USE_WRAP.last_word_inst3                                      |    <0.001 |
|                 USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst                   |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.last_word_inst_2                               |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                            |     0.000 |
|                   LUT_LEVEL[0].compare_inst                                            |     0.000 |
|                   LUT_LEVEL[1].compare_inst                                            |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                            |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.pop_si_data_inst                               |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                   |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst              |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst               |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst              |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_valid_inst             |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst                   |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                    |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_qual_inst                   |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_valid_inst                  |     0.000 |
|               mi_register_slice_inst                                                   |     0.007 |
|                 r_pipe                                                                 |     0.007 |
|               si_register_slice_inst                                                   |    <0.001 |
|                 ar_pipe                                                                |    <0.001 |
|                 aw_pipe                                                                |    <0.001 |
|             axi_mc_ar_channel_0                                                        |    <0.001 |
|               ar_cmd_fsm_0                                                             |    <0.001 |
|               axi_mc_cmd_translator_0                                                  |    <0.001 |
|                 axi_mc_incr_cmd_0                                                      |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                      |    <0.001 |
|             axi_mc_aw_channel_0                                                        |    <0.001 |
|               aw_cmd_fsm_0                                                             |    <0.001 |
|               axi_mc_cmd_translator_0                                                  |    <0.001 |
|                 axi_mc_incr_cmd_0                                                      |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                      |    <0.001 |
|             axi_mc_b_channel_0                                                         |    <0.001 |
|               bid_fifo_0                                                               |    <0.001 |
|             axi_mc_cmd_arbiter_0                                                       |    <0.001 |
|             axi_mc_r_channel_0                                                         |     0.005 |
|               rd_data_fifo_0                                                           |     0.004 |
|               transaction_fifo_0                                                       |    <0.001 |
|             axi_mc_w_channel_0                                                         |     0.009 |
|           u_ui_top                                                                     |     0.027 |
|             ui_cmd0                                                                    |    <0.001 |
|             ui_rd_data0                                                                |     0.010 |
|               not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[23].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[24].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[25].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[26].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[27].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[28].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[29].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[30].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[31].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[32].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[33].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[34].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[35].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[36].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[37].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[38].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[39].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[40].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[41].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[42].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[43].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[44].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[46].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[47].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[48].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[49].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[50].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[51].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[52].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[53].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[54].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[55].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[56].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[57].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[58].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[59].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[60].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[61].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[62].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[64].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[65].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[67].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[68].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[69].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[70].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[71].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[72].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[73].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[74].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[75].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[76].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[77].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[78].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[79].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[80].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[81].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[82].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[83].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[84].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[85].RAM32M0                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                          |    <0.001 |
|               not_strict_mode.status_ram.RAM32M0                                       |    <0.001 |
|             ui_wr_data0                                                                |     0.016 |
|               pointer_ram.rams[0].RAM32M0                                              |    <0.001 |
|               pointer_ram.rams[1].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[0].RAM32M0                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[10].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[11].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[12].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[13].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[14].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[15].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[16].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[17].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[18].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[19].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[1].RAM32M0                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[20].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[21].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[22].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[23].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[24].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[25].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[26].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[27].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[28].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[29].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[2].RAM32M0                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[30].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[31].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[32].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[33].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[34].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[35].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[36].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[37].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[38].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[39].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[3].RAM32M0                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[40].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[41].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[42].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[43].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[44].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[45].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[46].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[47].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[48].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[49].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[4].RAM32M0                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[50].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[51].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[52].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[53].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[54].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[55].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[56].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[57].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[58].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[59].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[5].RAM32M0                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[60].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[61].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[62].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[63].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[64].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[65].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[66].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[67].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[68].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[69].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[6].RAM32M0                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[70].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[71].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[72].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[73].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[74].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[75].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[76].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[77].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[78].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[79].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[7].RAM32M0                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[80].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[81].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[82].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[83].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[84].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[85].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[86].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[87].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[88].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[89].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[8].RAM32M0                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[90].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[91].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[92].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[93].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[94].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[95].RAM32M0                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[9].RAM32M0                                    |    <0.001 |
|     rst_mig_7series_0_100M                                                             |    <0.001 |
|       U0                                                                               |    <0.001 |
|         EXT_LPF                                                                        |    <0.001 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                                   |    <0.001 |
|         SEQ                                                                            |    <0.001 |
|           SEQ_COUNTER                                                                  |    <0.001 |
|   u_ila_0_0                                                                            |     0.029 |
|     inst                                                                               |     0.029 |
|       ila_core_inst                                                                    |     0.029 |
|         ila_trace_memory_inst                                                          |    <0.001 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                     |    <0.001 |
|             inst_blk_mem_gen                                                           |    <0.001 |
|               gnativebmg.native_blk_mem_gen                                            |    <0.001 |
|                 valid.cstr                                                             |    <0.001 |
|                   ramloop[0].ram.r                                                     |    <0.001 |
|                     prim_noinit.ram                                                    |    <0.001 |
|         u_ila_cap_ctrl                                                                 |     0.002 |
|           U_CDONE                                                                      |    <0.001 |
|           U_NS0                                                                        |    <0.001 |
|           U_NS1                                                                        |    <0.001 |
|           u_cap_addrgen                                                                |     0.002 |
|             U_CMPRESET                                                                 |    <0.001 |
|             u_cap_sample_counter                                                       |    <0.001 |
|               U_SCE                                                                    |    <0.001 |
|               U_SCMPCE                                                                 |    <0.001 |
|               U_SCRST                                                                  |    <0.001 |
|               u_scnt_cmp                                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|             u_cap_window_counter                                                       |    <0.001 |
|               U_WCE                                                                    |    <0.001 |
|               U_WHCMPCE                                                                |    <0.001 |
|               U_WLCMPCE                                                                |    <0.001 |
|               u_wcnt_hcmp                                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               u_wcnt_lcmp                                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|         u_ila_regs                                                                     |     0.024 |
|           MU_SRL[0].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                         |    <0.001 |
|           MU_STATUS[2].mu_tpid_reg                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           MU_STATUS[3].mu_tpid_reg                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           MU_STATUS[4].mu_tpid_reg                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           MU_STATUS[5].mu_tpid_reg                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           MU_STATUS[6].mu_tpid_reg                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           MU_STATUS[7].mu_tpid_reg                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           MU_STATUS[8].mu_tpid_reg                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           MU_STATUS[9].mu_tpid_reg                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                         |    <0.001 |
|           U_XSDB_SLAVE                                                                 |     0.006 |
|           reg_0                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_1                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_10                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_13                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_14                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_15                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_16                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_17                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_18                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_19                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_1a                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_2                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_4                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_6                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_7                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_8                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_80                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_81                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_82                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_83                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_84                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_85                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_88d                                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_88f                                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_9                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_a                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_b                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_c                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_srl_fff                                                                  |    <0.001 |
|           reg_stream_ffd                                                               |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_stream_ffe                                                               |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|         u_ila_reset_ctrl                                                               |    <0.001 |
|           arm_detection_inst                                                           |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                   |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                  |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                  |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                 |    <0.001 |
|           halt_detection_inst                                                          |    <0.001 |
|         u_trig                                                                         |     0.002 |
|           U_TM                                                                         |     0.002 |
|             G_NMU[0].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[1].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[2].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[3].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[4].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[5].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[6].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[7].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[8].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[9].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|           genblk1[0].U_TC                                                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                      |    <0.001 |
|               DUT                                                                      |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                               |    <0.001 |
|                   u_srlB                                                               |    <0.001 |
|                   u_srlC                                                               |    <0.001 |
|                   u_srlD                                                               |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                               |    <0.001 |
|                   u_srlB                                                               |    <0.001 |
|                   u_srlC                                                               |    <0.001 |
|                   u_srlD                                                               |    <0.001 |
|         xsdb_memory_read_inst                                                          |    <0.001 |
|   u_ila_1_0                                                                            |     0.054 |
|     inst                                                                               |     0.054 |
|       ila_core_inst                                                                    |     0.054 |
|         ila_trace_memory_inst                                                          |    <0.001 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                     |    <0.001 |
|             inst_blk_mem_gen                                                           |    <0.001 |
|               gnativebmg.native_blk_mem_gen                                            |    <0.001 |
|                 valid.cstr                                                             |    <0.001 |
|                   ramloop[0].ram.r                                                     |    <0.001 |
|                     prim_noinit.ram                                                    |    <0.001 |
|                   ramloop[1].ram.r                                                     |    <0.001 |
|                     prim_noinit.ram                                                    |    <0.001 |
|                   ramloop[2].ram.r                                                     |    <0.001 |
|                     prim_noinit.ram                                                    |    <0.001 |
|                   ramloop[3].ram.r                                                     |    <0.001 |
|                     prim_noinit.ram                                                    |    <0.001 |
|                   ramloop[4].ram.r                                                     |    <0.001 |
|                     prim_noinit.ram                                                    |    <0.001 |
|                   ramloop[5].ram.r                                                     |    <0.001 |
|                     prim_noinit.ram                                                    |    <0.001 |
|                   ramloop[6].ram.r                                                     |    <0.001 |
|                     prim_noinit.ram                                                    |    <0.001 |
|         u_ila_cap_ctrl                                                                 |     0.001 |
|           U_CDONE                                                                      |    <0.001 |
|           U_NS0                                                                        |    <0.001 |
|           U_NS1                                                                        |    <0.001 |
|           u_cap_addrgen                                                                |     0.001 |
|             U_CMPRESET                                                                 |    <0.001 |
|             u_cap_sample_counter                                                       |    <0.001 |
|               U_SCE                                                                    |    <0.001 |
|               U_SCMPCE                                                                 |    <0.001 |
|               U_SCRST                                                                  |    <0.001 |
|               u_scnt_cmp                                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|             u_cap_window_counter                                                       |    <0.001 |
|               U_WCE                                                                    |    <0.001 |
|               U_WHCMPCE                                                                |    <0.001 |
|               U_WLCMPCE                                                                |    <0.001 |
|               u_wcnt_hcmp                                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               u_wcnt_lcmp                                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|         u_ila_regs                                                                     |     0.040 |
|           MU_SRL[0].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[15].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[16].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[17].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[18].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[19].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[20].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[21].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[22].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[23].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[24].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                         |    <0.001 |
|           MU_STATUS[0].mu_width_reg                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           MU_STATUS[10].mu_tpid_reg                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           MU_STATUS[11].mu_tpid_reg                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           MU_STATUS[12].mu_tpid_reg                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           MU_STATUS[13].mu_tpid_reg                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           MU_STATUS[14].mu_tpid_reg                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           MU_STATUS[15].mu_tpid_reg                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           MU_STATUS[16].mu_tpid_reg                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           MU_STATUS[17].mu_tpid_reg                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           MU_STATUS[18].mu_tpid_reg                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           MU_STATUS[19].mu_tpid_reg                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           MU_STATUS[1].mu_width_reg                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           MU_STATUS[20].mu_tpid_reg                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           MU_STATUS[21].mu_tpid_reg                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           MU_STATUS[22].mu_tpid_reg                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           MU_STATUS[23].mu_tpid_reg                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           MU_STATUS[24].mu_tpid_reg                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           MU_STATUS[2].mu_width_reg                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           MU_STATUS[3].mu_width_reg                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           MU_STATUS[4].mu_tpid_reg                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           MU_STATUS[4].mu_width_reg                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           MU_STATUS[5].mu_tpid_reg                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           MU_STATUS[6].mu_tpid_reg                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           MU_STATUS[7].mu_tpid_reg                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           MU_STATUS[9].mu_tpid_reg                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                         |    <0.001 |
|           U_XSDB_SLAVE                                                                 |     0.011 |
|           reg_0                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_1                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_10                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_12                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_13                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_14                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_15                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_16                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_17                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_18                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_19                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_1a                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_2                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_3                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_4                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_6                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_7                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_8                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_80                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_81                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_82                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_83                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_84                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_85                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_88d                                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_88f                                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_9                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_a                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_b                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_c                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_d                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_e                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_f                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_srl_fff                                                                  |    <0.001 |
|           reg_stream_ffd                                                               |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_stream_ffe                                                               |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|         u_ila_reset_ctrl                                                               |    <0.001 |
|           arm_detection_inst                                                           |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                   |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                  |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                  |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                 |    <0.001 |
|           halt_detection_inst                                                          |    <0.001 |
|         u_trig                                                                         |     0.007 |
|           U_TM                                                                         |     0.006 |
|             G_NMU[0].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[10].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[11].U_M                                                              |     0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |     0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[12].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[13].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[14].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[15].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[16].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[17].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[18].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[19].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[1].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[20].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[21].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[22].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[23].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[24].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[2].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[3].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[4].U_M                                                               |     0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |     0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[5].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[6].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[7].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[8].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             G_NMU[9].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|           genblk1[0].U_TC                                                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                      |    <0.001 |
|               DUT                                                                      |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                               |    <0.001 |
|                   u_srlB                                                               |    <0.001 |
|                   u_srlC                                                               |    <0.001 |
|                   u_srlD                                                               |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                               |    <0.001 |
|                   u_srlB                                                               |    <0.001 |
|                   u_srlC                                                               |    <0.001 |
|                   u_srlD                                                               |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                               |    <0.001 |
|                   u_srlB                                                               |    <0.001 |
|                   u_srlC                                                               |    <0.001 |
|                   u_srlD                                                               |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                               |    <0.001 |
|                   u_srlB                                                               |    <0.001 |
|                   u_srlC                                                               |    <0.001 |
|                   u_srlD                                                               |    <0.001 |
|         xsdb_memory_read_inst                                                          |     0.003 |
+----------------------------------------------------------------------------------------+-----------+


