{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734096508626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734096508627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 14:28:28 2024 " "Processing started: Fri Dec 13 14:28:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734096508627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734096508627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734096508627 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734096511654 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734096511654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/top_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/top_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_memory " "Found entity 1: top_memory" {  } { { "memory/top_memory.sv" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/memory/top_memory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734096536290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734096536289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/inst_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/inst_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "memory/inst_mem.sv" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/memory/inst_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734096536295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734096536295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "memory/data_mem.sv" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/memory/data_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734096536299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734096536299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch/top_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch/top_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_fetch " "Found entity 1: top_fetch" {  } { { "fetch/top_fetch.sv" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/fetch/top_fetch.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734096536303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734096536303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch/pc_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch/pc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "fetch/pc_reg.sv" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/fetch/pc_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734096536307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734096536307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode/top_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode/top_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_decode " "Found entity 1: top_decode" {  } { { "decode/top_decode.sv" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/decode/top_decode.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734096536311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734096536311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode/sign_extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode/sign_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "decode/sign_extend.sv" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/decode/sign_extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734096536314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734096536314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode/main_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode/main_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "decode/main_decoder.sv" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/decode/main_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734096536318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734096536318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "decode/control_unit.sv" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/decode/control_unit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734096536321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734096536321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode/alu_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode/alu_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_decoder " "Found entity 1: alu_decoder" {  } { { "decode/alu_decoder.sv" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/decode/alu_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734096536324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734096536324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/top_execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/top_execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_execute " "Found entity 1: top_execute" {  } { { "execute/top_execute.sv" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/execute/top_execute.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734096536326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734096536326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "execute/reg_file.sv" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/execute/reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734096536329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734096536329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "execute/alu.sv" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/execute/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734096536332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734096536332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/DE10_LITE_Golden_Top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734096536335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734096536335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734096536337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734096536337 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.sv " "Entity \"mux\" obtained from \"mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "mux.sv" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1734096536340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.sv" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734096536340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734096536340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_inst " "Found entity 1: rom_inst" {  } { { "rom_inst.v" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/rom_inst.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734096536343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734096536343 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734096536598 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "binary_in DE10_LITE_Golden_Top.v(82) " "Verilog HDL warning at DE10_LITE_Golden_Top.v(82): object binary_in used but never assigned" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/DE10_LITE_Golden_Top.v" 82 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1734096536599 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seg DE10_LITE_Golden_Top.v(83) " "Verilog HDL or VHDL warning at DE10_LITE_Golden_Top.v(83): object \"seg\" assigned a value but never read" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/DE10_LITE_Golden_Top.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734096536599 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_LITE_Golden_Top.v(14) " "Output port \"DRAM_ADDR\" at DE10_LITE_Golden_Top.v(14) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/DE10_LITE_Golden_Top.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734096536599 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_LITE_Golden_Top.v(15) " "Output port \"DRAM_BA\" at DE10_LITE_Golden_Top.v(15) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/DE10_LITE_Golden_Top.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734096536599 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..3\] DE10_LITE_Golden_Top.v(38) " "Output port \"LEDR\[8..3\]\" at DE10_LITE_Golden_Top.v(38) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/DE10_LITE_Golden_Top.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734096536599 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE10_LITE_Golden_Top.v(44) " "Output port \"VGA_B\" at DE10_LITE_Golden_Top.v(44) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/DE10_LITE_Golden_Top.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734096536600 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE10_LITE_Golden_Top.v(45) " "Output port \"VGA_G\" at DE10_LITE_Golden_Top.v(45) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/DE10_LITE_Golden_Top.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734096536600 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE10_LITE_Golden_Top.v(47) " "Output port \"VGA_R\" at DE10_LITE_Golden_Top.v(47) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/DE10_LITE_Golden_Top.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734096536600 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_LITE_Golden_Top.v(16) " "Output port \"DRAM_CAS_N\" at DE10_LITE_Golden_Top.v(16) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/DE10_LITE_Golden_Top.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734096536600 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_LITE_Golden_Top.v(17) " "Output port \"DRAM_CKE\" at DE10_LITE_Golden_Top.v(17) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/DE10_LITE_Golden_Top.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734096536600 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_LITE_Golden_Top.v(18) " "Output port \"DRAM_CLK\" at DE10_LITE_Golden_Top.v(18) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/DE10_LITE_Golden_Top.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734096536600 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_LITE_Golden_Top.v(19) " "Output port \"DRAM_CS_N\" at DE10_LITE_Golden_Top.v(19) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/DE10_LITE_Golden_Top.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734096536600 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_LITE_Golden_Top.v(21) " "Output port \"DRAM_LDQM\" at DE10_LITE_Golden_Top.v(21) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/DE10_LITE_Golden_Top.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734096536600 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_LITE_Golden_Top.v(22) " "Output port \"DRAM_RAS_N\" at DE10_LITE_Golden_Top.v(22) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/DE10_LITE_Golden_Top.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734096536600 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_LITE_Golden_Top.v(23) " "Output port \"DRAM_UDQM\" at DE10_LITE_Golden_Top.v(23) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/DE10_LITE_Golden_Top.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734096536600 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_LITE_Golden_Top.v(24) " "Output port \"DRAM_WE_N\" at DE10_LITE_Golden_Top.v(24) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/DE10_LITE_Golden_Top.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734096536600 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE10_LITE_Golden_Top.v(46) " "Output port \"VGA_HS\" at DE10_LITE_Golden_Top.v(46) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/DE10_LITE_Golden_Top.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734096536600 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE10_LITE_Golden_Top.v(48) " "Output port \"VGA_VS\" at DE10_LITE_Golden_Top.v(48) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/DE10_LITE_Golden_Top.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734096536600 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N DE10_LITE_Golden_Top.v(51) " "Output port \"GSENSOR_CS_N\" at DE10_LITE_Golden_Top.v(51) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/DE10_LITE_Golden_Top.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734096536600 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK DE10_LITE_Golden_Top.v(53) " "Output port \"GSENSOR_SCLK\" at DE10_LITE_Golden_Top.v(53) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/DE10_LITE_Golden_Top.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734096536600 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:cpu_top " "Elaborating entity \"top\" for hierarchy \"top:cpu_top\"" {  } { { "DE10_LITE_Golden_Top.v" "cpu_top" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/DE10_LITE_Golden_Top.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734096536601 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused_trigger top.sv(10) " "Verilog HDL or VHDL warning at top.sv(10): object \"unused_trigger\" assigned a value but never read" {  } { { "top.sv" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/top.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734096536602 "|DE10_LITE_Golden_Top|top:cpu_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_fetch top:cpu_top\|top_fetch:fetch " "Elaborating entity \"top_fetch\" for hierarchy \"top:cpu_top\|top_fetch:fetch\"" {  } { { "top.sv" "fetch" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/top.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734096536626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg top:cpu_top\|top_fetch:fetch\|pc_reg:pc_reg " "Elaborating entity \"pc_reg\" for hierarchy \"top:cpu_top\|top_fetch:fetch\|pc_reg:pc_reg\"" {  } { { "fetch/top_fetch.sv" "pc_reg" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/fetch/top_fetch.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734096536646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem top:cpu_top\|inst_mem:inst_mem " "Elaborating entity \"inst_mem\" for hierarchy \"top:cpu_top\|inst_mem:inst_mem\"" {  } { { "top.sv" "inst_mem" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/top.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734096536648 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading instructions.... inst_mem.sv(25) " "Verilog HDL Display System Task info at inst_mem.sv(25): Loading instructions...." {  } { { "memory/inst_mem.sv" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/memory/inst_mem.sv" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734096536649 "|DE10_LITE_Golden_Top|top:cpu_top|inst_mem:inst_mem"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "8 0 255 inst_mem.sv(26) " "Verilog HDL warning at inst_mem.sv(26): number of words (8) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "memory/inst_mem.sv" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/memory/inst_mem.sv" 26 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1734096536649 "|DE10_LITE_Golden_Top|top:cpu_top|inst_mem:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Finished Loading instructions! inst_mem.sv(27) " "Verilog HDL Display System Task info at inst_mem.sv(27): Finished Loading instructions!" {  } { { "memory/inst_mem.sv" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/memory/inst_mem.sv" 27 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734096536649 "|DE10_LITE_Golden_Top|top:cpu_top|inst_mem:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_array.data_a 0 inst_mem.sv(21) " "Net \"rom_array.data_a\" at inst_mem.sv(21) has no driver or initial value, using a default initial value '0'" {  } { { "memory/inst_mem.sv" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/memory/inst_mem.sv" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734096536649 "|DE10_LITE_Golden_Top|top:cpu_top|inst_mem:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_array.waddr_a 0 inst_mem.sv(21) " "Net \"rom_array.waddr_a\" at inst_mem.sv(21) has no driver or initial value, using a default initial value '0'" {  } { { "memory/inst_mem.sv" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/memory/inst_mem.sv" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734096536649 "|DE10_LITE_Golden_Top|top:cpu_top|inst_mem:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_array.we_a 0 inst_mem.sv(21) " "Net \"rom_array.we_a\" at inst_mem.sv(21) has no driver or initial value, using a default initial value '0'" {  } { { "memory/inst_mem.sv" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/memory/inst_mem.sv" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734096536649 "|DE10_LITE_Golden_Top|top:cpu_top|inst_mem:inst_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_decode top:cpu_top\|top_decode:decode " "Elaborating entity \"top_decode\" for hierarchy \"top:cpu_top\|top_decode:decode\"" {  } { { "top.sv" "decode" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/top.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734096536650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit top:cpu_top\|top_decode:decode\|control_unit:control_unit " "Elaborating entity \"control_unit\" for hierarchy \"top:cpu_top\|top_decode:decode\|control_unit:control_unit\"" {  } { { "decode/top_decode.sv" "control_unit" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/decode/top_decode.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734096536652 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control_unit.sv(49) " "Verilog HDL assignment warning at control_unit.sv(49): truncated value with size 32 to match size of target (1)" {  } { { "decode/control_unit.sv" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/decode/control_unit.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734096536653 "|DE10_LITE_Golden_Top|top:cpu_top|top_decode:decode|control_unit:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_decoder top:cpu_top\|top_decode:decode\|control_unit:control_unit\|main_decoder:main_decode " "Elaborating entity \"main_decoder\" for hierarchy \"top:cpu_top\|top_decode:decode\|control_unit:control_unit\|main_decoder:main_decode\"" {  } { { "decode/control_unit.sv" "main_decode" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/decode/control_unit.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734096536653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_decoder top:cpu_top\|top_decode:decode\|control_unit:control_unit\|alu_decoder:alu_decode " "Elaborating entity \"alu_decoder\" for hierarchy \"top:cpu_top\|top_decode:decode\|control_unit:control_unit\|alu_decoder:alu_decode\"" {  } { { "decode/control_unit.sv" "alu_decode" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/decode/control_unit.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734096536655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend top:cpu_top\|top_decode:decode\|sign_extend:sign_extend " "Elaborating entity \"sign_extend\" for hierarchy \"top:cpu_top\|top_decode:decode\|sign_extend:sign_extend\"" {  } { { "decode/top_decode.sv" "sign_extend" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/decode/top_decode.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734096536657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_execute top:cpu_top\|top_execute:execute " "Elaborating entity \"top_execute\" for hierarchy \"top:cpu_top\|top_execute:execute\"" {  } { { "top.sv" "execute" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/top.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734096536658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file top:cpu_top\|top_execute:execute\|reg_file:reg_file " "Elaborating entity \"reg_file\" for hierarchy \"top:cpu_top\|top_execute:execute\|reg_file:reg_file\"" {  } { { "execute/top_execute.sv" "reg_file" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/execute/top_execute.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734096536661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux top:cpu_top\|top_execute:execute\|mux:ALuSrc1Sel " "Elaborating entity \"mux\" for hierarchy \"top:cpu_top\|top_execute:execute\|mux:ALuSrc1Sel\"" {  } { { "execute/top_execute.sv" "ALuSrc1Sel" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/execute/top_execute.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734096536668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu top:cpu_top\|top_execute:execute\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"top:cpu_top\|top_execute:execute\|alu:alu\"" {  } { { "execute/top_execute.sv" "alu" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/execute/top_execute.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734096536670 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(22) " "Verilog HDL assignment warning at alu.sv(22): truncated value with size 32 to match size of target (1)" {  } { { "execute/alu.sv" "" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/execute/alu.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734096536671 "|DE10_LITE_Golden_Top|top:cpu_top|top_execute:execute|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_memory top:cpu_top\|top_memory:memory " "Elaborating entity \"top_memory\" for hierarchy \"top:cpu_top\|top_memory:memory\"" {  } { { "top.sv" "memory" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/top.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734096536672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem top:cpu_top\|top_memory:memory\|data_mem:data_mem " "Elaborating entity \"data_mem\" for hierarchy \"top:cpu_top\|top_memory:memory\|data_mem:data_mem\"" {  } { { "memory/top_memory.sv" "data_mem" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/memory/top_memory.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734096536674 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "trigger execute " "Port \"trigger\" does not exist in macrofunction \"execute\"" {  } { { "top.sv" "execute" { Text "C:/Users/Radaa/Desktop/FPGAdemo/Demonstrations/Golden_Top/top.sv" 81 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734096537130 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1734096537151 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 30 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734096537354 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 13 14:28:57 2024 " "Processing ended: Fri Dec 13 14:28:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734096537354 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734096537354 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734096537354 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734096537354 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 30 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 30 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734096538081 ""}
