xpm_memory.sv,systemverilog,xpm,../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd,
control.sv,systemverilog,xil_defaultlib,../../Vivado Projects/lab5_provided_fa24/srcs/control.sv,
cpu.sv,systemverilog,xil_defaultlib,../../Vivado Projects/lab5_provided_fa24/srcs/cpu.sv,
cpu_to_io.sv,systemverilog,xil_defaultlib,../../Vivado Projects/lab5_provided_fa24/srcs/cpu_to_io.sv,
hex_driver.sv,systemverilog,xil_defaultlib,../../Vivado Projects/lab5_provided_fa24/srcs/hex_driver.sv,
types.sv,systemverilog,xil_defaultlib,../../Vivado Projects/lab5_provided_fa24/srcs/types.sv,
instantiate_ram.sv,systemverilog,xil_defaultlib,../../Vivado Projects/lab5_provided_fa24/srcs/instantiate_ram.sv,
load_reg.sv,systemverilog,xil_defaultlib,../../Vivado Projects/lab5_provided_fa24/srcs/load_reg.sv,
memory.sv,systemverilog,xil_defaultlib,../../Vivado Projects/lab5_provided_fa24/srcs/memory.sv,
slc3.sv,systemverilog,xil_defaultlib,../../Vivado Projects/lab5_provided_fa24/srcs/slc3.sv,
sync.sv,systemverilog,xil_defaultlib,../../Vivado Projects/lab5_provided_fa24/srcs/sync.sv,
processor_top.sv,systemverilog,xil_defaultlib,../../Vivado Projects/lab5_provided_fa24/srcs/processor_top.sv,
test_memory.sv,systemverilog,xil_defaultlib,../../Vivado Projects/lab5_provided_fa24/srcs/test_memory.sv,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_5,../simulation/blk_mem_gen_v8_4.v,
blk_mem_gen_0.v,verilog,xil_defaultlib,../../Vivado Projects/lab_5/lab_5.gen/sources_1/ip/blk_mem_gen_0_2/sim/blk_mem_gen_0.v,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_5,../simulation/blk_mem_gen_v8_4.v,
blk_mem_gen_1.v,verilog,xil_defaultlib,../../Vivado Projects/lab_5/lab_5.gen/sources_1/ip/blk_mem_gen_1_1/sim/blk_mem_gen_1.v,
testbench.sv,systemverilog,xil_defaultlib,../../Vivado Projects/lab_5/lab_5.srcs/sim_1/new/testbench.sv,
glbl.v,Verilog,xil_defaultlib,glbl.v
