--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml m.twx m.ncd -o m.twr m.pcf -ucf initialize.ucf

Design file:              m.ncd
Physical constraint file: m.pcf
Device,package,speed:     xc3s400,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DATA_CLK    |    3.431(R)|    0.108(R)|clk_BUFGP         |   0.000|
HALL11      |    3.745(R)|   -0.340(R)|clk_BUFGP         |   0.000|
HALL12      |    3.356(R)|    0.319(R)|clk_BUFGP         |   0.000|
HALL13      |    2.599(R)|    0.145(R)|clk_BUFGP         |   0.000|
HALL14      |    3.444(R)|    0.026(R)|clk_BUFGP         |   0.000|
HALL21      |    2.369(R)|    0.762(R)|clk_BUFGP         |   0.000|
HALL22      |    1.841(R)|    0.387(R)|clk_BUFGP         |   0.000|
HALL23      |    1.417(R)|    0.610(R)|clk_BUFGP         |   0.000|
HALL24      |    2.479(R)|    0.048(R)|clk_BUFGP         |   0.000|
HALL31      |    1.535(R)|    0.241(R)|clk_BUFGP         |   0.000|
HALL32      |    1.707(R)|    0.109(R)|clk_BUFGP         |   0.000|
HALL33      |    1.034(R)|    0.642(R)|clk_BUFGP         |   0.000|
HALL34      |    1.802(R)|    0.027(R)|clk_BUFGP         |   0.000|
TXE         |    2.801(R)|   -0.487(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DATA_OUT<0> |    8.401(R)|clk_BUFGP         |   0.000|
DATA_OUT<1> |    9.099(R)|clk_BUFGP         |   0.000|
DATA_OUT<2> |    9.622(R)|clk_BUFGP         |   0.000|
DATA_OUT<3> |    9.661(R)|clk_BUFGP         |   0.000|
DATA_OUT<4> |    9.954(R)|clk_BUFGP         |   0.000|
DATA_OUT<5> |    9.490(R)|clk_BUFGP         |   0.000|
DATA_OUT<6> |    9.095(R)|clk_BUFGP         |   0.000|
DATA_USB<4> |    9.588(R)|clk_BUFGP         |   0.000|
DATA_USB<5> |    8.436(R)|clk_BUFGP         |   0.000|
DATA_USB<6> |    8.446(R)|clk_BUFGP         |   0.000|
DATA_USB<7> |    8.476(R)|clk_BUFGP         |   0.000|
HALL_OUT    |    8.454(R)|clk_BUFGP         |   0.000|
LED<1>      |   14.586(R)|clk_BUFGP         |   0.000|
LED<2>      |   14.557(R)|clk_BUFGP         |   0.000|
LED<3>      |   14.853(R)|clk_BUFGP         |   0.000|
M1n1        |   12.590(R)|clk_BUFGP         |   0.000|
M1n2        |   13.706(R)|clk_BUFGP         |   0.000|
M1n3        |   10.880(R)|clk_BUFGP         |   0.000|
M1n4        |   11.661(R)|clk_BUFGP         |   0.000|
M1p1        |   12.571(R)|clk_BUFGP         |   0.000|
M1p2        |   11.667(R)|clk_BUFGP         |   0.000|
M1p3        |   10.947(R)|clk_BUFGP         |   0.000|
M1p4        |   11.818(R)|clk_BUFGP         |   0.000|
M2n1        |   12.152(R)|clk_BUFGP         |   0.000|
M2n2        |   12.919(R)|clk_BUFGP         |   0.000|
M2n3        |   10.868(R)|clk_BUFGP         |   0.000|
M2n4        |   12.043(R)|clk_BUFGP         |   0.000|
M2p1        |   12.194(R)|clk_BUFGP         |   0.000|
M2p2        |   12.075(R)|clk_BUFGP         |   0.000|
M2p3        |   10.947(R)|clk_BUFGP         |   0.000|
M2p4        |   12.262(R)|clk_BUFGP         |   0.000|
M3n1        |   12.449(R)|clk_BUFGP         |   0.000|
M3n2        |   13.291(R)|clk_BUFGP         |   0.000|
M3n3        |   10.597(R)|clk_BUFGP         |   0.000|
M3n4        |   11.800(R)|clk_BUFGP         |   0.000|
M3p1        |   12.636(R)|clk_BUFGP         |   0.000|
M3p2        |   12.297(R)|clk_BUFGP         |   0.000|
M3p3        |   11.075(R)|clk_BUFGP         |   0.000|
M3p4        |   11.854(R)|clk_BUFGP         |   0.000|
USB_WR      |    9.729(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   29.758|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
TEST_KEY<0>    |LED<1>         |   12.804|
TEST_KEY<0>    |LED<2>         |   13.003|
TEST_KEY<0>    |LED<3>         |   13.717|
TEST_KEY<1>    |LED<1>         |   12.882|
TEST_KEY<1>    |LED<2>         |   13.081|
TEST_KEY<1>    |LED<3>         |   13.795|
---------------+---------------+---------+


Analysis completed Thu Jul 16 17:27:34 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 205 MB



