## Speeding Up Integer Addition

> ##加速整数添加

The previous section showed that many steps go into implementing floating-point operations; however, each floating-point operation eventually reduces to an integer operation. Thus, increasing the speed of integer operations will also lead to faster floating point.

> 上一节表明，实施浮点操作的许多步骤；但是，每个浮点操作最终都会减少到整数操作。因此，增加整数操作的速度也将导致更快的浮点。

Integer addition is the simplest operation and the most important. Even for programs that don’t do explicit arithmetic, addition must be performed to incre- ment the program counter and to calculate addresses. Despite the simplicity of addition, there isn’t a single best way to perform high-speed addition. We will dis- cuss three techniques that are in current use: carry-lookahead, carry-skip, and carry-select.

> 整数添加是最简单的操作，也是最重要的操作。即使对于没有明确算术的程序，也必须执行添加以调整程序计数器并计算地址。尽管添加了简单性，但没有一种最佳的高速添加方法。我们将讨论目前用途的三种技术：随身携带，随身携带和选择性选择。

### Carry-Lookahead

> ###随身携带

An _n_-bit adder is just a combinational circuit. It can therefore be written by a logic formula whose form is a sum of products and can be computed by a circuit with two levels of logic. How do you figure out what this circuit looks like? From [Equation J.2.1](#_bookmark766) (page J-3) the formula for the *i*th sum can be written as:

> _n_-bit 加法器只是一个组合电路。因此，它可以通过逻辑公式编写，其形式为产品之和，可以由具有两个逻辑级别的电路计算。您如何弄清此电路的外观？来自[等式 J.2.1]（#_ bookmark766）（j-3 页） *i *总和可以写为：

where _ci_ is both the carry-in to the *i*th adder and the carry-out from the (_i_ 1)-st adder.

> 其中_ci_既是 *i *th 加法器的随身携带，又是（_i_ 1）-st 加法器的随身携带。

The problem with this formula is that, although we know the values of _ai_ and _bi_—they are inputs to the circuit—we don’t know _ci_. So our goal is to write _ci_ in terms of _ai_ and _bi_. To accomplish this, we first rewrite [Equation J.2.2](#_bookmark767) (page J-3) as:

> 该公式的问题是，尽管我们知道_ai_和_bi_的值 - 它们是电路的输入，但我们不知道_ci_。因此，我们的目标是用_ai_和_bi_编写_ci_。为此，我们首先重写[等式 J.2.2]（#_ bookmark767）（j-3 页）AS：

Here is the reason for the symbols _p_ and _g_: If _gi_—1 is true, then _ci_ is certainly true, so a carry is _generated_. Thus, _g_ is for generate. If _pi_—1 is true, then if _ci_—1 is true, it is _propagated_ to _ci_. Start with [Equation J.8.1](#_bookmark780) and use [Equation J.8.2](#_bookmark781) to replace _ci_ with _gi_—1 + _pi_—1*ci*—1. Then, use [Equation J.8.2](#_bookmark781) with _i_ — 1 in place of _i_ to replace _ci_—1 with _ci_—2, and so on. This gives the result:

> 这是符号_p_和_g_的原因，如果_gi_ —1 是正确的，那么_ci_当然是正确的，因此随身携带是_ generated_。因此，_g_用于生成。如果_pi_ -1 是正确的，则如果_ci_—1 为 true，则为_propagated_ to _ci_。从[等式 j.8.1]（#_ bookmark780）开始，然后使用[等式 j.8.2]（#_ bookmark781）用_gi_ -1 + _pi_ -1*ci*–1 替换_ci__。然后，使用_i_ -1 代替_i_使用[#_ bookmark781）（#_ bookmark781）将_ci_ -1 代替_ci_ -1 用_ci_ -2，等等。这给出了结果：

An adder that computes carries using [Equation J.8.3](#_bookmark782) is called a _carry-lookahead adder_, or CLA. A CLA requires one logic level to form _p_ and _g_, two levels to form the carries, and two for the sum, for a grand total of five logic levels. This is a vast improvement over the 2*n* levels required for the ripple-carry adder.

> 使用[等式 j.8.3]（#_ bookmark782）计算的加法器称为_carry-lookahead adder_或 cla。一个 CLA 需要一个逻辑级别以形成_p_和_g_，两个级别以形成载体，而两个逻辑级别为 2 个逻辑级别，总计五个逻辑级别。这是与涟漪 - 携带加法器所需的 2* n*水平的巨大改进。

Unfortunately, as is evident from [Equation J.8.3](#_bookmark782) or from [Figure J.14](#_bookmark783), a carry- lookahead adder on _n_ bits requires a fan-in of _n_ + 1 at the OR gate as well as at the rightmost AND gate. Also, the _pn_—1 signal must drive _n_ AND gates. In addition, the rather irregular structure and many long wires of [Figure J.14](#_bookmark783) make it impractical to build a full carry-lookahead adder when _n_ is large.

> 不幸的是，从[等式 j.8.3]（#_ bookmark782）或[图 j.14]（#_ bookmark783）中可以明显看出，_n_ bits 上的随身携带 -  lookahead adder 需要_n_ + 1 的粉丝 pan in or of or ot or gate 以及最右边的门。另外，_pn_ —1 信号必须驱动_n_和门。此外，[图 J.14]（#_ bookmark783）的相当不规则的结构和许多长电线使得在_n_大时构建完整的随身携带的加法器使其不切实际。

However, we can use the carry-lookahead idea to build an adder that has about log2*n* logic levels (substantially fewer than the 2*n* required by a ripplecarry adder) and yet has a simple, regular structure. The idea is to build up the _p_’s and _g_’s in steps. We have already seen that

> 但是，我们可以使用随身携带的想法来构建一个大约 log2* n *逻辑级别的加法器（比 ripplecarry 加法器所需的 2* n*少得多），但具有简单，常规的结构。这个想法是在步骤中构建_p_和_g_。我们已经看到

This says there is a carry-out of the 0th position (_c_1) either if there is a carry gen- erated in the 0th position or if there is a carry into the 0th position and the carry propagates. Similarly, \_G_01 means there is a carry generated out of the block consisting of the first two bits. \_P_01 means that a carry propagates through this block. \_P_ and _G_ have the following logic equations:

> 这说明如果在 0 位置上有携带的携带，或者是否有携带，或者是否有携带，则携带 0 位位置（_C_1）。同样，\ _G_01 意味着由由前两个位组成的块中生成的携带。\ _p_01 表示携带在此块中传播。\ _p_和_g_具有以下逻辑方程：

[Equation J.8.5](#_bookmark785) says that a carry is generated out of the block consisting of bits _i_ through _k_ inclusive if it is generated in the high-order part of the block (_j_ + 1, _k_) or if it is generated in the low-order part of the block (_i,j_) and then propagated through the high part. These equations will also hold for _i_ ≤ _j_ &lt; _k_ if we set _Gii_ = _gi_ and _Pii_ = _pi_.

> [等式 j.8.5]（#_ bookmark785）说，如果在块的高阶部分生成（_j_ + 1，_k_），则是由_i_到 nctusive 的块中生成的进位，或者包含_k_。在块（_i，j_）的低阶部分生成，然后通过高部分传播。这些方程也将适用于_i_≤_j_＆lt;_k_如果我们设置_gii_ = _gi_和_pii_ = _pi_。

Example Express _P_03 and \_G_03 in terms of \_p_’s and _g_’s.

> 示例以\ _p_和_g_的方式表示_p_03 和\ _g_03。

With these preliminaries out of the way, we can now show the design of a practical CLA. The adder consists of two parts. The first part computes various values of _P_ and _G_ from _pi_ and _gi_, using [Equations J.8.5](#_bookmark785) and [J.8.6](#_bookmark786); the second part uses these _P_ and _G_ values to compute all the carries via [Equation J.8.4](#_bookmark784). The first part of the design is shown in [Figure J.15](#_bookmark787). At the top of the diagram, input num- bers _a_7… \_a_0 and \_b_7… \_b_0 are converted to \_p_’s and _g_’s using cells of type 1. Then various _P_’s and _G_’s are generated by combining cells of type 2 in a binary tree structure. The second part of the design is shown in [Figure J.16](#_bookmark788). By feeding _c_0 in at the bottom of this tree, all the carry bits come out at the top. Each cell must know a pair of (\_P_,_G_) values in order to do the conversion, and the value it needs is written inside the cells. Now compare [Figures J.15](#_bookmark787) and [J.16](#_bookmark788). There is a one-to- one correspondence between cells, and the value of (_P_,_G_) needed by the carry- generating cells is exactly the value known by the corresponding (_P_,_G_)- generating cells. The combined cell is shown in [Figure J.17](#_bookmark789). The numbers to be added flow into the top and downward through the tree, combining with \_c_0 at the bottom and flowing back up the tree to form the carries. Note that one thing is missing from [Figure J.17](#_bookmark789): a small piece of extra logic to compute \_c_8 for the carry-out of the adder.

> 有了这些初步，我们现在可以展示实用 CLA 的设计。加法器由两个部分组成。第一部分从_pi_和_gi_计算_p_和_g_的各种值，使用[等式 J.8.5]（#_ bookmark785）和[j.8.6]（#_ bookmark786）;第二部分使用这些_p_和_g_值通过[等式 J.8.4]（#_ bookmark784）计算所有携带。设计的第一部分显示在[图 J.15]（#_ Bookmark787）中。在图的顶部，输入数字_a_7…\ _a_0 和\ _b_7…\ _b_0 被转换为\ _p_和_g_的_b_0，然后使用类型 1 的单元格转换为_p_和_g_的。然后，各种_p_和_g_的细胞是通过将 2 类中的_g_产生的树结构。设计的第二部分显示在[图 J.16]（#_ bookmark788）中。通过在这棵树底部喂食_C_0，所有的携带位都在顶部出现。每个单元格必须知道一对（\ _p _，_ g_）值以进行转换，并且所需的值写在单元格内。现在比较[图 J.15]（#_ bookmark787）和[j.16]（#_ bookmark788）。单元格之间存在一对对应关系，而随身携带的单元格需要的（_p _，_ g_）的值正是相应的（_p _，_ g _） - 生成细胞所知道的值。组合单元格在[图 J.17]（#_ bookmark789）中显示。要添加的数字流入顶部并通过树向下向下，并在底部与\ _C_0 结合，然后向上流回树以形成携带。请注意，[图 J.17]（#_ bookmark789）中缺少一件事：一小部分额外的逻辑来计算\ _c_8 用于携带加法器。

The bits in a CLA must pass through about log2 _n_ logic levels, compared with 2*n* for a ripple-carry adder. This is a substantial speed improvement, especially for a large _n._ Whereas the ripple-carry adder had _n_ cells, however, the CLA has 2*n* cells, although in our layout they will take _n_ log _n_ space. The point is that a small investment in size pays off in a dramatic improvement in speed.

> CLA 中的位必须通过大约 log2 _n_逻辑级别，而波纹式加法器则必须通过 2* n*。这是一个很大的速度提高，尤其是对于大_n。关键是，对尺寸的一笔少量投资以显着提高的速度得到回报。

A number of technology-dependent modifications can improve CLAs. For example, if each node of the tree has three inputs instead of two, then the height

> 许多依赖技术的修改可以改善 CLA。例如，如果树的每个节点都有三个输入而不是两个输入，则高度

![](./media/image780.png)
![](./media/image783.png)
![](./media/image785.png)

Figure J.15 First part of carry-lookahead tree. As signals flow from the top to the bottom, various values of _P_ and _G_ are computed.

> 图 J.15 随身携带的树木的第一部分。当信号从顶部流到底部时，计算_p_和_g_的各种值。

Figure J.16 Second part of carry-lookahead tree. Signals flow from the bottom to the top, combining with _P_ and _G_ to form the carries.

> 图 J.16 Carry-Oblyebeahead 树的第二部分。信号从底部流到顶部，与_p_和_g_结合形成携带。

of the tree will decrease from log2 _n_ to log3 _n._ Of course, the cells will be more complex and thus might operate more slowly, negating the advantage of the decreased height. For technologies where rippling works well, a hybrid design might be better. This is illustrated in [Figure J.19](#_bookmark791). Carries ripple between adders

> 树的下降将从 log2 _n_到 log3 _n._当然，这些单元格将更加复杂，因此可能会更慢，从而否定了降低高度的优势。对于波纹效果很好的技术，混合设计可能会更好。这在[图 J.19]（#_ bookmark791）中说明了这一点。在加法器之间旋转

![](./media/image787.png)
![](./media/image790.png)
![](./media/image791.png)
![](./media/image792.png)
![](./media/image793.png)
![](./media/image794.png)
![](./media/image795.png)

<img src="./media/image796.png" />
<img src="./media/image797.png" />

Figure J.17 Complete carry-lookahead tree adder. This is the combination of [Figures J.15](#_bookmark787) and [J.16](#_bookmark788). The numbers to be added enter at the top, flow to the bottom to combine with \_c_0, and then flow back up to compute the sum bits.

> 图 J.17 完整的随身携带树木加法器。这是[Figures J.15]（#_ Bookmark787）和[J.16]（#_ bookmark788）的组合。要添加的数字在顶部输入，流到底部以与\ _C_0 结合，然后返回以计算总和。

at the top level, while the “B” boxes are the same as those in [Figure J.17](#_bookmark789). This design will be faster if the time to ripple between four adders is faster than the time it takes to traverse a level of “B” boxes. (To make the pattern more clear, [Figure J.19](#_bookmark791) shows a 16-bit adder, so the 8-bit adder of [Figure J.17](#_bookmark789) corresponds to the right half of [Figure J.19](#_bookmark791).)

> 在最高级别，而“ B”框与[图 J.17]中的框相同（#_ bookmark789）。如果在四个加法器之间旋转的时间比穿越“ B”盒子的水平要快的速度要快，则此设计将更快。（为了使模式更加清晰，[图 J.19]（#_ bookmark791）显示了 16 位加法器，因此[图 J.17]（#_ bookmark789）的 8 位加法器对应于[图的右半 J.19]（#_ bookmark791）。

### Carry-Skip Adders

> ###随身携带加法器

A _carry-skip adder_ sits midway between a ripple-carry adder and a carry- lookahead adder, both in terms of speed and cost. (A carry-skip adder is not called a CSA, as that name is reserved for carry-save adders.) The motivation for this adder comes from examining the equations for _P_ and _G_. For example,

> _carry-skip adder_位于涟漪 - 携带加法器和随身携带的加法器之间，无论是在速度和成本方面。（随身携带的加法器不称为 CSA，因为该名称保留给随身携带的加法器。）该加法器的动机来自检查_p_和_g_的方程式。例如，

Computing _P_ is much simpler than computing _G_, and a carry-skip adder only computes the _P_’s. Such an adder is illustrated in [Figure J.18](#_bookmark790). Carries begin rippling

> 计算_p_比计算_g_要简单得多，而随身携带的加法器仅计算_p_。[图 J.18]（#_ bookmark790）中说明了这样的加法器。携带开始涟漪

![](./media/image798.png)

Figure J.18 Carry-skip adder. This is a 20-bit carry-skip adder (_n_ = 20) with each block 4 bits wide (_k_ = 4).

> 图 J.18 随身携带加法器。这是一个 20 位随身携带的加法器（_n_ = 20），每个块宽 4 位（_K_ = 4）。

![](./media/image802.png)

Figure J.19 Combination of CLA and ripple-carry adder. In the top row, carries ripple within each group of four boxes.

> 图 J.19 CLA 和 Ripple-Carry Adder 的组合。在第一行中，在每个四个盒子的每组中都携带波纹。

simultaneously through each block. If any block generates a carry, then the carry-out ofa block will be true, even though the carry-in to the block may not be correct yet. If at the start of each add operation the carry-in to each block is 0, then no spurious carry- outs will be generated. Thus, the carry-out of each block can be thought of as if it were the _G_ signal. Once the carry-out from the least-significant block is generated, it not only feeds into the next block but is also fed through the AND gate with the _P_ signal from that next block. If the carry-out and _P_ signals are both true, then the carry _skips_ the second block and is ready to feed into the third block, and so on. The carry-skip adder is only practical if the carry-in signals can be easily cleared at the start of each operation—for example, by precharging in CMOS.

> 同时通过每个块。如果任何块生成进位，那么即使到达块的随身携带可能尚不正确，也将其携带块是正确的。如果在每个添加操作的开始时，每个块的随身携带为 0，则不会生成虚假的随身携带。因此，每个块的携带都可以被认为是_g_信号。一旦生成了最不重要的块的携带，它不仅将进食下一个块，而且还可以通过_p_信号从下一个块中馈入和栅极。如果随身携带和_p_信号都是正确的，则随身携带_skips_第二个块，准备进入第三个块，依此类推。只有在每个操作开始时可以轻松清除随身携带的信号（例如，通过在 CMOS 中进行预先进行），就可以实用。

To analyze the speed of a carry-skip adder, let’s assume that it takes 1 time unit for a signal to pass through two logic levels. Then it will take _k_ time units for a carry to ripple across a block of size _k_, and it will take 1 time unit for a carry to skip a block. The longest signal path in the carry-skip adder starts with a carry being generated at the 0th position. If the adder is _n_ bits wide, then it takes _k_ time units to ripple through the first block, _n_/_k_ 2 time units to skip blocks, and _k_ more to ripple through the last block. To be specific: if we have a 20-bit adder broken into groups of 4 bits, it will take 4 + (20/4 — 2) + 4 = 11 time units to perform an add. Some experimentation reveals that there are more efficient ways to divide 20 bits into blocks. For example, consider five blocks with the least-significant 2 bits in the first block, the next 5 bits in the second block, followed by blocks of size 6, 5, and 2. Then the add time is reduced to9 time units. This illustrates an important general principle. For a carry-skip adder, making the interior blocks larger will speed up the adder. In fact, the same idea of varying the block sizes can sometimes speed up other adder designs as well. Because of the large amount of rippling, a carry-skip adder is most appropriate for technologies where rippling is fast.

> 要分析随身携带的加法器的速度，让我们假设信号通过两个逻辑级别需要 1 个时间单位。然后，将需要_k_时间单元才能在大小_K_的块上旋转，并且需要 1 个时间单元才能跳过一个块。随身携带加法器中最长的信号路径始于在 0 位置生成的携带。如果加法器是_n_位宽，则需要_K_时间单元才能通过第一个块旋转，_n _/_ k_ 2 个时间单元才能跳过块，而_k_则更多才能通过最后一个块旋转。要具体：如果我们有一个 20 位加法器分成 4 位的组，则需要 4 +（20/4  -  2） + 4 = 11 个时间单元才能执行添加。一些实验表明，有更有效的方法将 20 位分为块。例如，考虑在第一个块中具有最小 2 个位的五个块，第二个块中的下 5 位，然后是大小 6、5 和 2 的块。然后，添加时间减少到 9 个时间单元。这说明了一个重要的一般原则。对于随身携带的加法器，使内部块更大会加快加法器的速度。实际上，改变块大小的同样想法有时也可以加快其他加法设计的速度。由于大量的波动，随身携带的加法器最适合涟漪快速的技术。

### Carry-Select Adder

> ###随身选择加法器

A _carry-select adder_ works on the following principle: Two additions are performed in parallel, one assuming the carry-in is 0 and the other assuming the carry-in is 1. When the carry-in is finally known, the correct sum (which has been precomputed) is simply selected. An example of such a design is shown in [Figure J.20](#_bookmark792). An 8-bit adder is divided into two halves, and the carry-out from the lower half is used to select the sum bits from the upper half. If each block is computing its sum using rippling (a linear time algorithm), then the design in [Figure J.20](#_bookmark792) is twice as fast at 50% more cost. However, note that the _c_4 signal must drive many muxes, which may be very slow in some technologies. Instead of divid- ing the adder into halves, it could be divided into quarters for a still further speedup. This is illustrated in [Figure J.21](#_bookmark793). If it takes \_k_ time units for a block to add _k_-bit numbers, and if it takes 1 time unit to compute the mux input from the two carry-out signals, then for optimal operation each block should be 1 bit wider than the next, as shown in [Figure J.21](#_bookmark793). Therefore, as in the carry-skip adder, the best design involves variable-size blocks.

> _卡里选择 adder _遵守以下原则：并行执行两个添加，一个假设随身携带为 0，另一个假设随身携带为 1。已被预先计算的）简单选择。[图 J.20]（#_ bookmark792）中显示了这种设计的示例。一个 8 位加法器分为两半，下半部的携带用于选择上半部分的总和。如果每个块都使用波纹（线性时间算法）计算其总和，则[图 J.20]（#_ bookmark792）中的设计快于 50％的成本快两倍。但是，请注意，_C_4 信号必须驱动许多 MUX，在某些技术中可能非常慢。它可以将其分为一半，而是将加法器划分为一半，以进一步加速。这在[图 J.21]（#_ bookmark793）中说明了这一点。如果需要\ _k_的时间单元来添加_k_-bit 号码，并且如果需要 1 个时间单元来计算两个随身携带信号的 MUX 输入，则为最佳操作，每个块应比该块宽 1。接下来，如[图 J.21]（#_ bookmark793）所示。因此，就像在随身携带的加法器中一样，最佳设计涉及可变大小的块。

As a summary of this section, the asymptotic time and space requirements for the different adders are given in Figure J.22. (The times for carry-skip and

> 作为本节的摘要，图 J.22 给出了不同加法器的渐近时间和空间要求。（随身携带的时代和

Figure J.20 Simple carry-select adder. At the same time that the sum of the low-order 4 bits is being computed, the high-order bits are being computed twice in parallel: once assuming that \_c_4 = 0 and once assuming \_c_4 = 1.

> 图 J.20 简单的随身选择加法器。同时，正在计算低阶 4 位的总和，并并行计算高阶位：一旦假设\ _c_4 = 0，并且一次假设\ _c_4 = 1。

![](./media/image804.png)

Figure J.21 Carry-select adder. As soon as the carry-out of the rightmost block is known, it is used to select the other sum bits.

> 图 J.21 随身选择加法器。一旦知道了最右侧的块，就可以选择其他总和。

Figure J.22 Asymptotic time and space requirements for four different types of adders.

> 图 J.22 四种不同类型的加法器的渐近时间和空间要求。

carry-select come from a careful choice of block size. See Exercise J.26 for the carry-skip adder.) These different adders shouldn’t be thought of as disjoint choices, but rather as building blocks to be used in constructing an adder. The util- ity of these different building blocks is highly dependent on the technology used. For example, the carry-select adder works well when a signal can drive many muxes, and the carry-skip adder is attractive in technologies where signals can be cleared at the start of each operation. Knowing the asymptotic behavior of adders is useful in understanding them, but relying too much on that behavior is a pitfall. The reason is that asymptotic behavior is only important as _n_ grows very large. But _n_ for an adder is the bits of precision, and double precision today is the same as it was 20 years ago—about 53 bits. Although it is true that as computers get faster, computations get longer—and thus have more rounding error, which in turn requires more precision—this effect grows very slowly with time.

> 携带选择来自仔细选择块大小。有关随身携带的加法器，请参见练习 j.26。）这些不同的加法器不应被视为脱节选择，而应将其视为用于构建加法器的构件。这些不同的构建块的利用高度取决于所使用的技术。例如，当信号可以驱动许多 Muxes 时，随身携带的加法器效果很好，并且随身携带的加法器在每个操作开始时都可以清除信号的技术中很有吸引力。了解加法器的渐近行为对于理解它们很有用，但是过多地依靠这种行为是陷阱。原因是渐近行为只有_n_的生长非常大。但是，对于加法器来说，_n_是精确度的位，而今天的双重精度与 20 年前相同，即 53 位。尽管随着计算机的变化速度，计算的速度更长，因此有更多的舍入误差，这又需要更精确，这种效果随着时间的推移而增长非常缓慢。
