Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Apr 20 20:40:17 2021
| Host         : LAPTOP-5L30QH1U running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              51 |           16 |
| Yes          | No                    | No                     |             244 |          117 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              73 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------+---------------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal     |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+------------------------+---------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                        |                           |                1 |              1 |
|  clk_IBUF_BUFG | cpu/fs_allowin         | ram/clear                 |                1 |              1 |
|  clk_IBUF_BUFG | cpu/ds_to_es_valid     | cpu/es_alu_op[10]_i_1_n_1 |                2 |              4 |
|  clk_IBUF_BUFG | cpu/ds_to_es_valid     | cpu/es_alu_op[7]_i_1_n_1  |                2 |              4 |
|  clk_IBUF_BUFG | cpu/es_mem_we_reg_0[0] | ram/clear                 |                4 |             16 |
|  clk_IBUF_BUFG | cpu/E[0]               | ram/clear                 |                9 |             16 |
|  clk_IBUF_BUFG | cpu/fs_pc0             | ram/clear                 |               13 |             32 |
|  n_0_350_BUFG  |                        |                           |               13 |             32 |
|  clk_IBUF_BUFG | cpu/ms_valid           |                           |               15 |             38 |
|  clk_IBUF_BUFG | cpu/es_valid           |                           |               23 |             39 |
|  clk_IBUF_BUFG | cpu/ds_pc0             |                           |               17 |             50 |
|  clk_IBUF_BUFG |                        | ram/clear                 |               16 |             51 |
|  clk_IBUF_BUFG | cpu/u_regfile/p_14_in  |                           |               12 |             96 |
|  clk_IBUF_BUFG | cpu/ds_to_es_valid     |                           |               62 |            117 |
+----------------+------------------------+---------------------------+------------------+----------------+


