

================================================================
== Vivado HLS Report for 'Loop_0_proc19'
================================================================
* Date:           Fri May  4 19:53:19 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        Izigzagmatrix
* Solution:       OPT
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|      2.02|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    5|    5|    5|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    4|    4|         2|          -|          -|     2|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     230|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|      96|       6|    -|
|Multiplexer      |        -|      -|       -|      66|    -|
|Register         |        -|      -|      20|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     116|     302|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |zigzag_index_U  |Loop_0_proc19_zigbkb  |        0|  96|   6|    64|    6|     1|          384|
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total           |                      |        0|  96|   6|    64|    6|     1|          384|
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |j_i_15_i_i_i_i_i_fu_902_p2       |     +    |      0|  0|  15|           5|           6|
    |offset_i_i_i_i_i_i_fu_608_p2     |     +    |      0|  0|  15|           6|           6|
    |exitcond1_i_i_i_i_i_s_fu_602_p2  |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1                  |    or    |      0|  0|   9|           1|           1|
    |tmp_10_i_i_i_fu_830_p2           |    or    |      0|  0|  12|           5|           4|
    |tmp_11_i_i_i_fu_848_p2           |    or    |      0|  0|  12|           5|           4|
    |tmp_12_i_i_i_fu_866_p2           |    or    |      0|  0|  12|           5|           4|
    |tmp_13_i_i_i_fu_884_p2           |    or    |      0|  0|  12|           5|           4|
    |tmp_1_i_i_i_fu_650_p2            |    or    |      0|  0|  12|           5|           2|
    |tmp_2_i_i_i_fu_668_p2            |    or    |      0|  0|  12|           5|           2|
    |tmp_3_i_i_i_fu_686_p2            |    or    |      0|  0|  12|           5|           3|
    |tmp_4_i_i_i_fu_704_p2            |    or    |      0|  0|  12|           5|           3|
    |tmp_5_i_i_i_fu_722_p2            |    or    |      0|  0|  12|           5|           3|
    |tmp_6_i_i_i_fu_740_p2            |    or    |      0|  0|  12|           5|           3|
    |tmp_7_i_i_i_fu_758_p2            |    or    |      0|  0|  12|           5|           4|
    |tmp_8_i_i_i_fu_776_p2            |    or    |      0|  0|  12|           5|           4|
    |tmp_9_i_i_i_fu_794_p2            |    or    |      0|  0|  12|           5|           4|
    |tmp_i_i_i_21_fu_812_p2           |    or    |      0|  0|  12|           5|           4|
    |tmp_i_i_i_fu_632_p2              |    or    |      0|  0|  12|           5|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 230|          93|          69|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |i_0_i_i_c_blk_n            |   9|          2|    1|          2|
    |imatrix_offset_out_blk_n   |   9|          2|    1|          2|
    |j_0_i_i_i_i_i_i_i_reg_578  |   9|          2|    6|         12|
    |omatrix_offset_out_blk_n   |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  66|         14|   11|         24|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                   |  3|   0|    3|          0|
    |ap_done_reg                 |  1|   0|    1|          0|
    |j_0_i_i_i_i_i_i_i_reg_578   |  6|   0|    6|          0|
    |j_i_15_i_i_i_i_i_reg_1039   |  6|   0|    6|          0|
    |newIndex_i_i_i_i_i_reg_959  |  2|   0|    2|          0|
    |offset_i_i_i_i_reg_946      |  1|   0|    6|          5|
    |tmp_reg_927                 |  1|   0|    1|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 20|   0|   25|          5|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |    Loop_0_proc19   | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |    Loop_0_proc19   | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |    Loop_0_proc19   | return value |
|ap_done                    | out |    1| ap_ctrl_hs |    Loop_0_proc19   | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |    Loop_0_proc19   | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |    Loop_0_proc19   | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |    Loop_0_proc19   | return value |
|i_0_i_i                    |  in |    2|   ap_none  |       i_0_i_i      |    scalar    |
|in1_buf_0_address0         | out |    1|  ap_memory |      in1_buf_0     |     array    |
|in1_buf_0_ce0              | out |    1|  ap_memory |      in1_buf_0     |     array    |
|in1_buf_0_we0              | out |    1|  ap_memory |      in1_buf_0     |     array    |
|in1_buf_0_d0               | out |    6|  ap_memory |      in1_buf_0     |     array    |
|in1_buf_1_address0         | out |    1|  ap_memory |      in1_buf_1     |     array    |
|in1_buf_1_ce0              | out |    1|  ap_memory |      in1_buf_1     |     array    |
|in1_buf_1_we0              | out |    1|  ap_memory |      in1_buf_1     |     array    |
|in1_buf_1_d0               | out |    6|  ap_memory |      in1_buf_1     |     array    |
|in1_buf_2_address0         | out |    1|  ap_memory |      in1_buf_2     |     array    |
|in1_buf_2_ce0              | out |    1|  ap_memory |      in1_buf_2     |     array    |
|in1_buf_2_we0              | out |    1|  ap_memory |      in1_buf_2     |     array    |
|in1_buf_2_d0               | out |    6|  ap_memory |      in1_buf_2     |     array    |
|in1_buf_3_address0         | out |    1|  ap_memory |      in1_buf_3     |     array    |
|in1_buf_3_ce0              | out |    1|  ap_memory |      in1_buf_3     |     array    |
|in1_buf_3_we0              | out |    1|  ap_memory |      in1_buf_3     |     array    |
|in1_buf_3_d0               | out |    6|  ap_memory |      in1_buf_3     |     array    |
|in1_buf_4_address0         | out |    1|  ap_memory |      in1_buf_4     |     array    |
|in1_buf_4_ce0              | out |    1|  ap_memory |      in1_buf_4     |     array    |
|in1_buf_4_we0              | out |    1|  ap_memory |      in1_buf_4     |     array    |
|in1_buf_4_d0               | out |    6|  ap_memory |      in1_buf_4     |     array    |
|in1_buf_5_address0         | out |    1|  ap_memory |      in1_buf_5     |     array    |
|in1_buf_5_ce0              | out |    1|  ap_memory |      in1_buf_5     |     array    |
|in1_buf_5_we0              | out |    1|  ap_memory |      in1_buf_5     |     array    |
|in1_buf_5_d0               | out |    6|  ap_memory |      in1_buf_5     |     array    |
|in1_buf_6_address0         | out |    1|  ap_memory |      in1_buf_6     |     array    |
|in1_buf_6_ce0              | out |    1|  ap_memory |      in1_buf_6     |     array    |
|in1_buf_6_we0              | out |    1|  ap_memory |      in1_buf_6     |     array    |
|in1_buf_6_d0               | out |    6|  ap_memory |      in1_buf_6     |     array    |
|in1_buf_7_address0         | out |    1|  ap_memory |      in1_buf_7     |     array    |
|in1_buf_7_ce0              | out |    1|  ap_memory |      in1_buf_7     |     array    |
|in1_buf_7_we0              | out |    1|  ap_memory |      in1_buf_7     |     array    |
|in1_buf_7_d0               | out |    6|  ap_memory |      in1_buf_7     |     array    |
|in1_buf_8_address0         | out |    1|  ap_memory |      in1_buf_8     |     array    |
|in1_buf_8_ce0              | out |    1|  ap_memory |      in1_buf_8     |     array    |
|in1_buf_8_we0              | out |    1|  ap_memory |      in1_buf_8     |     array    |
|in1_buf_8_d0               | out |    6|  ap_memory |      in1_buf_8     |     array    |
|in1_buf_9_address0         | out |    1|  ap_memory |      in1_buf_9     |     array    |
|in1_buf_9_ce0              | out |    1|  ap_memory |      in1_buf_9     |     array    |
|in1_buf_9_we0              | out |    1|  ap_memory |      in1_buf_9     |     array    |
|in1_buf_9_d0               | out |    6|  ap_memory |      in1_buf_9     |     array    |
|in1_buf_10_address0        | out |    1|  ap_memory |     in1_buf_10     |     array    |
|in1_buf_10_ce0             | out |    1|  ap_memory |     in1_buf_10     |     array    |
|in1_buf_10_we0             | out |    1|  ap_memory |     in1_buf_10     |     array    |
|in1_buf_10_d0              | out |    6|  ap_memory |     in1_buf_10     |     array    |
|in1_buf_11_address0        | out |    1|  ap_memory |     in1_buf_11     |     array    |
|in1_buf_11_ce0             | out |    1|  ap_memory |     in1_buf_11     |     array    |
|in1_buf_11_we0             | out |    1|  ap_memory |     in1_buf_11     |     array    |
|in1_buf_11_d0              | out |    6|  ap_memory |     in1_buf_11     |     array    |
|in1_buf_12_address0        | out |    1|  ap_memory |     in1_buf_12     |     array    |
|in1_buf_12_ce0             | out |    1|  ap_memory |     in1_buf_12     |     array    |
|in1_buf_12_we0             | out |    1|  ap_memory |     in1_buf_12     |     array    |
|in1_buf_12_d0              | out |    6|  ap_memory |     in1_buf_12     |     array    |
|in1_buf_13_address0        | out |    1|  ap_memory |     in1_buf_13     |     array    |
|in1_buf_13_ce0             | out |    1|  ap_memory |     in1_buf_13     |     array    |
|in1_buf_13_we0             | out |    1|  ap_memory |     in1_buf_13     |     array    |
|in1_buf_13_d0              | out |    6|  ap_memory |     in1_buf_13     |     array    |
|in1_buf_14_address0        | out |    1|  ap_memory |     in1_buf_14     |     array    |
|in1_buf_14_ce0             | out |    1|  ap_memory |     in1_buf_14     |     array    |
|in1_buf_14_we0             | out |    1|  ap_memory |     in1_buf_14     |     array    |
|in1_buf_14_d0              | out |    6|  ap_memory |     in1_buf_14     |     array    |
|in1_buf_15_address0        | out |    1|  ap_memory |     in1_buf_15     |     array    |
|in1_buf_15_ce0             | out |    1|  ap_memory |     in1_buf_15     |     array    |
|in1_buf_15_we0             | out |    1|  ap_memory |     in1_buf_15     |     array    |
|in1_buf_15_d0              | out |    6|  ap_memory |     in1_buf_15     |     array    |
|i_0_i_i_c_din              | out |    1|   ap_fifo  |      i_0_i_i_c     |    pointer   |
|i_0_i_i_c_full_n           |  in |    1|   ap_fifo  |      i_0_i_i_c     |    pointer   |
|i_0_i_i_c_write            | out |    1|   ap_fifo  |      i_0_i_i_c     |    pointer   |
|imatrix_offset             |  in |   30|   ap_none  |   imatrix_offset   |    scalar    |
|omatrix_offset             |  in |   30|   ap_none  |   omatrix_offset   |    scalar    |
|imatrix_offset_out_din     | out |   30|   ap_fifo  | imatrix_offset_out |    pointer   |
|imatrix_offset_out_full_n  |  in |    1|   ap_fifo  | imatrix_offset_out |    pointer   |
|imatrix_offset_out_write   | out |    1|   ap_fifo  | imatrix_offset_out |    pointer   |
|omatrix_offset_out_din     | out |   30|   ap_fifo  | omatrix_offset_out |    pointer   |
|omatrix_offset_out_full_n  |  in |    1|   ap_fifo  | omatrix_offset_out |    pointer   |
|omatrix_offset_out_write   | out |    1|   ap_fifo  | omatrix_offset_out |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

