Release 11.1 - xst L.57 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: lcd.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lcd.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lcd"
Output Format                      : NGC
Target Device                      : xc5vlx50-1-ff676

---- Source Options
Top Module Name                    : lcd
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : off
Reduce Control Sets                : off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Library Search Order               : lcd.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "lcd_memory.v" in library work
Compiling verilog file "lcd_comm.v" in library work
Module <lcd_memory> compiled
Compiling verilog file "lcd.v" in library work
Module <lcd_comm> compiled
Module <lcd> compiled
No errors in compilation
Analysis of file <"lcd.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <lcd> in library <work> with parameters.
	clk_mhz = "00000000000000000000000011110000"
	clk_mhz_width = "00000000000000000000000000001000"
	s_idle = "00000"
	s_init_ram = "00001"
	s_next_line = "01100"
	s_read_mem = "01000"
	s_return_home = "01010"
	s_set_display_clear = "00101"
	s_set_display_off = "00100"
	s_set_display_on = "00111"
	s_set_entry_mode = "00110"
	s_set_nf = "00011"
	s_wait_idle = "01011"
	s_wait_init = "00010"
	s_wait_writing = "01001"

Analyzing hierarchy for module <lcd_memory> in library <work>.

Analyzing hierarchy for module <lcd_comm> in library <work> with parameters.
	clk_mhz = "00000000000000000000000011110000"
	clk_mhz_width = "00000000000000000000000000001000"
	divider_top = "00000000000000000000100101011111"
	divider_width = "00000000000000000000000000001100"
	s_byte_1 = "01001"
	s_byte_2 = "01010"
	s_idle = "00000"
	s_set_4bit = "00111"
	s_set_8bit_1 = "00010"
	s_set_8bit_2 = "00100"
	s_set_8bit_3 = "00110"
	s_wait_0_1 = "00101"
	s_wait_0_1_2 = "01101"
	s_wait_15 = "00001"
	s_wait_4_1 = "00011"
	s_wait_busy_1 = "01011"
	s_wait_busy_2 = "01100"
	s_wait_fire = "01000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <lcd>.
	clk_mhz = 32'sb00000000000000000000000011110000
	clk_mhz_width = 32'sb00000000000000000000000000001000
	s_idle = 5'b00000
	s_init_ram = 5'b00001
	s_next_line = 5'b01100
	s_read_mem = 5'b01000
	s_return_home = 5'b01010
	s_set_display_clear = 5'b00101
	s_set_display_off = 5'b00100
	s_set_display_on = 5'b00111
	s_set_entry_mode = 5'b00110
	s_set_nf = 5'b00011
	s_wait_idle = 5'b01011
	s_wait_init = 5'b00010
	s_wait_writing = 5'b01001
Module <lcd> is correct for synthesis.
 
Analyzing module <lcd_memory> in library <work>.
Module <lcd_memory> is correct for synthesis.
 
Analyzing module <lcd_comm> in library <work>.
	clk_mhz = 32'sb00000000000000000000000011110000
	clk_mhz_width = 32'sb00000000000000000000000000001000
	divider_top = 32'sb00000000000000000000100101011111
	divider_width = 32'sb00000000000000000000000000001100
	s_byte_1 = 5'b01001
	s_byte_2 = 5'b01010
	s_idle = 5'b00000
	s_set_4bit = 5'b00111
	s_set_8bit_1 = 5'b00010
	s_set_8bit_2 = 5'b00100
	s_set_8bit_3 = 5'b00110
	s_wait_0_1 = 5'b00101
	s_wait_0_1_2 = 5'b01101
	s_wait_15 = 5'b00001
	s_wait_4_1 = 5'b00011
	s_wait_busy_1 = 5'b01011
	s_wait_busy_2 = 5'b01100
	s_wait_fire = 5'b01000
Module <lcd_comm> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <lcd_memory>.
    Related source file is "lcd_memory.v".
    Found 32x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <rdata>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lcd_memory> synthesized.


Synthesizing Unit <lcd_comm>.
    Related source file is "lcd_comm.v".
WARNING:Xst:646 - Signal <write_r> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <device_addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 55                                             |
    | Inputs             | 7                                              |
    | Outputs            | 23                                             |
    | Clock              | CLK                       (rising_edge)        |
    | Clock enable       | state$not0000             (positive)           |
    | Reset              | RST                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit tristate buffer for signal <LCD_DATA>.
    Found 8-bit register for signal <data_r>.
    Found 1-bit register for signal <e>.
    Found 1-bit register for signal <rs>.
    Found 1-bit register for signal <rw>.
    Found 11-bit up counter for signal <counter>.
    Found 8-bit register for signal <data_w_r>.
    Found 1-bit register for signal <device_busy>.
    Found 12-bit up counter for signal <divider>.
    Found 1-bit register for signal <fire>.
    Found 4-bit register for signal <lcddata>.
    Found 1-bit register for signal <lcddata_en>.
    Found 1-bit register for signal <system_r>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  27 D-type flip-flop(s).
	inferred   4 Tristate(s).
Unit <lcd_comm> synthesized.


Synthesizing Unit <lcd>.
    Related source file is "lcd.v".
WARNING:Xst:646 - Signal <state_o> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 27                                             |
    | Inputs             | 5                                              |
    | Outputs            | 13                                             |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <lc_data_w>.
    Found 1-bit register for signal <lc_start>.
    Found 1-bit register for signal <lc_system>.
    Found 5-bit register for signal <raddr>.
    Found 5-bit adder for signal <raddr$addsub0000> created at line 280.
    Found 5-bit up counter for signal <waddr_init>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <lcd> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x8-bit dual-port RAM                                : 1
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 3
 11-bit up counter                                     : 1
 12-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 22
 1-bit register                                        : 17
 4-bit register                                        : 1
 5-bit register                                        : 1
 8-bit register                                        : 3
# Tristates                                            : 1
 4-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:13]> with one-hot encoding.
------------------------
 State | Encoding
------------------------
 00000 | 0000100000000
 00001 | 0000000000001
 00010 | 0000000000010
 00011 | 0000000000100
 00100 | 0000000001000
 00101 | 0000000010000
 00110 | 0000000100000
 00111 | 0000001000000
 01000 | 0010000000000
 01001 | 0100000000000
 01010 | 0001000000000
 01011 | 0000010000000
 01100 | 1000000000000
------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <inst/state/FSM> on signal <state[1:14]> with one-hot encoding.
-------------------------
 State | Encoding
-------------------------
 00000 | 10000000000000
 00001 | 00000000000001
 00010 | 00000000000100
 00011 | 00000000001000
 00100 | 00000000010000
 00101 | 00000000100000
 00110 | 00000001000000
 00111 | 00000100000000
 01000 | 00000000000010
 01001 | 00010000000000
 01010 | 00100000000000
 01011 | 00001000000000
 01100 | 01000000000000
 01101 | 00000010000000
-------------------------

Synthesizing (advanced) Unit <lcd_memory>.
INFO:Xst:3048 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <wdata>         |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <lcd_memory> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# RAMs                                                 : 1
 32x8-bit dual-port distributed RAM                    : 1
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 3
 11-bit up counter                                     : 1
 12-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 50
 Flip-Flops                                            : 50

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <inst/data_r_0> of sequential type is unconnected in block <lcd>.
WARNING:Xst:2677 - Node <inst/data_r_1> of sequential type is unconnected in block <lcd>.
WARNING:Xst:2677 - Node <inst/data_r_2> of sequential type is unconnected in block <lcd>.
WARNING:Xst:2677 - Node <inst/data_r_3> of sequential type is unconnected in block <lcd>.
WARNING:Xst:2677 - Node <inst/data_r_5> of sequential type is unconnected in block <lcd>.
WARNING:Xst:2677 - Node <inst/data_r_6> of sequential type is unconnected in block <lcd>.
WARNING:Xst:2677 - Node <inst/data_r_4> of sequential type is unconnected in block <lcd>.
WARNING:Xst:2677 - Node <inst/data_r_7> of sequential type is unconnected in block <lcd>.

Optimizing unit <lcd> ...

Optimizing unit <lcd_memory> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lcd, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 97
 Flip-Flops                                            : 97

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lcd.ngr
Top Level Output File Name         : lcd
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 25

Cell Usage :
# BELS                             : 195
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 11
#      LUT2                        : 18
#      LUT3                        : 19
#      LUT4                        : 19
#      LUT5                        : 26
#      LUT6                        : 51
#      MUXCY                       : 21
#      VCC                         : 1
#      XORCY                       : 23
# FlipFlops/Latches                : 97
#      FD                          : 8
#      FDC                         : 39
#      FDCE                        : 47
#      FDP                         : 2
#      FDPE                        : 1
# RAMS                             : 3
#      RAM32M                      : 1
#      RAM32X1D                    : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 16
#      IOBUF                       : 1
#      OBUF                        : 4
#      OBUFT                       : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx50ff676-1 


Slice Logic Utilization: 
 Number of Slice Registers:              97  out of  28800     0%  
 Number of Slice LUTs:                  157  out of  28800     0%  
    Number used as Logic:               149  out of  28800     0%  
    Number used as Memory:                8  out of   7680     0%  
       Number used as RAM:                8

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    171
   Number with an unused Flip Flop:      74  out of    171    43%  
   Number with an unused LUT:            14  out of    171     8%  
   Number of fully used LUT-FF pairs:    83  out of    171    48%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    440     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 100   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RST_inv(RST_inv1_INV_0:O)          | NONE(inst/counter_0)   | 89    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.906ns (Maximum Frequency: 344.116MHz)
   Minimum input arrival time before clock: 2.897ns
   Maximum output required time after clock: 5.376ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 2.906ns (frequency: 344.116MHz)
  Total number of paths / destination ports: 1626 / 180
-------------------------------------------------------------------------
Delay:               2.906ns (Levels of Logic = 3)
  Source:            inst/state_FSM_FFd13 (FF)
  Destination:       lc_start (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: inst/state_FSM_FFd13 to lc_start
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.471   1.080  inst/state_FSM_FFd13 (inst/state_FSM_FFd13)
     LUT6:I0->O            1   0.094   0.480  inst/busy22 (inst/busy22)
     LUT6:I5->O           22   0.094   0.593  inst/busy32 (lc_busy)
     LUT3:I2->O            1   0.094   0.000  state_FSM_FFd2-In1 (state_FSM_FFd2-In)
     FDC:D                    -0.018          state_FSM_FFd2
    ----------------------------------------
    Total                      2.906ns (0.753ns logic, 2.153ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 40 / 39
-------------------------------------------------------------------------
Offset:              2.897ns (Levels of Logic = 3)
  Source:            update (PAD)
  Destination:       lc_system (FF)
  Destination Clock: CLK rising

  Data Path: update to lc_system
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.818   1.102  update_IBUF (update_IBUF)
     LUT6:I0->O            1   0.094   0.789  lc_system_mux0000_SW3 (N31)
     LUT5:I1->O            1   0.094   0.000  lc_system_mux0000 (lc_system_mux0000)
     FDP:D                    -0.018          lc_system
    ----------------------------------------
    Total                      2.897ns (1.006ns logic, 1.891ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 23 / 8
-------------------------------------------------------------------------
Offset:              5.376ns (Levels of Logic = 3)
  Source:            state_FSM_FFd2 (FF)
  Destination:       busy (PAD)
  Source Clock:      CLK rising

  Data Path: state_FSM_FFd2 to busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.471   0.860  state_FSM_FFd2 (state_FSM_FFd2)
     LUT4:I0->O            1   0.094   1.069  busy16 (busy16)
     LUT6:I0->O            1   0.094   0.336  busy26 (busy_OBUF)
     OBUF:I->O                 2.452          busy_OBUF (busy)
    ----------------------------------------
    Total                      5.376ns (3.111ns logic, 2.265ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 6.56 secs
 
--> 


Total memory usage is 450744 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    1 (   0 filtered)

