-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s is
port (
    ap_ready : OUT STD_LOGIC;
    data_0_val : IN STD_LOGIC_VECTOR (5 downto 0);
    data_1_val : IN STD_LOGIC_VECTOR (5 downto 0);
    data_2_val : IN STD_LOGIC_VECTOR (5 downto 0);
    data_3_val : IN STD_LOGIC_VECTOR (5 downto 0);
    data_4_val : IN STD_LOGIC_VECTOR (5 downto 0);
    data_5_val : IN STD_LOGIC_VECTOR (5 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_rst : IN STD_LOGIC );
end;


architecture behav of myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv11_7F5 : STD_LOGIC_VECTOR (10 downto 0) := "11111110101";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal mul_ln73_fu_82_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_fu_82_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_99_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln73_fu_107_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln70_fu_95_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl11_fu_121_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln70_9_fu_117_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln73_fu_129_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_440_fu_139_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln73_678_fu_147_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln73_657_fu_151_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_441_fu_161_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_442_fu_173_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln73_679_fu_169_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln73_680_fu_181_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln73_39_fu_185_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_443_fu_204_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln73_681_fu_212_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln73_658_fu_216_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln70_12_fu_200_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln73_659_fu_222_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln73_fu_111_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln73_548_cast_fu_135_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln58_fu_232_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln58_fu_238_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln73_549_cast_fu_157_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln58_1117_fu_242_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln73_fu_82_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln58_1118_fu_248_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln70_10_fu_191_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln58_fu_228_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln58_1119_fu_258_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln58_606_fu_264_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln58_605_fu_254_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_fu_82_p00 : STD_LOGIC_VECTOR (10 downto 0);

    component myproject_mul_6ns_5s_11_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;



begin
    mul_6ns_5s_11_1_1_U616 : component myproject_mul_6ns_5s_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 5,
        dout_WIDTH => 11)
    port map (
        din0 => mul_ln73_fu_82_p0,
        din1 => mul_ln73_fu_82_p1,
        dout => mul_ln73_fu_82_p2);




    add_ln58_1117_fu_242_p2 <= std_logic_vector(unsigned(zext_ln58_fu_238_p1) + unsigned(mul_ln73_549_cast_fu_157_p1));
    add_ln58_1118_fu_248_p2 <= std_logic_vector(unsigned(add_ln58_1117_fu_242_p2) + unsigned(mul_ln73_fu_82_p2));
    add_ln58_1119_fu_258_p2 <= std_logic_vector(unsigned(zext_ln70_10_fu_191_p1) + unsigned(sext_ln58_fu_228_p1));
    add_ln58_fu_232_p2 <= std_logic_vector(unsigned(add_ln73_fu_111_p2) + unsigned(mul_ln73_548_cast_fu_135_p1));
    add_ln73_39_fu_185_p2 <= std_logic_vector(unsigned(zext_ln73_679_fu_169_p1) + unsigned(zext_ln73_680_fu_181_p1));
    add_ln73_fu_111_p2 <= std_logic_vector(unsigned(zext_ln73_fu_107_p1) + unsigned(zext_ln70_fu_95_p1));
    ap_ready <= ap_const_logic_1;
    ap_return <= std_logic_vector(signed(sext_ln58_606_fu_264_p1) + signed(sext_ln58_605_fu_254_p1));
    mul_ln73_548_cast_fu_135_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln73_fu_129_p2),10));
        mul_ln73_549_cast_fu_157_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln73_657_fu_151_p2),11));

    mul_ln73_fu_82_p0 <= mul_ln73_fu_82_p00(6 - 1 downto 0);
    mul_ln73_fu_82_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_4_val),11));
    mul_ln73_fu_82_p1 <= ap_const_lv11_7F5(5 - 1 downto 0);
    p_shl11_fu_121_p3 <= (data_1_val & ap_const_lv2_0);
        sext_ln58_605_fu_254_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_1118_fu_248_p2),12));

        sext_ln58_606_fu_264_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_1119_fu_258_p2),12));

        sext_ln58_fu_228_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln73_659_fu_222_p2),11));

    sub_ln73_657_fu_151_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln73_678_fu_147_p1));
    sub_ln73_658_fu_216_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln73_681_fu_212_p1));
    sub_ln73_659_fu_222_p2 <= std_logic_vector(unsigned(sub_ln73_658_fu_216_p2) - unsigned(zext_ln70_12_fu_200_p1));
    sub_ln73_fu_129_p2 <= std_logic_vector(unsigned(p_shl11_fu_121_p3) - unsigned(zext_ln70_9_fu_117_p1));
    tmp_440_fu_139_p3 <= (data_2_val & ap_const_lv2_0);
    tmp_441_fu_161_p3 <= (data_3_val & ap_const_lv3_0);
    tmp_442_fu_173_p3 <= (data_3_val & ap_const_lv1_0);
    tmp_443_fu_204_p3 <= (data_5_val & ap_const_lv2_0);
    tmp_fu_99_p3 <= (data_0_val & ap_const_lv3_0);
    zext_ln58_fu_238_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln58_fu_232_p2),11));
    zext_ln70_10_fu_191_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln73_39_fu_185_p2),11));
    zext_ln70_12_fu_200_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_5_val),10));
    zext_ln70_9_fu_117_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_1_val),8));
    zext_ln70_fu_95_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_0_val),10));
    zext_ln73_678_fu_147_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_440_fu_139_p3),9));
    zext_ln73_679_fu_169_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_441_fu_161_p3),10));
    zext_ln73_680_fu_181_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_442_fu_173_p3),10));
    zext_ln73_681_fu_212_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_443_fu_204_p3),10));
    zext_ln73_fu_107_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_99_p3),10));
end behav;
