

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Wed Oct 15 22:43:55 2025

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Generated 17/01/2025 GMT
    15                           ; 
    16                           ; Copyright Â© 2025, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4520 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     
    49                           ; #config settings
    50                           
    51                           	psect	cinit
    52   0006E8                     __pcinit:
    53                           	callstack 0
    54   0006E8                     start_initialization:
    55                           	callstack 0
    56   0006E8                     __initialization:
    57                           	callstack 0
    58   0006E8                     end_of_initialization:
    59                           	callstack 0
    60   0006E8                     __end_of__initialization:
    61                           	callstack 0
    62   0006E8  0100               	movlb	0
    63   0006EA  EF62  F003         	goto	_main	;jump to C main() function
    64                           
    65                           	psect	cstackCOMRAM
    66   000001                     __pcstackCOMRAM:
    67                           	callstack 0
    68   000001                     ?_count_primes:
    69   000001                     _count_primes$0:
    70                           	callstack 0
    71   000001                     main@ans:
    72                           	callstack 0
    73                           
    74                           ; 2 bytes @ 0x0
    75   000001                     	ds	2
    76   000003                     _count_primes$1:
    77                           	callstack 0
    78                           
    79                           ; 2 bytes @ 0x2
    80   000003                     	ds	2
    81                           
    82 ;;
    83 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    84 ;;
    85 ;; *************** function _main *****************
    86 ;; Defined at:
    87 ;;		line 5 in file "advance.c"
    88 ;; Parameters:    Size  Location     Type
    89 ;;		None
    90 ;; Auto vars:     Size  Location     Type
    91 ;;  ans             2    0[COMRAM] volatile unsigned int 
    92 ;; Return value:  Size  Location     Type
    93 ;;                  1    wreg      void 
    94 ;; Registers used:
    95 ;;		wreg, fsr0l, fsr0h, fsr1l, fsr1h, fsr1l, fsr1h, fsr2l, fsr2h, bsr, status,2, status,0, pcl, pclath, pclatu, btemp, b
      +temp+1, btemp+2, btemp+3, btemp+4, btemp+5, btemp+6, btemp+7, btemp+8, btemp+9, btemp+10, btemp+11, btemp+12, btemp+13, 
      +btemp+14, btemp+15, btemp+16, btemp+17, btemp+18, btemp+19, btemp+20, btemp+21, btemp+22, btemp+23, btemp+24, btemp+25, 
      +btemp+26, btemp+27, btemp+28, btemp+29, btemp+30, btemp+31, tosl, structret, tblptrl, tblptrh, tblptru, prodl, prodh, cs
      +tack
    96 ;; Tracked objects:
    97 ;;		On entry : 0/0
    98 ;;		On exit  : 0/0
    99 ;;		Unchanged: 0/0
   100 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   101 ;;      Params:         0       0       0       0       0       0       0
   102 ;;      Locals:         2       0       0       0       0       0       0
   103 ;;      Temps:          0       0       0       0       0       0       0
   104 ;;      Totals:         2       0       0       0       0       0       0
   105 ;;Total ram usage:        2 bytes
   106 ;; Hardware stack levels required when called: 1
   107 ;; This function calls:
   108 ;;		_count_primes
   109 ;; This function is called by:
   110 ;;		Startup code after reset
   111 ;; This function uses a non-reentrant model
   112 ;;
   113                           
   114                           	psect	text0
   115   0006C4                     __ptext0:
   116                           	callstack 0
   117   0006C4                     _main:
   118                           	callstack 30
   119   0006C4  0E00               	movlw	0
   120   0006C6  6E02               	movwf	(_count_primes$0+1)^0,c
   121   0006C8  0E01               	movlw	1
   122   0006CA  6E01               	movwf	_count_primes$0^0,c
   123   0006CC  0E27               	movlw	39
   124   0006CE  6E04               	movwf	(_count_primes$1+1)^0,c
   125   0006D0  0E10               	movlw	16
   126   0006D2  6E03               	movwf	_count_primes$1^0,c
   127   0006D4  EC02  F003         	call	_count_primes	;wreg free
   128   0006D8  C001  F001         	movff	?_count_primes,main@ans	;volatile
   129   0006DC  C002  F002         	movff	?_count_primes+1,main@ans+1	;volatile
   130   0006E0                     l7:
   131   0006E0  EF70  F003         	goto	l7
   132   0006E4  EF00  F000         	goto	start
   133   0006E8                     __end_of_main:
   134                           	callstack 0
   135                           
   136                           	psect	smallconst
   137   000600                     __psmallconst:
   138                           	callstack 0
   139   000600  00                 	db	0
   140   000601  00                 	db	0	; dummy byte at the end
   141   000000                     
   142                           	psect	rparam
   143   000000                     
   144                           	psect	idloc
   145                           
   146                           ;Config register IDLOC0 @ 0x200000
   147                           ;	unspecified, using default values
   148   200000                     	org	2097152
   149   200000  FF                 	db	255
   150                           
   151                           ;Config register IDLOC1 @ 0x200001
   152                           ;	unspecified, using default values
   153   200001                     	org	2097153
   154   200001  FF                 	db	255
   155                           
   156                           ;Config register IDLOC2 @ 0x200002
   157                           ;	unspecified, using default values
   158   200002                     	org	2097154
   159   200002  FF                 	db	255
   160                           
   161                           ;Config register IDLOC3 @ 0x200003
   162                           ;	unspecified, using default values
   163   200003                     	org	2097155
   164   200003  FF                 	db	255
   165                           
   166                           ;Config register IDLOC4 @ 0x200004
   167                           ;	unspecified, using default values
   168   200004                     	org	2097156
   169   200004  FF                 	db	255
   170                           
   171                           ;Config register IDLOC5 @ 0x200005
   172                           ;	unspecified, using default values
   173   200005                     	org	2097157
   174   200005  FF                 	db	255
   175                           
   176                           ;Config register IDLOC6 @ 0x200006
   177                           ;	unspecified, using default values
   178   200006                     	org	2097158
   179   200006  FF                 	db	255
   180                           
   181                           ;Config register IDLOC7 @ 0x200007
   182                           ;	unspecified, using default values
   183   200007                     	org	2097159
   184   200007  FF                 	db	255
   185                           
   186                           	psect	config
   187                           
   188                           ; Padding undefined space
   189   300000                     	org	3145728
   190   300000  FF                 	db	255
   191                           
   192                           ;Config register CONFIG1H @ 0x300001
   193                           ;	unspecified, using default values
   194                           ;	Oscillator Selection bits
   195                           ;	OSC = 0x7, unprogrammed default
   196                           ;	Fail-Safe Clock Monitor Enable bit
   197                           ;	FCMEN = 0x0, unprogrammed default
   198                           ;	Internal/External Oscillator Switchover bit
   199                           ;	IESO = 0x0, unprogrammed default
   200   300001                     	org	3145729
   201   300001  07                 	db	7
   202                           
   203                           ;Config register CONFIG2L @ 0x300002
   204                           ;	unspecified, using default values
   205                           ;	Power-up Timer Enable bit
   206                           ;	PWRT = 0x1, unprogrammed default
   207                           ;	Brown-out Reset Enable bits
   208                           ;	BOREN = 0x3, unprogrammed default
   209                           ;	Brown Out Reset Voltage bits
   210                           ;	BORV = 0x3, unprogrammed default
   211   300002                     	org	3145730
   212   300002  1F                 	db	31
   213                           
   214                           ;Config register CONFIG2H @ 0x300003
   215                           ;	Watchdog Timer Enable bit
   216                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   217                           ;	Watchdog Timer Postscale Select bits
   218                           ;	WDTPS = 0xF, unprogrammed default
   219   300003                     	org	3145731
   220   300003  1E                 	db	30
   221                           
   222                           ; Padding undefined space
   223   300004                     	org	3145732
   224   300004  FF                 	db	255
   225                           
   226                           ;Config register CONFIG3H @ 0x300005
   227                           ;	unspecified, using default values
   228                           ;	CCP2 MUX bit
   229                           ;	CCP2MX = 0x1, unprogrammed default
   230                           ;	PORTB A/D Enable bit
   231                           ;	PBADEN = 0x1, unprogrammed default
   232                           ;	Low-Power Timer1 Oscillator Enable bit
   233                           ;	LPT1OSC = 0x0, unprogrammed default
   234                           ;	MCLR Pin Enable bit
   235                           ;	MCLRE = 0x1, unprogrammed default
   236   300005                     	org	3145733
   237   300005  83                 	db	131
   238                           
   239                           ;Config register CONFIG4L @ 0x300006
   240                           ;	unspecified, using default values
   241                           ;	Stack Full/Underflow Reset Enable bit
   242                           ;	STVREN = 0x1, unprogrammed default
   243                           ;	Single-Supply ICSP Enable bit
   244                           ;	LVP = 0x1, unprogrammed default
   245                           ;	Extended Instruction Set Enable bit
   246                           ;	XINST = 0x0, unprogrammed default
   247                           ;	Background Debugger Enable bit
   248                           ;	DEBUG = 0x1, unprogrammed default
   249   300006                     	org	3145734
   250   300006  85                 	db	133
   251                           
   252                           ; Padding undefined space
   253   300007                     	org	3145735
   254   300007  FF                 	db	255
   255                           
   256                           ;Config register CONFIG5L @ 0x300008
   257                           ;	unspecified, using default values
   258                           ;	Code Protection bit
   259                           ;	CP0 = 0x1, unprogrammed default
   260                           ;	Code Protection bit
   261                           ;	CP1 = 0x1, unprogrammed default
   262                           ;	Code Protection bit
   263                           ;	CP2 = 0x1, unprogrammed default
   264                           ;	Code Protection bit
   265                           ;	CP3 = 0x1, unprogrammed default
   266   300008                     	org	3145736
   267   300008  0F                 	db	15
   268                           
   269                           ;Config register CONFIG5H @ 0x300009
   270                           ;	unspecified, using default values
   271                           ;	Boot Block Code Protection bit
   272                           ;	CPB = 0x1, unprogrammed default
   273                           ;	Data EEPROM Code Protection bit
   274                           ;	CPD = 0x1, unprogrammed default
   275   300009                     	org	3145737
   276   300009  C0                 	db	192
   277                           
   278                           ;Config register CONFIG6L @ 0x30000A
   279                           ;	unspecified, using default values
   280                           ;	Write Protection bit
   281                           ;	WRT0 = 0x1, unprogrammed default
   282                           ;	Write Protection bit
   283                           ;	WRT1 = 0x1, unprogrammed default
   284                           ;	Write Protection bit
   285                           ;	WRT2 = 0x1, unprogrammed default
   286                           ;	Write Protection bit
   287                           ;	WRT3 = 0x1, unprogrammed default
   288   30000A                     	org	3145738
   289   30000A  0F                 	db	15
   290                           
   291                           ;Config register CONFIG6H @ 0x30000B
   292                           ;	unspecified, using default values
   293                           ;	Configuration Register Write Protection bit
   294                           ;	WRTC = 0x1, unprogrammed default
   295                           ;	Boot Block Write Protection bit
   296                           ;	WRTB = 0x1, unprogrammed default
   297                           ;	Data EEPROM Write Protection bit
   298                           ;	WRTD = 0x1, unprogrammed default
   299   30000B                     	org	3145739
   300   30000B  E0                 	db	224
   301                           
   302                           ;Config register CONFIG7L @ 0x30000C
   303                           ;	unspecified, using default values
   304                           ;	Table Read Protection bit
   305                           ;	EBTR0 = 0x1, unprogrammed default
   306                           ;	Table Read Protection bit
   307                           ;	EBTR1 = 0x1, unprogrammed default
   308                           ;	Table Read Protection bit
   309                           ;	EBTR2 = 0x1, unprogrammed default
   310                           ;	Table Read Protection bit
   311                           ;	EBTR3 = 0x1, unprogrammed default
   312   30000C                     	org	3145740
   313   30000C  0F                 	db	15
   314                           
   315                           ;Config register CONFIG7H @ 0x30000D
   316                           ;	unspecified, using default values
   317                           ;	Boot Block Table Read Protection bit
   318                           ;	EBTRB = 0x1, unprogrammed default
   319   30000D                     	org	3145741
   320   30000D  40                 	db	64
   321                           tosu	equ	0xFFF
   322                           tosh	equ	0xFFE
   323                           tosl	equ	0xFFD
   324                           stkptr	equ	0xFFC
   325                           pclatu	equ	0xFFB
   326                           pclath	equ	0xFFA
   327                           pcl	equ	0xFF9
   328                           tblptru	equ	0xFF8
   329                           tblptrh	equ	0xFF7
   330                           tblptrl	equ	0xFF6
   331                           tablat	equ	0xFF5
   332                           prodh	equ	0xFF4
   333                           prodl	equ	0xFF3
   334                           indf0	equ	0xFEF
   335                           postinc0	equ	0xFEE
   336                           postdec0	equ	0xFED
   337                           preinc0	equ	0xFEC
   338                           plusw0	equ	0xFEB
   339                           fsr0h	equ	0xFEA
   340                           fsr0l	equ	0xFE9
   341                           wreg	equ	0xFE8
   342                           indf1	equ	0xFE7
   343                           postinc1	equ	0xFE6
   344                           postdec1	equ	0xFE5
   345                           preinc1	equ	0xFE4
   346                           plusw1	equ	0xFE3
   347                           fsr1h	equ	0xFE2
   348                           fsr1l	equ	0xFE1
   349                           bsr	equ	0xFE0
   350                           indf2	equ	0xFDF
   351                           postinc2	equ	0xFDE
   352                           postdec2	equ	0xFDD
   353                           preinc2	equ	0xFDC
   354                           plusw2	equ	0xFDB
   355                           fsr2h	equ	0xFDA
   356                           fsr2l	equ	0xFD9
   357                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      2       2
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0      25
                                              0 COMRAM     2     2      0
                       _count_primes
 ---------------------------------------------------------------------------------
 (1) _count_primes                                         4     0      4      24
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _count_primes

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      2       2       1        1.6%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBIGSFR           80      0       0      16        0.0%
ABS                  0      0       0      17        0.0%
BIGRAM             5FF      0       0      18        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Wed Oct 15 22:43:55 2025

                      l7 06E0                        l8 06E0                      l688 06C4  
                   _main 06C4                     start 0000             ___param_bank 0000  
                  ?_main 0001            ?_count_primes 0001          __initialization 06E8  
           __end_of_main 06E8                   ??_main 0001            __activetblptr 0000  
         ??_count_primes 0001                   isa$std 0001             __mediumconst 0000  
             __accesstop 0080  __end_of__initialization 06E8            ___rparam_used 0001  
         __pcstackCOMRAM 0001           _count_primes$0 0001           _count_primes$1 0003  
                __Hparam 0000                  __Lparam 0000             __psmallconst 0600  
                __pcinit 06E8                  __ramtop 0600                  __ptext0 06C4  
                main@ans 0001     end_of_initialization 06E8      start_initialization 06E8  
           _count_primes 0604              __smallconst 0600                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 0000  
