net Net_61
	term   ":ioport10:pin1.fb"
	switch ":ioport10:pin1.fb==>:ioport10:smartio_mux_out1.direct_in"
	switch ":ioport10:smartio_mux_out1.smartio_mux_out==>:IO[10]_out[1]_input_permute.ioport10_dsiOut1"
	switch ":IO[10]_out[1]_input_permute.IO[10]_out[1]==>:UDB_Array:DSI_new9:LHO_Sel88.1"
	switch ":UDB_Array:DSI_new9:LHO_Sel88.lho88==>:UDB_Array:DSI_new9:DOT_Sel8.23"
	switch ":UDB_Array:DSI_new9:DOT_Sel8.ot8==>:UDB_Array:DSI_new9:LHO_Sel57.7"
	switch ":UDB_Array:DSI_new9:LHO_Sel57.lho57==>:UDB_Array:DSI_new10:RVO_Sel8.12"
	switch ":UDB_Array:DSI_new10:RVO_Sel8.vo24==>:UDB_Array:UDBroute4:TOP_V_BOT24.1"
	switch ":UDB_Array:UDBroute4:TOP_V_BOT24.vi24==>:UDB_Array:UDBroute4:RVO_Sel8.31"
	switch ":UDB_Array:UDBroute4:RVO_Sel8.vo24==>:UDB_Array:UDBroute4:RVO1_V_2_31.1"
	switch ":UDB_Array:UDBroute4:RVO1_V_2_31.rvo_for_h31==>:UDB_Array:UDBroute4:RHO_Sel95.0"
	switch ":UDB_Array:UDBroute4:RHO_Sel95.rho95==>:UDB_Array:UDBroute4:RVO_Sel9.7"
	switch ":UDB_Array:UDBroute4:RVO_Sel9.vo25==>:UDB_Array:DSI_new4:RVO_Sel9.31"
	switch ":UDB_Array:DSI_new4:RVO_Sel9.vo25==>:UDB_Array:DSI_new4:RVO1_V_2_29.0"
	switch ":UDB_Array:DSI_new4:RVO1_V_2_29.rvo_for_h29==>:UDB_Array:DSI_new4:LHO_Sel89.14"
	switch ":UDB_Array:DSI_new4:LHO_Sel89.lho89==>:UDB_Array:DSI_new3:RVO_Sel7.15"
	switch ":UDB_Array:DSI_new3:RVO_Sel7.vo23==>:UDB_Array:UDBroute3:TOP_V_BOT23.0"
	switch ":UDB_Array:UDBroute3:TOP_V_BOT23.vi23==>:UDB_Array:UDBroute3:RVO_Sel7.31"
	switch ":UDB_Array:UDBroute3:RVO_Sel7.vo23==>:UDB_Array:DSI_new9:RVO_Sel7.31"
	switch ":UDB_Array:DSI_new9:RVO_Sel7.vo23==>:UDB_Array:DSI_new9:RVO1_V_2_23.0"
	switch ":UDB_Array:DSI_new9:RVO1_V_2_23.rvo_for_h23==>:UDB_Array:DSI_new9:LHO_Sel71.14"
	switch ":UDB_Array:DSI_new9:LHO_Sel71.lho71==>:UDB_Array:DSI_new10:LHO_Sel71.15"
	switch ":UDB_Array:DSI_new10:LHO_Sel71.lho71==>:UDB_Array:DSI_new11:RVO_Sel6.13"
	switch ":UDB_Array:DSI_new11:RVO_Sel6.vo22==>:UDB_Array:DSI_new11:LHO_Sel75.14"
	switch ":UDB_Array:DSI_new11:LHO_Sel75.lho75==>:UDB_Array:DSI_new11:LVO_Sel6.6"
	switch ":UDB_Array:DSI_new11:LVO_Sel6.vo6==>:UDB_Array:UDBroute5:TOP_V_BOT6.1"
	switch ":UDB_Array:UDBroute5:TOP_V_BOT6.vi6==>:UDB_Array:UDBroute5:LVO_Sel6.15"
	switch ":UDB_Array:UDBroute5:LVO_Sel6.vo6==>:UDB_Array:DSI_new5:LVO_Sel6.15"
	switch ":UDB_Array:DSI_new5:LVO_Sel6.vo6==>:UDB_Array:DSI_new5:LHO_Sel75.13"
	switch ":UDB_Array:DSI_new5:LHO_Sel75.lho75==>:UDB_Array:DSI_new5:RHO_Sel75.1"
	switch ":UDB_Array:DSI_new5:RHO_Sel75.rho75==>:UDB_Array:DSI_new5:RVO_Sel6.6"
	switch ":UDB_Array:DSI_new5:RVO_Sel6.vo22==>:UDB_Array:DSI_new5:RVO1_V_2_29.1"
	switch ":UDB_Array:DSI_new5:RVO1_V_2_29.rvo_for_h29==>:UDB_Array:DSI_new5:RHO_Sel89.0"
	switch ":UDB_Array:DSI_new5:RHO_Sel89.rho89==>:UDB_Array:DSI_new5:RVO_Sel7.7"
	switch ":UDB_Array:DSI_new5:RVO_Sel7.vo23==>:UDB_Array:UDBroute5:TOP_V_BOT23.0"
	switch ":UDB_Array:UDBroute5:TOP_V_BOT23.vi23==>:UDB_Array:UDBroute5:RVO_Sel7.31"
	switch ":UDB_Array:UDBroute5:RVO_Sel7.vo23==>:UDB_Array:UDBroute5:RVO1_V_2_31.0"
	switch ":UDB_Array:UDBroute5:RVO1_V_2_31.rvo_for_h31==>:UDB_Array:UDBroute5:LHO_Sel95.14"
	switch ":UDB_Array:UDBroute5:LHO_Sel95.lho95==>:UDB_Array:UDBroute5:TUI_Sel24.7"
	switch ":UDB_Array:UDBroute5:TUI_Sel24.tui24==>:UDB_Array:UDBroute5:LHO_Sel52.7"
	switch ":UDB_Array:UDBroute5:LHO_Sel52.lho52==>:UDB_Array:UDBroute5:TUI_Sel23.5"
	switch ":UDB_Array:UDBroute5:TUI_Sel23.tui23==>:UDB_Array:UDBroute5:LHO_Sel75.4"
	switch ":UDB_Array:UDBroute5:LHO_Sel75.lho75==>:UDB_Array:UDBroute5:TUI_Sel7.7"
	switch ":UDB_Array:UDBroute5:TUI_Sel7.tui7==>:UDB_Array:UDBroute5:LHO_Sel51.1"
	switch ":UDB_Array:UDBroute5:LHO_Sel51.lho51==>:UDB_Array:UDBroute5:TUI_Sel33.5"
	switch ":UDB_Array:UDBroute5:TUI_Sel33.tui33==>:UDB_Array:UDBroute5:LHO_Sel76.8"
	switch ":UDB_Array:UDBroute5:LHO_Sel76.lho76==>:UDB_Array:UDBroute5:TUI_Sel8.7"
	switch ":UDB_Array:UDBroute5:TUI_Sel8.tui8==>:UDB_Array:UDBroute5:LHO_Sel71.2"
	switch ":UDB_Array:UDBroute5:LHO_Sel71.lho71==>:UDB_Array:UDBroute5:LVO_Sel8.5"
	switch ":UDB_Array:UDBroute5:LVO_Sel8.vo8==>:UDB_Array:DSI_new5:LVO_Sel8.15"
	switch ":UDB_Array:DSI_new5:LVO_Sel8.vo8==>:UDB_Array:DSI_new5:LHO_Sel81.13"
	switch ":UDB_Array:DSI_new5:LHO_Sel81.lho81==>:UDB_Array:DSI_new5:RHO_Sel81.1"
	switch ":UDB_Array:DSI_new5:RHO_Sel81.rho81==>:UDB_Array:DSI_new5:RVO_Sel8.6"
	switch ":UDB_Array:DSI_new5:RVO_Sel8.vo24==>:UDB_Array:UDBroute5:TOP_V_BOT24.0"
	switch ":UDB_Array:UDBroute5:TOP_V_BOT24.vi24==>:UDB_Array:UDBroute5:RVO_Sel8.31"
	switch ":UDB_Array:UDBroute5:RVO_Sel8.vo24==>:UDB_Array:UDBroute5:RVO1_V_2_29.1"
	switch ":UDB_Array:UDBroute5:RVO1_V_2_29.rvo_for_h29==>:UDB_Array:UDBroute5:RHO_Sel89.0"
	switch ":UDB_Array:UDBroute5:RHO_Sel89.rho89==>:UDB_Array:UDBroute5:RVO_Sel9.7"
	switch ":UDB_Array:UDBroute5:RVO_Sel9.vo25==>:UDB_Array:DSI_new5:RVO_Sel9.31"
	switch ":UDB_Array:DSI_new5:RVO_Sel9.vo25==>:UDB_Array:DSI_new5:LHO_Sel80.14"
	switch ":UDB_Array:DSI_new5:LHO_Sel80.lho80==>:UDB_Array:DSI_new4:LHO_Sel80.15"
	switch ":UDB_Array:DSI_new4:LHO_Sel80.lho80==>:UDB_Array:DSI_new3:LHO_Sel80.15"
	switch ":UDB_Array:DSI_new3:LHO_Sel80.lho80==>:UDB_Array:DSI_new2:RVO_Sel6.14"
	switch ":UDB_Array:DSI_new2:RVO_Sel6.vo22==>:UDB_Array:UDBroute2:TOP_V_BOT22.0"
	switch ":UDB_Array:UDBroute2:TOP_V_BOT22.vi22==>:UDB_Array:UDBroute2:RVO_Sel6.31"
	switch ":UDB_Array:UDBroute2:RVO_Sel6.vo22==>:UDB_Array:DSI_new8:RVO_Sel6.31"
	switch ":UDB_Array:DSI_new8:RVO_Sel6.vo22==>:UDB_Array:DSI_new8:RVO1_V_2_31.1"
	switch ":UDB_Array:DSI_new8:RVO1_V_2_31.rvo_for_h31==>:UDB_Array:DSI_new8:RHO_Sel95.0"
	switch ":UDB_Array:DSI_new8:RHO_Sel95.rho95==>:UDB_Array:DSI_new7:LHO_Sel95.0"
	switch ":UDB_Array:DSI_new7:LHO_Sel95.lho95==>:UDB_Array:DSI_new7:DOP_Sel8.7"
	switch ":UDB_Array:DSI_new7:DOP_Sel8.op8==>:tr_group_permute_14.in_5"
	switch ":tr_group_permute_14.out_15==>:tr_group_permute_14.out_15_limit"
	switch ":tr_group_permute_14.out_15_limit==>:tr_group_permute_2.in_42"
	switch ":tr_group_permute_2.out_0==>:tr_group_permute_2.out_0_limit"
	switch ":tr_group_permute_2.out_0_limit==>:TCPWMcontainer:permute[0].0"
	switch ":TCPWMcontainer:permute[0].capture==>:TCPWMcontainer:TCPWM[0].capture"
	term   ":TCPWMcontainer:TCPWM[0].capture"
	switch ":TCPWMcontainer:permute[0].reload==>:TCPWMcontainer:TCPWM[0].reload"
	term   ":TCPWMcontainer:TCPWM[0].reload"
	switch ":TCPWMcontainer:permute[0].stop==>:TCPWMcontainer:TCPWM[0].stop"
	term   ":TCPWMcontainer:TCPWM[0].stop"
	switch ":TCPWMcontainer:permute[0].start==>:TCPWMcontainer:TCPWM[0].start"
	term   ":TCPWMcontainer:TCPWM[0].start"
end Net_61
net CPUSS_swj_swclk_tclk
	term   ":ioport6:pin7.fb"
	switch ":ioport6:pin7.fb==>:ioport6:smartio_mux_out7.direct_in"
	switch ":ioport6:smartio_mux_out7.smartio_mux_out==>:ioport6:hsiomIn7.hsiomIn7"
	switch ":ioport6:hsiomIn7.fixedOut7_DPSLP_5==>:CPUSS[0]swj_swclk_tclk_input_permute.ioport6_fixedOut7_DPSLP_5"
	switch ":CPUSS[0]swj_swclk_tclk_input_permute.CPUSS[0]swj_swclk_tclk==>:CPUSScontainer:CPUSS[0].swj_swclk_tclk"
	term   ":CPUSScontainer:CPUSS[0].swj_swclk_tclk"
end CPUSS_swj_swclk_tclk
net CPUSS_swj_swdio_tms
	term   ":ioport6:pin6.fb"
	switch ":ioport6:pin6.fb==>:ioport6:smartio_mux_out6.direct_in"
	switch ":ioport6:smartio_mux_out6.smartio_mux_out==>:ioport6:hsiomIn6.hsiomIn6"
	switch ":ioport6:hsiomIn6.fixedOut6_DPSLP_5==>:CPUSS[0]swj_swdio_tms_input_permute.ioport6_fixedOut6_DPSLP_5"
	switch ":CPUSS[0]swj_swdio_tms_input_permute.CPUSS[0]swj_swdio_tms==>:CPUSScontainer:CPUSS[0].swj_swdio_tms"
	term   ":CPUSScontainer:CPUSS[0].swj_swdio_tms"
end CPUSS_swj_swdio_tms
net Net_10_ff12
	term   ":Clockcontainer:Clock[0].ff_div_17"
	switch ":Clockcontainer:Clock[0].ff_div_17==>:Clockcontainer:ff_permute.ff_div_17"
	switch ":Clockcontainer:ff_permute.Clock[0]ff_div_25==>:TCPWMcontainer:TCPWM[6].clock"
	term   ":TCPWMcontainer:TCPWM[6].clock"
end Net_10_ff12
net Net_11
	term   ":TCPWMcontainer:TCPWM[6].line"
	switch ":TCPWMcontainer:TCPWM[6].line==>:ioport10:hsiomOut0.fixedIn0_ACT_0"
	switch ":ioport10:hsiomOut0.hsiomOut0==>:ioport10:smartio_mux_in0.direct_out"
	switch ":ioport10:smartio_mux_in0.smartio_mux_in==>:ioport10:pin0.pin_input"
	term   ":ioport10:pin0.pin_input"
end Net_11
net Net_22_ff11
	term   ":Clockcontainer:Clock[0].ff_div_11"
	switch ":Clockcontainer:Clock[0].ff_div_11==>:Clockcontainer:ff_permute.ff_div_11"
	switch ":Clockcontainer:ff_permute.Clock[0]ff_div_19==>:TCPWMcontainer:TCPWM[0].clock"
	term   ":TCPWMcontainer:TCPWM[0].clock"
end Net_22_ff11
net Net_41
	term   ":TCPWMcontainer:TCPWM[0].interrupt"
	switch ":TCPWMcontainer:TCPWM[0].interrupt==>:intc_0:interrupt90.interrupt"
	term   ":intc_0:interrupt90.interrupt"
end Net_41
net \UART:Net_1172\
	term   ":ioport5:pin0.fb"
	switch ":ioport5:pin0.fb==>:ioport5:smartio_mux_out0.direct_in"
	switch ":ioport5:smartio_mux_out0.smartio_mux_out==>:ioport5:hsiomIn0.hsiomIn0"
	switch ":ioport5:hsiomIn0.fixedOut0_ACT_6==>:SCB[5]uart_rx_input_permute.ioport5_fixedOut0_ACT_6"
	switch ":SCB[5]uart_rx_input_permute.SCB[5]uart_rx==>:SCBcontainer:SCB[5].uart_rx"
	term   ":SCBcontainer:SCB[5].uart_rx"
end \UART:Net_1172\
net \UART:Net_847_ff0\
	term   ":Clockcontainer:Clock[0].ff_div_5"
	switch ":Clockcontainer:Clock[0].ff_div_5==>:Clockcontainer:ff_permute.ff_div_5"
	switch ":Clockcontainer:ff_permute.Clock[0]ff_div_5==>:SCBcontainer:SCB[5].clock"
	term   ":SCBcontainer:SCB[5].clock"
end \UART:Net_847_ff0\
net \UART:intr_wire\
	term   ":SCBcontainer:SCB[5].interrupt"
	switch ":SCBcontainer:SCB[5].interrupt==>:intc_0:interrupt46.interrupt"
	term   ":intc_0:interrupt46.interrupt"
end \UART:intr_wire\
net \UART:tx_wire\
	term   ":SCBcontainer:SCB[5].uart_tx"
	switch ":SCBcontainer:SCB[5].uart_tx==>:ioport5:hsiomOut1.fixedIn1_ACT_6"
	switch ":ioport5:hsiomOut1.hsiomOut1==>:ioport5:smartio_mux_in1.direct_out"
	switch ":ioport5:smartio_mux_in1.smartio_mux_in==>:ioport5:pin1.pin_input"
	term   ":ioport5:pin1.pin_input"
end \UART:tx_wire\
