
---------- Begin Simulation Statistics ----------
final_tick                               184505791000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  95733                       # Simulator instruction rate (inst/s)
host_mem_usage                                 660164                       # Number of bytes of host memory used
host_op_rate                                    95921                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1044.57                       # Real time elapsed on the host
host_tick_rate                              176632237                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.184506                       # Number of seconds simulated
sim_ticks                                184505791000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.845058                       # CPI: cycles per instruction
system.cpu.discardedOps                        192136                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        50460340                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.541988                       # IPC: instructions per cycle
system.cpu.numCycles                        184505791                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526151     46.43%     46.43% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691081     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958393     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       134045451                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       211909                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        424879                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        13530                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1330079                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5031                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2660327                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5038                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4487857                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3736240                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80984                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2105494                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2103359                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.898599                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65479                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 13                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             708                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              420                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          167                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     50717230                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50717230                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50721744                       # number of overall hits
system.cpu.dcache.overall_hits::total        50721744                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1373577                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1373577                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1377484                       # number of overall misses
system.cpu.dcache.overall_misses::total       1377484                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  73993964000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  73993964000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  73993964000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  73993964000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52090807                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52090807                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52099228                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52099228                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.026369                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026369                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.026440                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026440                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53869.542079                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53869.542079                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53716.750249                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53716.750249                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1207545                       # number of writebacks
system.cpu.dcache.writebacks::total           1207545                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        44645                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        44645                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        44645                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        44645                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1328932                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1328932                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1329947                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1329947                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  67794107000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  67794107000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  67935856000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  67935856000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025512                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025512                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025527                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025527                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51013.977389                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51013.977389                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 51081.626561                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51081.626561                       # average overall mshr miss latency
system.cpu.dcache.replacements                1329882                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40334872                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40334872                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       806692                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        806692                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  33274449000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  33274449000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41141564                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41141564                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019608                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019608                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41248.021550                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41248.021550                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        30725                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        30725                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       775967                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       775967                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  29588751000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  29588751000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018861                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018861                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38131.455333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38131.455333                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10382358                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10382358                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       566885                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       566885                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  40719515000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  40719515000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949243                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949243                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.051774                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.051774                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71830.291858                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71830.291858                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        13920                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        13920                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       552965                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       552965                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  38205356000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  38205356000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.050503                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.050503                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69091.815938                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69091.815938                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         4514                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          4514                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         3907                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3907                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.463959                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.463959                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1015                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1015                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    141749000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    141749000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.120532                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.120532                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 139654.187192                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 139654.187192                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 184505791000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.730038                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52051766                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1329946                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.138255                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            315000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.730038                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995782                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995782                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53429250                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53429250                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 184505791000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 184505791000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 184505791000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42695245                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43485610                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11029317                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      6724802                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6724802                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      6724802                       # number of overall hits
system.cpu.icache.overall_hits::total         6724802                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          301                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            301                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          301                       # number of overall misses
system.cpu.icache.overall_misses::total           301                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     35402000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35402000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     35402000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35402000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      6725103                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6725103                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      6725103                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6725103                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000045                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000045                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 117614.617940                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 117614.617940                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 117614.617940                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 117614.617940                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          197                       # number of writebacks
system.cpu.icache.writebacks::total               197                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          301                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          301                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          301                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          301                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34800000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34800000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34800000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34800000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 115614.617940                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 115614.617940                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 115614.617940                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 115614.617940                       # average overall mshr miss latency
system.cpu.icache.replacements                    197                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      6724802                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6724802                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          301                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           301                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     35402000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35402000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      6725103                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6725103                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 117614.617940                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 117614.617940                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          301                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          301                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34800000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34800000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 115614.617940                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 115614.617940                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 184505791000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           100.784989                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6725103                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               301                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          22342.534884                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            143000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   100.784989                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.787383                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.787383                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          104                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6725404                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6725404                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 184505791000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 184505791000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 184505791000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 184505791000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196363                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   89                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1117119                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1117208                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  89                       # number of overall hits
system.l2.overall_hits::.cpu.data             1117119                       # number of overall hits
system.l2.overall_hits::total                 1117208                       # number of overall hits
system.l2.demand_misses::.cpu.inst                212                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             212828                       # number of demand (read+write) misses
system.l2.demand_misses::total                 213040                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               212                       # number of overall misses
system.l2.overall_misses::.cpu.data            212828                       # number of overall misses
system.l2.overall_misses::total                213040                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     30930000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  35946485000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      35977415000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     30930000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  35946485000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     35977415000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              301                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1329947                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1330248                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             301                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1329947                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1330248                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.704319                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.160027                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.160151                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.704319                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.160027                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.160151                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 145896.226415                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 168899.228485                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 168876.337777                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 145896.226415                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 168899.228485                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 168876.337777                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              184923                       # number of writebacks
system.l2.writebacks::total                    184923                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           212                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        212824                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            213036                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          212                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       212824                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           213036                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26690000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  31689416000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  31716106000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26690000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  31689416000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  31716106000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.704319                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.160024                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.160148                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.704319                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.160024                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.160148                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 125896.226415                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 148899.635379                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 148876.743837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 125896.226415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 148899.635379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 148876.743837                       # average overall mshr miss latency
system.l2.replacements                         216653                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1207545                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1207545                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1207545                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1207545                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          170                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              170                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          170                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          170                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          228                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           228                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            403368                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                403368                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          151970                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              151970                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  26648557000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   26648557000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        555338                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            555338                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.273653                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.273653                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 175354.063302                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 175354.063302                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       151970                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         151970                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  23609177000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23609177000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.273653                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.273653                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 155354.194907                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 155354.194907                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             89                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 89                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          212                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              212                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     30930000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     30930000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          301                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            301                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.704319                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.704319                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 145896.226415                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 145896.226415                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          212                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          212                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26690000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26690000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.704319                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.704319                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 125896.226415                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 125896.226415                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        713751                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            713751                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        60858                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           60858                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9297928000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9297928000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       774609                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        774609                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.078566                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.078566                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 152780.702619                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 152780.702619                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        60854                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        60854                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8080239000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8080239000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.078561                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.078561                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 132780.737503                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 132780.737503                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 184505791000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1013.070868                       # Cycle average of tags in use
system.l2.tags.total_refs                     2646564                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    217677                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.158216                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    122000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.487481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         5.498497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       996.084890                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.011218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.972739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989327                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          250                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          626                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5511271                       # Number of tag accesses
system.l2.tags.data_accesses                  5511271                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 184505791000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1479156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1696.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1686601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.038990027250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        69700                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        69700                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2050379                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1411550                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      213036                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     184923                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1704288                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1479384                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  15991                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   228                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       8.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      32.28                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1704288                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::9                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1479384                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::9                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  175661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  176072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  178388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  179538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  180554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  182884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  184460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  185646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   35804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   34940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  32609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  31439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  30415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  28082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  26493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  25293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  34356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  35451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  38820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  42259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  46143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  51058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  62039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  67362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  74685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  76199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  77448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  77773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  78187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  78520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  74689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  74207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  73700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  73120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  68517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  64768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  60485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  55251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  48121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  43285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        69700                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.222224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.571762                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     98.131822                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         69684     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            3      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            6      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         69700                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        69700                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      21.221535                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.687129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.895587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21222     30.45%     30.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3257      4.67%     35.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5320      7.63%     42.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1607      2.31%     45.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1020      1.46%     46.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             2100      3.01%     49.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             2695      3.87%     53.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23             1949      2.80%     56.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24            20770     29.80%     86.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25             1058      1.52%     87.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26             1192      1.71%     89.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27              569      0.82%     90.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28              469      0.67%     90.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29              389      0.56%     91.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30              851      1.22%     92.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31              295      0.42%     92.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32             4663      6.69%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33              160      0.23%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34               14      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                2      0.00%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                7      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                4      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38               10      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                7      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40               64      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         69700                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                 1023424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               109074432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94680576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    591.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    513.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  184505724000                       # Total gap between requests
system.mem_ctrls.avgGap                     463629.98                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       108544                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    107942464                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     94665024                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 588295.897986204713                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 585035642.594004034996                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 513073456.865101873875                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1696                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1702592                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1479384                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     93078000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 132347852750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4175362346000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     54880.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     77733.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2822365.49                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       108544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    108965376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     109073920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       108544                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       108544                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     94680576                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     94680576                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          212                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       212823                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         213035                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       184923                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        184923                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       588296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    590579707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        591168003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       588296                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       588296                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    513157747                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       513157747                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    513157747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       588296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    590579707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1104325750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1688297                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1479141                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       103009                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       100079                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        98940                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       101894                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       109349                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       101509                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       125083                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       118959                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       123045                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        97751                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       117905                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        97983                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       118369                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        95252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        86754                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        89880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        85512                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        86257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        88104                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        96336                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        88093                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       112144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       105520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       111072                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        86625                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       105546                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        79312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        84825                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       105328                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        81667                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        72920                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            100785362000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            8441485000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       132440930750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                59696.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           78446.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1512733                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1295539                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.60                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.59                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       359160                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   564.409756                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   512.015197                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   217.582962                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        13860      3.86%      3.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         4796      1.34%      5.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3651      1.02%      6.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        13705      3.82%     10.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639       265461     73.91%     83.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1466      0.41%     84.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1581      0.44%     84.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         2399      0.67%     85.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        52241     14.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       359160                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             108051008                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           94665024                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              585.623938                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              513.073457                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.58                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               4.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 184505791000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1309069020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       695775300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     6131960520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3924636120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 14564509440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  33608776620                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  42548096160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  102782823180                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   557.070987                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 110196886750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6160960000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  68147944250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1255376220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       667236900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     5922451500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3796479900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 14564509440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  33503987820                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  42636339360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  102346381140                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   554.705522                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 110423091750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6160960000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  67921739250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 184505791000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              61066                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       184923                       # Transaction distribution
system.membus.trans_dist::CleanEvict            26920                       # Transaction distribution
system.membus.trans_dist::ReadExReq            151970                       # Transaction distribution
system.membus.trans_dist::ReadExResp           151969                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         61066                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       637914                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 637914                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    203754496                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               203754496                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            213036                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  213036    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              213036                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 184505791000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          6342415000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7131361250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            774910                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1392468                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          197                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          154067                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           555338                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          555337                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           301                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       774609                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          799                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3989775                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3990574                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       254976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1299195392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1299450368                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          216653                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94680576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1546901                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012008                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.108962                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1528333     98.80%     98.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  18561      1.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1546901                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 184505791000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        21984199000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5117000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22609085996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            12.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
