You are optimizing a Triton kernel based on algorithmic analysis.

# PyTorch Reference (Target Behavior)

```python
import torch
import torch.nn as nn

class Model(nn.Module):
    """
    Performs a 2D transposed convolution operation with asymmetric input and kernel, with optional padding.

    Args:
        in_channels (int): Number of channels in the input tensor.
        out_channels (int): Number of channels produced by the convolution.
        kernel_size (tuple): Size of the convolution kernel (height, width).
        stride (tuple, optional): Stride of the convolution (height, width). Defaults to (1, 1).
        padding (tuple, optional): Padding applied to the input (height, width). Defaults to (0, 0).
        bias (bool, optional): If `True`, adds a learnable bias to the output. Defaults to `False`.
    """
    def __init__(self, in_channels: int, out_channels: int, kernel_size: tuple, stride: tuple = (1, 1), padding: tuple = (0, 0), bias: bool = False):
        super(Model, self).__init__()
        self.conv_transpose2d = nn.ConvTranspose2d(in_channels, out_channels, kernel_size, stride=stride, padding=padding, bias=bias)
        
    def forward(self, x: torch.Tensor) -> torch.Tensor:
        """
        Performs the 2D transposed convolution.

        Args:
            x (torch.Tensor): Input tensor of shape (batch_size, in_channels, height, width).

        Returns:
            torch.Tensor: Output tensor of shape (batch_size, out_channels, height_out, width_out).
        """
        return self.conv_transpose2d(x)

# Test code
batch_size = 8
in_channels = 32
out_channels = 32
kernel_size = (3, 7)
height = 512
width = 1024
stride = (1, 1)
padding = (1, 3)

def get_inputs():
    x = torch.rand(batch_size, in_channels, height, width)
    return [x]

def get_init_inputs():
    return [in_channels, out_channels, kernel_size, stride, padding]
```

**CRITICAL**: Study the PyTorch code carefully to understand:
- What does `forward()` return? (full output sequence vs final hidden state only)
- What is the computational pattern?
- What are the input/output shapes?

Your optimized kernel MUST match this exact behavior.

---

# Analysis Results

**Bottleneck**: The kernel computes conv-transpose via deeply nested loops over Cin, kH, and kW per (Cout-tile, HW-tile), performing many small, poorly vectorized scalar loads and FMAs with limited data reuse and no reduction to a GEMM-like structure. This leads to low arithmetic intensity, poor cache reuse, and underutilization of GPU tensor/matrix units.

**Optimization Strategy**: Replace the direct spatial-loop algorithm with a GEMM-style formulation of transposed convolution (implicit im2col) and implement it as a blocked matrix multiplication in Triton, where M = Cout, N = N * H_out * W_out, and K = Cin * kH * kW, using an indexing scheme that implicitly gathers the correct input positions without materializing im2col.

**Implementation Plan**: N/A

**Expected Speedup**: 200-300% vs current Triton kernel (2-3x faster), likely achieving parity or modest speedup (20-50%) over the PyTorch ConvTranspose2d baseline for this configuration.

---

# Current Kernel (needs optimization)

```python
import torch
import torch.nn as nn
import triton
import triton.language as tl


@triton.jit
def conv_transpose2d_kernel(
    x_ptr,        # float32[N, Cin, H_in, W_in]
    w_ptr,        # float32[Cin, Cout, kH, kW]
    b_ptr,        # float32[Cout] or dummy
    out_ptr,      # float32[N, Cout, H_out, W_out]
    N, Cin, Cout,
    H_in, W_in,
    H_out, W_out,
    kH, kW,
    stride_h, stride_w,
    pad_h, pad_w,
    HAS_BIAS: tl.constexpr,
    BLOCK_HW: tl.constexpr,
    BLOCK_CO: tl.constexpr,
):
    # Program IDs
    pid_n = tl.program_id(axis=0)
    pid_hw = tl.program_id(axis=1)
    pid_co = tl.program_id(axis=2)

    n = pid_n  # batch index

    # Offsets along output channels
    co_offsets = pid_co * BLOCK_CO + tl.arange(0, BLOCK_CO)
    mask_co = co_offsets < Cout

    # Offsets along flattened spatial dimension (H_out * W_out)
    hw_offsets = pid_hw * BLOCK_HW + tl.arange(0, BLOCK_HW)
    mask_hw = hw_offsets < (H_out * W_out)

    # Compute (oh, ow) from flat offsets
    oh = hw_offsets // W_out
    ow = hw_offsets % W_out

    # Prepare accumulator [BLOCK_CO, BLOCK_HW]
    acc = tl.zeros((BLOCK_CO, BLOCK_HW), dtype=tl.float32)

    # Precompute strides for weight [Cin, Cout, kH, kW]
    stride_w_cin = Cout * kH * kW
    stride_w_co = kH * kW
    stride_w_kh = kW
    # stride_w_kw = 1

    # Base offset for this batch in input and output tensors
    in_batch_stride = Cin * H_in * W_in
    out_batch_stride = Cout * H_out * W_out
    x_batch_ptr = x_ptr + n * in_batch_stride
    out_batch_ptr = out_ptr + n * out_batch_stride

    # Loop over input channels and kernel spatial dimensions
    for ci in range(0, Cin):
        x_ci_ptr = x_batch_ptr + ci * (H_in * W_in)

        for kh in range(0, kH):
            # Compute input height indices for all output positions in this tile
            h_in_numer = oh + pad_h - kh
            h_ge_zero = h_in_numer >= 0
            hi = h_in_numer // stride_h
            h_in_range = hi < H_in
            h_divisible = (h_in_numer % stride_h) == 0
            h_mask = h_ge_zero & h_in_range & h_divisible

            for kw in range(0, kW):
                # Compute input width indices
                w_in_numer = ow + pad_w - kw
                w_ge_zero = w_in_numer >= 0
                wi = w_in_numer // stride_w
                w_in_range = wi < W_in
                w_divisible = (w_in_numer % stride_w) == 0

                # Combined valid mask for input positions
                mask_in_hw = mask_hw & h_mask & w_ge_zero & w_in_range & w_divisible

                # Compute input offsets for this (ci, kh, kw) for all HW in tile
                x_hw_offsets = hi * W_in + wi
                x_ptr_offsets = x_ci_ptr + x_hw_offsets

                x_vals = tl.load(x_ptr_offsets, mask=mask_in_hw, other=0.0)  # [BLOCK_HW]
                x_tile = x_vals[None, :]  # [1, BLOCK_HW]

                # Compute weight offsets for this (ci, kh, kw) and CO tile
                w_offsets = (
                    ci * stride_w_cin
                    + co_offsets * stride_w_co
                    + kh * stride_w_kh
                    + kw
                )
                w_vals = tl.load(w_ptr + w_offsets, mask=mask_co, other=0.0)  # [BLOCK_CO]
                w_tile = w_vals[:, None]  # [BLOCK_CO, 1]

                # Outer-product accumulate
                acc += w_tile * x_tile

    # Add bias if present
    if HAS_BIAS:
        b_vals = tl.load(b_ptr + co_offsets, mask=mask_co, other=0.0)  # [BLOCK_CO]
        b_tile = b_vals[:, None]  # [BLOCK_CO, 1]
        acc += b_tile

    # Store results
    out_hw_offsets = oh * W_out + ow  # [BLOCK_HW]
    out_offsets = co_offsets[:, None] * (H_out * W_out) + out_hw_offsets[None, :]
    store_mask = mask_co[:, None] & mask_hw[None, :]

    tl.store(out_batch_ptr + out_offsets, acc, mask=store_mask)


def triton_conv_transpose2d(x: torch.Tensor,
                            weight: torch.Tensor,
                            bias: torch.Tensor,
                            stride: tuple,
                            padding: tuple) -> torch.Tensor:
    """
    x:       [N, Cin, H_in, W_in]
    weight:  [Cin, Cout, kH, kW] (PyTorch ConvTranspose2d layout)
    bias:    [Cout] or None
    stride:  (stride_h, stride_w)
    padding: (pad_h, pad_w)
    """
    assert x.is_cuda and weight.is_cuda, "Inputs must be CUDA tensors for Triton kernel."

    x = x.contiguous()
    weight = weight.contiguous()
    if bias is not None:
        bias = bias.contiguous()

    N, Cin, H_in, W_in = x.shape
    Cin_w, Cout, kH, kW = weight.shape
    assert Cin_w == Cin, "Inconsistent in_channels between input and weight."

    stride_h, stride_w = int(stride[0]), int(stride[1])
    pad_h, pad_w = int(padding[0]), int(padding[1])

    # Standard ConvTranspose2d output shape (dilation=1, output_padding=0)
    H_out = (H_in - 1) * stride_h - 2 * pad_h + kH
    W_out = (W_in - 1) * stride_w - 2 * pad_w + kW

    out = torch.empty((N, Cout, H_out, W_out), device=x.device, dtype=x.dtype)

    BLOCK_HW = 64  # must be power-of-two
    BLOCK_CO = 32  # must be power-of-two

    has_bias = bias is not None
    b_ptr = bias if has_bias else out.new_empty(1)

    grid = (
        N,
        triton.cdiv(H_out * W_out, BLOCK_HW),
        triton.cdiv(Cout, BLOCK_CO),
    )

    conv_transpose2d_kernel[grid](
        x, weight, b_ptr, out,
        N, Cin, Cout,
        H_in, W_in,
        H_out, W_out,
        kH, kW,
        stride_h, stride_w,
        pad_h, pad_w,
        HAS_BIAS=has_bias,
        BLOCK_HW=BLOCK_HW,
        BLOCK_CO=BLOCK_CO,
        num_warps=4,
        num_stages=2,
    )

    return out


class ModelNew(nn.Module):
    """
    Triton-accelerated 2D transposed convolution, API-compatible with the given Model.
    """
    def __init__(self,
                 in_channels: int,
                 out_channels: int,
                 kernel_size: tuple,
                 stride: tuple = (1, 1),
                 padding: tuple = (0, 0),
                 bias: bool = False):
        super().__init__()
        # Keep a standard ConvTranspose2d module to own parameters/state_dict
        self.conv_transpose2d = nn.ConvTranspose2d(
            in_channels,
            out_channels,
            kernel_size,
            stride=stride,
            padding=padding,
            bias=bias,
        )

    def forward(self, x: torch.Tensor) -> torch.Tensor:
        if not x.is_cuda:
            # Fallback to PyTorch implementation on CPU
            return self.conv_transpose2d(x)

        w = self.conv_transpose2d.weight
        b = self.conv_transpose2d.bias
        stride = self.conv_transpose2d.stride
        padding = self.conv_transpose2d.padding

        return triton_conv_transpose2d(x, w, b, stride, padding)
```

---

# Your Task

Implement the optimization strategy above. Focus on the specific bottleneck identified.

## Key Requirements

1. **Preserve correctness**: Maintain the same input/output behavior
2. **Apply the optimization**: Follow the implementation plan exactly
3. **Use valid Triton syntax**:
   - Every kernel MUST have `@triton.jit` decorator
   - Grid size MUST be > 0: use `triton.cdiv(N, BLOCK)` or `max(1, N // BLOCK)`
   - BLOCK sizes MUST be power-of-2: 16, 32, 64, 128, 256
   - No `continue`, `break`, `return` inside kernels (use masking)
   - Prefer `tl.dot(a, b, allow_tf32=True)` for matmul operations

4. **CRITICAL for RNN/GRU/LSTM Persistent Kernels**:
   - Time loop MUST be inside @triton.jit kernel, NOT in Python forward()
   - **HYBRID computation strategy** (CRITICAL for performance):
     * Precompute input-side gates OUTSIDE kernel: `gates_x = (T*B, In) @ W_ih` (ONE large GEMM)
     * INSIDE kernel: only recurrent-side: `for t: gates_h = h @ W_hh` (T small GEMMs)
   - CORRECT (FAST - use this):
     ```python
     # Python forward():
     gates_x_all = x.reshape(T*B, In) @ W_ih + b_ih  # ONE large GEMM
     gates_x_all = gates_x_all.view(T, B, 3*H)
     gru_persistent_kernel[grid](gates_x_all, h0, W_hh, ...)  # Launch ONCE

     @triton.jit
     def gru_persistent_kernel(gates_x_ptr, h_ptr, W_hh_ptr, ...):
         for t in range(T):  # Inside kernel
             gates_x_t = tl.load(gates_x_ptr + t*...)  # Precomputed
             gates_h = h @ W_hh  # Only recurrent GEMM
             h = (1-z)*n + z*h   # Fuse and update
     ```

5. **Output format**:
   - Imports: `import torch, torch.nn as nn, triton, triton.language as tl`
   - `@triton.jit` kernel(s)
   - Wrapper function(s)
   - `class ModelNew(nn.Module)` â€” REQUIRED
   - NO testing code, NO `if __name__ == "__main__"`

---

Generate the optimized kernel now. Output ONLY the complete Python code.
