

================================================================
== Vitis HLS Report for 'kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20'
================================================================
* Date:           Mon May 20 14:15:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kalman_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_89_19_VITIS_LOOP_90_20  |       19|       19|         5|          1|          1|    16|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.39>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten45 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten45"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body366.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i"   --->   Operation 15 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten45_load = load i5 %indvar_flatten45" [kalman_hls/kalman.cpp:89]   --->   Operation 16 'load' 'indvar_flatten45_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln1271 = shl i3 %i_1, i3 1"   --->   Operation 17 'shl' 'shl_ln1271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.36ns)   --->   "%icmp_ln89 = icmp_eq  i5 %indvar_flatten45_load, i5 16" [kalman_hls/kalman.cpp:89]   --->   Operation 19 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.78ns)   --->   "%add_ln89_1 = add i5 %indvar_flatten45_load, i5 1" [kalman_hls/kalman.cpp:89]   --->   Operation 20 'add' 'add_ln89_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %for.cond.cleanup365.i, void %for.body409.i.preheader.exitStub" [kalman_hls/kalman.cpp:89]   --->   Operation 21 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [kalman_hls/kalman.cpp:90]   --->   Operation 22 'load' 'j_load' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.65ns)   --->   "%add_ln89 = add i3 %i_1, i3 1" [kalman_hls/kalman.cpp:89]   --->   Operation 23 'add' 'add_ln89' <Predicate = (!icmp_ln89)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.13ns)   --->   "%icmp_ln90 = icmp_eq  i3 %j_load, i3 4" [kalman_hls/kalman.cpp:90]   --->   Operation 24 'icmp' 'icmp_ln90' <Predicate = (!icmp_ln89)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.98ns)   --->   "%select_ln89 = select i1 %icmp_ln90, i3 0, i3 %j_load" [kalman_hls/kalman.cpp:89]   --->   Operation 25 'select' 'select_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln1271_1 = shl i3 %add_ln89, i3 1"   --->   Operation 26 'shl' 'shl_ln1271_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.98ns)   --->   "%select_ln89_1 = select i1 %icmp_ln90, i3 %add_ln89, i3 %i_1" [kalman_hls/kalman.cpp:89]   --->   Operation 27 'select' 'select_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i3 %select_ln89_1" [kalman_hls/kalman.cpp:91]   --->   Operation 28 'trunc' 'trunc_ln91' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.98ns)   --->   "%select_ln89_2 = select i1 %icmp_ln90, i3 %shl_ln1271_1, i3 %shl_ln1271" [kalman_hls/kalman.cpp:89]   --->   Operation 29 'select' 'select_ln89_2' <Predicate = (!icmp_ln89)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i3 %select_ln89_2" [kalman_hls/kalman.cpp:89]   --->   Operation 30 'zext' 'zext_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%K_V_addr = getelementptr i32 %K_V, i64 0, i64 %zext_ln89"   --->   Operation 31 'getelementptr' 'K_V_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%K_V_load = load i3 %K_V_addr" [kalman_hls/kalman.cpp:89]   --->   Operation 32 'load' 'K_V_load' <Predicate = (!icmp_ln89)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 33 [1/1] (0.98ns)   --->   "%select_ln89_4 = select i1 %icmp_ln90, i3 %shl_ln1271_1, i3 %shl_ln1271" [kalman_hls/kalman.cpp:89]   --->   Operation 33 'select' 'select_ln89_4' <Predicate = (!icmp_ln89)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln89 = or i3 %select_ln89_4, i3 1" [kalman_hls/kalman.cpp:89]   --->   Operation 34 'or' 'or_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i3 %or_ln89"   --->   Operation 35 'zext' 'zext_ln1271' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%K_V_addr_1 = getelementptr i32 %K_V, i64 0, i64 %zext_ln1271"   --->   Operation 36 'getelementptr' 'K_V_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.32ns)   --->   "%K_V_load_1 = load i3 %K_V_addr_1" [kalman_hls/kalman.cpp:89]   --->   Operation 37 'load' 'K_V_load_1' <Predicate = (!icmp_ln89)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%j_4_cast = zext i3 %select_ln89" [kalman_hls/kalman.cpp:89]   --->   Operation 38 'zext' 'j_4_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%H_addr = getelementptr i17 %H, i64 0, i64 %j_4_cast"   --->   Operation 39 'getelementptr' 'H_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.96ns)   --->   "%xor_ln1273 = xor i3 %select_ln89, i3 4"   --->   Operation 40 'xor' 'xor_ln1273' <Predicate = (!icmp_ln89)> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i3 %xor_ln1273"   --->   Operation 41 'zext' 'zext_ln1273_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%H_addr_1 = getelementptr i17 %H, i64 0, i64 %zext_ln1273_1"   --->   Operation 42 'getelementptr' 'H_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (2.32ns)   --->   "%H_load = load i3 %H_addr"   --->   Operation 43 'load' 'H_load' <Predicate = (!icmp_ln89)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 8> <ROM>
ST_1 : Operation 44 [2/2] (2.32ns)   --->   "%H_load_1 = load i3 %H_addr_1"   --->   Operation 44 'load' 'H_load_1' <Predicate = (!icmp_ln89)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 8> <ROM>
ST_1 : Operation 45 [1/1] (1.65ns)   --->   "%add_ln90 = add i3 %select_ln89, i3 1" [kalman_hls/kalman.cpp:90]   --->   Operation 45 'add' 'add_ln90' <Predicate = (!icmp_ln89)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln90 = store i5 %add_ln89_1, i5 %indvar_flatten45" [kalman_hls/kalman.cpp:90]   --->   Operation 46 'store' 'store_ln90' <Predicate = (!icmp_ln89)> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln90 = store i3 %select_ln89_1, i3 %i" [kalman_hls/kalman.cpp:90]   --->   Operation 47 'store' 'store_ln90' <Predicate = (!icmp_ln89)> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln90 = store i3 %add_ln90, i3 %j" [kalman_hls/kalman.cpp:90]   --->   Operation 48 'store' 'store_ln90' <Predicate = (!icmp_ln89)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 49 [1/2] (2.32ns)   --->   "%K_V_load = load i3 %K_V_addr" [kalman_hls/kalman.cpp:89]   --->   Operation 49 'load' 'K_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 50 [1/2] (2.32ns)   --->   "%K_V_load_1 = load i3 %K_V_addr_1" [kalman_hls/kalman.cpp:89]   --->   Operation 50 'load' 'K_V_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 51 [1/2] (2.32ns)   --->   "%H_load = load i3 %H_addr"   --->   Operation 51 'load' 'H_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 8> <ROM>
ST_2 : Operation 52 [1/2] (2.32ns)   --->   "%H_load_1 = load i3 %H_addr_1"   --->   Operation 52 'load' 'H_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 8> <ROM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i32 %K_V_load" [kalman_hls/kalman.cpp:89]   --->   Operation 53 'sext' 'sext_ln89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln89_1 = sext i32 %K_V_load_1" [kalman_hls/kalman.cpp:89]   --->   Operation 54 'sext' 'sext_ln89_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i17 %H_load"   --->   Operation 55 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (6.91ns)   --->   "%mul_ln818 = mul i48 %zext_ln818, i48 %sext_ln89"   --->   Operation 56 'mul' 'mul_ln818' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i17 %H_load_1"   --->   Operation 57 'zext' 'zext_ln1347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (6.91ns)   --->   "%mul_ln1347 = mul i48 %zext_ln1347, i48 %sext_ln89_1"   --->   Operation 58 'mul' 'mul_ln1347' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 59 [1/2] (6.91ns)   --->   "%mul_ln818 = mul i48 %zext_ln818, i48 %sext_ln89"   --->   Operation 59 'mul' 'mul_ln818' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/2] (6.91ns)   --->   "%mul_ln1347 = mul i48 %zext_ln1347, i48 %sext_ln89_1"   --->   Operation 60 'mul' 'mul_ln1347' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %mul_ln818, i32 16, i32 47"   --->   Operation 61 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = (icmp_ln89)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.42>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_89_19_VITIS_LOOP_90_20_str"   --->   Operation 62 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 63 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln91, i2 0" [kalman_hls/kalman.cpp:91]   --->   Operation 64 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 65 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i3 %select_ln89"   --->   Operation 66 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.73ns)   --->   "%add_ln91 = add i4 %tmp_s, i4 %zext_ln1273" [kalman_hls/kalman.cpp:91]   --->   Operation 67 'add' 'add_ln91' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i4 %add_ln91" [kalman_hls/kalman.cpp:91]   --->   Operation 68 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%temp_V_addr = getelementptr i32 %temp_V, i64 0, i64 %zext_ln91" [kalman_hls/kalman.cpp:91]   --->   Operation 69 'getelementptr' 'temp_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [kalman_hls/kalman.cpp:90]   --->   Operation 70 'specloopname' 'specloopname_ln90' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln838_s = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_1, i16 0"   --->   Operation 71 'bitconcatenate' 'shl_ln838_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (3.10ns)   --->   "%add_ln1347 = add i48 %shl_ln838_s, i48 %mul_ln1347"   --->   Operation 72 'add' 'add_ln1347' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln818_4 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347, i32 16, i32 47"   --->   Operation 73 'partselect' 'trunc_ln818_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (2.32ns)   --->   "%store_ln1420 = store i32 %trunc_ln818_4, i4 %temp_V_addr"   --->   Operation 74 'store' 'store_ln1420' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln90 = br void %for.body366.i" [kalman_hls/kalman.cpp:90]   --->   Operation 75 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.4ns
The critical path consists of the following:
	'alloca' operation ('j') [4]  (0 ns)
	'load' operation ('j_load', kalman_hls/kalman.cpp:90) on local variable 'j' [20]  (0 ns)
	'icmp' operation ('icmp_ln90', kalman_hls/kalman.cpp:90) [24]  (1.13 ns)
	'select' operation ('select_ln89', kalman_hls/kalman.cpp:89) [25]  (0.98 ns)
	'xor' operation ('xor_ln1273') [45]  (0.965 ns)
	'getelementptr' operation ('H_addr_1') [47]  (0 ns)
	'load' operation ('H_load_1') on array 'H' [55]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('K_V_load', kalman_hls/kalman.cpp:89) on array 'K_V' [33]  (2.32 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln818') [54]  (6.91 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln818') [54]  (6.91 ns)

 <State 5>: 5.42ns
The critical path consists of the following:
	'add' operation ('add_ln1347') [60]  (3.1 ns)
	'store' operation ('store_ln1420') of variable 'trunc_ln818_4' on array 'temp_V' [62]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
