Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s50a-5-vq100

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/akilinc17/Downloads/Final_Project/slowerClock.vhd" in Library work.
Architecture behavioral of Entity slowerclock is up to date.
Compiling vhdl file "C:/Users/akilinc17/Downloads/Final_Project/driver.vhd" in Library work.
WARNING:HDLParsers:1406 - "C:/Users/akilinc17/Downloads/Final_Project/driver.vhd" Line 52. No sensitivity list and no wait in the process
Architecture behavioral of Entity driver is up to date.
Compiling vhdl file "C:/Users/akilinc17/Downloads/Final_Project/decoder.vhd" in Library work.
Architecture behavioral of Entity decoder is up to date.
Compiling vhdl file "C:/Users/akilinc17/Downloads/Final_Project/selector.vhd" in Library work.
WARNING:HDLParsers:1406 - "C:/Users/akilinc17/Downloads/Final_Project/selector.vhd" Line 42. No sensitivity list and no wait in the process
Architecture behavioral of Entity mine_selector is up to date.
Compiling vhdl file "C:/Users/akilinc17/Downloads/Final_Project/sevenSegment.vhd" in Library work.
Architecture behavioral of Entity sevensegment is up to date.
Compiling vhdl file "C:/Users/akilinc17/Downloads/Final_Project/main.vhd" in Library work.
Entity <main> compiled.
WARNING:HDLParsers:1406 - "C:/Users/akilinc17/Downloads/Final_Project/main.vhd" Line 81. No sensitivity list and no wait in the process
Entity <main> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <main> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mine_selector> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sevenSegment> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <slowerClock> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <driver> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <decoder> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <main> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/akilinc17/Downloads/Final_Project/main.vhd" line 81: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <mode>, <hit>, <column>, <prevA>, <prevB>, <prevC>, <prevD>, <prevE>, <prevF>, <prevG>, <prevH>, <selected>
Entity <main> analyzed. Unit <main> generated.

Analyzing Entity <mine_selector> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/akilinc17/Downloads/Final_Project/selector.vhd" line 42: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <selector>
Entity <mine_selector> analyzed. Unit <mine_selector> generated.

Analyzing Entity <sevenSegment> in library <work> (Architecture <behavioral>).
Entity <sevenSegment> analyzed. Unit <sevenSegment> generated.

Analyzing Entity <slowerClock> in library <work> (Architecture <Behavioral>).
Entity <slowerClock> analyzed. Unit <slowerClock> generated.

Analyzing Entity <driver> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "C:/Users/akilinc17/Downloads/Final_Project/driver.vhd" line 54: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <clk>
Entity <driver> analyzed. Unit <driver> generated.

Analyzing Entity <decoder> in library <work> (Architecture <Behavioral>).
Entity <decoder> analyzed. Unit <decoder> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mine_selector>.
    Related source file is "C:/Users/akilinc17/Downloads/Final_Project/selector.vhd".
    Found 1-of-8 decoder for signal <selected>.
    Summary:
	inferred   1 Decoder(s).
Unit <mine_selector> synthesized.


Synthesizing Unit <slowerClock>.
    Related source file is "C:/Users/akilinc17/Downloads/Final_Project/slowerClock.vhd".
    Found 28-bit up accumulator for signal <clkCounter>.
    Found 1-bit register for signal <temp>.
    Found 28-bit comparator less for signal <temp$cmp_lt0000> created at line 48.
    Summary:
	inferred   1 Accumulator(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <slowerClock> synthesized.


Synthesizing Unit <driver>.
    Related source file is "C:/Users/akilinc17/Downloads/Final_Project/driver.vhd".
    Found 8x8-bit ROM for signal <sevenSegNumber>.
    Found 4-bit 8-to-1 multiplexer for signal <sevenSegValue>.
    Found 3-bit up counter for signal <counter>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <driver> synthesized.


Synthesizing Unit <decoder>.
    Related source file is "C:/Users/akilinc17/Downloads/Final_Project/decoder.vhd".
    Found 16x8-bit ROM for signal <outValue>.
    Summary:
	inferred   1 ROM(s).
Unit <decoder> synthesized.


Synthesizing Unit <sevenSegment>.
    Related source file is "C:/Users/akilinc17/Downloads/Final_Project/sevenSegment.vhd".
Unit <sevenSegment> synthesized.


Synthesizing Unit <main>.
    Related source file is "C:/Users/akilinc17/Downloads/Final_Project/main.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <prevA>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <prevB>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <prevC>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <prevD>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <prevE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <prevF>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <prevG>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <prevH>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <resultA>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <resultB>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <resultC>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <resultD>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <resultE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <resultF>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <resultG>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <resultH>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <selector_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <selector_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <selector_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x8-bit ROM                                          : 1
 8x8-bit ROM                                           : 1
# Counters                                             : 1
 3-bit up counter                                      : 1
# Accumulators                                         : 1
 28-bit up accumulator                                 : 1
# Registers                                            : 1
 1-bit register                                        : 1
# Latches                                              : 19
 1-bit latch                                           : 11
 4-bit latch                                           : 8
# Comparators                                          : 1
 28-bit comparator less                                : 1
# Multiplexers                                         : 1
 4-bit 8-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-8 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x8-bit ROM                                          : 1
 8x8-bit ROM                                           : 1
# Counters                                             : 1
 3-bit up counter                                      : 1
# Accumulators                                         : 1
 28-bit up accumulator                                 : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Latches                                              : 19
 1-bit latch                                           : 11
 4-bit latch                                           : 8
# Comparators                                          : 1
 28-bit comparator less                                : 1
# Multiplexers                                         : 1
 4-bit 8-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-8 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <Inst_sevenSegment/SlowClock/clkCounter_0> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_sevenSegment/SlowClock/clkCounter_1> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_sevenSegment/SlowClock/clkCounter_2> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_sevenSegment/SlowClock/clkCounter_3> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_sevenSegment/SlowClock/clkCounter_4> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_sevenSegment/SlowClock/clkCounter_5> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_sevenSegment/SlowClock/clkCounter_6> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 24.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 25
 Flip-Flops                                            : 25

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 27

Cell Usage :
# BELS                             : 352
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 21
#      LUT2                        : 13
#      LUT2_L                      : 1
#      LUT3                        : 76
#      LUT3_L                      : 2
#      LUT4                        : 159
#      LUT4_L                      : 6
#      MUXCY                       : 26
#      MUXF5                       : 19
#      MUXF6                       : 4
#      VCC                         : 1
#      XORCY                       : 21
# FlipFlops/Latches                : 68
#      FD                          : 2
#      FDR                         : 23
#      LD                          : 32
#      LDE                         : 11
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 10
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50avq100-5 

 Number of Slices:                      157  out of    704    22%  
 Number of Slice Flip Flops:             68  out of   1408     4%  
 Number of 4 input LUTs:                280  out of   1408    19%  
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of     68    39%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+-----------------------------------------+-------+
Clock Signal                         | Clock buffer(FF name)                   | Load  |
-------------------------------------+-----------------------------------------+-------+
hit                                  | IBUF+BUFG                               | 3     |
prevH_cmp_eq0000(prevH_cmp_eq0000:O) | NONE(*)(prevH)                          | 1     |
prevG_cmp_eq0000(prevG_cmp_eq0000:O) | NONE(*)(prevG)                          | 1     |
prevF_cmp_eq0000(prevF_cmp_eq00001:O)| NONE(*)(prevF)                          | 1     |
prevE_cmp_eq0000(prevE_cmp_eq00002:O)| NONE(*)(prevE)                          | 1     |
prevD_cmp_eq0000(prevD_cmp_eq0000:O) | NONE(*)(prevD)                          | 1     |
prevC_cmp_eq0000(prevC_cmp_eq00001:O)| NONE(*)(prevC)                          | 1     |
prevB_cmp_eq0000(prevB_cmp_eq00001:O)| NONE(*)(prevB)                          | 1     |
prevA_cmp_eq0000(prevA_cmp_eq00001:O)| NONE(*)(prevA)                          | 1     |
mode                                 | IBUF+BUFG                               | 32    |
clk                                  | BUFGP                                   | 22    |
Inst_sevenSegment/SlowClock/temp     | NONE(Inst_sevenSegment/Driver/counter_1)| 3     |
-------------------------------------+-----------------------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.065ns (Maximum Frequency: 246.002MHz)
   Minimum input arrival time before clock: 12.563ns
   Maximum output required time after clock: 8.769ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'prevH_cmp_eq0000'
  Clock period: 2.367ns (frequency: 422.395MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               2.367ns (Levels of Logic = 2)
  Source:            prevH (LATCH)
  Destination:       prevH (LATCH)
  Source Clock:      prevH_cmp_eq0000 falling
  Destination Clock: prevH_cmp_eq0000 falling

  Data Path: prevH to prevH
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              8   0.629   0.751  prevH (prevH)
     LUT4:I0->O            1   0.561   0.000  prevH_mux00111 (prevH_mux00111)
     MUXF5:I1->O           1   0.229   0.000  prevH_mux0011_f5 (prevH_mux0011)
     LDE:D                     0.197          prevH
    ----------------------------------------
    Total                      2.367ns (1.616ns logic, 0.751ns route)
                                       (68.3% logic, 31.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'prevG_cmp_eq0000'
  Clock period: 2.331ns (frequency: 429.083MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.331ns (Levels of Logic = 1)
  Source:            prevG (LATCH)
  Destination:       prevG (LATCH)
  Source Clock:      prevG_cmp_eq0000 falling
  Destination Clock: prevG_cmp_eq0000 falling

  Data Path: prevG to prevG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             13   0.629   0.944  prevG (prevG)
     LUT3:I0->O            1   0.561   0.000  prevG_mux00101 (prevG_mux0010)
     LDE:D                     0.197          prevG
    ----------------------------------------
    Total                      2.331ns (1.387ns logic, 0.944ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'prevF_cmp_eq0000'
  Clock period: 2.359ns (frequency: 423.828MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.359ns (Levels of Logic = 1)
  Source:            prevF (LATCH)
  Destination:       prevF (LATCH)
  Source Clock:      prevF_cmp_eq0000 falling
  Destination Clock: prevF_cmp_eq0000 falling

  Data Path: prevF to prevF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             15   0.629   0.972  prevF (prevF)
     LUT3:I0->O            1   0.561   0.000  prevF_mux00091 (prevF_mux0009)
     LDE:D                     0.197          prevF
    ----------------------------------------
    Total                      2.359ns (1.387ns logic, 0.972ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'prevE_cmp_eq0000'
  Clock period: 2.359ns (frequency: 423.828MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.359ns (Levels of Logic = 1)
  Source:            prevE (LATCH)
  Destination:       prevE (LATCH)
  Source Clock:      prevE_cmp_eq0000 falling
  Destination Clock: prevE_cmp_eq0000 falling

  Data Path: prevE to prevE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             15   0.629   0.972  prevE (prevE)
     LUT3:I0->O            1   0.561   0.000  prevE_mux00081 (prevE_mux0008)
     LDE:D                     0.197          prevE
    ----------------------------------------
    Total                      2.359ns (1.387ns logic, 0.972ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'prevD_cmp_eq0000'
  Clock period: 2.474ns (frequency: 404.253MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               2.474ns (Levels of Logic = 2)
  Source:            prevD (LATCH)
  Destination:       prevD (LATCH)
  Source Clock:      prevD_cmp_eq0000 falling
  Destination Clock: prevD_cmp_eq0000 falling

  Data Path: prevD to prevD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             10   0.629   0.858  prevD (prevD)
     LUT2:I0->O            1   0.561   0.000  prevD_mux00071 (prevD_mux00071)
     MUXF5:I1->O           1   0.229   0.000  prevD_mux0007_f5 (prevD_mux0007)
     LDE:D                     0.197          prevD
    ----------------------------------------
    Total                      2.474ns (1.616ns logic, 0.858ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'prevC_cmp_eq0000'
  Clock period: 2.331ns (frequency: 429.083MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.331ns (Levels of Logic = 1)
  Source:            prevC (LATCH)
  Destination:       prevC (LATCH)
  Source Clock:      prevC_cmp_eq0000 falling
  Destination Clock: prevC_cmp_eq0000 falling

  Data Path: prevC to prevC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             13   0.629   0.944  prevC (prevC)
     LUT3:I0->O            1   0.561   0.000  prevC_mux00061 (prevC_mux0006)
     LDE:D                     0.197          prevC
    ----------------------------------------
    Total                      2.331ns (1.387ns logic, 0.944ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'prevB_cmp_eq0000'
  Clock period: 2.367ns (frequency: 422.395MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               2.367ns (Levels of Logic = 2)
  Source:            prevB (LATCH)
  Destination:       prevB (LATCH)
  Source Clock:      prevB_cmp_eq0000 falling
  Destination Clock: prevB_cmp_eq0000 falling

  Data Path: prevB to prevB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              8   0.629   0.751  prevB (prevB)
     LUT2:I0->O            1   0.561   0.000  prevB_mux00051 (prevB_mux00051)
     MUXF5:I1->O           1   0.229   0.000  prevB_mux0005_f5 (prevB_mux0005)
     LDE:D                     0.197          prevB
    ----------------------------------------
    Total                      2.367ns (1.616ns logic, 0.751ns route)
                                       (68.3% logic, 31.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'prevA_cmp_eq0000'
  Clock period: 2.097ns (frequency: 476.917MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.097ns (Levels of Logic = 1)
  Source:            prevA (LATCH)
  Destination:       prevA (LATCH)
  Source Clock:      prevA_cmp_eq0000 falling
  Destination Clock: prevA_cmp_eq0000 falling

  Data Path: prevA to prevA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              7   0.629   0.710  prevA (prevA)
     LUT3:I0->O            1   0.561   0.000  prevA_mux00041 (prevA_mux0004)
     LDE:D                     0.197          prevA
    ----------------------------------------
    Total                      2.097ns (1.387ns logic, 0.710ns route)
                                       (66.1% logic, 33.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mode'
  Clock period: 3.492ns (frequency: 286.373MHz)
  Total number of paths / destination ports: 45 / 32
-------------------------------------------------------------------------
Delay:               3.492ns (Levels of Logic = 3)
  Source:            resultE_3 (LATCH)
  Destination:       resultE_3 (LATCH)
  Source Clock:      mode falling
  Destination Clock: mode falling

  Data Path: resultE_3 to resultE_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.629   0.501  resultE_3 (resultE_3)
     LUT4_L:I3->LO         1   0.561   0.102  resultE_mux0023<0>20 (resultE_mux0023<0>20)
     LUT4:I3->O            1   0.561   0.380  resultE_mux0023<0>26 (resultE_mux0023<0>26)
     LUT3:I2->O            1   0.561   0.000  resultE_mux0023<0>53 (resultE_mux0023<0>)
     LD:D                      0.197          resultE_3
    ----------------------------------------
    Total                      3.492ns (2.509ns logic, 0.983ns route)
                                       (71.9% logic, 28.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.065ns (frequency: 246.002MHz)
  Total number of paths / destination ports: 649 / 43
-------------------------------------------------------------------------
Delay:               4.065ns (Levels of Logic = 21)
  Source:            Inst_sevenSegment/SlowClock/clkCounter_8 (FF)
  Destination:       Inst_sevenSegment/SlowClock/clkCounter_27 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_sevenSegment/SlowClock/clkCounter_8 to Inst_sevenSegment/SlowClock/clkCounter_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.495   0.465  Inst_sevenSegment/SlowClock/clkCounter_8 (Inst_sevenSegment/SlowClock/clkCounter_8)
     LUT1:I0->O            1   0.561   0.000  Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<8>_rt (Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<8>_rt)
     MUXCY:S->O            1   0.523   0.000  Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<8> (Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<9> (Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<10> (Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<11> (Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<12> (Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<13> (Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<14> (Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<15> (Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<16> (Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<17> (Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<18> (Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<19> (Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<20> (Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<21> (Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<22> (Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<23> (Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<24> (Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<25> (Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<25>)
     MUXCY:CI->O           0   0.065   0.000  Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<26> (Inst_sevenSegment/SlowClock/Maccum_clkCounter_cy<26>)
     XORCY:CI->O           1   0.654   0.000  Inst_sevenSegment/SlowClock/Maccum_clkCounter_xor<27> (Result<27>)
     FDR:D                     0.197          Inst_sevenSegment/SlowClock/clkCounter_27
    ----------------------------------------
    Total                      4.065ns (3.600ns logic, 0.465ns route)
                                       (88.6% logic, 11.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_sevenSegment/SlowClock/temp'
  Clock period: 2.392ns (frequency: 418.141MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               2.392ns (Levels of Logic = 1)
  Source:            Inst_sevenSegment/Driver/counter_0 (FF)
  Destination:       Inst_sevenSegment/Driver/counter_1 (FF)
  Source Clock:      Inst_sevenSegment/SlowClock/temp rising
  Destination Clock: Inst_sevenSegment/SlowClock/temp rising

  Data Path: Inst_sevenSegment/Driver/counter_0 to Inst_sevenSegment/Driver/counter_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             27   0.495   1.138  Inst_sevenSegment/Driver/counter_0 (Inst_sevenSegment/Driver/counter_0)
     LUT2:I1->O            1   0.562   0.000  Inst_sevenSegment/Driver/Mcount_counter_xor<1>11 (Result<1>)
     FD:D                      0.197          Inst_sevenSegment/Driver/counter_1
    ----------------------------------------
    Total                      2.392ns (1.254ns logic, 1.138ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hit'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              2.743ns (Levels of Logic = 2)
  Source:            mode (PAD)
  Destination:       selector_2 (LATCH)
  Destination Clock: hit falling

  Data Path: mode to selector_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.824   0.750  mode_IBUF (mode_IBUF1)
     INV:I->O              3   0.562   0.451  selector_0_0_not00001_INV_0 (selector_0_0_not0000)
     LDE:GE                    0.156          selector_0
    ----------------------------------------
    Total                      2.743ns (1.542ns logic, 1.201ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'prevH_cmp_eq0000'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              2.952ns (Levels of Logic = 3)
  Source:            hit (PAD)
  Destination:       prevH (LATCH)
  Destination Clock: prevH_cmp_eq0000 falling

  Data Path: hit to prevH
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   0.824   1.140  hit_IBUF (hit_IBUF1)
     LUT2:I1->O            1   0.562   0.000  prevH_mux00112 (prevH_mux00112)
     MUXF5:I0->O           1   0.229   0.000  prevH_mux0011_f5 (prevH_mux0011)
     LDE:D                     0.197          prevH
    ----------------------------------------
    Total                      2.952ns (1.812ns logic, 1.140ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'prevG_cmp_eq0000'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.723ns (Levels of Logic = 2)
  Source:            hit (PAD)
  Destination:       prevG (LATCH)
  Destination Clock: prevG_cmp_eq0000 falling

  Data Path: hit to prevG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   0.824   1.140  hit_IBUF (hit_IBUF1)
     LUT3:I1->O            1   0.562   0.000  prevG_mux00101 (prevG_mux0010)
     LDE:D                     0.197          prevG
    ----------------------------------------
    Total                      2.723ns (1.583ns logic, 1.140ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'prevF_cmp_eq0000'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.723ns (Levels of Logic = 2)
  Source:            hit (PAD)
  Destination:       prevF (LATCH)
  Destination Clock: prevF_cmp_eq0000 falling

  Data Path: hit to prevF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   0.824   1.140  hit_IBUF (hit_IBUF1)
     LUT3:I1->O            1   0.562   0.000  prevF_mux00091 (prevF_mux0009)
     LDE:D                     0.197          prevF
    ----------------------------------------
    Total                      2.723ns (1.583ns logic, 1.140ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'prevE_cmp_eq0000'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.723ns (Levels of Logic = 2)
  Source:            hit (PAD)
  Destination:       prevE (LATCH)
  Destination Clock: prevE_cmp_eq0000 falling

  Data Path: hit to prevE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   0.824   1.140  hit_IBUF (hit_IBUF1)
     LUT3:I1->O            1   0.562   0.000  prevE_mux00081 (prevE_mux0008)
     LDE:D                     0.197          prevE
    ----------------------------------------
    Total                      2.723ns (1.583ns logic, 1.140ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'prevD_cmp_eq0000'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              2.952ns (Levels of Logic = 3)
  Source:            hit (PAD)
  Destination:       prevD (LATCH)
  Destination Clock: prevD_cmp_eq0000 falling

  Data Path: hit to prevD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   0.824   1.140  hit_IBUF (hit_IBUF1)
     LUT2:I1->O            1   0.562   0.000  prevD_mux00071 (prevD_mux00071)
     MUXF5:I1->O           1   0.229   0.000  prevD_mux0007_f5 (prevD_mux0007)
     LDE:D                     0.197          prevD
    ----------------------------------------
    Total                      2.952ns (1.812ns logic, 1.140ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'prevC_cmp_eq0000'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.723ns (Levels of Logic = 2)
  Source:            hit (PAD)
  Destination:       prevC (LATCH)
  Destination Clock: prevC_cmp_eq0000 falling

  Data Path: hit to prevC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   0.824   1.140  hit_IBUF (hit_IBUF1)
     LUT3:I1->O            1   0.562   0.000  prevC_mux00061 (prevC_mux0006)
     LDE:D                     0.197          prevC
    ----------------------------------------
    Total                      2.723ns (1.583ns logic, 1.140ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'prevB_cmp_eq0000'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              2.952ns (Levels of Logic = 3)
  Source:            hit (PAD)
  Destination:       prevB (LATCH)
  Destination Clock: prevB_cmp_eq0000 falling

  Data Path: hit to prevB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   0.824   1.140  hit_IBUF (hit_IBUF1)
     LUT2:I1->O            1   0.562   0.000  prevB_mux00051 (prevB_mux00051)
     MUXF5:I1->O           1   0.229   0.000  prevB_mux0005_f5 (prevB_mux0005)
     LDE:D                     0.197          prevB
    ----------------------------------------
    Total                      2.952ns (1.812ns logic, 1.140ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'prevA_cmp_eq0000'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.723ns (Levels of Logic = 2)
  Source:            hit (PAD)
  Destination:       prevA (LATCH)
  Destination Clock: prevA_cmp_eq0000 falling

  Data Path: hit to prevA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   0.824   1.140  hit_IBUF (hit_IBUF1)
     LUT3:I1->O            1   0.562   0.000  prevA_mux00041 (prevA_mux0004)
     LDE:D                     0.197          prevA
    ----------------------------------------
    Total                      2.723ns (1.583ns logic, 1.140ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mode'
  Total number of paths / destination ports: 6959 / 32
-------------------------------------------------------------------------
Offset:              12.563ns (Levels of Logic = 12)
  Source:            column<5> (PAD)
  Destination:       resultA_1 (LATCH)
  Destination Clock: mode falling

  Data Path: column<5> to resultA_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.824   0.974  column_5_IBUF (column_5_IBUF)
     LUT4:I1->O            1   0.562   0.000  resultA_or000831 (resultA_or00083)
     MUXF5:I0->O           9   0.229   0.720  resultA_or00083_f5 (N83)
     LUT4:I2->O           15   0.561   0.972  prevB_cmp_eq00001 (prevB_cmp_eq0000)
     LUT4:I0->O            3   0.561   0.474  resultF_mux0023<3>21111 (N361)
     LUT3:I2->O            2   0.561   0.446  resultD_mux0023<1>3_SW0 (N102)
     LUT4:I1->O            5   0.562   0.561  resultF_mux0023<3>211 (N81)
     LUT4:I2->O            1   0.561   0.359  resultA_mux0024<0>248_SW0_SW0 (N163)
     LUT4:I3->O            1   0.561   0.359  resultA_mux0024<0>248_SW0 (N141)
     LUT4:I3->O            3   0.561   0.453  resultA_mux0024<0>248 (N16)
     LUT4:I3->O            2   0.561   0.382  resultA_mux0024<0>41 (N41)
     LUT4:I3->O            1   0.561   0.000  resultA_mux0024<2>1 (resultA_mux0024<2>)
     LD:D                      0.197          resultA_1
    ----------------------------------------
    Total                     12.563ns (6.862ns logic, 5.701ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_sevenSegment/SlowClock/temp'
  Total number of paths / destination ports: 248 / 16
-------------------------------------------------------------------------
Offset:              8.769ns (Levels of Logic = 5)
  Source:            Inst_sevenSegment/Driver/counter_0 (FF)
  Destination:       SevenSegBus<7> (PAD)
  Source Clock:      Inst_sevenSegment/SlowClock/temp rising

  Data Path: Inst_sevenSegment/Driver/counter_0 to SevenSegBus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             27   0.495   1.180  Inst_sevenSegment/Driver/counter_0 (Inst_sevenSegment/Driver/counter_0)
     LUT3:I0->O            1   0.561   0.000  Inst_sevenSegment/Driver/Mmux_sevenSegValue_4 (Inst_sevenSegment/Driver/Mmux_sevenSegValue_4)
     MUXF5:I1->O           1   0.229   0.000  Inst_sevenSegment/Driver/Mmux_sevenSegValue_3_f5 (Inst_sevenSegment/Driver/Mmux_sevenSegValue_3_f5)
     MUXF6:I1->O           8   0.239   0.751  Inst_sevenSegment/Driver/Mmux_sevenSegValue_2_f6 (Inst_sevenSegment/sevenSegValue<0>)
     LUT4:I0->O            1   0.561   0.357  Inst_sevenSegment/Decoder/Mrom_outValue12 (SevenSegBus_0_OBUF)
     OBUF:I->O                 4.396          SevenSegBus_0_OBUF (SevenSegBus<0>)
    ----------------------------------------
    Total                      8.769ns (6.481ns logic, 2.288ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mode'
  Total number of paths / destination ports: 256 / 8
-------------------------------------------------------------------------
Offset:              8.242ns (Levels of Logic = 5)
  Source:            resultF_0 (LATCH)
  Destination:       SevenSegBus<7> (PAD)
  Source Clock:      mode falling

  Data Path: resultF_0 to SevenSegBus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.629   0.517  resultF_0 (resultF_0)
     LUT3:I1->O            1   0.562   0.000  Inst_sevenSegment/Driver/Mmux_sevenSegValue_51 (Inst_sevenSegment/Driver/Mmux_sevenSegValue_51)
     MUXF5:I1->O           1   0.229   0.000  Inst_sevenSegment/Driver/Mmux_sevenSegValue_4_f5 (Inst_sevenSegment/Driver/Mmux_sevenSegValue_4_f5)
     MUXF6:I0->O           8   0.239   0.751  Inst_sevenSegment/Driver/Mmux_sevenSegValue_2_f6 (Inst_sevenSegment/sevenSegValue<0>)
     LUT4:I0->O            1   0.561   0.357  Inst_sevenSegment/Decoder/Mrom_outValue12 (SevenSegBus_0_OBUF)
     OBUF:I->O                 4.396          SevenSegBus_0_OBUF (SevenSegBus<0>)
    ----------------------------------------
    Total                      8.242ns (6.616ns logic, 1.626ns route)
                                       (80.3% logic, 19.7% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.81 secs
 
--> 

Total memory usage is 271364 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   32 (   0 filtered)
Number of infos    :    1 (   0 filtered)

