
MODBUS_7_DISCRETE_input.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003910  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000238  08003a98  08003a98  00013a98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003cd0  08003cd0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003cd0  08003cd0  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003cd0  08003cd0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003cd0  08003cd0  00013cd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003cd4  08003cd4  00013cd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003cd8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          00000104  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000110  20000110  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ae6b  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001af0  00000000  00000000  0002aea7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000788  00000000  00000000  0002c998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000006e0  00000000  00000000  0002d120  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c3f2  00000000  00000000  0002d800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000abda  00000000  00000000  00049bf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a9642  00000000  00000000  000547cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000fde0e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001d10  00000000  00000000  000fde60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003a80 	.word	0x08003a80

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08003a80 	.word	0x08003a80

080001c8 <HAL_UARTEx_RxEventCallback>:
	HAL_UART_Transmit(&huart2, data, 8, 1000);
	HAL_GPIO_WritePin(TX_EN_GPIO_Port,TX_EN_Pin , GPIO_PIN_RESET);
}

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	460b      	mov	r3, r1
 80001d2:	807b      	strh	r3, [r7, #2]

	for(int j = 0 ; j < RxData[2]; j++)
 80001d4:	2300      	movs	r3, #0
 80001d6:	60fb      	str	r3, [r7, #12]
 80001d8:	e01c      	b.n	8000214 <HAL_UARTEx_RxEventCallback+0x4c>
	{
		for(int i = 0; i<8;i++)
 80001da:	2300      	movs	r3, #0
 80001dc:	60bb      	str	r3, [r7, #8]
 80001de:	e013      	b.n	8000208 <HAL_UARTEx_RxEventCallback+0x40>
		{
			Data[indx++] = ((RxData[3+j]>>i)&1);
 80001e0:	68fb      	ldr	r3, [r7, #12]
 80001e2:	3303      	adds	r3, #3
 80001e4:	4a12      	ldr	r2, [pc, #72]	; (8000230 <HAL_UARTEx_RxEventCallback+0x68>)
 80001e6:	5cd3      	ldrb	r3, [r2, r3]
 80001e8:	461a      	mov	r2, r3
 80001ea:	68bb      	ldr	r3, [r7, #8]
 80001ec:	411a      	asrs	r2, r3
 80001ee:	4b11      	ldr	r3, [pc, #68]	; (8000234 <HAL_UARTEx_RxEventCallback+0x6c>)
 80001f0:	681b      	ldr	r3, [r3, #0]
 80001f2:	1c59      	adds	r1, r3, #1
 80001f4:	480f      	ldr	r0, [pc, #60]	; (8000234 <HAL_UARTEx_RxEventCallback+0x6c>)
 80001f6:	6001      	str	r1, [r0, #0]
 80001f8:	f002 0201 	and.w	r2, r2, #1
 80001fc:	490e      	ldr	r1, [pc, #56]	; (8000238 <HAL_UARTEx_RxEventCallback+0x70>)
 80001fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i<8;i++)
 8000202:	68bb      	ldr	r3, [r7, #8]
 8000204:	3301      	adds	r3, #1
 8000206:	60bb      	str	r3, [r7, #8]
 8000208:	68bb      	ldr	r3, [r7, #8]
 800020a:	2b07      	cmp	r3, #7
 800020c:	dde8      	ble.n	80001e0 <HAL_UARTEx_RxEventCallback+0x18>
	for(int j = 0 ; j < RxData[2]; j++)
 800020e:	68fb      	ldr	r3, [r7, #12]
 8000210:	3301      	adds	r3, #1
 8000212:	60fb      	str	r3, [r7, #12]
 8000214:	4b06      	ldr	r3, [pc, #24]	; (8000230 <HAL_UARTEx_RxEventCallback+0x68>)
 8000216:	789b      	ldrb	r3, [r3, #2]
 8000218:	461a      	mov	r2, r3
 800021a:	68fb      	ldr	r3, [r7, #12]
 800021c:	4293      	cmp	r3, r2
 800021e:	dbdc      	blt.n	80001da <HAL_UARTEx_RxEventCallback+0x12>
		}
	}
}
 8000220:	bf00      	nop
 8000222:	bf00      	nop
 8000224:	3714      	adds	r7, #20
 8000226:	46bd      	mov	sp, r7
 8000228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop
 8000230:	200000b8 	.word	0x200000b8
 8000234:	20000108 	.word	0x20000108
 8000238:	200000c8 	.word	0x200000c8

0800023c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800023c:	b580      	push	{r7, lr}
 800023e:	b082      	sub	sp, #8
 8000240:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000242:	f000 fa17 	bl	8000674 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000246:	f000 f833 	bl	80002b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800024a:	f000 f8bb 	bl	80003c4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800024e:	f000 f889 	bl	8000364 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_UARTEx_ReceiveToIdle_IT(&huart2, RxData, 16);
 8000252:	2210      	movs	r2, #16
 8000254:	4913      	ldr	r1, [pc, #76]	; (80002a4 <main+0x68>)
 8000256:	4814      	ldr	r0, [pc, #80]	; (80002a8 <main+0x6c>)
 8000258:	f003 fb92 	bl	8003980 <HAL_UARTEx_ReceiveToIdle_IT>

  TxData[0] = 0x05;
 800025c:	4b13      	ldr	r3, [pc, #76]	; (80002ac <main+0x70>)
 800025e:	2205      	movs	r2, #5
 8000260:	701a      	strb	r2, [r3, #0]
  TxData[1] = 0x02;       //function code for read input
 8000262:	4b12      	ldr	r3, [pc, #72]	; (80002ac <main+0x70>)
 8000264:	2202      	movs	r2, #2
 8000266:	705a      	strb	r2, [r3, #1]

  TxData[2] = 0;
 8000268:	4b10      	ldr	r3, [pc, #64]	; (80002ac <main+0x70>)
 800026a:	2200      	movs	r2, #0
 800026c:	709a      	strb	r2, [r3, #2]
  TxData[3] = 0;       // the input address will be 00000000 00000000 = 0 + 10001 = 10001
 800026e:	4b0f      	ldr	r3, [pc, #60]	; (80002ac <main+0x70>)
 8000270:	2200      	movs	r2, #0
 8000272:	70da      	strb	r2, [r3, #3]

  TxData[4] = 0;
 8000274:	4b0d      	ldr	r3, [pc, #52]	; (80002ac <main+0x70>)
 8000276:	2200      	movs	r2, #0
 8000278:	711a      	strb	r2, [r3, #4]
  TxData[5] = 10;          // the no. of coils to read will be 00000000 0001000 =  8 coils = 1 byte
 800027a:	4b0c      	ldr	r3, [pc, #48]	; (80002ac <main+0x70>)
 800027c:	220a      	movs	r2, #10
 800027e:	715a      	strb	r2, [r3, #5]

  uint16_t crc = crc16(TxData, 6);
 8000280:	2106      	movs	r1, #6
 8000282:	480a      	ldr	r0, [pc, #40]	; (80002ac <main+0x70>)
 8000284:	f000 f8e2 	bl	800044c <crc16>
 8000288:	4603      	mov	r3, r0
 800028a:	80fb      	strh	r3, [r7, #6]
  TxData[6] =  crc&0xFF;
 800028c:	88fb      	ldrh	r3, [r7, #6]
 800028e:	b2da      	uxtb	r2, r3
 8000290:	4b06      	ldr	r3, [pc, #24]	; (80002ac <main+0x70>)
 8000292:	719a      	strb	r2, [r3, #6]
  TxData[7] =  (crc>>8)& 0xFF;
 8000294:	88fb      	ldrh	r3, [r7, #6]
 8000296:	0a1b      	lsrs	r3, r3, #8
 8000298:	b29b      	uxth	r3, r3
 800029a:	b2da      	uxtb	r2, r3
 800029c:	4b03      	ldr	r3, [pc, #12]	; (80002ac <main+0x70>)
 800029e:	71da      	strb	r2, [r3, #7]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002a0:	e7fe      	b.n	80002a0 <main+0x64>
 80002a2:	bf00      	nop
 80002a4:	200000b8 	.word	0x200000b8
 80002a8:	20000028 	.word	0x20000028
 80002ac:	200000b0 	.word	0x200000b0

080002b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002b0:	b580      	push	{r7, lr}
 80002b2:	b09e      	sub	sp, #120	; 0x78
 80002b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002b6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80002ba:	2228      	movs	r2, #40	; 0x28
 80002bc:	2100      	movs	r1, #0
 80002be:	4618      	mov	r0, r3
 80002c0:	f003 fbd6 	bl	8003a70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002c4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80002c8:	2200      	movs	r2, #0
 80002ca:	601a      	str	r2, [r3, #0]
 80002cc:	605a      	str	r2, [r3, #4]
 80002ce:	609a      	str	r2, [r3, #8]
 80002d0:	60da      	str	r2, [r3, #12]
 80002d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002d4:	463b      	mov	r3, r7
 80002d6:	223c      	movs	r2, #60	; 0x3c
 80002d8:	2100      	movs	r1, #0
 80002da:	4618      	mov	r0, r3
 80002dc:	f003 fbc8 	bl	8003a70 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80002e0:	2301      	movs	r3, #1
 80002e2:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002e4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80002e8:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80002ea:	2300      	movs	r3, #0
 80002ec:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002ee:	2301      	movs	r3, #1
 80002f0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002f2:	2302      	movs	r3, #2
 80002f4:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002f6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80002fa:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002fc:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000300:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000302:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000306:	4618      	mov	r0, r3
 8000308:	f000 fd34 	bl	8000d74 <HAL_RCC_OscConfig>
 800030c:	4603      	mov	r3, r0
 800030e:	2b00      	cmp	r3, #0
 8000310:	d001      	beq.n	8000316 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000312:	f000 f895 	bl	8000440 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000316:	230f      	movs	r3, #15
 8000318:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800031a:	2302      	movs	r3, #2
 800031c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800031e:	2300      	movs	r3, #0
 8000320:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000322:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000326:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000328:	2300      	movs	r3, #0
 800032a:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800032c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000330:	2102      	movs	r1, #2
 8000332:	4618      	mov	r0, r3
 8000334:	f001 fd5c 	bl	8001df0 <HAL_RCC_ClockConfig>
 8000338:	4603      	mov	r3, r0
 800033a:	2b00      	cmp	r3, #0
 800033c:	d001      	beq.n	8000342 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800033e:	f000 f87f 	bl	8000440 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000342:	2302      	movs	r3, #2
 8000344:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000346:	2300      	movs	r3, #0
 8000348:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800034a:	463b      	mov	r3, r7
 800034c:	4618      	mov	r0, r3
 800034e:	f001 ff85 	bl	800225c <HAL_RCCEx_PeriphCLKConfig>
 8000352:	4603      	mov	r3, r0
 8000354:	2b00      	cmp	r3, #0
 8000356:	d001      	beq.n	800035c <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000358:	f000 f872 	bl	8000440 <Error_Handler>
  }
}
 800035c:	bf00      	nop
 800035e:	3778      	adds	r7, #120	; 0x78
 8000360:	46bd      	mov	sp, r7
 8000362:	bd80      	pop	{r7, pc}

08000364 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000364:	b580      	push	{r7, lr}
 8000366:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000368:	4b14      	ldr	r3, [pc, #80]	; (80003bc <MX_USART2_UART_Init+0x58>)
 800036a:	4a15      	ldr	r2, [pc, #84]	; (80003c0 <MX_USART2_UART_Init+0x5c>)
 800036c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800036e:	4b13      	ldr	r3, [pc, #76]	; (80003bc <MX_USART2_UART_Init+0x58>)
 8000370:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000374:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000376:	4b11      	ldr	r3, [pc, #68]	; (80003bc <MX_USART2_UART_Init+0x58>)
 8000378:	2200      	movs	r2, #0
 800037a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800037c:	4b0f      	ldr	r3, [pc, #60]	; (80003bc <MX_USART2_UART_Init+0x58>)
 800037e:	2200      	movs	r2, #0
 8000380:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000382:	4b0e      	ldr	r3, [pc, #56]	; (80003bc <MX_USART2_UART_Init+0x58>)
 8000384:	2200      	movs	r2, #0
 8000386:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000388:	4b0c      	ldr	r3, [pc, #48]	; (80003bc <MX_USART2_UART_Init+0x58>)
 800038a:	220c      	movs	r2, #12
 800038c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800038e:	4b0b      	ldr	r3, [pc, #44]	; (80003bc <MX_USART2_UART_Init+0x58>)
 8000390:	2200      	movs	r2, #0
 8000392:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000394:	4b09      	ldr	r3, [pc, #36]	; (80003bc <MX_USART2_UART_Init+0x58>)
 8000396:	2200      	movs	r2, #0
 8000398:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800039a:	4b08      	ldr	r3, [pc, #32]	; (80003bc <MX_USART2_UART_Init+0x58>)
 800039c:	2200      	movs	r2, #0
 800039e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80003a0:	4b06      	ldr	r3, [pc, #24]	; (80003bc <MX_USART2_UART_Init+0x58>)
 80003a2:	2200      	movs	r2, #0
 80003a4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80003a6:	4805      	ldr	r0, [pc, #20]	; (80003bc <MX_USART2_UART_Init+0x58>)
 80003a8:	f002 f908 	bl	80025bc <HAL_UART_Init>
 80003ac:	4603      	mov	r3, r0
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d001      	beq.n	80003b6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80003b2:	f000 f845 	bl	8000440 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80003b6:	bf00      	nop
 80003b8:	bd80      	pop	{r7, pc}
 80003ba:	bf00      	nop
 80003bc:	20000028 	.word	0x20000028
 80003c0:	40004400 	.word	0x40004400

080003c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003c4:	b580      	push	{r7, lr}
 80003c6:	b088      	sub	sp, #32
 80003c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ca:	f107 030c 	add.w	r3, r7, #12
 80003ce:	2200      	movs	r2, #0
 80003d0:	601a      	str	r2, [r3, #0]
 80003d2:	605a      	str	r2, [r3, #4]
 80003d4:	609a      	str	r2, [r3, #8]
 80003d6:	60da      	str	r2, [r3, #12]
 80003d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80003da:	4b17      	ldr	r3, [pc, #92]	; (8000438 <MX_GPIO_Init+0x74>)
 80003dc:	695b      	ldr	r3, [r3, #20]
 80003de:	4a16      	ldr	r2, [pc, #88]	; (8000438 <MX_GPIO_Init+0x74>)
 80003e0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80003e4:	6153      	str	r3, [r2, #20]
 80003e6:	4b14      	ldr	r3, [pc, #80]	; (8000438 <MX_GPIO_Init+0x74>)
 80003e8:	695b      	ldr	r3, [r3, #20]
 80003ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80003ee:	60bb      	str	r3, [r7, #8]
 80003f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003f2:	4b11      	ldr	r3, [pc, #68]	; (8000438 <MX_GPIO_Init+0x74>)
 80003f4:	695b      	ldr	r3, [r3, #20]
 80003f6:	4a10      	ldr	r2, [pc, #64]	; (8000438 <MX_GPIO_Init+0x74>)
 80003f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80003fc:	6153      	str	r3, [r2, #20]
 80003fe:	4b0e      	ldr	r3, [pc, #56]	; (8000438 <MX_GPIO_Init+0x74>)
 8000400:	695b      	ldr	r3, [r3, #20]
 8000402:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000406:	607b      	str	r3, [r7, #4]
 8000408:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TX_EN_GPIO_Port, TX_EN_Pin, GPIO_PIN_RESET);
 800040a:	2200      	movs	r2, #0
 800040c:	2110      	movs	r1, #16
 800040e:	480b      	ldr	r0, [pc, #44]	; (800043c <MX_GPIO_Init+0x78>)
 8000410:	f000 fc98 	bl	8000d44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : TX_EN_Pin */
  GPIO_InitStruct.Pin = TX_EN_Pin;
 8000414:	2310      	movs	r3, #16
 8000416:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000418:	2301      	movs	r3, #1
 800041a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800041c:	2300      	movs	r3, #0
 800041e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000420:	2300      	movs	r3, #0
 8000422:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(TX_EN_GPIO_Port, &GPIO_InitStruct);
 8000424:	f107 030c 	add.w	r3, r7, #12
 8000428:	4619      	mov	r1, r3
 800042a:	4804      	ldr	r0, [pc, #16]	; (800043c <MX_GPIO_Init+0x78>)
 800042c:	f000 fb10 	bl	8000a50 <HAL_GPIO_Init>

}
 8000430:	bf00      	nop
 8000432:	3720      	adds	r7, #32
 8000434:	46bd      	mov	sp, r7
 8000436:	bd80      	pop	{r7, pc}
 8000438:	40021000 	.word	0x40021000
 800043c:	48001400 	.word	0x48001400

08000440 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000440:	b480      	push	{r7}
 8000442:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000444:	b672      	cpsid	i
}
 8000446:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000448:	e7fe      	b.n	8000448 <Error_Handler+0x8>
	...

0800044c <crc16>:
    0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42,
    0x43, 0x83, 0x41, 0x81, 0x80, 0x40
};

uint16_t crc16(uint8_t *buffer, uint16_t buffer_length)
{
 800044c:	b480      	push	{r7}
 800044e:	b085      	sub	sp, #20
 8000450:	af00      	add	r7, sp, #0
 8000452:	6078      	str	r0, [r7, #4]
 8000454:	460b      	mov	r3, r1
 8000456:	807b      	strh	r3, [r7, #2]
    uint8_t crc_hi = 0xFF; /* high CRC byte initialized */
 8000458:	23ff      	movs	r3, #255	; 0xff
 800045a:	73fb      	strb	r3, [r7, #15]
    uint8_t crc_lo = 0xFF; /* low CRC byte initialized */
 800045c:	23ff      	movs	r3, #255	; 0xff
 800045e:	73bb      	strb	r3, [r7, #14]
    unsigned int i; /* will index into CRC lookup */

    /* pass through message buffer */
    while (buffer_length--) {
 8000460:	e013      	b.n	800048a <crc16+0x3e>
        i = crc_lo ^ *buffer++; /* calculate the CRC  */
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	1c5a      	adds	r2, r3, #1
 8000466:	607a      	str	r2, [r7, #4]
 8000468:	781a      	ldrb	r2, [r3, #0]
 800046a:	7bbb      	ldrb	r3, [r7, #14]
 800046c:	4053      	eors	r3, r2
 800046e:	b2db      	uxtb	r3, r3
 8000470:	60bb      	str	r3, [r7, #8]
        crc_lo = crc_hi ^ table_crc_hi[i];
 8000472:	4a0f      	ldr	r2, [pc, #60]	; (80004b0 <crc16+0x64>)
 8000474:	68bb      	ldr	r3, [r7, #8]
 8000476:	4413      	add	r3, r2
 8000478:	781a      	ldrb	r2, [r3, #0]
 800047a:	7bfb      	ldrb	r3, [r7, #15]
 800047c:	4053      	eors	r3, r2
 800047e:	73bb      	strb	r3, [r7, #14]
        crc_hi = table_crc_lo[i];
 8000480:	4a0c      	ldr	r2, [pc, #48]	; (80004b4 <crc16+0x68>)
 8000482:	68bb      	ldr	r3, [r7, #8]
 8000484:	4413      	add	r3, r2
 8000486:	781b      	ldrb	r3, [r3, #0]
 8000488:	73fb      	strb	r3, [r7, #15]
    while (buffer_length--) {
 800048a:	887b      	ldrh	r3, [r7, #2]
 800048c:	1e5a      	subs	r2, r3, #1
 800048e:	807a      	strh	r2, [r7, #2]
 8000490:	2b00      	cmp	r3, #0
 8000492:	d1e6      	bne.n	8000462 <crc16+0x16>
    }

    return (crc_hi << 8 | crc_lo);
 8000494:	7bfb      	ldrb	r3, [r7, #15]
 8000496:	021b      	lsls	r3, r3, #8
 8000498:	b21a      	sxth	r2, r3
 800049a:	7bbb      	ldrb	r3, [r7, #14]
 800049c:	b21b      	sxth	r3, r3
 800049e:	4313      	orrs	r3, r2
 80004a0:	b21b      	sxth	r3, r3
 80004a2:	b29b      	uxth	r3, r3
}
 80004a4:	4618      	mov	r0, r3
 80004a6:	3714      	adds	r7, #20
 80004a8:	46bd      	mov	sp, r7
 80004aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ae:	4770      	bx	lr
 80004b0:	08003a98 	.word	0x08003a98
 80004b4:	08003b98 	.word	0x08003b98

080004b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b082      	sub	sp, #8
 80004bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004be:	4b0f      	ldr	r3, [pc, #60]	; (80004fc <HAL_MspInit+0x44>)
 80004c0:	699b      	ldr	r3, [r3, #24]
 80004c2:	4a0e      	ldr	r2, [pc, #56]	; (80004fc <HAL_MspInit+0x44>)
 80004c4:	f043 0301 	orr.w	r3, r3, #1
 80004c8:	6193      	str	r3, [r2, #24]
 80004ca:	4b0c      	ldr	r3, [pc, #48]	; (80004fc <HAL_MspInit+0x44>)
 80004cc:	699b      	ldr	r3, [r3, #24]
 80004ce:	f003 0301 	and.w	r3, r3, #1
 80004d2:	607b      	str	r3, [r7, #4]
 80004d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004d6:	4b09      	ldr	r3, [pc, #36]	; (80004fc <HAL_MspInit+0x44>)
 80004d8:	69db      	ldr	r3, [r3, #28]
 80004da:	4a08      	ldr	r2, [pc, #32]	; (80004fc <HAL_MspInit+0x44>)
 80004dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004e0:	61d3      	str	r3, [r2, #28]
 80004e2:	4b06      	ldr	r3, [pc, #24]	; (80004fc <HAL_MspInit+0x44>)
 80004e4:	69db      	ldr	r3, [r3, #28]
 80004e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004ea:	603b      	str	r3, [r7, #0]
 80004ec:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80004ee:	2007      	movs	r0, #7
 80004f0:	f000 f9f6 	bl	80008e0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004f4:	bf00      	nop
 80004f6:	3708      	adds	r7, #8
 80004f8:	46bd      	mov	sp, r7
 80004fa:	bd80      	pop	{r7, pc}
 80004fc:	40021000 	.word	0x40021000

08000500 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b08a      	sub	sp, #40	; 0x28
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000508:	f107 0314 	add.w	r3, r7, #20
 800050c:	2200      	movs	r2, #0
 800050e:	601a      	str	r2, [r3, #0]
 8000510:	605a      	str	r2, [r3, #4]
 8000512:	609a      	str	r2, [r3, #8]
 8000514:	60da      	str	r2, [r3, #12]
 8000516:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	4a1b      	ldr	r2, [pc, #108]	; (800058c <HAL_UART_MspInit+0x8c>)
 800051e:	4293      	cmp	r3, r2
 8000520:	d130      	bne.n	8000584 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000522:	4b1b      	ldr	r3, [pc, #108]	; (8000590 <HAL_UART_MspInit+0x90>)
 8000524:	69db      	ldr	r3, [r3, #28]
 8000526:	4a1a      	ldr	r2, [pc, #104]	; (8000590 <HAL_UART_MspInit+0x90>)
 8000528:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800052c:	61d3      	str	r3, [r2, #28]
 800052e:	4b18      	ldr	r3, [pc, #96]	; (8000590 <HAL_UART_MspInit+0x90>)
 8000530:	69db      	ldr	r3, [r3, #28]
 8000532:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000536:	613b      	str	r3, [r7, #16]
 8000538:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800053a:	4b15      	ldr	r3, [pc, #84]	; (8000590 <HAL_UART_MspInit+0x90>)
 800053c:	695b      	ldr	r3, [r3, #20]
 800053e:	4a14      	ldr	r2, [pc, #80]	; (8000590 <HAL_UART_MspInit+0x90>)
 8000540:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000544:	6153      	str	r3, [r2, #20]
 8000546:	4b12      	ldr	r3, [pc, #72]	; (8000590 <HAL_UART_MspInit+0x90>)
 8000548:	695b      	ldr	r3, [r3, #20]
 800054a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800054e:	60fb      	str	r3, [r7, #12]
 8000550:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000552:	230c      	movs	r3, #12
 8000554:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000556:	2302      	movs	r3, #2
 8000558:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800055a:	2300      	movs	r3, #0
 800055c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800055e:	2303      	movs	r3, #3
 8000560:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000562:	2307      	movs	r3, #7
 8000564:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000566:	f107 0314 	add.w	r3, r7, #20
 800056a:	4619      	mov	r1, r3
 800056c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000570:	f000 fa6e 	bl	8000a50 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000574:	2200      	movs	r2, #0
 8000576:	2100      	movs	r1, #0
 8000578:	2026      	movs	r0, #38	; 0x26
 800057a:	f000 f9bc 	bl	80008f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800057e:	2026      	movs	r0, #38	; 0x26
 8000580:	f000 f9d5 	bl	800092e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000584:	bf00      	nop
 8000586:	3728      	adds	r7, #40	; 0x28
 8000588:	46bd      	mov	sp, r7
 800058a:	bd80      	pop	{r7, pc}
 800058c:	40004400 	.word	0x40004400
 8000590:	40021000 	.word	0x40021000

08000594 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000598:	e7fe      	b.n	8000598 <NMI_Handler+0x4>

0800059a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800059a:	b480      	push	{r7}
 800059c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800059e:	e7fe      	b.n	800059e <HardFault_Handler+0x4>

080005a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005a0:	b480      	push	{r7}
 80005a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005a4:	e7fe      	b.n	80005a4 <MemManage_Handler+0x4>

080005a6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005a6:	b480      	push	{r7}
 80005a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005aa:	e7fe      	b.n	80005aa <BusFault_Handler+0x4>

080005ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005ac:	b480      	push	{r7}
 80005ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005b0:	e7fe      	b.n	80005b0 <UsageFault_Handler+0x4>

080005b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005b2:	b480      	push	{r7}
 80005b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005b6:	bf00      	nop
 80005b8:	46bd      	mov	sp, r7
 80005ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005be:	4770      	bx	lr

080005c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005c0:	b480      	push	{r7}
 80005c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005c4:	bf00      	nop
 80005c6:	46bd      	mov	sp, r7
 80005c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005cc:	4770      	bx	lr

080005ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005ce:	b480      	push	{r7}
 80005d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005d2:	bf00      	nop
 80005d4:	46bd      	mov	sp, r7
 80005d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005da:	4770      	bx	lr

080005dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005e0:	f000 f88e 	bl	8000700 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005e4:	bf00      	nop
 80005e6:	bd80      	pop	{r7, pc}

080005e8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80005ec:	4802      	ldr	r0, [pc, #8]	; (80005f8 <USART2_IRQHandler+0x10>)
 80005ee:	f002 f833 	bl	8002658 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80005f2:	bf00      	nop
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	bf00      	nop
 80005f8:	20000028 	.word	0x20000028

080005fc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005fc:	b480      	push	{r7}
 80005fe:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000600:	4b06      	ldr	r3, [pc, #24]	; (800061c <SystemInit+0x20>)
 8000602:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000606:	4a05      	ldr	r2, [pc, #20]	; (800061c <SystemInit+0x20>)
 8000608:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800060c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000610:	bf00      	nop
 8000612:	46bd      	mov	sp, r7
 8000614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop
 800061c:	e000ed00 	.word	0xe000ed00

08000620 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000620:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000658 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000624:	f7ff ffea 	bl	80005fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000628:	480c      	ldr	r0, [pc, #48]	; (800065c <LoopForever+0x6>)
  ldr r1, =_edata
 800062a:	490d      	ldr	r1, [pc, #52]	; (8000660 <LoopForever+0xa>)
  ldr r2, =_sidata
 800062c:	4a0d      	ldr	r2, [pc, #52]	; (8000664 <LoopForever+0xe>)
  movs r3, #0
 800062e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000630:	e002      	b.n	8000638 <LoopCopyDataInit>

08000632 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000632:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000634:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000636:	3304      	adds	r3, #4

08000638 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000638:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800063a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800063c:	d3f9      	bcc.n	8000632 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800063e:	4a0a      	ldr	r2, [pc, #40]	; (8000668 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000640:	4c0a      	ldr	r4, [pc, #40]	; (800066c <LoopForever+0x16>)
  movs r3, #0
 8000642:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000644:	e001      	b.n	800064a <LoopFillZerobss>

08000646 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000646:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000648:	3204      	adds	r2, #4

0800064a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800064a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800064c:	d3fb      	bcc.n	8000646 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800064e:	f003 f9eb 	bl	8003a28 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000652:	f7ff fdf3 	bl	800023c <main>

08000656 <LoopForever>:

LoopForever:
    b LoopForever
 8000656:	e7fe      	b.n	8000656 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000658:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 800065c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000660:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000664:	08003cd8 	.word	0x08003cd8
  ldr r2, =_sbss
 8000668:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800066c:	20000110 	.word	0x20000110

08000670 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000670:	e7fe      	b.n	8000670 <ADC1_2_IRQHandler>
	...

08000674 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000678:	4b08      	ldr	r3, [pc, #32]	; (800069c <HAL_Init+0x28>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	4a07      	ldr	r2, [pc, #28]	; (800069c <HAL_Init+0x28>)
 800067e:	f043 0310 	orr.w	r3, r3, #16
 8000682:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000684:	2003      	movs	r0, #3
 8000686:	f000 f92b 	bl	80008e0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800068a:	2000      	movs	r0, #0
 800068c:	f000 f808 	bl	80006a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000690:	f7ff ff12 	bl	80004b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000694:	2300      	movs	r3, #0
}
 8000696:	4618      	mov	r0, r3
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	40022000 	.word	0x40022000

080006a0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006a8:	4b12      	ldr	r3, [pc, #72]	; (80006f4 <HAL_InitTick+0x54>)
 80006aa:	681a      	ldr	r2, [r3, #0]
 80006ac:	4b12      	ldr	r3, [pc, #72]	; (80006f8 <HAL_InitTick+0x58>)
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	4619      	mov	r1, r3
 80006b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80006ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80006be:	4618      	mov	r0, r3
 80006c0:	f000 f943 	bl	800094a <HAL_SYSTICK_Config>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d001      	beq.n	80006ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006ca:	2301      	movs	r3, #1
 80006cc:	e00e      	b.n	80006ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	2b0f      	cmp	r3, #15
 80006d2:	d80a      	bhi.n	80006ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006d4:	2200      	movs	r2, #0
 80006d6:	6879      	ldr	r1, [r7, #4]
 80006d8:	f04f 30ff 	mov.w	r0, #4294967295
 80006dc:	f000 f90b 	bl	80008f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006e0:	4a06      	ldr	r2, [pc, #24]	; (80006fc <HAL_InitTick+0x5c>)
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80006e6:	2300      	movs	r3, #0
 80006e8:	e000      	b.n	80006ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006ea:	2301      	movs	r3, #1
}
 80006ec:	4618      	mov	r0, r3
 80006ee:	3708      	adds	r7, #8
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}
 80006f4:	20000000 	.word	0x20000000
 80006f8:	20000008 	.word	0x20000008
 80006fc:	20000004 	.word	0x20000004

08000700 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000700:	b480      	push	{r7}
 8000702:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000704:	4b06      	ldr	r3, [pc, #24]	; (8000720 <HAL_IncTick+0x20>)
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	461a      	mov	r2, r3
 800070a:	4b06      	ldr	r3, [pc, #24]	; (8000724 <HAL_IncTick+0x24>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	4413      	add	r3, r2
 8000710:	4a04      	ldr	r2, [pc, #16]	; (8000724 <HAL_IncTick+0x24>)
 8000712:	6013      	str	r3, [r2, #0]
}
 8000714:	bf00      	nop
 8000716:	46bd      	mov	sp, r7
 8000718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071c:	4770      	bx	lr
 800071e:	bf00      	nop
 8000720:	20000008 	.word	0x20000008
 8000724:	2000010c 	.word	0x2000010c

08000728 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000728:	b480      	push	{r7}
 800072a:	af00      	add	r7, sp, #0
  return uwTick;  
 800072c:	4b03      	ldr	r3, [pc, #12]	; (800073c <HAL_GetTick+0x14>)
 800072e:	681b      	ldr	r3, [r3, #0]
}
 8000730:	4618      	mov	r0, r3
 8000732:	46bd      	mov	sp, r7
 8000734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000738:	4770      	bx	lr
 800073a:	bf00      	nop
 800073c:	2000010c 	.word	0x2000010c

08000740 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000740:	b480      	push	{r7}
 8000742:	b085      	sub	sp, #20
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	f003 0307 	and.w	r3, r3, #7
 800074e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000750:	4b0c      	ldr	r3, [pc, #48]	; (8000784 <__NVIC_SetPriorityGrouping+0x44>)
 8000752:	68db      	ldr	r3, [r3, #12]
 8000754:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000756:	68ba      	ldr	r2, [r7, #8]
 8000758:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800075c:	4013      	ands	r3, r2
 800075e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000760:	68fb      	ldr	r3, [r7, #12]
 8000762:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000764:	68bb      	ldr	r3, [r7, #8]
 8000766:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000768:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800076c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000770:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000772:	4a04      	ldr	r2, [pc, #16]	; (8000784 <__NVIC_SetPriorityGrouping+0x44>)
 8000774:	68bb      	ldr	r3, [r7, #8]
 8000776:	60d3      	str	r3, [r2, #12]
}
 8000778:	bf00      	nop
 800077a:	3714      	adds	r7, #20
 800077c:	46bd      	mov	sp, r7
 800077e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000782:	4770      	bx	lr
 8000784:	e000ed00 	.word	0xe000ed00

08000788 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000788:	b480      	push	{r7}
 800078a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800078c:	4b04      	ldr	r3, [pc, #16]	; (80007a0 <__NVIC_GetPriorityGrouping+0x18>)
 800078e:	68db      	ldr	r3, [r3, #12]
 8000790:	0a1b      	lsrs	r3, r3, #8
 8000792:	f003 0307 	and.w	r3, r3, #7
}
 8000796:	4618      	mov	r0, r3
 8000798:	46bd      	mov	sp, r7
 800079a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079e:	4770      	bx	lr
 80007a0:	e000ed00 	.word	0xe000ed00

080007a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007a4:	b480      	push	{r7}
 80007a6:	b083      	sub	sp, #12
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	4603      	mov	r3, r0
 80007ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	db0b      	blt.n	80007ce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007b6:	79fb      	ldrb	r3, [r7, #7]
 80007b8:	f003 021f 	and.w	r2, r3, #31
 80007bc:	4907      	ldr	r1, [pc, #28]	; (80007dc <__NVIC_EnableIRQ+0x38>)
 80007be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007c2:	095b      	lsrs	r3, r3, #5
 80007c4:	2001      	movs	r0, #1
 80007c6:	fa00 f202 	lsl.w	r2, r0, r2
 80007ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80007ce:	bf00      	nop
 80007d0:	370c      	adds	r7, #12
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	e000e100 	.word	0xe000e100

080007e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b083      	sub	sp, #12
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	4603      	mov	r3, r0
 80007e8:	6039      	str	r1, [r7, #0]
 80007ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	db0a      	blt.n	800080a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007f4:	683b      	ldr	r3, [r7, #0]
 80007f6:	b2da      	uxtb	r2, r3
 80007f8:	490c      	ldr	r1, [pc, #48]	; (800082c <__NVIC_SetPriority+0x4c>)
 80007fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007fe:	0112      	lsls	r2, r2, #4
 8000800:	b2d2      	uxtb	r2, r2
 8000802:	440b      	add	r3, r1
 8000804:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000808:	e00a      	b.n	8000820 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800080a:	683b      	ldr	r3, [r7, #0]
 800080c:	b2da      	uxtb	r2, r3
 800080e:	4908      	ldr	r1, [pc, #32]	; (8000830 <__NVIC_SetPriority+0x50>)
 8000810:	79fb      	ldrb	r3, [r7, #7]
 8000812:	f003 030f 	and.w	r3, r3, #15
 8000816:	3b04      	subs	r3, #4
 8000818:	0112      	lsls	r2, r2, #4
 800081a:	b2d2      	uxtb	r2, r2
 800081c:	440b      	add	r3, r1
 800081e:	761a      	strb	r2, [r3, #24]
}
 8000820:	bf00      	nop
 8000822:	370c      	adds	r7, #12
 8000824:	46bd      	mov	sp, r7
 8000826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082a:	4770      	bx	lr
 800082c:	e000e100 	.word	0xe000e100
 8000830:	e000ed00 	.word	0xe000ed00

08000834 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000834:	b480      	push	{r7}
 8000836:	b089      	sub	sp, #36	; 0x24
 8000838:	af00      	add	r7, sp, #0
 800083a:	60f8      	str	r0, [r7, #12]
 800083c:	60b9      	str	r1, [r7, #8]
 800083e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000840:	68fb      	ldr	r3, [r7, #12]
 8000842:	f003 0307 	and.w	r3, r3, #7
 8000846:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000848:	69fb      	ldr	r3, [r7, #28]
 800084a:	f1c3 0307 	rsb	r3, r3, #7
 800084e:	2b04      	cmp	r3, #4
 8000850:	bf28      	it	cs
 8000852:	2304      	movcs	r3, #4
 8000854:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000856:	69fb      	ldr	r3, [r7, #28]
 8000858:	3304      	adds	r3, #4
 800085a:	2b06      	cmp	r3, #6
 800085c:	d902      	bls.n	8000864 <NVIC_EncodePriority+0x30>
 800085e:	69fb      	ldr	r3, [r7, #28]
 8000860:	3b03      	subs	r3, #3
 8000862:	e000      	b.n	8000866 <NVIC_EncodePriority+0x32>
 8000864:	2300      	movs	r3, #0
 8000866:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000868:	f04f 32ff 	mov.w	r2, #4294967295
 800086c:	69bb      	ldr	r3, [r7, #24]
 800086e:	fa02 f303 	lsl.w	r3, r2, r3
 8000872:	43da      	mvns	r2, r3
 8000874:	68bb      	ldr	r3, [r7, #8]
 8000876:	401a      	ands	r2, r3
 8000878:	697b      	ldr	r3, [r7, #20]
 800087a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800087c:	f04f 31ff 	mov.w	r1, #4294967295
 8000880:	697b      	ldr	r3, [r7, #20]
 8000882:	fa01 f303 	lsl.w	r3, r1, r3
 8000886:	43d9      	mvns	r1, r3
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800088c:	4313      	orrs	r3, r2
         );
}
 800088e:	4618      	mov	r0, r3
 8000890:	3724      	adds	r7, #36	; 0x24
 8000892:	46bd      	mov	sp, r7
 8000894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000898:	4770      	bx	lr
	...

0800089c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b082      	sub	sp, #8
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	3b01      	subs	r3, #1
 80008a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80008ac:	d301      	bcc.n	80008b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008ae:	2301      	movs	r3, #1
 80008b0:	e00f      	b.n	80008d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008b2:	4a0a      	ldr	r2, [pc, #40]	; (80008dc <SysTick_Config+0x40>)
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	3b01      	subs	r3, #1
 80008b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008ba:	210f      	movs	r1, #15
 80008bc:	f04f 30ff 	mov.w	r0, #4294967295
 80008c0:	f7ff ff8e 	bl	80007e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008c4:	4b05      	ldr	r3, [pc, #20]	; (80008dc <SysTick_Config+0x40>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008ca:	4b04      	ldr	r3, [pc, #16]	; (80008dc <SysTick_Config+0x40>)
 80008cc:	2207      	movs	r2, #7
 80008ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008d0:	2300      	movs	r3, #0
}
 80008d2:	4618      	mov	r0, r3
 80008d4:	3708      	adds	r7, #8
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	e000e010 	.word	0xe000e010

080008e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b082      	sub	sp, #8
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008e8:	6878      	ldr	r0, [r7, #4]
 80008ea:	f7ff ff29 	bl	8000740 <__NVIC_SetPriorityGrouping>
}
 80008ee:	bf00      	nop
 80008f0:	3708      	adds	r7, #8
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}

080008f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008f6:	b580      	push	{r7, lr}
 80008f8:	b086      	sub	sp, #24
 80008fa:	af00      	add	r7, sp, #0
 80008fc:	4603      	mov	r3, r0
 80008fe:	60b9      	str	r1, [r7, #8]
 8000900:	607a      	str	r2, [r7, #4]
 8000902:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000904:	2300      	movs	r3, #0
 8000906:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000908:	f7ff ff3e 	bl	8000788 <__NVIC_GetPriorityGrouping>
 800090c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800090e:	687a      	ldr	r2, [r7, #4]
 8000910:	68b9      	ldr	r1, [r7, #8]
 8000912:	6978      	ldr	r0, [r7, #20]
 8000914:	f7ff ff8e 	bl	8000834 <NVIC_EncodePriority>
 8000918:	4602      	mov	r2, r0
 800091a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800091e:	4611      	mov	r1, r2
 8000920:	4618      	mov	r0, r3
 8000922:	f7ff ff5d 	bl	80007e0 <__NVIC_SetPriority>
}
 8000926:	bf00      	nop
 8000928:	3718      	adds	r7, #24
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}

0800092e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800092e:	b580      	push	{r7, lr}
 8000930:	b082      	sub	sp, #8
 8000932:	af00      	add	r7, sp, #0
 8000934:	4603      	mov	r3, r0
 8000936:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000938:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800093c:	4618      	mov	r0, r3
 800093e:	f7ff ff31 	bl	80007a4 <__NVIC_EnableIRQ>
}
 8000942:	bf00      	nop
 8000944:	3708      	adds	r7, #8
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}

0800094a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800094a:	b580      	push	{r7, lr}
 800094c:	b082      	sub	sp, #8
 800094e:	af00      	add	r7, sp, #0
 8000950:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000952:	6878      	ldr	r0, [r7, #4]
 8000954:	f7ff ffa2 	bl	800089c <SysTick_Config>
 8000958:	4603      	mov	r3, r0
}
 800095a:	4618      	mov	r0, r3
 800095c:	3708      	adds	r7, #8
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}

08000962 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000962:	b480      	push	{r7}
 8000964:	b083      	sub	sp, #12
 8000966:	af00      	add	r7, sp, #0
 8000968:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000970:	2b02      	cmp	r3, #2
 8000972:	d008      	beq.n	8000986 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	2204      	movs	r2, #4
 8000978:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	2200      	movs	r2, #0
 800097e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000982:	2301      	movs	r3, #1
 8000984:	e020      	b.n	80009c8 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	681a      	ldr	r2, [r3, #0]
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	f022 020e 	bic.w	r2, r2, #14
 8000994:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	681a      	ldr	r2, [r3, #0]
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	f022 0201 	bic.w	r2, r2, #1
 80009a4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80009ae:	2101      	movs	r1, #1
 80009b0:	fa01 f202 	lsl.w	r2, r1, r2
 80009b4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	2201      	movs	r2, #1
 80009ba:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	2200      	movs	r2, #0
 80009c2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80009c6:	2300      	movs	r3, #0
}
 80009c8:	4618      	mov	r0, r3
 80009ca:	370c      	adds	r7, #12
 80009cc:	46bd      	mov	sp, r7
 80009ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d2:	4770      	bx	lr

080009d4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b084      	sub	sp, #16
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80009dc:	2300      	movs	r3, #0
 80009de:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80009e6:	2b02      	cmp	r3, #2
 80009e8:	d005      	beq.n	80009f6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	2204      	movs	r2, #4
 80009ee:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80009f0:	2301      	movs	r3, #1
 80009f2:	73fb      	strb	r3, [r7, #15]
 80009f4:	e027      	b.n	8000a46 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	681a      	ldr	r2, [r3, #0]
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	f022 020e 	bic.w	r2, r2, #14
 8000a04:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	681a      	ldr	r2, [r3, #0]
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	f022 0201 	bic.w	r2, r2, #1
 8000a14:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000a1e:	2101      	movs	r1, #1
 8000a20:	fa01 f202 	lsl.w	r2, r1, r2
 8000a24:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	2201      	movs	r2, #1
 8000a2a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	2200      	movs	r2, #0
 8000a32:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d003      	beq.n	8000a46 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a42:	6878      	ldr	r0, [r7, #4]
 8000a44:	4798      	blx	r3
    } 
  }
  return status;
 8000a46:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a48:	4618      	mov	r0, r3
 8000a4a:	3710      	adds	r7, #16
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}

08000a50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a50:	b480      	push	{r7}
 8000a52:	b087      	sub	sp, #28
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
 8000a58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a5e:	e154      	b.n	8000d0a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000a60:	683b      	ldr	r3, [r7, #0]
 8000a62:	681a      	ldr	r2, [r3, #0]
 8000a64:	2101      	movs	r1, #1
 8000a66:	697b      	ldr	r3, [r7, #20]
 8000a68:	fa01 f303 	lsl.w	r3, r1, r3
 8000a6c:	4013      	ands	r3, r2
 8000a6e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	f000 8146 	beq.w	8000d04 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	685b      	ldr	r3, [r3, #4]
 8000a7c:	f003 0303 	and.w	r3, r3, #3
 8000a80:	2b01      	cmp	r3, #1
 8000a82:	d005      	beq.n	8000a90 <HAL_GPIO_Init+0x40>
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	685b      	ldr	r3, [r3, #4]
 8000a88:	f003 0303 	and.w	r3, r3, #3
 8000a8c:	2b02      	cmp	r3, #2
 8000a8e:	d130      	bne.n	8000af2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	689b      	ldr	r3, [r3, #8]
 8000a94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000a96:	697b      	ldr	r3, [r7, #20]
 8000a98:	005b      	lsls	r3, r3, #1
 8000a9a:	2203      	movs	r2, #3
 8000a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa0:	43db      	mvns	r3, r3
 8000aa2:	693a      	ldr	r2, [r7, #16]
 8000aa4:	4013      	ands	r3, r2
 8000aa6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	68da      	ldr	r2, [r3, #12]
 8000aac:	697b      	ldr	r3, [r7, #20]
 8000aae:	005b      	lsls	r3, r3, #1
 8000ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab4:	693a      	ldr	r2, [r7, #16]
 8000ab6:	4313      	orrs	r3, r2
 8000ab8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	693a      	ldr	r2, [r7, #16]
 8000abe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	685b      	ldr	r3, [r3, #4]
 8000ac4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	697b      	ldr	r3, [r7, #20]
 8000aca:	fa02 f303 	lsl.w	r3, r2, r3
 8000ace:	43db      	mvns	r3, r3
 8000ad0:	693a      	ldr	r2, [r7, #16]
 8000ad2:	4013      	ands	r3, r2
 8000ad4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ad6:	683b      	ldr	r3, [r7, #0]
 8000ad8:	685b      	ldr	r3, [r3, #4]
 8000ada:	091b      	lsrs	r3, r3, #4
 8000adc:	f003 0201 	and.w	r2, r3, #1
 8000ae0:	697b      	ldr	r3, [r7, #20]
 8000ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ae6:	693a      	ldr	r2, [r7, #16]
 8000ae8:	4313      	orrs	r3, r2
 8000aea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	693a      	ldr	r2, [r7, #16]
 8000af0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000af2:	683b      	ldr	r3, [r7, #0]
 8000af4:	685b      	ldr	r3, [r3, #4]
 8000af6:	f003 0303 	and.w	r3, r3, #3
 8000afa:	2b03      	cmp	r3, #3
 8000afc:	d017      	beq.n	8000b2e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	68db      	ldr	r3, [r3, #12]
 8000b02:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000b04:	697b      	ldr	r3, [r7, #20]
 8000b06:	005b      	lsls	r3, r3, #1
 8000b08:	2203      	movs	r2, #3
 8000b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b0e:	43db      	mvns	r3, r3
 8000b10:	693a      	ldr	r2, [r7, #16]
 8000b12:	4013      	ands	r3, r2
 8000b14:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	689a      	ldr	r2, [r3, #8]
 8000b1a:	697b      	ldr	r3, [r7, #20]
 8000b1c:	005b      	lsls	r3, r3, #1
 8000b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b22:	693a      	ldr	r2, [r7, #16]
 8000b24:	4313      	orrs	r3, r2
 8000b26:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	693a      	ldr	r2, [r7, #16]
 8000b2c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	685b      	ldr	r3, [r3, #4]
 8000b32:	f003 0303 	and.w	r3, r3, #3
 8000b36:	2b02      	cmp	r3, #2
 8000b38:	d123      	bne.n	8000b82 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000b3a:	697b      	ldr	r3, [r7, #20]
 8000b3c:	08da      	lsrs	r2, r3, #3
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	3208      	adds	r2, #8
 8000b42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b46:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000b48:	697b      	ldr	r3, [r7, #20]
 8000b4a:	f003 0307 	and.w	r3, r3, #7
 8000b4e:	009b      	lsls	r3, r3, #2
 8000b50:	220f      	movs	r2, #15
 8000b52:	fa02 f303 	lsl.w	r3, r2, r3
 8000b56:	43db      	mvns	r3, r3
 8000b58:	693a      	ldr	r2, [r7, #16]
 8000b5a:	4013      	ands	r3, r2
 8000b5c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	691a      	ldr	r2, [r3, #16]
 8000b62:	697b      	ldr	r3, [r7, #20]
 8000b64:	f003 0307 	and.w	r3, r3, #7
 8000b68:	009b      	lsls	r3, r3, #2
 8000b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b6e:	693a      	ldr	r2, [r7, #16]
 8000b70:	4313      	orrs	r3, r2
 8000b72:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000b74:	697b      	ldr	r3, [r7, #20]
 8000b76:	08da      	lsrs	r2, r3, #3
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	3208      	adds	r2, #8
 8000b7c:	6939      	ldr	r1, [r7, #16]
 8000b7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000b88:	697b      	ldr	r3, [r7, #20]
 8000b8a:	005b      	lsls	r3, r3, #1
 8000b8c:	2203      	movs	r2, #3
 8000b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b92:	43db      	mvns	r3, r3
 8000b94:	693a      	ldr	r2, [r7, #16]
 8000b96:	4013      	ands	r3, r2
 8000b98:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	685b      	ldr	r3, [r3, #4]
 8000b9e:	f003 0203 	and.w	r2, r3, #3
 8000ba2:	697b      	ldr	r3, [r7, #20]
 8000ba4:	005b      	lsls	r3, r3, #1
 8000ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8000baa:	693a      	ldr	r2, [r7, #16]
 8000bac:	4313      	orrs	r3, r2
 8000bae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	693a      	ldr	r2, [r7, #16]
 8000bb4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000bb6:	683b      	ldr	r3, [r7, #0]
 8000bb8:	685b      	ldr	r3, [r3, #4]
 8000bba:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	f000 80a0 	beq.w	8000d04 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bc4:	4b58      	ldr	r3, [pc, #352]	; (8000d28 <HAL_GPIO_Init+0x2d8>)
 8000bc6:	699b      	ldr	r3, [r3, #24]
 8000bc8:	4a57      	ldr	r2, [pc, #348]	; (8000d28 <HAL_GPIO_Init+0x2d8>)
 8000bca:	f043 0301 	orr.w	r3, r3, #1
 8000bce:	6193      	str	r3, [r2, #24]
 8000bd0:	4b55      	ldr	r3, [pc, #340]	; (8000d28 <HAL_GPIO_Init+0x2d8>)
 8000bd2:	699b      	ldr	r3, [r3, #24]
 8000bd4:	f003 0301 	and.w	r3, r3, #1
 8000bd8:	60bb      	str	r3, [r7, #8]
 8000bda:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000bdc:	4a53      	ldr	r2, [pc, #332]	; (8000d2c <HAL_GPIO_Init+0x2dc>)
 8000bde:	697b      	ldr	r3, [r7, #20]
 8000be0:	089b      	lsrs	r3, r3, #2
 8000be2:	3302      	adds	r3, #2
 8000be4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000be8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000bea:	697b      	ldr	r3, [r7, #20]
 8000bec:	f003 0303 	and.w	r3, r3, #3
 8000bf0:	009b      	lsls	r3, r3, #2
 8000bf2:	220f      	movs	r2, #15
 8000bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf8:	43db      	mvns	r3, r3
 8000bfa:	693a      	ldr	r2, [r7, #16]
 8000bfc:	4013      	ands	r3, r2
 8000bfe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000c06:	d019      	beq.n	8000c3c <HAL_GPIO_Init+0x1ec>
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	4a49      	ldr	r2, [pc, #292]	; (8000d30 <HAL_GPIO_Init+0x2e0>)
 8000c0c:	4293      	cmp	r3, r2
 8000c0e:	d013      	beq.n	8000c38 <HAL_GPIO_Init+0x1e8>
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	4a48      	ldr	r2, [pc, #288]	; (8000d34 <HAL_GPIO_Init+0x2e4>)
 8000c14:	4293      	cmp	r3, r2
 8000c16:	d00d      	beq.n	8000c34 <HAL_GPIO_Init+0x1e4>
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	4a47      	ldr	r2, [pc, #284]	; (8000d38 <HAL_GPIO_Init+0x2e8>)
 8000c1c:	4293      	cmp	r3, r2
 8000c1e:	d007      	beq.n	8000c30 <HAL_GPIO_Init+0x1e0>
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	4a46      	ldr	r2, [pc, #280]	; (8000d3c <HAL_GPIO_Init+0x2ec>)
 8000c24:	4293      	cmp	r3, r2
 8000c26:	d101      	bne.n	8000c2c <HAL_GPIO_Init+0x1dc>
 8000c28:	2304      	movs	r3, #4
 8000c2a:	e008      	b.n	8000c3e <HAL_GPIO_Init+0x1ee>
 8000c2c:	2305      	movs	r3, #5
 8000c2e:	e006      	b.n	8000c3e <HAL_GPIO_Init+0x1ee>
 8000c30:	2303      	movs	r3, #3
 8000c32:	e004      	b.n	8000c3e <HAL_GPIO_Init+0x1ee>
 8000c34:	2302      	movs	r3, #2
 8000c36:	e002      	b.n	8000c3e <HAL_GPIO_Init+0x1ee>
 8000c38:	2301      	movs	r3, #1
 8000c3a:	e000      	b.n	8000c3e <HAL_GPIO_Init+0x1ee>
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	697a      	ldr	r2, [r7, #20]
 8000c40:	f002 0203 	and.w	r2, r2, #3
 8000c44:	0092      	lsls	r2, r2, #2
 8000c46:	4093      	lsls	r3, r2
 8000c48:	693a      	ldr	r2, [r7, #16]
 8000c4a:	4313      	orrs	r3, r2
 8000c4c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000c4e:	4937      	ldr	r1, [pc, #220]	; (8000d2c <HAL_GPIO_Init+0x2dc>)
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	089b      	lsrs	r3, r3, #2
 8000c54:	3302      	adds	r3, #2
 8000c56:	693a      	ldr	r2, [r7, #16]
 8000c58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c5c:	4b38      	ldr	r3, [pc, #224]	; (8000d40 <HAL_GPIO_Init+0x2f0>)
 8000c5e:	689b      	ldr	r3, [r3, #8]
 8000c60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	43db      	mvns	r3, r3
 8000c66:	693a      	ldr	r2, [r7, #16]
 8000c68:	4013      	ands	r3, r2
 8000c6a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	685b      	ldr	r3, [r3, #4]
 8000c70:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d003      	beq.n	8000c80 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8000c78:	693a      	ldr	r2, [r7, #16]
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	4313      	orrs	r3, r2
 8000c7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000c80:	4a2f      	ldr	r2, [pc, #188]	; (8000d40 <HAL_GPIO_Init+0x2f0>)
 8000c82:	693b      	ldr	r3, [r7, #16]
 8000c84:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000c86:	4b2e      	ldr	r3, [pc, #184]	; (8000d40 <HAL_GPIO_Init+0x2f0>)
 8000c88:	68db      	ldr	r3, [r3, #12]
 8000c8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	43db      	mvns	r3, r3
 8000c90:	693a      	ldr	r2, [r7, #16]
 8000c92:	4013      	ands	r3, r2
 8000c94:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	685b      	ldr	r3, [r3, #4]
 8000c9a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d003      	beq.n	8000caa <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8000ca2:	693a      	ldr	r2, [r7, #16]
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	4313      	orrs	r3, r2
 8000ca8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000caa:	4a25      	ldr	r2, [pc, #148]	; (8000d40 <HAL_GPIO_Init+0x2f0>)
 8000cac:	693b      	ldr	r3, [r7, #16]
 8000cae:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000cb0:	4b23      	ldr	r3, [pc, #140]	; (8000d40 <HAL_GPIO_Init+0x2f0>)
 8000cb2:	685b      	ldr	r3, [r3, #4]
 8000cb4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	43db      	mvns	r3, r3
 8000cba:	693a      	ldr	r2, [r7, #16]
 8000cbc:	4013      	ands	r3, r2
 8000cbe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000cc0:	683b      	ldr	r3, [r7, #0]
 8000cc2:	685b      	ldr	r3, [r3, #4]
 8000cc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d003      	beq.n	8000cd4 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8000ccc:	693a      	ldr	r2, [r7, #16]
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000cd4:	4a1a      	ldr	r2, [pc, #104]	; (8000d40 <HAL_GPIO_Init+0x2f0>)
 8000cd6:	693b      	ldr	r3, [r7, #16]
 8000cd8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000cda:	4b19      	ldr	r3, [pc, #100]	; (8000d40 <HAL_GPIO_Init+0x2f0>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	43db      	mvns	r3, r3
 8000ce4:	693a      	ldr	r2, [r7, #16]
 8000ce6:	4013      	ands	r3, r2
 8000ce8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d003      	beq.n	8000cfe <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8000cf6:	693a      	ldr	r2, [r7, #16]
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	4313      	orrs	r3, r2
 8000cfc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000cfe:	4a10      	ldr	r2, [pc, #64]	; (8000d40 <HAL_GPIO_Init+0x2f0>)
 8000d00:	693b      	ldr	r3, [r7, #16]
 8000d02:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000d04:	697b      	ldr	r3, [r7, #20]
 8000d06:	3301      	adds	r3, #1
 8000d08:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	681a      	ldr	r2, [r3, #0]
 8000d0e:	697b      	ldr	r3, [r7, #20]
 8000d10:	fa22 f303 	lsr.w	r3, r2, r3
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	f47f aea3 	bne.w	8000a60 <HAL_GPIO_Init+0x10>
  }
}
 8000d1a:	bf00      	nop
 8000d1c:	bf00      	nop
 8000d1e:	371c      	adds	r7, #28
 8000d20:	46bd      	mov	sp, r7
 8000d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d26:	4770      	bx	lr
 8000d28:	40021000 	.word	0x40021000
 8000d2c:	40010000 	.word	0x40010000
 8000d30:	48000400 	.word	0x48000400
 8000d34:	48000800 	.word	0x48000800
 8000d38:	48000c00 	.word	0x48000c00
 8000d3c:	48001000 	.word	0x48001000
 8000d40:	40010400 	.word	0x40010400

08000d44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
 8000d4c:	460b      	mov	r3, r1
 8000d4e:	807b      	strh	r3, [r7, #2]
 8000d50:	4613      	mov	r3, r2
 8000d52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000d54:	787b      	ldrb	r3, [r7, #1]
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d003      	beq.n	8000d62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d5a:	887a      	ldrh	r2, [r7, #2]
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000d60:	e002      	b.n	8000d68 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d62:	887a      	ldrh	r2, [r7, #2]
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000d68:	bf00      	nop
 8000d6a:	370c      	adds	r7, #12
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d72:	4770      	bx	lr

08000d74 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000d7a:	af00      	add	r7, sp, #0
 8000d7c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d80:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000d84:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d8a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d102      	bne.n	8000d9a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000d94:	2301      	movs	r3, #1
 8000d96:	f001 b823 	b.w	8001de0 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d9e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	f003 0301 	and.w	r3, r3, #1
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	f000 817d 	beq.w	80010aa <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000db0:	4bbc      	ldr	r3, [pc, #752]	; (80010a4 <HAL_RCC_OscConfig+0x330>)
 8000db2:	685b      	ldr	r3, [r3, #4]
 8000db4:	f003 030c 	and.w	r3, r3, #12
 8000db8:	2b04      	cmp	r3, #4
 8000dba:	d00c      	beq.n	8000dd6 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000dbc:	4bb9      	ldr	r3, [pc, #740]	; (80010a4 <HAL_RCC_OscConfig+0x330>)
 8000dbe:	685b      	ldr	r3, [r3, #4]
 8000dc0:	f003 030c 	and.w	r3, r3, #12
 8000dc4:	2b08      	cmp	r3, #8
 8000dc6:	d15c      	bne.n	8000e82 <HAL_RCC_OscConfig+0x10e>
 8000dc8:	4bb6      	ldr	r3, [pc, #728]	; (80010a4 <HAL_RCC_OscConfig+0x330>)
 8000dca:	685b      	ldr	r3, [r3, #4]
 8000dcc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000dd4:	d155      	bne.n	8000e82 <HAL_RCC_OscConfig+0x10e>
 8000dd6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000dda:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dde:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8000de2:	fa93 f3a3 	rbit	r3, r3
 8000de6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000dea:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000dee:	fab3 f383 	clz	r3, r3
 8000df2:	b2db      	uxtb	r3, r3
 8000df4:	095b      	lsrs	r3, r3, #5
 8000df6:	b2db      	uxtb	r3, r3
 8000df8:	f043 0301 	orr.w	r3, r3, #1
 8000dfc:	b2db      	uxtb	r3, r3
 8000dfe:	2b01      	cmp	r3, #1
 8000e00:	d102      	bne.n	8000e08 <HAL_RCC_OscConfig+0x94>
 8000e02:	4ba8      	ldr	r3, [pc, #672]	; (80010a4 <HAL_RCC_OscConfig+0x330>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	e015      	b.n	8000e34 <HAL_RCC_OscConfig+0xc0>
 8000e08:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e0c:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e10:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8000e14:	fa93 f3a3 	rbit	r3, r3
 8000e18:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000e1c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e20:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000e24:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8000e28:	fa93 f3a3 	rbit	r3, r3
 8000e2c:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8000e30:	4b9c      	ldr	r3, [pc, #624]	; (80010a4 <HAL_RCC_OscConfig+0x330>)
 8000e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e34:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000e38:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8000e3c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000e40:	fa92 f2a2 	rbit	r2, r2
 8000e44:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8000e48:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8000e4c:	fab2 f282 	clz	r2, r2
 8000e50:	b2d2      	uxtb	r2, r2
 8000e52:	f042 0220 	orr.w	r2, r2, #32
 8000e56:	b2d2      	uxtb	r2, r2
 8000e58:	f002 021f 	and.w	r2, r2, #31
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fa01 f202 	lsl.w	r2, r1, r2
 8000e62:	4013      	ands	r3, r2
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	f000 811f 	beq.w	80010a8 <HAL_RCC_OscConfig+0x334>
 8000e6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000e6e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	685b      	ldr	r3, [r3, #4]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	f040 8116 	bne.w	80010a8 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8000e7c:	2301      	movs	r3, #1
 8000e7e:	f000 bfaf 	b.w	8001de0 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000e86:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e92:	d106      	bne.n	8000ea2 <HAL_RCC_OscConfig+0x12e>
 8000e94:	4b83      	ldr	r3, [pc, #524]	; (80010a4 <HAL_RCC_OscConfig+0x330>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4a82      	ldr	r2, [pc, #520]	; (80010a4 <HAL_RCC_OscConfig+0x330>)
 8000e9a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e9e:	6013      	str	r3, [r2, #0]
 8000ea0:	e036      	b.n	8000f10 <HAL_RCC_OscConfig+0x19c>
 8000ea2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000ea6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d10c      	bne.n	8000ecc <HAL_RCC_OscConfig+0x158>
 8000eb2:	4b7c      	ldr	r3, [pc, #496]	; (80010a4 <HAL_RCC_OscConfig+0x330>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	4a7b      	ldr	r2, [pc, #492]	; (80010a4 <HAL_RCC_OscConfig+0x330>)
 8000eb8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ebc:	6013      	str	r3, [r2, #0]
 8000ebe:	4b79      	ldr	r3, [pc, #484]	; (80010a4 <HAL_RCC_OscConfig+0x330>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	4a78      	ldr	r2, [pc, #480]	; (80010a4 <HAL_RCC_OscConfig+0x330>)
 8000ec4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ec8:	6013      	str	r3, [r2, #0]
 8000eca:	e021      	b.n	8000f10 <HAL_RCC_OscConfig+0x19c>
 8000ecc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000ed0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	685b      	ldr	r3, [r3, #4]
 8000ed8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000edc:	d10c      	bne.n	8000ef8 <HAL_RCC_OscConfig+0x184>
 8000ede:	4b71      	ldr	r3, [pc, #452]	; (80010a4 <HAL_RCC_OscConfig+0x330>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	4a70      	ldr	r2, [pc, #448]	; (80010a4 <HAL_RCC_OscConfig+0x330>)
 8000ee4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ee8:	6013      	str	r3, [r2, #0]
 8000eea:	4b6e      	ldr	r3, [pc, #440]	; (80010a4 <HAL_RCC_OscConfig+0x330>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4a6d      	ldr	r2, [pc, #436]	; (80010a4 <HAL_RCC_OscConfig+0x330>)
 8000ef0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ef4:	6013      	str	r3, [r2, #0]
 8000ef6:	e00b      	b.n	8000f10 <HAL_RCC_OscConfig+0x19c>
 8000ef8:	4b6a      	ldr	r3, [pc, #424]	; (80010a4 <HAL_RCC_OscConfig+0x330>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	4a69      	ldr	r2, [pc, #420]	; (80010a4 <HAL_RCC_OscConfig+0x330>)
 8000efe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f02:	6013      	str	r3, [r2, #0]
 8000f04:	4b67      	ldr	r3, [pc, #412]	; (80010a4 <HAL_RCC_OscConfig+0x330>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a66      	ldr	r2, [pc, #408]	; (80010a4 <HAL_RCC_OscConfig+0x330>)
 8000f0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f0e:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000f10:	4b64      	ldr	r3, [pc, #400]	; (80010a4 <HAL_RCC_OscConfig+0x330>)
 8000f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f14:	f023 020f 	bic.w	r2, r3, #15
 8000f18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000f1c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	689b      	ldr	r3, [r3, #8]
 8000f24:	495f      	ldr	r1, [pc, #380]	; (80010a4 <HAL_RCC_OscConfig+0x330>)
 8000f26:	4313      	orrs	r3, r2
 8000f28:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000f2e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d059      	beq.n	8000fee <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f3a:	f7ff fbf5 	bl	8000728 <HAL_GetTick>
 8000f3e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f42:	e00a      	b.n	8000f5a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f44:	f7ff fbf0 	bl	8000728 <HAL_GetTick>
 8000f48:	4602      	mov	r2, r0
 8000f4a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000f4e:	1ad3      	subs	r3, r2, r3
 8000f50:	2b64      	cmp	r3, #100	; 0x64
 8000f52:	d902      	bls.n	8000f5a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8000f54:	2303      	movs	r3, #3
 8000f56:	f000 bf43 	b.w	8001de0 <HAL_RCC_OscConfig+0x106c>
 8000f5a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f5e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f62:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8000f66:	fa93 f3a3 	rbit	r3, r3
 8000f6a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8000f6e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f72:	fab3 f383 	clz	r3, r3
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	095b      	lsrs	r3, r3, #5
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	f043 0301 	orr.w	r3, r3, #1
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	2b01      	cmp	r3, #1
 8000f84:	d102      	bne.n	8000f8c <HAL_RCC_OscConfig+0x218>
 8000f86:	4b47      	ldr	r3, [pc, #284]	; (80010a4 <HAL_RCC_OscConfig+0x330>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	e015      	b.n	8000fb8 <HAL_RCC_OscConfig+0x244>
 8000f8c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f90:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f94:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8000f98:	fa93 f3a3 	rbit	r3, r3
 8000f9c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000fa0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000fa4:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000fa8:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8000fac:	fa93 f3a3 	rbit	r3, r3
 8000fb0:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8000fb4:	4b3b      	ldr	r3, [pc, #236]	; (80010a4 <HAL_RCC_OscConfig+0x330>)
 8000fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fb8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000fbc:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8000fc0:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000fc4:	fa92 f2a2 	rbit	r2, r2
 8000fc8:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8000fcc:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8000fd0:	fab2 f282 	clz	r2, r2
 8000fd4:	b2d2      	uxtb	r2, r2
 8000fd6:	f042 0220 	orr.w	r2, r2, #32
 8000fda:	b2d2      	uxtb	r2, r2
 8000fdc:	f002 021f 	and.w	r2, r2, #31
 8000fe0:	2101      	movs	r1, #1
 8000fe2:	fa01 f202 	lsl.w	r2, r1, r2
 8000fe6:	4013      	ands	r3, r2
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d0ab      	beq.n	8000f44 <HAL_RCC_OscConfig+0x1d0>
 8000fec:	e05d      	b.n	80010aa <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fee:	f7ff fb9b 	bl	8000728 <HAL_GetTick>
 8000ff2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ff6:	e00a      	b.n	800100e <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ff8:	f7ff fb96 	bl	8000728 <HAL_GetTick>
 8000ffc:	4602      	mov	r2, r0
 8000ffe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001002:	1ad3      	subs	r3, r2, r3
 8001004:	2b64      	cmp	r3, #100	; 0x64
 8001006:	d902      	bls.n	800100e <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8001008:	2303      	movs	r3, #3
 800100a:	f000 bee9 	b.w	8001de0 <HAL_RCC_OscConfig+0x106c>
 800100e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001012:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001016:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800101a:	fa93 f3a3 	rbit	r3, r3
 800101e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8001022:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001026:	fab3 f383 	clz	r3, r3
 800102a:	b2db      	uxtb	r3, r3
 800102c:	095b      	lsrs	r3, r3, #5
 800102e:	b2db      	uxtb	r3, r3
 8001030:	f043 0301 	orr.w	r3, r3, #1
 8001034:	b2db      	uxtb	r3, r3
 8001036:	2b01      	cmp	r3, #1
 8001038:	d102      	bne.n	8001040 <HAL_RCC_OscConfig+0x2cc>
 800103a:	4b1a      	ldr	r3, [pc, #104]	; (80010a4 <HAL_RCC_OscConfig+0x330>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	e015      	b.n	800106c <HAL_RCC_OscConfig+0x2f8>
 8001040:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001044:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001048:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800104c:	fa93 f3a3 	rbit	r3, r3
 8001050:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001054:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001058:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800105c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8001060:	fa93 f3a3 	rbit	r3, r3
 8001064:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8001068:	4b0e      	ldr	r3, [pc, #56]	; (80010a4 <HAL_RCC_OscConfig+0x330>)
 800106a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800106c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001070:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8001074:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001078:	fa92 f2a2 	rbit	r2, r2
 800107c:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8001080:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8001084:	fab2 f282 	clz	r2, r2
 8001088:	b2d2      	uxtb	r2, r2
 800108a:	f042 0220 	orr.w	r2, r2, #32
 800108e:	b2d2      	uxtb	r2, r2
 8001090:	f002 021f 	and.w	r2, r2, #31
 8001094:	2101      	movs	r1, #1
 8001096:	fa01 f202 	lsl.w	r2, r1, r2
 800109a:	4013      	ands	r3, r2
 800109c:	2b00      	cmp	r3, #0
 800109e:	d1ab      	bne.n	8000ff8 <HAL_RCC_OscConfig+0x284>
 80010a0:	e003      	b.n	80010aa <HAL_RCC_OscConfig+0x336>
 80010a2:	bf00      	nop
 80010a4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80010ae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	f003 0302 	and.w	r3, r3, #2
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	f000 817d 	beq.w	80013ba <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80010c0:	4ba6      	ldr	r3, [pc, #664]	; (800135c <HAL_RCC_OscConfig+0x5e8>)
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	f003 030c 	and.w	r3, r3, #12
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d00b      	beq.n	80010e4 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80010cc:	4ba3      	ldr	r3, [pc, #652]	; (800135c <HAL_RCC_OscConfig+0x5e8>)
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	f003 030c 	and.w	r3, r3, #12
 80010d4:	2b08      	cmp	r3, #8
 80010d6:	d172      	bne.n	80011be <HAL_RCC_OscConfig+0x44a>
 80010d8:	4ba0      	ldr	r3, [pc, #640]	; (800135c <HAL_RCC_OscConfig+0x5e8>)
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d16c      	bne.n	80011be <HAL_RCC_OscConfig+0x44a>
 80010e4:	2302      	movs	r3, #2
 80010e6:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010ea:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80010ee:	fa93 f3a3 	rbit	r3, r3
 80010f2:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80010f6:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010fa:	fab3 f383 	clz	r3, r3
 80010fe:	b2db      	uxtb	r3, r3
 8001100:	095b      	lsrs	r3, r3, #5
 8001102:	b2db      	uxtb	r3, r3
 8001104:	f043 0301 	orr.w	r3, r3, #1
 8001108:	b2db      	uxtb	r3, r3
 800110a:	2b01      	cmp	r3, #1
 800110c:	d102      	bne.n	8001114 <HAL_RCC_OscConfig+0x3a0>
 800110e:	4b93      	ldr	r3, [pc, #588]	; (800135c <HAL_RCC_OscConfig+0x5e8>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	e013      	b.n	800113c <HAL_RCC_OscConfig+0x3c8>
 8001114:	2302      	movs	r3, #2
 8001116:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800111a:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800111e:	fa93 f3a3 	rbit	r3, r3
 8001122:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001126:	2302      	movs	r3, #2
 8001128:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800112c:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8001130:	fa93 f3a3 	rbit	r3, r3
 8001134:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8001138:	4b88      	ldr	r3, [pc, #544]	; (800135c <HAL_RCC_OscConfig+0x5e8>)
 800113a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800113c:	2202      	movs	r2, #2
 800113e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8001142:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001146:	fa92 f2a2 	rbit	r2, r2
 800114a:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 800114e:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8001152:	fab2 f282 	clz	r2, r2
 8001156:	b2d2      	uxtb	r2, r2
 8001158:	f042 0220 	orr.w	r2, r2, #32
 800115c:	b2d2      	uxtb	r2, r2
 800115e:	f002 021f 	and.w	r2, r2, #31
 8001162:	2101      	movs	r1, #1
 8001164:	fa01 f202 	lsl.w	r2, r1, r2
 8001168:	4013      	ands	r3, r2
 800116a:	2b00      	cmp	r3, #0
 800116c:	d00a      	beq.n	8001184 <HAL_RCC_OscConfig+0x410>
 800116e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001172:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	691b      	ldr	r3, [r3, #16]
 800117a:	2b01      	cmp	r3, #1
 800117c:	d002      	beq.n	8001184 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 800117e:	2301      	movs	r3, #1
 8001180:	f000 be2e 	b.w	8001de0 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001184:	4b75      	ldr	r3, [pc, #468]	; (800135c <HAL_RCC_OscConfig+0x5e8>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800118c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001190:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	695b      	ldr	r3, [r3, #20]
 8001198:	21f8      	movs	r1, #248	; 0xf8
 800119a:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800119e:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80011a2:	fa91 f1a1 	rbit	r1, r1
 80011a6:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80011aa:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80011ae:	fab1 f181 	clz	r1, r1
 80011b2:	b2c9      	uxtb	r1, r1
 80011b4:	408b      	lsls	r3, r1
 80011b6:	4969      	ldr	r1, [pc, #420]	; (800135c <HAL_RCC_OscConfig+0x5e8>)
 80011b8:	4313      	orrs	r3, r2
 80011ba:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011bc:	e0fd      	b.n	80013ba <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80011be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011c2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	691b      	ldr	r3, [r3, #16]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	f000 8088 	beq.w	80012e0 <HAL_RCC_OscConfig+0x56c>
 80011d0:	2301      	movs	r3, #1
 80011d2:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011d6:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80011da:	fa93 f3a3 	rbit	r3, r3
 80011de:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80011e2:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011e6:	fab3 f383 	clz	r3, r3
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80011f0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80011f4:	009b      	lsls	r3, r3, #2
 80011f6:	461a      	mov	r2, r3
 80011f8:	2301      	movs	r3, #1
 80011fa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011fc:	f7ff fa94 	bl	8000728 <HAL_GetTick>
 8001200:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001204:	e00a      	b.n	800121c <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001206:	f7ff fa8f 	bl	8000728 <HAL_GetTick>
 800120a:	4602      	mov	r2, r0
 800120c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001210:	1ad3      	subs	r3, r2, r3
 8001212:	2b02      	cmp	r3, #2
 8001214:	d902      	bls.n	800121c <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8001216:	2303      	movs	r3, #3
 8001218:	f000 bde2 	b.w	8001de0 <HAL_RCC_OscConfig+0x106c>
 800121c:	2302      	movs	r3, #2
 800121e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001222:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8001226:	fa93 f3a3 	rbit	r3, r3
 800122a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800122e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001232:	fab3 f383 	clz	r3, r3
 8001236:	b2db      	uxtb	r3, r3
 8001238:	095b      	lsrs	r3, r3, #5
 800123a:	b2db      	uxtb	r3, r3
 800123c:	f043 0301 	orr.w	r3, r3, #1
 8001240:	b2db      	uxtb	r3, r3
 8001242:	2b01      	cmp	r3, #1
 8001244:	d102      	bne.n	800124c <HAL_RCC_OscConfig+0x4d8>
 8001246:	4b45      	ldr	r3, [pc, #276]	; (800135c <HAL_RCC_OscConfig+0x5e8>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	e013      	b.n	8001274 <HAL_RCC_OscConfig+0x500>
 800124c:	2302      	movs	r3, #2
 800124e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001252:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001256:	fa93 f3a3 	rbit	r3, r3
 800125a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800125e:	2302      	movs	r3, #2
 8001260:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001264:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8001268:	fa93 f3a3 	rbit	r3, r3
 800126c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8001270:	4b3a      	ldr	r3, [pc, #232]	; (800135c <HAL_RCC_OscConfig+0x5e8>)
 8001272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001274:	2202      	movs	r2, #2
 8001276:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800127a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800127e:	fa92 f2a2 	rbit	r2, r2
 8001282:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8001286:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800128a:	fab2 f282 	clz	r2, r2
 800128e:	b2d2      	uxtb	r2, r2
 8001290:	f042 0220 	orr.w	r2, r2, #32
 8001294:	b2d2      	uxtb	r2, r2
 8001296:	f002 021f 	and.w	r2, r2, #31
 800129a:	2101      	movs	r1, #1
 800129c:	fa01 f202 	lsl.w	r2, r1, r2
 80012a0:	4013      	ands	r3, r2
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d0af      	beq.n	8001206 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012a6:	4b2d      	ldr	r3, [pc, #180]	; (800135c <HAL_RCC_OscConfig+0x5e8>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012b2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	695b      	ldr	r3, [r3, #20]
 80012ba:	21f8      	movs	r1, #248	; 0xf8
 80012bc:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012c0:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80012c4:	fa91 f1a1 	rbit	r1, r1
 80012c8:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80012cc:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80012d0:	fab1 f181 	clz	r1, r1
 80012d4:	b2c9      	uxtb	r1, r1
 80012d6:	408b      	lsls	r3, r1
 80012d8:	4920      	ldr	r1, [pc, #128]	; (800135c <HAL_RCC_OscConfig+0x5e8>)
 80012da:	4313      	orrs	r3, r2
 80012dc:	600b      	str	r3, [r1, #0]
 80012de:	e06c      	b.n	80013ba <HAL_RCC_OscConfig+0x646>
 80012e0:	2301      	movs	r3, #1
 80012e2:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012e6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80012ea:	fa93 f3a3 	rbit	r3, r3
 80012ee:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80012f2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012f6:	fab3 f383 	clz	r3, r3
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001300:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001304:	009b      	lsls	r3, r3, #2
 8001306:	461a      	mov	r2, r3
 8001308:	2300      	movs	r3, #0
 800130a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800130c:	f7ff fa0c 	bl	8000728 <HAL_GetTick>
 8001310:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001314:	e00a      	b.n	800132c <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001316:	f7ff fa07 	bl	8000728 <HAL_GetTick>
 800131a:	4602      	mov	r2, r0
 800131c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	2b02      	cmp	r3, #2
 8001324:	d902      	bls.n	800132c <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8001326:	2303      	movs	r3, #3
 8001328:	f000 bd5a 	b.w	8001de0 <HAL_RCC_OscConfig+0x106c>
 800132c:	2302      	movs	r3, #2
 800132e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001332:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001336:	fa93 f3a3 	rbit	r3, r3
 800133a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800133e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001342:	fab3 f383 	clz	r3, r3
 8001346:	b2db      	uxtb	r3, r3
 8001348:	095b      	lsrs	r3, r3, #5
 800134a:	b2db      	uxtb	r3, r3
 800134c:	f043 0301 	orr.w	r3, r3, #1
 8001350:	b2db      	uxtb	r3, r3
 8001352:	2b01      	cmp	r3, #1
 8001354:	d104      	bne.n	8001360 <HAL_RCC_OscConfig+0x5ec>
 8001356:	4b01      	ldr	r3, [pc, #4]	; (800135c <HAL_RCC_OscConfig+0x5e8>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	e015      	b.n	8001388 <HAL_RCC_OscConfig+0x614>
 800135c:	40021000 	.word	0x40021000
 8001360:	2302      	movs	r3, #2
 8001362:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001366:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800136a:	fa93 f3a3 	rbit	r3, r3
 800136e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001372:	2302      	movs	r3, #2
 8001374:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001378:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800137c:	fa93 f3a3 	rbit	r3, r3
 8001380:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001384:	4bc8      	ldr	r3, [pc, #800]	; (80016a8 <HAL_RCC_OscConfig+0x934>)
 8001386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001388:	2202      	movs	r2, #2
 800138a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800138e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001392:	fa92 f2a2 	rbit	r2, r2
 8001396:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800139a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800139e:	fab2 f282 	clz	r2, r2
 80013a2:	b2d2      	uxtb	r2, r2
 80013a4:	f042 0220 	orr.w	r2, r2, #32
 80013a8:	b2d2      	uxtb	r2, r2
 80013aa:	f002 021f 	and.w	r2, r2, #31
 80013ae:	2101      	movs	r1, #1
 80013b0:	fa01 f202 	lsl.w	r2, r1, r2
 80013b4:	4013      	ands	r3, r2
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d1ad      	bne.n	8001316 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013be:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f003 0308 	and.w	r3, r3, #8
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	f000 8110 	beq.w	80015f0 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013d4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	699b      	ldr	r3, [r3, #24]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d079      	beq.n	80014d4 <HAL_RCC_OscConfig+0x760>
 80013e0:	2301      	movs	r3, #1
 80013e2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013e6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80013ea:	fa93 f3a3 	rbit	r3, r3
 80013ee:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80013f2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013f6:	fab3 f383 	clz	r3, r3
 80013fa:	b2db      	uxtb	r3, r3
 80013fc:	461a      	mov	r2, r3
 80013fe:	4bab      	ldr	r3, [pc, #684]	; (80016ac <HAL_RCC_OscConfig+0x938>)
 8001400:	4413      	add	r3, r2
 8001402:	009b      	lsls	r3, r3, #2
 8001404:	461a      	mov	r2, r3
 8001406:	2301      	movs	r3, #1
 8001408:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800140a:	f7ff f98d 	bl	8000728 <HAL_GetTick>
 800140e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001412:	e00a      	b.n	800142a <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001414:	f7ff f988 	bl	8000728 <HAL_GetTick>
 8001418:	4602      	mov	r2, r0
 800141a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800141e:	1ad3      	subs	r3, r2, r3
 8001420:	2b02      	cmp	r3, #2
 8001422:	d902      	bls.n	800142a <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8001424:	2303      	movs	r3, #3
 8001426:	f000 bcdb 	b.w	8001de0 <HAL_RCC_OscConfig+0x106c>
 800142a:	2302      	movs	r3, #2
 800142c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001430:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001434:	fa93 f3a3 	rbit	r3, r3
 8001438:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800143c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001440:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001444:	2202      	movs	r2, #2
 8001446:	601a      	str	r2, [r3, #0]
 8001448:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800144c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	fa93 f2a3 	rbit	r2, r3
 8001456:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800145a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800145e:	601a      	str	r2, [r3, #0]
 8001460:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001464:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001468:	2202      	movs	r2, #2
 800146a:	601a      	str	r2, [r3, #0]
 800146c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001470:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	fa93 f2a3 	rbit	r2, r3
 800147a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800147e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001482:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001484:	4b88      	ldr	r3, [pc, #544]	; (80016a8 <HAL_RCC_OscConfig+0x934>)
 8001486:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001488:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800148c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001490:	2102      	movs	r1, #2
 8001492:	6019      	str	r1, [r3, #0]
 8001494:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001498:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	fa93 f1a3 	rbit	r1, r3
 80014a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014a6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80014aa:	6019      	str	r1, [r3, #0]
  return result;
 80014ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014b0:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	fab3 f383 	clz	r3, r3
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	f003 031f 	and.w	r3, r3, #31
 80014c6:	2101      	movs	r1, #1
 80014c8:	fa01 f303 	lsl.w	r3, r1, r3
 80014cc:	4013      	ands	r3, r2
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d0a0      	beq.n	8001414 <HAL_RCC_OscConfig+0x6a0>
 80014d2:	e08d      	b.n	80015f0 <HAL_RCC_OscConfig+0x87c>
 80014d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014d8:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80014dc:	2201      	movs	r2, #1
 80014de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014e4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	fa93 f2a3 	rbit	r2, r3
 80014ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014f2:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80014f6:	601a      	str	r2, [r3, #0]
  return result;
 80014f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014fc:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001500:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001502:	fab3 f383 	clz	r3, r3
 8001506:	b2db      	uxtb	r3, r3
 8001508:	461a      	mov	r2, r3
 800150a:	4b68      	ldr	r3, [pc, #416]	; (80016ac <HAL_RCC_OscConfig+0x938>)
 800150c:	4413      	add	r3, r2
 800150e:	009b      	lsls	r3, r3, #2
 8001510:	461a      	mov	r2, r3
 8001512:	2300      	movs	r3, #0
 8001514:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001516:	f7ff f907 	bl	8000728 <HAL_GetTick>
 800151a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800151e:	e00a      	b.n	8001536 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001520:	f7ff f902 	bl	8000728 <HAL_GetTick>
 8001524:	4602      	mov	r2, r0
 8001526:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800152a:	1ad3      	subs	r3, r2, r3
 800152c:	2b02      	cmp	r3, #2
 800152e:	d902      	bls.n	8001536 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8001530:	2303      	movs	r3, #3
 8001532:	f000 bc55 	b.w	8001de0 <HAL_RCC_OscConfig+0x106c>
 8001536:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800153a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800153e:	2202      	movs	r2, #2
 8001540:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001542:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001546:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	fa93 f2a3 	rbit	r2, r3
 8001550:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001554:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001558:	601a      	str	r2, [r3, #0]
 800155a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800155e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001562:	2202      	movs	r2, #2
 8001564:	601a      	str	r2, [r3, #0]
 8001566:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800156a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	fa93 f2a3 	rbit	r2, r3
 8001574:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001578:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800157c:	601a      	str	r2, [r3, #0]
 800157e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001582:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001586:	2202      	movs	r2, #2
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800158e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	fa93 f2a3 	rbit	r2, r3
 8001598:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800159c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80015a0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015a2:	4b41      	ldr	r3, [pc, #260]	; (80016a8 <HAL_RCC_OscConfig+0x934>)
 80015a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80015a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015aa:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80015ae:	2102      	movs	r1, #2
 80015b0:	6019      	str	r1, [r3, #0]
 80015b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015b6:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	fa93 f1a3 	rbit	r1, r3
 80015c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015c4:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80015c8:	6019      	str	r1, [r3, #0]
  return result;
 80015ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015ce:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	fab3 f383 	clz	r3, r3
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80015de:	b2db      	uxtb	r3, r3
 80015e0:	f003 031f 	and.w	r3, r3, #31
 80015e4:	2101      	movs	r1, #1
 80015e6:	fa01 f303 	lsl.w	r3, r1, r3
 80015ea:	4013      	ands	r3, r2
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d197      	bne.n	8001520 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015f4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f003 0304 	and.w	r3, r3, #4
 8001600:	2b00      	cmp	r3, #0
 8001602:	f000 81a1 	beq.w	8001948 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001606:	2300      	movs	r3, #0
 8001608:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800160c:	4b26      	ldr	r3, [pc, #152]	; (80016a8 <HAL_RCC_OscConfig+0x934>)
 800160e:	69db      	ldr	r3, [r3, #28]
 8001610:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001614:	2b00      	cmp	r3, #0
 8001616:	d116      	bne.n	8001646 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001618:	4b23      	ldr	r3, [pc, #140]	; (80016a8 <HAL_RCC_OscConfig+0x934>)
 800161a:	69db      	ldr	r3, [r3, #28]
 800161c:	4a22      	ldr	r2, [pc, #136]	; (80016a8 <HAL_RCC_OscConfig+0x934>)
 800161e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001622:	61d3      	str	r3, [r2, #28]
 8001624:	4b20      	ldr	r3, [pc, #128]	; (80016a8 <HAL_RCC_OscConfig+0x934>)
 8001626:	69db      	ldr	r3, [r3, #28]
 8001628:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800162c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001630:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8001634:	601a      	str	r2, [r3, #0]
 8001636:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800163a:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800163e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001640:	2301      	movs	r3, #1
 8001642:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001646:	4b1a      	ldr	r3, [pc, #104]	; (80016b0 <HAL_RCC_OscConfig+0x93c>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800164e:	2b00      	cmp	r3, #0
 8001650:	d11a      	bne.n	8001688 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001652:	4b17      	ldr	r3, [pc, #92]	; (80016b0 <HAL_RCC_OscConfig+0x93c>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a16      	ldr	r2, [pc, #88]	; (80016b0 <HAL_RCC_OscConfig+0x93c>)
 8001658:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800165c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800165e:	f7ff f863 	bl	8000728 <HAL_GetTick>
 8001662:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001666:	e009      	b.n	800167c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001668:	f7ff f85e 	bl	8000728 <HAL_GetTick>
 800166c:	4602      	mov	r2, r0
 800166e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001672:	1ad3      	subs	r3, r2, r3
 8001674:	2b64      	cmp	r3, #100	; 0x64
 8001676:	d901      	bls.n	800167c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8001678:	2303      	movs	r3, #3
 800167a:	e3b1      	b.n	8001de0 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800167c:	4b0c      	ldr	r3, [pc, #48]	; (80016b0 <HAL_RCC_OscConfig+0x93c>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001684:	2b00      	cmp	r3, #0
 8001686:	d0ef      	beq.n	8001668 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001688:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800168c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	68db      	ldr	r3, [r3, #12]
 8001694:	2b01      	cmp	r3, #1
 8001696:	d10d      	bne.n	80016b4 <HAL_RCC_OscConfig+0x940>
 8001698:	4b03      	ldr	r3, [pc, #12]	; (80016a8 <HAL_RCC_OscConfig+0x934>)
 800169a:	6a1b      	ldr	r3, [r3, #32]
 800169c:	4a02      	ldr	r2, [pc, #8]	; (80016a8 <HAL_RCC_OscConfig+0x934>)
 800169e:	f043 0301 	orr.w	r3, r3, #1
 80016a2:	6213      	str	r3, [r2, #32]
 80016a4:	e03c      	b.n	8001720 <HAL_RCC_OscConfig+0x9ac>
 80016a6:	bf00      	nop
 80016a8:	40021000 	.word	0x40021000
 80016ac:	10908120 	.word	0x10908120
 80016b0:	40007000 	.word	0x40007000
 80016b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016b8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	68db      	ldr	r3, [r3, #12]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d10c      	bne.n	80016de <HAL_RCC_OscConfig+0x96a>
 80016c4:	4bc1      	ldr	r3, [pc, #772]	; (80019cc <HAL_RCC_OscConfig+0xc58>)
 80016c6:	6a1b      	ldr	r3, [r3, #32]
 80016c8:	4ac0      	ldr	r2, [pc, #768]	; (80019cc <HAL_RCC_OscConfig+0xc58>)
 80016ca:	f023 0301 	bic.w	r3, r3, #1
 80016ce:	6213      	str	r3, [r2, #32]
 80016d0:	4bbe      	ldr	r3, [pc, #760]	; (80019cc <HAL_RCC_OscConfig+0xc58>)
 80016d2:	6a1b      	ldr	r3, [r3, #32]
 80016d4:	4abd      	ldr	r2, [pc, #756]	; (80019cc <HAL_RCC_OscConfig+0xc58>)
 80016d6:	f023 0304 	bic.w	r3, r3, #4
 80016da:	6213      	str	r3, [r2, #32]
 80016dc:	e020      	b.n	8001720 <HAL_RCC_OscConfig+0x9ac>
 80016de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016e2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	68db      	ldr	r3, [r3, #12]
 80016ea:	2b05      	cmp	r3, #5
 80016ec:	d10c      	bne.n	8001708 <HAL_RCC_OscConfig+0x994>
 80016ee:	4bb7      	ldr	r3, [pc, #732]	; (80019cc <HAL_RCC_OscConfig+0xc58>)
 80016f0:	6a1b      	ldr	r3, [r3, #32]
 80016f2:	4ab6      	ldr	r2, [pc, #728]	; (80019cc <HAL_RCC_OscConfig+0xc58>)
 80016f4:	f043 0304 	orr.w	r3, r3, #4
 80016f8:	6213      	str	r3, [r2, #32]
 80016fa:	4bb4      	ldr	r3, [pc, #720]	; (80019cc <HAL_RCC_OscConfig+0xc58>)
 80016fc:	6a1b      	ldr	r3, [r3, #32]
 80016fe:	4ab3      	ldr	r2, [pc, #716]	; (80019cc <HAL_RCC_OscConfig+0xc58>)
 8001700:	f043 0301 	orr.w	r3, r3, #1
 8001704:	6213      	str	r3, [r2, #32]
 8001706:	e00b      	b.n	8001720 <HAL_RCC_OscConfig+0x9ac>
 8001708:	4bb0      	ldr	r3, [pc, #704]	; (80019cc <HAL_RCC_OscConfig+0xc58>)
 800170a:	6a1b      	ldr	r3, [r3, #32]
 800170c:	4aaf      	ldr	r2, [pc, #700]	; (80019cc <HAL_RCC_OscConfig+0xc58>)
 800170e:	f023 0301 	bic.w	r3, r3, #1
 8001712:	6213      	str	r3, [r2, #32]
 8001714:	4bad      	ldr	r3, [pc, #692]	; (80019cc <HAL_RCC_OscConfig+0xc58>)
 8001716:	6a1b      	ldr	r3, [r3, #32]
 8001718:	4aac      	ldr	r2, [pc, #688]	; (80019cc <HAL_RCC_OscConfig+0xc58>)
 800171a:	f023 0304 	bic.w	r3, r3, #4
 800171e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001720:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001724:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	68db      	ldr	r3, [r3, #12]
 800172c:	2b00      	cmp	r3, #0
 800172e:	f000 8081 	beq.w	8001834 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001732:	f7fe fff9 	bl	8000728 <HAL_GetTick>
 8001736:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800173a:	e00b      	b.n	8001754 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800173c:	f7fe fff4 	bl	8000728 <HAL_GetTick>
 8001740:	4602      	mov	r2, r0
 8001742:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001746:	1ad3      	subs	r3, r2, r3
 8001748:	f241 3288 	movw	r2, #5000	; 0x1388
 800174c:	4293      	cmp	r3, r2
 800174e:	d901      	bls.n	8001754 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8001750:	2303      	movs	r3, #3
 8001752:	e345      	b.n	8001de0 <HAL_RCC_OscConfig+0x106c>
 8001754:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001758:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800175c:	2202      	movs	r2, #2
 800175e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001760:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001764:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	fa93 f2a3 	rbit	r2, r3
 800176e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001772:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001776:	601a      	str	r2, [r3, #0]
 8001778:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800177c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001780:	2202      	movs	r2, #2
 8001782:	601a      	str	r2, [r3, #0]
 8001784:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001788:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	fa93 f2a3 	rbit	r2, r3
 8001792:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001796:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800179a:	601a      	str	r2, [r3, #0]
  return result;
 800179c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017a0:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80017a4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017a6:	fab3 f383 	clz	r3, r3
 80017aa:	b2db      	uxtb	r3, r3
 80017ac:	095b      	lsrs	r3, r3, #5
 80017ae:	b2db      	uxtb	r3, r3
 80017b0:	f043 0302 	orr.w	r3, r3, #2
 80017b4:	b2db      	uxtb	r3, r3
 80017b6:	2b02      	cmp	r3, #2
 80017b8:	d102      	bne.n	80017c0 <HAL_RCC_OscConfig+0xa4c>
 80017ba:	4b84      	ldr	r3, [pc, #528]	; (80019cc <HAL_RCC_OscConfig+0xc58>)
 80017bc:	6a1b      	ldr	r3, [r3, #32]
 80017be:	e013      	b.n	80017e8 <HAL_RCC_OscConfig+0xa74>
 80017c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017c4:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80017c8:	2202      	movs	r2, #2
 80017ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017d0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	fa93 f2a3 	rbit	r2, r3
 80017da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017de:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80017e2:	601a      	str	r2, [r3, #0]
 80017e4:	4b79      	ldr	r3, [pc, #484]	; (80019cc <HAL_RCC_OscConfig+0xc58>)
 80017e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017e8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80017ec:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80017f0:	2102      	movs	r1, #2
 80017f2:	6011      	str	r1, [r2, #0]
 80017f4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80017f8:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80017fc:	6812      	ldr	r2, [r2, #0]
 80017fe:	fa92 f1a2 	rbit	r1, r2
 8001802:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001806:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800180a:	6011      	str	r1, [r2, #0]
  return result;
 800180c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001810:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8001814:	6812      	ldr	r2, [r2, #0]
 8001816:	fab2 f282 	clz	r2, r2
 800181a:	b2d2      	uxtb	r2, r2
 800181c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001820:	b2d2      	uxtb	r2, r2
 8001822:	f002 021f 	and.w	r2, r2, #31
 8001826:	2101      	movs	r1, #1
 8001828:	fa01 f202 	lsl.w	r2, r1, r2
 800182c:	4013      	ands	r3, r2
 800182e:	2b00      	cmp	r3, #0
 8001830:	d084      	beq.n	800173c <HAL_RCC_OscConfig+0x9c8>
 8001832:	e07f      	b.n	8001934 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001834:	f7fe ff78 	bl	8000728 <HAL_GetTick>
 8001838:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800183c:	e00b      	b.n	8001856 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800183e:	f7fe ff73 	bl	8000728 <HAL_GetTick>
 8001842:	4602      	mov	r2, r0
 8001844:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001848:	1ad3      	subs	r3, r2, r3
 800184a:	f241 3288 	movw	r2, #5000	; 0x1388
 800184e:	4293      	cmp	r3, r2
 8001850:	d901      	bls.n	8001856 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8001852:	2303      	movs	r3, #3
 8001854:	e2c4      	b.n	8001de0 <HAL_RCC_OscConfig+0x106c>
 8001856:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800185a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800185e:	2202      	movs	r2, #2
 8001860:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001862:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001866:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	fa93 f2a3 	rbit	r2, r3
 8001870:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001874:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8001878:	601a      	str	r2, [r3, #0]
 800187a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800187e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001882:	2202      	movs	r2, #2
 8001884:	601a      	str	r2, [r3, #0]
 8001886:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800188a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	fa93 f2a3 	rbit	r2, r3
 8001894:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001898:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800189c:	601a      	str	r2, [r3, #0]
  return result;
 800189e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018a2:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80018a6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018a8:	fab3 f383 	clz	r3, r3
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	095b      	lsrs	r3, r3, #5
 80018b0:	b2db      	uxtb	r3, r3
 80018b2:	f043 0302 	orr.w	r3, r3, #2
 80018b6:	b2db      	uxtb	r3, r3
 80018b8:	2b02      	cmp	r3, #2
 80018ba:	d102      	bne.n	80018c2 <HAL_RCC_OscConfig+0xb4e>
 80018bc:	4b43      	ldr	r3, [pc, #268]	; (80019cc <HAL_RCC_OscConfig+0xc58>)
 80018be:	6a1b      	ldr	r3, [r3, #32]
 80018c0:	e013      	b.n	80018ea <HAL_RCC_OscConfig+0xb76>
 80018c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018c6:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80018ca:	2202      	movs	r2, #2
 80018cc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018d2:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	fa93 f2a3 	rbit	r2, r3
 80018dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018e0:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80018e4:	601a      	str	r2, [r3, #0]
 80018e6:	4b39      	ldr	r3, [pc, #228]	; (80019cc <HAL_RCC_OscConfig+0xc58>)
 80018e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018ea:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80018ee:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80018f2:	2102      	movs	r1, #2
 80018f4:	6011      	str	r1, [r2, #0]
 80018f6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80018fa:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80018fe:	6812      	ldr	r2, [r2, #0]
 8001900:	fa92 f1a2 	rbit	r1, r2
 8001904:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001908:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800190c:	6011      	str	r1, [r2, #0]
  return result;
 800190e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001912:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001916:	6812      	ldr	r2, [r2, #0]
 8001918:	fab2 f282 	clz	r2, r2
 800191c:	b2d2      	uxtb	r2, r2
 800191e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001922:	b2d2      	uxtb	r2, r2
 8001924:	f002 021f 	and.w	r2, r2, #31
 8001928:	2101      	movs	r1, #1
 800192a:	fa01 f202 	lsl.w	r2, r1, r2
 800192e:	4013      	ands	r3, r2
 8001930:	2b00      	cmp	r3, #0
 8001932:	d184      	bne.n	800183e <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001934:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001938:	2b01      	cmp	r3, #1
 800193a:	d105      	bne.n	8001948 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800193c:	4b23      	ldr	r3, [pc, #140]	; (80019cc <HAL_RCC_OscConfig+0xc58>)
 800193e:	69db      	ldr	r3, [r3, #28]
 8001940:	4a22      	ldr	r2, [pc, #136]	; (80019cc <HAL_RCC_OscConfig+0xc58>)
 8001942:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001946:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001948:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800194c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	69db      	ldr	r3, [r3, #28]
 8001954:	2b00      	cmp	r3, #0
 8001956:	f000 8242 	beq.w	8001dde <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800195a:	4b1c      	ldr	r3, [pc, #112]	; (80019cc <HAL_RCC_OscConfig+0xc58>)
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	f003 030c 	and.w	r3, r3, #12
 8001962:	2b08      	cmp	r3, #8
 8001964:	f000 8213 	beq.w	8001d8e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001968:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800196c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	69db      	ldr	r3, [r3, #28]
 8001974:	2b02      	cmp	r3, #2
 8001976:	f040 8162 	bne.w	8001c3e <HAL_RCC_OscConfig+0xeca>
 800197a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800197e:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001982:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001986:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001988:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800198c:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	fa93 f2a3 	rbit	r2, r3
 8001996:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800199a:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800199e:	601a      	str	r2, [r3, #0]
  return result;
 80019a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019a4:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80019a8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019aa:	fab3 f383 	clz	r3, r3
 80019ae:	b2db      	uxtb	r3, r3
 80019b0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80019b4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	461a      	mov	r2, r3
 80019bc:	2300      	movs	r3, #0
 80019be:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019c0:	f7fe feb2 	bl	8000728 <HAL_GetTick>
 80019c4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019c8:	e00c      	b.n	80019e4 <HAL_RCC_OscConfig+0xc70>
 80019ca:	bf00      	nop
 80019cc:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019d0:	f7fe feaa 	bl	8000728 <HAL_GetTick>
 80019d4:	4602      	mov	r2, r0
 80019d6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80019da:	1ad3      	subs	r3, r2, r3
 80019dc:	2b02      	cmp	r3, #2
 80019de:	d901      	bls.n	80019e4 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80019e0:	2303      	movs	r3, #3
 80019e2:	e1fd      	b.n	8001de0 <HAL_RCC_OscConfig+0x106c>
 80019e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019e8:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80019ec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019f6:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	fa93 f2a3 	rbit	r2, r3
 8001a00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a04:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001a08:	601a      	str	r2, [r3, #0]
  return result;
 8001a0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a0e:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001a12:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a14:	fab3 f383 	clz	r3, r3
 8001a18:	b2db      	uxtb	r3, r3
 8001a1a:	095b      	lsrs	r3, r3, #5
 8001a1c:	b2db      	uxtb	r3, r3
 8001a1e:	f043 0301 	orr.w	r3, r3, #1
 8001a22:	b2db      	uxtb	r3, r3
 8001a24:	2b01      	cmp	r3, #1
 8001a26:	d102      	bne.n	8001a2e <HAL_RCC_OscConfig+0xcba>
 8001a28:	4bb0      	ldr	r3, [pc, #704]	; (8001cec <HAL_RCC_OscConfig+0xf78>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	e027      	b.n	8001a7e <HAL_RCC_OscConfig+0xd0a>
 8001a2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a32:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001a36:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a3a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a40:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	fa93 f2a3 	rbit	r2, r3
 8001a4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a4e:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001a52:	601a      	str	r2, [r3, #0]
 8001a54:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a58:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001a5c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a60:	601a      	str	r2, [r3, #0]
 8001a62:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a66:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	fa93 f2a3 	rbit	r2, r3
 8001a70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a74:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001a78:	601a      	str	r2, [r3, #0]
 8001a7a:	4b9c      	ldr	r3, [pc, #624]	; (8001cec <HAL_RCC_OscConfig+0xf78>)
 8001a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a7e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a82:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8001a86:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001a8a:	6011      	str	r1, [r2, #0]
 8001a8c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a90:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8001a94:	6812      	ldr	r2, [r2, #0]
 8001a96:	fa92 f1a2 	rbit	r1, r2
 8001a9a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a9e:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001aa2:	6011      	str	r1, [r2, #0]
  return result;
 8001aa4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001aa8:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001aac:	6812      	ldr	r2, [r2, #0]
 8001aae:	fab2 f282 	clz	r2, r2
 8001ab2:	b2d2      	uxtb	r2, r2
 8001ab4:	f042 0220 	orr.w	r2, r2, #32
 8001ab8:	b2d2      	uxtb	r2, r2
 8001aba:	f002 021f 	and.w	r2, r2, #31
 8001abe:	2101      	movs	r1, #1
 8001ac0:	fa01 f202 	lsl.w	r2, r1, r2
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d182      	bne.n	80019d0 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001aca:	4b88      	ldr	r3, [pc, #544]	; (8001cec <HAL_RCC_OscConfig+0xf78>)
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001ad2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ad6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001ade:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ae2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	6a1b      	ldr	r3, [r3, #32]
 8001aea:	430b      	orrs	r3, r1
 8001aec:	497f      	ldr	r1, [pc, #508]	; (8001cec <HAL_RCC_OscConfig+0xf78>)
 8001aee:	4313      	orrs	r3, r2
 8001af0:	604b      	str	r3, [r1, #4]
 8001af2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001af6:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001afa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001afe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b04:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	fa93 f2a3 	rbit	r2, r3
 8001b0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b12:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001b16:	601a      	str	r2, [r3, #0]
  return result;
 8001b18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b1c:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001b20:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b22:	fab3 f383 	clz	r3, r3
 8001b26:	b2db      	uxtb	r3, r3
 8001b28:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001b2c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	461a      	mov	r2, r3
 8001b34:	2301      	movs	r3, #1
 8001b36:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b38:	f7fe fdf6 	bl	8000728 <HAL_GetTick>
 8001b3c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b40:	e009      	b.n	8001b56 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b42:	f7fe fdf1 	bl	8000728 <HAL_GetTick>
 8001b46:	4602      	mov	r2, r0
 8001b48:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	2b02      	cmp	r3, #2
 8001b50:	d901      	bls.n	8001b56 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8001b52:	2303      	movs	r3, #3
 8001b54:	e144      	b.n	8001de0 <HAL_RCC_OscConfig+0x106c>
 8001b56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b5a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001b5e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b62:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b68:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	fa93 f2a3 	rbit	r2, r3
 8001b72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b76:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001b7a:	601a      	str	r2, [r3, #0]
  return result;
 8001b7c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b80:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001b84:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b86:	fab3 f383 	clz	r3, r3
 8001b8a:	b2db      	uxtb	r3, r3
 8001b8c:	095b      	lsrs	r3, r3, #5
 8001b8e:	b2db      	uxtb	r3, r3
 8001b90:	f043 0301 	orr.w	r3, r3, #1
 8001b94:	b2db      	uxtb	r3, r3
 8001b96:	2b01      	cmp	r3, #1
 8001b98:	d102      	bne.n	8001ba0 <HAL_RCC_OscConfig+0xe2c>
 8001b9a:	4b54      	ldr	r3, [pc, #336]	; (8001cec <HAL_RCC_OscConfig+0xf78>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	e027      	b.n	8001bf0 <HAL_RCC_OscConfig+0xe7c>
 8001ba0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ba4:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001ba8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001bac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bb2:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	fa93 f2a3 	rbit	r2, r3
 8001bbc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bc0:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8001bc4:	601a      	str	r2, [r3, #0]
 8001bc6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bca:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001bce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001bd2:	601a      	str	r2, [r3, #0]
 8001bd4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bd8:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	fa93 f2a3 	rbit	r2, r3
 8001be2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001be6:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001bea:	601a      	str	r2, [r3, #0]
 8001bec:	4b3f      	ldr	r3, [pc, #252]	; (8001cec <HAL_RCC_OscConfig+0xf78>)
 8001bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bf0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001bf4:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001bf8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001bfc:	6011      	str	r1, [r2, #0]
 8001bfe:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001c02:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001c06:	6812      	ldr	r2, [r2, #0]
 8001c08:	fa92 f1a2 	rbit	r1, r2
 8001c0c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001c10:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001c14:	6011      	str	r1, [r2, #0]
  return result;
 8001c16:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001c1a:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001c1e:	6812      	ldr	r2, [r2, #0]
 8001c20:	fab2 f282 	clz	r2, r2
 8001c24:	b2d2      	uxtb	r2, r2
 8001c26:	f042 0220 	orr.w	r2, r2, #32
 8001c2a:	b2d2      	uxtb	r2, r2
 8001c2c:	f002 021f 	and.w	r2, r2, #31
 8001c30:	2101      	movs	r1, #1
 8001c32:	fa01 f202 	lsl.w	r2, r1, r2
 8001c36:	4013      	ands	r3, r2
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d082      	beq.n	8001b42 <HAL_RCC_OscConfig+0xdce>
 8001c3c:	e0cf      	b.n	8001dde <HAL_RCC_OscConfig+0x106a>
 8001c3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c42:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001c46:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001c4a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c50:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	fa93 f2a3 	rbit	r2, r3
 8001c5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c5e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001c62:	601a      	str	r2, [r3, #0]
  return result;
 8001c64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c68:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001c6c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c6e:	fab3 f383 	clz	r3, r3
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001c78:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001c7c:	009b      	lsls	r3, r3, #2
 8001c7e:	461a      	mov	r2, r3
 8001c80:	2300      	movs	r3, #0
 8001c82:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c84:	f7fe fd50 	bl	8000728 <HAL_GetTick>
 8001c88:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c8c:	e009      	b.n	8001ca2 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c8e:	f7fe fd4b 	bl	8000728 <HAL_GetTick>
 8001c92:	4602      	mov	r2, r0
 8001c94:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001c98:	1ad3      	subs	r3, r2, r3
 8001c9a:	2b02      	cmp	r3, #2
 8001c9c:	d901      	bls.n	8001ca2 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	e09e      	b.n	8001de0 <HAL_RCC_OscConfig+0x106c>
 8001ca2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ca6:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001caa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001cae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cb0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cb4:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	fa93 f2a3 	rbit	r2, r3
 8001cbe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cc2:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001cc6:	601a      	str	r2, [r3, #0]
  return result;
 8001cc8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ccc:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001cd0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cd2:	fab3 f383 	clz	r3, r3
 8001cd6:	b2db      	uxtb	r3, r3
 8001cd8:	095b      	lsrs	r3, r3, #5
 8001cda:	b2db      	uxtb	r3, r3
 8001cdc:	f043 0301 	orr.w	r3, r3, #1
 8001ce0:	b2db      	uxtb	r3, r3
 8001ce2:	2b01      	cmp	r3, #1
 8001ce4:	d104      	bne.n	8001cf0 <HAL_RCC_OscConfig+0xf7c>
 8001ce6:	4b01      	ldr	r3, [pc, #4]	; (8001cec <HAL_RCC_OscConfig+0xf78>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	e029      	b.n	8001d40 <HAL_RCC_OscConfig+0xfcc>
 8001cec:	40021000 	.word	0x40021000
 8001cf0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cf4:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001cf8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001cfc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cfe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d02:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	fa93 f2a3 	rbit	r2, r3
 8001d0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d10:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8001d14:	601a      	str	r2, [r3, #0]
 8001d16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d1a:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001d1e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d22:	601a      	str	r2, [r3, #0]
 8001d24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d28:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	fa93 f2a3 	rbit	r2, r3
 8001d32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d36:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8001d3a:	601a      	str	r2, [r3, #0]
 8001d3c:	4b2b      	ldr	r3, [pc, #172]	; (8001dec <HAL_RCC_OscConfig+0x1078>)
 8001d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d40:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001d44:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001d48:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001d4c:	6011      	str	r1, [r2, #0]
 8001d4e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001d52:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001d56:	6812      	ldr	r2, [r2, #0]
 8001d58:	fa92 f1a2 	rbit	r1, r2
 8001d5c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001d60:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001d64:	6011      	str	r1, [r2, #0]
  return result;
 8001d66:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001d6a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001d6e:	6812      	ldr	r2, [r2, #0]
 8001d70:	fab2 f282 	clz	r2, r2
 8001d74:	b2d2      	uxtb	r2, r2
 8001d76:	f042 0220 	orr.w	r2, r2, #32
 8001d7a:	b2d2      	uxtb	r2, r2
 8001d7c:	f002 021f 	and.w	r2, r2, #31
 8001d80:	2101      	movs	r1, #1
 8001d82:	fa01 f202 	lsl.w	r2, r1, r2
 8001d86:	4013      	ands	r3, r2
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d180      	bne.n	8001c8e <HAL_RCC_OscConfig+0xf1a>
 8001d8c:	e027      	b.n	8001dde <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d92:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	69db      	ldr	r3, [r3, #28]
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d101      	bne.n	8001da2 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e01e      	b.n	8001de0 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001da2:	4b12      	ldr	r3, [pc, #72]	; (8001dec <HAL_RCC_OscConfig+0x1078>)
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001daa:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001dae:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001db2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001db6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	6a1b      	ldr	r3, [r3, #32]
 8001dbe:	429a      	cmp	r2, r3
 8001dc0:	d10b      	bne.n	8001dda <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001dc2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001dc6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001dca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001dce:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	d001      	beq.n	8001dde <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e000      	b.n	8001de0 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8001dde:	2300      	movs	r3, #0
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	40021000 	.word	0x40021000

08001df0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b09e      	sub	sp, #120	; 0x78
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d101      	bne.n	8001e08 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001e04:	2301      	movs	r3, #1
 8001e06:	e162      	b.n	80020ce <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e08:	4b90      	ldr	r3, [pc, #576]	; (800204c <HAL_RCC_ClockConfig+0x25c>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f003 0307 	and.w	r3, r3, #7
 8001e10:	683a      	ldr	r2, [r7, #0]
 8001e12:	429a      	cmp	r2, r3
 8001e14:	d910      	bls.n	8001e38 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e16:	4b8d      	ldr	r3, [pc, #564]	; (800204c <HAL_RCC_ClockConfig+0x25c>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f023 0207 	bic.w	r2, r3, #7
 8001e1e:	498b      	ldr	r1, [pc, #556]	; (800204c <HAL_RCC_ClockConfig+0x25c>)
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	4313      	orrs	r3, r2
 8001e24:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e26:	4b89      	ldr	r3, [pc, #548]	; (800204c <HAL_RCC_ClockConfig+0x25c>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f003 0307 	and.w	r3, r3, #7
 8001e2e:	683a      	ldr	r2, [r7, #0]
 8001e30:	429a      	cmp	r2, r3
 8001e32:	d001      	beq.n	8001e38 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001e34:	2301      	movs	r3, #1
 8001e36:	e14a      	b.n	80020ce <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f003 0302 	and.w	r3, r3, #2
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d008      	beq.n	8001e56 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e44:	4b82      	ldr	r3, [pc, #520]	; (8002050 <HAL_RCC_ClockConfig+0x260>)
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	689b      	ldr	r3, [r3, #8]
 8001e50:	497f      	ldr	r1, [pc, #508]	; (8002050 <HAL_RCC_ClockConfig+0x260>)
 8001e52:	4313      	orrs	r3, r2
 8001e54:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f003 0301 	and.w	r3, r3, #1
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	f000 80dc 	beq.w	800201c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d13c      	bne.n	8001ee6 <HAL_RCC_ClockConfig+0xf6>
 8001e6c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001e70:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e72:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001e74:	fa93 f3a3 	rbit	r3, r3
 8001e78:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001e7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e7c:	fab3 f383 	clz	r3, r3
 8001e80:	b2db      	uxtb	r3, r3
 8001e82:	095b      	lsrs	r3, r3, #5
 8001e84:	b2db      	uxtb	r3, r3
 8001e86:	f043 0301 	orr.w	r3, r3, #1
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	2b01      	cmp	r3, #1
 8001e8e:	d102      	bne.n	8001e96 <HAL_RCC_ClockConfig+0xa6>
 8001e90:	4b6f      	ldr	r3, [pc, #444]	; (8002050 <HAL_RCC_ClockConfig+0x260>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	e00f      	b.n	8001eb6 <HAL_RCC_ClockConfig+0xc6>
 8001e96:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001e9a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e9c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001e9e:	fa93 f3a3 	rbit	r3, r3
 8001ea2:	667b      	str	r3, [r7, #100]	; 0x64
 8001ea4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ea8:	663b      	str	r3, [r7, #96]	; 0x60
 8001eaa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001eac:	fa93 f3a3 	rbit	r3, r3
 8001eb0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001eb2:	4b67      	ldr	r3, [pc, #412]	; (8002050 <HAL_RCC_ClockConfig+0x260>)
 8001eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001eba:	65ba      	str	r2, [r7, #88]	; 0x58
 8001ebc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001ebe:	fa92 f2a2 	rbit	r2, r2
 8001ec2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001ec4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001ec6:	fab2 f282 	clz	r2, r2
 8001eca:	b2d2      	uxtb	r2, r2
 8001ecc:	f042 0220 	orr.w	r2, r2, #32
 8001ed0:	b2d2      	uxtb	r2, r2
 8001ed2:	f002 021f 	and.w	r2, r2, #31
 8001ed6:	2101      	movs	r1, #1
 8001ed8:	fa01 f202 	lsl.w	r2, r1, r2
 8001edc:	4013      	ands	r3, r2
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d17b      	bne.n	8001fda <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	e0f3      	b.n	80020ce <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	2b02      	cmp	r3, #2
 8001eec:	d13c      	bne.n	8001f68 <HAL_RCC_ClockConfig+0x178>
 8001eee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001ef2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ef4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001ef6:	fa93 f3a3 	rbit	r3, r3
 8001efa:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001efc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001efe:	fab3 f383 	clz	r3, r3
 8001f02:	b2db      	uxtb	r3, r3
 8001f04:	095b      	lsrs	r3, r3, #5
 8001f06:	b2db      	uxtb	r3, r3
 8001f08:	f043 0301 	orr.w	r3, r3, #1
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	2b01      	cmp	r3, #1
 8001f10:	d102      	bne.n	8001f18 <HAL_RCC_ClockConfig+0x128>
 8001f12:	4b4f      	ldr	r3, [pc, #316]	; (8002050 <HAL_RCC_ClockConfig+0x260>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	e00f      	b.n	8001f38 <HAL_RCC_ClockConfig+0x148>
 8001f18:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f1c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f20:	fa93 f3a3 	rbit	r3, r3
 8001f24:	647b      	str	r3, [r7, #68]	; 0x44
 8001f26:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f2a:	643b      	str	r3, [r7, #64]	; 0x40
 8001f2c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f2e:	fa93 f3a3 	rbit	r3, r3
 8001f32:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001f34:	4b46      	ldr	r3, [pc, #280]	; (8002050 <HAL_RCC_ClockConfig+0x260>)
 8001f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f38:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f3c:	63ba      	str	r2, [r7, #56]	; 0x38
 8001f3e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001f40:	fa92 f2a2 	rbit	r2, r2
 8001f44:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001f46:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f48:	fab2 f282 	clz	r2, r2
 8001f4c:	b2d2      	uxtb	r2, r2
 8001f4e:	f042 0220 	orr.w	r2, r2, #32
 8001f52:	b2d2      	uxtb	r2, r2
 8001f54:	f002 021f 	and.w	r2, r2, #31
 8001f58:	2101      	movs	r1, #1
 8001f5a:	fa01 f202 	lsl.w	r2, r1, r2
 8001f5e:	4013      	ands	r3, r2
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d13a      	bne.n	8001fda <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001f64:	2301      	movs	r3, #1
 8001f66:	e0b2      	b.n	80020ce <HAL_RCC_ClockConfig+0x2de>
 8001f68:	2302      	movs	r3, #2
 8001f6a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f6e:	fa93 f3a3 	rbit	r3, r3
 8001f72:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001f74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f76:	fab3 f383 	clz	r3, r3
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	095b      	lsrs	r3, r3, #5
 8001f7e:	b2db      	uxtb	r3, r3
 8001f80:	f043 0301 	orr.w	r3, r3, #1
 8001f84:	b2db      	uxtb	r3, r3
 8001f86:	2b01      	cmp	r3, #1
 8001f88:	d102      	bne.n	8001f90 <HAL_RCC_ClockConfig+0x1a0>
 8001f8a:	4b31      	ldr	r3, [pc, #196]	; (8002050 <HAL_RCC_ClockConfig+0x260>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	e00d      	b.n	8001fac <HAL_RCC_ClockConfig+0x1bc>
 8001f90:	2302      	movs	r3, #2
 8001f92:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f96:	fa93 f3a3 	rbit	r3, r3
 8001f9a:	627b      	str	r3, [r7, #36]	; 0x24
 8001f9c:	2302      	movs	r3, #2
 8001f9e:	623b      	str	r3, [r7, #32]
 8001fa0:	6a3b      	ldr	r3, [r7, #32]
 8001fa2:	fa93 f3a3 	rbit	r3, r3
 8001fa6:	61fb      	str	r3, [r7, #28]
 8001fa8:	4b29      	ldr	r3, [pc, #164]	; (8002050 <HAL_RCC_ClockConfig+0x260>)
 8001faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fac:	2202      	movs	r2, #2
 8001fae:	61ba      	str	r2, [r7, #24]
 8001fb0:	69ba      	ldr	r2, [r7, #24]
 8001fb2:	fa92 f2a2 	rbit	r2, r2
 8001fb6:	617a      	str	r2, [r7, #20]
  return result;
 8001fb8:	697a      	ldr	r2, [r7, #20]
 8001fba:	fab2 f282 	clz	r2, r2
 8001fbe:	b2d2      	uxtb	r2, r2
 8001fc0:	f042 0220 	orr.w	r2, r2, #32
 8001fc4:	b2d2      	uxtb	r2, r2
 8001fc6:	f002 021f 	and.w	r2, r2, #31
 8001fca:	2101      	movs	r1, #1
 8001fcc:	fa01 f202 	lsl.w	r2, r1, r2
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d101      	bne.n	8001fda <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e079      	b.n	80020ce <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fda:	4b1d      	ldr	r3, [pc, #116]	; (8002050 <HAL_RCC_ClockConfig+0x260>)
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	f023 0203 	bic.w	r2, r3, #3
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	491a      	ldr	r1, [pc, #104]	; (8002050 <HAL_RCC_ClockConfig+0x260>)
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fec:	f7fe fb9c 	bl	8000728 <HAL_GetTick>
 8001ff0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ff2:	e00a      	b.n	800200a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ff4:	f7fe fb98 	bl	8000728 <HAL_GetTick>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001ffc:	1ad3      	subs	r3, r2, r3
 8001ffe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002002:	4293      	cmp	r3, r2
 8002004:	d901      	bls.n	800200a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002006:	2303      	movs	r3, #3
 8002008:	e061      	b.n	80020ce <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800200a:	4b11      	ldr	r3, [pc, #68]	; (8002050 <HAL_RCC_ClockConfig+0x260>)
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	f003 020c 	and.w	r2, r3, #12
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	429a      	cmp	r2, r3
 800201a:	d1eb      	bne.n	8001ff4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800201c:	4b0b      	ldr	r3, [pc, #44]	; (800204c <HAL_RCC_ClockConfig+0x25c>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f003 0307 	and.w	r3, r3, #7
 8002024:	683a      	ldr	r2, [r7, #0]
 8002026:	429a      	cmp	r2, r3
 8002028:	d214      	bcs.n	8002054 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800202a:	4b08      	ldr	r3, [pc, #32]	; (800204c <HAL_RCC_ClockConfig+0x25c>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f023 0207 	bic.w	r2, r3, #7
 8002032:	4906      	ldr	r1, [pc, #24]	; (800204c <HAL_RCC_ClockConfig+0x25c>)
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	4313      	orrs	r3, r2
 8002038:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800203a:	4b04      	ldr	r3, [pc, #16]	; (800204c <HAL_RCC_ClockConfig+0x25c>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f003 0307 	and.w	r3, r3, #7
 8002042:	683a      	ldr	r2, [r7, #0]
 8002044:	429a      	cmp	r2, r3
 8002046:	d005      	beq.n	8002054 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002048:	2301      	movs	r3, #1
 800204a:	e040      	b.n	80020ce <HAL_RCC_ClockConfig+0x2de>
 800204c:	40022000 	.word	0x40022000
 8002050:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f003 0304 	and.w	r3, r3, #4
 800205c:	2b00      	cmp	r3, #0
 800205e:	d008      	beq.n	8002072 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002060:	4b1d      	ldr	r3, [pc, #116]	; (80020d8 <HAL_RCC_ClockConfig+0x2e8>)
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	491a      	ldr	r1, [pc, #104]	; (80020d8 <HAL_RCC_ClockConfig+0x2e8>)
 800206e:	4313      	orrs	r3, r2
 8002070:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f003 0308 	and.w	r3, r3, #8
 800207a:	2b00      	cmp	r3, #0
 800207c:	d009      	beq.n	8002092 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800207e:	4b16      	ldr	r3, [pc, #88]	; (80020d8 <HAL_RCC_ClockConfig+0x2e8>)
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	691b      	ldr	r3, [r3, #16]
 800208a:	00db      	lsls	r3, r3, #3
 800208c:	4912      	ldr	r1, [pc, #72]	; (80020d8 <HAL_RCC_ClockConfig+0x2e8>)
 800208e:	4313      	orrs	r3, r2
 8002090:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002092:	f000 f829 	bl	80020e8 <HAL_RCC_GetSysClockFreq>
 8002096:	4601      	mov	r1, r0
 8002098:	4b0f      	ldr	r3, [pc, #60]	; (80020d8 <HAL_RCC_ClockConfig+0x2e8>)
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80020a0:	22f0      	movs	r2, #240	; 0xf0
 80020a2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020a4:	693a      	ldr	r2, [r7, #16]
 80020a6:	fa92 f2a2 	rbit	r2, r2
 80020aa:	60fa      	str	r2, [r7, #12]
  return result;
 80020ac:	68fa      	ldr	r2, [r7, #12]
 80020ae:	fab2 f282 	clz	r2, r2
 80020b2:	b2d2      	uxtb	r2, r2
 80020b4:	40d3      	lsrs	r3, r2
 80020b6:	4a09      	ldr	r2, [pc, #36]	; (80020dc <HAL_RCC_ClockConfig+0x2ec>)
 80020b8:	5cd3      	ldrb	r3, [r2, r3]
 80020ba:	fa21 f303 	lsr.w	r3, r1, r3
 80020be:	4a08      	ldr	r2, [pc, #32]	; (80020e0 <HAL_RCC_ClockConfig+0x2f0>)
 80020c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80020c2:	4b08      	ldr	r3, [pc, #32]	; (80020e4 <HAL_RCC_ClockConfig+0x2f4>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4618      	mov	r0, r3
 80020c8:	f7fe faea 	bl	80006a0 <HAL_InitTick>
  
  return HAL_OK;
 80020cc:	2300      	movs	r3, #0
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	3778      	adds	r7, #120	; 0x78
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	40021000 	.word	0x40021000
 80020dc:	08003c98 	.word	0x08003c98
 80020e0:	20000000 	.word	0x20000000
 80020e4:	20000004 	.word	0x20000004

080020e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b08b      	sub	sp, #44	; 0x2c
 80020ec:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80020ee:	2300      	movs	r3, #0
 80020f0:	61fb      	str	r3, [r7, #28]
 80020f2:	2300      	movs	r3, #0
 80020f4:	61bb      	str	r3, [r7, #24]
 80020f6:	2300      	movs	r3, #0
 80020f8:	627b      	str	r3, [r7, #36]	; 0x24
 80020fa:	2300      	movs	r3, #0
 80020fc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80020fe:	2300      	movs	r3, #0
 8002100:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002102:	4b29      	ldr	r3, [pc, #164]	; (80021a8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002108:	69fb      	ldr	r3, [r7, #28]
 800210a:	f003 030c 	and.w	r3, r3, #12
 800210e:	2b04      	cmp	r3, #4
 8002110:	d002      	beq.n	8002118 <HAL_RCC_GetSysClockFreq+0x30>
 8002112:	2b08      	cmp	r3, #8
 8002114:	d003      	beq.n	800211e <HAL_RCC_GetSysClockFreq+0x36>
 8002116:	e03c      	b.n	8002192 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002118:	4b24      	ldr	r3, [pc, #144]	; (80021ac <HAL_RCC_GetSysClockFreq+0xc4>)
 800211a:	623b      	str	r3, [r7, #32]
      break;
 800211c:	e03c      	b.n	8002198 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800211e:	69fb      	ldr	r3, [r7, #28]
 8002120:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002124:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002128:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800212a:	68ba      	ldr	r2, [r7, #8]
 800212c:	fa92 f2a2 	rbit	r2, r2
 8002130:	607a      	str	r2, [r7, #4]
  return result;
 8002132:	687a      	ldr	r2, [r7, #4]
 8002134:	fab2 f282 	clz	r2, r2
 8002138:	b2d2      	uxtb	r2, r2
 800213a:	40d3      	lsrs	r3, r2
 800213c:	4a1c      	ldr	r2, [pc, #112]	; (80021b0 <HAL_RCC_GetSysClockFreq+0xc8>)
 800213e:	5cd3      	ldrb	r3, [r2, r3]
 8002140:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002142:	4b19      	ldr	r3, [pc, #100]	; (80021a8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002144:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002146:	f003 030f 	and.w	r3, r3, #15
 800214a:	220f      	movs	r2, #15
 800214c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800214e:	693a      	ldr	r2, [r7, #16]
 8002150:	fa92 f2a2 	rbit	r2, r2
 8002154:	60fa      	str	r2, [r7, #12]
  return result;
 8002156:	68fa      	ldr	r2, [r7, #12]
 8002158:	fab2 f282 	clz	r2, r2
 800215c:	b2d2      	uxtb	r2, r2
 800215e:	40d3      	lsrs	r3, r2
 8002160:	4a14      	ldr	r2, [pc, #80]	; (80021b4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002162:	5cd3      	ldrb	r3, [r2, r3]
 8002164:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002166:	69fb      	ldr	r3, [r7, #28]
 8002168:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800216c:	2b00      	cmp	r3, #0
 800216e:	d008      	beq.n	8002182 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002170:	4a0e      	ldr	r2, [pc, #56]	; (80021ac <HAL_RCC_GetSysClockFreq+0xc4>)
 8002172:	69bb      	ldr	r3, [r7, #24]
 8002174:	fbb2 f2f3 	udiv	r2, r2, r3
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	fb02 f303 	mul.w	r3, r2, r3
 800217e:	627b      	str	r3, [r7, #36]	; 0x24
 8002180:	e004      	b.n	800218c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	4a0c      	ldr	r2, [pc, #48]	; (80021b8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002186:	fb02 f303 	mul.w	r3, r2, r3
 800218a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800218c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800218e:	623b      	str	r3, [r7, #32]
      break;
 8002190:	e002      	b.n	8002198 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002192:	4b06      	ldr	r3, [pc, #24]	; (80021ac <HAL_RCC_GetSysClockFreq+0xc4>)
 8002194:	623b      	str	r3, [r7, #32]
      break;
 8002196:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002198:	6a3b      	ldr	r3, [r7, #32]
}
 800219a:	4618      	mov	r0, r3
 800219c:	372c      	adds	r7, #44	; 0x2c
 800219e:	46bd      	mov	sp, r7
 80021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a4:	4770      	bx	lr
 80021a6:	bf00      	nop
 80021a8:	40021000 	.word	0x40021000
 80021ac:	007a1200 	.word	0x007a1200
 80021b0:	08003cb0 	.word	0x08003cb0
 80021b4:	08003cc0 	.word	0x08003cc0
 80021b8:	003d0900 	.word	0x003d0900

080021bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021c0:	4b03      	ldr	r3, [pc, #12]	; (80021d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80021c2:	681b      	ldr	r3, [r3, #0]
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	46bd      	mov	sp, r7
 80021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021cc:	4770      	bx	lr
 80021ce:	bf00      	nop
 80021d0:	20000000 	.word	0x20000000

080021d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80021da:	f7ff ffef 	bl	80021bc <HAL_RCC_GetHCLKFreq>
 80021de:	4601      	mov	r1, r0
 80021e0:	4b0b      	ldr	r3, [pc, #44]	; (8002210 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80021e8:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80021ec:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021ee:	687a      	ldr	r2, [r7, #4]
 80021f0:	fa92 f2a2 	rbit	r2, r2
 80021f4:	603a      	str	r2, [r7, #0]
  return result;
 80021f6:	683a      	ldr	r2, [r7, #0]
 80021f8:	fab2 f282 	clz	r2, r2
 80021fc:	b2d2      	uxtb	r2, r2
 80021fe:	40d3      	lsrs	r3, r2
 8002200:	4a04      	ldr	r2, [pc, #16]	; (8002214 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002202:	5cd3      	ldrb	r3, [r2, r3]
 8002204:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002208:	4618      	mov	r0, r3
 800220a:	3708      	adds	r7, #8
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}
 8002210:	40021000 	.word	0x40021000
 8002214:	08003ca8 	.word	0x08003ca8

08002218 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800221e:	f7ff ffcd 	bl	80021bc <HAL_RCC_GetHCLKFreq>
 8002222:	4601      	mov	r1, r0
 8002224:	4b0b      	ldr	r3, [pc, #44]	; (8002254 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800222c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002230:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002232:	687a      	ldr	r2, [r7, #4]
 8002234:	fa92 f2a2 	rbit	r2, r2
 8002238:	603a      	str	r2, [r7, #0]
  return result;
 800223a:	683a      	ldr	r2, [r7, #0]
 800223c:	fab2 f282 	clz	r2, r2
 8002240:	b2d2      	uxtb	r2, r2
 8002242:	40d3      	lsrs	r3, r2
 8002244:	4a04      	ldr	r2, [pc, #16]	; (8002258 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002246:	5cd3      	ldrb	r3, [r2, r3]
 8002248:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800224c:	4618      	mov	r0, r3
 800224e:	3708      	adds	r7, #8
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}
 8002254:	40021000 	.word	0x40021000
 8002258:	08003ca8 	.word	0x08003ca8

0800225c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b092      	sub	sp, #72	; 0x48
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002264:	2300      	movs	r3, #0
 8002266:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002268:	2300      	movs	r3, #0
 800226a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800226c:	2300      	movs	r3, #0
 800226e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800227a:	2b00      	cmp	r3, #0
 800227c:	f000 80d4 	beq.w	8002428 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002280:	4b4e      	ldr	r3, [pc, #312]	; (80023bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002282:	69db      	ldr	r3, [r3, #28]
 8002284:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002288:	2b00      	cmp	r3, #0
 800228a:	d10e      	bne.n	80022aa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800228c:	4b4b      	ldr	r3, [pc, #300]	; (80023bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800228e:	69db      	ldr	r3, [r3, #28]
 8002290:	4a4a      	ldr	r2, [pc, #296]	; (80023bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002292:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002296:	61d3      	str	r3, [r2, #28]
 8002298:	4b48      	ldr	r3, [pc, #288]	; (80023bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800229a:	69db      	ldr	r3, [r3, #28]
 800229c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022a0:	60bb      	str	r3, [r7, #8]
 80022a2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022a4:	2301      	movs	r3, #1
 80022a6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022aa:	4b45      	ldr	r3, [pc, #276]	; (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d118      	bne.n	80022e8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022b6:	4b42      	ldr	r3, [pc, #264]	; (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a41      	ldr	r2, [pc, #260]	; (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80022bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022c0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022c2:	f7fe fa31 	bl	8000728 <HAL_GetTick>
 80022c6:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022c8:	e008      	b.n	80022dc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022ca:	f7fe fa2d 	bl	8000728 <HAL_GetTick>
 80022ce:	4602      	mov	r2, r0
 80022d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80022d2:	1ad3      	subs	r3, r2, r3
 80022d4:	2b64      	cmp	r3, #100	; 0x64
 80022d6:	d901      	bls.n	80022dc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80022d8:	2303      	movs	r3, #3
 80022da:	e169      	b.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022dc:	4b38      	ldr	r3, [pc, #224]	; (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d0f0      	beq.n	80022ca <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80022e8:	4b34      	ldr	r3, [pc, #208]	; (80023bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80022ea:	6a1b      	ldr	r3, [r3, #32]
 80022ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022f0:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80022f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	f000 8084 	beq.w	8002402 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002302:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002304:	429a      	cmp	r2, r3
 8002306:	d07c      	beq.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002308:	4b2c      	ldr	r3, [pc, #176]	; (80023bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800230a:	6a1b      	ldr	r3, [r3, #32]
 800230c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002310:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002312:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002316:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002318:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800231a:	fa93 f3a3 	rbit	r3, r3
 800231e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002322:	fab3 f383 	clz	r3, r3
 8002326:	b2db      	uxtb	r3, r3
 8002328:	461a      	mov	r2, r3
 800232a:	4b26      	ldr	r3, [pc, #152]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800232c:	4413      	add	r3, r2
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	461a      	mov	r2, r3
 8002332:	2301      	movs	r3, #1
 8002334:	6013      	str	r3, [r2, #0]
 8002336:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800233a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800233c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800233e:	fa93 f3a3 	rbit	r3, r3
 8002342:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002344:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002346:	fab3 f383 	clz	r3, r3
 800234a:	b2db      	uxtb	r3, r3
 800234c:	461a      	mov	r2, r3
 800234e:	4b1d      	ldr	r3, [pc, #116]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002350:	4413      	add	r3, r2
 8002352:	009b      	lsls	r3, r3, #2
 8002354:	461a      	mov	r2, r3
 8002356:	2300      	movs	r3, #0
 8002358:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800235a:	4a18      	ldr	r2, [pc, #96]	; (80023bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800235c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800235e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002360:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002362:	f003 0301 	and.w	r3, r3, #1
 8002366:	2b00      	cmp	r3, #0
 8002368:	d04b      	beq.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800236a:	f7fe f9dd 	bl	8000728 <HAL_GetTick>
 800236e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002370:	e00a      	b.n	8002388 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002372:	f7fe f9d9 	bl	8000728 <HAL_GetTick>
 8002376:	4602      	mov	r2, r0
 8002378:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800237a:	1ad3      	subs	r3, r2, r3
 800237c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002380:	4293      	cmp	r3, r2
 8002382:	d901      	bls.n	8002388 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002384:	2303      	movs	r3, #3
 8002386:	e113      	b.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8002388:	2302      	movs	r3, #2
 800238a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800238c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800238e:	fa93 f3a3 	rbit	r3, r3
 8002392:	627b      	str	r3, [r7, #36]	; 0x24
 8002394:	2302      	movs	r3, #2
 8002396:	623b      	str	r3, [r7, #32]
 8002398:	6a3b      	ldr	r3, [r7, #32]
 800239a:	fa93 f3a3 	rbit	r3, r3
 800239e:	61fb      	str	r3, [r7, #28]
  return result;
 80023a0:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023a2:	fab3 f383 	clz	r3, r3
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	095b      	lsrs	r3, r3, #5
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	f043 0302 	orr.w	r3, r3, #2
 80023b0:	b2db      	uxtb	r3, r3
 80023b2:	2b02      	cmp	r3, #2
 80023b4:	d108      	bne.n	80023c8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80023b6:	4b01      	ldr	r3, [pc, #4]	; (80023bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023b8:	6a1b      	ldr	r3, [r3, #32]
 80023ba:	e00d      	b.n	80023d8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80023bc:	40021000 	.word	0x40021000
 80023c0:	40007000 	.word	0x40007000
 80023c4:	10908100 	.word	0x10908100
 80023c8:	2302      	movs	r3, #2
 80023ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023cc:	69bb      	ldr	r3, [r7, #24]
 80023ce:	fa93 f3a3 	rbit	r3, r3
 80023d2:	617b      	str	r3, [r7, #20]
 80023d4:	4b78      	ldr	r3, [pc, #480]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80023d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d8:	2202      	movs	r2, #2
 80023da:	613a      	str	r2, [r7, #16]
 80023dc:	693a      	ldr	r2, [r7, #16]
 80023de:	fa92 f2a2 	rbit	r2, r2
 80023e2:	60fa      	str	r2, [r7, #12]
  return result;
 80023e4:	68fa      	ldr	r2, [r7, #12]
 80023e6:	fab2 f282 	clz	r2, r2
 80023ea:	b2d2      	uxtb	r2, r2
 80023ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80023f0:	b2d2      	uxtb	r2, r2
 80023f2:	f002 021f 	and.w	r2, r2, #31
 80023f6:	2101      	movs	r1, #1
 80023f8:	fa01 f202 	lsl.w	r2, r1, r2
 80023fc:	4013      	ands	r3, r2
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d0b7      	beq.n	8002372 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002402:	4b6d      	ldr	r3, [pc, #436]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002404:	6a1b      	ldr	r3, [r3, #32]
 8002406:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	496a      	ldr	r1, [pc, #424]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002410:	4313      	orrs	r3, r2
 8002412:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002414:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002418:	2b01      	cmp	r3, #1
 800241a:	d105      	bne.n	8002428 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800241c:	4b66      	ldr	r3, [pc, #408]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800241e:	69db      	ldr	r3, [r3, #28]
 8002420:	4a65      	ldr	r2, [pc, #404]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002422:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002426:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 0301 	and.w	r3, r3, #1
 8002430:	2b00      	cmp	r3, #0
 8002432:	d008      	beq.n	8002446 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002434:	4b60      	ldr	r3, [pc, #384]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002438:	f023 0203 	bic.w	r2, r3, #3
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	689b      	ldr	r3, [r3, #8]
 8002440:	495d      	ldr	r1, [pc, #372]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002442:	4313      	orrs	r3, r2
 8002444:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f003 0302 	and.w	r3, r3, #2
 800244e:	2b00      	cmp	r3, #0
 8002450:	d008      	beq.n	8002464 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002452:	4b59      	ldr	r3, [pc, #356]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002456:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	68db      	ldr	r3, [r3, #12]
 800245e:	4956      	ldr	r1, [pc, #344]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002460:	4313      	orrs	r3, r2
 8002462:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f003 0304 	and.w	r3, r3, #4
 800246c:	2b00      	cmp	r3, #0
 800246e:	d008      	beq.n	8002482 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002470:	4b51      	ldr	r3, [pc, #324]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002474:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	691b      	ldr	r3, [r3, #16]
 800247c:	494e      	ldr	r1, [pc, #312]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800247e:	4313      	orrs	r3, r2
 8002480:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 0320 	and.w	r3, r3, #32
 800248a:	2b00      	cmp	r3, #0
 800248c:	d008      	beq.n	80024a0 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800248e:	4b4a      	ldr	r3, [pc, #296]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002492:	f023 0210 	bic.w	r2, r3, #16
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	69db      	ldr	r3, [r3, #28]
 800249a:	4947      	ldr	r1, [pc, #284]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800249c:	4313      	orrs	r3, r2
 800249e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d008      	beq.n	80024be <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80024ac:	4b42      	ldr	r3, [pc, #264]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024b8:	493f      	ldr	r1, [pc, #252]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80024ba:	4313      	orrs	r3, r2
 80024bc:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d008      	beq.n	80024dc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80024ca:	4b3b      	ldr	r3, [pc, #236]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80024cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ce:	f023 0220 	bic.w	r2, r3, #32
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6a1b      	ldr	r3, [r3, #32]
 80024d6:	4938      	ldr	r1, [pc, #224]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80024d8:	4313      	orrs	r3, r2
 80024da:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f003 0308 	and.w	r3, r3, #8
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d008      	beq.n	80024fa <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80024e8:	4b33      	ldr	r3, [pc, #204]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80024ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ec:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	695b      	ldr	r3, [r3, #20]
 80024f4:	4930      	ldr	r1, [pc, #192]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80024f6:	4313      	orrs	r3, r2
 80024f8:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f003 0310 	and.w	r3, r3, #16
 8002502:	2b00      	cmp	r3, #0
 8002504:	d008      	beq.n	8002518 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002506:	4b2c      	ldr	r3, [pc, #176]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800250a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	699b      	ldr	r3, [r3, #24]
 8002512:	4929      	ldr	r1, [pc, #164]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002514:	4313      	orrs	r3, r2
 8002516:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002520:	2b00      	cmp	r3, #0
 8002522:	d008      	beq.n	8002536 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002524:	4b24      	ldr	r3, [pc, #144]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002530:	4921      	ldr	r1, [pc, #132]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002532:	4313      	orrs	r3, r2
 8002534:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800253e:	2b00      	cmp	r3, #0
 8002540:	d008      	beq.n	8002554 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002542:	4b1d      	ldr	r3, [pc, #116]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002546:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800254e:	491a      	ldr	r1, [pc, #104]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002550:	4313      	orrs	r3, r2
 8002552:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800255c:	2b00      	cmp	r3, #0
 800255e:	d008      	beq.n	8002572 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002560:	4b15      	ldr	r3, [pc, #84]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002564:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800256c:	4912      	ldr	r1, [pc, #72]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800256e:	4313      	orrs	r3, r2
 8002570:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800257a:	2b00      	cmp	r3, #0
 800257c:	d008      	beq.n	8002590 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800257e:	4b0e      	ldr	r3, [pc, #56]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002582:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800258a:	490b      	ldr	r1, [pc, #44]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800258c:	4313      	orrs	r3, r2
 800258e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002598:	2b00      	cmp	r3, #0
 800259a:	d008      	beq.n	80025ae <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800259c:	4b06      	ldr	r3, [pc, #24]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800259e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025a8:	4903      	ldr	r1, [pc, #12]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80025aa:	4313      	orrs	r3, r2
 80025ac:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80025ae:	2300      	movs	r3, #0
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3748      	adds	r7, #72	; 0x48
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	40021000 	.word	0x40021000

080025bc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b082      	sub	sp, #8
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d101      	bne.n	80025ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e040      	b.n	8002650 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d106      	bne.n	80025e4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80025de:	6878      	ldr	r0, [r7, #4]
 80025e0:	f7fd ff8e 	bl	8000500 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2224      	movs	r2, #36	; 0x24
 80025e8:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f022 0201 	bic.w	r2, r2, #1
 80025f8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80025fa:	6878      	ldr	r0, [r7, #4]
 80025fc:	f000 fb30 	bl	8002c60 <UART_SetConfig>
 8002600:	4603      	mov	r3, r0
 8002602:	2b01      	cmp	r3, #1
 8002604:	d101      	bne.n	800260a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	e022      	b.n	8002650 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800260e:	2b00      	cmp	r3, #0
 8002610:	d002      	beq.n	8002618 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002612:	6878      	ldr	r0, [r7, #4]
 8002614:	f000 fcf8 	bl	8003008 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	685a      	ldr	r2, [r3, #4]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002626:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	689a      	ldr	r2, [r3, #8]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002636:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f042 0201 	orr.w	r2, r2, #1
 8002646:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002648:	6878      	ldr	r0, [r7, #4]
 800264a:	f000 fd7f 	bl	800314c <UART_CheckIdleState>
 800264e:	4603      	mov	r3, r0
}
 8002650:	4618      	mov	r0, r3
 8002652:	3708      	adds	r7, #8
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}

08002658 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b0ba      	sub	sp, #232	; 0xe8
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	69db      	ldr	r3, [r3, #28]
 8002666:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800267e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8002682:	f640 030f 	movw	r3, #2063	; 0x80f
 8002686:	4013      	ands	r3, r2
 8002688:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800268c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002690:	2b00      	cmp	r3, #0
 8002692:	d115      	bne.n	80026c0 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002694:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002698:	f003 0320 	and.w	r3, r3, #32
 800269c:	2b00      	cmp	r3, #0
 800269e:	d00f      	beq.n	80026c0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80026a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80026a4:	f003 0320 	and.w	r3, r3, #32
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d009      	beq.n	80026c0 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	f000 82ab 	beq.w	8002c0c <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80026ba:	6878      	ldr	r0, [r7, #4]
 80026bc:	4798      	blx	r3
      }
      return;
 80026be:	e2a5      	b.n	8002c0c <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80026c0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	f000 8117 	beq.w	80028f8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80026ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80026ce:	f003 0301 	and.w	r3, r3, #1
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d106      	bne.n	80026e4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80026d6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80026da:	4b85      	ldr	r3, [pc, #532]	; (80028f0 <HAL_UART_IRQHandler+0x298>)
 80026dc:	4013      	ands	r3, r2
 80026de:	2b00      	cmp	r3, #0
 80026e0:	f000 810a 	beq.w	80028f8 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80026e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80026e8:	f003 0301 	and.w	r3, r3, #1
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d011      	beq.n	8002714 <HAL_UART_IRQHandler+0xbc>
 80026f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80026f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d00b      	beq.n	8002714 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2201      	movs	r2, #1
 8002702:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800270a:	f043 0201 	orr.w	r2, r3, #1
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002714:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002718:	f003 0302 	and.w	r3, r3, #2
 800271c:	2b00      	cmp	r3, #0
 800271e:	d011      	beq.n	8002744 <HAL_UART_IRQHandler+0xec>
 8002720:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002724:	f003 0301 	and.w	r3, r3, #1
 8002728:	2b00      	cmp	r3, #0
 800272a:	d00b      	beq.n	8002744 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	2202      	movs	r2, #2
 8002732:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800273a:	f043 0204 	orr.w	r2, r3, #4
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002744:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002748:	f003 0304 	and.w	r3, r3, #4
 800274c:	2b00      	cmp	r3, #0
 800274e:	d011      	beq.n	8002774 <HAL_UART_IRQHandler+0x11c>
 8002750:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002754:	f003 0301 	and.w	r3, r3, #1
 8002758:	2b00      	cmp	r3, #0
 800275a:	d00b      	beq.n	8002774 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	2204      	movs	r2, #4
 8002762:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800276a:	f043 0202 	orr.w	r2, r3, #2
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002774:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002778:	f003 0308 	and.w	r3, r3, #8
 800277c:	2b00      	cmp	r3, #0
 800277e:	d017      	beq.n	80027b0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002780:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002784:	f003 0320 	and.w	r3, r3, #32
 8002788:	2b00      	cmp	r3, #0
 800278a:	d105      	bne.n	8002798 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800278c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002790:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002794:	2b00      	cmp	r3, #0
 8002796:	d00b      	beq.n	80027b0 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	2208      	movs	r2, #8
 800279e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80027a6:	f043 0208 	orr.w	r2, r3, #8
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80027b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80027b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d012      	beq.n	80027e2 <HAL_UART_IRQHandler+0x18a>
 80027bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80027c0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d00c      	beq.n	80027e2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80027d0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80027d8:	f043 0220 	orr.w	r2, r3, #32
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	f000 8211 	beq.w	8002c10 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80027ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80027f2:	f003 0320 	and.w	r3, r3, #32
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d00d      	beq.n	8002816 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80027fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80027fe:	f003 0320 	and.w	r3, r3, #32
 8002802:	2b00      	cmp	r3, #0
 8002804:	d007      	beq.n	8002816 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800280a:	2b00      	cmp	r3, #0
 800280c:	d003      	beq.n	8002816 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800281c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800282a:	2b40      	cmp	r3, #64	; 0x40
 800282c:	d005      	beq.n	800283a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800282e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002832:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002836:	2b00      	cmp	r3, #0
 8002838:	d04f      	beq.n	80028da <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f000 fe4a 	bl	80034d4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800284a:	2b40      	cmp	r3, #64	; 0x40
 800284c:	d141      	bne.n	80028d2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	3308      	adds	r3, #8
 8002854:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002858:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800285c:	e853 3f00 	ldrex	r3, [r3]
 8002860:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002864:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002868:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800286c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	3308      	adds	r3, #8
 8002876:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800287a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800287e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002882:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002886:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800288a:	e841 2300 	strex	r3, r2, [r1]
 800288e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002892:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002896:	2b00      	cmp	r3, #0
 8002898:	d1d9      	bne.n	800284e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d013      	beq.n	80028ca <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028a6:	4a13      	ldr	r2, [pc, #76]	; (80028f4 <HAL_UART_IRQHandler+0x29c>)
 80028a8:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028ae:	4618      	mov	r0, r3
 80028b0:	f7fe f890 	bl	80009d4 <HAL_DMA_Abort_IT>
 80028b4:	4603      	mov	r3, r0
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d017      	beq.n	80028ea <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028c0:	687a      	ldr	r2, [r7, #4]
 80028c2:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80028c4:	4610      	mov	r0, r2
 80028c6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028c8:	e00f      	b.n	80028ea <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80028ca:	6878      	ldr	r0, [r7, #4]
 80028cc:	f000 f9be 	bl	8002c4c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028d0:	e00b      	b.n	80028ea <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	f000 f9ba 	bl	8002c4c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028d8:	e007      	b.n	80028ea <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	f000 f9b6 	bl	8002c4c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2200      	movs	r2, #0
 80028e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80028e8:	e192      	b.n	8002c10 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028ea:	bf00      	nop
    return;
 80028ec:	e190      	b.n	8002c10 <HAL_UART_IRQHandler+0x5b8>
 80028ee:	bf00      	nop
 80028f0:	04000120 	.word	0x04000120
 80028f4:	0800359d 	.word	0x0800359d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028fc:	2b01      	cmp	r3, #1
 80028fe:	f040 814b 	bne.w	8002b98 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002902:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002906:	f003 0310 	and.w	r3, r3, #16
 800290a:	2b00      	cmp	r3, #0
 800290c:	f000 8144 	beq.w	8002b98 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002910:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002914:	f003 0310 	and.w	r3, r3, #16
 8002918:	2b00      	cmp	r3, #0
 800291a:	f000 813d 	beq.w	8002b98 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	2210      	movs	r2, #16
 8002924:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002930:	2b40      	cmp	r3, #64	; 0x40
 8002932:	f040 80b5 	bne.w	8002aa0 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002942:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002946:	2b00      	cmp	r3, #0
 8002948:	f000 8164 	beq.w	8002c14 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8002952:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002956:	429a      	cmp	r2, r3
 8002958:	f080 815c 	bcs.w	8002c14 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002962:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800296a:	699b      	ldr	r3, [r3, #24]
 800296c:	2b20      	cmp	r3, #32
 800296e:	f000 8086 	beq.w	8002a7e <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800297a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800297e:	e853 3f00 	ldrex	r3, [r3]
 8002982:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002986:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800298a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800298e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	461a      	mov	r2, r3
 8002998:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800299c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80029a0:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029a4:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80029a8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80029ac:	e841 2300 	strex	r3, r2, [r1]
 80029b0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80029b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d1da      	bne.n	8002972 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	3308      	adds	r3, #8
 80029c2:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029c4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80029c6:	e853 3f00 	ldrex	r3, [r3]
 80029ca:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80029cc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80029ce:	f023 0301 	bic.w	r3, r3, #1
 80029d2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	3308      	adds	r3, #8
 80029dc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80029e0:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80029e4:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029e6:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80029e8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80029ec:	e841 2300 	strex	r3, r2, [r1]
 80029f0:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80029f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d1e1      	bne.n	80029bc <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	3308      	adds	r3, #8
 80029fe:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a00:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a02:	e853 3f00 	ldrex	r3, [r3]
 8002a06:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002a08:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a0a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002a0e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	3308      	adds	r3, #8
 8002a18:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002a1c:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002a1e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a20:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002a22:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002a24:	e841 2300 	strex	r3, r2, [r1]
 8002a28:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002a2a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d1e3      	bne.n	80029f8 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2220      	movs	r2, #32
 8002a34:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a46:	e853 3f00 	ldrex	r3, [r3]
 8002a4a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002a4c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a4e:	f023 0310 	bic.w	r3, r3, #16
 8002a52:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	461a      	mov	r2, r3
 8002a5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002a60:	65bb      	str	r3, [r7, #88]	; 0x58
 8002a62:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a64:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002a66:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002a68:	e841 2300 	strex	r3, r2, [r1]
 8002a6c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002a6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d1e4      	bne.n	8002a3e <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f7fd ff72 	bl	8000962 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2202      	movs	r2, #2
 8002a82:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002a90:	b29b      	uxth	r3, r3
 8002a92:	1ad3      	subs	r3, r2, r3
 8002a94:	b29b      	uxth	r3, r3
 8002a96:	4619      	mov	r1, r3
 8002a98:	6878      	ldr	r0, [r7, #4]
 8002a9a:	f7fd fb95 	bl	80001c8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002a9e:	e0b9      	b.n	8002c14 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002aac:	b29b      	uxth	r3, r3
 8002aae:	1ad3      	subs	r3, r2, r3
 8002ab0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002aba:	b29b      	uxth	r3, r3
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	f000 80ab 	beq.w	8002c18 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8002ac2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	f000 80a6 	beq.w	8002c18 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ad2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ad4:	e853 3f00 	ldrex	r3, [r3]
 8002ad8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002ada:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002adc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002ae0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	461a      	mov	r2, r3
 8002aea:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002aee:	647b      	str	r3, [r7, #68]	; 0x44
 8002af0:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002af2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002af4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002af6:	e841 2300 	strex	r3, r2, [r1]
 8002afa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002afc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d1e4      	bne.n	8002acc <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	3308      	adds	r3, #8
 8002b08:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b0c:	e853 3f00 	ldrex	r3, [r3]
 8002b10:	623b      	str	r3, [r7, #32]
   return(result);
 8002b12:	6a3b      	ldr	r3, [r7, #32]
 8002b14:	f023 0301 	bic.w	r3, r3, #1
 8002b18:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	3308      	adds	r3, #8
 8002b22:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002b26:	633a      	str	r2, [r7, #48]	; 0x30
 8002b28:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b2a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002b2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b2e:	e841 2300 	strex	r3, r2, [r1]
 8002b32:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002b34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d1e3      	bne.n	8002b02 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2220      	movs	r2, #32
 8002b3e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2200      	movs	r2, #0
 8002b46:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	e853 3f00 	ldrex	r3, [r3]
 8002b5a:	60fb      	str	r3, [r7, #12]
   return(result);
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	f023 0310 	bic.w	r3, r3, #16
 8002b62:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	461a      	mov	r2, r3
 8002b6c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002b70:	61fb      	str	r3, [r7, #28]
 8002b72:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b74:	69b9      	ldr	r1, [r7, #24]
 8002b76:	69fa      	ldr	r2, [r7, #28]
 8002b78:	e841 2300 	strex	r3, r2, [r1]
 8002b7c:	617b      	str	r3, [r7, #20]
   return(result);
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d1e4      	bne.n	8002b4e <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2202      	movs	r2, #2
 8002b88:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002b8a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002b8e:	4619      	mov	r1, r3
 8002b90:	6878      	ldr	r0, [r7, #4]
 8002b92:	f7fd fb19 	bl	80001c8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002b96:	e03f      	b.n	8002c18 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002b98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b9c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d00e      	beq.n	8002bc2 <HAL_UART_IRQHandler+0x56a>
 8002ba4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002ba8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d008      	beq.n	8002bc2 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002bb8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	f000 fed6 	bl	800396c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002bc0:	e02d      	b.n	8002c1e <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8002bc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002bc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d00e      	beq.n	8002bec <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8002bce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002bd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d008      	beq.n	8002bec <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d01c      	beq.n	8002c1c <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	4798      	blx	r3
    }
    return;
 8002bea:	e017      	b.n	8002c1c <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002bec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002bf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d012      	beq.n	8002c1e <HAL_UART_IRQHandler+0x5c6>
 8002bf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002bfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d00c      	beq.n	8002c1e <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8002c04:	6878      	ldr	r0, [r7, #4]
 8002c06:	f000 fcdf 	bl	80035c8 <UART_EndTransmit_IT>
    return;
 8002c0a:	e008      	b.n	8002c1e <HAL_UART_IRQHandler+0x5c6>
      return;
 8002c0c:	bf00      	nop
 8002c0e:	e006      	b.n	8002c1e <HAL_UART_IRQHandler+0x5c6>
    return;
 8002c10:	bf00      	nop
 8002c12:	e004      	b.n	8002c1e <HAL_UART_IRQHandler+0x5c6>
      return;
 8002c14:	bf00      	nop
 8002c16:	e002      	b.n	8002c1e <HAL_UART_IRQHandler+0x5c6>
      return;
 8002c18:	bf00      	nop
 8002c1a:	e000      	b.n	8002c1e <HAL_UART_IRQHandler+0x5c6>
    return;
 8002c1c:	bf00      	nop
  }

}
 8002c1e:	37e8      	adds	r7, #232	; 0xe8
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}

08002c24 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b083      	sub	sp, #12
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002c2c:	bf00      	nop
 8002c2e:	370c      	adds	r7, #12
 8002c30:	46bd      	mov	sp, r7
 8002c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c36:	4770      	bx	lr

08002c38 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b083      	sub	sp, #12
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8002c40:	bf00      	nop
 8002c42:	370c      	adds	r7, #12
 8002c44:	46bd      	mov	sp, r7
 8002c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4a:	4770      	bx	lr

08002c4c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002c54:	bf00      	nop
 8002c56:	370c      	adds	r7, #12
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr

08002c60 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b088      	sub	sp, #32
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	689a      	ldr	r2, [r3, #8]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	691b      	ldr	r3, [r3, #16]
 8002c74:	431a      	orrs	r2, r3
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	695b      	ldr	r3, [r3, #20]
 8002c7a:	431a      	orrs	r2, r3
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	69db      	ldr	r3, [r3, #28]
 8002c80:	4313      	orrs	r3, r2
 8002c82:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002c8e:	f023 030c 	bic.w	r3, r3, #12
 8002c92:	687a      	ldr	r2, [r7, #4]
 8002c94:	6812      	ldr	r2, [r2, #0]
 8002c96:	6979      	ldr	r1, [r7, #20]
 8002c98:	430b      	orrs	r3, r1
 8002c9a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	68da      	ldr	r2, [r3, #12]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	430a      	orrs	r2, r1
 8002cb0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	699b      	ldr	r3, [r3, #24]
 8002cb6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6a1b      	ldr	r3, [r3, #32]
 8002cbc:	697a      	ldr	r2, [r7, #20]
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	697a      	ldr	r2, [r7, #20]
 8002cd2:	430a      	orrs	r2, r1
 8002cd4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4aa7      	ldr	r2, [pc, #668]	; (8002f78 <UART_SetConfig+0x318>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d120      	bne.n	8002d22 <UART_SetConfig+0xc2>
 8002ce0:	4ba6      	ldr	r3, [pc, #664]	; (8002f7c <UART_SetConfig+0x31c>)
 8002ce2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ce4:	f003 0303 	and.w	r3, r3, #3
 8002ce8:	2b03      	cmp	r3, #3
 8002cea:	d817      	bhi.n	8002d1c <UART_SetConfig+0xbc>
 8002cec:	a201      	add	r2, pc, #4	; (adr r2, 8002cf4 <UART_SetConfig+0x94>)
 8002cee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cf2:	bf00      	nop
 8002cf4:	08002d05 	.word	0x08002d05
 8002cf8:	08002d11 	.word	0x08002d11
 8002cfc:	08002d17 	.word	0x08002d17
 8002d00:	08002d0b 	.word	0x08002d0b
 8002d04:	2301      	movs	r3, #1
 8002d06:	77fb      	strb	r3, [r7, #31]
 8002d08:	e0b5      	b.n	8002e76 <UART_SetConfig+0x216>
 8002d0a:	2302      	movs	r3, #2
 8002d0c:	77fb      	strb	r3, [r7, #31]
 8002d0e:	e0b2      	b.n	8002e76 <UART_SetConfig+0x216>
 8002d10:	2304      	movs	r3, #4
 8002d12:	77fb      	strb	r3, [r7, #31]
 8002d14:	e0af      	b.n	8002e76 <UART_SetConfig+0x216>
 8002d16:	2308      	movs	r3, #8
 8002d18:	77fb      	strb	r3, [r7, #31]
 8002d1a:	e0ac      	b.n	8002e76 <UART_SetConfig+0x216>
 8002d1c:	2310      	movs	r3, #16
 8002d1e:	77fb      	strb	r3, [r7, #31]
 8002d20:	e0a9      	b.n	8002e76 <UART_SetConfig+0x216>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4a96      	ldr	r2, [pc, #600]	; (8002f80 <UART_SetConfig+0x320>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d124      	bne.n	8002d76 <UART_SetConfig+0x116>
 8002d2c:	4b93      	ldr	r3, [pc, #588]	; (8002f7c <UART_SetConfig+0x31c>)
 8002d2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d30:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002d34:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002d38:	d011      	beq.n	8002d5e <UART_SetConfig+0xfe>
 8002d3a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002d3e:	d817      	bhi.n	8002d70 <UART_SetConfig+0x110>
 8002d40:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002d44:	d011      	beq.n	8002d6a <UART_SetConfig+0x10a>
 8002d46:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002d4a:	d811      	bhi.n	8002d70 <UART_SetConfig+0x110>
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d003      	beq.n	8002d58 <UART_SetConfig+0xf8>
 8002d50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d54:	d006      	beq.n	8002d64 <UART_SetConfig+0x104>
 8002d56:	e00b      	b.n	8002d70 <UART_SetConfig+0x110>
 8002d58:	2300      	movs	r3, #0
 8002d5a:	77fb      	strb	r3, [r7, #31]
 8002d5c:	e08b      	b.n	8002e76 <UART_SetConfig+0x216>
 8002d5e:	2302      	movs	r3, #2
 8002d60:	77fb      	strb	r3, [r7, #31]
 8002d62:	e088      	b.n	8002e76 <UART_SetConfig+0x216>
 8002d64:	2304      	movs	r3, #4
 8002d66:	77fb      	strb	r3, [r7, #31]
 8002d68:	e085      	b.n	8002e76 <UART_SetConfig+0x216>
 8002d6a:	2308      	movs	r3, #8
 8002d6c:	77fb      	strb	r3, [r7, #31]
 8002d6e:	e082      	b.n	8002e76 <UART_SetConfig+0x216>
 8002d70:	2310      	movs	r3, #16
 8002d72:	77fb      	strb	r3, [r7, #31]
 8002d74:	e07f      	b.n	8002e76 <UART_SetConfig+0x216>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a82      	ldr	r2, [pc, #520]	; (8002f84 <UART_SetConfig+0x324>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d124      	bne.n	8002dca <UART_SetConfig+0x16a>
 8002d80:	4b7e      	ldr	r3, [pc, #504]	; (8002f7c <UART_SetConfig+0x31c>)
 8002d82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d84:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8002d88:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002d8c:	d011      	beq.n	8002db2 <UART_SetConfig+0x152>
 8002d8e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002d92:	d817      	bhi.n	8002dc4 <UART_SetConfig+0x164>
 8002d94:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002d98:	d011      	beq.n	8002dbe <UART_SetConfig+0x15e>
 8002d9a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002d9e:	d811      	bhi.n	8002dc4 <UART_SetConfig+0x164>
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d003      	beq.n	8002dac <UART_SetConfig+0x14c>
 8002da4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002da8:	d006      	beq.n	8002db8 <UART_SetConfig+0x158>
 8002daa:	e00b      	b.n	8002dc4 <UART_SetConfig+0x164>
 8002dac:	2300      	movs	r3, #0
 8002dae:	77fb      	strb	r3, [r7, #31]
 8002db0:	e061      	b.n	8002e76 <UART_SetConfig+0x216>
 8002db2:	2302      	movs	r3, #2
 8002db4:	77fb      	strb	r3, [r7, #31]
 8002db6:	e05e      	b.n	8002e76 <UART_SetConfig+0x216>
 8002db8:	2304      	movs	r3, #4
 8002dba:	77fb      	strb	r3, [r7, #31]
 8002dbc:	e05b      	b.n	8002e76 <UART_SetConfig+0x216>
 8002dbe:	2308      	movs	r3, #8
 8002dc0:	77fb      	strb	r3, [r7, #31]
 8002dc2:	e058      	b.n	8002e76 <UART_SetConfig+0x216>
 8002dc4:	2310      	movs	r3, #16
 8002dc6:	77fb      	strb	r3, [r7, #31]
 8002dc8:	e055      	b.n	8002e76 <UART_SetConfig+0x216>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a6e      	ldr	r2, [pc, #440]	; (8002f88 <UART_SetConfig+0x328>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d124      	bne.n	8002e1e <UART_SetConfig+0x1be>
 8002dd4:	4b69      	ldr	r3, [pc, #420]	; (8002f7c <UART_SetConfig+0x31c>)
 8002dd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dd8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002ddc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002de0:	d011      	beq.n	8002e06 <UART_SetConfig+0x1a6>
 8002de2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002de6:	d817      	bhi.n	8002e18 <UART_SetConfig+0x1b8>
 8002de8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002dec:	d011      	beq.n	8002e12 <UART_SetConfig+0x1b2>
 8002dee:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002df2:	d811      	bhi.n	8002e18 <UART_SetConfig+0x1b8>
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d003      	beq.n	8002e00 <UART_SetConfig+0x1a0>
 8002df8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002dfc:	d006      	beq.n	8002e0c <UART_SetConfig+0x1ac>
 8002dfe:	e00b      	b.n	8002e18 <UART_SetConfig+0x1b8>
 8002e00:	2300      	movs	r3, #0
 8002e02:	77fb      	strb	r3, [r7, #31]
 8002e04:	e037      	b.n	8002e76 <UART_SetConfig+0x216>
 8002e06:	2302      	movs	r3, #2
 8002e08:	77fb      	strb	r3, [r7, #31]
 8002e0a:	e034      	b.n	8002e76 <UART_SetConfig+0x216>
 8002e0c:	2304      	movs	r3, #4
 8002e0e:	77fb      	strb	r3, [r7, #31]
 8002e10:	e031      	b.n	8002e76 <UART_SetConfig+0x216>
 8002e12:	2308      	movs	r3, #8
 8002e14:	77fb      	strb	r3, [r7, #31]
 8002e16:	e02e      	b.n	8002e76 <UART_SetConfig+0x216>
 8002e18:	2310      	movs	r3, #16
 8002e1a:	77fb      	strb	r3, [r7, #31]
 8002e1c:	e02b      	b.n	8002e76 <UART_SetConfig+0x216>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a5a      	ldr	r2, [pc, #360]	; (8002f8c <UART_SetConfig+0x32c>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d124      	bne.n	8002e72 <UART_SetConfig+0x212>
 8002e28:	4b54      	ldr	r3, [pc, #336]	; (8002f7c <UART_SetConfig+0x31c>)
 8002e2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e2c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8002e30:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002e34:	d011      	beq.n	8002e5a <UART_SetConfig+0x1fa>
 8002e36:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002e3a:	d817      	bhi.n	8002e6c <UART_SetConfig+0x20c>
 8002e3c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002e40:	d011      	beq.n	8002e66 <UART_SetConfig+0x206>
 8002e42:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002e46:	d811      	bhi.n	8002e6c <UART_SetConfig+0x20c>
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d003      	beq.n	8002e54 <UART_SetConfig+0x1f4>
 8002e4c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e50:	d006      	beq.n	8002e60 <UART_SetConfig+0x200>
 8002e52:	e00b      	b.n	8002e6c <UART_SetConfig+0x20c>
 8002e54:	2300      	movs	r3, #0
 8002e56:	77fb      	strb	r3, [r7, #31]
 8002e58:	e00d      	b.n	8002e76 <UART_SetConfig+0x216>
 8002e5a:	2302      	movs	r3, #2
 8002e5c:	77fb      	strb	r3, [r7, #31]
 8002e5e:	e00a      	b.n	8002e76 <UART_SetConfig+0x216>
 8002e60:	2304      	movs	r3, #4
 8002e62:	77fb      	strb	r3, [r7, #31]
 8002e64:	e007      	b.n	8002e76 <UART_SetConfig+0x216>
 8002e66:	2308      	movs	r3, #8
 8002e68:	77fb      	strb	r3, [r7, #31]
 8002e6a:	e004      	b.n	8002e76 <UART_SetConfig+0x216>
 8002e6c:	2310      	movs	r3, #16
 8002e6e:	77fb      	strb	r3, [r7, #31]
 8002e70:	e001      	b.n	8002e76 <UART_SetConfig+0x216>
 8002e72:	2310      	movs	r3, #16
 8002e74:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	69db      	ldr	r3, [r3, #28]
 8002e7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e7e:	d15b      	bne.n	8002f38 <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 8002e80:	7ffb      	ldrb	r3, [r7, #31]
 8002e82:	2b08      	cmp	r3, #8
 8002e84:	d827      	bhi.n	8002ed6 <UART_SetConfig+0x276>
 8002e86:	a201      	add	r2, pc, #4	; (adr r2, 8002e8c <UART_SetConfig+0x22c>)
 8002e88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e8c:	08002eb1 	.word	0x08002eb1
 8002e90:	08002eb9 	.word	0x08002eb9
 8002e94:	08002ec1 	.word	0x08002ec1
 8002e98:	08002ed7 	.word	0x08002ed7
 8002e9c:	08002ec7 	.word	0x08002ec7
 8002ea0:	08002ed7 	.word	0x08002ed7
 8002ea4:	08002ed7 	.word	0x08002ed7
 8002ea8:	08002ed7 	.word	0x08002ed7
 8002eac:	08002ecf 	.word	0x08002ecf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002eb0:	f7ff f990 	bl	80021d4 <HAL_RCC_GetPCLK1Freq>
 8002eb4:	61b8      	str	r0, [r7, #24]
        break;
 8002eb6:	e013      	b.n	8002ee0 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002eb8:	f7ff f9ae 	bl	8002218 <HAL_RCC_GetPCLK2Freq>
 8002ebc:	61b8      	str	r0, [r7, #24]
        break;
 8002ebe:	e00f      	b.n	8002ee0 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002ec0:	4b33      	ldr	r3, [pc, #204]	; (8002f90 <UART_SetConfig+0x330>)
 8002ec2:	61bb      	str	r3, [r7, #24]
        break;
 8002ec4:	e00c      	b.n	8002ee0 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002ec6:	f7ff f90f 	bl	80020e8 <HAL_RCC_GetSysClockFreq>
 8002eca:	61b8      	str	r0, [r7, #24]
        break;
 8002ecc:	e008      	b.n	8002ee0 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002ece:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002ed2:	61bb      	str	r3, [r7, #24]
        break;
 8002ed4:	e004      	b.n	8002ee0 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	77bb      	strb	r3, [r7, #30]
        break;
 8002ede:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002ee0:	69bb      	ldr	r3, [r7, #24]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	f000 8082 	beq.w	8002fec <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002ee8:	69bb      	ldr	r3, [r7, #24]
 8002eea:	005a      	lsls	r2, r3, #1
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	085b      	lsrs	r3, r3, #1
 8002ef2:	441a      	add	r2, r3
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002efc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	2b0f      	cmp	r3, #15
 8002f02:	d916      	bls.n	8002f32 <UART_SetConfig+0x2d2>
 8002f04:	693b      	ldr	r3, [r7, #16]
 8002f06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f0a:	d212      	bcs.n	8002f32 <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	b29b      	uxth	r3, r3
 8002f10:	f023 030f 	bic.w	r3, r3, #15
 8002f14:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	085b      	lsrs	r3, r3, #1
 8002f1a:	b29b      	uxth	r3, r3
 8002f1c:	f003 0307 	and.w	r3, r3, #7
 8002f20:	b29a      	uxth	r2, r3
 8002f22:	89fb      	ldrh	r3, [r7, #14]
 8002f24:	4313      	orrs	r3, r2
 8002f26:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	89fa      	ldrh	r2, [r7, #14]
 8002f2e:	60da      	str	r2, [r3, #12]
 8002f30:	e05c      	b.n	8002fec <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	77bb      	strb	r3, [r7, #30]
 8002f36:	e059      	b.n	8002fec <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002f38:	7ffb      	ldrb	r3, [r7, #31]
 8002f3a:	2b08      	cmp	r3, #8
 8002f3c:	d835      	bhi.n	8002faa <UART_SetConfig+0x34a>
 8002f3e:	a201      	add	r2, pc, #4	; (adr r2, 8002f44 <UART_SetConfig+0x2e4>)
 8002f40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f44:	08002f69 	.word	0x08002f69
 8002f48:	08002f71 	.word	0x08002f71
 8002f4c:	08002f95 	.word	0x08002f95
 8002f50:	08002fab 	.word	0x08002fab
 8002f54:	08002f9b 	.word	0x08002f9b
 8002f58:	08002fab 	.word	0x08002fab
 8002f5c:	08002fab 	.word	0x08002fab
 8002f60:	08002fab 	.word	0x08002fab
 8002f64:	08002fa3 	.word	0x08002fa3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002f68:	f7ff f934 	bl	80021d4 <HAL_RCC_GetPCLK1Freq>
 8002f6c:	61b8      	str	r0, [r7, #24]
        break;
 8002f6e:	e021      	b.n	8002fb4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002f70:	f7ff f952 	bl	8002218 <HAL_RCC_GetPCLK2Freq>
 8002f74:	61b8      	str	r0, [r7, #24]
        break;
 8002f76:	e01d      	b.n	8002fb4 <UART_SetConfig+0x354>
 8002f78:	40013800 	.word	0x40013800
 8002f7c:	40021000 	.word	0x40021000
 8002f80:	40004400 	.word	0x40004400
 8002f84:	40004800 	.word	0x40004800
 8002f88:	40004c00 	.word	0x40004c00
 8002f8c:	40005000 	.word	0x40005000
 8002f90:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002f94:	4b1b      	ldr	r3, [pc, #108]	; (8003004 <UART_SetConfig+0x3a4>)
 8002f96:	61bb      	str	r3, [r7, #24]
        break;
 8002f98:	e00c      	b.n	8002fb4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002f9a:	f7ff f8a5 	bl	80020e8 <HAL_RCC_GetSysClockFreq>
 8002f9e:	61b8      	str	r0, [r7, #24]
        break;
 8002fa0:	e008      	b.n	8002fb4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002fa2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002fa6:	61bb      	str	r3, [r7, #24]
        break;
 8002fa8:	e004      	b.n	8002fb4 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8002faa:	2300      	movs	r3, #0
 8002fac:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	77bb      	strb	r3, [r7, #30]
        break;
 8002fb2:	bf00      	nop
    }

    if (pclk != 0U)
 8002fb4:	69bb      	ldr	r3, [r7, #24]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d018      	beq.n	8002fec <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	085a      	lsrs	r2, r3, #1
 8002fc0:	69bb      	ldr	r3, [r7, #24]
 8002fc2:	441a      	add	r2, r3
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fcc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002fce:	693b      	ldr	r3, [r7, #16]
 8002fd0:	2b0f      	cmp	r3, #15
 8002fd2:	d909      	bls.n	8002fe8 <UART_SetConfig+0x388>
 8002fd4:	693b      	ldr	r3, [r7, #16]
 8002fd6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fda:	d205      	bcs.n	8002fe8 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002fdc:	693b      	ldr	r3, [r7, #16]
 8002fde:	b29a      	uxth	r2, r3
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	60da      	str	r2, [r3, #12]
 8002fe6:	e001      	b.n	8002fec <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8002fe8:	2301      	movs	r3, #1
 8002fea:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8002ff8:	7fbb      	ldrb	r3, [r7, #30]
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	3720      	adds	r7, #32
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}
 8003002:	bf00      	nop
 8003004:	007a1200 	.word	0x007a1200

08003008 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003014:	f003 0301 	and.w	r3, r3, #1
 8003018:	2b00      	cmp	r3, #0
 800301a:	d00a      	beq.n	8003032 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	430a      	orrs	r2, r1
 8003030:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003036:	f003 0302 	and.w	r3, r3, #2
 800303a:	2b00      	cmp	r3, #0
 800303c:	d00a      	beq.n	8003054 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	430a      	orrs	r2, r1
 8003052:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003058:	f003 0304 	and.w	r3, r3, #4
 800305c:	2b00      	cmp	r3, #0
 800305e:	d00a      	beq.n	8003076 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	430a      	orrs	r2, r1
 8003074:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800307a:	f003 0308 	and.w	r3, r3, #8
 800307e:	2b00      	cmp	r3, #0
 8003080:	d00a      	beq.n	8003098 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	430a      	orrs	r2, r1
 8003096:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800309c:	f003 0310 	and.w	r3, r3, #16
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d00a      	beq.n	80030ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	430a      	orrs	r2, r1
 80030b8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030be:	f003 0320 	and.w	r3, r3, #32
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d00a      	beq.n	80030dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	430a      	orrs	r2, r1
 80030da:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d01a      	beq.n	800311e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	430a      	orrs	r2, r1
 80030fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003102:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003106:	d10a      	bne.n	800311e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	430a      	orrs	r2, r1
 800311c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003122:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003126:	2b00      	cmp	r3, #0
 8003128:	d00a      	beq.n	8003140 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	430a      	orrs	r2, r1
 800313e:	605a      	str	r2, [r3, #4]
  }
}
 8003140:	bf00      	nop
 8003142:	370c      	adds	r7, #12
 8003144:	46bd      	mov	sp, r7
 8003146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314a:	4770      	bx	lr

0800314c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b098      	sub	sp, #96	; 0x60
 8003150:	af02      	add	r7, sp, #8
 8003152:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2200      	movs	r2, #0
 8003158:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800315c:	f7fd fae4 	bl	8000728 <HAL_GetTick>
 8003160:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 0308 	and.w	r3, r3, #8
 800316c:	2b08      	cmp	r3, #8
 800316e:	d12e      	bne.n	80031ce <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003170:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003174:	9300      	str	r3, [sp, #0]
 8003176:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003178:	2200      	movs	r2, #0
 800317a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800317e:	6878      	ldr	r0, [r7, #4]
 8003180:	f000 f88c 	bl	800329c <UART_WaitOnFlagUntilTimeout>
 8003184:	4603      	mov	r3, r0
 8003186:	2b00      	cmp	r3, #0
 8003188:	d021      	beq.n	80031ce <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003190:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003192:	e853 3f00 	ldrex	r3, [r3]
 8003196:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003198:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800319a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800319e:	653b      	str	r3, [r7, #80]	; 0x50
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	461a      	mov	r2, r3
 80031a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80031a8:	647b      	str	r3, [r7, #68]	; 0x44
 80031aa:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031ac:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80031ae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80031b0:	e841 2300 	strex	r3, r2, [r1]
 80031b4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80031b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d1e6      	bne.n	800318a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2220      	movs	r2, #32
 80031c0:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2200      	movs	r2, #0
 80031c6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80031ca:	2303      	movs	r3, #3
 80031cc:	e062      	b.n	8003294 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 0304 	and.w	r3, r3, #4
 80031d8:	2b04      	cmp	r3, #4
 80031da:	d149      	bne.n	8003270 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80031dc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80031e0:	9300      	str	r3, [sp, #0]
 80031e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80031e4:	2200      	movs	r2, #0
 80031e6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80031ea:	6878      	ldr	r0, [r7, #4]
 80031ec:	f000 f856 	bl	800329c <UART_WaitOnFlagUntilTimeout>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d03c      	beq.n	8003270 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031fe:	e853 3f00 	ldrex	r3, [r3]
 8003202:	623b      	str	r3, [r7, #32]
   return(result);
 8003204:	6a3b      	ldr	r3, [r7, #32]
 8003206:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800320a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	461a      	mov	r2, r3
 8003212:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003214:	633b      	str	r3, [r7, #48]	; 0x30
 8003216:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003218:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800321a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800321c:	e841 2300 	strex	r3, r2, [r1]
 8003220:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003222:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003224:	2b00      	cmp	r3, #0
 8003226:	d1e6      	bne.n	80031f6 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	3308      	adds	r3, #8
 800322e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	e853 3f00 	ldrex	r3, [r3]
 8003236:	60fb      	str	r3, [r7, #12]
   return(result);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	f023 0301 	bic.w	r3, r3, #1
 800323e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	3308      	adds	r3, #8
 8003246:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003248:	61fa      	str	r2, [r7, #28]
 800324a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800324c:	69b9      	ldr	r1, [r7, #24]
 800324e:	69fa      	ldr	r2, [r7, #28]
 8003250:	e841 2300 	strex	r3, r2, [r1]
 8003254:	617b      	str	r3, [r7, #20]
   return(result);
 8003256:	697b      	ldr	r3, [r7, #20]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d1e5      	bne.n	8003228 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2220      	movs	r2, #32
 8003260:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2200      	movs	r2, #0
 8003268:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800326c:	2303      	movs	r3, #3
 800326e:	e011      	b.n	8003294 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2220      	movs	r2, #32
 8003274:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2220      	movs	r2, #32
 800327a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2200      	movs	r2, #0
 8003282:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2200      	movs	r2, #0
 8003288:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2200      	movs	r2, #0
 800328e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8003292:	2300      	movs	r3, #0
}
 8003294:	4618      	mov	r0, r3
 8003296:	3758      	adds	r7, #88	; 0x58
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}

0800329c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b084      	sub	sp, #16
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	60f8      	str	r0, [r7, #12]
 80032a4:	60b9      	str	r1, [r7, #8]
 80032a6:	603b      	str	r3, [r7, #0]
 80032a8:	4613      	mov	r3, r2
 80032aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032ac:	e049      	b.n	8003342 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032ae:	69bb      	ldr	r3, [r7, #24]
 80032b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032b4:	d045      	beq.n	8003342 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032b6:	f7fd fa37 	bl	8000728 <HAL_GetTick>
 80032ba:	4602      	mov	r2, r0
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	1ad3      	subs	r3, r2, r3
 80032c0:	69ba      	ldr	r2, [r7, #24]
 80032c2:	429a      	cmp	r2, r3
 80032c4:	d302      	bcc.n	80032cc <UART_WaitOnFlagUntilTimeout+0x30>
 80032c6:	69bb      	ldr	r3, [r7, #24]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d101      	bne.n	80032d0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80032cc:	2303      	movs	r3, #3
 80032ce:	e048      	b.n	8003362 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f003 0304 	and.w	r3, r3, #4
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d031      	beq.n	8003342 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	69db      	ldr	r3, [r3, #28]
 80032e4:	f003 0308 	and.w	r3, r3, #8
 80032e8:	2b08      	cmp	r3, #8
 80032ea:	d110      	bne.n	800330e <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	2208      	movs	r2, #8
 80032f2:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80032f4:	68f8      	ldr	r0, [r7, #12]
 80032f6:	f000 f8ed 	bl	80034d4 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2208      	movs	r2, #8
 80032fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	2200      	movs	r2, #0
 8003306:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e029      	b.n	8003362 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	69db      	ldr	r3, [r3, #28]
 8003314:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003318:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800331c:	d111      	bne.n	8003342 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003326:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003328:	68f8      	ldr	r0, [r7, #12]
 800332a:	f000 f8d3 	bl	80034d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	2220      	movs	r2, #32
 8003332:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	2200      	movs	r2, #0
 800333a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800333e:	2303      	movs	r3, #3
 8003340:	e00f      	b.n	8003362 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	69da      	ldr	r2, [r3, #28]
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	4013      	ands	r3, r2
 800334c:	68ba      	ldr	r2, [r7, #8]
 800334e:	429a      	cmp	r2, r3
 8003350:	bf0c      	ite	eq
 8003352:	2301      	moveq	r3, #1
 8003354:	2300      	movne	r3, #0
 8003356:	b2db      	uxtb	r3, r3
 8003358:	461a      	mov	r2, r3
 800335a:	79fb      	ldrb	r3, [r7, #7]
 800335c:	429a      	cmp	r2, r3
 800335e:	d0a6      	beq.n	80032ae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003360:	2300      	movs	r3, #0
}
 8003362:	4618      	mov	r0, r3
 8003364:	3710      	adds	r7, #16
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}
	...

0800336c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800336c:	b480      	push	{r7}
 800336e:	b097      	sub	sp, #92	; 0x5c
 8003370:	af00      	add	r7, sp, #0
 8003372:	60f8      	str	r0, [r7, #12]
 8003374:	60b9      	str	r1, [r7, #8]
 8003376:	4613      	mov	r3, r2
 8003378:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	68ba      	ldr	r2, [r7, #8]
 800337e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	88fa      	ldrh	r2, [r7, #6]
 8003384:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	88fa      	ldrh	r2, [r7, #6]
 800338c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2200      	movs	r2, #0
 8003394:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	689b      	ldr	r3, [r3, #8]
 800339a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800339e:	d10e      	bne.n	80033be <UART_Start_Receive_IT+0x52>
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	691b      	ldr	r3, [r3, #16]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d105      	bne.n	80033b4 <UART_Start_Receive_IT+0x48>
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	f240 12ff 	movw	r2, #511	; 0x1ff
 80033ae:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80033b2:	e01a      	b.n	80033ea <UART_Start_Receive_IT+0x7e>
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	22ff      	movs	r2, #255	; 0xff
 80033b8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80033bc:	e015      	b.n	80033ea <UART_Start_Receive_IT+0x7e>
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d10d      	bne.n	80033e2 <UART_Start_Receive_IT+0x76>
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	691b      	ldr	r3, [r3, #16]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d104      	bne.n	80033d8 <UART_Start_Receive_IT+0x6c>
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	22ff      	movs	r2, #255	; 0xff
 80033d2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80033d6:	e008      	b.n	80033ea <UART_Start_Receive_IT+0x7e>
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	227f      	movs	r2, #127	; 0x7f
 80033dc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80033e0:	e003      	b.n	80033ea <UART_Start_Receive_IT+0x7e>
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	2200      	movs	r2, #0
 80033e6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2200      	movs	r2, #0
 80033ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	2222      	movs	r2, #34	; 0x22
 80033f6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	3308      	adds	r3, #8
 8003400:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003402:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003404:	e853 3f00 	ldrex	r3, [r3]
 8003408:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800340a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800340c:	f043 0301 	orr.w	r3, r3, #1
 8003410:	657b      	str	r3, [r7, #84]	; 0x54
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	3308      	adds	r3, #8
 8003418:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800341a:	64ba      	str	r2, [r7, #72]	; 0x48
 800341c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800341e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003420:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003422:	e841 2300 	strex	r3, r2, [r1]
 8003426:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003428:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800342a:	2b00      	cmp	r3, #0
 800342c:	d1e5      	bne.n	80033fa <UART_Start_Receive_IT+0x8e>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003436:	d107      	bne.n	8003448 <UART_Start_Receive_IT+0xdc>
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	691b      	ldr	r3, [r3, #16]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d103      	bne.n	8003448 <UART_Start_Receive_IT+0xdc>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	4a22      	ldr	r2, [pc, #136]	; (80034cc <UART_Start_Receive_IT+0x160>)
 8003444:	669a      	str	r2, [r3, #104]	; 0x68
 8003446:	e002      	b.n	800344e <UART_Start_Receive_IT+0xe2>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	4a21      	ldr	r2, [pc, #132]	; (80034d0 <UART_Start_Receive_IT+0x164>)
 800344c:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	691b      	ldr	r3, [r3, #16]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d019      	beq.n	800348a <UART_Start_Receive_IT+0x11e>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800345c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800345e:	e853 3f00 	ldrex	r3, [r3]
 8003462:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003466:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800346a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	461a      	mov	r2, r3
 8003472:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003474:	637b      	str	r3, [r7, #52]	; 0x34
 8003476:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003478:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800347a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800347c:	e841 2300 	strex	r3, r2, [r1]
 8003480:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003482:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003484:	2b00      	cmp	r3, #0
 8003486:	d1e6      	bne.n	8003456 <UART_Start_Receive_IT+0xea>
 8003488:	e018      	b.n	80034bc <UART_Start_Receive_IT+0x150>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	e853 3f00 	ldrex	r3, [r3]
 8003496:	613b      	str	r3, [r7, #16]
   return(result);
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	f043 0320 	orr.w	r3, r3, #32
 800349e:	653b      	str	r3, [r7, #80]	; 0x50
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	461a      	mov	r2, r3
 80034a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80034a8:	623b      	str	r3, [r7, #32]
 80034aa:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034ac:	69f9      	ldr	r1, [r7, #28]
 80034ae:	6a3a      	ldr	r2, [r7, #32]
 80034b0:	e841 2300 	strex	r3, r2, [r1]
 80034b4:	61bb      	str	r3, [r7, #24]
   return(result);
 80034b6:	69bb      	ldr	r3, [r7, #24]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d1e6      	bne.n	800348a <UART_Start_Receive_IT+0x11e>
  }
  return HAL_OK;
 80034bc:	2300      	movs	r3, #0
}
 80034be:	4618      	mov	r0, r3
 80034c0:	375c      	adds	r7, #92	; 0x5c
 80034c2:	46bd      	mov	sp, r7
 80034c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c8:	4770      	bx	lr
 80034ca:	bf00      	nop
 80034cc:	080037c5 	.word	0x080037c5
 80034d0:	0800361d 	.word	0x0800361d

080034d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b095      	sub	sp, #84	; 0x54
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034e4:	e853 3f00 	ldrex	r3, [r3]
 80034e8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80034ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034ec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80034f0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	461a      	mov	r2, r3
 80034f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80034fa:	643b      	str	r3, [r7, #64]	; 0x40
 80034fc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034fe:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003500:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003502:	e841 2300 	strex	r3, r2, [r1]
 8003506:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003508:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800350a:	2b00      	cmp	r3, #0
 800350c:	d1e6      	bne.n	80034dc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	3308      	adds	r3, #8
 8003514:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003516:	6a3b      	ldr	r3, [r7, #32]
 8003518:	e853 3f00 	ldrex	r3, [r3]
 800351c:	61fb      	str	r3, [r7, #28]
   return(result);
 800351e:	69fb      	ldr	r3, [r7, #28]
 8003520:	f023 0301 	bic.w	r3, r3, #1
 8003524:	64bb      	str	r3, [r7, #72]	; 0x48
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	3308      	adds	r3, #8
 800352c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800352e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003530:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003532:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003534:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003536:	e841 2300 	strex	r3, r2, [r1]
 800353a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800353c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800353e:	2b00      	cmp	r3, #0
 8003540:	d1e5      	bne.n	800350e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003546:	2b01      	cmp	r3, #1
 8003548:	d118      	bne.n	800357c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	e853 3f00 	ldrex	r3, [r3]
 8003556:	60bb      	str	r3, [r7, #8]
   return(result);
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	f023 0310 	bic.w	r3, r3, #16
 800355e:	647b      	str	r3, [r7, #68]	; 0x44
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	461a      	mov	r2, r3
 8003566:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003568:	61bb      	str	r3, [r7, #24]
 800356a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800356c:	6979      	ldr	r1, [r7, #20]
 800356e:	69ba      	ldr	r2, [r7, #24]
 8003570:	e841 2300 	strex	r3, r2, [r1]
 8003574:	613b      	str	r3, [r7, #16]
   return(result);
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d1e6      	bne.n	800354a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2220      	movs	r2, #32
 8003580:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2200      	movs	r2, #0
 800358e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8003590:	bf00      	nop
 8003592:	3754      	adds	r7, #84	; 0x54
 8003594:	46bd      	mov	sp, r7
 8003596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359a:	4770      	bx	lr

0800359c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b084      	sub	sp, #16
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	2200      	movs	r2, #0
 80035ae:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	2200      	movs	r2, #0
 80035b6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80035ba:	68f8      	ldr	r0, [r7, #12]
 80035bc:	f7ff fb46 	bl	8002c4c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80035c0:	bf00      	nop
 80035c2:	3710      	adds	r7, #16
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}

080035c8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b088      	sub	sp, #32
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	e853 3f00 	ldrex	r3, [r3]
 80035dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80035e4:	61fb      	str	r3, [r7, #28]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	461a      	mov	r2, r3
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	61bb      	str	r3, [r7, #24]
 80035f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035f2:	6979      	ldr	r1, [r7, #20]
 80035f4:	69ba      	ldr	r2, [r7, #24]
 80035f6:	e841 2300 	strex	r3, r2, [r1]
 80035fa:	613b      	str	r3, [r7, #16]
   return(result);
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d1e6      	bne.n	80035d0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2220      	movs	r2, #32
 8003606:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2200      	movs	r2, #0
 800360c:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f7ff fb08 	bl	8002c24 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003614:	bf00      	nop
 8003616:	3720      	adds	r7, #32
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}

0800361c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b09c      	sub	sp, #112	; 0x70
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800362a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003634:	2b22      	cmp	r3, #34	; 0x22
 8003636:	f040 80b9 	bne.w	80037ac <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003640:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003644:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8003648:	b2d9      	uxtb	r1, r3
 800364a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800364e:	b2da      	uxtb	r2, r3
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003654:	400a      	ands	r2, r1
 8003656:	b2d2      	uxtb	r2, r2
 8003658:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800365e:	1c5a      	adds	r2, r3, #1
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800366a:	b29b      	uxth	r3, r3
 800366c:	3b01      	subs	r3, #1
 800366e:	b29a      	uxth	r2, r3
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800367c:	b29b      	uxth	r3, r3
 800367e:	2b00      	cmp	r3, #0
 8003680:	f040 809c 	bne.w	80037bc <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800368a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800368c:	e853 3f00 	ldrex	r3, [r3]
 8003690:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003692:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003694:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003698:	66bb      	str	r3, [r7, #104]	; 0x68
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	461a      	mov	r2, r3
 80036a0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80036a2:	65bb      	str	r3, [r7, #88]	; 0x58
 80036a4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036a6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80036a8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80036aa:	e841 2300 	strex	r3, r2, [r1]
 80036ae:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80036b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d1e6      	bne.n	8003684 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	3308      	adds	r3, #8
 80036bc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036c0:	e853 3f00 	ldrex	r3, [r3]
 80036c4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80036c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036c8:	f023 0301 	bic.w	r3, r3, #1
 80036cc:	667b      	str	r3, [r7, #100]	; 0x64
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	3308      	adds	r3, #8
 80036d4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80036d6:	647a      	str	r2, [r7, #68]	; 0x44
 80036d8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036da:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80036dc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80036de:	e841 2300 	strex	r3, r2, [r1]
 80036e2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80036e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d1e5      	bne.n	80036b6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2220      	movs	r2, #32
 80036ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2200      	movs	r2, #0
 80036f6:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2200      	movs	r2, #0
 80036fc:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003708:	2b00      	cmp	r3, #0
 800370a:	d018      	beq.n	800373e <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003714:	e853 3f00 	ldrex	r3, [r3]
 8003718:	623b      	str	r3, [r7, #32]
   return(result);
 800371a:	6a3b      	ldr	r3, [r7, #32]
 800371c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003720:	663b      	str	r3, [r7, #96]	; 0x60
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	461a      	mov	r2, r3
 8003728:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800372a:	633b      	str	r3, [r7, #48]	; 0x30
 800372c:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800372e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003730:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003732:	e841 2300 	strex	r3, r2, [r1]
 8003736:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800373a:	2b00      	cmp	r3, #0
 800373c:	d1e6      	bne.n	800370c <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003742:	2b01      	cmp	r3, #1
 8003744:	d12e      	bne.n	80037a4 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2200      	movs	r2, #0
 800374a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	e853 3f00 	ldrex	r3, [r3]
 8003758:	60fb      	str	r3, [r7, #12]
   return(result);
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	f023 0310 	bic.w	r3, r3, #16
 8003760:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	461a      	mov	r2, r3
 8003768:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800376a:	61fb      	str	r3, [r7, #28]
 800376c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800376e:	69b9      	ldr	r1, [r7, #24]
 8003770:	69fa      	ldr	r2, [r7, #28]
 8003772:	e841 2300 	strex	r3, r2, [r1]
 8003776:	617b      	str	r3, [r7, #20]
   return(result);
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d1e6      	bne.n	800374c <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	69db      	ldr	r3, [r3, #28]
 8003784:	f003 0310 	and.w	r3, r3, #16
 8003788:	2b10      	cmp	r3, #16
 800378a:	d103      	bne.n	8003794 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	2210      	movs	r2, #16
 8003792:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800379a:	4619      	mov	r1, r3
 800379c:	6878      	ldr	r0, [r7, #4]
 800379e:	f7fc fd13 	bl	80001c8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80037a2:	e00b      	b.n	80037bc <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80037a4:	6878      	ldr	r0, [r7, #4]
 80037a6:	f7ff fa47 	bl	8002c38 <HAL_UART_RxCpltCallback>
}
 80037aa:	e007      	b.n	80037bc <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	699a      	ldr	r2, [r3, #24]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f042 0208 	orr.w	r2, r2, #8
 80037ba:	619a      	str	r2, [r3, #24]
}
 80037bc:	bf00      	nop
 80037be:	3770      	adds	r7, #112	; 0x70
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}

080037c4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b09c      	sub	sp, #112	; 0x70
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80037d2:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80037dc:	2b22      	cmp	r3, #34	; 0x22
 80037de:	f040 80b9 	bne.w	8003954 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80037e8:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037f0:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80037f2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 80037f6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80037fa:	4013      	ands	r3, r2
 80037fc:	b29a      	uxth	r2, r3
 80037fe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003800:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003806:	1c9a      	adds	r2, r3, #2
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003812:	b29b      	uxth	r3, r3
 8003814:	3b01      	subs	r3, #1
 8003816:	b29a      	uxth	r2, r3
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003824:	b29b      	uxth	r3, r3
 8003826:	2b00      	cmp	r3, #0
 8003828:	f040 809c 	bne.w	8003964 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003832:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003834:	e853 3f00 	ldrex	r3, [r3]
 8003838:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800383a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800383c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003840:	667b      	str	r3, [r7, #100]	; 0x64
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	461a      	mov	r2, r3
 8003848:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800384a:	657b      	str	r3, [r7, #84]	; 0x54
 800384c:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800384e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003850:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003852:	e841 2300 	strex	r3, r2, [r1]
 8003856:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003858:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800385a:	2b00      	cmp	r3, #0
 800385c:	d1e6      	bne.n	800382c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	3308      	adds	r3, #8
 8003864:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003866:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003868:	e853 3f00 	ldrex	r3, [r3]
 800386c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800386e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003870:	f023 0301 	bic.w	r3, r3, #1
 8003874:	663b      	str	r3, [r7, #96]	; 0x60
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	3308      	adds	r3, #8
 800387c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800387e:	643a      	str	r2, [r7, #64]	; 0x40
 8003880:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003882:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003884:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003886:	e841 2300 	strex	r3, r2, [r1]
 800388a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800388c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800388e:	2b00      	cmp	r3, #0
 8003890:	d1e5      	bne.n	800385e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2220      	movs	r2, #32
 8003896:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2200      	movs	r2, #0
 80038a4:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d018      	beq.n	80038e6 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038ba:	6a3b      	ldr	r3, [r7, #32]
 80038bc:	e853 3f00 	ldrex	r3, [r3]
 80038c0:	61fb      	str	r3, [r7, #28]
   return(result);
 80038c2:	69fb      	ldr	r3, [r7, #28]
 80038c4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80038c8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	461a      	mov	r2, r3
 80038d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80038d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80038d4:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038d6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80038d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80038da:	e841 2300 	strex	r3, r2, [r1]
 80038de:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80038e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d1e6      	bne.n	80038b4 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038ea:	2b01      	cmp	r3, #1
 80038ec:	d12e      	bne.n	800394c <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2200      	movs	r2, #0
 80038f2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	e853 3f00 	ldrex	r3, [r3]
 8003900:	60bb      	str	r3, [r7, #8]
   return(result);
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	f023 0310 	bic.w	r3, r3, #16
 8003908:	65bb      	str	r3, [r7, #88]	; 0x58
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	461a      	mov	r2, r3
 8003910:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003912:	61bb      	str	r3, [r7, #24]
 8003914:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003916:	6979      	ldr	r1, [r7, #20]
 8003918:	69ba      	ldr	r2, [r7, #24]
 800391a:	e841 2300 	strex	r3, r2, [r1]
 800391e:	613b      	str	r3, [r7, #16]
   return(result);
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d1e6      	bne.n	80038f4 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	69db      	ldr	r3, [r3, #28]
 800392c:	f003 0310 	and.w	r3, r3, #16
 8003930:	2b10      	cmp	r3, #16
 8003932:	d103      	bne.n	800393c <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	2210      	movs	r2, #16
 800393a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003942:	4619      	mov	r1, r3
 8003944:	6878      	ldr	r0, [r7, #4]
 8003946:	f7fc fc3f 	bl	80001c8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800394a:	e00b      	b.n	8003964 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800394c:	6878      	ldr	r0, [r7, #4]
 800394e:	f7ff f973 	bl	8002c38 <HAL_UART_RxCpltCallback>
}
 8003952:	e007      	b.n	8003964 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	699a      	ldr	r2, [r3, #24]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f042 0208 	orr.w	r2, r2, #8
 8003962:	619a      	str	r2, [r3, #24]
}
 8003964:	bf00      	nop
 8003966:	3770      	adds	r7, #112	; 0x70
 8003968:	46bd      	mov	sp, r7
 800396a:	bd80      	pop	{r7, pc}

0800396c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800396c:	b480      	push	{r7}
 800396e:	b083      	sub	sp, #12
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003974:	bf00      	nop
 8003976:	370c      	adds	r7, #12
 8003978:	46bd      	mov	sp, r7
 800397a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397e:	4770      	bx	lr

08003980 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b08c      	sub	sp, #48	; 0x30
 8003984:	af00      	add	r7, sp, #0
 8003986:	60f8      	str	r0, [r7, #12]
 8003988:	60b9      	str	r1, [r7, #8]
 800398a:	4613      	mov	r3, r2
 800398c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003994:	2b20      	cmp	r3, #32
 8003996:	d142      	bne.n	8003a1e <HAL_UARTEx_ReceiveToIdle_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d002      	beq.n	80039a4 <HAL_UARTEx_ReceiveToIdle_IT+0x24>
 800399e:	88fb      	ldrh	r3, [r7, #6]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d101      	bne.n	80039a8 <HAL_UARTEx_ReceiveToIdle_IT+0x28>
    {
      return HAL_ERROR;
 80039a4:	2301      	movs	r3, #1
 80039a6:	e03b      	b.n	8003a20 <HAL_UARTEx_ReceiveToIdle_IT+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2201      	movs	r2, #1
 80039ac:	661a      	str	r2, [r3, #96]	; 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	2200      	movs	r2, #0
 80039b2:	665a      	str	r2, [r3, #100]	; 0x64

    status =  UART_Start_Receive_IT(huart, pData, Size);
 80039b4:	88fb      	ldrh	r3, [r7, #6]
 80039b6:	461a      	mov	r2, r3
 80039b8:	68b9      	ldr	r1, [r7, #8]
 80039ba:	68f8      	ldr	r0, [r7, #12]
 80039bc:	f7ff fcd6 	bl	800336c <UART_Start_Receive_IT>
 80039c0:	4603      	mov	r3, r0
 80039c2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80039c6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d124      	bne.n	8003a18 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039d2:	2b01      	cmp	r3, #1
 80039d4:	d11d      	bne.n	8003a12 <HAL_UARTEx_ReceiveToIdle_IT+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	2210      	movs	r2, #16
 80039dc:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039e4:	69bb      	ldr	r3, [r7, #24]
 80039e6:	e853 3f00 	ldrex	r3, [r3]
 80039ea:	617b      	str	r3, [r7, #20]
   return(result);
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	f043 0310 	orr.w	r3, r3, #16
 80039f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	461a      	mov	r2, r3
 80039fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039fc:	627b      	str	r3, [r7, #36]	; 0x24
 80039fe:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a00:	6a39      	ldr	r1, [r7, #32]
 8003a02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a04:	e841 2300 	strex	r3, r2, [r1]
 8003a08:	61fb      	str	r3, [r7, #28]
   return(result);
 8003a0a:	69fb      	ldr	r3, [r7, #28]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d1e6      	bne.n	80039de <HAL_UARTEx_ReceiveToIdle_IT+0x5e>
 8003a10:	e002      	b.n	8003a18 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8003a12:	2301      	movs	r3, #1
 8003a14:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8003a18:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003a1c:	e000      	b.n	8003a20 <HAL_UARTEx_ReceiveToIdle_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8003a1e:	2302      	movs	r3, #2
  }
}
 8003a20:	4618      	mov	r0, r3
 8003a22:	3730      	adds	r7, #48	; 0x30
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}

08003a28 <__libc_init_array>:
 8003a28:	b570      	push	{r4, r5, r6, lr}
 8003a2a:	4d0d      	ldr	r5, [pc, #52]	; (8003a60 <__libc_init_array+0x38>)
 8003a2c:	4c0d      	ldr	r4, [pc, #52]	; (8003a64 <__libc_init_array+0x3c>)
 8003a2e:	1b64      	subs	r4, r4, r5
 8003a30:	10a4      	asrs	r4, r4, #2
 8003a32:	2600      	movs	r6, #0
 8003a34:	42a6      	cmp	r6, r4
 8003a36:	d109      	bne.n	8003a4c <__libc_init_array+0x24>
 8003a38:	4d0b      	ldr	r5, [pc, #44]	; (8003a68 <__libc_init_array+0x40>)
 8003a3a:	4c0c      	ldr	r4, [pc, #48]	; (8003a6c <__libc_init_array+0x44>)
 8003a3c:	f000 f820 	bl	8003a80 <_init>
 8003a40:	1b64      	subs	r4, r4, r5
 8003a42:	10a4      	asrs	r4, r4, #2
 8003a44:	2600      	movs	r6, #0
 8003a46:	42a6      	cmp	r6, r4
 8003a48:	d105      	bne.n	8003a56 <__libc_init_array+0x2e>
 8003a4a:	bd70      	pop	{r4, r5, r6, pc}
 8003a4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a50:	4798      	blx	r3
 8003a52:	3601      	adds	r6, #1
 8003a54:	e7ee      	b.n	8003a34 <__libc_init_array+0xc>
 8003a56:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a5a:	4798      	blx	r3
 8003a5c:	3601      	adds	r6, #1
 8003a5e:	e7f2      	b.n	8003a46 <__libc_init_array+0x1e>
 8003a60:	08003cd0 	.word	0x08003cd0
 8003a64:	08003cd0 	.word	0x08003cd0
 8003a68:	08003cd0 	.word	0x08003cd0
 8003a6c:	08003cd4 	.word	0x08003cd4

08003a70 <memset>:
 8003a70:	4402      	add	r2, r0
 8003a72:	4603      	mov	r3, r0
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d100      	bne.n	8003a7a <memset+0xa>
 8003a78:	4770      	bx	lr
 8003a7a:	f803 1b01 	strb.w	r1, [r3], #1
 8003a7e:	e7f9      	b.n	8003a74 <memset+0x4>

08003a80 <_init>:
 8003a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a82:	bf00      	nop
 8003a84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a86:	bc08      	pop	{r3}
 8003a88:	469e      	mov	lr, r3
 8003a8a:	4770      	bx	lr

08003a8c <_fini>:
 8003a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a8e:	bf00      	nop
 8003a90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a92:	bc08      	pop	{r3}
 8003a94:	469e      	mov	lr, r3
 8003a96:	4770      	bx	lr
