

================================================================
== Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s'
================================================================
* Date:           Mon Apr 28 20:12:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  20.557 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       53|  60.000 ns|  1.590 us|    2|   53|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.46>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%in_elem_0_0_0_0_0_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %in_elem_0_0_0_0_0_val"   --->   Operation 4 'read' 'in_elem_0_0_0_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (6.46ns)   --->   "%call_ln281 = call void @shift_line_buffer<array<ap_uint<8>, 1u>, config2>, i8 %in_elem_0_0_0_0_0_val_read, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed, i8 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_3, i8 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_2, i8 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1, i8 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 5 'call' 'call_ln281' <Predicate = true> <Delay = 6.46> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 3.68>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %layer2_out, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%sX_load = load i32 %sX" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 7 'load' 'sX_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (2.70ns)   --->   "%icmp_ln284 = icmp_eq  i32 %sX_load, i32 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 8 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%sY_load = load i32 %sY" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 9 'load' 'sY_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%pY_load = load i32 %pY" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 10 'load' 'pY_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%pX_load = load i32 %pX" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 11 'load' 'pX_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln284 = br i1 %icmp_ln284, void %if.end, void %land.lhs.true" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 12 'br' 'br_ln284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (2.70ns)   --->   "%icmp_ln284_1 = icmp_eq  i32 %sY_load, i32 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 13 'icmp' 'icmp_ln284_1' <Predicate = (icmp_ln284)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %pY_load, i32 2, i32 31" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 14 'partselect' 'tmp_58' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.63ns)   --->   "%icmp_ln284_2 = icmp_sgt  i30 %tmp_58, i30 0" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 15 'icmp' 'icmp_ln284_2' <Predicate = (icmp_ln284)> <Delay = 2.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %pX_load, i32 2, i32 31" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 16 'partselect' 'tmp_59' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.63ns)   --->   "%icmp_ln284_3 = icmp_sgt  i30 %tmp_59, i30 0" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 17 'icmp' 'icmp_ln284_3' <Predicate = (icmp_ln284)> <Delay = 2.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_1)   --->   "%and_ln284 = and i1 %icmp_ln284_2, i1 %icmp_ln284_3" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 18 'and' 'and_ln284' <Predicate = (icmp_ln284)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_1 = and i1 %and_ln284, i1 %icmp_ln284_1" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 19 'and' 'and_ln284_1' <Predicate = (icmp_ln284)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln284 = br i1 %and_ln284_1, void %if.end, void %if.then" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 20 'br' 'br_ln284' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (0.00ns)   --->   "%tmp = call i40 @dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult>, i1 %outidx, i5 %w2, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed" [firmware/nnet_utils/nnet_dense.h:76->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 21 'call' 'tmp' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 20.5>
ST_3 : Operation 22 [1/2] (16.9ns)   --->   "%tmp = call i40 @dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult>, i1 %outidx, i5 %w2, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed" [firmware/nnet_utils/nnet_dense.h:76->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 22 'call' 'tmp' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 16.9> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%res_out = extractvalue i40 %tmp" [firmware/nnet_utils/nnet_dense.h:76->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 23 'extractvalue' 'res_out' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%res_out_1 = extractvalue i40 %tmp" [firmware/nnet_utils/nnet_dense.h:76->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 24 'extractvalue' 'res_out_1' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i20.i20, i20 %res_out_1, i20 %res_out" [firmware/nnet_utils/nnet_conv_stream.h:299]   --->   Operation 25 'bitconcatenate' 'p_0' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] ( I:3.62ns O:3.62ns )   --->   "%write_ln299 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %layer2_out, i40 %p_0" [firmware/nnet_utils/nnet_conv_stream.h:299]   --->   Operation 26 'write' 'write_ln299' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 900> <FIFO>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln300 = br void %if.end" [firmware/nnet_utils/nnet_conv_stream.h:300]   --->   Operation 27 'br' 'br_ln300' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (2.70ns)   --->   "%add_ln303 = add i32 %pX_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:303]   --->   Operation 28 'add' 'add_ln303' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (2.70ns)   --->   "%icmp_ln303 = icmp_eq  i32 %add_ln303, i32 64" [firmware/nnet_utils/nnet_conv_stream.h:303]   --->   Operation 29 'icmp' 'icmp_ln303' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln303 = br i1 %icmp_ln303, void %if.else20, void %if.then9" [firmware/nnet_utils/nnet_conv_stream.h:303]   --->   Operation 30 'br' 'br_ln303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.61ns)   --->   "%store_ln316 = store i32 %add_ln303, i32 %pX" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 31 'store' 'store_ln316' <Predicate = (!icmp_ln303)> <Delay = 1.61>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln318)   --->   "%select_ln318 = select i1 %icmp_ln284, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 32 'select' 'select_ln318' <Predicate = (!icmp_ln303)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (2.70ns) (out node of the LUT)   --->   "%add_ln318 = add i32 %sX_load, i32 %select_ln318" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 33 'add' 'add_ln318' <Predicate = (!icmp_ln303)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.61ns)   --->   "%store_ln318 = store i32 %add_ln318, i32 %sX" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 34 'store' 'store_ln318' <Predicate = (!icmp_ln303)> <Delay = 1.61>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end31"   --->   Operation 35 'br' 'br_ln0' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.61ns)   --->   "%store_ln305 = store i32 0, i32 %pX" [firmware/nnet_utils/nnet_conv_stream.h:305]   --->   Operation 36 'store' 'store_ln305' <Predicate = (icmp_ln303)> <Delay = 1.61>
ST_3 : Operation 37 [1/1] (1.61ns)   --->   "%store_ln306 = store i32 0, i32 %sX" [firmware/nnet_utils/nnet_conv_stream.h:306]   --->   Operation 37 'store' 'store_ln306' <Predicate = (icmp_ln303)> <Delay = 1.61>
ST_3 : Operation 38 [1/1] (2.70ns)   --->   "%add_ln307 = add i32 %pY_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:307]   --->   Operation 38 'add' 'add_ln307' <Predicate = (icmp_ln303)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (2.70ns)   --->   "%icmp_ln307 = icmp_eq  i32 %add_ln307, i32 64" [firmware/nnet_utils/nnet_conv_stream.h:307]   --->   Operation 39 'icmp' 'icmp_ln307' <Predicate = (icmp_ln303)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln307 = br i1 %icmp_ln307, void %if.else, void %if.then12" [firmware/nnet_utils/nnet_conv_stream.h:307]   --->   Operation 40 'br' 'br_ln307' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.61ns)   --->   "%store_ln311 = store i32 %add_ln307, i32 %pY" [firmware/nnet_utils/nnet_conv_stream.h:311]   --->   Operation 41 'store' 'store_ln311' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 1.61>
ST_3 : Operation 42 [1/1] (2.70ns)   --->   "%icmp_ln313 = icmp_eq  i32 %sY_load, i32 4" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 42 'icmp' 'icmp_ln313' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln313)   --->   "%select_ln313 = select i1 %icmp_ln313, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 43 'select' 'select_ln313' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (2.70ns) (out node of the LUT)   --->   "%add_ln313 = add i32 %sY_load, i32 %select_ln313" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 44 'add' 'add_ln313' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.61ns)   --->   "%br_ln0 = br void %if.end19"   --->   Operation 45 'br' 'br_ln0' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 1.61>
ST_3 : Operation 46 [1/1] (1.61ns)   --->   "%store_ln308 = store i32 0, i32 %pY" [firmware/nnet_utils/nnet_conv_stream.h:308]   --->   Operation 46 'store' 'store_ln308' <Predicate = (icmp_ln303 & icmp_ln307)> <Delay = 1.61>
ST_3 : Operation 47 [1/1] (1.61ns)   --->   "%br_ln310 = br void %if.end19" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 47 'br' 'br_ln310' <Predicate = (icmp_ln303 & icmp_ln307)> <Delay = 1.61>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %add_ln313, void %if.else, i32 0, void %if.then12" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 48 'phi' 'storemerge' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln313 = store i32 %storemerge, i32 %sY" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 49 'store' 'store_ln313' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln315 = br void %if.end31" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 50 'br' 'br_ln315' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln320 = ret" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 51 'ret' 'ret_ln320' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30.000ns, clock uncertainty: 8.100ns.

 <State 1>: 6.468ns
The critical path consists of the following:
	wire read operation ('in_elem_0_0_0_0_0_val_read') on port 'in_elem_0_0_0_0_0_val' [39]  (0.000 ns)
	'call' operation 0 bit ('call_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_uint<8>, 1u>, config2>' [40]  (6.468 ns)

 <State 2>: 3.680ns
The critical path consists of the following:
	'load' operation 32 bit ('sY_load', firmware/nnet_utils/nnet_conv_stream.h:284) on static variable 'sY' [43]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln284_1', firmware/nnet_utils/nnet_conv_stream.h:284) [48]  (2.702 ns)
	'and' operation 1 bit ('and_ln284_1', firmware/nnet_utils/nnet_conv_stream.h:284) [54]  (0.978 ns)

 <State 3>: 20.557ns
The critical path consists of the following:
	'call' operation 40 bit ('tmp', firmware/nnet_utils/nnet_dense.h:76->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult>' [57]  (16.931 ns)
	fifo write operation ('write_ln299', firmware/nnet_utils/nnet_conv_stream.h:299) on port 'layer2_out' (firmware/nnet_utils/nnet_conv_stream.h:299) [61]  (3.626 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
