
Ruka.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017e44  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000015b4  08018028  08018028  00019028  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080195dc  080195dc  0001b24c  2**0
                  CONTENTS
  4 .ARM          00000008  080195dc  080195dc  0001a5dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080195e4  080195e4  0001b24c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  080195e4  080195e4  0001a5e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000010  080195f4  080195f4  0001a5f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000024c  20000000  08019604  0001b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008c4  20000250  08019850  0001b250  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000b14  08019850  0001bb14  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001b24c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000487cd  00000000  00000000  0001b27c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00008bdc  00000000  00000000  00063a49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002a58  00000000  00000000  0006c628  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000211b  00000000  00000000  0006f080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00033f9a  00000000  00000000  0007119b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000385bc  00000000  00000000  000a5135  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00129a79  00000000  00000000  000dd6f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  0020716a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000cc64  00000000  00000000  002071f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  00213e54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 00000037  00000000  00000000  00213eb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000250 	.word	0x20000250
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801800c 	.word	0x0801800c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000254 	.word	0x20000254
 800021c:	0801800c 	.word	0x0801800c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a0 	b.w	8001030 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d14e      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d80:	4694      	mov	ip, r2
 8000d82:	458c      	cmp	ip, r1
 8000d84:	4686      	mov	lr, r0
 8000d86:	fab2 f282 	clz	r2, r2
 8000d8a:	d962      	bls.n	8000e52 <__udivmoddi4+0xde>
 8000d8c:	b14a      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d8e:	f1c2 0320 	rsb	r3, r2, #32
 8000d92:	4091      	lsls	r1, r2
 8000d94:	fa20 f303 	lsr.w	r3, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	4319      	orrs	r1, r3
 8000d9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f f68c 	uxth.w	r6, ip
 8000daa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb07 1114 	mls	r1, r7, r4, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb04 f106 	mul.w	r1, r4, r6
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dca:	f080 8112 	bcs.w	8000ff2 <__udivmoddi4+0x27e>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 810f 	bls.w	8000ff2 <__udivmoddi4+0x27e>
 8000dd4:	3c02      	subs	r4, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a59      	subs	r1, r3, r1
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de2:	fb07 1110 	mls	r1, r7, r0, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f606 	mul.w	r6, r0, r6
 8000dee:	429e      	cmp	r6, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x94>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dfa:	f080 80fc 	bcs.w	8000ff6 <__udivmoddi4+0x282>
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	f240 80f9 	bls.w	8000ff6 <__udivmoddi4+0x282>
 8000e04:	4463      	add	r3, ip
 8000e06:	3802      	subs	r0, #2
 8000e08:	1b9b      	subs	r3, r3, r6
 8000e0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa6>
 8000e12:	40d3      	lsrs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xba>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb4>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x150>
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xcc>
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	f0c0 80f0 	bcc.w	8001020 <__udivmoddi4+0x2ac>
 8000e40:	1a86      	subs	r6, r0, r2
 8000e42:	eb64 0303 	sbc.w	r3, r4, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0e6      	beq.n	8000e1a <__udivmoddi4+0xa6>
 8000e4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e50:	e7e3      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	f040 8090 	bne.w	8000f78 <__udivmoddi4+0x204>
 8000e58:	eba1 040c 	sub.w	r4, r1, ip
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	fa1f f78c 	uxth.w	r7, ip
 8000e64:	2101      	movs	r1, #1
 8000e66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e76:	fb07 f006 	mul.w	r0, r7, r6
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x11c>
 8000e7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e82:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x11a>
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	f200 80cd 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e8e:	4626      	mov	r6, r4
 8000e90:	1a1c      	subs	r4, r3, r0
 8000e92:	fa1f f38e 	uxth.w	r3, lr
 8000e96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea2:	fb00 f707 	mul.w	r7, r0, r7
 8000ea6:	429f      	cmp	r7, r3
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x148>
 8000eaa:	eb1c 0303 	adds.w	r3, ip, r3
 8000eae:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x146>
 8000eb4:	429f      	cmp	r7, r3
 8000eb6:	f200 80b0 	bhi.w	800101a <__udivmoddi4+0x2a6>
 8000eba:	4620      	mov	r0, r4
 8000ebc:	1bdb      	subs	r3, r3, r7
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x9c>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
 8000edc:	40f4      	lsrs	r4, r6
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	0c38      	lsrs	r0, r7, #16
 8000ee4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ee8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ef8:	fb0e f90c 	mul.w	r9, lr, ip
 8000efc:	45a1      	cmp	r9, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d90a      	bls.n	8000f1a <__udivmoddi4+0x1a6>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f0a:	f080 8084 	bcs.w	8001016 <__udivmoddi4+0x2a2>
 8000f0e:	45a1      	cmp	r9, r4
 8000f10:	f240 8081 	bls.w	8001016 <__udivmoddi4+0x2a2>
 8000f14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	eba4 0409 	sub.w	r4, r4, r9
 8000f1e:	fa1f f983 	uxth.w	r9, r3
 8000f22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f26:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1d2>
 8000f36:	193c      	adds	r4, r7, r4
 8000f38:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f3c:	d267      	bcs.n	800100e <__udivmoddi4+0x29a>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d965      	bls.n	800100e <__udivmoddi4+0x29a>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f4e:	eba4 040c 	sub.w	r4, r4, ip
 8000f52:	429c      	cmp	r4, r3
 8000f54:	46ce      	mov	lr, r9
 8000f56:	469c      	mov	ip, r3
 8000f58:	d351      	bcc.n	8000ffe <__udivmoddi4+0x28a>
 8000f5a:	d04e      	beq.n	8000ffa <__udivmoddi4+0x286>
 8000f5c:	b155      	cbz	r5, 8000f74 <__udivmoddi4+0x200>
 8000f5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f62:	eb64 040c 	sbc.w	r4, r4, ip
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	40cb      	lsrs	r3, r1
 8000f6c:	431e      	orrs	r6, r3
 8000f6e:	40cc      	lsrs	r4, r1
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e750      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000f78:	f1c2 0320 	rsb	r3, r2, #32
 8000f7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f84:	fa24 f303 	lsr.w	r3, r4, r3
 8000f88:	4094      	lsls	r4, r2
 8000f8a:	430c      	orrs	r4, r1
 8000f8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f94:	fa1f f78c 	uxth.w	r7, ip
 8000f98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa0:	0c23      	lsrs	r3, r4, #16
 8000fa2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa6:	fb00 f107 	mul.w	r1, r0, r7
 8000faa:	4299      	cmp	r1, r3
 8000fac:	d908      	bls.n	8000fc0 <__udivmoddi4+0x24c>
 8000fae:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fb6:	d22c      	bcs.n	8001012 <__udivmoddi4+0x29e>
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d92a      	bls.n	8001012 <__udivmoddi4+0x29e>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	1a5b      	subs	r3, r3, r1
 8000fc2:	b2a4      	uxth	r4, r4
 8000fc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd0:	fb01 f307 	mul.w	r3, r1, r7
 8000fd4:	42a3      	cmp	r3, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x276>
 8000fd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fdc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fe0:	d213      	bcs.n	800100a <__udivmoddi4+0x296>
 8000fe2:	42a3      	cmp	r3, r4
 8000fe4:	d911      	bls.n	800100a <__udivmoddi4+0x296>
 8000fe6:	3902      	subs	r1, #2
 8000fe8:	4464      	add	r4, ip
 8000fea:	1ae4      	subs	r4, r4, r3
 8000fec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff0:	e739      	b.n	8000e66 <__udivmoddi4+0xf2>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	e6f0      	b.n	8000dd8 <__udivmoddi4+0x64>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e706      	b.n	8000e08 <__udivmoddi4+0x94>
 8000ffa:	45c8      	cmp	r8, r9
 8000ffc:	d2ae      	bcs.n	8000f5c <__udivmoddi4+0x1e8>
 8000ffe:	ebb9 0e02 	subs.w	lr, r9, r2
 8001002:	eb63 0c07 	sbc.w	ip, r3, r7
 8001006:	3801      	subs	r0, #1
 8001008:	e7a8      	b.n	8000f5c <__udivmoddi4+0x1e8>
 800100a:	4631      	mov	r1, r6
 800100c:	e7ed      	b.n	8000fea <__udivmoddi4+0x276>
 800100e:	4603      	mov	r3, r0
 8001010:	e799      	b.n	8000f46 <__udivmoddi4+0x1d2>
 8001012:	4630      	mov	r0, r6
 8001014:	e7d4      	b.n	8000fc0 <__udivmoddi4+0x24c>
 8001016:	46d6      	mov	lr, sl
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1a6>
 800101a:	4463      	add	r3, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e74d      	b.n	8000ebc <__udivmoddi4+0x148>
 8001020:	4606      	mov	r6, r0
 8001022:	4623      	mov	r3, r4
 8001024:	4608      	mov	r0, r1
 8001026:	e70f      	b.n	8000e48 <__udivmoddi4+0xd4>
 8001028:	3e02      	subs	r6, #2
 800102a:	4463      	add	r3, ip
 800102c:	e730      	b.n	8000e90 <__udivmoddi4+0x11c>
 800102e:	bf00      	nop

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <_ZN15Adafruit_SensorC1Ev>:
} sensor_t;

class Adafruit_Sensor {
 public:
  // Constructor(s)
  Adafruit_Sensor() {}
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
 800103c:	4a04      	ldr	r2, [pc, #16]	@ (8001050 <_ZN15Adafruit_SensorC1Ev+0x1c>)
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	601a      	str	r2, [r3, #0]
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	4618      	mov	r0, r3
 8001046:	370c      	adds	r7, #12
 8001048:	46bd      	mov	sp, r7
 800104a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104e:	4770      	bx	lr
 8001050:	08018a54 	.word	0x08018a54

08001054 <_ZN15Adafruit_SensorD1Ev>:
  virtual ~Adafruit_Sensor() {}
 8001054:	b480      	push	{r7}
 8001056:	b083      	sub	sp, #12
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
 800105c:	4a04      	ldr	r2, [pc, #16]	@ (8001070 <_ZN15Adafruit_SensorD1Ev+0x1c>)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	601a      	str	r2, [r3, #0]
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	4618      	mov	r0, r3
 8001066:	370c      	adds	r7, #12
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr
 8001070:	08018a54 	.word	0x08018a54

08001074 <_ZN15Adafruit_SensorD0Ev>:
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
 800107c:	6878      	ldr	r0, [r7, #4]
 800107e:	f7ff ffe9 	bl	8001054 <_ZN15Adafruit_SensorD1Ev>
 8001082:	2108      	movs	r1, #8
 8001084:	6878      	ldr	r0, [r7, #4]
 8001086:	f012 fbf8 	bl	801387a <_ZdlPvj>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	4618      	mov	r0, r3
 800108e:	3708      	adds	r7, #8
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}

08001094 <_ZN15Adafruit_Sensor15enableAutoRangeEb>:

  // These must be defined by the subclass
  virtual void enableAutoRange(bool enabled) {};
 8001094:	b480      	push	{r7}
 8001096:	b083      	sub	sp, #12
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
 800109c:	460b      	mov	r3, r1
 800109e:	70fb      	strb	r3, [r7, #3]
 80010a0:	bf00      	nop
 80010a2:	370c      	adds	r7, #12
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr

080010ac <_ZN15Adafruit_BNO055C1Elh>:
/**************************************************************************/
/*!
    @brief  Instantiates a new Adafruit_BNO055 class
*/
/**************************************************************************/
Adafruit_BNO055::Adafruit_BNO055(int32_t sensorID, uint8_t address)
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	60f8      	str	r0, [r7, #12]
 80010b4:	60b9      	str	r1, [r7, #8]
 80010b6:	4613      	mov	r3, r2
 80010b8:	71fb      	strb	r3, [r7, #7]
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	4618      	mov	r0, r3
 80010be:	f7ff ffb9 	bl	8001034 <_ZN15Adafruit_SensorC1Ev>
 80010c2:	4a07      	ldr	r2, [pc, #28]	@ (80010e0 <_ZN15Adafruit_BNO055C1Elh+0x34>)
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	601a      	str	r2, [r3, #0]
{
  _sensorID = sensorID;
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	68ba      	ldr	r2, [r7, #8]
 80010cc:	609a      	str	r2, [r3, #8]
  _address = address;
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	79fa      	ldrb	r2, [r7, #7]
 80010d2:	715a      	strb	r2, [r3, #5]
}
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	4618      	mov	r0, r3
 80010d8:	3710      	adds	r7, #16
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	08018a38 	.word	0x08018a38

080010e4 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE>:
/*!
    @brief  Gets a vector reading from the specified source
*/
/**************************************************************************/
imu::Vector<3> Adafruit_BNO055::getVector(adafruit_vector_type_t vector_type)
{
 80010e4:	b5b0      	push	{r4, r5, r7, lr}
 80010e6:	b088      	sub	sp, #32
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	60f8      	str	r0, [r7, #12]
 80010ec:	60b9      	str	r1, [r7, #8]
 80010ee:	4613      	mov	r3, r2
 80010f0:	71fb      	strb	r3, [r7, #7]
  imu::Vector<3> xyz;
 80010f2:	68f8      	ldr	r0, [r7, #12]
 80010f4:	f000 fa5c 	bl	80015b0 <_ZN3imu6VectorILh3EEC1Ev>
  uint8_t buffer[6];
  memset (buffer, 0, 6);
 80010f8:	f107 0314 	add.w	r3, r7, #20
 80010fc:	2206      	movs	r2, #6
 80010fe:	2100      	movs	r1, #0
 8001100:	4618      	mov	r0, r3
 8001102:	f013 fc9e 	bl	8014a42 <memset>

  int16_t x, y, z;
  x = y = z = 0;
 8001106:	2300      	movs	r3, #0
 8001108:	83fb      	strh	r3, [r7, #30]
 800110a:	8bfb      	ldrh	r3, [r7, #30]
 800110c:	83bb      	strh	r3, [r7, #28]
 800110e:	8bbb      	ldrh	r3, [r7, #28]
 8001110:	837b      	strh	r3, [r7, #26]

  /* Read vector data (6 bytes) */
  readLen((adafruit_bno055_reg_t)vector_type, buffer, 6);
 8001112:	f107 0214 	add.w	r2, r7, #20
 8001116:	79f9      	ldrb	r1, [r7, #7]
 8001118:	2306      	movs	r3, #6
 800111a:	68b8      	ldr	r0, [r7, #8]
 800111c:	f000 fa05 	bl	800152a <_ZN15Adafruit_BNO0557readLenENS_21adafruit_bno055_reg_tEPhh>

  x = ((int16_t)buffer[0]) | (((int16_t)buffer[1]) << 8);
 8001120:	7d3b      	ldrb	r3, [r7, #20]
 8001122:	b21a      	sxth	r2, r3
 8001124:	7d7b      	ldrb	r3, [r7, #21]
 8001126:	021b      	lsls	r3, r3, #8
 8001128:	b21b      	sxth	r3, r3
 800112a:	4313      	orrs	r3, r2
 800112c:	837b      	strh	r3, [r7, #26]
  y = ((int16_t)buffer[2]) | (((int16_t)buffer[3]) << 8);
 800112e:	7dbb      	ldrb	r3, [r7, #22]
 8001130:	b21a      	sxth	r2, r3
 8001132:	7dfb      	ldrb	r3, [r7, #23]
 8001134:	021b      	lsls	r3, r3, #8
 8001136:	b21b      	sxth	r3, r3
 8001138:	4313      	orrs	r3, r2
 800113a:	83bb      	strh	r3, [r7, #28]
  z = ((int16_t)buffer[4]) | (((int16_t)buffer[5]) << 8);
 800113c:	7e3b      	ldrb	r3, [r7, #24]
 800113e:	b21a      	sxth	r2, r3
 8001140:	7e7b      	ldrb	r3, [r7, #25]
 8001142:	021b      	lsls	r3, r3, #8
 8001144:	b21b      	sxth	r3, r3
 8001146:	4313      	orrs	r3, r2
 8001148:	83fb      	strh	r3, [r7, #30]

  /* Convert the value to an appropriate range (section 3.6.4) */
  /* and assign the value to the Vector type */
  switch(vector_type)
 800114a:	79fb      	ldrb	r3, [r7, #7]
 800114c:	3b08      	subs	r3, #8
 800114e:	2b26      	cmp	r3, #38	@ 0x26
 8001150:	f200 8152 	bhi.w	80013f8 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x314>
 8001154:	a201      	add	r2, pc, #4	@ (adr r2, 800115c <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x78>)
 8001156:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800115a:	bf00      	nop
 800115c:	08001379 	.word	0x08001379
 8001160:	080013f9 	.word	0x080013f9
 8001164:	080013f9 	.word	0x080013f9
 8001168:	080013f9 	.word	0x080013f9
 800116c:	080013f9 	.word	0x080013f9
 8001170:	080013f9 	.word	0x080013f9
 8001174:	080011f9 	.word	0x080011f9
 8001178:	080013f9 	.word	0x080013f9
 800117c:	080013f9 	.word	0x080013f9
 8001180:	080013f9 	.word	0x080013f9
 8001184:	080013f9 	.word	0x080013f9
 8001188:	080013f9 	.word	0x080013f9
 800118c:	08001279 	.word	0x08001279
 8001190:	080013f9 	.word	0x080013f9
 8001194:	080013f9 	.word	0x080013f9
 8001198:	080013f9 	.word	0x080013f9
 800119c:	080013f9 	.word	0x080013f9
 80011a0:	080013f9 	.word	0x080013f9
 80011a4:	080012f9 	.word	0x080012f9
 80011a8:	080013f9 	.word	0x080013f9
 80011ac:	080013f9 	.word	0x080013f9
 80011b0:	080013f9 	.word	0x080013f9
 80011b4:	080013f9 	.word	0x080013f9
 80011b8:	080013f9 	.word	0x080013f9
 80011bc:	080013f9 	.word	0x080013f9
 80011c0:	080013f9 	.word	0x080013f9
 80011c4:	080013f9 	.word	0x080013f9
 80011c8:	080013f9 	.word	0x080013f9
 80011cc:	080013f9 	.word	0x080013f9
 80011d0:	080013f9 	.word	0x080013f9
 80011d4:	080013f9 	.word	0x080013f9
 80011d8:	080013f9 	.word	0x080013f9
 80011dc:	08001379 	.word	0x08001379
 80011e0:	080013f9 	.word	0x080013f9
 80011e4:	080013f9 	.word	0x080013f9
 80011e8:	080013f9 	.word	0x080013f9
 80011ec:	080013f9 	.word	0x080013f9
 80011f0:	080013f9 	.word	0x080013f9
 80011f4:	08001379 	.word	0x08001379
  {
    case VECTOR_MAGNETOMETER:
      /* 1uT = 16 LSB */
      xyz[0] = ((double)x)/16.0;
 80011f8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff f9b9 	bl	8000574 <__aeabi_i2d>
 8001202:	f04f 0200 	mov.w	r2, #0
 8001206:	4b7f      	ldr	r3, [pc, #508]	@ (8001404 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x320>)
 8001208:	f7ff fb48 	bl	800089c <__aeabi_ddiv>
 800120c:	4602      	mov	r2, r0
 800120e:	460b      	mov	r3, r1
 8001210:	4614      	mov	r4, r2
 8001212:	461d      	mov	r5, r3
 8001214:	2100      	movs	r1, #0
 8001216:	68f8      	ldr	r0, [r7, #12]
 8001218:	f000 f9d9 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 800121c:	4603      	mov	r3, r0
 800121e:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[1] = ((double)y)/16.0;
 8001222:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001226:	4618      	mov	r0, r3
 8001228:	f7ff f9a4 	bl	8000574 <__aeabi_i2d>
 800122c:	f04f 0200 	mov.w	r2, #0
 8001230:	4b74      	ldr	r3, [pc, #464]	@ (8001404 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x320>)
 8001232:	f7ff fb33 	bl	800089c <__aeabi_ddiv>
 8001236:	4602      	mov	r2, r0
 8001238:	460b      	mov	r3, r1
 800123a:	4614      	mov	r4, r2
 800123c:	461d      	mov	r5, r3
 800123e:	2101      	movs	r1, #1
 8001240:	68f8      	ldr	r0, [r7, #12]
 8001242:	f000 f9c4 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 8001246:	4603      	mov	r3, r0
 8001248:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[2] = ((double)z)/16.0;
 800124c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001250:	4618      	mov	r0, r3
 8001252:	f7ff f98f 	bl	8000574 <__aeabi_i2d>
 8001256:	f04f 0200 	mov.w	r2, #0
 800125a:	4b6a      	ldr	r3, [pc, #424]	@ (8001404 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x320>)
 800125c:	f7ff fb1e 	bl	800089c <__aeabi_ddiv>
 8001260:	4602      	mov	r2, r0
 8001262:	460b      	mov	r3, r1
 8001264:	4614      	mov	r4, r2
 8001266:	461d      	mov	r5, r3
 8001268:	2102      	movs	r1, #2
 800126a:	68f8      	ldr	r0, [r7, #12]
 800126c:	f000 f9af 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 8001270:	4603      	mov	r3, r0
 8001272:	e9c3 4500 	strd	r4, r5, [r3]
      break;
 8001276:	e0bf      	b.n	80013f8 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x314>
    case VECTOR_GYROSCOPE:
      /* 1dps = 16 LSB */
      /* 1rps = 900 LSB */
      xyz[0] = ((double)x)/900.0;
 8001278:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff f979 	bl	8000574 <__aeabi_i2d>
 8001282:	f04f 0200 	mov.w	r2, #0
 8001286:	4b60      	ldr	r3, [pc, #384]	@ (8001408 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 8001288:	f7ff fb08 	bl	800089c <__aeabi_ddiv>
 800128c:	4602      	mov	r2, r0
 800128e:	460b      	mov	r3, r1
 8001290:	4614      	mov	r4, r2
 8001292:	461d      	mov	r5, r3
 8001294:	2100      	movs	r1, #0
 8001296:	68f8      	ldr	r0, [r7, #12]
 8001298:	f000 f999 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 800129c:	4603      	mov	r3, r0
 800129e:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[1] = ((double)y)/900.0;
 80012a2:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80012a6:	4618      	mov	r0, r3
 80012a8:	f7ff f964 	bl	8000574 <__aeabi_i2d>
 80012ac:	f04f 0200 	mov.w	r2, #0
 80012b0:	4b55      	ldr	r3, [pc, #340]	@ (8001408 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 80012b2:	f7ff faf3 	bl	800089c <__aeabi_ddiv>
 80012b6:	4602      	mov	r2, r0
 80012b8:	460b      	mov	r3, r1
 80012ba:	4614      	mov	r4, r2
 80012bc:	461d      	mov	r5, r3
 80012be:	2101      	movs	r1, #1
 80012c0:	68f8      	ldr	r0, [r7, #12]
 80012c2:	f000 f984 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 80012c6:	4603      	mov	r3, r0
 80012c8:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[2] = ((double)z)/900.0;
 80012cc:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80012d0:	4618      	mov	r0, r3
 80012d2:	f7ff f94f 	bl	8000574 <__aeabi_i2d>
 80012d6:	f04f 0200 	mov.w	r2, #0
 80012da:	4b4b      	ldr	r3, [pc, #300]	@ (8001408 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 80012dc:	f7ff fade 	bl	800089c <__aeabi_ddiv>
 80012e0:	4602      	mov	r2, r0
 80012e2:	460b      	mov	r3, r1
 80012e4:	4614      	mov	r4, r2
 80012e6:	461d      	mov	r5, r3
 80012e8:	2102      	movs	r1, #2
 80012ea:	68f8      	ldr	r0, [r7, #12]
 80012ec:	f000 f96f 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 80012f0:	4603      	mov	r3, r0
 80012f2:	e9c3 4500 	strd	r4, r5, [r3]
      break;
 80012f6:	e07f      	b.n	80013f8 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x314>
    case VECTOR_EULER:
      /* 1 rad = 900 LSB */
      xyz[0] = ((double)x)/900.0;
 80012f8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff f939 	bl	8000574 <__aeabi_i2d>
 8001302:	f04f 0200 	mov.w	r2, #0
 8001306:	4b40      	ldr	r3, [pc, #256]	@ (8001408 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 8001308:	f7ff fac8 	bl	800089c <__aeabi_ddiv>
 800130c:	4602      	mov	r2, r0
 800130e:	460b      	mov	r3, r1
 8001310:	4614      	mov	r4, r2
 8001312:	461d      	mov	r5, r3
 8001314:	2100      	movs	r1, #0
 8001316:	68f8      	ldr	r0, [r7, #12]
 8001318:	f000 f959 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 800131c:	4603      	mov	r3, r0
 800131e:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[1] = ((double)y)/900.0;
 8001322:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff f924 	bl	8000574 <__aeabi_i2d>
 800132c:	f04f 0200 	mov.w	r2, #0
 8001330:	4b35      	ldr	r3, [pc, #212]	@ (8001408 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 8001332:	f7ff fab3 	bl	800089c <__aeabi_ddiv>
 8001336:	4602      	mov	r2, r0
 8001338:	460b      	mov	r3, r1
 800133a:	4614      	mov	r4, r2
 800133c:	461d      	mov	r5, r3
 800133e:	2101      	movs	r1, #1
 8001340:	68f8      	ldr	r0, [r7, #12]
 8001342:	f000 f944 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 8001346:	4603      	mov	r3, r0
 8001348:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[2] = ((double)z)/900.0;
 800134c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001350:	4618      	mov	r0, r3
 8001352:	f7ff f90f 	bl	8000574 <__aeabi_i2d>
 8001356:	f04f 0200 	mov.w	r2, #0
 800135a:	4b2b      	ldr	r3, [pc, #172]	@ (8001408 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 800135c:	f7ff fa9e 	bl	800089c <__aeabi_ddiv>
 8001360:	4602      	mov	r2, r0
 8001362:	460b      	mov	r3, r1
 8001364:	4614      	mov	r4, r2
 8001366:	461d      	mov	r5, r3
 8001368:	2102      	movs	r1, #2
 800136a:	68f8      	ldr	r0, [r7, #12]
 800136c:	f000 f92f 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 8001370:	4603      	mov	r3, r0
 8001372:	e9c3 4500 	strd	r4, r5, [r3]
      break;
 8001376:	e03f      	b.n	80013f8 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x314>
    case VECTOR_ACCELEROMETER:
    case VECTOR_LINEARACCEL:
    case VECTOR_GRAVITY:
      /* 1m/s^2 = 100 LSB */
      xyz[0] = ((double)x)/100.0;
 8001378:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800137c:	4618      	mov	r0, r3
 800137e:	f7ff f8f9 	bl	8000574 <__aeabi_i2d>
 8001382:	f04f 0200 	mov.w	r2, #0
 8001386:	4b21      	ldr	r3, [pc, #132]	@ (800140c <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x328>)
 8001388:	f7ff fa88 	bl	800089c <__aeabi_ddiv>
 800138c:	4602      	mov	r2, r0
 800138e:	460b      	mov	r3, r1
 8001390:	4614      	mov	r4, r2
 8001392:	461d      	mov	r5, r3
 8001394:	2100      	movs	r1, #0
 8001396:	68f8      	ldr	r0, [r7, #12]
 8001398:	f000 f919 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 800139c:	4603      	mov	r3, r0
 800139e:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[1] = ((double)y)/100.0;
 80013a2:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80013a6:	4618      	mov	r0, r3
 80013a8:	f7ff f8e4 	bl	8000574 <__aeabi_i2d>
 80013ac:	f04f 0200 	mov.w	r2, #0
 80013b0:	4b16      	ldr	r3, [pc, #88]	@ (800140c <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x328>)
 80013b2:	f7ff fa73 	bl	800089c <__aeabi_ddiv>
 80013b6:	4602      	mov	r2, r0
 80013b8:	460b      	mov	r3, r1
 80013ba:	4614      	mov	r4, r2
 80013bc:	461d      	mov	r5, r3
 80013be:	2101      	movs	r1, #1
 80013c0:	68f8      	ldr	r0, [r7, #12]
 80013c2:	f000 f904 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 80013c6:	4603      	mov	r3, r0
 80013c8:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[2] = ((double)z)/100.0;
 80013cc:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7ff f8cf 	bl	8000574 <__aeabi_i2d>
 80013d6:	f04f 0200 	mov.w	r2, #0
 80013da:	4b0c      	ldr	r3, [pc, #48]	@ (800140c <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x328>)
 80013dc:	f7ff fa5e 	bl	800089c <__aeabi_ddiv>
 80013e0:	4602      	mov	r2, r0
 80013e2:	460b      	mov	r3, r1
 80013e4:	4614      	mov	r4, r2
 80013e6:	461d      	mov	r5, r3
 80013e8:	2102      	movs	r1, #2
 80013ea:	68f8      	ldr	r0, [r7, #12]
 80013ec:	f000 f8ef 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 80013f0:	4603      	mov	r3, r0
 80013f2:	e9c3 4500 	strd	r4, r5, [r3]
      break;
 80013f6:	bf00      	nop
  }

  return xyz;
 80013f8:	bf00      	nop
}
 80013fa:	68f8      	ldr	r0, [r7, #12]
 80013fc:	3720      	adds	r7, #32
 80013fe:	46bd      	mov	sp, r7
 8001400:	bdb0      	pop	{r4, r5, r7, pc}
 8001402:	bf00      	nop
 8001404:	40300000 	.word	0x40300000
 8001408:	408c2000 	.word	0x408c2000
 800140c:	40590000 	.word	0x40590000

08001410 <_ZN15Adafruit_BNO0559getSensorEP8sensor_t>:
/*!
    @brief  Provides the sensor_t data for this sensor
*/
/**************************************************************************/
void Adafruit_BNO055::getSensor(sensor_t *sensor)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
 8001418:	6039      	str	r1, [r7, #0]
  /* Clear the sensor_t object */
  memset(sensor, 0, sizeof(sensor_t));
 800141a:	2228      	movs	r2, #40	@ 0x28
 800141c:	2100      	movs	r1, #0
 800141e:	6838      	ldr	r0, [r7, #0]
 8001420:	f013 fb0f 	bl	8014a42 <memset>

  /* Insert the sensor name in the fixed length char array */
  strncpy (sensor->name, "BNO055", sizeof(sensor->name) - 1);
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	220b      	movs	r2, #11
 8001428:	4911      	ldr	r1, [pc, #68]	@ (8001470 <_ZN15Adafruit_BNO0559getSensorEP8sensor_t+0x60>)
 800142a:	4618      	mov	r0, r3
 800142c:	f013 fb11 	bl	8014a52 <strncpy>
  sensor->name[sizeof(sensor->name)- 1] = 0;
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	2200      	movs	r2, #0
 8001434:	72da      	strb	r2, [r3, #11]
  sensor->version     = 1;
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	2201      	movs	r2, #1
 800143a:	60da      	str	r2, [r3, #12]
  sensor->sensor_id   = _sensorID;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	689a      	ldr	r2, [r3, #8]
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	611a      	str	r2, [r3, #16]
  sensor->type        = SENSOR_TYPE_ORIENTATION;
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	2203      	movs	r2, #3
 8001448:	615a      	str	r2, [r3, #20]
  sensor->min_delay   = 0;
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	2200      	movs	r2, #0
 800144e:	625a      	str	r2, [r3, #36]	@ 0x24
  sensor->max_value   = 0.0F;
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	f04f 0200 	mov.w	r2, #0
 8001456:	619a      	str	r2, [r3, #24]
  sensor->min_value   = 0.0F;
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	f04f 0200 	mov.w	r2, #0
 800145e:	61da      	str	r2, [r3, #28]
  sensor->resolution  = 0.01F;
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	4a04      	ldr	r2, [pc, #16]	@ (8001474 <_ZN15Adafruit_BNO0559getSensorEP8sensor_t+0x64>)
 8001464:	621a      	str	r2, [r3, #32]
}
 8001466:	bf00      	nop
 8001468:	3708      	adds	r7, #8
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	08018028 	.word	0x08018028
 8001474:	3c23d70a 	.word	0x3c23d70a

08001478 <_ZN15Adafruit_BNO0558getEventEP15sensors_event_t>:
/*!
    @brief  Reads the sensor and returns the data as a sensors_event_t
*/
/**************************************************************************/
bool Adafruit_BNO055::getEvent(sensors_event_t *event)
{
 8001478:	b590      	push	{r4, r7, lr}
 800147a:	b089      	sub	sp, #36	@ 0x24
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	6039      	str	r1, [r7, #0]
  /* Clear the event */
  memset(event, 0, sizeof(sensors_event_t));
 8001482:	2224      	movs	r2, #36	@ 0x24
 8001484:	2100      	movs	r1, #0
 8001486:	6838      	ldr	r0, [r7, #0]
 8001488:	f013 fadb 	bl	8014a42 <memset>

  event->version   = sizeof(sensors_event_t);
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	2224      	movs	r2, #36	@ 0x24
 8001490:	601a      	str	r2, [r3, #0]
  event->sensor_id = _sensorID;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	689a      	ldr	r2, [r3, #8]
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	605a      	str	r2, [r3, #4]
  event->type      = SENSOR_TYPE_ORIENTATION;
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	2203      	movs	r2, #3
 800149e:	609a      	str	r2, [r3, #8]
  event->timestamp = HAL_GetTick();
 80014a0:	f009 f974 	bl	800a78c <HAL_GetTick>
 80014a4:	4603      	mov	r3, r0
 80014a6:	461a      	mov	r2, r3
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	611a      	str	r2, [r3, #16]

  /* Get a Euler angle sample for orientation */
  imu::Vector<3> euler = getVector(Adafruit_BNO055::VECTOR_EULER);
 80014ac:	f107 0308 	add.w	r3, r7, #8
 80014b0:	221a      	movs	r2, #26
 80014b2:	6879      	ldr	r1, [r7, #4]
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7ff fe15 	bl	80010e4 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE>
  event->orientation.x = euler.x();
 80014ba:	f107 0308 	add.w	r3, r7, #8
 80014be:	4618      	mov	r0, r3
 80014c0:	f000 f853 	bl	800156a <_ZN3imu6VectorILh3EE1xEv>
 80014c4:	4603      	mov	r3, r0
 80014c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ca:	4610      	mov	r0, r2
 80014cc:	4619      	mov	r1, r3
 80014ce:	f7ff fbb3 	bl	8000c38 <__aeabi_d2f>
 80014d2:	4602      	mov	r2, r0
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	615a      	str	r2, [r3, #20]
  event->orientation.y = euler.y();
 80014d8:	f107 0308 	add.w	r3, r7, #8
 80014dc:	4618      	mov	r0, r3
 80014de:	f000 f84f 	bl	8001580 <_ZN3imu6VectorILh3EE1yEv>
 80014e2:	4603      	mov	r3, r0
 80014e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e8:	4610      	mov	r0, r2
 80014ea:	4619      	mov	r1, r3
 80014ec:	f7ff fba4 	bl	8000c38 <__aeabi_d2f>
 80014f0:	4602      	mov	r2, r0
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	619a      	str	r2, [r3, #24]
  event->orientation.z = euler.z();
 80014f6:	f107 0308 	add.w	r3, r7, #8
 80014fa:	4618      	mov	r0, r3
 80014fc:	f000 f84c 	bl	8001598 <_ZN3imu6VectorILh3EE1zEv>
 8001500:	4603      	mov	r3, r0
 8001502:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001506:	4610      	mov	r0, r2
 8001508:	4619      	mov	r1, r3
 800150a:	f7ff fb95 	bl	8000c38 <__aeabi_d2f>
 800150e:	4602      	mov	r2, r0
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	61da      	str	r2, [r3, #28]

  return true;
 8001514:	2401      	movs	r4, #1
}
 8001516:	f107 0308 	add.w	r3, r7, #8
 800151a:	4618      	mov	r0, r3
 800151c:	f000 f81a 	bl	8001554 <_ZN3imu6VectorILh3EED1Ev>
  return true;
 8001520:	4623      	mov	r3, r4
}
 8001522:	4618      	mov	r0, r3
 8001524:	3724      	adds	r7, #36	@ 0x24
 8001526:	46bd      	mov	sp, r7
 8001528:	bd90      	pop	{r4, r7, pc}

0800152a <_ZN15Adafruit_BNO0557readLenENS_21adafruit_bno055_reg_tEPhh>:
/*!
    @brief  Reads the specified number of bytes over I2C
*/
/**************************************************************************/
bool Adafruit_BNO055::readLen(adafruit_bno055_reg_t reg, byte * buffer, uint8_t len)
{
 800152a:	b580      	push	{r7, lr}
 800152c:	b084      	sub	sp, #16
 800152e:	af00      	add	r7, sp, #0
 8001530:	60f8      	str	r0, [r7, #12]
 8001532:	607a      	str	r2, [r7, #4]
 8001534:	461a      	mov	r2, r3
 8001536:	460b      	mov	r3, r1
 8001538:	72fb      	strb	r3, [r7, #11]
 800153a:	4613      	mov	r3, r2
 800153c:	72bb      	strb	r3, [r7, #10]
  I2C_n_byte_receive((uint8_t)reg, buffer, len);
 800153e:	7aba      	ldrb	r2, [r7, #10]
 8001540:	7afb      	ldrb	r3, [r7, #11]
 8001542:	6879      	ldr	r1, [r7, #4]
 8001544:	4618      	mov	r0, r3
 8001546:	f000 f89b 	bl	8001680 <I2C_n_byte_receive>

  /* ToDo: Check for errors! */
  return true;
 800154a:	2301      	movs	r3, #1
}
 800154c:	4618      	mov	r0, r3
 800154e:	3710      	adds	r7, #16
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}

08001554 <_ZN3imu6VectorILh3EED1Ev>:
    {
        for (int x = 0; x < N; x++)
            p_vec[x] = v.p_vec[x];
    }

    ~Vector()
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
    {
    }
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	4618      	mov	r0, r3
 8001560:	370c      	adds	r7, #12
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr

0800156a <_ZN3imu6VectorILh3EE1xEv>:
    {
        for(int i = 0; i < N; i++)
            p_vec[i] *= 0.01745329251;  //pi/180
    }

    double& x() { return p_vec[0]; }
 800156a:	b480      	push	{r7}
 800156c:	b083      	sub	sp, #12
 800156e:	af00      	add	r7, sp, #0
 8001570:	6078      	str	r0, [r7, #4]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	4618      	mov	r0, r3
 8001576:	370c      	adds	r7, #12
 8001578:	46bd      	mov	sp, r7
 800157a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157e:	4770      	bx	lr

08001580 <_ZN3imu6VectorILh3EE1yEv>:
    double& y() { return p_vec[1]; }
 8001580:	b480      	push	{r7}
 8001582:	b083      	sub	sp, #12
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	3308      	adds	r3, #8
 800158c:	4618      	mov	r0, r3
 800158e:	370c      	adds	r7, #12
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr

08001598 <_ZN3imu6VectorILh3EE1zEv>:
    double& z() { return p_vec[2]; }
 8001598:	b480      	push	{r7}
 800159a:	b083      	sub	sp, #12
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	3310      	adds	r3, #16
 80015a4:	4618      	mov	r0, r3
 80015a6:	370c      	adds	r7, #12
 80015a8:	46bd      	mov	sp, r7
 80015aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ae:	4770      	bx	lr

080015b0 <_ZN3imu6VectorILh3EEC1Ev>:
    Vector()
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
        memset(p_vec, 0, sizeof(double)*N);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2218      	movs	r2, #24
 80015bc:	2100      	movs	r1, #0
 80015be:	4618      	mov	r0, r3
 80015c0:	f013 fa3f 	bl	8014a42 <memset>
    }
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	4618      	mov	r0, r3
 80015c8:	3708      	adds	r7, #8
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}

080015ce <_ZN3imu6VectorILh3EEixEi>:
    double& operator [](int n)
 80015ce:	b480      	push	{r7}
 80015d0:	b083      	sub	sp, #12
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	6078      	str	r0, [r7, #4]
 80015d6:	6039      	str	r1, [r7, #0]
        return p_vec[n];
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	00db      	lsls	r3, r3, #3
 80015dc:	687a      	ldr	r2, [r7, #4]
 80015de:	4413      	add	r3, r2
    }
 80015e0:	4618      	mov	r0, r3
 80015e2:	370c      	adds	r7, #12
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr

080015ec <_ZN15Adafruit_BNO055D1Ev>:

    int16_t accel_radius;
    int16_t mag_radius;
} adafruit_bno055_offsets_t;

class Adafruit_BNO055 : public Adafruit_Sensor
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
 80015f4:	4a05      	ldr	r2, [pc, #20]	@ (800160c <_ZN15Adafruit_BNO055D1Ev+0x20>)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	601a      	str	r2, [r3, #0]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	4618      	mov	r0, r3
 80015fe:	f7ff fd29 	bl	8001054 <_ZN15Adafruit_SensorD1Ev>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4618      	mov	r0, r3
 8001606:	3708      	adds	r7, #8
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	08018a38 	.word	0x08018a38

08001610 <_ZN15Adafruit_BNO055D0Ev>:
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
 8001618:	6878      	ldr	r0, [r7, #4]
 800161a:	f7ff ffe7 	bl	80015ec <_ZN15Adafruit_BNO055D1Ev>
 800161e:	2110      	movs	r1, #16
 8001620:	6878      	ldr	r0, [r7, #4]
 8001622:	f012 f92a 	bl	801387a <_ZdlPvj>
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	4618      	mov	r0, r3
 800162a:	3708      	adds	r7, #8
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}

08001630 <_ZN3imu10QuaternionC1Ev>:
{

class Quaternion
{
public:
    Quaternion(): _w(1.0), _x(0.0), _y(0.0), _z(0.0) {}
 8001630:	b480      	push	{r7}
 8001632:	b083      	sub	sp, #12
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
 8001638:	6879      	ldr	r1, [r7, #4]
 800163a:	f04f 0200 	mov.w	r2, #0
 800163e:	4b0f      	ldr	r3, [pc, #60]	@ (800167c <_ZN3imu10QuaternionC1Ev+0x4c>)
 8001640:	e9c1 2300 	strd	r2, r3, [r1]
 8001644:	6879      	ldr	r1, [r7, #4]
 8001646:	f04f 0200 	mov.w	r2, #0
 800164a:	f04f 0300 	mov.w	r3, #0
 800164e:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8001652:	6879      	ldr	r1, [r7, #4]
 8001654:	f04f 0200 	mov.w	r2, #0
 8001658:	f04f 0300 	mov.w	r3, #0
 800165c:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8001660:	6879      	ldr	r1, [r7, #4]
 8001662:	f04f 0200 	mov.w	r2, #0
 8001666:	f04f 0300 	mov.w	r3, #0
 800166a:	e9c1 2306 	strd	r2, r3, [r1, #24]
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	4618      	mov	r0, r3
 8001672:	370c      	adds	r7, #12
 8001674:	46bd      	mov	sp, r7
 8001676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167a:	4770      	bx	lr
 800167c:	3ff00000 	.word	0x3ff00000

08001680 <I2C_n_byte_receive>:

  return 0;
}

uint8_t I2C_n_byte_receive(uint8_t address, uint8_t * buffer, uint8_t len)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b088      	sub	sp, #32
 8001684:	af04      	add	r7, sp, #16
 8001686:	4603      	mov	r3, r0
 8001688:	6039      	str	r1, [r7, #0]
 800168a:	71fb      	strb	r3, [r7, #7]
 800168c:	4613      	mov	r3, r2
 800168e:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef result = HAL_I2C_Mem_Read(&hi2c4, BNO055<<1, address, 1, buffer, len, 100);
 8001690:	79fb      	ldrb	r3, [r7, #7]
 8001692:	b29a      	uxth	r2, r3
 8001694:	79bb      	ldrb	r3, [r7, #6]
 8001696:	b29b      	uxth	r3, r3
 8001698:	2164      	movs	r1, #100	@ 0x64
 800169a:	9102      	str	r1, [sp, #8]
 800169c:	9301      	str	r3, [sp, #4]
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	9300      	str	r3, [sp, #0]
 80016a2:	2301      	movs	r3, #1
 80016a4:	2152      	movs	r1, #82	@ 0x52
 80016a6:	480b      	ldr	r0, [pc, #44]	@ (80016d4 <I2C_n_byte_receive+0x54>)
 80016a8:	f00a fc20 	bl	800beec <HAL_I2C_Mem_Read>
 80016ac:	4603      	mov	r3, r0
 80016ae:	73fb      	strb	r3, [r7, #15]
  while( HAL_I2C_GetState(&hi2c4) != HAL_I2C_STATE_READY ){}
 80016b0:	bf00      	nop
 80016b2:	4808      	ldr	r0, [pc, #32]	@ (80016d4 <I2C_n_byte_receive+0x54>)
 80016b4:	f00a fed5 	bl	800c462 <HAL_I2C_GetState>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b20      	cmp	r3, #32
 80016bc:	bf14      	ite	ne
 80016be:	2301      	movne	r3, #1
 80016c0:	2300      	moveq	r3, #0
 80016c2:	b2db      	uxtb	r3, r3
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d1f4      	bne.n	80016b2 <I2C_n_byte_receive+0x32>

  return 0;
 80016c8:	2300      	movs	r3, #0
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3710      	adds	r7, #16
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	20000320 	.word	0x20000320

080016d8 <_Z41__static_initialization_and_destruction_0ii>:
vec_4ax createQuaternionMsgFromYaw(float yaw)
{
  vec_4ax quat = {0};
  setRPY(0,0,yaw, &quat);
  return quat;
}
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
 80016e0:	6039      	str	r1, [r7, #0]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d10f      	bne.n	8001708 <_Z41__static_initialization_and_destruction_0ii+0x30>
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d10a      	bne.n	8001708 <_Z41__static_initialization_and_destruction_0ii+0x30>
Adafruit_BNO055 bno = Adafruit_BNO055(55);
 80016f2:	2229      	movs	r2, #41	@ 0x29
 80016f4:	2137      	movs	r1, #55	@ 0x37
 80016f6:	480d      	ldr	r0, [pc, #52]	@ (800172c <_Z41__static_initialization_and_destruction_0ii+0x54>)
 80016f8:	f7ff fcd8 	bl	80010ac <_ZN15Adafruit_BNO055C1Elh>
imu::Quaternion quat;
 80016fc:	480c      	ldr	r0, [pc, #48]	@ (8001730 <_Z41__static_initialization_and_destruction_0ii+0x58>)
 80016fe:	f7ff ff97 	bl	8001630 <_ZN3imu10QuaternionC1Ev>
imu::Vector<3> vec;
 8001702:	480c      	ldr	r0, [pc, #48]	@ (8001734 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8001704:	f7ff ff54 	bl	80015b0 <_ZN3imu6VectorILh3EEC1Ev>
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d10a      	bne.n	8001724 <_Z41__static_initialization_and_destruction_0ii+0x4c>
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001714:	4293      	cmp	r3, r2
 8001716:	d105      	bne.n	8001724 <_Z41__static_initialization_and_destruction_0ii+0x4c>
 8001718:	4806      	ldr	r0, [pc, #24]	@ (8001734 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 800171a:	f7ff ff1b 	bl	8001554 <_ZN3imu6VectorILh3EED1Ev>
Adafruit_BNO055 bno = Adafruit_BNO055(55);
 800171e:	4803      	ldr	r0, [pc, #12]	@ (800172c <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8001720:	f7ff ff64 	bl	80015ec <_ZN15Adafruit_BNO055D1Ev>
}
 8001724:	bf00      	nop
 8001726:	3708      	adds	r7, #8
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	2000026c 	.word	0x2000026c
 8001730:	20000280 	.word	0x20000280
 8001734:	200002a0 	.word	0x200002a0

08001738 <_GLOBAL__sub_I_bno>:
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
 800173c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001740:	2001      	movs	r0, #1
 8001742:	f7ff ffc9 	bl	80016d8 <_Z41__static_initialization_and_destruction_0ii>
 8001746:	bd80      	pop	{r7, pc}

08001748 <_GLOBAL__sub_D_bno>:
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
 800174c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001750:	2000      	movs	r0, #0
 8001752:	f7ff ffc1 	bl	80016d8 <_Z41__static_initialization_and_destruction_0ii>
 8001756:	bd80      	pop	{r7, pc}

08001758 <alert_regulator>:
 */
extern "C" {
#include <alert_reg.h>

void alert_regulator()
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
}
 800175c:	bf00      	nop
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr
	...

08001768 <as50_readAngle>:

	return (parity & 0x1);
}

void as50_readAngle(uint16_t * data, uint32_t timeout)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af02      	add	r7, sp, #8
 800176e:	6078      	str	r0, [r7, #4]
 8001770:	6039      	str	r1, [r7, #0]

	  HAL_GPIO_WritePin(_ENCODER_NSS_GPIO, _ENCODER_NSS_PIN, GPIO_PIN_RESET);
 8001772:	2200      	movs	r2, #0
 8001774:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001778:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800177c:	f00a f9d4 	bl	800bb28 <HAL_GPIO_WritePin>
	  if (HAL_SPI_TransmitReceive(&_ENCODER_SPI, (uint8_t*)&read_angle_register, (uint8_t*)data, 1, timeout) == HAL_OK)
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	9300      	str	r3, [sp, #0]
 8001784:	2301      	movs	r3, #1
 8001786:	687a      	ldr	r2, [r7, #4]
 8001788:	4910      	ldr	r1, [pc, #64]	@ (80017cc <as50_readAngle+0x64>)
 800178a:	4811      	ldr	r0, [pc, #68]	@ (80017d0 <as50_readAngle+0x68>)
 800178c:	f00d f944 	bl	800ea18 <HAL_SPI_TransmitReceive>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d10e      	bne.n	80017b4 <as50_readAngle+0x4c>
	  {
		  HAL_GPIO_WritePin(_ENCODER_NSS_GPIO, _ENCODER_NSS_PIN, GPIO_PIN_SET);
 8001796:	2201      	movs	r2, #1
 8001798:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800179c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017a0:	f00a f9c2 	bl	800bb28 <HAL_GPIO_WritePin>
		  *data &= _ENCODER_READMASK;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	881b      	ldrh	r3, [r3, #0]
 80017a8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80017ac:	b29a      	uxth	r2, r3
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	801a      	strh	r2, [r3, #0]
	  }
	  else
	  {
		  HAL_GPIO_WritePin(_ENCODER_NSS_GPIO, _ENCODER_NSS_PIN, GPIO_PIN_SET);
	  }
}
 80017b2:	e006      	b.n	80017c2 <as50_readAngle+0x5a>
		  HAL_GPIO_WritePin(_ENCODER_NSS_GPIO, _ENCODER_NSS_PIN, GPIO_PIN_SET);
 80017b4:	2201      	movs	r2, #1
 80017b6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80017ba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017be:	f00a f9b3 	bl	800bb28 <HAL_GPIO_WritePin>
}
 80017c2:	bf00      	nop
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	20000000 	.word	0x20000000
 80017d0:	20000834 	.word	0x20000834

080017d4 <at24_isConnected>:
  * @brief  Checks if memory device is ready for communication.
  * @param  none
  * @retval bool status
  */
int at24_isConnected(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  #if (_EEPROM_USE_WP_PIN==1)
  HAL_GPIO_WritePin(_EEPROM_WP_GPIO,_EEPROM_WP_PIN,GPIO_PIN_SET);
  #endif
  if (HAL_I2C_IsDeviceReady(&_EEPROM_I2C, _EEPROM_ADDRESS, 2, 100) == HAL_OK)
 80017d8:	2364      	movs	r3, #100	@ 0x64
 80017da:	2202      	movs	r2, #2
 80017dc:	21a0      	movs	r1, #160	@ 0xa0
 80017de:	4805      	ldr	r0, [pc, #20]	@ (80017f4 <at24_isConnected+0x20>)
 80017e0:	f00a fc9e 	bl	800c120 <HAL_I2C_IsDeviceReady>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d101      	bne.n	80017ee <at24_isConnected+0x1a>
    return true;
 80017ea:	2301      	movs	r3, #1
 80017ec:	e000      	b.n	80017f0 <at24_isConnected+0x1c>
  else
    return false;
 80017ee:	2300      	movs	r3, #0
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	20000320 	.word	0x20000320

080017f8 <at24_write>:
  * @param  len Amount of data to be sent
  * @param  timeout Timeout duration
  * @retval bool status
  */
int at24_write(uint16_t address, uint8_t *data, uint8_t len, uint32_t timeout)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b08a      	sub	sp, #40	@ 0x28
 80017fc:	af04      	add	r7, sp, #16
 80017fe:	60b9      	str	r1, [r7, #8]
 8001800:	607b      	str	r3, [r7, #4]
 8001802:	4603      	mov	r3, r0
 8001804:	81fb      	strh	r3, [r7, #14]
 8001806:	4613      	mov	r3, r2
 8001808:	737b      	strb	r3, [r7, #13]
  if (at24_lock == 1)
 800180a:	4b2b      	ldr	r3, [pc, #172]	@ (80018b8 <at24_write+0xc0>)
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	2b01      	cmp	r3, #1
 8001810:	d101      	bne.n	8001816 <at24_write+0x1e>
    return false;
 8001812:	2300      	movs	r3, #0
 8001814:	e04b      	b.n	80018ae <at24_write+0xb6>

  at24_lock = 1;
 8001816:	4b28      	ldr	r3, [pc, #160]	@ (80018b8 <at24_write+0xc0>)
 8001818:	2201      	movs	r2, #1
 800181a:	701a      	strb	r2, [r3, #0]
  uint16_t w;
  uint32_t startTime = HAL_GetTick();
 800181c:	f008 ffb6 	bl	800a78c <HAL_GetTick>
 8001820:	6138      	str	r0, [r7, #16]
  while (1)
  {
	#if (EEPROM_USE_IWDG)
		HAL_IWDG_Refresh(&_EEPROM_IWDG);
	#endif
    w = _EEPROM_PSIZE - (address  % _EEPROM_PSIZE);
 8001822:	89fb      	ldrh	r3, [r7, #14]
 8001824:	f003 031f 	and.w	r3, r3, #31
 8001828:	b29b      	uxth	r3, r3
 800182a:	f1c3 0320 	rsb	r3, r3, #32
 800182e:	82fb      	strh	r3, [r7, #22]
    if (w > len)
 8001830:	7b7b      	ldrb	r3, [r7, #13]
 8001832:	b29b      	uxth	r3, r3
 8001834:	8afa      	ldrh	r2, [r7, #22]
 8001836:	429a      	cmp	r2, r3
 8001838:	d901      	bls.n	800183e <at24_write+0x46>
      w = len;
 800183a:	7b7b      	ldrb	r3, [r7, #13]
 800183c:	82fb      	strh	r3, [r7, #22]
    #elif (_EEPROM_SIZE_KBIT==8)
    if (HAL_I2C_Mem_Write(&_EEPROM_I2C, _EEPROM_ADDRESS | ((address & 0x0300) >> 7), (address & 0xff), I2C_MEMADD_SIZE_8BIT, data, w, 100) == HAL_OK)
    #elif (_EEPROM_SIZE_KBIT==16)
    if (HAL_I2C_Mem_Write(&_EEPROM_I2C, _EEPROM_ADDRESS | ((address & 0x0700) >> 7), (address & 0xff), I2C_MEMADD_SIZE_8BIT, data, w, 100) == HAL_OK)
    #else
    if (HAL_I2C_Mem_Write(&_EEPROM_I2C, _EEPROM_ADDRESS, address, I2C_MEMADD_SIZE_16BIT, data, w, 100) == HAL_OK)
 800183e:	89fa      	ldrh	r2, [r7, #14]
 8001840:	2364      	movs	r3, #100	@ 0x64
 8001842:	9302      	str	r3, [sp, #8]
 8001844:	8afb      	ldrh	r3, [r7, #22]
 8001846:	9301      	str	r3, [sp, #4]
 8001848:	68bb      	ldr	r3, [r7, #8]
 800184a:	9300      	str	r3, [sp, #0]
 800184c:	2302      	movs	r3, #2
 800184e:	21a0      	movs	r1, #160	@ 0xa0
 8001850:	481a      	ldr	r0, [pc, #104]	@ (80018bc <at24_write+0xc4>)
 8001852:	f00a fa37 	bl	800bcc4 <HAL_I2C_Mem_Write>
 8001856:	4603      	mov	r3, r0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d124      	bne.n	80018a6 <at24_write+0xae>
    #endif
    {
      at24_delay(1);
 800185c:	2001      	movs	r0, #1
 800185e:	f008 ffa1 	bl	800a7a4 <HAL_Delay>
      len -= w;
 8001862:	8afb      	ldrh	r3, [r7, #22]
 8001864:	b2db      	uxtb	r3, r3
 8001866:	7b7a      	ldrb	r2, [r7, #13]
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	737b      	strb	r3, [r7, #13]
      data += w;
 800186c:	8afb      	ldrh	r3, [r7, #22]
 800186e:	68ba      	ldr	r2, [r7, #8]
 8001870:	4413      	add	r3, r2
 8001872:	60bb      	str	r3, [r7, #8]
      address += w;
 8001874:	89fa      	ldrh	r2, [r7, #14]
 8001876:	8afb      	ldrh	r3, [r7, #22]
 8001878:	4413      	add	r3, r2
 800187a:	81fb      	strh	r3, [r7, #14]
      if (len == 0)
 800187c:	7b7b      	ldrb	r3, [r7, #13]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d104      	bne.n	800188c <at24_write+0x94>
      {
        #if (_EEPROM_USE_WP_PIN==1)
        HAL_GPIO_WritePin(_EEPROM_WP_GPIO, _EEPROM_WP_PIN, GPIO_PIN_SET);
        #endif
        at24_lock = 0;
 8001882:	4b0d      	ldr	r3, [pc, #52]	@ (80018b8 <at24_write+0xc0>)
 8001884:	2200      	movs	r2, #0
 8001886:	701a      	strb	r2, [r3, #0]
        return true;
 8001888:	2301      	movs	r3, #1
 800188a:	e010      	b.n	80018ae <at24_write+0xb6>
      }
      if (HAL_GetTick() - startTime >= timeout)
 800188c:	f008 ff7e 	bl	800a78c <HAL_GetTick>
 8001890:	4602      	mov	r2, r0
 8001892:	693b      	ldr	r3, [r7, #16]
 8001894:	1ad3      	subs	r3, r2, r3
 8001896:	687a      	ldr	r2, [r7, #4]
 8001898:	429a      	cmp	r2, r3
 800189a:	d8c2      	bhi.n	8001822 <at24_write+0x2a>
      {
        at24_lock = 0;
 800189c:	4b06      	ldr	r3, [pc, #24]	@ (80018b8 <at24_write+0xc0>)
 800189e:	2200      	movs	r2, #0
 80018a0:	701a      	strb	r2, [r3, #0]
        return false;
 80018a2:	2300      	movs	r3, #0
 80018a4:	e003      	b.n	80018ae <at24_write+0xb6>
    else
    {
      #if (_EEPROM_USE_WP_PIN==1)
      HAL_GPIO_WritePin(_EEPROM_WP_GPIO, _EEPROM_WP_PIN, GPIO_PIN_SET);
      #endif
      at24_lock = 0;
 80018a6:	4b04      	ldr	r3, [pc, #16]	@ (80018b8 <at24_write+0xc0>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	701a      	strb	r2, [r3, #0]
      return false;
 80018ac:	2300      	movs	r3, #0
    }
  }
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3718      	adds	r7, #24
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	200002b8 	.word	0x200002b8
 80018bc:	20000320 	.word	0x20000320

080018c0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80018c6:	4b16      	ldr	r3, [pc, #88]	@ (8001920 <MX_DMA_Init+0x60>)
 80018c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018ca:	4a15      	ldr	r2, [pc, #84]	@ (8001920 <MX_DMA_Init+0x60>)
 80018cc:	f043 0304 	orr.w	r3, r3, #4
 80018d0:	6493      	str	r3, [r2, #72]	@ 0x48
 80018d2:	4b13      	ldr	r3, [pc, #76]	@ (8001920 <MX_DMA_Init+0x60>)
 80018d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018d6:	f003 0304 	and.w	r3, r3, #4
 80018da:	607b      	str	r3, [r7, #4]
 80018dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80018de:	4b10      	ldr	r3, [pc, #64]	@ (8001920 <MX_DMA_Init+0x60>)
 80018e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018e2:	4a0f      	ldr	r2, [pc, #60]	@ (8001920 <MX_DMA_Init+0x60>)
 80018e4:	f043 0301 	orr.w	r3, r3, #1
 80018e8:	6493      	str	r3, [r2, #72]	@ 0x48
 80018ea:	4b0d      	ldr	r3, [pc, #52]	@ (8001920 <MX_DMA_Init+0x60>)
 80018ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018ee:	f003 0301 	and.w	r3, r3, #1
 80018f2:	603b      	str	r3, [r7, #0]
 80018f4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80018f6:	2200      	movs	r2, #0
 80018f8:	2100      	movs	r1, #0
 80018fa:	200b      	movs	r0, #11
 80018fc:	f009 f84f 	bl	800a99e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001900:	200b      	movs	r0, #11
 8001902:	f009 f866 	bl	800a9d2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001906:	2200      	movs	r2, #0
 8001908:	2100      	movs	r1, #0
 800190a:	200c      	movs	r0, #12
 800190c:	f009 f847 	bl	800a99e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001910:	200c      	movs	r0, #12
 8001912:	f009 f85e 	bl	800a9d2 <HAL_NVIC_EnableIRQ>

}
 8001916:	bf00      	nop
 8001918:	3708      	adds	r7, #8
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	40021000 	.word	0x40021000

08001924 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001928:	4b20      	ldr	r3, [pc, #128]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 800192a:	4a21      	ldr	r2, [pc, #132]	@ (80019b0 <MX_FDCAN1_Init+0x8c>)
 800192c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800192e:	4b1f      	ldr	r3, [pc, #124]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 8001930:	2200      	movs	r2, #0
 8001932:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 8001934:	4b1d      	ldr	r3, [pc, #116]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 8001936:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800193a:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800193c:	4b1b      	ldr	r3, [pc, #108]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 800193e:	2200      	movs	r2, #0
 8001940:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8001942:	4b1a      	ldr	r3, [pc, #104]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 8001944:	2201      	movs	r2, #1
 8001946:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = ENABLE;
 8001948:	4b18      	ldr	r3, [pc, #96]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 800194a:	2201      	movs	r2, #1
 800194c:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 800194e:	4b17      	ldr	r3, [pc, #92]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 8001950:	2200      	movs	r2, #0
 8001952:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 4;
 8001954:	4b15      	ldr	r3, [pc, #84]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 8001956:	2204      	movs	r2, #4
 8001958:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 800195a:	4b14      	ldr	r3, [pc, #80]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 800195c:	2201      	movs	r2, #1
 800195e:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 29;
 8001960:	4b12      	ldr	r3, [pc, #72]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 8001962:	221d      	movs	r2, #29
 8001964:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 10;
 8001966:	4b11      	ldr	r3, [pc, #68]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 8001968:	220a      	movs	r2, #10
 800196a:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 4;
 800196c:	4b0f      	ldr	r3, [pc, #60]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 800196e:	2204      	movs	r2, #4
 8001970:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8001972:	4b0e      	ldr	r3, [pc, #56]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 8001974:	2201      	movs	r2, #1
 8001976:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 2;
 8001978:	4b0c      	ldr	r3, [pc, #48]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 800197a:	2202      	movs	r2, #2
 800197c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 800197e:	4b0b      	ldr	r3, [pc, #44]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 8001980:	2202      	movs	r2, #2
 8001982:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8001984:	4b09      	ldr	r3, [pc, #36]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 8001986:	2200      	movs	r2, #0
 8001988:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 3;
 800198a:	4b08      	ldr	r3, [pc, #32]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 800198c:	2203      	movs	r2, #3
 800198e:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001990:	4b06      	ldr	r3, [pc, #24]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 8001992:	2200      	movs	r2, #0
 8001994:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001996:	4805      	ldr	r0, [pc, #20]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 8001998:	f009 fabe 	bl	800af18 <HAL_FDCAN_Init>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d001      	beq.n	80019a6 <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 80019a2:	f000 fbbc 	bl	800211e <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80019a6:	bf00      	nop
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	200002bc 	.word	0x200002bc
 80019b0:	40006400 	.word	0x40006400

080019b4 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b09e      	sub	sp, #120	@ 0x78
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019bc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80019c0:	2200      	movs	r2, #0
 80019c2:	601a      	str	r2, [r3, #0]
 80019c4:	605a      	str	r2, [r3, #4]
 80019c6:	609a      	str	r2, [r3, #8]
 80019c8:	60da      	str	r2, [r3, #12]
 80019ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019cc:	f107 0310 	add.w	r3, r7, #16
 80019d0:	2254      	movs	r2, #84	@ 0x54
 80019d2:	2100      	movs	r1, #0
 80019d4:	4618      	mov	r0, r3
 80019d6:	f013 f834 	bl	8014a42 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a20      	ldr	r2, [pc, #128]	@ (8001a60 <HAL_FDCAN_MspInit+0xac>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d138      	bne.n	8001a56 <HAL_FDCAN_MspInit+0xa2>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80019e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019e8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80019ea:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80019ee:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019f0:	f107 0310 	add.w	r3, r7, #16
 80019f4:	4618      	mov	r0, r3
 80019f6:	f00c fba1 	bl	800e13c <HAL_RCCEx_PeriphCLKConfig>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d001      	beq.n	8001a04 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8001a00:	f000 fb8d 	bl	800211e <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001a04:	4b17      	ldr	r3, [pc, #92]	@ (8001a64 <HAL_FDCAN_MspInit+0xb0>)
 8001a06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a08:	4a16      	ldr	r2, [pc, #88]	@ (8001a64 <HAL_FDCAN_MspInit+0xb0>)
 8001a0a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001a0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a10:	4b14      	ldr	r3, [pc, #80]	@ (8001a64 <HAL_FDCAN_MspInit+0xb0>)
 8001a12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a18:	60fb      	str	r3, [r7, #12]
 8001a1a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a1c:	4b11      	ldr	r3, [pc, #68]	@ (8001a64 <HAL_FDCAN_MspInit+0xb0>)
 8001a1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a20:	4a10      	ldr	r2, [pc, #64]	@ (8001a64 <HAL_FDCAN_MspInit+0xb0>)
 8001a22:	f043 0302 	orr.w	r3, r3, #2
 8001a26:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a28:	4b0e      	ldr	r3, [pc, #56]	@ (8001a64 <HAL_FDCAN_MspInit+0xb0>)
 8001a2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a2c:	f003 0302 	and.w	r3, r3, #2
 8001a30:	60bb      	str	r3, [r7, #8]
 8001a32:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PB8-BOOT0     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001a34:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001a38:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a3a:	2302      	movs	r3, #2
 8001a3c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a42:	2300      	movs	r3, #0
 8001a44:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001a46:	2309      	movs	r3, #9
 8001a48:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a4a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001a4e:	4619      	mov	r1, r3
 8001a50:	4805      	ldr	r0, [pc, #20]	@ (8001a68 <HAL_FDCAN_MspInit+0xb4>)
 8001a52:	f009 fee7 	bl	800b824 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8001a56:	bf00      	nop
 8001a58:	3778      	adds	r7, #120	@ 0x78
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	40006400 	.word	0x40006400
 8001a64:	40021000 	.word	0x40021000
 8001a68:	48000400 	.word	0x48000400

08001a6c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b08a      	sub	sp, #40	@ 0x28
 8001a70:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a72:	f107 0314 	add.w	r3, r7, #20
 8001a76:	2200      	movs	r2, #0
 8001a78:	601a      	str	r2, [r3, #0]
 8001a7a:	605a      	str	r2, [r3, #4]
 8001a7c:	609a      	str	r2, [r3, #8]
 8001a7e:	60da      	str	r2, [r3, #12]
 8001a80:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a82:	4b4a      	ldr	r3, [pc, #296]	@ (8001bac <MX_GPIO_Init+0x140>)
 8001a84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a86:	4a49      	ldr	r2, [pc, #292]	@ (8001bac <MX_GPIO_Init+0x140>)
 8001a88:	f043 0320 	orr.w	r3, r3, #32
 8001a8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a8e:	4b47      	ldr	r3, [pc, #284]	@ (8001bac <MX_GPIO_Init+0x140>)
 8001a90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a92:	f003 0320 	and.w	r3, r3, #32
 8001a96:	613b      	str	r3, [r7, #16]
 8001a98:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a9a:	4b44      	ldr	r3, [pc, #272]	@ (8001bac <MX_GPIO_Init+0x140>)
 8001a9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a9e:	4a43      	ldr	r2, [pc, #268]	@ (8001bac <MX_GPIO_Init+0x140>)
 8001aa0:	f043 0304 	orr.w	r3, r3, #4
 8001aa4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001aa6:	4b41      	ldr	r3, [pc, #260]	@ (8001bac <MX_GPIO_Init+0x140>)
 8001aa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aaa:	f003 0304 	and.w	r3, r3, #4
 8001aae:	60fb      	str	r3, [r7, #12]
 8001ab0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ab2:	4b3e      	ldr	r3, [pc, #248]	@ (8001bac <MX_GPIO_Init+0x140>)
 8001ab4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ab6:	4a3d      	ldr	r2, [pc, #244]	@ (8001bac <MX_GPIO_Init+0x140>)
 8001ab8:	f043 0301 	orr.w	r3, r3, #1
 8001abc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001abe:	4b3b      	ldr	r3, [pc, #236]	@ (8001bac <MX_GPIO_Init+0x140>)
 8001ac0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ac2:	f003 0301 	and.w	r3, r3, #1
 8001ac6:	60bb      	str	r3, [r7, #8]
 8001ac8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001aca:	4b38      	ldr	r3, [pc, #224]	@ (8001bac <MX_GPIO_Init+0x140>)
 8001acc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ace:	4a37      	ldr	r2, [pc, #220]	@ (8001bac <MX_GPIO_Init+0x140>)
 8001ad0:	f043 0308 	orr.w	r3, r3, #8
 8001ad4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ad6:	4b35      	ldr	r3, [pc, #212]	@ (8001bac <MX_GPIO_Init+0x140>)
 8001ad8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ada:	f003 0308 	and.w	r3, r3, #8
 8001ade:	607b      	str	r3, [r7, #4]
 8001ae0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ae2:	4b32      	ldr	r3, [pc, #200]	@ (8001bac <MX_GPIO_Init+0x140>)
 8001ae4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ae6:	4a31      	ldr	r2, [pc, #196]	@ (8001bac <MX_GPIO_Init+0x140>)
 8001ae8:	f043 0302 	orr.w	r3, r3, #2
 8001aec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001aee:	4b2f      	ldr	r3, [pc, #188]	@ (8001bac <MX_GPIO_Init+0x140>)
 8001af0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001af2:	f003 0302 	and.w	r3, r3, #2
 8001af6:	603b      	str	r3, [r7, #0]
 8001af8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI1_CS_Pin|STEP_Pin|DIR_Pin|SPI_MODE_Pin
 8001afa:	2200      	movs	r2, #0
 8001afc:	f649 3110 	movw	r1, #39696	@ 0x9b10
 8001b00:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b04:	f00a f810 	bl	800bb28 <HAL_GPIO_WritePin>
                          |SD_MODE_Pin|SPI3_CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DRV_EN_GPIO_Port, DRV_EN_Pin, GPIO_PIN_RESET);
 8001b08:	2200      	movs	r2, #0
 8001b0a:	2120      	movs	r1, #32
 8001b0c:	4828      	ldr	r0, [pc, #160]	@ (8001bb0 <MX_GPIO_Init+0x144>)
 8001b0e:	f00a f80b 	bl	800bb28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8001b12:	2200      	movs	r2, #0
 8001b14:	2104      	movs	r1, #4
 8001b16:	4827      	ldr	r0, [pc, #156]	@ (8001bb4 <MX_GPIO_Init+0x148>)
 8001b18:	f00a f806 	bl	800bb28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VC_CONTROL_Pin;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b20:	2303      	movs	r3, #3
 8001b22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b24:	2300      	movs	r3, #0
 8001b26:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(VC_CONTROL_GPIO_Port, &GPIO_InitStruct);
 8001b28:	f107 0314 	add.w	r3, r7, #20
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	4820      	ldr	r0, [pc, #128]	@ (8001bb0 <MX_GPIO_Init+0x144>)
 8001b30:	f009 fe78 	bl	800b824 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = DIAG0_SWN_Pin|DIAG1_SWP_Pin;
 8001b34:	230c      	movs	r3, #12
 8001b36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b40:	f107 0314 	add.w	r3, r7, #20
 8001b44:	4619      	mov	r1, r3
 8001b46:	481a      	ldr	r0, [pc, #104]	@ (8001bb0 <MX_GPIO_Init+0x144>)
 8001b48:	f009 fe6c 	bl	800b824 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin|STEP_Pin|DIR_Pin|SPI_MODE_Pin
 8001b4c:	f649 3310 	movw	r3, #39696	@ 0x9b10
 8001b50:	617b      	str	r3, [r7, #20]
                          |SD_MODE_Pin|SPI3_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b52:	2301      	movs	r3, #1
 8001b54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b56:	2300      	movs	r3, #0
 8001b58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b5e:	f107 0314 	add.w	r3, r7, #20
 8001b62:	4619      	mov	r1, r3
 8001b64:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b68:	f009 fe5c 	bl	800b824 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DRV_EN_Pin;
 8001b6c:	2320      	movs	r3, #32
 8001b6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b70:	2301      	movs	r3, #1
 8001b72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b74:	2300      	movs	r3, #0
 8001b76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DRV_EN_GPIO_Port, &GPIO_InitStruct);
 8001b7c:	f107 0314 	add.w	r3, r7, #20
 8001b80:	4619      	mov	r1, r3
 8001b82:	480b      	ldr	r0, [pc, #44]	@ (8001bb0 <MX_GPIO_Init+0x144>)
 8001b84:	f009 fe4e 	bl	800b824 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8001b88:	2304      	movs	r3, #4
 8001b8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b90:	2300      	movs	r3, #0
 8001b92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b94:	2300      	movs	r3, #0
 8001b96:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8001b98:	f107 0314 	add.w	r3, r7, #20
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	4805      	ldr	r0, [pc, #20]	@ (8001bb4 <MX_GPIO_Init+0x148>)
 8001ba0:	f009 fe40 	bl	800b824 <HAL_GPIO_Init>

}
 8001ba4:	bf00      	nop
 8001ba6:	3728      	adds	r7, #40	@ 0x28
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	40021000 	.word	0x40021000
 8001bb0:	48000800 	.word	0x48000800
 8001bb4:	48000c00 	.word	0x48000c00

08001bb8 <MX_I2C4_Init>:
DMA_HandleTypeDef hdma_i2c4_rx;
DMA_HandleTypeDef hdma_i2c4_tx;

/* I2C4 init function */
void MX_I2C4_Init(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8001bbc:	4b1b      	ldr	r3, [pc, #108]	@ (8001c2c <MX_I2C4_Init+0x74>)
 8001bbe:	4a1c      	ldr	r2, [pc, #112]	@ (8001c30 <MX_I2C4_Init+0x78>)
 8001bc0:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00702991;
 8001bc2:	4b1a      	ldr	r3, [pc, #104]	@ (8001c2c <MX_I2C4_Init+0x74>)
 8001bc4:	4a1b      	ldr	r2, [pc, #108]	@ (8001c34 <MX_I2C4_Init+0x7c>)
 8001bc6:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8001bc8:	4b18      	ldr	r3, [pc, #96]	@ (8001c2c <MX_I2C4_Init+0x74>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bce:	4b17      	ldr	r3, [pc, #92]	@ (8001c2c <MX_I2C4_Init+0x74>)
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bd4:	4b15      	ldr	r3, [pc, #84]	@ (8001c2c <MX_I2C4_Init+0x74>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8001bda:	4b14      	ldr	r3, [pc, #80]	@ (8001c2c <MX_I2C4_Init+0x74>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001be0:	4b12      	ldr	r3, [pc, #72]	@ (8001c2c <MX_I2C4_Init+0x74>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001be6:	4b11      	ldr	r3, [pc, #68]	@ (8001c2c <MX_I2C4_Init+0x74>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bec:	4b0f      	ldr	r3, [pc, #60]	@ (8001c2c <MX_I2C4_Init+0x74>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8001bf2:	480e      	ldr	r0, [pc, #56]	@ (8001c2c <MX_I2C4_Init+0x74>)
 8001bf4:	f009 ffca 	bl	800bb8c <HAL_I2C_Init>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d001      	beq.n	8001c02 <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8001bfe:	f000 fa8e 	bl	800211e <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c02:	2100      	movs	r1, #0
 8001c04:	4809      	ldr	r0, [pc, #36]	@ (8001c2c <MX_I2C4_Init+0x74>)
 8001c06:	f00b fc1f 	bl	800d448 <HAL_I2CEx_ConfigAnalogFilter>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8001c10:	f000 fa85 	bl	800211e <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8001c14:	2100      	movs	r1, #0
 8001c16:	4805      	ldr	r0, [pc, #20]	@ (8001c2c <MX_I2C4_Init+0x74>)
 8001c18:	f00b fc61 	bl	800d4de <HAL_I2CEx_ConfigDigitalFilter>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d001      	beq.n	8001c26 <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8001c22:	f000 fa7c 	bl	800211e <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8001c26:	bf00      	nop
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	20000320 	.word	0x20000320
 8001c30:	40008400 	.word	0x40008400
 8001c34:	00702991 	.word	0x00702991

08001c38 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b0a0      	sub	sp, #128	@ 0x80
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c40:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001c44:	2200      	movs	r2, #0
 8001c46:	601a      	str	r2, [r3, #0]
 8001c48:	605a      	str	r2, [r3, #4]
 8001c4a:	609a      	str	r2, [r3, #8]
 8001c4c:	60da      	str	r2, [r3, #12]
 8001c4e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c50:	f107 0318 	add.w	r3, r7, #24
 8001c54:	2254      	movs	r2, #84	@ 0x54
 8001c56:	2100      	movs	r1, #0
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f012 fef2 	bl	8014a42 <memset>
  if(i2cHandle->Instance==I2C4)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a5e      	ldr	r2, [pc, #376]	@ (8001ddc <HAL_I2C_MspInit+0x1a4>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	f040 80b5 	bne.w	8001dd4 <HAL_I2C_MspInit+0x19c>

  /* USER CODE END I2C4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8001c6a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001c6e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 8001c70:	2300      	movs	r3, #0
 8001c72:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c74:	f107 0318 	add.w	r3, r7, #24
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f00c fa5f 	bl	800e13c <HAL_RCCEx_PeriphCLKConfig>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d001      	beq.n	8001c88 <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 8001c84:	f000 fa4b 	bl	800211e <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c88:	4b55      	ldr	r3, [pc, #340]	@ (8001de0 <HAL_I2C_MspInit+0x1a8>)
 8001c8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c8c:	4a54      	ldr	r2, [pc, #336]	@ (8001de0 <HAL_I2C_MspInit+0x1a8>)
 8001c8e:	f043 0304 	orr.w	r3, r3, #4
 8001c92:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c94:	4b52      	ldr	r3, [pc, #328]	@ (8001de0 <HAL_I2C_MspInit+0x1a8>)
 8001c96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c98:	f003 0304 	and.w	r3, r3, #4
 8001c9c:	617b      	str	r3, [r7, #20]
 8001c9e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ca0:	4b4f      	ldr	r3, [pc, #316]	@ (8001de0 <HAL_I2C_MspInit+0x1a8>)
 8001ca2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ca4:	4a4e      	ldr	r2, [pc, #312]	@ (8001de0 <HAL_I2C_MspInit+0x1a8>)
 8001ca6:	f043 0302 	orr.w	r3, r3, #2
 8001caa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cac:	4b4c      	ldr	r3, [pc, #304]	@ (8001de0 <HAL_I2C_MspInit+0x1a8>)
 8001cae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cb0:	f003 0302 	and.w	r3, r3, #2
 8001cb4:	613b      	str	r3, [r7, #16]
 8001cb6:	693b      	ldr	r3, [r7, #16]
    /**I2C4 GPIO Configuration
    PC6     ------> I2C4_SCL
    PB7     ------> I2C4_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001cb8:	2340      	movs	r3, #64	@ 0x40
 8001cba:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cbc:	2312      	movs	r3, #18
 8001cbe:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C4;
 8001cc8:	2308      	movs	r3, #8
 8001cca:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ccc:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	4844      	ldr	r0, [pc, #272]	@ (8001de4 <HAL_I2C_MspInit+0x1ac>)
 8001cd4:	f009 fda6 	bl	800b824 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001cd8:	2380      	movs	r3, #128	@ 0x80
 8001cda:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cdc:	2312      	movs	r3, #18
 8001cde:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF3_I2C4;
 8001ce8:	2303      	movs	r3, #3
 8001cea:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cec:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	483d      	ldr	r0, [pc, #244]	@ (8001de8 <HAL_I2C_MspInit+0x1b0>)
 8001cf4:	f009 fd96 	bl	800b824 <HAL_GPIO_Init>

    /* I2C4 clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 8001cf8:	4b39      	ldr	r3, [pc, #228]	@ (8001de0 <HAL_I2C_MspInit+0x1a8>)
 8001cfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cfc:	4a38      	ldr	r2, [pc, #224]	@ (8001de0 <HAL_I2C_MspInit+0x1a8>)
 8001cfe:	f043 0302 	orr.w	r3, r3, #2
 8001d02:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001d04:	4b36      	ldr	r3, [pc, #216]	@ (8001de0 <HAL_I2C_MspInit+0x1a8>)
 8001d06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d08:	f003 0302 	and.w	r3, r3, #2
 8001d0c:	60fb      	str	r3, [r7, #12]
 8001d0e:	68fb      	ldr	r3, [r7, #12]

    /* I2C4 DMA Init */
    /* I2C4_RX Init */
    hdma_i2c4_rx.Instance = DMA1_Channel1;
 8001d10:	4b36      	ldr	r3, [pc, #216]	@ (8001dec <HAL_I2C_MspInit+0x1b4>)
 8001d12:	4a37      	ldr	r2, [pc, #220]	@ (8001df0 <HAL_I2C_MspInit+0x1b8>)
 8001d14:	601a      	str	r2, [r3, #0]
    hdma_i2c4_rx.Init.Request = DMA_REQUEST_I2C4_RX;
 8001d16:	4b35      	ldr	r3, [pc, #212]	@ (8001dec <HAL_I2C_MspInit+0x1b4>)
 8001d18:	2216      	movs	r2, #22
 8001d1a:	605a      	str	r2, [r3, #4]
    hdma_i2c4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d1c:	4b33      	ldr	r3, [pc, #204]	@ (8001dec <HAL_I2C_MspInit+0x1b4>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	609a      	str	r2, [r3, #8]
    hdma_i2c4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d22:	4b32      	ldr	r3, [pc, #200]	@ (8001dec <HAL_I2C_MspInit+0x1b4>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	60da      	str	r2, [r3, #12]
    hdma_i2c4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001d28:	4b30      	ldr	r3, [pc, #192]	@ (8001dec <HAL_I2C_MspInit+0x1b4>)
 8001d2a:	2280      	movs	r2, #128	@ 0x80
 8001d2c:	611a      	str	r2, [r3, #16]
    hdma_i2c4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d2e:	4b2f      	ldr	r3, [pc, #188]	@ (8001dec <HAL_I2C_MspInit+0x1b4>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	615a      	str	r2, [r3, #20]
    hdma_i2c4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d34:	4b2d      	ldr	r3, [pc, #180]	@ (8001dec <HAL_I2C_MspInit+0x1b4>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	619a      	str	r2, [r3, #24]
    hdma_i2c4_rx.Init.Mode = DMA_NORMAL;
 8001d3a:	4b2c      	ldr	r3, [pc, #176]	@ (8001dec <HAL_I2C_MspInit+0x1b4>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	61da      	str	r2, [r3, #28]
    hdma_i2c4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001d40:	4b2a      	ldr	r3, [pc, #168]	@ (8001dec <HAL_I2C_MspInit+0x1b4>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c4_rx) != HAL_OK)
 8001d46:	4829      	ldr	r0, [pc, #164]	@ (8001dec <HAL_I2C_MspInit+0x1b4>)
 8001d48:	f008 fe5e 	bl	800aa08 <HAL_DMA_Init>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d001      	beq.n	8001d56 <HAL_I2C_MspInit+0x11e>
    {
      Error_Handler();
 8001d52:	f000 f9e4 	bl	800211e <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c4_rx);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	4a24      	ldr	r2, [pc, #144]	@ (8001dec <HAL_I2C_MspInit+0x1b4>)
 8001d5a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001d5c:	4a23      	ldr	r2, [pc, #140]	@ (8001dec <HAL_I2C_MspInit+0x1b4>)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C4_TX Init */
    hdma_i2c4_tx.Instance = DMA1_Channel2;
 8001d62:	4b24      	ldr	r3, [pc, #144]	@ (8001df4 <HAL_I2C_MspInit+0x1bc>)
 8001d64:	4a24      	ldr	r2, [pc, #144]	@ (8001df8 <HAL_I2C_MspInit+0x1c0>)
 8001d66:	601a      	str	r2, [r3, #0]
    hdma_i2c4_tx.Init.Request = DMA_REQUEST_I2C4_TX;
 8001d68:	4b22      	ldr	r3, [pc, #136]	@ (8001df4 <HAL_I2C_MspInit+0x1bc>)
 8001d6a:	2217      	movs	r2, #23
 8001d6c:	605a      	str	r2, [r3, #4]
    hdma_i2c4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d6e:	4b21      	ldr	r3, [pc, #132]	@ (8001df4 <HAL_I2C_MspInit+0x1bc>)
 8001d70:	2210      	movs	r2, #16
 8001d72:	609a      	str	r2, [r3, #8]
    hdma_i2c4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d74:	4b1f      	ldr	r3, [pc, #124]	@ (8001df4 <HAL_I2C_MspInit+0x1bc>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	60da      	str	r2, [r3, #12]
    hdma_i2c4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001d7a:	4b1e      	ldr	r3, [pc, #120]	@ (8001df4 <HAL_I2C_MspInit+0x1bc>)
 8001d7c:	2280      	movs	r2, #128	@ 0x80
 8001d7e:	611a      	str	r2, [r3, #16]
    hdma_i2c4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d80:	4b1c      	ldr	r3, [pc, #112]	@ (8001df4 <HAL_I2C_MspInit+0x1bc>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	615a      	str	r2, [r3, #20]
    hdma_i2c4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d86:	4b1b      	ldr	r3, [pc, #108]	@ (8001df4 <HAL_I2C_MspInit+0x1bc>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	619a      	str	r2, [r3, #24]
    hdma_i2c4_tx.Init.Mode = DMA_NORMAL;
 8001d8c:	4b19      	ldr	r3, [pc, #100]	@ (8001df4 <HAL_I2C_MspInit+0x1bc>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	61da      	str	r2, [r3, #28]
    hdma_i2c4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001d92:	4b18      	ldr	r3, [pc, #96]	@ (8001df4 <HAL_I2C_MspInit+0x1bc>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c4_tx) != HAL_OK)
 8001d98:	4816      	ldr	r0, [pc, #88]	@ (8001df4 <HAL_I2C_MspInit+0x1bc>)
 8001d9a:	f008 fe35 	bl	800aa08 <HAL_DMA_Init>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d001      	beq.n	8001da8 <HAL_I2C_MspInit+0x170>
    {
      Error_Handler();
 8001da4:	f000 f9bb 	bl	800211e <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c4_tx);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	4a12      	ldr	r2, [pc, #72]	@ (8001df4 <HAL_I2C_MspInit+0x1bc>)
 8001dac:	639a      	str	r2, [r3, #56]	@ 0x38
 8001dae:	4a11      	ldr	r2, [pc, #68]	@ (8001df4 <HAL_I2C_MspInit+0x1bc>)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C4 interrupt Init */
    HAL_NVIC_SetPriority(I2C4_EV_IRQn, 0, 0);
 8001db4:	2200      	movs	r2, #0
 8001db6:	2100      	movs	r1, #0
 8001db8:	2052      	movs	r0, #82	@ 0x52
 8001dba:	f008 fdf0 	bl	800a99e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_EV_IRQn);
 8001dbe:	2052      	movs	r0, #82	@ 0x52
 8001dc0:	f008 fe07 	bl	800a9d2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C4_ER_IRQn, 0, 0);
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	2100      	movs	r1, #0
 8001dc8:	2053      	movs	r0, #83	@ 0x53
 8001dca:	f008 fde8 	bl	800a99e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_ER_IRQn);
 8001dce:	2053      	movs	r0, #83	@ 0x53
 8001dd0:	f008 fdff 	bl	800a9d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 8001dd4:	bf00      	nop
 8001dd6:	3780      	adds	r7, #128	@ 0x80
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	40008400 	.word	0x40008400
 8001de0:	40021000 	.word	0x40021000
 8001de4:	48000800 	.word	0x48000800
 8001de8:	48000400 	.word	0x48000400
 8001dec:	20000374 	.word	0x20000374
 8001df0:	40020008 	.word	0x40020008
 8001df4:	200003d4 	.word	0x200003d4
 8001df8:	4002001c 	.word	0x4002001c

08001dfc <motor_config_assembler>:
	  domain_id_selector(jconf);
#endif
}

void motor_config_assembler(motor_config * mc, joint_config * jc)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b083      	sub	sp, #12
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
 8001e04:	6039      	str	r1, [r7, #0]
	{
		mc->motor_type = 14;
	}
	else if (JOINT_N == 6)
	{
		mc->motor_type = 14;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	220e      	movs	r2, #14
 8001e0a:	701a      	strb	r2, [r3, #0]
	}

	switch(mc->motor_type)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	f993 3000 	ldrsb.w	r3, [r3]
 8001e12:	2b17      	cmp	r3, #23
 8001e14:	d01b      	beq.n	8001e4e <motor_config_assembler+0x52>
 8001e16:	2b17      	cmp	r3, #23
 8001e18:	dc23      	bgt.n	8001e62 <motor_config_assembler+0x66>
 8001e1a:	2b0e      	cmp	r3, #14
 8001e1c:	d002      	beq.n	8001e24 <motor_config_assembler+0x28>
 8001e1e:	2b11      	cmp	r3, #17
 8001e20:	d00b      	beq.n	8001e3a <motor_config_assembler+0x3e>
 8001e22:	e01e      	b.n	8001e62 <motor_config_assembler+0x66>
	{
	case 14:
		mc->max_irun_scaler = 8;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2208      	movs	r2, #8
 8001e28:	721a      	strb	r2, [r3, #8]
		mc->max_effort = 0.5;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 8001e30:	605a      	str	r2, [r3, #4]
		mc->init_irun = 3;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2203      	movs	r2, #3
 8001e36:	725a      	strb	r2, [r3, #9]
		break;
 8001e38:	e013      	b.n	8001e62 <motor_config_assembler+0x66>
	case 17:
		mc->max_irun_scaler = 12;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	220c      	movs	r2, #12
 8001e3e:	721a      	strb	r2, [r3, #8]
		mc->max_effort = 3.9;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	4a0d      	ldr	r2, [pc, #52]	@ (8001e78 <motor_config_assembler+0x7c>)
 8001e44:	605a      	str	r2, [r3, #4]
		mc->init_irun = 6;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2206      	movs	r2, #6
 8001e4a:	725a      	strb	r2, [r3, #9]
		break;
 8001e4c:	e009      	b.n	8001e62 <motor_config_assembler+0x66>
	case 23:
		mc->max_irun_scaler = 31;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	221f      	movs	r2, #31
 8001e52:	721a      	strb	r2, [r3, #8]
		mc->max_effort = 10.2;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	4a09      	ldr	r2, [pc, #36]	@ (8001e7c <motor_config_assembler+0x80>)
 8001e58:	605a      	str	r2, [r3, #4]
		mc->init_irun = 15;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	220f      	movs	r2, #15
 8001e5e:	725a      	strb	r2, [r3, #9]
		break;
 8001e60:	bf00      	nop
	}
	mc->direction = jc->direction;
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	729a      	strb	r2, [r3, #10]
}
 8001e6c:	bf00      	nop
 8001e6e:	370c      	adds	r7, #12
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr
 8001e78:	4079999a 	.word	0x4079999a
 8001e7c:	41233333 	.word	0x41233333

08001e80 <joint_config_assembler>:


void joint_config_assembler(joint_config * jconf, joint_config_address * jc_a)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
 8001e88:	6039      	str	r1, [r7, #0]
		jconf->lower_limit_ticks = 0;
		jconf->upper_limit_ticks = 0;
	}
	else if (JOINT_N == 6)
	{
		jconf->motor_gear_ratio = 19.203208;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	4a20      	ldr	r2, [pc, #128]	@ (8001f10 <joint_config_assembler+0x90>)
 8001e8e:	60da      	str	r2, [r3, #12]
		jconf->joint_gear_ratio = 1;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001e96:	609a      	str	r2, [r3, #8]
		jconf->full_steps = (uint32_t)(256 * 200* jconf->motor_gear_ratio * jconf->joint_gear_ratio);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	edd3 7a03 	vldr	s15, [r3, #12]
 8001e9e:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001f14 <joint_config_assembler+0x94>
 8001ea2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	edd3 7a02 	vldr	s15, [r3, #8]
 8001eac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001eb0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001eb4:	ee17 2a90 	vmov	r2, s15
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	605a      	str	r2, [r3, #4]
		jconf->direction = -1;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	22ff      	movs	r2, #255	@ 0xff
 8001ec0:	705a      	strb	r2, [r3, #1]
		jconf->lower_limit_ticks = 0;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	615a      	str	r2, [r3, #20]
		jconf->upper_limit_ticks = 0;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2200      	movs	r2, #0
 8001ecc:	611a      	str	r2, [r3, #16]
	}

	//TODO!!!!!!!!!!!!!!!!!!!!!!!!! from config read
	jconf->lower_limit_enc = 0.0;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	f04f 0200 	mov.w	r2, #0
 8001ed4:	61da      	str	r2, [r3, #28]
	jconf->upper_limit_enc = 0.0;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	f04f 0200 	mov.w	r2, #0
 8001edc:	619a      	str	r2, [r3, #24]
	jconf->zero_enc = 0;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	621a      	str	r2, [r3, #32]
	//TODO!!!!!!!!!!!!!!!!!!!!!!!!!

	jc_a->address_of_upper_limit_enc = 0x00;
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	801a      	strh	r2, [r3, #0]
	jc_a->address_of_lower_limit_enc = jc_a->address_of_upper_limit_enc + sizeof(jconf->upper_limit_enc);
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	881b      	ldrh	r3, [r3, #0]
 8001eee:	3304      	adds	r3, #4
 8001ef0:	b29a      	uxth	r2, r3
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	805a      	strh	r2, [r3, #2]
	jc_a->address_of_zero_enc = jc_a->address_of_lower_limit_enc + sizeof(jconf->lower_limit_enc);
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	885b      	ldrh	r3, [r3, #2]
 8001efa:	3304      	adds	r3, #4
 8001efc:	b29a      	uxth	r2, r3
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	809a      	strh	r2, [r3, #4]

}
 8001f02:	bf00      	nop
 8001f04:	370c      	adds	r7, #12
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr
 8001f0e:	bf00      	nop
 8001f10:	4199a02c 	.word	0x4199a02c
 8001f14:	47480000 	.word	0x47480000

08001f18 <joint_config_write>:




void joint_config_write(joint_config * jc, joint_config_address * jc_a)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	6039      	str	r1, [r7, #0]
	int timeout = 100;
 8001f22:	2364      	movs	r3, #100	@ 0x64
 8001f24:	60fb      	str	r3, [r7, #12]
	if (at24_isConnected())
 8001f26:	f7ff fc55 	bl	80017d4 <at24_isConnected>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d025      	beq.n	8001f7c <joint_config_write+0x64>
	{
		at24_write(&jc_a->address_of_upper_limit_enc, &jc->upper_limit_enc, sizeof(&jc->upper_limit_enc), timeout);
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	b298      	uxth	r0, r3
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	f103 0118 	add.w	r1, r3, #24
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	2204      	movs	r2, #4
 8001f3e:	f7ff fc5b 	bl	80017f8 <at24_write>
		os_delay(1);
 8001f42:	2001      	movs	r0, #1
 8001f44:	f008 fc2e 	bl	800a7a4 <HAL_Delay>
		at24_write(&jc_a->address_of_lower_limit_enc, &jc->lower_limit_enc, sizeof(&jc->lower_limit_enc), timeout);
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	3302      	adds	r3, #2
 8001f4c:	b298      	uxth	r0, r3
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	f103 011c 	add.w	r1, r3, #28
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	2204      	movs	r2, #4
 8001f58:	f7ff fc4e 	bl	80017f8 <at24_write>
		os_delay(1);
 8001f5c:	2001      	movs	r0, #1
 8001f5e:	f008 fc21 	bl	800a7a4 <HAL_Delay>
		at24_write(&jc_a->address_of_zero_enc, &jc->zero_enc, sizeof(&jc->zero_enc), timeout);
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	3304      	adds	r3, #4
 8001f66:	b298      	uxth	r0, r3
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	f103 0120 	add.w	r1, r3, #32
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	2204      	movs	r2, #4
 8001f72:	f7ff fc41 	bl	80017f8 <at24_write>
		os_delay(1);
 8001f76:	2001      	movs	r0, #1
 8001f78:	f008 fc14 	bl	800a7a4 <HAL_Delay>
	}
}
 8001f7c:	bf00      	nop
 8001f7e:	3710      	adds	r7, #16
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}

08001f84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b094      	sub	sp, #80	@ 0x50
 8001f88:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f8a:	f008 fb9a 	bl	800a6c2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f8e:	f000 f87b 	bl	8002088 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f92:	f7ff fd6b 	bl	8001a6c <MX_GPIO_Init>
  MX_DMA_Init();
 8001f96:	f7ff fc93 	bl	80018c0 <MX_DMA_Init>
  MX_FDCAN1_Init();
 8001f9a:	f7ff fcc3 	bl	8001924 <MX_FDCAN1_Init>
  MX_I2C4_Init();
 8001f9e:	f7ff fe0b 	bl	8001bb8 <MX_I2C4_Init>
  MX_USART2_UART_Init();
 8001fa2:	f008 fa29 	bl	800a3f8 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001fa6:	f007 faeb 	bl	8009580 <MX_SPI1_Init>
  MX_SPI3_Init();
 8001faa:	f007 fb27 	bl	80095fc <MX_SPI3_Init>
  MX_TIM8_Init();
 8001fae:	f007 fd49 	bl	8009a44 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  cyphal_can_starter(&hfdcan1);
 8001fb2:	4830      	ldr	r0, [pc, #192]	@ (8002074 <main+0xf0>)
 8001fb4:	f005 fab4 	bl	8007520 <cyphal_can_starter>
  setup_cyphal(&hfdcan1);
 8001fb8:	482e      	ldr	r0, [pc, #184]	@ (8002074 <main+0xf0>)
 8001fba:	f005 fa0d 	bl	80073d8 <setup_cyphal>
  HAL_Delay(10);
 8001fbe:	200a      	movs	r0, #10
 8001fc0:	f008 fbf0 	bl	800a7a4 <HAL_Delay>
  joint_config_assembler(&jc, &jc_a);
 8001fc4:	492c      	ldr	r1, [pc, #176]	@ (8002078 <main+0xf4>)
 8001fc6:	482d      	ldr	r0, [pc, #180]	@ (800207c <main+0xf8>)
 8001fc8:	f7ff ff5a 	bl	8001e80 <joint_config_assembler>
  motor_config_assembler(&mc, &jc);
 8001fcc:	492b      	ldr	r1, [pc, #172]	@ (800207c <main+0xf8>)
 8001fce:	482c      	ldr	r0, [pc, #176]	@ (8002080 <main+0xfc>)
 8001fd0:	f7ff ff14 	bl	8001dfc <motor_config_assembler>
  //joint_config_read(&jc, &jc_a);
  HAL_Delay(10);
 8001fd4:	200a      	movs	r0, #10
 8001fd6:	f008 fbe5 	bl	800a7a4 <HAL_Delay>
  tmc5160_init(&mc);
 8001fda:	4829      	ldr	r0, [pc, #164]	@ (8002080 <main+0xfc>)
 8001fdc:	f008 f858 	bl	800a090 <tmc5160_init>
  //js_init();
  HAL_Delay(10);
 8001fe0:	200a      	movs	r0, #10
 8001fe2:	f008 fbdf 	bl	800a7a4 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  uint8_t msg[10];
  int i = 0;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	643b      	str	r3, [r7, #64]	@ 0x40


  HAL_StatusTypeDef rv;


  uint32_t last_hbeat = HAL_GetTick();
 8001fea:	f008 fbcf 	bl	800a78c <HAL_GetTick>
 8001fee:	64f8      	str	r0, [r7, #76]	@ 0x4c
  uint32_t last_js = HAL_GetTick();
 8001ff0:	f008 fbcc 	bl	800a78c <HAL_GetTick>
 8001ff4:	64b8      	str	r0, [r7, #72]	@ 0x48
  uint32_t last_AR = HAL_GetTick();
 8001ff6:	f008 fbc9 	bl	800a78c <HAL_GetTick>
 8001ffa:	6478      	str	r0, [r7, #68]	@ 0x44

  vec_4ax linear = {0};
 8001ffc:	f107 0320 	add.w	r3, r7, #32
 8002000:	2200      	movs	r2, #0
 8002002:	601a      	str	r2, [r3, #0]
 8002004:	605a      	str	r2, [r3, #4]
 8002006:	609a      	str	r2, [r3, #8]
 8002008:	60da      	str	r2, [r3, #12]
  vec_4ax quat = {0};
 800200a:	f107 0310 	add.w	r3, r7, #16
 800200e:	2200      	movs	r2, #0
 8002010:	601a      	str	r2, [r3, #0]
 8002012:	605a      	str	r2, [r3, #4]
 8002014:	609a      	str	r2, [r3, #8]
 8002016:	60da      	str	r2, [r3, #12]
  vec_4ax gyro = {0};
 8002018:	463b      	mov	r3, r7
 800201a:	2200      	movs	r2, #0
 800201c:	601a      	str	r2, [r3, #0]
 800201e:	605a      	str	r2, [r3, #4]
 8002020:	609a      	str	r2, [r3, #8]
 8002022:	60da      	str	r2, [r3, #12]
  //rv = HAL_I2C_IsDeviceReady(&hi2c4, 0x29, 1, 10);
  //IMU_setup();

  while (1)
  {
      uint32_t now = HAL_GetTick();
 8002024:	f008 fbb2 	bl	800a78c <HAL_GetTick>
 8002028:	63f8      	str	r0, [r7, #60]	@ 0x3c
      if ( (now - last_hbeat) >= 1000) {
 800202a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800202c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800202e:	1ad3      	subs	r3, r2, r3
 8002030:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002034:	d303      	bcc.n	800203e <main+0xba>
          last_hbeat = now;
 8002036:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002038:	64fb      	str	r3, [r7, #76]	@ 0x4c
          heartbeat();
 800203a:	f005 f99d 	bl	8007378 <heartbeat>
      	  //imu_get_gyro(&gyro);
          //sprintf(msg,"%d\n\0", q[1]);
          //HAL_UART_Transmit_IT(&huart2, msg, sizeof(msg));
          //send_IMU(&quat.w, &quat.x, &quat.y, &quat.z, &linear.x, &linear.y, &linear.z, &gyro.x, &gyro.y, &gyro.z);
      }
      if ( (now - last_AR) >= 500) {
 800203e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002040:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002042:	1ad3      	subs	r3, r2, r3
 8002044:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002048:	d303      	bcc.n	8002052 <main+0xce>
    	  last_AR = now;
 800204a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800204c:	647b      	str	r3, [r7, #68]	@ 0x44
    	  alert_regulator();
 800204e:	f7ff fb83 	bl	8001758 <alert_regulator>
      }
      if ( (now - last_js) >= 100) {
 8002052:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002054:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002056:	1ad3      	subs	r3, r2, r3
 8002058:	2b63      	cmp	r3, #99	@ 0x63
 800205a:	d908      	bls.n	800206e <main+0xea>
    	  last_js = now;
 800205c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800205e:	64bb      	str	r3, [r7, #72]	@ 0x48
    	  send_JS(&jc);
 8002060:	4806      	ldr	r0, [pc, #24]	@ (800207c <main+0xf8>)
 8002062:	f005 f947 	bl	80072f4 <send_JS>
    	  as50_readAngle(&enc_angle, 100);
 8002066:	2164      	movs	r1, #100	@ 0x64
 8002068:	4806      	ldr	r0, [pc, #24]	@ (8002084 <main+0x100>)
 800206a:	f7ff fb7d 	bl	8001768 <as50_readAngle>
      }
      cyphal_loop();
 800206e:	f005 fa49 	bl	8007504 <cyphal_loop>
  {
 8002072:	e7d7      	b.n	8002024 <main+0xa0>
 8002074:	200002bc 	.word	0x200002bc
 8002078:	20000464 	.word	0x20000464
 800207c:	20000440 	.word	0x20000440
 8002080:	20000434 	.word	0x20000434
 8002084:	20000472 	.word	0x20000472

08002088 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b094      	sub	sp, #80	@ 0x50
 800208c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800208e:	f107 0318 	add.w	r3, r7, #24
 8002092:	2238      	movs	r2, #56	@ 0x38
 8002094:	2100      	movs	r1, #0
 8002096:	4618      	mov	r0, r3
 8002098:	f012 fcd3 	bl	8014a42 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800209c:	1d3b      	adds	r3, r7, #4
 800209e:	2200      	movs	r2, #0
 80020a0:	601a      	str	r2, [r3, #0]
 80020a2:	605a      	str	r2, [r3, #4]
 80020a4:	609a      	str	r2, [r3, #8]
 80020a6:	60da      	str	r2, [r3, #12]
 80020a8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80020aa:	2000      	movs	r0, #0
 80020ac:	f00b fa64 	bl	800d578 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80020b0:	2301      	movs	r3, #1
 80020b2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80020b4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80020b8:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020ba:	2302      	movs	r3, #2
 80020bc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80020be:	2303      	movs	r3, #3
 80020c0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80020c2:	2301      	movs	r3, #1
 80020c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 40;
 80020c6:	2328      	movs	r3, #40	@ 0x28
 80020c8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80020ca:	2302      	movs	r3, #2
 80020cc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80020ce:	2302      	movs	r3, #2
 80020d0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80020d2:	2302      	movs	r3, #2
 80020d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020d6:	f107 0318 	add.w	r3, r7, #24
 80020da:	4618      	mov	r0, r3
 80020dc:	f00b fb00 	bl	800d6e0 <HAL_RCC_OscConfig>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d001      	beq.n	80020ea <SystemClock_Config+0x62>
  {
    Error_Handler();
 80020e6:	f000 f81a 	bl	800211e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020ea:	230f      	movs	r3, #15
 80020ec:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020ee:	2303      	movs	r3, #3
 80020f0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020f2:	2300      	movs	r3, #0
 80020f4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80020f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80020fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80020fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002100:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002102:	1d3b      	adds	r3, r7, #4
 8002104:	2104      	movs	r1, #4
 8002106:	4618      	mov	r0, r3
 8002108:	f00b fdfc 	bl	800dd04 <HAL_RCC_ClockConfig>
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	d001      	beq.n	8002116 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8002112:	f000 f804 	bl	800211e <Error_Handler>
  }
}
 8002116:	bf00      	nop
 8002118:	3750      	adds	r7, #80	@ 0x50
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}

0800211e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800211e:	b480      	push	{r7}
 8002120:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002122:	b672      	cpsid	i
}
 8002124:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002126:	bf00      	nop
 8002128:	e7fd      	b.n	8002126 <Error_Handler+0x8>

0800212a <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 800212a:	b480      	push	{r7}
 800212c:	b083      	sub	sp, #12
 800212e:	af00      	add	r7, sp, #0
 8002130:	6078      	str	r0, [r7, #4]
 8002132:	6039      	str	r1, [r7, #0]
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	4618      	mov	r0, r3
 8002138:	370c      	adds	r7, #12
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr

08002142 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE15_M_add_ref_copyEv>:
    }

  template<>
    inline void
    _Sp_counted_base<_S_single>::_M_add_ref_copy()
    { ++_M_use_count; }
 8002142:	b480      	push	{r7}
 8002144:	b083      	sub	sp, #12
 8002146:	af00      	add	r7, sp, #0
 8002148:	6078      	str	r0, [r7, #4]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	1c5a      	adds	r2, r3, #1
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	605a      	str	r2, [r3, #4]
 8002154:	bf00      	nop
 8002156:	370c      	adds	r7, #12
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_releaseEv>:

  template<>
    inline void
    _Sp_counted_base<_S_single>::_M_release() noexcept
    {
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
      if (--_M_use_count == 0)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	1e5a      	subs	r2, r3, #1
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	605a      	str	r2, [r3, #4]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	2b00      	cmp	r3, #0
 8002178:	bf0c      	ite	eq
 800217a:	2301      	moveq	r3, #1
 800217c:	2300      	movne	r3, #0
 800217e:	b2db      	uxtb	r3, r3
 8002180:	2b00      	cmp	r3, #0
 8002182:	d019      	beq.n	80021b8 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_releaseEv+0x58>
        {
          _M_dispose();
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	3308      	adds	r3, #8
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	6878      	ldr	r0, [r7, #4]
 800218e:	4798      	blx	r3
          if (--_M_weak_count == 0)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	1e5a      	subs	r2, r3, #1
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	609a      	str	r2, [r3, #8]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	689b      	ldr	r3, [r3, #8]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	bf0c      	ite	eq
 80021a2:	2301      	moveq	r3, #1
 80021a4:	2300      	movne	r3, #0
 80021a6:	b2db      	uxtb	r3, r3
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d005      	beq.n	80021b8 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_releaseEv+0x58>
            _M_destroy();
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	330c      	adds	r3, #12
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	6878      	ldr	r0, [r7, #4]
 80021b6:	4798      	blx	r3
        }
    }
 80021b8:	bf00      	nop
 80021ba:	3708      	adds	r7, #8
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd80      	pop	{r7, pc}

080021c0 <_ZNSt9_Any_data9_M_accessEv>:
    void (_Undefined_class::*_M_member_pointer)();
  };

  union [[gnu::may_alias]] _Any_data
  {
    void*       _M_access()       noexcept { return &_M_pod_data[0]; }
 80021c0:	b480      	push	{r7}
 80021c2:	b083      	sub	sp, #12
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	4618      	mov	r0, r3
 80021cc:	370c      	adds	r7, #12
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr

080021d6 <_ZNKSt9_Any_data9_M_accessEv>:
    const void* _M_access() const noexcept { return &_M_pod_data[0]; }
 80021d6:	b480      	push	{r7}
 80021d8:	b083      	sub	sp, #12
 80021da:	af00      	add	r7, sp, #0
 80021dc:	6078      	str	r0, [r7, #4]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	4618      	mov	r0, r3
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <_ZNSt14_Function_baseD1Ev>:
	  { return true; }
      };

    _Function_base() = default;

    ~_Function_base()
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b082      	sub	sp, #8
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
    {
      if (_M_manager)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d005      	beq.n	8002208 <_ZNSt14_Function_baseD1Ev+0x1c>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	6878      	ldr	r0, [r7, #4]
 8002202:	6879      	ldr	r1, [r7, #4]
 8002204:	2203      	movs	r2, #3
 8002206:	4798      	blx	r3
    }
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	4618      	mov	r0, r3
 800220c:	3708      	adds	r7, #8
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}

08002212 <_ZNKSt14_Function_base8_M_emptyEv>:

    bool _M_empty() const { return !_M_manager; }
 8002212:	b480      	push	{r7}
 8002214:	b083      	sub	sp, #12
 8002216:	af00      	add	r7, sp, #0
 8002218:	6078      	str	r0, [r7, #4]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	2b00      	cmp	r3, #0
 8002220:	bf0c      	ite	eq
 8002222:	2301      	moveq	r3, #1
 8002224:	2300      	movne	r3, #0
 8002226:	b2db      	uxtb	r3, r3
 8002228:	4618      	mov	r0, r3
 800222a:	370c      	adds	r7, #12
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr

08002234 <_ZNSt8functionIFyvEED1Ev>:
   *  @brief Polymorphic function wrapper.
   *  @ingroup functors
   *  @since C++11
   */
  template<typename _Res, typename... _ArgTypes>
    class function<_Res(_ArgTypes...)>
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	4618      	mov	r0, r3
 8002240:	f7ff ffd4 	bl	80021ec <_ZNSt14_Function_baseD1Ev>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	4618      	mov	r0, r3
 8002248:	3708      	adds	r7, #8
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}

0800224e <_ZNSt8functionIFvvEED1Ev>:
 800224e:	b580      	push	{r7, lr}
 8002250:	b082      	sub	sp, #8
 8002252:	af00      	add	r7, sp, #0
 8002254:	6078      	str	r0, [r7, #4]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4618      	mov	r0, r3
 800225a:	f7ff ffc7 	bl	80021ec <_ZNSt14_Function_baseD1Ev>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	4618      	mov	r0, r3
 8002262:	3708      	adds	r7, #8
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}

08002268 <_ZN13UtilityConfigC1EOSt8functionIFyvEEOS0_IFvvEE>:

struct UtilityConfig {
    const std::function<uint64_t()> micros_64;
    const std::function<void()> error_handler;

    explicit UtilityConfig(std::function<uint64_t()>&& micros, std::function<void()>&& handler):
 8002268:	b580      	push	{r7, lr}
 800226a:	b084      	sub	sp, #16
 800226c:	af00      	add	r7, sp, #0
 800226e:	60f8      	str	r0, [r7, #12]
 8002270:	60b9      	str	r1, [r7, #8]
 8002272:	607a      	str	r2, [r7, #4]
        micros_64(micros),
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	68b9      	ldr	r1, [r7, #8]
 8002278:	4618      	mov	r0, r3
 800227a:	f005 fa6f 	bl	800775c <_ZNSt8functionIFyvEEC1ERKS1_>
        error_handler(handler)
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	3310      	adds	r3, #16
 8002282:	6879      	ldr	r1, [r7, #4]
 8002284:	4618      	mov	r0, r3
 8002286:	f005 fa94 	bl	80077b2 <_ZNSt8functionIFvvEEC1ERKS1_>
    {};
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	4618      	mov	r0, r3
 800228e:	3710      	adds	r7, #16
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}

08002294 <_ZN17AbstractAllocatorC1EjR13UtilityConfig>:

class AbstractAllocator {
protected:
    UtilityConfig& utilities;
public:
    AbstractAllocator(size_t size, UtilityConfig& utilities): utilities(utilities) {};
 8002294:	b480      	push	{r7}
 8002296:	b085      	sub	sp, #20
 8002298:	af00      	add	r7, sp, #0
 800229a:	60f8      	str	r0, [r7, #12]
 800229c:	60b9      	str	r1, [r7, #8]
 800229e:	607a      	str	r2, [r7, #4]
 80022a0:	4a06      	ldr	r2, [pc, #24]	@ (80022bc <_ZN17AbstractAllocatorC1EjR13UtilityConfig+0x28>)
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	601a      	str	r2, [r3, #0]
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	687a      	ldr	r2, [r7, #4]
 80022aa:	605a      	str	r2, [r3, #4]
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	4618      	mov	r0, r3
 80022b0:	3714      	adds	r7, #20
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr
 80022ba:	bf00      	nop
 80022bc:	08018b24 	.word	0x08018b24

080022c0 <_Z7alloc_fP14CanardInstancej>:
#include <cyphal/definitions.h>
#include <libcanard/canard.h>

extern std::unique_ptr<AbstractAllocator> _alloc_ptr;

inline void* alloc_f (CanardInstance* ins, size_t amount) {
 80022c0:	b590      	push	{r4, r7, lr}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
 80022c8:	6039      	str	r1, [r7, #0]
    if (!_alloc_ptr) {
 80022ca:	480d      	ldr	r0, [pc, #52]	@ (8002300 <_Z7alloc_fP14CanardInstancej+0x40>)
 80022cc:	f005 fa9c 	bl	8007808 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEcvbEv>
 80022d0:	4603      	mov	r3, r0
 80022d2:	f083 0301 	eor.w	r3, r3, #1
 80022d6:	b2db      	uxtb	r3, r3
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d002      	beq.n	80022e2 <_Z7alloc_fP14CanardInstancej+0x22>
        #ifdef __linux__
        std::cerr << "Tried to allocate canard memory before creating provider&allocator!" << std::endl;
        #endif
        exit(1);
 80022dc:	2001      	movs	r0, #1
 80022de:	f011 fb13 	bl	8013908 <exit>
    }
    return _alloc_ptr->allocate(ins, amount);
 80022e2:	4807      	ldr	r0, [pc, #28]	@ (8002300 <_Z7alloc_fP14CanardInstancej+0x40>)
 80022e4:	f005 faa1 	bl	800782a <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEptEv>
 80022e8:	4603      	mov	r3, r0
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	6814      	ldr	r4, [r2, #0]
 80022ee:	683a      	ldr	r2, [r7, #0]
 80022f0:	6879      	ldr	r1, [r7, #4]
 80022f2:	4618      	mov	r0, r3
 80022f4:	47a0      	blx	r4
 80022f6:	4603      	mov	r3, r0
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	370c      	adds	r7, #12
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd90      	pop	{r4, r7, pc}
 8002300:	200009c0 	.word	0x200009c0

08002304 <_Z6free_fP14CanardInstancePv>:
inline void free_f (CanardInstance* ins, void* pointer) {
 8002304:	b590      	push	{r4, r7, lr}
 8002306:	b083      	sub	sp, #12
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
 800230c:	6039      	str	r1, [r7, #0]
    if (!_alloc_ptr) {
 800230e:	480d      	ldr	r0, [pc, #52]	@ (8002344 <_Z6free_fP14CanardInstancePv+0x40>)
 8002310:	f005 fa7a 	bl	8007808 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEcvbEv>
 8002314:	4603      	mov	r3, r0
 8002316:	f083 0301 	eor.w	r3, r3, #1
 800231a:	b2db      	uxtb	r3, r3
 800231c:	2b00      	cmp	r3, #0
 800231e:	d002      	beq.n	8002326 <_Z6free_fP14CanardInstancePv+0x22>
        #ifdef __linux__
        std::cerr << "Tried to free (?) canard memory before creating provider&allocator!" << std::endl;
        #endif
        exit(1);
 8002320:	2001      	movs	r0, #1
 8002322:	f011 faf1 	bl	8013908 <exit>
    }
    return _alloc_ptr->free(ins, pointer);
 8002326:	4807      	ldr	r0, [pc, #28]	@ (8002344 <_Z6free_fP14CanardInstancePv+0x40>)
 8002328:	f005 fa7f 	bl	800782a <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEptEv>
 800232c:	4603      	mov	r3, r0
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	3204      	adds	r2, #4
 8002332:	6814      	ldr	r4, [r2, #0]
 8002334:	683a      	ldr	r2, [r7, #0]
 8002336:	6879      	ldr	r1, [r7, #4]
 8002338:	4618      	mov	r0, r3
 800233a:	47a0      	blx	r4
 800233c:	bf00      	nop
}
 800233e:	370c      	adds	r7, #12
 8002340:	46bd      	mov	sp, r7
 8002342:	bd90      	pop	{r4, r7, pc}
 8002344:	200009c0 	.word	0x200009c0

08002348 <_ZN19AbstractCANProviderC1EjjjR13UtilityConfig>:
    CanardInstance canard;
    UtilityConfig& utilities;

    AbstractCANProvider() = delete;
    AbstractCANProvider(size_t canard_mtu, size_t wire_mtu, UtilityConfig& utilities) : AbstractCANProvider(canard_mtu, wire_mtu, 200, utilities) {};
    AbstractCANProvider(size_t canard_mtu, size_t wire_mtu, size_t queue_len, UtilityConfig& utilities) :
 8002348:	b580      	push	{r7, lr}
 800234a:	b084      	sub	sp, #16
 800234c:	af00      	add	r7, sp, #0
 800234e:	60f8      	str	r0, [r7, #12]
 8002350:	60b9      	str	r1, [r7, #8]
 8002352:	607a      	str	r2, [r7, #4]
 8002354:	603b      	str	r3, [r7, #0]
        CANARD_MTU(canard_mtu),
        WIRE_MTU(wire_mtu),
        queue(canardTxInit(queue_len, CANARD_MTU)),
        utilities(utilities)
 8002356:	4a0c      	ldr	r2, [pc, #48]	@ (8002388 <_ZN19AbstractCANProviderC1EjjjR13UtilityConfig+0x40>)
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	601a      	str	r2, [r3, #0]
        CANARD_MTU(canard_mtu),
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	68ba      	ldr	r2, [r7, #8]
 8002360:	605a      	str	r2, [r3, #4]
        WIRE_MTU(wire_mtu),
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	687a      	ldr	r2, [r7, #4]
 8002366:	609a      	str	r2, [r3, #8]
        queue(canardTxInit(queue_len, CANARD_MTU)),
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	685a      	ldr	r2, [r3, #4]
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	330c      	adds	r3, #12
 8002370:	6839      	ldr	r1, [r7, #0]
 8002372:	4618      	mov	r0, r3
 8002374:	f010 ffbc 	bl	80132f0 <canardTxInit>
        utilities(utilities)
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	69ba      	ldr	r2, [r7, #24]
 800237c:	63da      	str	r2, [r3, #60]	@ 0x3c
    {};
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	4618      	mov	r0, r3
 8002382:	3710      	adds	r7, #16
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	08018ce8 	.word	0x08018ce8

0800238c <_ZN15CyphalInterfaceC1EhR13UtilityConfigP19AbstractCANProvider>:
private:
    const CanardNodeID node_id;
    UtilityConfig& utilities;
    std::unique_ptr<AbstractCANProvider> provider;
public:
    CyphalInterface(CanardNodeID node_id, UtilityConfig& config, AbstractCANProvider* provider) :
 800238c:	b580      	push	{r7, lr}
 800238e:	b084      	sub	sp, #16
 8002390:	af00      	add	r7, sp, #0
 8002392:	60f8      	str	r0, [r7, #12]
 8002394:	607a      	str	r2, [r7, #4]
 8002396:	603b      	str	r3, [r7, #0]
 8002398:	460b      	mov	r3, r1
 800239a:	72fb      	strb	r3, [r7, #11]
		node_id(node_id), utilities(config), provider(provider) {};
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	7afa      	ldrb	r2, [r7, #11]
 80023a0:	701a      	strb	r2, [r3, #0]
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	687a      	ldr	r2, [r7, #4]
 80023a6:	605a      	str	r2, [r3, #4]
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	3308      	adds	r3, #8
 80023ac:	6839      	ldr	r1, [r7, #0]
 80023ae:	4618      	mov	r0, r3
 80023b0:	f005 fa57 	bl	8007862 <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEC1IS2_vEEPS0_>
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	4618      	mov	r0, r3
 80023b8:	3710      	adds	r7, #16
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
	...

080023c0 <_ZN5G4CANC1EP19FDCAN_HandleTypeDefjR13UtilityConfig>:
class G4CAN : public AbstractCANProvider {
public:
    typedef FDCAN_HandleTypeDef* Handler;
private:
    FDCAN_HandleTypeDef* handler;
    G4CAN(Handler handler, size_t queue_len, UtilityConfig& utilities):
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b086      	sub	sp, #24
 80023c4:	af02      	add	r7, sp, #8
 80023c6:	60f8      	str	r0, [r7, #12]
 80023c8:	60b9      	str	r1, [r7, #8]
 80023ca:	607a      	str	r2, [r7, #4]
 80023cc:	603b      	str	r3, [r7, #0]
        AbstractCANProvider(CANARD_MTU_CAN_FD, 72, queue_len, utilities), handler(handler) {};
 80023ce:	68f8      	ldr	r0, [r7, #12]
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	9300      	str	r3, [sp, #0]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2248      	movs	r2, #72	@ 0x48
 80023d8:	2140      	movs	r1, #64	@ 0x40
 80023da:	f7ff ffb5 	bl	8002348 <_ZN19AbstractCANProviderC1EjjjR13UtilityConfig>
 80023de:	4a05      	ldr	r2, [pc, #20]	@ (80023f4 <_ZN5G4CANC1EP19FDCAN_HandleTypeDefjR13UtilityConfig+0x34>)
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	601a      	str	r2, [r3, #0]
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	68ba      	ldr	r2, [r7, #8]
 80023e8:	641a      	str	r2, [r3, #64]	@ 0x40
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	4618      	mov	r0, r3
 80023ee:	3710      	adds	r7, #16
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	08018cc4 	.word	0x08018cc4

080023f8 <_ZN15SystemAllocatorC1EjR13UtilityConfig>:
#include <cyphal/allocators/allocator.h>

class SystemAllocator : public AbstractAllocator {
public:
	// TODO: do something with size value?
	explicit SystemAllocator(size_t size, UtilityConfig& utilities): AbstractAllocator(size, utilities) {};
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b084      	sub	sp, #16
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	60f8      	str	r0, [r7, #12]
 8002400:	60b9      	str	r1, [r7, #8]
 8002402:	607a      	str	r2, [r7, #4]
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	687a      	ldr	r2, [r7, #4]
 8002408:	68b9      	ldr	r1, [r7, #8]
 800240a:	4618      	mov	r0, r3
 800240c:	f7ff ff42 	bl	8002294 <_ZN17AbstractAllocatorC1EjR13UtilityConfig>
 8002410:	4a03      	ldr	r2, [pc, #12]	@ (8002420 <_ZN15SystemAllocatorC1EjR13UtilityConfig+0x28>)
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	601a      	str	r2, [r3, #0]
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	4618      	mov	r0, r3
 800241a:	3710      	adds	r7, #16
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}
 8002420:	08018ba8 	.word	0x08018ba8

08002424 <_ZSt4fabsf>:
  using ::fabs;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  fabs(float __x)
  { return __builtin_fabsf(__x); }
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	ed87 0a01 	vstr	s0, [r7, #4]
 800242e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002432:	eef0 7ae7 	vabs.f32	s15, s15
 8002436:	eeb0 0a67 	vmov.f32	s0, s15
 800243a:	370c      	adds	r7, #12
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr

08002444 <_ZSt8isfinitef>:
#endif

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_FP
  constexpr bool
  isfinite(float __x)
  { return __builtin_isfinite(__x); }
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0
 800244a:	ed87 0a01 	vstr	s0, [r7, #4]
 800244e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002452:	eef0 7ae7 	vabs.f32	s15, s15
 8002456:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8002488 <_ZSt8isfinitef+0x44>
 800245a:	eef4 7a47 	vcmp.f32	s15, s14
 800245e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002462:	bf8c      	ite	hi
 8002464:	2301      	movhi	r3, #1
 8002466:	2300      	movls	r3, #0
 8002468:	b2db      	uxtb	r3, r3
 800246a:	f083 0301 	eor.w	r3, r3, #1
 800246e:	b2db      	uxtb	r3, r3
 8002470:	2b00      	cmp	r3, #0
 8002472:	bf14      	ite	ne
 8002474:	2301      	movne	r3, #1
 8002476:	2300      	moveq	r3, #0
 8002478:	b2db      	uxtb	r3, r3
 800247a:	4618      	mov	r0, r3
 800247c:	370c      	adds	r7, #12
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	7f7fffff 	.word	0x7f7fffff

0800248c <nunavutChooseMin>:

// ---------------------------------------------------- HELPERS ----------------------------------------------------

/// Returns the smallest value.
static inline size_t nunavutChooseMin(const size_t a, const size_t b)
{
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
 8002494:	6039      	str	r1, [r7, #0]
    return (a < b) ? a : b;
 8002496:	687a      	ldr	r2, [r7, #4]
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	429a      	cmp	r2, r3
 800249c:	d201      	bcs.n	80024a2 <nunavutChooseMin+0x16>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	e000      	b.n	80024a4 <nunavutChooseMin+0x18>
 80024a2:	683b      	ldr	r3, [r7, #0]
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	370c      	adds	r7, #12
 80024a8:	46bd      	mov	sp, r7
 80024aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ae:	4770      	bx	lr

080024b0 <nunavutSaturateBufferFragmentBitLength>:
///         [--------------- fragment_offset_bits ---------------][--- fragment_length_bits ---]
///                                                               [-- out bits --]
///
static inline size_t nunavutSaturateBufferFragmentBitLength(
    const size_t buffer_size_bytes, const size_t fragment_offset_bits, const size_t fragment_length_bits)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b086      	sub	sp, #24
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	60f8      	str	r0, [r7, #12]
 80024b8:	60b9      	str	r1, [r7, #8]
 80024ba:	607a      	str	r2, [r7, #4]
    const size_t size_bits = (size_t)buffer_size_bytes * 8U;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	00db      	lsls	r3, r3, #3
 80024c0:	617b      	str	r3, [r7, #20]
    const size_t tail_bits = size_bits - nunavutChooseMin(size_bits, fragment_offset_bits);
 80024c2:	68b9      	ldr	r1, [r7, #8]
 80024c4:	6978      	ldr	r0, [r7, #20]
 80024c6:	f7ff ffe1 	bl	800248c <nunavutChooseMin>
 80024ca:	4602      	mov	r2, r0
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	1a9b      	subs	r3, r3, r2
 80024d0:	613b      	str	r3, [r7, #16]
    return nunavutChooseMin(fragment_length_bits, tail_bits);
 80024d2:	6939      	ldr	r1, [r7, #16]
 80024d4:	6878      	ldr	r0, [r7, #4]
 80024d6:	f7ff ffd9 	bl	800248c <nunavutChooseMin>
 80024da:	4603      	mov	r3, r0
}
 80024dc:	4618      	mov	r0, r3
 80024de:	3718      	adds	r7, #24
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}

080024e4 <nunavutCopyBits>:
static inline void nunavutCopyBits(void* const dst,
                                   const size_t dst_offset_bits,
                                   const size_t length_bits,
                                   const void* const src,
                                   const size_t src_offset_bits)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b092      	sub	sp, #72	@ 0x48
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	60f8      	str	r0, [r7, #12]
 80024ec:	60b9      	str	r1, [r7, #8]
 80024ee:	607a      	str	r2, [r7, #4]
 80024f0:	603b      	str	r3, [r7, #0]



    if ((0U == (src_offset_bits % 8U)) && (0U == (dst_offset_bits % 8U)))  // Aligned copy, optimized, most common case.
 80024f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80024f4:	f003 0307 	and.w	r3, r3, #7
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d145      	bne.n	8002588 <nunavutCopyBits+0xa4>
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	f003 0307 	and.w	r3, r3, #7
 8002502:	2b00      	cmp	r3, #0
 8002504:	d140      	bne.n	8002588 <nunavutCopyBits+0xa4>
    {
        const size_t length_bytes = (size_t)(length_bits / 8U);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	08db      	lsrs	r3, r3, #3
 800250a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        // Intentional violation of MISRA: Pointer arithmetics. This is done to remove the API constraint that
        // offsets be under 8 bits. Fewer constraints reduce the chance of API misuse.
        const uint8_t* const psrc = (src_offset_bits / 8U) + (const uint8_t*) src;  // NOSONAR NOLINT
 800250c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800250e:	08db      	lsrs	r3, r3, #3
 8002510:	683a      	ldr	r2, [r7, #0]
 8002512:	4413      	add	r3, r2
 8002514:	63bb      	str	r3, [r7, #56]	@ 0x38
        uint8_t*       const pdst = (dst_offset_bits / 8U) +       (uint8_t*) dst;  // NOSONAR NOLINT
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	08db      	lsrs	r3, r3, #3
 800251a:	68fa      	ldr	r2, [r7, #12]
 800251c:	4413      	add	r3, r2
 800251e:	637b      	str	r3, [r7, #52]	@ 0x34
        (void) memmove(pdst, psrc, length_bytes);
 8002520:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002522:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002524:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002526:	f012 fa72 	bl	8014a0e <memmove>
        const uint8_t length_mod = (uint8_t)(length_bits % 8U);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	b2db      	uxtb	r3, r3
 800252e:	f003 0307 	and.w	r3, r3, #7
 8002532:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
        if (0U != length_mod)  // If the length is unaligned, the last byte requires special treatment.
 8002536:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800253a:	2b00      	cmp	r3, #0
 800253c:	f000 808a 	beq.w	8002654 <nunavutCopyBits+0x170>
        {
            // Intentional violation of MISRA: Pointer arithmetics. It is unavoidable in this context.
            const uint8_t* const last_src = psrc + length_bytes;  // NOLINT NOSONAR
 8002540:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002542:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002544:	4413      	add	r3, r2
 8002546:	62fb      	str	r3, [r7, #44]	@ 0x2c
            uint8_t* const last_dst       = pdst + length_bytes;  // NOLINT NOSONAR
 8002548:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800254a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800254c:	4413      	add	r3, r2
 800254e:	62bb      	str	r3, [r7, #40]	@ 0x28

            const uint8_t mask = (uint8_t)((1U << length_mod) - 1U);
 8002550:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002554:	2201      	movs	r2, #1
 8002556:	fa02 f303 	lsl.w	r3, r2, r3
 800255a:	b2db      	uxtb	r3, r3
 800255c:	3b01      	subs	r3, #1
 800255e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            *last_dst = (*last_dst & (uint8_t)~mask) | (*last_src & mask);
 8002562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002564:	781a      	ldrb	r2, [r3, #0]
 8002566:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800256a:	43db      	mvns	r3, r3
 800256c:	b2db      	uxtb	r3, r3
 800256e:	4013      	ands	r3, r2
 8002570:	b2da      	uxtb	r2, r3
 8002572:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002574:	7819      	ldrb	r1, [r3, #0]
 8002576:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800257a:	400b      	ands	r3, r1
 800257c:	b2db      	uxtb	r3, r3
 800257e:	4313      	orrs	r3, r2
 8002580:	b2da      	uxtb	r2, r3
 8002582:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002584:	701a      	strb	r2, [r3, #0]
        }
    }
 8002586:	e065      	b.n	8002654 <nunavutCopyBits+0x170>
    else
    {
        // The algorithm was originally designed by Ben Dyer for Libuavcan v0:
        // https://github.com/OpenCyphal/libuavcan/blob/legacy-v0/libuavcan/src/marshal/uc_bit_array_copy.cpp
        // This version is modified for v1 where the bit order is the opposite.
        const uint8_t* const psrc = (const uint8_t*) src;
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	623b      	str	r3, [r7, #32]
        uint8_t*       const pdst =       (uint8_t*) dst;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	61fb      	str	r3, [r7, #28]
        size_t       src_off  = src_offset_bits;
 8002590:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002592:	647b      	str	r3, [r7, #68]	@ 0x44
        size_t       dst_off  = dst_offset_bits;
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	643b      	str	r3, [r7, #64]	@ 0x40
        const size_t last_bit = src_off + length_bits;
 8002598:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	4413      	add	r3, r2
 800259e:	61bb      	str	r3, [r7, #24]


        while (last_bit > src_off)
 80025a0:	e053      	b.n	800264a <nunavutCopyBits+0x166>
        {
            const uint8_t src_mod = (uint8_t)(src_off % 8U);
 80025a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	f003 0307 	and.w	r3, r3, #7
 80025aa:	75fb      	strb	r3, [r7, #23]
            const uint8_t dst_mod = (uint8_t)(dst_off % 8U);
 80025ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80025ae:	b2db      	uxtb	r3, r3
 80025b0:	f003 0307 	and.w	r3, r3, #7
 80025b4:	75bb      	strb	r3, [r7, #22]
            const uint8_t max_mod = (src_mod > dst_mod) ? src_mod : dst_mod;
 80025b6:	7dfa      	ldrb	r2, [r7, #23]
 80025b8:	7dbb      	ldrb	r3, [r7, #22]
 80025ba:	429a      	cmp	r2, r3
 80025bc:	d901      	bls.n	80025c2 <nunavutCopyBits+0xde>
 80025be:	7dfb      	ldrb	r3, [r7, #23]
 80025c0:	e000      	b.n	80025c4 <nunavutCopyBits+0xe0>
 80025c2:	7dbb      	ldrb	r3, [r7, #22]
 80025c4:	757b      	strb	r3, [r7, #21]
            const uint8_t size = (uint8_t) nunavutChooseMin(8U - max_mod, last_bit - src_off);
 80025c6:	7d7b      	ldrb	r3, [r7, #21]
 80025c8:	f1c3 0008 	rsb	r0, r3, #8
 80025cc:	69ba      	ldr	r2, [r7, #24]
 80025ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80025d0:	1ad3      	subs	r3, r2, r3
 80025d2:	4619      	mov	r1, r3
 80025d4:	f7ff ff5a 	bl	800248c <nunavutChooseMin>
 80025d8:	4603      	mov	r3, r0
 80025da:	753b      	strb	r3, [r7, #20]


            // Suppress a false warning from Clang-Tidy & Sonar that size is being over-shifted. It's not.
            const uint8_t mask = (uint8_t)((((1U << size) - 1U) << dst_mod) & 0xFFU);  // NOLINT NOSONAR
 80025dc:	7d3b      	ldrb	r3, [r7, #20]
 80025de:	2201      	movs	r2, #1
 80025e0:	fa02 f303 	lsl.w	r3, r2, r3
 80025e4:	1e5a      	subs	r2, r3, #1
 80025e6:	7dbb      	ldrb	r3, [r7, #22]
 80025e8:	fa02 f303 	lsl.w	r3, r2, r3
 80025ec:	74fb      	strb	r3, [r7, #19]

            // Intentional violation of MISRA: indexing on a pointer.
            // This simplifies the implementation greatly and avoids pointer arithmetics.
            const uint8_t in = (uint8_t)((uint8_t)(psrc[src_off / 8U] >> src_mod) << dst_mod) & 0xFFU;  // NOSONAR
 80025ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80025f0:	08db      	lsrs	r3, r3, #3
 80025f2:	6a3a      	ldr	r2, [r7, #32]
 80025f4:	4413      	add	r3, r2
 80025f6:	781b      	ldrb	r3, [r3, #0]
 80025f8:	461a      	mov	r2, r3
 80025fa:	7dfb      	ldrb	r3, [r7, #23]
 80025fc:	fa42 f303 	asr.w	r3, r2, r3
 8002600:	b2db      	uxtb	r3, r3
 8002602:	461a      	mov	r2, r3
 8002604:	7dbb      	ldrb	r3, [r7, #22]
 8002606:	fa02 f303 	lsl.w	r3, r2, r3
 800260a:	74bb      	strb	r3, [r7, #18]
            // Intentional violation of MISRA: indexing on a pointer.
            // This simplifies the implementation greatly and avoids pointer arithmetics.
            const uint8_t a = pdst[dst_off / 8U] & ((uint8_t) ~mask);  // NOSONAR
 800260c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800260e:	08db      	lsrs	r3, r3, #3
 8002610:	69fa      	ldr	r2, [r7, #28]
 8002612:	4413      	add	r3, r2
 8002614:	781a      	ldrb	r2, [r3, #0]
 8002616:	7cfb      	ldrb	r3, [r7, #19]
 8002618:	43db      	mvns	r3, r3
 800261a:	b2db      	uxtb	r3, r3
 800261c:	4013      	ands	r3, r2
 800261e:	747b      	strb	r3, [r7, #17]
            const uint8_t b = in & mask;
 8002620:	7cba      	ldrb	r2, [r7, #18]
 8002622:	7cfb      	ldrb	r3, [r7, #19]
 8002624:	4013      	ands	r3, r2
 8002626:	743b      	strb	r3, [r7, #16]
            // Intentional violation of MISRA: indexing on a pointer.
            // This simplifies the implementation greatly and avoids pointer arithmetics.
            pdst[dst_off / 8U] = a | b;  // NOSONAR
 8002628:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800262a:	08db      	lsrs	r3, r3, #3
 800262c:	69fa      	ldr	r2, [r7, #28]
 800262e:	4413      	add	r3, r2
 8002630:	7c79      	ldrb	r1, [r7, #17]
 8002632:	7c3a      	ldrb	r2, [r7, #16]
 8002634:	430a      	orrs	r2, r1
 8002636:	b2d2      	uxtb	r2, r2
 8002638:	701a      	strb	r2, [r3, #0]
            src_off += size;
 800263a:	7d3b      	ldrb	r3, [r7, #20]
 800263c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800263e:	4413      	add	r3, r2
 8002640:	647b      	str	r3, [r7, #68]	@ 0x44
            dst_off += size;
 8002642:	7d3b      	ldrb	r3, [r7, #20]
 8002644:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002646:	4413      	add	r3, r2
 8002648:	643b      	str	r3, [r7, #64]	@ 0x40
        while (last_bit > src_off)
 800264a:	69ba      	ldr	r2, [r7, #24]
 800264c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800264e:	429a      	cmp	r2, r3
 8002650:	d8a7      	bhi.n	80025a2 <nunavutCopyBits+0xbe>
        }

    }
}
 8002652:	e000      	b.n	8002656 <nunavutCopyBits+0x172>
    }
 8002654:	bf00      	nop
}
 8002656:	bf00      	nop
 8002658:	3748      	adds	r7, #72	@ 0x48
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}

0800265e <nunavutGetBits>:
static inline void nunavutGetBits(void* const output,
                                  const void* const buf,
                                  const size_t buf_size_bytes,
                                  const size_t off_bits,
                                  const size_t len_bits)
{
 800265e:	b580      	push	{r7, lr}
 8002660:	b088      	sub	sp, #32
 8002662:	af02      	add	r7, sp, #8
 8002664:	60f8      	str	r0, [r7, #12]
 8002666:	60b9      	str	r1, [r7, #8]
 8002668:	607a      	str	r2, [r7, #4]
 800266a:	603b      	str	r3, [r7, #0]


    const size_t sat_bits = nunavutSaturateBufferFragmentBitLength(buf_size_bytes, off_bits, len_bits);
 800266c:	6a3a      	ldr	r2, [r7, #32]
 800266e:	6839      	ldr	r1, [r7, #0]
 8002670:	6878      	ldr	r0, [r7, #4]
 8002672:	f7ff ff1d 	bl	80024b0 <nunavutSaturateBufferFragmentBitLength>
 8002676:	6178      	str	r0, [r7, #20]
    // Apply implicit zero extension. Normally, this is a no-op unless (len_bits > sat_bits) or (len_bits % 8 != 0).
    // The former case ensures that if we're copying <8 bits, the MSB in the destination will be zeroed out.
    (void) memset(((uint8_t*)output) + (sat_bits / 8U), 0, ((len_bits + 7U) / 8U) - (sat_bits / 8U));
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	08db      	lsrs	r3, r3, #3
 800267c:	68fa      	ldr	r2, [r7, #12]
 800267e:	18d0      	adds	r0, r2, r3
 8002680:	6a3b      	ldr	r3, [r7, #32]
 8002682:	3307      	adds	r3, #7
 8002684:	08da      	lsrs	r2, r3, #3
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	08db      	lsrs	r3, r3, #3
 800268a:	1ad3      	subs	r3, r2, r3
 800268c:	461a      	mov	r2, r3
 800268e:	2100      	movs	r1, #0
 8002690:	f012 f9d7 	bl	8014a42 <memset>
    nunavutCopyBits(output, 0U, sat_bits, buf, off_bits);
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	9300      	str	r3, [sp, #0]
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	697a      	ldr	r2, [r7, #20]
 800269c:	2100      	movs	r1, #0
 800269e:	68f8      	ldr	r0, [r7, #12]
 80026a0:	f7ff ff20 	bl	80024e4 <nunavutCopyBits>
}
 80026a4:	bf00      	nop
 80026a6:	3718      	adds	r7, #24
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}

080026ac <nunavutSetUxx>:
    uint8_t* const buf,
    const size_t buf_size_bytes,
    const size_t off_bits,
    const uint64_t value,
    const uint8_t len_bits)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b088      	sub	sp, #32
 80026b0:	af02      	add	r7, sp, #8
 80026b2:	60f8      	str	r0, [r7, #12]
 80026b4:	60b9      	str	r1, [r7, #8]
 80026b6:	607a      	str	r2, [r7, #4]
    static_assert(64U == (sizeof(uint64_t) * 8U), "Unexpected size of uint64_t");

    if ((buf_size_bytes * 8) < (off_bits + len_bits))
 80026b8:	68bb      	ldr	r3, [r7, #8]
 80026ba:	00da      	lsls	r2, r3, #3
 80026bc:	f897 1028 	ldrb.w	r1, [r7, #40]	@ 0x28
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	440b      	add	r3, r1
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d202      	bcs.n	80026ce <nunavutSetUxx+0x22>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 80026c8:	f06f 0302 	mvn.w	r3, #2
 80026cc:	e010      	b.n	80026f0 <nunavutSetUxx+0x44>
    }
    const size_t saturated_len_bits = nunavutChooseMin(len_bits, 64U);
 80026ce:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80026d2:	2140      	movs	r1, #64	@ 0x40
 80026d4:	4618      	mov	r0, r3
 80026d6:	f7ff fed9 	bl	800248c <nunavutChooseMin>
 80026da:	6178      	str	r0, [r7, #20]
    nunavutCopyBits(buf, off_bits, saturated_len_bits, (const uint8_t*) &value, 0U);
 80026dc:	2300      	movs	r3, #0
 80026de:	9300      	str	r3, [sp, #0]
 80026e0:	f107 0320 	add.w	r3, r7, #32
 80026e4:	697a      	ldr	r2, [r7, #20]
 80026e6:	6879      	ldr	r1, [r7, #4]
 80026e8:	68f8      	ldr	r0, [r7, #12]
 80026ea:	f7ff fefb 	bl	80024e4 <nunavutCopyBits>
    return NUNAVUT_SUCCESS;
 80026ee:	2300      	movs	r3, #0
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	3718      	adds	r7, #24
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd80      	pop	{r7, pc}

080026f8 <nunavutGetU16>:

static inline uint16_t nunavutGetU16(const uint8_t* const buf,
                                     const size_t buf_size_bytes,
                                     const size_t off_bits,
                                     const uint8_t len_bits)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b088      	sub	sp, #32
 80026fc:	af02      	add	r7, sp, #8
 80026fe:	60f8      	str	r0, [r7, #12]
 8002700:	60b9      	str	r1, [r7, #8]
 8002702:	607a      	str	r2, [r7, #4]
 8002704:	70fb      	strb	r3, [r7, #3]

    const size_t bits = nunavutSaturateBufferFragmentBitLength(buf_size_bytes, off_bits, nunavutChooseMin(len_bits, 16U));
 8002706:	78fb      	ldrb	r3, [r7, #3]
 8002708:	2110      	movs	r1, #16
 800270a:	4618      	mov	r0, r3
 800270c:	f7ff febe 	bl	800248c <nunavutChooseMin>
 8002710:	4603      	mov	r3, r0
 8002712:	461a      	mov	r2, r3
 8002714:	6879      	ldr	r1, [r7, #4]
 8002716:	68b8      	ldr	r0, [r7, #8]
 8002718:	f7ff feca 	bl	80024b0 <nunavutSaturateBufferFragmentBitLength>
 800271c:	6178      	str	r0, [r7, #20]

    uint16_t val = 0U;
 800271e:	2300      	movs	r3, #0
 8002720:	827b      	strh	r3, [r7, #18]
    nunavutCopyBits(&val, 0U, bits, buf, off_bits);
 8002722:	f107 0012 	add.w	r0, r7, #18
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	9300      	str	r3, [sp, #0]
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	697a      	ldr	r2, [r7, #20]
 800272e:	2100      	movs	r1, #0
 8002730:	f7ff fed8 	bl	80024e4 <nunavutCopyBits>
    return val;
 8002734:	8a7b      	ldrh	r3, [r7, #18]
}
 8002736:	4618      	mov	r0, r3
 8002738:	3718      	adds	r7, #24
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}

0800273e <nunavutGetU32>:

static inline uint32_t nunavutGetU32(const uint8_t* const buf,
                                     const size_t buf_size_bytes,
                                     const size_t off_bits,
                                     const uint8_t len_bits)
{
 800273e:	b580      	push	{r7, lr}
 8002740:	b088      	sub	sp, #32
 8002742:	af02      	add	r7, sp, #8
 8002744:	60f8      	str	r0, [r7, #12]
 8002746:	60b9      	str	r1, [r7, #8]
 8002748:	607a      	str	r2, [r7, #4]
 800274a:	70fb      	strb	r3, [r7, #3]

    const size_t bits = nunavutSaturateBufferFragmentBitLength(buf_size_bytes, off_bits, nunavutChooseMin(len_bits, 32U));
 800274c:	78fb      	ldrb	r3, [r7, #3]
 800274e:	2120      	movs	r1, #32
 8002750:	4618      	mov	r0, r3
 8002752:	f7ff fe9b 	bl	800248c <nunavutChooseMin>
 8002756:	4603      	mov	r3, r0
 8002758:	461a      	mov	r2, r3
 800275a:	6879      	ldr	r1, [r7, #4]
 800275c:	68b8      	ldr	r0, [r7, #8]
 800275e:	f7ff fea7 	bl	80024b0 <nunavutSaturateBufferFragmentBitLength>
 8002762:	6178      	str	r0, [r7, #20]

    uint32_t val = 0U;
 8002764:	2300      	movs	r3, #0
 8002766:	613b      	str	r3, [r7, #16]
    nunavutCopyBits(&val, 0U, bits, buf, off_bits);
 8002768:	f107 0010 	add.w	r0, r7, #16
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	9300      	str	r3, [sp, #0]
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	697a      	ldr	r2, [r7, #20]
 8002774:	2100      	movs	r1, #0
 8002776:	f7ff feb5 	bl	80024e4 <nunavutCopyBits>
    return val;
 800277a:	693b      	ldr	r3, [r7, #16]
}
 800277c:	4618      	mov	r0, r3
 800277e:	3718      	adds	r7, #24
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}

08002784 <nunavutFloat16Pack>:
              "The target platform does not support IEEE754 floating point operations.");
static_assert(32U == (sizeof(float) * 8U), "Unsupported floating point model");

/// Converts a single-precision float into the binary representation of the value as a half-precision IEEE754 value.
static inline uint16_t nunavutFloat16Pack(const float value)
{
 8002784:	b480      	push	{r7}
 8002786:	b08b      	sub	sp, #44	@ 0x2c
 8002788:	af00      	add	r7, sp, #0
 800278a:	ed87 0a01 	vstr	s0, [r7, #4]
        uint32_t bits;
        float real;
    } Float32Bits;

    // The no-lint statements suppress the warning about the use of union. This is required for low-level bit access.
    const uint32_t round_mask = ~(uint32_t) 0x0FFFU;
 800278e:	4b2b      	ldr	r3, [pc, #172]	@ (800283c <nunavutFloat16Pack+0xb8>)
 8002790:	623b      	str	r3, [r7, #32]
    Float32Bits    f32inf;  // NOSONAR
    Float32Bits    f16inf;  // NOSONAR
    Float32Bits    magic;   // NOSONAR
    Float32Bits    in;      // NOSONAR
    f32inf.bits = ((uint32_t) 255U) << 23U;
 8002792:	f04f 43ff 	mov.w	r3, #2139095040	@ 0x7f800000
 8002796:	61bb      	str	r3, [r7, #24]
    f16inf.bits = ((uint32_t) 31U) << 23U;
 8002798:	f04f 6378 	mov.w	r3, #260046848	@ 0xf800000
 800279c:	617b      	str	r3, [r7, #20]
    magic.bits = ((uint32_t) 15U) << 23U;
 800279e:	f04f 63f0 	mov.w	r3, #125829120	@ 0x7800000
 80027a2:	613b      	str	r3, [r7, #16]
    in.real = value;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	60fb      	str	r3, [r7, #12]
    const uint32_t sign = in.bits & (((uint32_t) 1U) << 31U);
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80027ae:	61fb      	str	r3, [r7, #28]
    in.bits ^= sign;
 80027b0:	68fa      	ldr	r2, [r7, #12]
 80027b2:	69fb      	ldr	r3, [r7, #28]
 80027b4:	4053      	eors	r3, r2
 80027b6:	60fb      	str	r3, [r7, #12]
    uint16_t out = 0;
 80027b8:	2300      	movs	r3, #0
 80027ba:	84fb      	strh	r3, [r7, #38]	@ 0x26
    if (in.bits >= f32inf.bits)
 80027bc:	68fa      	ldr	r2, [r7, #12]
 80027be:	69bb      	ldr	r3, [r7, #24]
 80027c0:	429a      	cmp	r2, r3
 80027c2:	d313      	bcc.n	80027ec <nunavutFloat16Pack+0x68>
    {
        if ((in.bits & 0x7FFFFFUL) != 0)
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d003      	beq.n	80027d6 <nunavutFloat16Pack+0x52>
        {
            out = 0x7E00U;
 80027ce:	f44f 43fc 	mov.w	r3, #32256	@ 0x7e00
 80027d2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80027d4:	e025      	b.n	8002822 <nunavutFloat16Pack+0x9e>
        }
        else
        {
            out = (in.bits > f32inf.bits) ? (uint16_t) 0x7FFFU : (uint16_t) 0x7C00U;
 80027d6:	68fa      	ldr	r2, [r7, #12]
 80027d8:	69bb      	ldr	r3, [r7, #24]
 80027da:	429a      	cmp	r2, r3
 80027dc:	d902      	bls.n	80027e4 <nunavutFloat16Pack+0x60>
 80027de:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80027e2:	e001      	b.n	80027e8 <nunavutFloat16Pack+0x64>
 80027e4:	f44f 43f8 	mov.w	r3, #31744	@ 0x7c00
 80027e8:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80027ea:	e01a      	b.n	8002822 <nunavutFloat16Pack+0x9e>
        }
    }
    else
    {
        in.bits &= round_mask;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80027f2:	f023 030f 	bic.w	r3, r3, #15
 80027f6:	60fb      	str	r3, [r7, #12]
        in.real *= magic.real;
 80027f8:	ed97 7a03 	vldr	s14, [r7, #12]
 80027fc:	edd7 7a04 	vldr	s15, [r7, #16]
 8002800:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002804:	edc7 7a03 	vstr	s15, [r7, #12]
        in.bits -= round_mask;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800280e:	60fb      	str	r3, [r7, #12]
        if (in.bits > f16inf.bits)
 8002810:	68fa      	ldr	r2, [r7, #12]
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	429a      	cmp	r2, r3
 8002816:	d901      	bls.n	800281c <nunavutFloat16Pack+0x98>
        {
            in.bits = f16inf.bits;
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	60fb      	str	r3, [r7, #12]
        }
        out = (uint16_t)(in.bits >> 13U);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	0b5b      	lsrs	r3, r3, #13
 8002820:	84fb      	strh	r3, [r7, #38]	@ 0x26
    }
    out |= (uint16_t)(sign >> 16U);
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	0c1b      	lsrs	r3, r3, #16
 8002826:	b29a      	uxth	r2, r3
 8002828:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800282a:	4313      	orrs	r3, r2
 800282c:	84fb      	strh	r3, [r7, #38]	@ 0x26
    return out;
 800282e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 8002830:	4618      	mov	r0, r3
 8002832:	372c      	adds	r7, #44	@ 0x2c
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr
 800283c:	fffff000 	.word	0xfffff000

08002840 <nunavutFloat16Unpack>:

static inline float nunavutFloat16Unpack(const uint16_t value)
{
 8002840:	b480      	push	{r7}
 8002842:	b087      	sub	sp, #28
 8002844:	af00      	add	r7, sp, #0
 8002846:	4603      	mov	r3, r0
 8002848:	80fb      	strh	r3, [r7, #6]

    // The no-lint statements suppress the warning about the use of union. This is required for low-level bit access.
    Float32Bits magic;    // NOSONAR
    Float32Bits inf_nan;  // NOSONAR
    Float32Bits out;      // NOSONAR
    magic.bits = ((uint32_t) 0xEFU) << 23U;
 800284a:	f04f 43ef 	mov.w	r3, #2004877312	@ 0x77800000
 800284e:	617b      	str	r3, [r7, #20]
    inf_nan.bits = ((uint32_t) 0x8FU) << 23U;
 8002850:	f04f 438f 	mov.w	r3, #1199570944	@ 0x47800000
 8002854:	613b      	str	r3, [r7, #16]
    out.bits = ((uint32_t)(value & 0x7FFFU)) << 13U;
 8002856:	88fb      	ldrh	r3, [r7, #6]
 8002858:	035a      	lsls	r2, r3, #13
 800285a:	4b14      	ldr	r3, [pc, #80]	@ (80028ac <nunavutFloat16Unpack+0x6c>)
 800285c:	4013      	ands	r3, r2
 800285e:	60fb      	str	r3, [r7, #12]
    out.real *= magic.real;
 8002860:	ed97 7a03 	vldr	s14, [r7, #12]
 8002864:	edd7 7a05 	vldr	s15, [r7, #20]
 8002868:	ee67 7a27 	vmul.f32	s15, s14, s15
 800286c:	edc7 7a03 	vstr	s15, [r7, #12]
    if (out.real >= inf_nan.real)
 8002870:	ed97 7a03 	vldr	s14, [r7, #12]
 8002874:	edd7 7a04 	vldr	s15, [r7, #16]
 8002878:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800287c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002880:	db03      	blt.n	800288a <nunavutFloat16Unpack+0x4a>
    {
        out.bits |= ((uint32_t) 0xFFU) << 23U;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	f043 43ff 	orr.w	r3, r3, #2139095040	@ 0x7f800000
 8002888:	60fb      	str	r3, [r7, #12]
    }
    out.bits |= ((uint32_t)(value & 0x8000U)) << 16U;
 800288a:	68fa      	ldr	r2, [r7, #12]
 800288c:	88fb      	ldrh	r3, [r7, #6]
 800288e:	041b      	lsls	r3, r3, #16
 8002890:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002894:	4313      	orrs	r3, r2
 8002896:	60fb      	str	r3, [r7, #12]
    return out.real;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	ee07 3a90 	vmov	s15, r3
}
 800289e:	eeb0 0a67 	vmov.f32	s0, s15
 80028a2:	371c      	adds	r7, #28
 80028a4:	46bd      	mov	sp, r7
 80028a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028aa:	4770      	bx	lr
 80028ac:	0fffe000 	.word	0x0fffe000

080028b0 <nunavutGetF16>:

static inline float nunavutGetF16(
    const uint8_t* const buf,
    const size_t buf_size_bytes,
    const size_t off_bits)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b084      	sub	sp, #16
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	60f8      	str	r0, [r7, #12]
 80028b8:	60b9      	str	r1, [r7, #8]
 80028ba:	607a      	str	r2, [r7, #4]
    return nunavutFloat16Unpack(nunavutGetU16(buf, buf_size_bytes, off_bits, 16U));
 80028bc:	2310      	movs	r3, #16
 80028be:	687a      	ldr	r2, [r7, #4]
 80028c0:	68b9      	ldr	r1, [r7, #8]
 80028c2:	68f8      	ldr	r0, [r7, #12]
 80028c4:	f7ff ff18 	bl	80026f8 <nunavutGetU16>
 80028c8:	4603      	mov	r3, r0
 80028ca:	4618      	mov	r0, r3
 80028cc:	f7ff ffb8 	bl	8002840 <nunavutFloat16Unpack>
 80028d0:	eef0 7a40 	vmov.f32	s15, s0
}
 80028d4:	eeb0 0a67 	vmov.f32	s0, s15
 80028d8:	3710      	adds	r7, #16
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}

080028de <nunavutGetF32>:

static inline float nunavutGetF32(
    const uint8_t* const buf,
    const size_t buf_size_bytes,
    const size_t off_bits)
{
 80028de:	b580      	push	{r7, lr}
 80028e0:	b086      	sub	sp, #24
 80028e2:	af00      	add	r7, sp, #0
 80028e4:	60f8      	str	r0, [r7, #12]
 80028e6:	60b9      	str	r1, [r7, #8]
 80028e8:	607a      	str	r2, [r7, #4]
    // clear. In the future we may add a more generic conversion that is platform-invariant.
    union  // NOSONAR
    {
        uint32_t in;
        float fl;
    } const tmp = {nunavutGetU32(buf, buf_size_bytes, off_bits, 32U)};
 80028ea:	2320      	movs	r3, #32
 80028ec:	687a      	ldr	r2, [r7, #4]
 80028ee:	68b9      	ldr	r1, [r7, #8]
 80028f0:	68f8      	ldr	r0, [r7, #12]
 80028f2:	f7ff ff24 	bl	800273e <nunavutGetU32>
 80028f6:	4603      	mov	r3, r0
 80028f8:	617b      	str	r3, [r7, #20]
    return tmp.fl;
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	ee07 3a90 	vmov	s15, r3
}
 8002900:	eeb0 0a67 	vmov.f32	s0, s15
 8002904:	3718      	adds	r7, #24
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}

0800290a <uavcan_node_Health_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Health_1_0_serialize_(
    const uavcan_node_Health_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 800290a:	b580      	push	{r7, lr}
 800290c:	b08c      	sub	sp, #48	@ 0x30
 800290e:	af04      	add	r7, sp, #16
 8002910:	60f8      	str	r0, [r7, #12]
 8002912:	60b9      	str	r1, [r7, #8]
 8002914:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d005      	beq.n	8002928 <uavcan_node_Health_1_0_serialize_+0x1e>
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d002      	beq.n	8002928 <uavcan_node_Health_1_0_serialize_+0x1e>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d102      	bne.n	800292e <uavcan_node_Health_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002928:	f06f 0301 	mvn.w	r3, #1
 800292c:	e048      	b.n	80029c0 <uavcan_node_Health_1_0_serialize_+0xb6>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	617b      	str	r3, [r7, #20]
    if ((8U * (size_t) capacity_bytes) < 8UL)
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	00db      	lsls	r3, r3, #3
 8002938:	2b07      	cmp	r3, #7
 800293a:	d802      	bhi.n	8002942 <uavcan_node_Health_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 800293c:	f06f 0302 	mvn.w	r3, #2
 8002940:	e03e      	b.n	80029c0 <uavcan_node_Health_1_0_serialize_+0xb6>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8002942:	2300      	movs	r3, #0
 8002944:	61fb      	str	r3, [r7, #28]


    {   // saturated uint2 value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2ULL) <= (capacity_bytes * 8U));
        uint8_t _sat0_ = obj->value;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	781b      	ldrb	r3, [r3, #0]
 800294a:	76fb      	strb	r3, [r7, #27]
        if (_sat0_ > 3U)
 800294c:	7efb      	ldrb	r3, [r7, #27]
 800294e:	2b03      	cmp	r3, #3
 8002950:	d901      	bls.n	8002956 <uavcan_node_Health_1_0_serialize_+0x4c>
        {
            _sat0_ = 3U;
 8002952:	2303      	movs	r3, #3
 8002954:	76fb      	strb	r3, [r7, #27]
        }
        buffer[offset_bits / 8U] = (uint8_t)(_sat0_);  // C std, 6.3.1.3 Signed and unsigned integers
 8002956:	69fb      	ldr	r3, [r7, #28]
 8002958:	08db      	lsrs	r3, r3, #3
 800295a:	68ba      	ldr	r2, [r7, #8]
 800295c:	4413      	add	r3, r2
 800295e:	7efa      	ldrb	r2, [r7, #27]
 8002960:	701a      	strb	r2, [r3, #0]
        offset_bits += 2U;
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	3302      	adds	r3, #2
 8002966:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002968:	69fb      	ldr	r3, [r7, #28]
 800296a:	f003 0307 	and.w	r3, r3, #7
 800296e:	2b00      	cmp	r3, #0
 8002970:	d021      	beq.n	80029b6 <uavcan_node_Health_1_0_serialize_+0xac>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	b2db      	uxtb	r3, r3
 8002976:	f003 0307 	and.w	r3, r3, #7
 800297a:	b2db      	uxtb	r3, r3
 800297c:	f1c3 0308 	rsb	r3, r3, #8
 8002980:	74fb      	strb	r3, [r7, #19]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8002982:	7cfb      	ldrb	r3, [r7, #19]
 8002984:	9302      	str	r3, [sp, #8]
 8002986:	f04f 0200 	mov.w	r2, #0
 800298a:	f04f 0300 	mov.w	r3, #0
 800298e:	e9cd 2300 	strd	r2, r3, [sp]
 8002992:	69fa      	ldr	r2, [r7, #28]
 8002994:	6979      	ldr	r1, [r7, #20]
 8002996:	68b8      	ldr	r0, [r7, #8]
 8002998:	f7ff fe88 	bl	80026ac <nunavutSetUxx>
 800299c:	4603      	mov	r3, r0
 800299e:	74bb      	strb	r3, [r7, #18]
        if (_err0_ < 0)
 80029a0:	f997 3012 	ldrsb.w	r3, [r7, #18]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	da02      	bge.n	80029ae <uavcan_node_Health_1_0_serialize_+0xa4>
        {
            return _err0_;
 80029a8:	f997 3012 	ldrsb.w	r3, [r7, #18]
 80029ac:	e008      	b.n	80029c0 <uavcan_node_Health_1_0_serialize_+0xb6>
        }
        offset_bits += _pad0_;
 80029ae:	7cfb      	ldrb	r3, [r7, #19]
 80029b0:	69fa      	ldr	r2, [r7, #28]
 80029b2:	4413      	add	r3, r2
 80029b4:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 8ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80029b6:	69fb      	ldr	r3, [r7, #28]
 80029b8:	08da      	lsrs	r2, r3, #3
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 80029be:	2300      	movs	r3, #0
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	3720      	adds	r7, #32
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}

080029c8 <uavcan_node_Health_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Health_1_0_deserialize_(
    uavcan_node_Health_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b088      	sub	sp, #32
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	60f8      	str	r0, [r7, #12]
 80029d0:	60b9      	str	r1, [r7, #8]
 80029d2:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d009      	beq.n	80029ee <uavcan_node_Health_1_0_deserialize_+0x26>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d006      	beq.n	80029ee <uavcan_node_Health_1_0_deserialize_+0x26>
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d106      	bne.n	80029f4 <uavcan_node_Health_1_0_deserialize_+0x2c>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d002      	beq.n	80029f4 <uavcan_node_Health_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80029ee:	f06f 0301 	mvn.w	r3, #1
 80029f2:	e030      	b.n	8002a56 <uavcan_node_Health_1_0_deserialize_+0x8e>
    }
    if (buffer == NULL)
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d101      	bne.n	80029fe <uavcan_node_Health_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 80029fa:	4b19      	ldr	r3, [pc, #100]	@ (8002a60 <uavcan_node_Health_1_0_deserialize_+0x98>)
 80029fc:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8002a04:	69fb      	ldr	r3, [r7, #28]
 8002a06:	00db      	lsls	r3, r3, #3
 8002a08:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	617b      	str	r3, [r7, #20]



    // saturated uint2 value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    if ((offset_bits + 2U) <= capacity_bits)
 8002a0e:	697b      	ldr	r3, [r7, #20]
 8002a10:	3302      	adds	r3, #2
 8002a12:	69ba      	ldr	r2, [r7, #24]
 8002a14:	429a      	cmp	r2, r3
 8002a16:	d30a      	bcc.n	8002a2e <uavcan_node_Health_1_0_deserialize_+0x66>
    {
        out_obj->value = buffer[offset_bits / 8U] & 3U;
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	08db      	lsrs	r3, r3, #3
 8002a1c:	68ba      	ldr	r2, [r7, #8]
 8002a1e:	4413      	add	r3, r2
 8002a20:	781b      	ldrb	r3, [r3, #0]
 8002a22:	f003 0303 	and.w	r3, r3, #3
 8002a26:	b2da      	uxtb	r2, r3
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	701a      	strb	r2, [r3, #0]
 8002a2c:	e002      	b.n	8002a34 <uavcan_node_Health_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value = 0U;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	2200      	movs	r2, #0
 8002a32:	701a      	strb	r2, [r3, #0]
    }
    offset_bits += 2U;
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	3302      	adds	r3, #2
 8002a38:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002a3a:	697b      	ldr	r3, [r7, #20]
 8002a3c:	3307      	adds	r3, #7
 8002a3e:	f023 0307 	bic.w	r3, r3, #7
 8002a42:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8002a44:	69b9      	ldr	r1, [r7, #24]
 8002a46:	6978      	ldr	r0, [r7, #20]
 8002a48:	f7ff fd20 	bl	800248c <nunavutChooseMin>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	08da      	lsrs	r2, r3, #3
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8002a54:	2300      	movs	r3, #0
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	3720      	adds	r7, #32
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	08018a70 	.word	0x08018a70

08002a64 <uavcan_node_Mode_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Mode_1_0_serialize_(
    const uavcan_node_Mode_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b08c      	sub	sp, #48	@ 0x30
 8002a68:	af04      	add	r7, sp, #16
 8002a6a:	60f8      	str	r0, [r7, #12]
 8002a6c:	60b9      	str	r1, [r7, #8]
 8002a6e:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d005      	beq.n	8002a82 <uavcan_node_Mode_1_0_serialize_+0x1e>
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d002      	beq.n	8002a82 <uavcan_node_Mode_1_0_serialize_+0x1e>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d102      	bne.n	8002a88 <uavcan_node_Mode_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002a82:	f06f 0301 	mvn.w	r3, #1
 8002a86:	e048      	b.n	8002b1a <uavcan_node_Mode_1_0_serialize_+0xb6>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	617b      	str	r3, [r7, #20]
    if ((8U * (size_t) capacity_bytes) < 8UL)
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	00db      	lsls	r3, r3, #3
 8002a92:	2b07      	cmp	r3, #7
 8002a94:	d802      	bhi.n	8002a9c <uavcan_node_Mode_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8002a96:	f06f 0302 	mvn.w	r3, #2
 8002a9a:	e03e      	b.n	8002b1a <uavcan_node_Mode_1_0_serialize_+0xb6>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	61fb      	str	r3, [r7, #28]


    {   // saturated uint3 value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 3ULL) <= (capacity_bytes * 8U));
        uint8_t _sat0_ = obj->value;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	781b      	ldrb	r3, [r3, #0]
 8002aa4:	76fb      	strb	r3, [r7, #27]
        if (_sat0_ > 7U)
 8002aa6:	7efb      	ldrb	r3, [r7, #27]
 8002aa8:	2b07      	cmp	r3, #7
 8002aaa:	d901      	bls.n	8002ab0 <uavcan_node_Mode_1_0_serialize_+0x4c>
        {
            _sat0_ = 7U;
 8002aac:	2307      	movs	r3, #7
 8002aae:	76fb      	strb	r3, [r7, #27]
        }
        buffer[offset_bits / 8U] = (uint8_t)(_sat0_);  // C std, 6.3.1.3 Signed and unsigned integers
 8002ab0:	69fb      	ldr	r3, [r7, #28]
 8002ab2:	08db      	lsrs	r3, r3, #3
 8002ab4:	68ba      	ldr	r2, [r7, #8]
 8002ab6:	4413      	add	r3, r2
 8002ab8:	7efa      	ldrb	r2, [r7, #27]
 8002aba:	701a      	strb	r2, [r3, #0]
        offset_bits += 3U;
 8002abc:	69fb      	ldr	r3, [r7, #28]
 8002abe:	3303      	adds	r3, #3
 8002ac0:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002ac2:	69fb      	ldr	r3, [r7, #28]
 8002ac4:	f003 0307 	and.w	r3, r3, #7
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d021      	beq.n	8002b10 <uavcan_node_Mode_1_0_serialize_+0xac>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8002acc:	69fb      	ldr	r3, [r7, #28]
 8002ace:	b2db      	uxtb	r3, r3
 8002ad0:	f003 0307 	and.w	r3, r3, #7
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	f1c3 0308 	rsb	r3, r3, #8
 8002ada:	74fb      	strb	r3, [r7, #19]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8002adc:	7cfb      	ldrb	r3, [r7, #19]
 8002ade:	9302      	str	r3, [sp, #8]
 8002ae0:	f04f 0200 	mov.w	r2, #0
 8002ae4:	f04f 0300 	mov.w	r3, #0
 8002ae8:	e9cd 2300 	strd	r2, r3, [sp]
 8002aec:	69fa      	ldr	r2, [r7, #28]
 8002aee:	6979      	ldr	r1, [r7, #20]
 8002af0:	68b8      	ldr	r0, [r7, #8]
 8002af2:	f7ff fddb 	bl	80026ac <nunavutSetUxx>
 8002af6:	4603      	mov	r3, r0
 8002af8:	74bb      	strb	r3, [r7, #18]
        if (_err0_ < 0)
 8002afa:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	da02      	bge.n	8002b08 <uavcan_node_Mode_1_0_serialize_+0xa4>
        {
            return _err0_;
 8002b02:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8002b06:	e008      	b.n	8002b1a <uavcan_node_Mode_1_0_serialize_+0xb6>
        }
        offset_bits += _pad0_;
 8002b08:	7cfb      	ldrb	r3, [r7, #19]
 8002b0a:	69fa      	ldr	r2, [r7, #28]
 8002b0c:	4413      	add	r3, r2
 8002b0e:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 8ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8002b10:	69fb      	ldr	r3, [r7, #28]
 8002b12:	08da      	lsrs	r2, r3, #3
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8002b18:	2300      	movs	r3, #0
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3720      	adds	r7, #32
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
	...

08002b24 <uavcan_node_Mode_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Mode_1_0_deserialize_(
    uavcan_node_Mode_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b088      	sub	sp, #32
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	60f8      	str	r0, [r7, #12]
 8002b2c:	60b9      	str	r1, [r7, #8]
 8002b2e:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d009      	beq.n	8002b4a <uavcan_node_Mode_1_0_deserialize_+0x26>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d006      	beq.n	8002b4a <uavcan_node_Mode_1_0_deserialize_+0x26>
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d106      	bne.n	8002b50 <uavcan_node_Mode_1_0_deserialize_+0x2c>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d002      	beq.n	8002b50 <uavcan_node_Mode_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002b4a:	f06f 0301 	mvn.w	r3, #1
 8002b4e:	e030      	b.n	8002bb2 <uavcan_node_Mode_1_0_deserialize_+0x8e>
    }
    if (buffer == NULL)
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d101      	bne.n	8002b5a <uavcan_node_Mode_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8002b56:	4b19      	ldr	r3, [pc, #100]	@ (8002bbc <uavcan_node_Mode_1_0_deserialize_+0x98>)
 8002b58:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8002b60:	69fb      	ldr	r3, [r7, #28]
 8002b62:	00db      	lsls	r3, r3, #3
 8002b64:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8002b66:	2300      	movs	r3, #0
 8002b68:	617b      	str	r3, [r7, #20]



    // saturated uint3 value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    if ((offset_bits + 3U) <= capacity_bits)
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	3303      	adds	r3, #3
 8002b6e:	69ba      	ldr	r2, [r7, #24]
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d30a      	bcc.n	8002b8a <uavcan_node_Mode_1_0_deserialize_+0x66>
    {
        out_obj->value = buffer[offset_bits / 8U] & 7U;
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	08db      	lsrs	r3, r3, #3
 8002b78:	68ba      	ldr	r2, [r7, #8]
 8002b7a:	4413      	add	r3, r2
 8002b7c:	781b      	ldrb	r3, [r3, #0]
 8002b7e:	f003 0307 	and.w	r3, r3, #7
 8002b82:	b2da      	uxtb	r2, r3
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	701a      	strb	r2, [r3, #0]
 8002b88:	e002      	b.n	8002b90 <uavcan_node_Mode_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value = 0U;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	701a      	strb	r2, [r3, #0]
    }
    offset_bits += 3U;
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	3303      	adds	r3, #3
 8002b94:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	3307      	adds	r3, #7
 8002b9a:	f023 0307 	bic.w	r3, r3, #7
 8002b9e:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8002ba0:	69b9      	ldr	r1, [r7, #24]
 8002ba2:	6978      	ldr	r0, [r7, #20]
 8002ba4:	f7ff fc72 	bl	800248c <nunavutChooseMin>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	08da      	lsrs	r2, r3, #3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8002bb0:	2300      	movs	r3, #0
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3720      	adds	r7, #32
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	08018a70 	.word	0x08018a70

08002bc0 <uavcan_node_Heartbeat_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Heartbeat_1_0_serialize_(
    const uavcan_node_Heartbeat_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b08e      	sub	sp, #56	@ 0x38
 8002bc4:	af04      	add	r7, sp, #16
 8002bc6:	60f8      	str	r0, [r7, #12]
 8002bc8:	60b9      	str	r1, [r7, #8]
 8002bca:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d005      	beq.n	8002bde <uavcan_node_Heartbeat_1_0_serialize_+0x1e>
 8002bd2:	68bb      	ldr	r3, [r7, #8]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d002      	beq.n	8002bde <uavcan_node_Heartbeat_1_0_serialize_+0x1e>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d102      	bne.n	8002be4 <uavcan_node_Heartbeat_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002bde:	f06f 0301 	mvn.w	r3, #1
 8002be2:	e0cf      	b.n	8002d84 <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	623b      	str	r3, [r7, #32]
    if ((8U * (size_t) capacity_bytes) < 56UL)
 8002bea:	6a3b      	ldr	r3, [r7, #32]
 8002bec:	00db      	lsls	r3, r3, #3
 8002bee:	2b37      	cmp	r3, #55	@ 0x37
 8002bf0:	d802      	bhi.n	8002bf8 <uavcan_node_Heartbeat_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8002bf2:	f06f 0302 	mvn.w	r3, #2
 8002bf6:	e0c5      	b.n	8002d84 <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	627b      	str	r3, [r7, #36]	@ 0x24

    {   // saturated uint32 uptime
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- native representation matches the serialized representation.
        (void) memmove(&buffer[offset_bits / 8U], &obj->uptime, 4U);
 8002bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bfe:	08db      	lsrs	r3, r3, #3
 8002c00:	68ba      	ldr	r2, [r7, #8]
 8002c02:	4413      	add	r3, r2
 8002c04:	68fa      	ldr	r2, [r7, #12]
 8002c06:	6812      	ldr	r2, [r2, #0]
 8002c08:	601a      	str	r2, [r3, #0]
        offset_bits += 32U;
 8002c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c0c:	3320      	adds	r3, #32
 8002c0e:	627b      	str	r3, [r7, #36]	@ 0x24
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c12:	f003 0307 	and.w	r3, r3, #7
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d021      	beq.n	8002c5e <uavcan_node_Heartbeat_1_0_serialize_+0x9e>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8002c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	f003 0307 	and.w	r3, r3, #7
 8002c22:	b2db      	uxtb	r3, r3
 8002c24:	f1c3 0308 	rsb	r3, r3, #8
 8002c28:	77fb      	strb	r3, [r7, #31]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8002c2a:	7ffb      	ldrb	r3, [r7, #31]
 8002c2c:	9302      	str	r3, [sp, #8]
 8002c2e:	f04f 0200 	mov.w	r2, #0
 8002c32:	f04f 0300 	mov.w	r3, #0
 8002c36:	e9cd 2300 	strd	r2, r3, [sp]
 8002c3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c3c:	6a39      	ldr	r1, [r7, #32]
 8002c3e:	68b8      	ldr	r0, [r7, #8]
 8002c40:	f7ff fd34 	bl	80026ac <nunavutSetUxx>
 8002c44:	4603      	mov	r3, r0
 8002c46:	77bb      	strb	r3, [r7, #30]
        if (_err0_ < 0)
 8002c48:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	da02      	bge.n	8002c56 <uavcan_node_Heartbeat_1_0_serialize_+0x96>
        {
            return _err0_;
 8002c50:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8002c54:	e096      	b.n	8002d84 <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
        }
        offset_bits += _pad0_;
 8002c56:	7ffb      	ldrb	r3, [r7, #31]
 8002c58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c5a:	4413      	add	r3, r2
 8002c5c:	627b      	str	r3, [r7, #36]	@ 0x24

    {   // uavcan.node.Health.1.0 health
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes0_ = 1UL;  // Nested object (max) size, in bytes.
 8002c5e:	2301      	movs	r3, #1
 8002c60:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes0_) <= capacity_bytes);
        int8_t _err1_ = uavcan_node_Health_1_0_serialize_(
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	1d18      	adds	r0, r3, #4
            &obj->health, &buffer[offset_bits / 8U], &_size_bytes0_);
 8002c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c68:	08db      	lsrs	r3, r3, #3
        int8_t _err1_ = uavcan_node_Health_1_0_serialize_(
 8002c6a:	68ba      	ldr	r2, [r7, #8]
 8002c6c:	4413      	add	r3, r2
 8002c6e:	f107 0214 	add.w	r2, r7, #20
 8002c72:	4619      	mov	r1, r3
 8002c74:	f7ff fe49 	bl	800290a <uavcan_node_Health_1_0_serialize_>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	777b      	strb	r3, [r7, #29]
        if (_err1_ < 0)
 8002c7c:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	da02      	bge.n	8002c8a <uavcan_node_Heartbeat_1_0_serialize_+0xca>
        {
            return _err1_;
 8002c84:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8002c88:	e07c      	b.n	8002d84 <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes0_ * 8U) == 8ULL);
        offset_bits += _size_bytes0_ * 8U;  // Advance by the size of the nested object.
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	00db      	lsls	r3, r3, #3
 8002c8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c90:	4413      	add	r3, r2
 8002c92:	627b      	str	r3, [r7, #36]	@ 0x24
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c96:	f003 0307 	and.w	r3, r3, #7
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d021      	beq.n	8002ce2 <uavcan_node_Heartbeat_1_0_serialize_+0x122>
    {
        const uint8_t _pad1_ = (uint8_t)(8U - offset_bits % 8U);
 8002c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca0:	b2db      	uxtb	r3, r3
 8002ca2:	f003 0307 	and.w	r3, r3, #7
 8002ca6:	b2db      	uxtb	r3, r3
 8002ca8:	f1c3 0308 	rsb	r3, r3, #8
 8002cac:	773b      	strb	r3, [r7, #28]
        NUNAVUT_ASSERT(_pad1_ > 0);
        const int8_t _err2_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad1_);  // Optimize?
 8002cae:	7f3b      	ldrb	r3, [r7, #28]
 8002cb0:	9302      	str	r3, [sp, #8]
 8002cb2:	f04f 0200 	mov.w	r2, #0
 8002cb6:	f04f 0300 	mov.w	r3, #0
 8002cba:	e9cd 2300 	strd	r2, r3, [sp]
 8002cbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cc0:	6a39      	ldr	r1, [r7, #32]
 8002cc2:	68b8      	ldr	r0, [r7, #8]
 8002cc4:	f7ff fcf2 	bl	80026ac <nunavutSetUxx>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	76fb      	strb	r3, [r7, #27]
        if (_err2_ < 0)
 8002ccc:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	da02      	bge.n	8002cda <uavcan_node_Heartbeat_1_0_serialize_+0x11a>
        {
            return _err2_;
 8002cd4:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002cd8:	e054      	b.n	8002d84 <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
        }
        offset_bits += _pad1_;
 8002cda:	7f3b      	ldrb	r3, [r7, #28]
 8002cdc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cde:	4413      	add	r3, r2
 8002ce0:	627b      	str	r3, [r7, #36]	@ 0x24

    {   // uavcan.node.Mode.1.0 mode
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes1_ = 1UL;  // Nested object (max) size, in bytes.
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes1_) <= capacity_bytes);
        int8_t _err3_ = uavcan_node_Mode_1_0_serialize_(
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	1d58      	adds	r0, r3, #5
            &obj->mode, &buffer[offset_bits / 8U], &_size_bytes1_);
 8002cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cec:	08db      	lsrs	r3, r3, #3
        int8_t _err3_ = uavcan_node_Mode_1_0_serialize_(
 8002cee:	68ba      	ldr	r2, [r7, #8]
 8002cf0:	4413      	add	r3, r2
 8002cf2:	f107 0210 	add.w	r2, r7, #16
 8002cf6:	4619      	mov	r1, r3
 8002cf8:	f7ff feb4 	bl	8002a64 <uavcan_node_Mode_1_0_serialize_>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	76bb      	strb	r3, [r7, #26]
        if (_err3_ < 0)
 8002d00:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	da02      	bge.n	8002d0e <uavcan_node_Heartbeat_1_0_serialize_+0x14e>
        {
            return _err3_;
 8002d08:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8002d0c:	e03a      	b.n	8002d84 <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) == 8ULL);
        offset_bits += _size_bytes1_ * 8U;  // Advance by the size of the nested object.
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	00db      	lsls	r3, r3, #3
 8002d12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d14:	4413      	add	r3, r2
 8002d16:	627b      	str	r3, [r7, #36]	@ 0x24

    {   // saturated uint8 vendor_specific_status_code
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- native representation matches the serialized representation.
        buffer[offset_bits / 8U] = (uint8_t)(obj->vendor_specific_status_code);  // C std, 6.3.1.3 Signed and unsigned integers
 8002d18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d1a:	08db      	lsrs	r3, r3, #3
 8002d1c:	68ba      	ldr	r2, [r7, #8]
 8002d1e:	4413      	add	r3, r2
 8002d20:	68fa      	ldr	r2, [r7, #12]
 8002d22:	7992      	ldrb	r2, [r2, #6]
 8002d24:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8002d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d28:	3308      	adds	r3, #8
 8002d2a:	627b      	str	r3, [r7, #36]	@ 0x24
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d2e:	f003 0307 	and.w	r3, r3, #7
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d021      	beq.n	8002d7a <uavcan_node_Heartbeat_1_0_serialize_+0x1ba>
    {
        const uint8_t _pad2_ = (uint8_t)(8U - offset_bits % 8U);
 8002d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d38:	b2db      	uxtb	r3, r3
 8002d3a:	f003 0307 	and.w	r3, r3, #7
 8002d3e:	b2db      	uxtb	r3, r3
 8002d40:	f1c3 0308 	rsb	r3, r3, #8
 8002d44:	767b      	strb	r3, [r7, #25]
        NUNAVUT_ASSERT(_pad2_ > 0);
        const int8_t _err4_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad2_);  // Optimize?
 8002d46:	7e7b      	ldrb	r3, [r7, #25]
 8002d48:	9302      	str	r3, [sp, #8]
 8002d4a:	f04f 0200 	mov.w	r2, #0
 8002d4e:	f04f 0300 	mov.w	r3, #0
 8002d52:	e9cd 2300 	strd	r2, r3, [sp]
 8002d56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d58:	6a39      	ldr	r1, [r7, #32]
 8002d5a:	68b8      	ldr	r0, [r7, #8]
 8002d5c:	f7ff fca6 	bl	80026ac <nunavutSetUxx>
 8002d60:	4603      	mov	r3, r0
 8002d62:	763b      	strb	r3, [r7, #24]
        if (_err4_ < 0)
 8002d64:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	da02      	bge.n	8002d72 <uavcan_node_Heartbeat_1_0_serialize_+0x1b2>
        {
            return _err4_;
 8002d6c:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8002d70:	e008      	b.n	8002d84 <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
        }
        offset_bits += _pad2_;
 8002d72:	7e7b      	ldrb	r3, [r7, #25]
 8002d74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d76:	4413      	add	r3, r2
 8002d78:	627b      	str	r3, [r7, #36]	@ 0x24
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 56ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8002d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d7c:	08da      	lsrs	r2, r3, #3
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8002d82:	2300      	movs	r3, #0
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	3728      	adds	r7, #40	@ 0x28
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}

08002d8c <uavcan_node_Heartbeat_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Heartbeat_1_0_deserialize_(
    uavcan_node_Heartbeat_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b08a      	sub	sp, #40	@ 0x28
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	60f8      	str	r0, [r7, #12]
 8002d94:	60b9      	str	r1, [r7, #8]
 8002d96:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d009      	beq.n	8002db2 <uavcan_node_Heartbeat_1_0_deserialize_+0x26>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d006      	beq.n	8002db2 <uavcan_node_Heartbeat_1_0_deserialize_+0x26>
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d106      	bne.n	8002db8 <uavcan_node_Heartbeat_1_0_deserialize_+0x2c>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d002      	beq.n	8002db8 <uavcan_node_Heartbeat_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002db2:	f06f 0301 	mvn.w	r3, #1
 8002db6:	e089      	b.n	8002ecc <uavcan_node_Heartbeat_1_0_deserialize_+0x140>
    }
    if (buffer == NULL)
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d101      	bne.n	8002dc2 <uavcan_node_Heartbeat_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8002dbe:	4b45      	ldr	r3, [pc, #276]	@ (8002ed4 <uavcan_node_Heartbeat_1_0_deserialize_+0x148>)
 8002dc0:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	627b      	str	r3, [r7, #36]	@ 0x24
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8002dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dca:	00db      	lsls	r3, r3, #3
 8002dcc:	623b      	str	r3, [r7, #32]
    size_t offset_bits = 0U;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	61fb      	str	r3, [r7, #28]



    // saturated uint32 uptime
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    out_obj->uptime = nunavutGetU32(&buffer[0], capacity_bytes, offset_bits, 32);
 8002dd2:	2320      	movs	r3, #32
 8002dd4:	69fa      	ldr	r2, [r7, #28]
 8002dd6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002dd8:	68b8      	ldr	r0, [r7, #8]
 8002dda:	f7ff fcb0 	bl	800273e <nunavutGetU32>
 8002dde:	4602      	mov	r2, r0
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	601a      	str	r2, [r3, #0]
    offset_bits += 32U;
 8002de4:	69fb      	ldr	r3, [r7, #28]
 8002de6:	3320      	adds	r3, #32
 8002de8:	61fb      	str	r3, [r7, #28]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	3307      	adds	r3, #7
 8002dee:	f023 0307 	bic.w	r3, r3, #7
 8002df2:	61fb      	str	r3, [r7, #28]

    // uavcan.node.Health.1.0 health
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes2_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8002df4:	69fb      	ldr	r3, [r7, #28]
 8002df6:	08db      	lsrs	r3, r3, #3
 8002df8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f7ff fb46 	bl	800248c <nunavutChooseMin>
 8002e00:	4602      	mov	r2, r0
 8002e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e04:	1a9b      	subs	r3, r3, r2
 8002e06:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err5_ = uavcan_node_Health_1_0_deserialize_(
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	1d18      	adds	r0, r3, #4
            &out_obj->health, &buffer[offset_bits / 8U], &_size_bytes2_);
 8002e0c:	69fb      	ldr	r3, [r7, #28]
 8002e0e:	08db      	lsrs	r3, r3, #3
        const int8_t _err5_ = uavcan_node_Health_1_0_deserialize_(
 8002e10:	68ba      	ldr	r2, [r7, #8]
 8002e12:	4413      	add	r3, r2
 8002e14:	f107 0214 	add.w	r2, r7, #20
 8002e18:	4619      	mov	r1, r3
 8002e1a:	f7ff fdd5 	bl	80029c8 <uavcan_node_Health_1_0_deserialize_>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	76fb      	strb	r3, [r7, #27]
        if (_err5_ < 0)
 8002e22:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	da02      	bge.n	8002e30 <uavcan_node_Heartbeat_1_0_deserialize_+0xa4>
        {
            return _err5_;
 8002e2a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002e2e:	e04d      	b.n	8002ecc <uavcan_node_Heartbeat_1_0_deserialize_+0x140>
        }
        offset_bits += _size_bytes2_ * 8U;  // Advance by the size of the nested serialized representation.
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	00db      	lsls	r3, r3, #3
 8002e34:	69fa      	ldr	r2, [r7, #28]
 8002e36:	4413      	add	r3, r2
 8002e38:	61fb      	str	r3, [r7, #28]
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002e3a:	69fb      	ldr	r3, [r7, #28]
 8002e3c:	3307      	adds	r3, #7
 8002e3e:	f023 0307 	bic.w	r3, r3, #7
 8002e42:	61fb      	str	r3, [r7, #28]

    // uavcan.node.Mode.1.0 mode
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes3_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8002e44:	69fb      	ldr	r3, [r7, #28]
 8002e46:	08db      	lsrs	r3, r3, #3
 8002e48:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f7ff fb1e 	bl	800248c <nunavutChooseMin>
 8002e50:	4602      	mov	r2, r0
 8002e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e54:	1a9b      	subs	r3, r3, r2
 8002e56:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err6_ = uavcan_node_Mode_1_0_deserialize_(
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	1d58      	adds	r0, r3, #5
            &out_obj->mode, &buffer[offset_bits / 8U], &_size_bytes3_);
 8002e5c:	69fb      	ldr	r3, [r7, #28]
 8002e5e:	08db      	lsrs	r3, r3, #3
        const int8_t _err6_ = uavcan_node_Mode_1_0_deserialize_(
 8002e60:	68ba      	ldr	r2, [r7, #8]
 8002e62:	4413      	add	r3, r2
 8002e64:	f107 0210 	add.w	r2, r7, #16
 8002e68:	4619      	mov	r1, r3
 8002e6a:	f7ff fe5b 	bl	8002b24 <uavcan_node_Mode_1_0_deserialize_>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	76bb      	strb	r3, [r7, #26]
        if (_err6_ < 0)
 8002e72:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	da02      	bge.n	8002e80 <uavcan_node_Heartbeat_1_0_deserialize_+0xf4>
        {
            return _err6_;
 8002e7a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8002e7e:	e025      	b.n	8002ecc <uavcan_node_Heartbeat_1_0_deserialize_+0x140>
        }
        offset_bits += _size_bytes3_ * 8U;  // Advance by the size of the nested serialized representation.
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	00db      	lsls	r3, r3, #3
 8002e84:	69fa      	ldr	r2, [r7, #28]
 8002e86:	4413      	add	r3, r2
 8002e88:	61fb      	str	r3, [r7, #28]



    // saturated uint8 vendor_specific_status_code
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    if ((offset_bits + 8U) <= capacity_bits)
 8002e8a:	69fb      	ldr	r3, [r7, #28]
 8002e8c:	3308      	adds	r3, #8
 8002e8e:	6a3a      	ldr	r2, [r7, #32]
 8002e90:	429a      	cmp	r2, r3
 8002e92:	d307      	bcc.n	8002ea4 <uavcan_node_Heartbeat_1_0_deserialize_+0x118>
    {
        out_obj->vendor_specific_status_code = buffer[offset_bits / 8U] & 255U;
 8002e94:	69fb      	ldr	r3, [r7, #28]
 8002e96:	08db      	lsrs	r3, r3, #3
 8002e98:	68ba      	ldr	r2, [r7, #8]
 8002e9a:	4413      	add	r3, r2
 8002e9c:	781a      	ldrb	r2, [r3, #0]
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	719a      	strb	r2, [r3, #6]
 8002ea2:	e002      	b.n	8002eaa <uavcan_node_Heartbeat_1_0_deserialize_+0x11e>
    }
    else
    {
        out_obj->vendor_specific_status_code = 0U;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	719a      	strb	r2, [r3, #6]
    }
    offset_bits += 8U;
 8002eaa:	69fb      	ldr	r3, [r7, #28]
 8002eac:	3308      	adds	r3, #8
 8002eae:	61fb      	str	r3, [r7, #28]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002eb0:	69fb      	ldr	r3, [r7, #28]
 8002eb2:	3307      	adds	r3, #7
 8002eb4:	f023 0307 	bic.w	r3, r3, #7
 8002eb8:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8002eba:	6a39      	ldr	r1, [r7, #32]
 8002ebc:	69f8      	ldr	r0, [r7, #28]
 8002ebe:	f7ff fae5 	bl	800248c <nunavutChooseMin>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	08da      	lsrs	r2, r3, #3
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8002eca:	2300      	movs	r3, #0
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	3728      	adds	r7, #40	@ 0x28
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	08018a70 	.word	0x08018a70

08002ed8 <uavcan_si_unit_angle_Scalar_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_angle_Scalar_1_0_serialize_(
    const uavcan_si_unit_angle_Scalar_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b08c      	sub	sp, #48	@ 0x30
 8002edc:	af04      	add	r7, sp, #16
 8002ede:	60f8      	str	r0, [r7, #12]
 8002ee0:	60b9      	str	r1, [r7, #8]
 8002ee2:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d005      	beq.n	8002ef6 <uavcan_si_unit_angle_Scalar_1_0_serialize_+0x1e>
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d002      	beq.n	8002ef6 <uavcan_si_unit_angle_Scalar_1_0_serialize_+0x1e>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d102      	bne.n	8002efc <uavcan_si_unit_angle_Scalar_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002ef6:	f06f 0301 	mvn.w	r3, #1
 8002efa:	e041      	b.n	8002f80 <uavcan_si_unit_angle_Scalar_1_0_serialize_+0xa8>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 32UL)
 8002f02:	69bb      	ldr	r3, [r7, #24]
 8002f04:	00db      	lsls	r3, r3, #3
 8002f06:	2b1f      	cmp	r3, #31
 8002f08:	d802      	bhi.n	8002f10 <uavcan_si_unit_angle_Scalar_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8002f0a:	f06f 0302 	mvn.w	r3, #2
 8002f0e:	e037      	b.n	8002f80 <uavcan_si_unit_angle_Scalar_1_0_serialize_+0xa8>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8002f10:	2300      	movs	r3, #0
 8002f12:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- assume the native representation of float32 is conformant.
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        (void) memmove(&buffer[offset_bits / 8U], &obj->radian, 4U);
 8002f14:	69fb      	ldr	r3, [r7, #28]
 8002f16:	08db      	lsrs	r3, r3, #3
 8002f18:	68ba      	ldr	r2, [r7, #8]
 8002f1a:	4413      	add	r3, r2
 8002f1c:	68fa      	ldr	r2, [r7, #12]
 8002f1e:	6812      	ldr	r2, [r2, #0]
 8002f20:	601a      	str	r2, [r3, #0]
        offset_bits += 32U;
 8002f22:	69fb      	ldr	r3, [r7, #28]
 8002f24:	3320      	adds	r3, #32
 8002f26:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002f28:	69fb      	ldr	r3, [r7, #28]
 8002f2a:	f003 0307 	and.w	r3, r3, #7
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d021      	beq.n	8002f76 <uavcan_si_unit_angle_Scalar_1_0_serialize_+0x9e>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8002f32:	69fb      	ldr	r3, [r7, #28]
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	f003 0307 	and.w	r3, r3, #7
 8002f3a:	b2db      	uxtb	r3, r3
 8002f3c:	f1c3 0308 	rsb	r3, r3, #8
 8002f40:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8002f42:	7dfb      	ldrb	r3, [r7, #23]
 8002f44:	9302      	str	r3, [sp, #8]
 8002f46:	f04f 0200 	mov.w	r2, #0
 8002f4a:	f04f 0300 	mov.w	r3, #0
 8002f4e:	e9cd 2300 	strd	r2, r3, [sp]
 8002f52:	69fa      	ldr	r2, [r7, #28]
 8002f54:	69b9      	ldr	r1, [r7, #24]
 8002f56:	68b8      	ldr	r0, [r7, #8]
 8002f58:	f7ff fba8 	bl	80026ac <nunavutSetUxx>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8002f60:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	da02      	bge.n	8002f6e <uavcan_si_unit_angle_Scalar_1_0_serialize_+0x96>
        {
            return _err0_;
 8002f68:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002f6c:	e008      	b.n	8002f80 <uavcan_si_unit_angle_Scalar_1_0_serialize_+0xa8>
        }
        offset_bits += _pad0_;
 8002f6e:	7dfb      	ldrb	r3, [r7, #23]
 8002f70:	69fa      	ldr	r2, [r7, #28]
 8002f72:	4413      	add	r3, r2
 8002f74:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 32ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8002f76:	69fb      	ldr	r3, [r7, #28]
 8002f78:	08da      	lsrs	r2, r3, #3
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8002f7e:	2300      	movs	r3, #0
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	3720      	adds	r7, #32
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}

08002f88 <uavcan_si_unit_angle_Scalar_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_angle_Scalar_1_0_deserialize_(
    uavcan_si_unit_angle_Scalar_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b088      	sub	sp, #32
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	60f8      	str	r0, [r7, #12]
 8002f90:	60b9      	str	r1, [r7, #8]
 8002f92:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d009      	beq.n	8002fae <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x26>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d006      	beq.n	8002fae <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x26>
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d106      	bne.n	8002fb4 <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x2c>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d002      	beq.n	8002fb4 <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002fae:	f06f 0301 	mvn.w	r3, #1
 8002fb2:	e027      	b.n	8003004 <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x7c>
    }
    if (buffer == NULL)
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d101      	bne.n	8002fbe <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8002fba:	4b14      	ldr	r3, [pc, #80]	@ (800300c <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x84>)
 8002fbc:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8002fc4:	69fb      	ldr	r3, [r7, #28]
 8002fc6:	00db      	lsls	r3, r3, #3
 8002fc8:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	617b      	str	r3, [r7, #20]



    // saturated float32 radian
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    out_obj->radian = nunavutGetF32(&buffer[0], capacity_bytes, offset_bits);
 8002fce:	697a      	ldr	r2, [r7, #20]
 8002fd0:	69f9      	ldr	r1, [r7, #28]
 8002fd2:	68b8      	ldr	r0, [r7, #8]
 8002fd4:	f7ff fc83 	bl	80028de <nunavutGetF32>
 8002fd8:	eef0 7a40 	vmov.f32	s15, s0
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	edc3 7a00 	vstr	s15, [r3]
    offset_bits += 32U;
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	3320      	adds	r3, #32
 8002fe6:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	3307      	adds	r3, #7
 8002fec:	f023 0307 	bic.w	r3, r3, #7
 8002ff0:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8002ff2:	69b9      	ldr	r1, [r7, #24]
 8002ff4:	6978      	ldr	r0, [r7, #20]
 8002ff6:	f7ff fa49 	bl	800248c <nunavutChooseMin>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	08da      	lsrs	r2, r3, #3
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8003002:	2300      	movs	r3, #0
}
 8003004:	4618      	mov	r0, r3
 8003006:	3720      	adds	r7, #32
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}
 800300c:	08018a70 	.word	0x08018a70

08003010 <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_(
    const uavcan_si_unit_angular_acceleration_Scalar_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b08c      	sub	sp, #48	@ 0x30
 8003014:	af04      	add	r7, sp, #16
 8003016:	60f8      	str	r0, [r7, #12]
 8003018:	60b9      	str	r1, [r7, #8]
 800301a:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d005      	beq.n	800302e <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0x1e>
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d002      	beq.n	800302e <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0x1e>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d102      	bne.n	8003034 <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800302e:	f06f 0301 	mvn.w	r3, #1
 8003032:	e041      	b.n	80030b8 <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0xa8>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 32UL)
 800303a:	69bb      	ldr	r3, [r7, #24]
 800303c:	00db      	lsls	r3, r3, #3
 800303e:	2b1f      	cmp	r3, #31
 8003040:	d802      	bhi.n	8003048 <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8003042:	f06f 0302 	mvn.w	r3, #2
 8003046:	e037      	b.n	80030b8 <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0xa8>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8003048:	2300      	movs	r3, #0
 800304a:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- assume the native representation of float32 is conformant.
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        (void) memmove(&buffer[offset_bits / 8U], &obj->radian_per_second_per_second, 4U);
 800304c:	69fb      	ldr	r3, [r7, #28]
 800304e:	08db      	lsrs	r3, r3, #3
 8003050:	68ba      	ldr	r2, [r7, #8]
 8003052:	4413      	add	r3, r2
 8003054:	68fa      	ldr	r2, [r7, #12]
 8003056:	6812      	ldr	r2, [r2, #0]
 8003058:	601a      	str	r2, [r3, #0]
        offset_bits += 32U;
 800305a:	69fb      	ldr	r3, [r7, #28]
 800305c:	3320      	adds	r3, #32
 800305e:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003060:	69fb      	ldr	r3, [r7, #28]
 8003062:	f003 0307 	and.w	r3, r3, #7
 8003066:	2b00      	cmp	r3, #0
 8003068:	d021      	beq.n	80030ae <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0x9e>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 800306a:	69fb      	ldr	r3, [r7, #28]
 800306c:	b2db      	uxtb	r3, r3
 800306e:	f003 0307 	and.w	r3, r3, #7
 8003072:	b2db      	uxtb	r3, r3
 8003074:	f1c3 0308 	rsb	r3, r3, #8
 8003078:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 800307a:	7dfb      	ldrb	r3, [r7, #23]
 800307c:	9302      	str	r3, [sp, #8]
 800307e:	f04f 0200 	mov.w	r2, #0
 8003082:	f04f 0300 	mov.w	r3, #0
 8003086:	e9cd 2300 	strd	r2, r3, [sp]
 800308a:	69fa      	ldr	r2, [r7, #28]
 800308c:	69b9      	ldr	r1, [r7, #24]
 800308e:	68b8      	ldr	r0, [r7, #8]
 8003090:	f7ff fb0c 	bl	80026ac <nunavutSetUxx>
 8003094:	4603      	mov	r3, r0
 8003096:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8003098:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800309c:	2b00      	cmp	r3, #0
 800309e:	da02      	bge.n	80030a6 <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0x96>
        {
            return _err0_;
 80030a0:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80030a4:	e008      	b.n	80030b8 <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0xa8>
        }
        offset_bits += _pad0_;
 80030a6:	7dfb      	ldrb	r3, [r7, #23]
 80030a8:	69fa      	ldr	r2, [r7, #28]
 80030aa:	4413      	add	r3, r2
 80030ac:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 32ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	08da      	lsrs	r2, r3, #3
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 80030b6:	2300      	movs	r3, #0
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	3720      	adds	r7, #32
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}

080030c0 <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_(
    uavcan_si_unit_angular_acceleration_Scalar_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b088      	sub	sp, #32
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	60f8      	str	r0, [r7, #12]
 80030c8:	60b9      	str	r1, [r7, #8]
 80030ca:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d009      	beq.n	80030e6 <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x26>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d006      	beq.n	80030e6 <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x26>
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d106      	bne.n	80030ec <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x2c>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d002      	beq.n	80030ec <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80030e6:	f06f 0301 	mvn.w	r3, #1
 80030ea:	e027      	b.n	800313c <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x7c>
    }
    if (buffer == NULL)
 80030ec:	68bb      	ldr	r3, [r7, #8]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d101      	bne.n	80030f6 <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 80030f2:	4b14      	ldr	r3, [pc, #80]	@ (8003144 <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x84>)
 80030f4:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 80030fc:	69fb      	ldr	r3, [r7, #28]
 80030fe:	00db      	lsls	r3, r3, #3
 8003100:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8003102:	2300      	movs	r3, #0
 8003104:	617b      	str	r3, [r7, #20]



    // saturated float32 radian_per_second_per_second
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    out_obj->radian_per_second_per_second = nunavutGetF32(&buffer[0], capacity_bytes, offset_bits);
 8003106:	697a      	ldr	r2, [r7, #20]
 8003108:	69f9      	ldr	r1, [r7, #28]
 800310a:	68b8      	ldr	r0, [r7, #8]
 800310c:	f7ff fbe7 	bl	80028de <nunavutGetF32>
 8003110:	eef0 7a40 	vmov.f32	s15, s0
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	edc3 7a00 	vstr	s15, [r3]
    offset_bits += 32U;
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	3320      	adds	r3, #32
 800311e:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	3307      	adds	r3, #7
 8003124:	f023 0307 	bic.w	r3, r3, #7
 8003128:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 800312a:	69b9      	ldr	r1, [r7, #24]
 800312c:	6978      	ldr	r0, [r7, #20]
 800312e:	f7ff f9ad 	bl	800248c <nunavutChooseMin>
 8003132:	4603      	mov	r3, r0
 8003134:	08da      	lsrs	r2, r3, #3
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 800313a:	2300      	movs	r3, #0
}
 800313c:	4618      	mov	r0, r3
 800313e:	3720      	adds	r7, #32
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}
 8003144:	08018a70 	.word	0x08018a70

08003148 <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_(
    const uavcan_si_unit_angular_velocity_Scalar_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b08c      	sub	sp, #48	@ 0x30
 800314c:	af04      	add	r7, sp, #16
 800314e:	60f8      	str	r0, [r7, #12]
 8003150:	60b9      	str	r1, [r7, #8]
 8003152:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d005      	beq.n	8003166 <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0x1e>
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d002      	beq.n	8003166 <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0x1e>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d102      	bne.n	800316c <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003166:	f06f 0301 	mvn.w	r3, #1
 800316a:	e041      	b.n	80031f0 <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0xa8>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 32UL)
 8003172:	69bb      	ldr	r3, [r7, #24]
 8003174:	00db      	lsls	r3, r3, #3
 8003176:	2b1f      	cmp	r3, #31
 8003178:	d802      	bhi.n	8003180 <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 800317a:	f06f 0302 	mvn.w	r3, #2
 800317e:	e037      	b.n	80031f0 <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0xa8>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8003180:	2300      	movs	r3, #0
 8003182:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- assume the native representation of float32 is conformant.
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        (void) memmove(&buffer[offset_bits / 8U], &obj->radian_per_second, 4U);
 8003184:	69fb      	ldr	r3, [r7, #28]
 8003186:	08db      	lsrs	r3, r3, #3
 8003188:	68ba      	ldr	r2, [r7, #8]
 800318a:	4413      	add	r3, r2
 800318c:	68fa      	ldr	r2, [r7, #12]
 800318e:	6812      	ldr	r2, [r2, #0]
 8003190:	601a      	str	r2, [r3, #0]
        offset_bits += 32U;
 8003192:	69fb      	ldr	r3, [r7, #28]
 8003194:	3320      	adds	r3, #32
 8003196:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003198:	69fb      	ldr	r3, [r7, #28]
 800319a:	f003 0307 	and.w	r3, r3, #7
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d021      	beq.n	80031e6 <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0x9e>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80031a2:	69fb      	ldr	r3, [r7, #28]
 80031a4:	b2db      	uxtb	r3, r3
 80031a6:	f003 0307 	and.w	r3, r3, #7
 80031aa:	b2db      	uxtb	r3, r3
 80031ac:	f1c3 0308 	rsb	r3, r3, #8
 80031b0:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 80031b2:	7dfb      	ldrb	r3, [r7, #23]
 80031b4:	9302      	str	r3, [sp, #8]
 80031b6:	f04f 0200 	mov.w	r2, #0
 80031ba:	f04f 0300 	mov.w	r3, #0
 80031be:	e9cd 2300 	strd	r2, r3, [sp]
 80031c2:	69fa      	ldr	r2, [r7, #28]
 80031c4:	69b9      	ldr	r1, [r7, #24]
 80031c6:	68b8      	ldr	r0, [r7, #8]
 80031c8:	f7ff fa70 	bl	80026ac <nunavutSetUxx>
 80031cc:	4603      	mov	r3, r0
 80031ce:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 80031d0:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	da02      	bge.n	80031de <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0x96>
        {
            return _err0_;
 80031d8:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80031dc:	e008      	b.n	80031f0 <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0xa8>
        }
        offset_bits += _pad0_;
 80031de:	7dfb      	ldrb	r3, [r7, #23]
 80031e0:	69fa      	ldr	r2, [r7, #28]
 80031e2:	4413      	add	r3, r2
 80031e4:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 32ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80031e6:	69fb      	ldr	r3, [r7, #28]
 80031e8:	08da      	lsrs	r2, r3, #3
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 80031ee:	2300      	movs	r3, #0
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	3720      	adds	r7, #32
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}

080031f8 <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_(
    uavcan_si_unit_angular_velocity_Scalar_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b088      	sub	sp, #32
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	60f8      	str	r0, [r7, #12]
 8003200:	60b9      	str	r1, [r7, #8]
 8003202:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d009      	beq.n	800321e <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x26>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d006      	beq.n	800321e <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x26>
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d106      	bne.n	8003224 <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x2c>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d002      	beq.n	8003224 <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800321e:	f06f 0301 	mvn.w	r3, #1
 8003222:	e027      	b.n	8003274 <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x7c>
    }
    if (buffer == NULL)
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d101      	bne.n	800322e <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 800322a:	4b14      	ldr	r3, [pc, #80]	@ (800327c <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x84>)
 800322c:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8003234:	69fb      	ldr	r3, [r7, #28]
 8003236:	00db      	lsls	r3, r3, #3
 8003238:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 800323a:	2300      	movs	r3, #0
 800323c:	617b      	str	r3, [r7, #20]



    // saturated float32 radian_per_second
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    out_obj->radian_per_second = nunavutGetF32(&buffer[0], capacity_bytes, offset_bits);
 800323e:	697a      	ldr	r2, [r7, #20]
 8003240:	69f9      	ldr	r1, [r7, #28]
 8003242:	68b8      	ldr	r0, [r7, #8]
 8003244:	f7ff fb4b 	bl	80028de <nunavutGetF32>
 8003248:	eef0 7a40 	vmov.f32	s15, s0
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	edc3 7a00 	vstr	s15, [r3]
    offset_bits += 32U;
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	3320      	adds	r3, #32
 8003256:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	3307      	adds	r3, #7
 800325c:	f023 0307 	bic.w	r3, r3, #7
 8003260:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8003262:	69b9      	ldr	r1, [r7, #24]
 8003264:	6978      	ldr	r0, [r7, #20]
 8003266:	f7ff f911 	bl	800248c <nunavutChooseMin>
 800326a:	4603      	mov	r3, r0
 800326c:	08da      	lsrs	r2, r3, #3
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8003272:	2300      	movs	r3, #0
}
 8003274:	4618      	mov	r0, r3
 8003276:	3720      	adds	r7, #32
 8003278:	46bd      	mov	sp, r7
 800327a:	bd80      	pop	{r7, pc}
 800327c:	08018a70 	.word	0x08018a70

08003280 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_(
    const reg_udral_physics_kinematics_rotation_Planar_0_1* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b090      	sub	sp, #64	@ 0x40
 8003284:	af04      	add	r7, sp, #16
 8003286:	60f8      	str	r0, [r7, #12]
 8003288:	60b9      	str	r1, [r7, #8]
 800328a:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d005      	beq.n	800329e <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1e>
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d002      	beq.n	800329e <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1e>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d102      	bne.n	80032a4 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800329e:	f06f 0301 	mvn.w	r3, #1
 80032a2:	e0e4      	b.n	800346e <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1ee>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    if ((8U * (size_t) capacity_bytes) < 96UL)
 80032aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032ac:	00db      	lsls	r3, r3, #3
 80032ae:	2b5f      	cmp	r3, #95	@ 0x5f
 80032b0:	d802      	bhi.n	80032b8 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 80032b2:	f06f 0302 	mvn.w	r3, #2
 80032b6:	e0da      	b.n	800346e <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1ee>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 80032b8:	2300      	movs	r3, #0
 80032ba:	62fb      	str	r3, [r7, #44]	@ 0x2c

    {   // uavcan.si.unit.angle.Scalar.1.0 angular_position
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes0_ = 4UL;  // Nested object (max) size, in bytes.
 80032bc:	2304      	movs	r3, #4
 80032be:	61bb      	str	r3, [r7, #24]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes0_) <= capacity_bytes);
        int8_t _err0_ = uavcan_si_unit_angle_Scalar_1_0_serialize_(
 80032c0:	68f8      	ldr	r0, [r7, #12]
            &obj->angular_position, &buffer[offset_bits / 8U], &_size_bytes0_);
 80032c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032c4:	08db      	lsrs	r3, r3, #3
        int8_t _err0_ = uavcan_si_unit_angle_Scalar_1_0_serialize_(
 80032c6:	68ba      	ldr	r2, [r7, #8]
 80032c8:	4413      	add	r3, r2
 80032ca:	f107 0218 	add.w	r2, r7, #24
 80032ce:	4619      	mov	r1, r3
 80032d0:	f7ff fe02 	bl	8002ed8 <uavcan_si_unit_angle_Scalar_1_0_serialize_>
 80032d4:	4603      	mov	r3, r0
 80032d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (_err0_ < 0)
 80032da:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80032de:	2b00      	cmp	r3, #0
 80032e0:	da02      	bge.n	80032e8 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x68>
        {
            return _err0_;
 80032e2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80032e6:	e0c2      	b.n	800346e <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1ee>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes0_ * 8U) == 32ULL);
        offset_bits += _size_bytes0_ * 8U;  // Advance by the size of the nested object.
 80032e8:	69bb      	ldr	r3, [r7, #24]
 80032ea:	00db      	lsls	r3, r3, #3
 80032ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80032ee:	4413      	add	r3, r2
 80032f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80032f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032f4:	f003 0307 	and.w	r3, r3, #7
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d025      	beq.n	8003348 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0xc8>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80032fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032fe:	b2db      	uxtb	r3, r3
 8003300:	f003 0307 	and.w	r3, r3, #7
 8003304:	b2db      	uxtb	r3, r3
 8003306:	f1c3 0308 	rsb	r3, r3, #8
 800330a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 800330e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003312:	9302      	str	r3, [sp, #8]
 8003314:	f04f 0200 	mov.w	r2, #0
 8003318:	f04f 0300 	mov.w	r3, #0
 800331c:	e9cd 2300 	strd	r2, r3, [sp]
 8003320:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003322:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003324:	68b8      	ldr	r0, [r7, #8]
 8003326:	f7ff f9c1 	bl	80026ac <nunavutSetUxx>
 800332a:	4603      	mov	r3, r0
 800332c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (_err1_ < 0)
 8003330:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8003334:	2b00      	cmp	r3, #0
 8003336:	da02      	bge.n	800333e <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0xbe>
        {
            return _err1_;
 8003338:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800333c:	e097      	b.n	800346e <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1ee>
        }
        offset_bits += _pad0_;
 800333e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003342:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003344:	4413      	add	r3, r2
 8003346:	62fb      	str	r3, [r7, #44]	@ 0x2c

    {   // uavcan.si.unit.angular_velocity.Scalar.1.0 angular_velocity
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes1_ = 4UL;  // Nested object (max) size, in bytes.
 8003348:	2304      	movs	r3, #4
 800334a:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes1_) <= capacity_bytes);
        int8_t _err2_ = uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_(
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	1d18      	adds	r0, r3, #4
            &obj->angular_velocity, &buffer[offset_bits / 8U], &_size_bytes1_);
 8003350:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003352:	08db      	lsrs	r3, r3, #3
        int8_t _err2_ = uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_(
 8003354:	68ba      	ldr	r2, [r7, #8]
 8003356:	4413      	add	r3, r2
 8003358:	f107 0214 	add.w	r2, r7, #20
 800335c:	4619      	mov	r1, r3
 800335e:	f7ff fef3 	bl	8003148 <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_>
 8003362:	4603      	mov	r3, r0
 8003364:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        if (_err2_ < 0)
 8003368:	f997 3024 	ldrsb.w	r3, [r7, #36]	@ 0x24
 800336c:	2b00      	cmp	r3, #0
 800336e:	da02      	bge.n	8003376 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0xf6>
        {
            return _err2_;
 8003370:	f997 3024 	ldrsb.w	r3, [r7, #36]	@ 0x24
 8003374:	e07b      	b.n	800346e <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1ee>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) == 32ULL);
        offset_bits += _size_bytes1_ * 8U;  // Advance by the size of the nested object.
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	00db      	lsls	r3, r3, #3
 800337a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800337c:	4413      	add	r3, r2
 800337e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003380:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003382:	f003 0307 	and.w	r3, r3, #7
 8003386:	2b00      	cmp	r3, #0
 8003388:	d025      	beq.n	80033d6 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x156>
    {
        const uint8_t _pad1_ = (uint8_t)(8U - offset_bits % 8U);
 800338a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800338c:	b2db      	uxtb	r3, r3
 800338e:	f003 0307 	and.w	r3, r3, #7
 8003392:	b2db      	uxtb	r3, r3
 8003394:	f1c3 0308 	rsb	r3, r3, #8
 8003398:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        NUNAVUT_ASSERT(_pad1_ > 0);
        const int8_t _err3_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad1_);  // Optimize?
 800339c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80033a0:	9302      	str	r3, [sp, #8]
 80033a2:	f04f 0200 	mov.w	r2, #0
 80033a6:	f04f 0300 	mov.w	r3, #0
 80033aa:	e9cd 2300 	strd	r2, r3, [sp]
 80033ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80033b2:	68b8      	ldr	r0, [r7, #8]
 80033b4:	f7ff f97a 	bl	80026ac <nunavutSetUxx>
 80033b8:	4603      	mov	r3, r0
 80033ba:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        if (_err3_ < 0)
 80033be:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	da02      	bge.n	80033cc <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x14c>
        {
            return _err3_;
 80033c6:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 80033ca:	e050      	b.n	800346e <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1ee>
        }
        offset_bits += _pad1_;
 80033cc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80033d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033d2:	4413      	add	r3, r2
 80033d4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    {   // uavcan.si.unit.angular_acceleration.Scalar.1.0 angular_acceleration
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes2_ = 4UL;  // Nested object (max) size, in bytes.
 80033d6:	2304      	movs	r3, #4
 80033d8:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes2_) <= capacity_bytes);
        int8_t _err4_ = uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_(
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	f103 0008 	add.w	r0, r3, #8
            &obj->angular_acceleration, &buffer[offset_bits / 8U], &_size_bytes2_);
 80033e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033e2:	08db      	lsrs	r3, r3, #3
        int8_t _err4_ = uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_(
 80033e4:	68ba      	ldr	r2, [r7, #8]
 80033e6:	4413      	add	r3, r2
 80033e8:	f107 0210 	add.w	r2, r7, #16
 80033ec:	4619      	mov	r1, r3
 80033ee:	f7ff fe0f 	bl	8003010 <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_>
 80033f2:	4603      	mov	r3, r0
 80033f4:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
        if (_err4_ < 0)
 80033f8:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	da02      	bge.n	8003406 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x186>
        {
            return _err4_;
 8003400:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 8003404:	e033      	b.n	800346e <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1ee>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes2_ * 8U) == 32ULL);
        offset_bits += _size_bytes2_ * 8U;  // Advance by the size of the nested object.
 8003406:	693b      	ldr	r3, [r7, #16]
 8003408:	00db      	lsls	r3, r3, #3
 800340a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800340c:	4413      	add	r3, r2
 800340e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003410:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003412:	f003 0307 	and.w	r3, r3, #7
 8003416:	2b00      	cmp	r3, #0
 8003418:	d024      	beq.n	8003464 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1e4>
    {
        const uint8_t _pad2_ = (uint8_t)(8U - offset_bits % 8U);
 800341a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800341c:	b2db      	uxtb	r3, r3
 800341e:	f003 0307 	and.w	r3, r3, #7
 8003422:	b2db      	uxtb	r3, r3
 8003424:	f1c3 0308 	rsb	r3, r3, #8
 8003428:	f887 3020 	strb.w	r3, [r7, #32]
        NUNAVUT_ASSERT(_pad2_ > 0);
        const int8_t _err5_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad2_);  // Optimize?
 800342c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003430:	9302      	str	r3, [sp, #8]
 8003432:	f04f 0200 	mov.w	r2, #0
 8003436:	f04f 0300 	mov.w	r3, #0
 800343a:	e9cd 2300 	strd	r2, r3, [sp]
 800343e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003440:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003442:	68b8      	ldr	r0, [r7, #8]
 8003444:	f7ff f932 	bl	80026ac <nunavutSetUxx>
 8003448:	4603      	mov	r3, r0
 800344a:	77fb      	strb	r3, [r7, #31]
        if (_err5_ < 0)
 800344c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003450:	2b00      	cmp	r3, #0
 8003452:	da02      	bge.n	800345a <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1da>
        {
            return _err5_;
 8003454:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003458:	e009      	b.n	800346e <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1ee>
        }
        offset_bits += _pad2_;
 800345a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800345e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003460:	4413      	add	r3, r2
 8003462:	62fb      	str	r3, [r7, #44]	@ 0x2c
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 96ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8003464:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003466:	08da      	lsrs	r2, r3, #3
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 800346c:	2300      	movs	r3, #0
}
 800346e:	4618      	mov	r0, r3
 8003470:	3730      	adds	r7, #48	@ 0x30
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}
	...

08003478 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_(
    reg_udral_physics_kinematics_rotation_Planar_0_1* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b08c      	sub	sp, #48	@ 0x30
 800347c:	af00      	add	r7, sp, #0
 800347e:	60f8      	str	r0, [r7, #12]
 8003480:	60b9      	str	r1, [r7, #8]
 8003482:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d009      	beq.n	800349e <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x26>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d006      	beq.n	800349e <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x26>
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d106      	bne.n	80034a4 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x2c>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d002      	beq.n	80034a4 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800349e:	f06f 0301 	mvn.w	r3, #1
 80034a2:	e090      	b.n	80035c6 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x14e>
    }
    if (buffer == NULL)
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d101      	bne.n	80034ae <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 80034aa:	4b49      	ldr	r3, [pc, #292]	@ (80035d0 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x158>)
 80034ac:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 80034b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034b6:	00db      	lsls	r3, r3, #3
 80034b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    size_t offset_bits = 0U;
 80034ba:	2300      	movs	r3, #0
 80034bc:	627b      	str	r3, [r7, #36]	@ 0x24

    // uavcan.si.unit.angle.Scalar.1.0 angular_position
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes3_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 80034be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c0:	08db      	lsrs	r3, r3, #3
 80034c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80034c4:	4618      	mov	r0, r3
 80034c6:	f7fe ffe1 	bl	800248c <nunavutChooseMin>
 80034ca:	4602      	mov	r2, r0
 80034cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034ce:	1a9b      	subs	r3, r3, r2
 80034d0:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err6_ = uavcan_si_unit_angle_Scalar_1_0_deserialize_(
 80034d2:	68f8      	ldr	r0, [r7, #12]
            &out_obj->angular_position, &buffer[offset_bits / 8U], &_size_bytes3_);
 80034d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034d6:	08db      	lsrs	r3, r3, #3
        const int8_t _err6_ = uavcan_si_unit_angle_Scalar_1_0_deserialize_(
 80034d8:	68ba      	ldr	r2, [r7, #8]
 80034da:	4413      	add	r3, r2
 80034dc:	f107 021c 	add.w	r2, r7, #28
 80034e0:	4619      	mov	r1, r3
 80034e2:	f7ff fd51 	bl	8002f88 <uavcan_si_unit_angle_Scalar_1_0_deserialize_>
 80034e6:	4603      	mov	r3, r0
 80034e8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        if (_err6_ < 0)
 80034ec:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	da02      	bge.n	80034fa <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x82>
        {
            return _err6_;
 80034f4:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 80034f8:	e065      	b.n	80035c6 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x14e>
        }
        offset_bits += _size_bytes3_ * 8U;  // Advance by the size of the nested serialized representation.
 80034fa:	69fb      	ldr	r3, [r7, #28]
 80034fc:	00db      	lsls	r3, r3, #3
 80034fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003500:	4413      	add	r3, r2
 8003502:	627b      	str	r3, [r7, #36]	@ 0x24
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003506:	3307      	adds	r3, #7
 8003508:	f023 0307 	bic.w	r3, r3, #7
 800350c:	627b      	str	r3, [r7, #36]	@ 0x24

    // uavcan.si.unit.angular_velocity.Scalar.1.0 angular_velocity
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes4_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 800350e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003510:	08db      	lsrs	r3, r3, #3
 8003512:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003514:	4618      	mov	r0, r3
 8003516:	f7fe ffb9 	bl	800248c <nunavutChooseMin>
 800351a:	4602      	mov	r2, r0
 800351c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800351e:	1a9b      	subs	r3, r3, r2
 8003520:	61bb      	str	r3, [r7, #24]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err7_ = uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_(
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	1d18      	adds	r0, r3, #4
            &out_obj->angular_velocity, &buffer[offset_bits / 8U], &_size_bytes4_);
 8003526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003528:	08db      	lsrs	r3, r3, #3
        const int8_t _err7_ = uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_(
 800352a:	68ba      	ldr	r2, [r7, #8]
 800352c:	4413      	add	r3, r2
 800352e:	f107 0218 	add.w	r2, r7, #24
 8003532:	4619      	mov	r1, r3
 8003534:	f7ff fe60 	bl	80031f8 <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_>
 8003538:	4603      	mov	r3, r0
 800353a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        if (_err7_ < 0)
 800353e:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 8003542:	2b00      	cmp	r3, #0
 8003544:	da02      	bge.n	800354c <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0xd4>
        {
            return _err7_;
 8003546:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 800354a:	e03c      	b.n	80035c6 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x14e>
        }
        offset_bits += _size_bytes4_ * 8U;  // Advance by the size of the nested serialized representation.
 800354c:	69bb      	ldr	r3, [r7, #24]
 800354e:	00db      	lsls	r3, r3, #3
 8003550:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003552:	4413      	add	r3, r2
 8003554:	627b      	str	r3, [r7, #36]	@ 0x24
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003558:	3307      	adds	r3, #7
 800355a:	f023 0307 	bic.w	r3, r3, #7
 800355e:	627b      	str	r3, [r7, #36]	@ 0x24

    // uavcan.si.unit.angular_acceleration.Scalar.1.0 angular_acceleration
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes5_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8003560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003562:	08db      	lsrs	r3, r3, #3
 8003564:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003566:	4618      	mov	r0, r3
 8003568:	f7fe ff90 	bl	800248c <nunavutChooseMin>
 800356c:	4602      	mov	r2, r0
 800356e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003570:	1a9b      	subs	r3, r3, r2
 8003572:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err8_ = uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_(
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	f103 0008 	add.w	r0, r3, #8
            &out_obj->angular_acceleration, &buffer[offset_bits / 8U], &_size_bytes5_);
 800357a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800357c:	08db      	lsrs	r3, r3, #3
        const int8_t _err8_ = uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_(
 800357e:	68ba      	ldr	r2, [r7, #8]
 8003580:	4413      	add	r3, r2
 8003582:	f107 0214 	add.w	r2, r7, #20
 8003586:	4619      	mov	r1, r3
 8003588:	f7ff fd9a 	bl	80030c0 <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_>
 800358c:	4603      	mov	r3, r0
 800358e:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
        if (_err8_ < 0)
 8003592:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 8003596:	2b00      	cmp	r3, #0
 8003598:	da02      	bge.n	80035a0 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x128>
        {
            return _err8_;
 800359a:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 800359e:	e012      	b.n	80035c6 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x14e>
        }
        offset_bits += _size_bytes5_ * 8U;  // Advance by the size of the nested serialized representation.
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	00db      	lsls	r3, r3, #3
 80035a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035a6:	4413      	add	r3, r2
 80035a8:	627b      	str	r3, [r7, #36]	@ 0x24
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80035aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ac:	3307      	adds	r3, #7
 80035ae:	f023 0307 	bic.w	r3, r3, #7
 80035b2:	627b      	str	r3, [r7, #36]	@ 0x24
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80035b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80035b6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80035b8:	f7fe ff68 	bl	800248c <nunavutChooseMin>
 80035bc:	4603      	mov	r3, r0
 80035be:	08da      	lsrs	r2, r3, #3
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 80035c4:	2300      	movs	r3, #0
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3730      	adds	r7, #48	@ 0x30
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	bf00      	nop
 80035d0:	08018a70 	.word	0x08018a70

080035d4 <uavcan_register_Name_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_register_Name_1_0_deserialize_(
    uavcan_register_Name_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b08a      	sub	sp, #40	@ 0x28
 80035d8:	af02      	add	r7, sp, #8
 80035da:	60f8      	str	r0, [r7, #12]
 80035dc:	60b9      	str	r1, [r7, #8]
 80035de:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d009      	beq.n	80035fa <uavcan_register_Name_1_0_deserialize_+0x26>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d006      	beq.n	80035fa <uavcan_register_Name_1_0_deserialize_+0x26>
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d106      	bne.n	8003600 <uavcan_register_Name_1_0_deserialize_+0x2c>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d002      	beq.n	8003600 <uavcan_register_Name_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80035fa:	f06f 0301 	mvn.w	r3, #1
 80035fe:	e04a      	b.n	8003696 <uavcan_register_Name_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d101      	bne.n	800360a <uavcan_register_Name_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8003606:	4b26      	ldr	r3, [pc, #152]	@ (80036a0 <uavcan_register_Name_1_0_deserialize_+0xcc>)
 8003608:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8003610:	69fb      	ldr	r3, [r7, #28]
 8003612:	00db      	lsls	r3, r3, #3
 8003614:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8003616:	2300      	movs	r3, #0
 8003618:	617b      	str	r3, [r7, #20]


    // saturated uint8[<=255] name
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	3308      	adds	r3, #8
 800361e:	69ba      	ldr	r2, [r7, #24]
 8003620:	429a      	cmp	r2, r3
 8003622:	d309      	bcc.n	8003638 <uavcan_register_Name_1_0_deserialize_+0x64>
    {
        out_obj->name.count = buffer[offset_bits / 8U] & 255U;
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	08db      	lsrs	r3, r3, #3
 8003628:	68ba      	ldr	r2, [r7, #8]
 800362a:	4413      	add	r3, r2
 800362c:	781b      	ldrb	r3, [r3, #0]
 800362e:	461a      	mov	r2, r3
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8003636:	e003      	b.n	8003640 <uavcan_register_Name_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->name.count = 0U;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2200      	movs	r2, #0
 800363c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    }
    offset_bits += 8U;
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	3308      	adds	r3, #8
 8003644:	617b      	str	r3, [r7, #20]
    if (out_obj->name.count > 255U)
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800364c:	2bff      	cmp	r3, #255	@ 0xff
 800364e:	d902      	bls.n	8003656 <uavcan_register_Name_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003650:	f06f 0309 	mvn.w	r3, #9
 8003654:	e01f      	b.n	8003696 <uavcan_register_Name_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->name.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->name.count * 8U);
 8003656:	68f8      	ldr	r0, [r7, #12]
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800365e:	00db      	lsls	r3, r3, #3
 8003660:	9300      	str	r3, [sp, #0]
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	69fa      	ldr	r2, [r7, #28]
 8003666:	68b9      	ldr	r1, [r7, #8]
 8003668:	f7fe fff9 	bl	800265e <nunavutGetBits>
    offset_bits += out_obj->name.count * 8U;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003672:	00db      	lsls	r3, r3, #3
 8003674:	697a      	ldr	r2, [r7, #20]
 8003676:	4413      	add	r3, r2
 8003678:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	3307      	adds	r3, #7
 800367e:	f023 0307 	bic.w	r3, r3, #7
 8003682:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8003684:	69b9      	ldr	r1, [r7, #24]
 8003686:	6978      	ldr	r0, [r7, #20]
 8003688:	f7fe ff00 	bl	800248c <nunavutChooseMin>
 800368c:	4603      	mov	r3, r0
 800368e:	08da      	lsrs	r2, r3, #3
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8003694:	2300      	movs	r3, #0
}
 8003696:	4618      	mov	r0, r3
 8003698:	3720      	adds	r7, #32
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}
 800369e:	bf00      	nop
 80036a0:	08018a70 	.word	0x08018a70

080036a4 <uavcan_primitive_array_Bit_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Bit_1_0_serialize_(
    const uavcan_primitive_array_Bit_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b08c      	sub	sp, #48	@ 0x30
 80036a8:	af04      	add	r7, sp, #16
 80036aa:	60f8      	str	r0, [r7, #12]
 80036ac:	60b9      	str	r1, [r7, #8]
 80036ae:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d005      	beq.n	80036c2 <uavcan_primitive_array_Bit_1_0_serialize_+0x1e>
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d002      	beq.n	80036c2 <uavcan_primitive_array_Bit_1_0_serialize_+0x1e>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d102      	bne.n	80036c8 <uavcan_primitive_array_Bit_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80036c2:	f06f 0301 	mvn.w	r3, #1
 80036c6:	e05e      	b.n	8003786 <uavcan_primitive_array_Bit_1_0_serialize_+0xe2>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2064UL)
 80036ce:	69bb      	ldr	r3, [r7, #24]
 80036d0:	00db      	lsls	r3, r3, #3
 80036d2:	f5b3 6f01 	cmp.w	r3, #2064	@ 0x810
 80036d6:	d202      	bcs.n	80036de <uavcan_primitive_array_Bit_1_0_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 80036d8:	f06f 0302 	mvn.w	r3, #2
 80036dc:	e053      	b.n	8003786 <uavcan_primitive_array_Bit_1_0_serialize_+0xe2>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 80036de:	2300      	movs	r3, #0
 80036e0:	61fb      	str	r3, [r7, #28]


    {   // saturated bool[<=2048] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 2048)
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80036e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80036ec:	d902      	bls.n	80036f4 <uavcan_primitive_array_Bit_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80036ee:	f06f 0309 	mvn.w	r3, #9
 80036f2:	e048      	b.n	8003786 <uavcan_primitive_array_Bit_1_0_serialize_+0xe2>
        }
        // Array length prefix: truncated uint16
        (void) memmove(&buffer[offset_bits / 8U], &obj->value.count, 2U);
 80036f4:	69fb      	ldr	r3, [r7, #28]
 80036f6:	08db      	lsrs	r3, r3, #3
 80036f8:	68ba      	ldr	r2, [r7, #8]
 80036fa:	4413      	add	r3, r2
 80036fc:	68fa      	ldr	r2, [r7, #12]
 80036fe:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8003702:	8812      	ldrh	r2, [r2, #0]
 8003704:	b292      	uxth	r2, r2
 8003706:	801a      	strh	r2, [r3, #0]
        offset_bits += 16U;
 8003708:	69fb      	ldr	r3, [r7, #28]
 800370a:	3310      	adds	r3, #16
 800370c:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count, &obj->value.bitpacked[0], 0U);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2100      	movs	r1, #0
 8003718:	9100      	str	r1, [sp, #0]
 800371a:	69f9      	ldr	r1, [r7, #28]
 800371c:	68b8      	ldr	r0, [r7, #8]
 800371e:	f7fe fee1 	bl	80024e4 <nunavutCopyBits>
        offset_bits += obj->value.count;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003728:	69fa      	ldr	r2, [r7, #28]
 800372a:	4413      	add	r3, r2
 800372c:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 800372e:	69fb      	ldr	r3, [r7, #28]
 8003730:	f003 0307 	and.w	r3, r3, #7
 8003734:	2b00      	cmp	r3, #0
 8003736:	d021      	beq.n	800377c <uavcan_primitive_array_Bit_1_0_serialize_+0xd8>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8003738:	69fb      	ldr	r3, [r7, #28]
 800373a:	b2db      	uxtb	r3, r3
 800373c:	f003 0307 	and.w	r3, r3, #7
 8003740:	b2db      	uxtb	r3, r3
 8003742:	f1c3 0308 	rsb	r3, r3, #8
 8003746:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8003748:	7dfb      	ldrb	r3, [r7, #23]
 800374a:	9302      	str	r3, [sp, #8]
 800374c:	f04f 0200 	mov.w	r2, #0
 8003750:	f04f 0300 	mov.w	r3, #0
 8003754:	e9cd 2300 	strd	r2, r3, [sp]
 8003758:	69fa      	ldr	r2, [r7, #28]
 800375a:	69b9      	ldr	r1, [r7, #24]
 800375c:	68b8      	ldr	r0, [r7, #8]
 800375e:	f7fe ffa5 	bl	80026ac <nunavutSetUxx>
 8003762:	4603      	mov	r3, r0
 8003764:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8003766:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800376a:	2b00      	cmp	r3, #0
 800376c:	da02      	bge.n	8003774 <uavcan_primitive_array_Bit_1_0_serialize_+0xd0>
        {
            return _err0_;
 800376e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003772:	e008      	b.n	8003786 <uavcan_primitive_array_Bit_1_0_serialize_+0xe2>
        }
        offset_bits += _pad0_;
 8003774:	7dfb      	ldrb	r3, [r7, #23]
 8003776:	69fa      	ldr	r2, [r7, #28]
 8003778:	4413      	add	r3, r2
 800377a:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 16ULL);
    NUNAVUT_ASSERT(offset_bits <= 2064ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 800377c:	69fb      	ldr	r3, [r7, #28]
 800377e:	08da      	lsrs	r2, r3, #3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8003784:	2300      	movs	r3, #0
}
 8003786:	4618      	mov	r0, r3
 8003788:	3720      	adds	r7, #32
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
	...

08003790 <uavcan_primitive_array_Bit_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Bit_1_0_deserialize_(
    uavcan_primitive_array_Bit_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b08a      	sub	sp, #40	@ 0x28
 8003794:	af02      	add	r7, sp, #8
 8003796:	60f8      	str	r0, [r7, #12]
 8003798:	60b9      	str	r1, [r7, #8]
 800379a:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d009      	beq.n	80037b6 <uavcan_primitive_array_Bit_1_0_deserialize_+0x26>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d006      	beq.n	80037b6 <uavcan_primitive_array_Bit_1_0_deserialize_+0x26>
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d106      	bne.n	80037bc <uavcan_primitive_array_Bit_1_0_deserialize_+0x2c>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d002      	beq.n	80037bc <uavcan_primitive_array_Bit_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80037b6:	f06f 0301 	mvn.w	r3, #1
 80037ba:	e041      	b.n	8003840 <uavcan_primitive_array_Bit_1_0_deserialize_+0xb0>
    }
    if (buffer == NULL)
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d101      	bne.n	80037c6 <uavcan_primitive_array_Bit_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 80037c2:	4b21      	ldr	r3, [pc, #132]	@ (8003848 <uavcan_primitive_array_Bit_1_0_deserialize_+0xb8>)
 80037c4:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	00db      	lsls	r3, r3, #3
 80037d0:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 80037d2:	2300      	movs	r3, #0
 80037d4:	617b      	str	r3, [r7, #20]


    // saturated bool[<=2048] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint16
    out_obj->value.count = nunavutGetU16(&buffer[0], capacity_bytes, offset_bits, 16);
 80037d6:	2310      	movs	r3, #16
 80037d8:	697a      	ldr	r2, [r7, #20]
 80037da:	69f9      	ldr	r1, [r7, #28]
 80037dc:	68b8      	ldr	r0, [r7, #8]
 80037de:	f7fe ff8b 	bl	80026f8 <nunavutGetU16>
 80037e2:	4603      	mov	r3, r0
 80037e4:	461a      	mov	r2, r3
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    offset_bits += 16U;
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	3310      	adds	r3, #16
 80037f0:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 2048U)
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80037f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80037fc:	d902      	bls.n	8003804 <uavcan_primitive_array_Bit_1_0_deserialize_+0x74>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80037fe:	f06f 0309 	mvn.w	r3, #9
 8003802:	e01d      	b.n	8003840 <uavcan_primitive_array_Bit_1_0_deserialize_+0xb0>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.bitpacked[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count);
 8003804:	68f8      	ldr	r0, [r7, #12]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800380c:	9300      	str	r3, [sp, #0]
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	69fa      	ldr	r2, [r7, #28]
 8003812:	68b9      	ldr	r1, [r7, #8]
 8003814:	f7fe ff23 	bl	800265e <nunavutGetBits>
    offset_bits += out_obj->value.count;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800381e:	697a      	ldr	r2, [r7, #20]
 8003820:	4413      	add	r3, r2
 8003822:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	3307      	adds	r3, #7
 8003828:	f023 0307 	bic.w	r3, r3, #7
 800382c:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 800382e:	69b9      	ldr	r1, [r7, #24]
 8003830:	6978      	ldr	r0, [r7, #20]
 8003832:	f7fe fe2b 	bl	800248c <nunavutChooseMin>
 8003836:	4603      	mov	r3, r0
 8003838:	08da      	lsrs	r2, r3, #3
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 800383e:	2300      	movs	r3, #0
}
 8003840:	4618      	mov	r0, r3
 8003842:	3720      	adds	r7, #32
 8003844:	46bd      	mov	sp, r7
 8003846:	bd80      	pop	{r7, pc}
 8003848:	08018a70 	.word	0x08018a70

0800384c <uavcan_primitive_array_Integer16_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer16_1_0_serialize_(
    const uavcan_primitive_array_Integer16_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b08c      	sub	sp, #48	@ 0x30
 8003850:	af04      	add	r7, sp, #16
 8003852:	60f8      	str	r0, [r7, #12]
 8003854:	60b9      	str	r1, [r7, #8]
 8003856:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d005      	beq.n	800386a <uavcan_primitive_array_Integer16_1_0_serialize_+0x1e>
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d002      	beq.n	800386a <uavcan_primitive_array_Integer16_1_0_serialize_+0x1e>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d102      	bne.n	8003870 <uavcan_primitive_array_Integer16_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800386a:	f06f 0301 	mvn.w	r3, #1
 800386e:	e05f      	b.n	8003930 <uavcan_primitive_array_Integer16_1_0_serialize_+0xe4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 8003876:	69bb      	ldr	r3, [r7, #24]
 8003878:	00db      	lsls	r3, r3, #3
 800387a:	f640 0207 	movw	r2, #2055	@ 0x807
 800387e:	4293      	cmp	r3, r2
 8003880:	d802      	bhi.n	8003888 <uavcan_primitive_array_Integer16_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8003882:	f06f 0302 	mvn.w	r3, #2
 8003886:	e053      	b.n	8003930 <uavcan_primitive_array_Integer16_1_0_serialize_+0xe4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8003888:	2300      	movs	r3, #0
 800388a:	61fb      	str	r3, [r7, #28]


    {   // saturated int16[<=128] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 128)
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003892:	2b80      	cmp	r3, #128	@ 0x80
 8003894:	d902      	bls.n	800389c <uavcan_primitive_array_Integer16_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003896:	f06f 0309 	mvn.w	r3, #9
 800389a:	e049      	b.n	8003930 <uavcan_primitive_array_Integer16_1_0_serialize_+0xe4>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	f8d3 1100 	ldr.w	r1, [r3, #256]	@ 0x100
 80038a2:	69fb      	ldr	r3, [r7, #28]
 80038a4:	08db      	lsrs	r3, r3, #3
 80038a6:	68ba      	ldr	r2, [r7, #8]
 80038a8:	4413      	add	r3, r2
 80038aa:	b2ca      	uxtb	r2, r1
 80038ac:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 80038ae:	69fb      	ldr	r3, [r7, #28]
 80038b0:	3308      	adds	r3, #8
 80038b2:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 16UL, &obj->value.elements[0], 0U);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80038ba:	011a      	lsls	r2, r3, #4
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	2100      	movs	r1, #0
 80038c0:	9100      	str	r1, [sp, #0]
 80038c2:	69f9      	ldr	r1, [r7, #28]
 80038c4:	68b8      	ldr	r0, [r7, #8]
 80038c6:	f7fe fe0d 	bl	80024e4 <nunavutCopyBits>
        offset_bits += obj->value.count * 16UL;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80038d0:	011b      	lsls	r3, r3, #4
 80038d2:	69fa      	ldr	r2, [r7, #28]
 80038d4:	4413      	add	r3, r2
 80038d6:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80038d8:	69fb      	ldr	r3, [r7, #28]
 80038da:	f003 0307 	and.w	r3, r3, #7
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d021      	beq.n	8003926 <uavcan_primitive_array_Integer16_1_0_serialize_+0xda>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80038e2:	69fb      	ldr	r3, [r7, #28]
 80038e4:	b2db      	uxtb	r3, r3
 80038e6:	f003 0307 	and.w	r3, r3, #7
 80038ea:	b2db      	uxtb	r3, r3
 80038ec:	f1c3 0308 	rsb	r3, r3, #8
 80038f0:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 80038f2:	7dfb      	ldrb	r3, [r7, #23]
 80038f4:	9302      	str	r3, [sp, #8]
 80038f6:	f04f 0200 	mov.w	r2, #0
 80038fa:	f04f 0300 	mov.w	r3, #0
 80038fe:	e9cd 2300 	strd	r2, r3, [sp]
 8003902:	69fa      	ldr	r2, [r7, #28]
 8003904:	69b9      	ldr	r1, [r7, #24]
 8003906:	68b8      	ldr	r0, [r7, #8]
 8003908:	f7fe fed0 	bl	80026ac <nunavutSetUxx>
 800390c:	4603      	mov	r3, r0
 800390e:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8003910:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003914:	2b00      	cmp	r3, #0
 8003916:	da02      	bge.n	800391e <uavcan_primitive_array_Integer16_1_0_serialize_+0xd2>
        {
            return _err0_;
 8003918:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800391c:	e008      	b.n	8003930 <uavcan_primitive_array_Integer16_1_0_serialize_+0xe4>
        }
        offset_bits += _pad0_;
 800391e:	7dfb      	ldrb	r3, [r7, #23]
 8003920:	69fa      	ldr	r2, [r7, #28]
 8003922:	4413      	add	r3, r2
 8003924:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8003926:	69fb      	ldr	r3, [r7, #28]
 8003928:	08da      	lsrs	r2, r3, #3
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 800392e:	2300      	movs	r3, #0
}
 8003930:	4618      	mov	r0, r3
 8003932:	3720      	adds	r7, #32
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}

08003938 <uavcan_primitive_array_Integer16_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer16_1_0_deserialize_(
    uavcan_primitive_array_Integer16_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b08a      	sub	sp, #40	@ 0x28
 800393c:	af02      	add	r7, sp, #8
 800393e:	60f8      	str	r0, [r7, #12]
 8003940:	60b9      	str	r1, [r7, #8]
 8003942:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d009      	beq.n	800395e <uavcan_primitive_array_Integer16_1_0_deserialize_+0x26>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d006      	beq.n	800395e <uavcan_primitive_array_Integer16_1_0_deserialize_+0x26>
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d106      	bne.n	8003964 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x2c>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d002      	beq.n	8003964 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800395e:	f06f 0301 	mvn.w	r3, #1
 8003962:	e04a      	b.n	80039fa <uavcan_primitive_array_Integer16_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d101      	bne.n	800396e <uavcan_primitive_array_Integer16_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 800396a:	4b26      	ldr	r3, [pc, #152]	@ (8003a04 <uavcan_primitive_array_Integer16_1_0_deserialize_+0xcc>)
 800396c:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8003974:	69fb      	ldr	r3, [r7, #28]
 8003976:	00db      	lsls	r3, r3, #3
 8003978:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 800397a:	2300      	movs	r3, #0
 800397c:	617b      	str	r3, [r7, #20]


    // saturated int16[<=128] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	3308      	adds	r3, #8
 8003982:	69ba      	ldr	r2, [r7, #24]
 8003984:	429a      	cmp	r2, r3
 8003986:	d309      	bcc.n	800399c <uavcan_primitive_array_Integer16_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	08db      	lsrs	r3, r3, #3
 800398c:	68ba      	ldr	r2, [r7, #8]
 800398e:	4413      	add	r3, r2
 8003990:	781b      	ldrb	r3, [r3, #0]
 8003992:	461a      	mov	r2, r3
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800399a:	e003      	b.n	80039a4 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2200      	movs	r2, #0
 80039a0:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    }
    offset_bits += 8U;
 80039a4:	697b      	ldr	r3, [r7, #20]
 80039a6:	3308      	adds	r3, #8
 80039a8:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 128U)
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80039b0:	2b80      	cmp	r3, #128	@ 0x80
 80039b2:	d902      	bls.n	80039ba <uavcan_primitive_array_Integer16_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80039b4:	f06f 0309 	mvn.w	r3, #9
 80039b8:	e01f      	b.n	80039fa <uavcan_primitive_array_Integer16_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 16U);
 80039ba:	68f8      	ldr	r0, [r7, #12]
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80039c2:	011b      	lsls	r3, r3, #4
 80039c4:	9300      	str	r3, [sp, #0]
 80039c6:	697b      	ldr	r3, [r7, #20]
 80039c8:	69fa      	ldr	r2, [r7, #28]
 80039ca:	68b9      	ldr	r1, [r7, #8]
 80039cc:	f7fe fe47 	bl	800265e <nunavutGetBits>
    offset_bits += out_obj->value.count * 16U;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80039d6:	011b      	lsls	r3, r3, #4
 80039d8:	697a      	ldr	r2, [r7, #20]
 80039da:	4413      	add	r3, r2
 80039dc:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	3307      	adds	r3, #7
 80039e2:	f023 0307 	bic.w	r3, r3, #7
 80039e6:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80039e8:	69b9      	ldr	r1, [r7, #24]
 80039ea:	6978      	ldr	r0, [r7, #20]
 80039ec:	f7fe fd4e 	bl	800248c <nunavutChooseMin>
 80039f0:	4603      	mov	r3, r0
 80039f2:	08da      	lsrs	r2, r3, #3
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 80039f8:	2300      	movs	r3, #0
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3720      	adds	r7, #32
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	bf00      	nop
 8003a04:	08018a70 	.word	0x08018a70

08003a08 <uavcan_primitive_array_Integer32_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer32_1_0_serialize_(
    const uavcan_primitive_array_Integer32_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b08c      	sub	sp, #48	@ 0x30
 8003a0c:	af04      	add	r7, sp, #16
 8003a0e:	60f8      	str	r0, [r7, #12]
 8003a10:	60b9      	str	r1, [r7, #8]
 8003a12:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d005      	beq.n	8003a26 <uavcan_primitive_array_Integer32_1_0_serialize_+0x1e>
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d002      	beq.n	8003a26 <uavcan_primitive_array_Integer32_1_0_serialize_+0x1e>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d102      	bne.n	8003a2c <uavcan_primitive_array_Integer32_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003a26:	f06f 0301 	mvn.w	r3, #1
 8003a2a:	e05f      	b.n	8003aec <uavcan_primitive_array_Integer32_1_0_serialize_+0xe4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 8003a32:	69bb      	ldr	r3, [r7, #24]
 8003a34:	00db      	lsls	r3, r3, #3
 8003a36:	f640 0207 	movw	r2, #2055	@ 0x807
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d802      	bhi.n	8003a44 <uavcan_primitive_array_Integer32_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8003a3e:	f06f 0302 	mvn.w	r3, #2
 8003a42:	e053      	b.n	8003aec <uavcan_primitive_array_Integer32_1_0_serialize_+0xe4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8003a44:	2300      	movs	r3, #0
 8003a46:	61fb      	str	r3, [r7, #28]


    {   // saturated int32[<=64] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 64)
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003a4e:	2b40      	cmp	r3, #64	@ 0x40
 8003a50:	d902      	bls.n	8003a58 <uavcan_primitive_array_Integer32_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003a52:	f06f 0309 	mvn.w	r3, #9
 8003a56:	e049      	b.n	8003aec <uavcan_primitive_array_Integer32_1_0_serialize_+0xe4>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	f8d3 1100 	ldr.w	r1, [r3, #256]	@ 0x100
 8003a5e:	69fb      	ldr	r3, [r7, #28]
 8003a60:	08db      	lsrs	r3, r3, #3
 8003a62:	68ba      	ldr	r2, [r7, #8]
 8003a64:	4413      	add	r3, r2
 8003a66:	b2ca      	uxtb	r2, r1
 8003a68:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	3308      	adds	r3, #8
 8003a6e:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 32UL, &obj->value.elements[0], 0U);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003a76:	015a      	lsls	r2, r3, #5
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	2100      	movs	r1, #0
 8003a7c:	9100      	str	r1, [sp, #0]
 8003a7e:	69f9      	ldr	r1, [r7, #28]
 8003a80:	68b8      	ldr	r0, [r7, #8]
 8003a82:	f7fe fd2f 	bl	80024e4 <nunavutCopyBits>
        offset_bits += obj->value.count * 32UL;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003a8c:	015b      	lsls	r3, r3, #5
 8003a8e:	69fa      	ldr	r2, [r7, #28]
 8003a90:	4413      	add	r3, r2
 8003a92:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003a94:	69fb      	ldr	r3, [r7, #28]
 8003a96:	f003 0307 	and.w	r3, r3, #7
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d021      	beq.n	8003ae2 <uavcan_primitive_array_Integer32_1_0_serialize_+0xda>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8003a9e:	69fb      	ldr	r3, [r7, #28]
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	f003 0307 	and.w	r3, r3, #7
 8003aa6:	b2db      	uxtb	r3, r3
 8003aa8:	f1c3 0308 	rsb	r3, r3, #8
 8003aac:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8003aae:	7dfb      	ldrb	r3, [r7, #23]
 8003ab0:	9302      	str	r3, [sp, #8]
 8003ab2:	f04f 0200 	mov.w	r2, #0
 8003ab6:	f04f 0300 	mov.w	r3, #0
 8003aba:	e9cd 2300 	strd	r2, r3, [sp]
 8003abe:	69fa      	ldr	r2, [r7, #28]
 8003ac0:	69b9      	ldr	r1, [r7, #24]
 8003ac2:	68b8      	ldr	r0, [r7, #8]
 8003ac4:	f7fe fdf2 	bl	80026ac <nunavutSetUxx>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8003acc:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	da02      	bge.n	8003ada <uavcan_primitive_array_Integer32_1_0_serialize_+0xd2>
        {
            return _err0_;
 8003ad4:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003ad8:	e008      	b.n	8003aec <uavcan_primitive_array_Integer32_1_0_serialize_+0xe4>
        }
        offset_bits += _pad0_;
 8003ada:	7dfb      	ldrb	r3, [r7, #23]
 8003adc:	69fa      	ldr	r2, [r7, #28]
 8003ade:	4413      	add	r3, r2
 8003ae0:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8003ae2:	69fb      	ldr	r3, [r7, #28]
 8003ae4:	08da      	lsrs	r2, r3, #3
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8003aea:	2300      	movs	r3, #0
}
 8003aec:	4618      	mov	r0, r3
 8003aee:	3720      	adds	r7, #32
 8003af0:	46bd      	mov	sp, r7
 8003af2:	bd80      	pop	{r7, pc}

08003af4 <uavcan_primitive_array_Integer32_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer32_1_0_deserialize_(
    uavcan_primitive_array_Integer32_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b08a      	sub	sp, #40	@ 0x28
 8003af8:	af02      	add	r7, sp, #8
 8003afa:	60f8      	str	r0, [r7, #12]
 8003afc:	60b9      	str	r1, [r7, #8]
 8003afe:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d009      	beq.n	8003b1a <uavcan_primitive_array_Integer32_1_0_deserialize_+0x26>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d006      	beq.n	8003b1a <uavcan_primitive_array_Integer32_1_0_deserialize_+0x26>
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d106      	bne.n	8003b20 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x2c>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d002      	beq.n	8003b20 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003b1a:	f06f 0301 	mvn.w	r3, #1
 8003b1e:	e04a      	b.n	8003bb6 <uavcan_primitive_array_Integer32_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d101      	bne.n	8003b2a <uavcan_primitive_array_Integer32_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8003b26:	4b26      	ldr	r3, [pc, #152]	@ (8003bc0 <uavcan_primitive_array_Integer32_1_0_deserialize_+0xcc>)
 8003b28:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8003b30:	69fb      	ldr	r3, [r7, #28]
 8003b32:	00db      	lsls	r3, r3, #3
 8003b34:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8003b36:	2300      	movs	r3, #0
 8003b38:	617b      	str	r3, [r7, #20]


    // saturated int32[<=64] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	3308      	adds	r3, #8
 8003b3e:	69ba      	ldr	r2, [r7, #24]
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d309      	bcc.n	8003b58 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	08db      	lsrs	r3, r3, #3
 8003b48:	68ba      	ldr	r2, [r7, #8]
 8003b4a:	4413      	add	r3, r2
 8003b4c:	781b      	ldrb	r3, [r3, #0]
 8003b4e:	461a      	mov	r2, r3
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8003b56:	e003      	b.n	8003b60 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    }
    offset_bits += 8U;
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	3308      	adds	r3, #8
 8003b64:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 64U)
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003b6c:	2b40      	cmp	r3, #64	@ 0x40
 8003b6e:	d902      	bls.n	8003b76 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003b70:	f06f 0309 	mvn.w	r3, #9
 8003b74:	e01f      	b.n	8003bb6 <uavcan_primitive_array_Integer32_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 32U);
 8003b76:	68f8      	ldr	r0, [r7, #12]
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003b7e:	015b      	lsls	r3, r3, #5
 8003b80:	9300      	str	r3, [sp, #0]
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	69fa      	ldr	r2, [r7, #28]
 8003b86:	68b9      	ldr	r1, [r7, #8]
 8003b88:	f7fe fd69 	bl	800265e <nunavutGetBits>
    offset_bits += out_obj->value.count * 32U;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003b92:	015b      	lsls	r3, r3, #5
 8003b94:	697a      	ldr	r2, [r7, #20]
 8003b96:	4413      	add	r3, r2
 8003b98:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	3307      	adds	r3, #7
 8003b9e:	f023 0307 	bic.w	r3, r3, #7
 8003ba2:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8003ba4:	69b9      	ldr	r1, [r7, #24]
 8003ba6:	6978      	ldr	r0, [r7, #20]
 8003ba8:	f7fe fc70 	bl	800248c <nunavutChooseMin>
 8003bac:	4603      	mov	r3, r0
 8003bae:	08da      	lsrs	r2, r3, #3
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8003bb4:	2300      	movs	r3, #0
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	3720      	adds	r7, #32
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	bf00      	nop
 8003bc0:	08018a70 	.word	0x08018a70

08003bc4 <uavcan_primitive_array_Integer64_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer64_1_0_serialize_(
    const uavcan_primitive_array_Integer64_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b08c      	sub	sp, #48	@ 0x30
 8003bc8:	af04      	add	r7, sp, #16
 8003bca:	60f8      	str	r0, [r7, #12]
 8003bcc:	60b9      	str	r1, [r7, #8]
 8003bce:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d005      	beq.n	8003be2 <uavcan_primitive_array_Integer64_1_0_serialize_+0x1e>
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d002      	beq.n	8003be2 <uavcan_primitive_array_Integer64_1_0_serialize_+0x1e>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d102      	bne.n	8003be8 <uavcan_primitive_array_Integer64_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003be2:	f06f 0301 	mvn.w	r3, #1
 8003be6:	e05f      	b.n	8003ca8 <uavcan_primitive_array_Integer64_1_0_serialize_+0xe4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 8003bee:	69bb      	ldr	r3, [r7, #24]
 8003bf0:	00db      	lsls	r3, r3, #3
 8003bf2:	f640 0207 	movw	r2, #2055	@ 0x807
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d802      	bhi.n	8003c00 <uavcan_primitive_array_Integer64_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8003bfa:	f06f 0302 	mvn.w	r3, #2
 8003bfe:	e053      	b.n	8003ca8 <uavcan_primitive_array_Integer64_1_0_serialize_+0xe4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8003c00:	2300      	movs	r3, #0
 8003c02:	61fb      	str	r3, [r7, #28]


    {   // saturated int64[<=32] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 32)
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003c0a:	2b20      	cmp	r3, #32
 8003c0c:	d902      	bls.n	8003c14 <uavcan_primitive_array_Integer64_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003c0e:	f06f 0309 	mvn.w	r3, #9
 8003c12:	e049      	b.n	8003ca8 <uavcan_primitive_array_Integer64_1_0_serialize_+0xe4>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	f8d3 1100 	ldr.w	r1, [r3, #256]	@ 0x100
 8003c1a:	69fb      	ldr	r3, [r7, #28]
 8003c1c:	08db      	lsrs	r3, r3, #3
 8003c1e:	68ba      	ldr	r2, [r7, #8]
 8003c20:	4413      	add	r3, r2
 8003c22:	b2ca      	uxtb	r2, r1
 8003c24:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8003c26:	69fb      	ldr	r3, [r7, #28]
 8003c28:	3308      	adds	r3, #8
 8003c2a:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 64UL, &obj->value.elements[0], 0U);
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003c32:	019a      	lsls	r2, r3, #6
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2100      	movs	r1, #0
 8003c38:	9100      	str	r1, [sp, #0]
 8003c3a:	69f9      	ldr	r1, [r7, #28]
 8003c3c:	68b8      	ldr	r0, [r7, #8]
 8003c3e:	f7fe fc51 	bl	80024e4 <nunavutCopyBits>
        offset_bits += obj->value.count * 64UL;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003c48:	019b      	lsls	r3, r3, #6
 8003c4a:	69fa      	ldr	r2, [r7, #28]
 8003c4c:	4413      	add	r3, r2
 8003c4e:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003c50:	69fb      	ldr	r3, [r7, #28]
 8003c52:	f003 0307 	and.w	r3, r3, #7
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d021      	beq.n	8003c9e <uavcan_primitive_array_Integer64_1_0_serialize_+0xda>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8003c5a:	69fb      	ldr	r3, [r7, #28]
 8003c5c:	b2db      	uxtb	r3, r3
 8003c5e:	f003 0307 	and.w	r3, r3, #7
 8003c62:	b2db      	uxtb	r3, r3
 8003c64:	f1c3 0308 	rsb	r3, r3, #8
 8003c68:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8003c6a:	7dfb      	ldrb	r3, [r7, #23]
 8003c6c:	9302      	str	r3, [sp, #8]
 8003c6e:	f04f 0200 	mov.w	r2, #0
 8003c72:	f04f 0300 	mov.w	r3, #0
 8003c76:	e9cd 2300 	strd	r2, r3, [sp]
 8003c7a:	69fa      	ldr	r2, [r7, #28]
 8003c7c:	69b9      	ldr	r1, [r7, #24]
 8003c7e:	68b8      	ldr	r0, [r7, #8]
 8003c80:	f7fe fd14 	bl	80026ac <nunavutSetUxx>
 8003c84:	4603      	mov	r3, r0
 8003c86:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8003c88:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	da02      	bge.n	8003c96 <uavcan_primitive_array_Integer64_1_0_serialize_+0xd2>
        {
            return _err0_;
 8003c90:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003c94:	e008      	b.n	8003ca8 <uavcan_primitive_array_Integer64_1_0_serialize_+0xe4>
        }
        offset_bits += _pad0_;
 8003c96:	7dfb      	ldrb	r3, [r7, #23]
 8003c98:	69fa      	ldr	r2, [r7, #28]
 8003c9a:	4413      	add	r3, r2
 8003c9c:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8003c9e:	69fb      	ldr	r3, [r7, #28]
 8003ca0:	08da      	lsrs	r2, r3, #3
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8003ca6:	2300      	movs	r3, #0
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	3720      	adds	r7, #32
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bd80      	pop	{r7, pc}

08003cb0 <uavcan_primitive_array_Integer64_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer64_1_0_deserialize_(
    uavcan_primitive_array_Integer64_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b08a      	sub	sp, #40	@ 0x28
 8003cb4:	af02      	add	r7, sp, #8
 8003cb6:	60f8      	str	r0, [r7, #12]
 8003cb8:	60b9      	str	r1, [r7, #8]
 8003cba:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d009      	beq.n	8003cd6 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x26>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d006      	beq.n	8003cd6 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x26>
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d106      	bne.n	8003cdc <uavcan_primitive_array_Integer64_1_0_deserialize_+0x2c>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d002      	beq.n	8003cdc <uavcan_primitive_array_Integer64_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003cd6:	f06f 0301 	mvn.w	r3, #1
 8003cda:	e04a      	b.n	8003d72 <uavcan_primitive_array_Integer64_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d101      	bne.n	8003ce6 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8003ce2:	4b26      	ldr	r3, [pc, #152]	@ (8003d7c <uavcan_primitive_array_Integer64_1_0_deserialize_+0xcc>)
 8003ce4:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8003cec:	69fb      	ldr	r3, [r7, #28]
 8003cee:	00db      	lsls	r3, r3, #3
 8003cf0:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	617b      	str	r3, [r7, #20]


    // saturated int64[<=32] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 8003cf6:	697b      	ldr	r3, [r7, #20]
 8003cf8:	3308      	adds	r3, #8
 8003cfa:	69ba      	ldr	r2, [r7, #24]
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	d309      	bcc.n	8003d14 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	08db      	lsrs	r3, r3, #3
 8003d04:	68ba      	ldr	r2, [r7, #8]
 8003d06:	4413      	add	r3, r2
 8003d08:	781b      	ldrb	r3, [r3, #0]
 8003d0a:	461a      	mov	r2, r3
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8003d12:	e003      	b.n	8003d1c <uavcan_primitive_array_Integer64_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2200      	movs	r2, #0
 8003d18:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    }
    offset_bits += 8U;
 8003d1c:	697b      	ldr	r3, [r7, #20]
 8003d1e:	3308      	adds	r3, #8
 8003d20:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 32U)
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003d28:	2b20      	cmp	r3, #32
 8003d2a:	d902      	bls.n	8003d32 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003d2c:	f06f 0309 	mvn.w	r3, #9
 8003d30:	e01f      	b.n	8003d72 <uavcan_primitive_array_Integer64_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 64U);
 8003d32:	68f8      	ldr	r0, [r7, #12]
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003d3a:	019b      	lsls	r3, r3, #6
 8003d3c:	9300      	str	r3, [sp, #0]
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	69fa      	ldr	r2, [r7, #28]
 8003d42:	68b9      	ldr	r1, [r7, #8]
 8003d44:	f7fe fc8b 	bl	800265e <nunavutGetBits>
    offset_bits += out_obj->value.count * 64U;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003d4e:	019b      	lsls	r3, r3, #6
 8003d50:	697a      	ldr	r2, [r7, #20]
 8003d52:	4413      	add	r3, r2
 8003d54:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	3307      	adds	r3, #7
 8003d5a:	f023 0307 	bic.w	r3, r3, #7
 8003d5e:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8003d60:	69b9      	ldr	r1, [r7, #24]
 8003d62:	6978      	ldr	r0, [r7, #20]
 8003d64:	f7fe fb92 	bl	800248c <nunavutChooseMin>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	08da      	lsrs	r2, r3, #3
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8003d70:	2300      	movs	r3, #0
}
 8003d72:	4618      	mov	r0, r3
 8003d74:	3720      	adds	r7, #32
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bd80      	pop	{r7, pc}
 8003d7a:	bf00      	nop
 8003d7c:	08018a70 	.word	0x08018a70

08003d80 <uavcan_primitive_array_Integer8_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer8_1_0_serialize_(
    const uavcan_primitive_array_Integer8_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b08c      	sub	sp, #48	@ 0x30
 8003d84:	af04      	add	r7, sp, #16
 8003d86:	60f8      	str	r0, [r7, #12]
 8003d88:	60b9      	str	r1, [r7, #8]
 8003d8a:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d005      	beq.n	8003d9e <uavcan_primitive_array_Integer8_1_0_serialize_+0x1e>
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d002      	beq.n	8003d9e <uavcan_primitive_array_Integer8_1_0_serialize_+0x1e>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d102      	bne.n	8003da4 <uavcan_primitive_array_Integer8_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003d9e:	f06f 0301 	mvn.w	r3, #1
 8003da2:	e060      	b.n	8003e66 <uavcan_primitive_array_Integer8_1_0_serialize_+0xe6>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2064UL)
 8003daa:	69bb      	ldr	r3, [r7, #24]
 8003dac:	00db      	lsls	r3, r3, #3
 8003dae:	f5b3 6f01 	cmp.w	r3, #2064	@ 0x810
 8003db2:	d202      	bcs.n	8003dba <uavcan_primitive_array_Integer8_1_0_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8003db4:	f06f 0302 	mvn.w	r3, #2
 8003db8:	e055      	b.n	8003e66 <uavcan_primitive_array_Integer8_1_0_serialize_+0xe6>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	61fb      	str	r3, [r7, #28]


    {   // saturated int8[<=256] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 256)
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003dc4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003dc8:	d902      	bls.n	8003dd0 <uavcan_primitive_array_Integer8_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003dca:	f06f 0309 	mvn.w	r3, #9
 8003dce:	e04a      	b.n	8003e66 <uavcan_primitive_array_Integer8_1_0_serialize_+0xe6>
        }
        // Array length prefix: truncated uint16
        (void) memmove(&buffer[offset_bits / 8U], &obj->value.count, 2U);
 8003dd0:	69fb      	ldr	r3, [r7, #28]
 8003dd2:	08db      	lsrs	r3, r3, #3
 8003dd4:	68ba      	ldr	r2, [r7, #8]
 8003dd6:	4413      	add	r3, r2
 8003dd8:	68fa      	ldr	r2, [r7, #12]
 8003dda:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8003dde:	8812      	ldrh	r2, [r2, #0]
 8003de0:	b292      	uxth	r2, r2
 8003de2:	801a      	strh	r2, [r3, #0]
        offset_bits += 16U;
 8003de4:	69fb      	ldr	r3, [r7, #28]
 8003de6:	3310      	adds	r3, #16
 8003de8:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 8U, &obj->value.elements[0], 0U);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003df0:	00da      	lsls	r2, r3, #3
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2100      	movs	r1, #0
 8003df6:	9100      	str	r1, [sp, #0]
 8003df8:	69f9      	ldr	r1, [r7, #28]
 8003dfa:	68b8      	ldr	r0, [r7, #8]
 8003dfc:	f7fe fb72 	bl	80024e4 <nunavutCopyBits>
        offset_bits += obj->value.count * 8U;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003e06:	00db      	lsls	r3, r3, #3
 8003e08:	69fa      	ldr	r2, [r7, #28]
 8003e0a:	4413      	add	r3, r2
 8003e0c:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003e0e:	69fb      	ldr	r3, [r7, #28]
 8003e10:	f003 0307 	and.w	r3, r3, #7
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d021      	beq.n	8003e5c <uavcan_primitive_array_Integer8_1_0_serialize_+0xdc>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8003e18:	69fb      	ldr	r3, [r7, #28]
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	f003 0307 	and.w	r3, r3, #7
 8003e20:	b2db      	uxtb	r3, r3
 8003e22:	f1c3 0308 	rsb	r3, r3, #8
 8003e26:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8003e28:	7dfb      	ldrb	r3, [r7, #23]
 8003e2a:	9302      	str	r3, [sp, #8]
 8003e2c:	f04f 0200 	mov.w	r2, #0
 8003e30:	f04f 0300 	mov.w	r3, #0
 8003e34:	e9cd 2300 	strd	r2, r3, [sp]
 8003e38:	69fa      	ldr	r2, [r7, #28]
 8003e3a:	69b9      	ldr	r1, [r7, #24]
 8003e3c:	68b8      	ldr	r0, [r7, #8]
 8003e3e:	f7fe fc35 	bl	80026ac <nunavutSetUxx>
 8003e42:	4603      	mov	r3, r0
 8003e44:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8003e46:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	da02      	bge.n	8003e54 <uavcan_primitive_array_Integer8_1_0_serialize_+0xd4>
        {
            return _err0_;
 8003e4e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003e52:	e008      	b.n	8003e66 <uavcan_primitive_array_Integer8_1_0_serialize_+0xe6>
        }
        offset_bits += _pad0_;
 8003e54:	7dfb      	ldrb	r3, [r7, #23]
 8003e56:	69fa      	ldr	r2, [r7, #28]
 8003e58:	4413      	add	r3, r2
 8003e5a:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 16ULL);
    NUNAVUT_ASSERT(offset_bits <= 2064ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8003e5c:	69fb      	ldr	r3, [r7, #28]
 8003e5e:	08da      	lsrs	r2, r3, #3
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8003e64:	2300      	movs	r3, #0
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	3720      	adds	r7, #32
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}
	...

08003e70 <uavcan_primitive_array_Integer8_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer8_1_0_deserialize_(
    uavcan_primitive_array_Integer8_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b08a      	sub	sp, #40	@ 0x28
 8003e74:	af02      	add	r7, sp, #8
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	60b9      	str	r1, [r7, #8]
 8003e7a:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d009      	beq.n	8003e96 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x26>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d006      	beq.n	8003e96 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x26>
 8003e88:	68bb      	ldr	r3, [r7, #8]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d106      	bne.n	8003e9c <uavcan_primitive_array_Integer8_1_0_deserialize_+0x2c>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d002      	beq.n	8003e9c <uavcan_primitive_array_Integer8_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003e96:	f06f 0301 	mvn.w	r3, #1
 8003e9a:	e043      	b.n	8003f24 <uavcan_primitive_array_Integer8_1_0_deserialize_+0xb4>
    }
    if (buffer == NULL)
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d101      	bne.n	8003ea6 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8003ea2:	4b22      	ldr	r3, [pc, #136]	@ (8003f2c <uavcan_primitive_array_Integer8_1_0_deserialize_+0xbc>)
 8003ea4:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8003eac:	69fb      	ldr	r3, [r7, #28]
 8003eae:	00db      	lsls	r3, r3, #3
 8003eb0:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	617b      	str	r3, [r7, #20]


    // saturated int8[<=256] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint16
    out_obj->value.count = nunavutGetU16(&buffer[0], capacity_bytes, offset_bits, 16);
 8003eb6:	2310      	movs	r3, #16
 8003eb8:	697a      	ldr	r2, [r7, #20]
 8003eba:	69f9      	ldr	r1, [r7, #28]
 8003ebc:	68b8      	ldr	r0, [r7, #8]
 8003ebe:	f7fe fc1b 	bl	80026f8 <nunavutGetU16>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	461a      	mov	r2, r3
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    offset_bits += 16U;
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	3310      	adds	r3, #16
 8003ed0:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 256U)
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003ed8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003edc:	d902      	bls.n	8003ee4 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x74>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003ede:	f06f 0309 	mvn.w	r3, #9
 8003ee2:	e01f      	b.n	8003f24 <uavcan_primitive_array_Integer8_1_0_deserialize_+0xb4>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 8U);
 8003ee4:	68f8      	ldr	r0, [r7, #12]
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003eec:	00db      	lsls	r3, r3, #3
 8003eee:	9300      	str	r3, [sp, #0]
 8003ef0:	697b      	ldr	r3, [r7, #20]
 8003ef2:	69fa      	ldr	r2, [r7, #28]
 8003ef4:	68b9      	ldr	r1, [r7, #8]
 8003ef6:	f7fe fbb2 	bl	800265e <nunavutGetBits>
    offset_bits += out_obj->value.count * 8U;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003f00:	00db      	lsls	r3, r3, #3
 8003f02:	697a      	ldr	r2, [r7, #20]
 8003f04:	4413      	add	r3, r2
 8003f06:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	3307      	adds	r3, #7
 8003f0c:	f023 0307 	bic.w	r3, r3, #7
 8003f10:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8003f12:	69b9      	ldr	r1, [r7, #24]
 8003f14:	6978      	ldr	r0, [r7, #20]
 8003f16:	f7fe fab9 	bl	800248c <nunavutChooseMin>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	08da      	lsrs	r2, r3, #3
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8003f22:	2300      	movs	r3, #0
}
 8003f24:	4618      	mov	r0, r3
 8003f26:	3720      	adds	r7, #32
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd80      	pop	{r7, pc}
 8003f2c:	08018a70 	.word	0x08018a70

08003f30 <uavcan_primitive_array_Natural16_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural16_1_0_serialize_(
    const uavcan_primitive_array_Natural16_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b08c      	sub	sp, #48	@ 0x30
 8003f34:	af04      	add	r7, sp, #16
 8003f36:	60f8      	str	r0, [r7, #12]
 8003f38:	60b9      	str	r1, [r7, #8]
 8003f3a:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d005      	beq.n	8003f4e <uavcan_primitive_array_Natural16_1_0_serialize_+0x1e>
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d002      	beq.n	8003f4e <uavcan_primitive_array_Natural16_1_0_serialize_+0x1e>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d102      	bne.n	8003f54 <uavcan_primitive_array_Natural16_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003f4e:	f06f 0301 	mvn.w	r3, #1
 8003f52:	e05f      	b.n	8004014 <uavcan_primitive_array_Natural16_1_0_serialize_+0xe4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 8003f5a:	69bb      	ldr	r3, [r7, #24]
 8003f5c:	00db      	lsls	r3, r3, #3
 8003f5e:	f640 0207 	movw	r2, #2055	@ 0x807
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d802      	bhi.n	8003f6c <uavcan_primitive_array_Natural16_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8003f66:	f06f 0302 	mvn.w	r3, #2
 8003f6a:	e053      	b.n	8004014 <uavcan_primitive_array_Natural16_1_0_serialize_+0xe4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	61fb      	str	r3, [r7, #28]


    {   // saturated uint16[<=128] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 128)
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003f76:	2b80      	cmp	r3, #128	@ 0x80
 8003f78:	d902      	bls.n	8003f80 <uavcan_primitive_array_Natural16_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003f7a:	f06f 0309 	mvn.w	r3, #9
 8003f7e:	e049      	b.n	8004014 <uavcan_primitive_array_Natural16_1_0_serialize_+0xe4>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	f8d3 1100 	ldr.w	r1, [r3, #256]	@ 0x100
 8003f86:	69fb      	ldr	r3, [r7, #28]
 8003f88:	08db      	lsrs	r3, r3, #3
 8003f8a:	68ba      	ldr	r2, [r7, #8]
 8003f8c:	4413      	add	r3, r2
 8003f8e:	b2ca      	uxtb	r2, r1
 8003f90:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8003f92:	69fb      	ldr	r3, [r7, #28]
 8003f94:	3308      	adds	r3, #8
 8003f96:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 16UL, &obj->value.elements[0], 0U);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003f9e:	011a      	lsls	r2, r3, #4
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2100      	movs	r1, #0
 8003fa4:	9100      	str	r1, [sp, #0]
 8003fa6:	69f9      	ldr	r1, [r7, #28]
 8003fa8:	68b8      	ldr	r0, [r7, #8]
 8003faa:	f7fe fa9b 	bl	80024e4 <nunavutCopyBits>
        offset_bits += obj->value.count * 16UL;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003fb4:	011b      	lsls	r3, r3, #4
 8003fb6:	69fa      	ldr	r2, [r7, #28]
 8003fb8:	4413      	add	r3, r2
 8003fba:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003fbc:	69fb      	ldr	r3, [r7, #28]
 8003fbe:	f003 0307 	and.w	r3, r3, #7
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d021      	beq.n	800400a <uavcan_primitive_array_Natural16_1_0_serialize_+0xda>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8003fc6:	69fb      	ldr	r3, [r7, #28]
 8003fc8:	b2db      	uxtb	r3, r3
 8003fca:	f003 0307 	and.w	r3, r3, #7
 8003fce:	b2db      	uxtb	r3, r3
 8003fd0:	f1c3 0308 	rsb	r3, r3, #8
 8003fd4:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8003fd6:	7dfb      	ldrb	r3, [r7, #23]
 8003fd8:	9302      	str	r3, [sp, #8]
 8003fda:	f04f 0200 	mov.w	r2, #0
 8003fde:	f04f 0300 	mov.w	r3, #0
 8003fe2:	e9cd 2300 	strd	r2, r3, [sp]
 8003fe6:	69fa      	ldr	r2, [r7, #28]
 8003fe8:	69b9      	ldr	r1, [r7, #24]
 8003fea:	68b8      	ldr	r0, [r7, #8]
 8003fec:	f7fe fb5e 	bl	80026ac <nunavutSetUxx>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8003ff4:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	da02      	bge.n	8004002 <uavcan_primitive_array_Natural16_1_0_serialize_+0xd2>
        {
            return _err0_;
 8003ffc:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004000:	e008      	b.n	8004014 <uavcan_primitive_array_Natural16_1_0_serialize_+0xe4>
        }
        offset_bits += _pad0_;
 8004002:	7dfb      	ldrb	r3, [r7, #23]
 8004004:	69fa      	ldr	r2, [r7, #28]
 8004006:	4413      	add	r3, r2
 8004008:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 800400a:	69fb      	ldr	r3, [r7, #28]
 800400c:	08da      	lsrs	r2, r3, #3
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8004012:	2300      	movs	r3, #0
}
 8004014:	4618      	mov	r0, r3
 8004016:	3720      	adds	r7, #32
 8004018:	46bd      	mov	sp, r7
 800401a:	bd80      	pop	{r7, pc}

0800401c <uavcan_primitive_array_Natural16_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural16_1_0_deserialize_(
    uavcan_primitive_array_Natural16_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b08a      	sub	sp, #40	@ 0x28
 8004020:	af02      	add	r7, sp, #8
 8004022:	60f8      	str	r0, [r7, #12]
 8004024:	60b9      	str	r1, [r7, #8]
 8004026:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d009      	beq.n	8004042 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x26>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d006      	beq.n	8004042 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x26>
 8004034:	68bb      	ldr	r3, [r7, #8]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d106      	bne.n	8004048 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x2c>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d002      	beq.n	8004048 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004042:	f06f 0301 	mvn.w	r3, #1
 8004046:	e04a      	b.n	80040de <uavcan_primitive_array_Natural16_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d101      	bne.n	8004052 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 800404e:	4b26      	ldr	r3, [pc, #152]	@ (80040e8 <uavcan_primitive_array_Natural16_1_0_deserialize_+0xcc>)
 8004050:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8004058:	69fb      	ldr	r3, [r7, #28]
 800405a:	00db      	lsls	r3, r3, #3
 800405c:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 800405e:	2300      	movs	r3, #0
 8004060:	617b      	str	r3, [r7, #20]


    // saturated uint16[<=128] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	3308      	adds	r3, #8
 8004066:	69ba      	ldr	r2, [r7, #24]
 8004068:	429a      	cmp	r2, r3
 800406a:	d309      	bcc.n	8004080 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	08db      	lsrs	r3, r3, #3
 8004070:	68ba      	ldr	r2, [r7, #8]
 8004072:	4413      	add	r3, r2
 8004074:	781b      	ldrb	r3, [r3, #0]
 8004076:	461a      	mov	r2, r3
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800407e:	e003      	b.n	8004088 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2200      	movs	r2, #0
 8004084:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    }
    offset_bits += 8U;
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	3308      	adds	r3, #8
 800408c:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 128U)
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004094:	2b80      	cmp	r3, #128	@ 0x80
 8004096:	d902      	bls.n	800409e <uavcan_primitive_array_Natural16_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004098:	f06f 0309 	mvn.w	r3, #9
 800409c:	e01f      	b.n	80040de <uavcan_primitive_array_Natural16_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 16U);
 800409e:	68f8      	ldr	r0, [r7, #12]
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80040a6:	011b      	lsls	r3, r3, #4
 80040a8:	9300      	str	r3, [sp, #0]
 80040aa:	697b      	ldr	r3, [r7, #20]
 80040ac:	69fa      	ldr	r2, [r7, #28]
 80040ae:	68b9      	ldr	r1, [r7, #8]
 80040b0:	f7fe fad5 	bl	800265e <nunavutGetBits>
    offset_bits += out_obj->value.count * 16U;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80040ba:	011b      	lsls	r3, r3, #4
 80040bc:	697a      	ldr	r2, [r7, #20]
 80040be:	4413      	add	r3, r2
 80040c0:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	3307      	adds	r3, #7
 80040c6:	f023 0307 	bic.w	r3, r3, #7
 80040ca:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80040cc:	69b9      	ldr	r1, [r7, #24]
 80040ce:	6978      	ldr	r0, [r7, #20]
 80040d0:	f7fe f9dc 	bl	800248c <nunavutChooseMin>
 80040d4:	4603      	mov	r3, r0
 80040d6:	08da      	lsrs	r2, r3, #3
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 80040dc:	2300      	movs	r3, #0
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3720      	adds	r7, #32
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	bf00      	nop
 80040e8:	08018a70 	.word	0x08018a70

080040ec <uavcan_primitive_array_Natural32_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural32_1_0_serialize_(
    const uavcan_primitive_array_Natural32_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b08c      	sub	sp, #48	@ 0x30
 80040f0:	af04      	add	r7, sp, #16
 80040f2:	60f8      	str	r0, [r7, #12]
 80040f4:	60b9      	str	r1, [r7, #8]
 80040f6:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d005      	beq.n	800410a <uavcan_primitive_array_Natural32_1_0_serialize_+0x1e>
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d002      	beq.n	800410a <uavcan_primitive_array_Natural32_1_0_serialize_+0x1e>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d102      	bne.n	8004110 <uavcan_primitive_array_Natural32_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800410a:	f06f 0301 	mvn.w	r3, #1
 800410e:	e05f      	b.n	80041d0 <uavcan_primitive_array_Natural32_1_0_serialize_+0xe4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 8004116:	69bb      	ldr	r3, [r7, #24]
 8004118:	00db      	lsls	r3, r3, #3
 800411a:	f640 0207 	movw	r2, #2055	@ 0x807
 800411e:	4293      	cmp	r3, r2
 8004120:	d802      	bhi.n	8004128 <uavcan_primitive_array_Natural32_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8004122:	f06f 0302 	mvn.w	r3, #2
 8004126:	e053      	b.n	80041d0 <uavcan_primitive_array_Natural32_1_0_serialize_+0xe4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8004128:	2300      	movs	r3, #0
 800412a:	61fb      	str	r3, [r7, #28]


    {   // saturated uint32[<=64] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 64)
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004132:	2b40      	cmp	r3, #64	@ 0x40
 8004134:	d902      	bls.n	800413c <uavcan_primitive_array_Natural32_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004136:	f06f 0309 	mvn.w	r3, #9
 800413a:	e049      	b.n	80041d0 <uavcan_primitive_array_Natural32_1_0_serialize_+0xe4>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	f8d3 1100 	ldr.w	r1, [r3, #256]	@ 0x100
 8004142:	69fb      	ldr	r3, [r7, #28]
 8004144:	08db      	lsrs	r3, r3, #3
 8004146:	68ba      	ldr	r2, [r7, #8]
 8004148:	4413      	add	r3, r2
 800414a:	b2ca      	uxtb	r2, r1
 800414c:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 800414e:	69fb      	ldr	r3, [r7, #28]
 8004150:	3308      	adds	r3, #8
 8004152:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 32UL, &obj->value.elements[0], 0U);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800415a:	015a      	lsls	r2, r3, #5
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2100      	movs	r1, #0
 8004160:	9100      	str	r1, [sp, #0]
 8004162:	69f9      	ldr	r1, [r7, #28]
 8004164:	68b8      	ldr	r0, [r7, #8]
 8004166:	f7fe f9bd 	bl	80024e4 <nunavutCopyBits>
        offset_bits += obj->value.count * 32UL;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004170:	015b      	lsls	r3, r3, #5
 8004172:	69fa      	ldr	r2, [r7, #28]
 8004174:	4413      	add	r3, r2
 8004176:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8004178:	69fb      	ldr	r3, [r7, #28]
 800417a:	f003 0307 	and.w	r3, r3, #7
 800417e:	2b00      	cmp	r3, #0
 8004180:	d021      	beq.n	80041c6 <uavcan_primitive_array_Natural32_1_0_serialize_+0xda>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8004182:	69fb      	ldr	r3, [r7, #28]
 8004184:	b2db      	uxtb	r3, r3
 8004186:	f003 0307 	and.w	r3, r3, #7
 800418a:	b2db      	uxtb	r3, r3
 800418c:	f1c3 0308 	rsb	r3, r3, #8
 8004190:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8004192:	7dfb      	ldrb	r3, [r7, #23]
 8004194:	9302      	str	r3, [sp, #8]
 8004196:	f04f 0200 	mov.w	r2, #0
 800419a:	f04f 0300 	mov.w	r3, #0
 800419e:	e9cd 2300 	strd	r2, r3, [sp]
 80041a2:	69fa      	ldr	r2, [r7, #28]
 80041a4:	69b9      	ldr	r1, [r7, #24]
 80041a6:	68b8      	ldr	r0, [r7, #8]
 80041a8:	f7fe fa80 	bl	80026ac <nunavutSetUxx>
 80041ac:	4603      	mov	r3, r0
 80041ae:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 80041b0:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	da02      	bge.n	80041be <uavcan_primitive_array_Natural32_1_0_serialize_+0xd2>
        {
            return _err0_;
 80041b8:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80041bc:	e008      	b.n	80041d0 <uavcan_primitive_array_Natural32_1_0_serialize_+0xe4>
        }
        offset_bits += _pad0_;
 80041be:	7dfb      	ldrb	r3, [r7, #23]
 80041c0:	69fa      	ldr	r2, [r7, #28]
 80041c2:	4413      	add	r3, r2
 80041c4:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80041c6:	69fb      	ldr	r3, [r7, #28]
 80041c8:	08da      	lsrs	r2, r3, #3
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 80041ce:	2300      	movs	r3, #0
}
 80041d0:	4618      	mov	r0, r3
 80041d2:	3720      	adds	r7, #32
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bd80      	pop	{r7, pc}

080041d8 <uavcan_primitive_array_Natural32_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural32_1_0_deserialize_(
    uavcan_primitive_array_Natural32_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b08a      	sub	sp, #40	@ 0x28
 80041dc:	af02      	add	r7, sp, #8
 80041de:	60f8      	str	r0, [r7, #12]
 80041e0:	60b9      	str	r1, [r7, #8]
 80041e2:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d009      	beq.n	80041fe <uavcan_primitive_array_Natural32_1_0_deserialize_+0x26>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d006      	beq.n	80041fe <uavcan_primitive_array_Natural32_1_0_deserialize_+0x26>
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d106      	bne.n	8004204 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x2c>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d002      	beq.n	8004204 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80041fe:	f06f 0301 	mvn.w	r3, #1
 8004202:	e04a      	b.n	800429a <uavcan_primitive_array_Natural32_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d101      	bne.n	800420e <uavcan_primitive_array_Natural32_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 800420a:	4b26      	ldr	r3, [pc, #152]	@ (80042a4 <uavcan_primitive_array_Natural32_1_0_deserialize_+0xcc>)
 800420c:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8004214:	69fb      	ldr	r3, [r7, #28]
 8004216:	00db      	lsls	r3, r3, #3
 8004218:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 800421a:	2300      	movs	r3, #0
 800421c:	617b      	str	r3, [r7, #20]


    // saturated uint32[<=64] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	3308      	adds	r3, #8
 8004222:	69ba      	ldr	r2, [r7, #24]
 8004224:	429a      	cmp	r2, r3
 8004226:	d309      	bcc.n	800423c <uavcan_primitive_array_Natural32_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	08db      	lsrs	r3, r3, #3
 800422c:	68ba      	ldr	r2, [r7, #8]
 800422e:	4413      	add	r3, r2
 8004230:	781b      	ldrb	r3, [r3, #0]
 8004232:	461a      	mov	r2, r3
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800423a:	e003      	b.n	8004244 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	2200      	movs	r2, #0
 8004240:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    }
    offset_bits += 8U;
 8004244:	697b      	ldr	r3, [r7, #20]
 8004246:	3308      	adds	r3, #8
 8004248:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 64U)
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004250:	2b40      	cmp	r3, #64	@ 0x40
 8004252:	d902      	bls.n	800425a <uavcan_primitive_array_Natural32_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004254:	f06f 0309 	mvn.w	r3, #9
 8004258:	e01f      	b.n	800429a <uavcan_primitive_array_Natural32_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 32U);
 800425a:	68f8      	ldr	r0, [r7, #12]
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004262:	015b      	lsls	r3, r3, #5
 8004264:	9300      	str	r3, [sp, #0]
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	69fa      	ldr	r2, [r7, #28]
 800426a:	68b9      	ldr	r1, [r7, #8]
 800426c:	f7fe f9f7 	bl	800265e <nunavutGetBits>
    offset_bits += out_obj->value.count * 32U;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004276:	015b      	lsls	r3, r3, #5
 8004278:	697a      	ldr	r2, [r7, #20]
 800427a:	4413      	add	r3, r2
 800427c:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 800427e:	697b      	ldr	r3, [r7, #20]
 8004280:	3307      	adds	r3, #7
 8004282:	f023 0307 	bic.w	r3, r3, #7
 8004286:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8004288:	69b9      	ldr	r1, [r7, #24]
 800428a:	6978      	ldr	r0, [r7, #20]
 800428c:	f7fe f8fe 	bl	800248c <nunavutChooseMin>
 8004290:	4603      	mov	r3, r0
 8004292:	08da      	lsrs	r2, r3, #3
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8004298:	2300      	movs	r3, #0
}
 800429a:	4618      	mov	r0, r3
 800429c:	3720      	adds	r7, #32
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}
 80042a2:	bf00      	nop
 80042a4:	08018a70 	.word	0x08018a70

080042a8 <uavcan_primitive_array_Natural64_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural64_1_0_serialize_(
    const uavcan_primitive_array_Natural64_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b08c      	sub	sp, #48	@ 0x30
 80042ac:	af04      	add	r7, sp, #16
 80042ae:	60f8      	str	r0, [r7, #12]
 80042b0:	60b9      	str	r1, [r7, #8]
 80042b2:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d005      	beq.n	80042c6 <uavcan_primitive_array_Natural64_1_0_serialize_+0x1e>
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d002      	beq.n	80042c6 <uavcan_primitive_array_Natural64_1_0_serialize_+0x1e>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d102      	bne.n	80042cc <uavcan_primitive_array_Natural64_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80042c6:	f06f 0301 	mvn.w	r3, #1
 80042ca:	e05f      	b.n	800438c <uavcan_primitive_array_Natural64_1_0_serialize_+0xe4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 80042d2:	69bb      	ldr	r3, [r7, #24]
 80042d4:	00db      	lsls	r3, r3, #3
 80042d6:	f640 0207 	movw	r2, #2055	@ 0x807
 80042da:	4293      	cmp	r3, r2
 80042dc:	d802      	bhi.n	80042e4 <uavcan_primitive_array_Natural64_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 80042de:	f06f 0302 	mvn.w	r3, #2
 80042e2:	e053      	b.n	800438c <uavcan_primitive_array_Natural64_1_0_serialize_+0xe4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 80042e4:	2300      	movs	r3, #0
 80042e6:	61fb      	str	r3, [r7, #28]


    {   // saturated uint64[<=32] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 32)
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80042ee:	2b20      	cmp	r3, #32
 80042f0:	d902      	bls.n	80042f8 <uavcan_primitive_array_Natural64_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80042f2:	f06f 0309 	mvn.w	r3, #9
 80042f6:	e049      	b.n	800438c <uavcan_primitive_array_Natural64_1_0_serialize_+0xe4>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	f8d3 1100 	ldr.w	r1, [r3, #256]	@ 0x100
 80042fe:	69fb      	ldr	r3, [r7, #28]
 8004300:	08db      	lsrs	r3, r3, #3
 8004302:	68ba      	ldr	r2, [r7, #8]
 8004304:	4413      	add	r3, r2
 8004306:	b2ca      	uxtb	r2, r1
 8004308:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 800430a:	69fb      	ldr	r3, [r7, #28]
 800430c:	3308      	adds	r3, #8
 800430e:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 64UL, &obj->value.elements[0], 0U);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004316:	019a      	lsls	r2, r3, #6
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2100      	movs	r1, #0
 800431c:	9100      	str	r1, [sp, #0]
 800431e:	69f9      	ldr	r1, [r7, #28]
 8004320:	68b8      	ldr	r0, [r7, #8]
 8004322:	f7fe f8df 	bl	80024e4 <nunavutCopyBits>
        offset_bits += obj->value.count * 64UL;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800432c:	019b      	lsls	r3, r3, #6
 800432e:	69fa      	ldr	r2, [r7, #28]
 8004330:	4413      	add	r3, r2
 8004332:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8004334:	69fb      	ldr	r3, [r7, #28]
 8004336:	f003 0307 	and.w	r3, r3, #7
 800433a:	2b00      	cmp	r3, #0
 800433c:	d021      	beq.n	8004382 <uavcan_primitive_array_Natural64_1_0_serialize_+0xda>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 800433e:	69fb      	ldr	r3, [r7, #28]
 8004340:	b2db      	uxtb	r3, r3
 8004342:	f003 0307 	and.w	r3, r3, #7
 8004346:	b2db      	uxtb	r3, r3
 8004348:	f1c3 0308 	rsb	r3, r3, #8
 800434c:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 800434e:	7dfb      	ldrb	r3, [r7, #23]
 8004350:	9302      	str	r3, [sp, #8]
 8004352:	f04f 0200 	mov.w	r2, #0
 8004356:	f04f 0300 	mov.w	r3, #0
 800435a:	e9cd 2300 	strd	r2, r3, [sp]
 800435e:	69fa      	ldr	r2, [r7, #28]
 8004360:	69b9      	ldr	r1, [r7, #24]
 8004362:	68b8      	ldr	r0, [r7, #8]
 8004364:	f7fe f9a2 	bl	80026ac <nunavutSetUxx>
 8004368:	4603      	mov	r3, r0
 800436a:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 800436c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004370:	2b00      	cmp	r3, #0
 8004372:	da02      	bge.n	800437a <uavcan_primitive_array_Natural64_1_0_serialize_+0xd2>
        {
            return _err0_;
 8004374:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004378:	e008      	b.n	800438c <uavcan_primitive_array_Natural64_1_0_serialize_+0xe4>
        }
        offset_bits += _pad0_;
 800437a:	7dfb      	ldrb	r3, [r7, #23]
 800437c:	69fa      	ldr	r2, [r7, #28]
 800437e:	4413      	add	r3, r2
 8004380:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8004382:	69fb      	ldr	r3, [r7, #28]
 8004384:	08da      	lsrs	r2, r3, #3
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 800438a:	2300      	movs	r3, #0
}
 800438c:	4618      	mov	r0, r3
 800438e:	3720      	adds	r7, #32
 8004390:	46bd      	mov	sp, r7
 8004392:	bd80      	pop	{r7, pc}

08004394 <uavcan_primitive_array_Natural64_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural64_1_0_deserialize_(
    uavcan_primitive_array_Natural64_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b08a      	sub	sp, #40	@ 0x28
 8004398:	af02      	add	r7, sp, #8
 800439a:	60f8      	str	r0, [r7, #12]
 800439c:	60b9      	str	r1, [r7, #8]
 800439e:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d009      	beq.n	80043ba <uavcan_primitive_array_Natural64_1_0_deserialize_+0x26>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d006      	beq.n	80043ba <uavcan_primitive_array_Natural64_1_0_deserialize_+0x26>
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d106      	bne.n	80043c0 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x2c>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d002      	beq.n	80043c0 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80043ba:	f06f 0301 	mvn.w	r3, #1
 80043be:	e04a      	b.n	8004456 <uavcan_primitive_array_Natural64_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d101      	bne.n	80043ca <uavcan_primitive_array_Natural64_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 80043c6:	4b26      	ldr	r3, [pc, #152]	@ (8004460 <uavcan_primitive_array_Natural64_1_0_deserialize_+0xcc>)
 80043c8:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 80043d0:	69fb      	ldr	r3, [r7, #28]
 80043d2:	00db      	lsls	r3, r3, #3
 80043d4:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 80043d6:	2300      	movs	r3, #0
 80043d8:	617b      	str	r3, [r7, #20]


    // saturated uint64[<=32] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 80043da:	697b      	ldr	r3, [r7, #20]
 80043dc:	3308      	adds	r3, #8
 80043de:	69ba      	ldr	r2, [r7, #24]
 80043e0:	429a      	cmp	r2, r3
 80043e2:	d309      	bcc.n	80043f8 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 80043e4:	697b      	ldr	r3, [r7, #20]
 80043e6:	08db      	lsrs	r3, r3, #3
 80043e8:	68ba      	ldr	r2, [r7, #8]
 80043ea:	4413      	add	r3, r2
 80043ec:	781b      	ldrb	r3, [r3, #0]
 80043ee:	461a      	mov	r2, r3
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 80043f6:	e003      	b.n	8004400 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	2200      	movs	r2, #0
 80043fc:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    }
    offset_bits += 8U;
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	3308      	adds	r3, #8
 8004404:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 32U)
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800440c:	2b20      	cmp	r3, #32
 800440e:	d902      	bls.n	8004416 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004410:	f06f 0309 	mvn.w	r3, #9
 8004414:	e01f      	b.n	8004456 <uavcan_primitive_array_Natural64_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 64U);
 8004416:	68f8      	ldr	r0, [r7, #12]
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800441e:	019b      	lsls	r3, r3, #6
 8004420:	9300      	str	r3, [sp, #0]
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	69fa      	ldr	r2, [r7, #28]
 8004426:	68b9      	ldr	r1, [r7, #8]
 8004428:	f7fe f919 	bl	800265e <nunavutGetBits>
    offset_bits += out_obj->value.count * 64U;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004432:	019b      	lsls	r3, r3, #6
 8004434:	697a      	ldr	r2, [r7, #20]
 8004436:	4413      	add	r3, r2
 8004438:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	3307      	adds	r3, #7
 800443e:	f023 0307 	bic.w	r3, r3, #7
 8004442:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8004444:	69b9      	ldr	r1, [r7, #24]
 8004446:	6978      	ldr	r0, [r7, #20]
 8004448:	f7fe f820 	bl	800248c <nunavutChooseMin>
 800444c:	4603      	mov	r3, r0
 800444e:	08da      	lsrs	r2, r3, #3
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8004454:	2300      	movs	r3, #0
}
 8004456:	4618      	mov	r0, r3
 8004458:	3720      	adds	r7, #32
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}
 800445e:	bf00      	nop
 8004460:	08018a70 	.word	0x08018a70

08004464 <uavcan_primitive_array_Natural8_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural8_1_0_serialize_(
    const uavcan_primitive_array_Natural8_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b08c      	sub	sp, #48	@ 0x30
 8004468:	af04      	add	r7, sp, #16
 800446a:	60f8      	str	r0, [r7, #12]
 800446c:	60b9      	str	r1, [r7, #8]
 800446e:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d005      	beq.n	8004482 <uavcan_primitive_array_Natural8_1_0_serialize_+0x1e>
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d002      	beq.n	8004482 <uavcan_primitive_array_Natural8_1_0_serialize_+0x1e>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d102      	bne.n	8004488 <uavcan_primitive_array_Natural8_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004482:	f06f 0301 	mvn.w	r3, #1
 8004486:	e060      	b.n	800454a <uavcan_primitive_array_Natural8_1_0_serialize_+0xe6>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2064UL)
 800448e:	69bb      	ldr	r3, [r7, #24]
 8004490:	00db      	lsls	r3, r3, #3
 8004492:	f5b3 6f01 	cmp.w	r3, #2064	@ 0x810
 8004496:	d202      	bcs.n	800449e <uavcan_primitive_array_Natural8_1_0_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8004498:	f06f 0302 	mvn.w	r3, #2
 800449c:	e055      	b.n	800454a <uavcan_primitive_array_Natural8_1_0_serialize_+0xe6>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 800449e:	2300      	movs	r3, #0
 80044a0:	61fb      	str	r3, [r7, #28]


    {   // saturated uint8[<=256] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 256)
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80044a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044ac:	d902      	bls.n	80044b4 <uavcan_primitive_array_Natural8_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80044ae:	f06f 0309 	mvn.w	r3, #9
 80044b2:	e04a      	b.n	800454a <uavcan_primitive_array_Natural8_1_0_serialize_+0xe6>
        }
        // Array length prefix: truncated uint16
        (void) memmove(&buffer[offset_bits / 8U], &obj->value.count, 2U);
 80044b4:	69fb      	ldr	r3, [r7, #28]
 80044b6:	08db      	lsrs	r3, r3, #3
 80044b8:	68ba      	ldr	r2, [r7, #8]
 80044ba:	4413      	add	r3, r2
 80044bc:	68fa      	ldr	r2, [r7, #12]
 80044be:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 80044c2:	8812      	ldrh	r2, [r2, #0]
 80044c4:	b292      	uxth	r2, r2
 80044c6:	801a      	strh	r2, [r3, #0]
        offset_bits += 16U;
 80044c8:	69fb      	ldr	r3, [r7, #28]
 80044ca:	3310      	adds	r3, #16
 80044cc:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 8U, &obj->value.elements[0], 0U);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80044d4:	00da      	lsls	r2, r3, #3
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2100      	movs	r1, #0
 80044da:	9100      	str	r1, [sp, #0]
 80044dc:	69f9      	ldr	r1, [r7, #28]
 80044de:	68b8      	ldr	r0, [r7, #8]
 80044e0:	f7fe f800 	bl	80024e4 <nunavutCopyBits>
        offset_bits += obj->value.count * 8U;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80044ea:	00db      	lsls	r3, r3, #3
 80044ec:	69fa      	ldr	r2, [r7, #28]
 80044ee:	4413      	add	r3, r2
 80044f0:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80044f2:	69fb      	ldr	r3, [r7, #28]
 80044f4:	f003 0307 	and.w	r3, r3, #7
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d021      	beq.n	8004540 <uavcan_primitive_array_Natural8_1_0_serialize_+0xdc>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80044fc:	69fb      	ldr	r3, [r7, #28]
 80044fe:	b2db      	uxtb	r3, r3
 8004500:	f003 0307 	and.w	r3, r3, #7
 8004504:	b2db      	uxtb	r3, r3
 8004506:	f1c3 0308 	rsb	r3, r3, #8
 800450a:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 800450c:	7dfb      	ldrb	r3, [r7, #23]
 800450e:	9302      	str	r3, [sp, #8]
 8004510:	f04f 0200 	mov.w	r2, #0
 8004514:	f04f 0300 	mov.w	r3, #0
 8004518:	e9cd 2300 	strd	r2, r3, [sp]
 800451c:	69fa      	ldr	r2, [r7, #28]
 800451e:	69b9      	ldr	r1, [r7, #24]
 8004520:	68b8      	ldr	r0, [r7, #8]
 8004522:	f7fe f8c3 	bl	80026ac <nunavutSetUxx>
 8004526:	4603      	mov	r3, r0
 8004528:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 800452a:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800452e:	2b00      	cmp	r3, #0
 8004530:	da02      	bge.n	8004538 <uavcan_primitive_array_Natural8_1_0_serialize_+0xd4>
        {
            return _err0_;
 8004532:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004536:	e008      	b.n	800454a <uavcan_primitive_array_Natural8_1_0_serialize_+0xe6>
        }
        offset_bits += _pad0_;
 8004538:	7dfb      	ldrb	r3, [r7, #23]
 800453a:	69fa      	ldr	r2, [r7, #28]
 800453c:	4413      	add	r3, r2
 800453e:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 16ULL);
    NUNAVUT_ASSERT(offset_bits <= 2064ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8004540:	69fb      	ldr	r3, [r7, #28]
 8004542:	08da      	lsrs	r2, r3, #3
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8004548:	2300      	movs	r3, #0
}
 800454a:	4618      	mov	r0, r3
 800454c:	3720      	adds	r7, #32
 800454e:	46bd      	mov	sp, r7
 8004550:	bd80      	pop	{r7, pc}
	...

08004554 <uavcan_primitive_array_Natural8_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural8_1_0_deserialize_(
    uavcan_primitive_array_Natural8_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b08a      	sub	sp, #40	@ 0x28
 8004558:	af02      	add	r7, sp, #8
 800455a:	60f8      	str	r0, [r7, #12]
 800455c:	60b9      	str	r1, [r7, #8]
 800455e:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d009      	beq.n	800457a <uavcan_primitive_array_Natural8_1_0_deserialize_+0x26>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d006      	beq.n	800457a <uavcan_primitive_array_Natural8_1_0_deserialize_+0x26>
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d106      	bne.n	8004580 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x2c>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d002      	beq.n	8004580 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800457a:	f06f 0301 	mvn.w	r3, #1
 800457e:	e043      	b.n	8004608 <uavcan_primitive_array_Natural8_1_0_deserialize_+0xb4>
    }
    if (buffer == NULL)
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d101      	bne.n	800458a <uavcan_primitive_array_Natural8_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8004586:	4b22      	ldr	r3, [pc, #136]	@ (8004610 <uavcan_primitive_array_Natural8_1_0_deserialize_+0xbc>)
 8004588:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8004590:	69fb      	ldr	r3, [r7, #28]
 8004592:	00db      	lsls	r3, r3, #3
 8004594:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8004596:	2300      	movs	r3, #0
 8004598:	617b      	str	r3, [r7, #20]


    // saturated uint8[<=256] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint16
    out_obj->value.count = nunavutGetU16(&buffer[0], capacity_bytes, offset_bits, 16);
 800459a:	2310      	movs	r3, #16
 800459c:	697a      	ldr	r2, [r7, #20]
 800459e:	69f9      	ldr	r1, [r7, #28]
 80045a0:	68b8      	ldr	r0, [r7, #8]
 80045a2:	f7fe f8a9 	bl	80026f8 <nunavutGetU16>
 80045a6:	4603      	mov	r3, r0
 80045a8:	461a      	mov	r2, r3
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    offset_bits += 16U;
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	3310      	adds	r3, #16
 80045b4:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 256U)
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80045bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045c0:	d902      	bls.n	80045c8 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x74>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80045c2:	f06f 0309 	mvn.w	r3, #9
 80045c6:	e01f      	b.n	8004608 <uavcan_primitive_array_Natural8_1_0_deserialize_+0xb4>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 8U);
 80045c8:	68f8      	ldr	r0, [r7, #12]
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80045d0:	00db      	lsls	r3, r3, #3
 80045d2:	9300      	str	r3, [sp, #0]
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	69fa      	ldr	r2, [r7, #28]
 80045d8:	68b9      	ldr	r1, [r7, #8]
 80045da:	f7fe f840 	bl	800265e <nunavutGetBits>
    offset_bits += out_obj->value.count * 8U;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80045e4:	00db      	lsls	r3, r3, #3
 80045e6:	697a      	ldr	r2, [r7, #20]
 80045e8:	4413      	add	r3, r2
 80045ea:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	3307      	adds	r3, #7
 80045f0:	f023 0307 	bic.w	r3, r3, #7
 80045f4:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80045f6:	69b9      	ldr	r1, [r7, #24]
 80045f8:	6978      	ldr	r0, [r7, #20]
 80045fa:	f7fd ff47 	bl	800248c <nunavutChooseMin>
 80045fe:	4603      	mov	r3, r0
 8004600:	08da      	lsrs	r2, r3, #3
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8004606:	2300      	movs	r3, #0
}
 8004608:	4618      	mov	r0, r3
 800460a:	3720      	adds	r7, #32
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}
 8004610:	08018a70 	.word	0x08018a70

08004614 <uavcan_primitive_array_Real16_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Real16_1_0_serialize_(
    const uavcan_primitive_array_Real16_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b08e      	sub	sp, #56	@ 0x38
 8004618:	af04      	add	r7, sp, #16
 800461a:	60f8      	str	r0, [r7, #12]
 800461c:	60b9      	str	r1, [r7, #8]
 800461e:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d005      	beq.n	8004632 <uavcan_primitive_array_Real16_1_0_serialize_+0x1e>
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d002      	beq.n	8004632 <uavcan_primitive_array_Real16_1_0_serialize_+0x1e>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d102      	bne.n	8004638 <uavcan_primitive_array_Real16_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004632:	f06f 0301 	mvn.w	r3, #1
 8004636:	e08b      	b.n	8004750 <uavcan_primitive_array_Real16_1_0_serialize_+0x13c>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 800463e:	69bb      	ldr	r3, [r7, #24]
 8004640:	00db      	lsls	r3, r3, #3
 8004642:	f640 0207 	movw	r2, #2055	@ 0x807
 8004646:	4293      	cmp	r3, r2
 8004648:	d802      	bhi.n	8004650 <uavcan_primitive_array_Real16_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 800464a:	f06f 0302 	mvn.w	r3, #2
 800464e:	e07f      	b.n	8004750 <uavcan_primitive_array_Real16_1_0_serialize_+0x13c>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8004650:	2300      	movs	r3, #0
 8004652:	627b      	str	r3, [r7, #36]	@ 0x24


    {   // saturated float16[<=128] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 128)
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800465a:	2b80      	cmp	r3, #128	@ 0x80
 800465c:	d902      	bls.n	8004664 <uavcan_primitive_array_Real16_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 800465e:	f06f 0309 	mvn.w	r3, #9
 8004662:	e075      	b.n	8004750 <uavcan_primitive_array_Real16_1_0_serialize_+0x13c>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	f8d3 1200 	ldr.w	r1, [r3, #512]	@ 0x200
 800466a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800466c:	08db      	lsrs	r3, r3, #3
 800466e:	68ba      	ldr	r2, [r7, #8]
 8004670:	4413      	add	r3, r2
 8004672:	b2ca      	uxtb	r2, r1
 8004674:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8004676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004678:	3308      	adds	r3, #8
 800467a:	627b      	str	r3, [r7, #36]	@ 0x24
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 800467c:	2300      	movs	r3, #0
 800467e:	623b      	str	r3, [r7, #32]
 8004680:	e034      	b.n	80046ec <uavcan_primitive_array_Real16_1_0_serialize_+0xd8>
        {
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            NUNAVUT_ASSERT((offset_bits + 16ULL) <= (capacity_bytes * 8U));
            float _sat0_ = obj->value.elements[_index0_];
 8004682:	68fa      	ldr	r2, [r7, #12]
 8004684:	6a3b      	ldr	r3, [r7, #32]
 8004686:	009b      	lsls	r3, r3, #2
 8004688:	4413      	add	r3, r2
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	61fb      	str	r3, [r7, #28]
            if (isfinite(_sat0_))
 800468e:	ed97 0a07 	vldr	s0, [r7, #28]
 8004692:	f7fd fed7 	bl	8002444 <_ZSt8isfinitef>
 8004696:	4603      	mov	r3, r0
 8004698:	2b00      	cmp	r3, #0
 800469a:	d015      	beq.n	80046c8 <uavcan_primitive_array_Real16_1_0_serialize_+0xb4>
            {
                if (_sat0_ < ((float) -65504.0))
 800469c:	edd7 7a07 	vldr	s15, [r7, #28]
 80046a0:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8004758 <uavcan_primitive_array_Real16_1_0_serialize_+0x144>
 80046a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046ac:	d501      	bpl.n	80046b2 <uavcan_primitive_array_Real16_1_0_serialize_+0x9e>
                {
                    _sat0_ = ((float) -65504.0);
 80046ae:	4b2b      	ldr	r3, [pc, #172]	@ (800475c <uavcan_primitive_array_Real16_1_0_serialize_+0x148>)
 80046b0:	61fb      	str	r3, [r7, #28]
                }
                if (_sat0_ > ((float) 65504.0))
 80046b2:	edd7 7a07 	vldr	s15, [r7, #28]
 80046b6:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8004760 <uavcan_primitive_array_Real16_1_0_serialize_+0x14c>
 80046ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046c2:	dd01      	ble.n	80046c8 <uavcan_primitive_array_Real16_1_0_serialize_+0xb4>
                {
                    _sat0_ = ((float) 65504.0);
 80046c4:	4b27      	ldr	r3, [pc, #156]	@ (8004764 <uavcan_primitive_array_Real16_1_0_serialize_+0x150>)
 80046c6:	61fb      	str	r3, [r7, #28]
                }
            }
            const uint16_t _half0_ = nunavutFloat16Pack(_sat0_);
 80046c8:	ed97 0a07 	vldr	s0, [r7, #28]
 80046cc:	f7fe f85a 	bl	8002784 <nunavutFloat16Pack>
 80046d0:	4603      	mov	r3, r0
 80046d2:	82bb      	strh	r3, [r7, #20]
            (void) memmove(&buffer[offset_bits / 8U], &_half0_, 2U);
 80046d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046d6:	08db      	lsrs	r3, r3, #3
 80046d8:	68ba      	ldr	r2, [r7, #8]
 80046da:	4413      	add	r3, r2
 80046dc:	8aba      	ldrh	r2, [r7, #20]
 80046de:	801a      	strh	r2, [r3, #0]
            offset_bits += 16U;
 80046e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e2:	3310      	adds	r3, #16
 80046e4:	627b      	str	r3, [r7, #36]	@ 0x24
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 80046e6:	6a3b      	ldr	r3, [r7, #32]
 80046e8:	3301      	adds	r3, #1
 80046ea:	623b      	str	r3, [r7, #32]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80046f2:	6a3a      	ldr	r2, [r7, #32]
 80046f4:	429a      	cmp	r2, r3
 80046f6:	d3c4      	bcc.n	8004682 <uavcan_primitive_array_Real16_1_0_serialize_+0x6e>
        }
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80046f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046fa:	f003 0307 	and.w	r3, r3, #7
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d021      	beq.n	8004746 <uavcan_primitive_array_Real16_1_0_serialize_+0x132>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8004702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004704:	b2db      	uxtb	r3, r3
 8004706:	f003 0307 	and.w	r3, r3, #7
 800470a:	b2db      	uxtb	r3, r3
 800470c:	f1c3 0308 	rsb	r3, r3, #8
 8004710:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8004712:	7dfb      	ldrb	r3, [r7, #23]
 8004714:	9302      	str	r3, [sp, #8]
 8004716:	f04f 0200 	mov.w	r2, #0
 800471a:	f04f 0300 	mov.w	r3, #0
 800471e:	e9cd 2300 	strd	r2, r3, [sp]
 8004722:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004724:	69b9      	ldr	r1, [r7, #24]
 8004726:	68b8      	ldr	r0, [r7, #8]
 8004728:	f7fd ffc0 	bl	80026ac <nunavutSetUxx>
 800472c:	4603      	mov	r3, r0
 800472e:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8004730:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004734:	2b00      	cmp	r3, #0
 8004736:	da02      	bge.n	800473e <uavcan_primitive_array_Real16_1_0_serialize_+0x12a>
        {
            return _err0_;
 8004738:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800473c:	e008      	b.n	8004750 <uavcan_primitive_array_Real16_1_0_serialize_+0x13c>
        }
        offset_bits += _pad0_;
 800473e:	7dfb      	ldrb	r3, [r7, #23]
 8004740:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004742:	4413      	add	r3, r2
 8004744:	627b      	str	r3, [r7, #36]	@ 0x24

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8004746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004748:	08da      	lsrs	r2, r3, #3
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 800474e:	2300      	movs	r3, #0
}
 8004750:	4618      	mov	r0, r3
 8004752:	3728      	adds	r7, #40	@ 0x28
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}
 8004758:	c77fe000 	.word	0xc77fe000
 800475c:	c77fe000 	.word	0xc77fe000
 8004760:	477fe000 	.word	0x477fe000
 8004764:	477fe000 	.word	0x477fe000

08004768 <uavcan_primitive_array_Real16_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Real16_1_0_deserialize_(
    uavcan_primitive_array_Real16_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b088      	sub	sp, #32
 800476c:	af00      	add	r7, sp, #0
 800476e:	60f8      	str	r0, [r7, #12]
 8004770:	60b9      	str	r1, [r7, #8]
 8004772:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d009      	beq.n	800478e <uavcan_primitive_array_Real16_1_0_deserialize_+0x26>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d006      	beq.n	800478e <uavcan_primitive_array_Real16_1_0_deserialize_+0x26>
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d106      	bne.n	8004794 <uavcan_primitive_array_Real16_1_0_deserialize_+0x2c>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d002      	beq.n	8004794 <uavcan_primitive_array_Real16_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800478e:	f06f 0301 	mvn.w	r3, #1
 8004792:	e054      	b.n	800483e <uavcan_primitive_array_Real16_1_0_deserialize_+0xd6>
    }
    if (buffer == NULL)
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d101      	bne.n	800479e <uavcan_primitive_array_Real16_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 800479a:	4b2b      	ldr	r3, [pc, #172]	@ (8004848 <uavcan_primitive_array_Real16_1_0_deserialize_+0xe0>)
 800479c:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	617b      	str	r3, [r7, #20]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	00db      	lsls	r3, r3, #3
 80047a8:	613b      	str	r3, [r7, #16]
    size_t offset_bits = 0U;
 80047aa:	2300      	movs	r3, #0
 80047ac:	61fb      	str	r3, [r7, #28]


    // saturated float16[<=128] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 80047ae:	69fb      	ldr	r3, [r7, #28]
 80047b0:	3308      	adds	r3, #8
 80047b2:	693a      	ldr	r2, [r7, #16]
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d309      	bcc.n	80047cc <uavcan_primitive_array_Real16_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 80047b8:	69fb      	ldr	r3, [r7, #28]
 80047ba:	08db      	lsrs	r3, r3, #3
 80047bc:	68ba      	ldr	r2, [r7, #8]
 80047be:	4413      	add	r3, r2
 80047c0:	781b      	ldrb	r3, [r3, #0]
 80047c2:	461a      	mov	r2, r3
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
 80047ca:	e003      	b.n	80047d4 <uavcan_primitive_array_Real16_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	2200      	movs	r2, #0
 80047d0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    }
    offset_bits += 8U;
 80047d4:	69fb      	ldr	r3, [r7, #28]
 80047d6:	3308      	adds	r3, #8
 80047d8:	61fb      	str	r3, [r7, #28]
    if (out_obj->value.count > 128U)
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80047e0:	2b80      	cmp	r3, #128	@ 0x80
 80047e2:	d902      	bls.n	80047ea <uavcan_primitive_array_Real16_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80047e4:	f06f 0309 	mvn.w	r3, #9
 80047e8:	e029      	b.n	800483e <uavcan_primitive_array_Real16_1_0_deserialize_+0xd6>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 80047ea:	2300      	movs	r3, #0
 80047ec:	61bb      	str	r3, [r7, #24]
 80047ee:	e012      	b.n	8004816 <uavcan_primitive_array_Real16_1_0_deserialize_+0xae>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        out_obj->value.elements[_index1_] = nunavutGetF16(&buffer[0], capacity_bytes, offset_bits);
 80047f0:	69fa      	ldr	r2, [r7, #28]
 80047f2:	6979      	ldr	r1, [r7, #20]
 80047f4:	68b8      	ldr	r0, [r7, #8]
 80047f6:	f7fe f85b 	bl	80028b0 <nunavutGetF16>
 80047fa:	eef0 7a40 	vmov.f32	s15, s0
 80047fe:	68fa      	ldr	r2, [r7, #12]
 8004800:	69bb      	ldr	r3, [r7, #24]
 8004802:	009b      	lsls	r3, r3, #2
 8004804:	4413      	add	r3, r2
 8004806:	edc3 7a00 	vstr	s15, [r3]
        offset_bits += 16U;
 800480a:	69fb      	ldr	r3, [r7, #28]
 800480c:	3310      	adds	r3, #16
 800480e:	61fb      	str	r3, [r7, #28]
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 8004810:	69bb      	ldr	r3, [r7, #24]
 8004812:	3301      	adds	r3, #1
 8004814:	61bb      	str	r3, [r7, #24]
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800481c:	69ba      	ldr	r2, [r7, #24]
 800481e:	429a      	cmp	r2, r3
 8004820:	d3e6      	bcc.n	80047f0 <uavcan_primitive_array_Real16_1_0_deserialize_+0x88>
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8004822:	69fb      	ldr	r3, [r7, #28]
 8004824:	3307      	adds	r3, #7
 8004826:	f023 0307 	bic.w	r3, r3, #7
 800482a:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 800482c:	6939      	ldr	r1, [r7, #16]
 800482e:	69f8      	ldr	r0, [r7, #28]
 8004830:	f7fd fe2c 	bl	800248c <nunavutChooseMin>
 8004834:	4603      	mov	r3, r0
 8004836:	08da      	lsrs	r2, r3, #3
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 800483c:	2300      	movs	r3, #0
}
 800483e:	4618      	mov	r0, r3
 8004840:	3720      	adds	r7, #32
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}
 8004846:	bf00      	nop
 8004848:	08018a70 	.word	0x08018a70

0800484c <uavcan_primitive_array_Real32_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Real32_1_0_serialize_(
    const uavcan_primitive_array_Real32_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b08c      	sub	sp, #48	@ 0x30
 8004850:	af04      	add	r7, sp, #16
 8004852:	60f8      	str	r0, [r7, #12]
 8004854:	60b9      	str	r1, [r7, #8]
 8004856:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d005      	beq.n	800486a <uavcan_primitive_array_Real32_1_0_serialize_+0x1e>
 800485e:	68bb      	ldr	r3, [r7, #8]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d002      	beq.n	800486a <uavcan_primitive_array_Real32_1_0_serialize_+0x1e>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d102      	bne.n	8004870 <uavcan_primitive_array_Real32_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800486a:	f06f 0301 	mvn.w	r3, #1
 800486e:	e05f      	b.n	8004930 <uavcan_primitive_array_Real32_1_0_serialize_+0xe4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 8004876:	69bb      	ldr	r3, [r7, #24]
 8004878:	00db      	lsls	r3, r3, #3
 800487a:	f640 0207 	movw	r2, #2055	@ 0x807
 800487e:	4293      	cmp	r3, r2
 8004880:	d802      	bhi.n	8004888 <uavcan_primitive_array_Real32_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8004882:	f06f 0302 	mvn.w	r3, #2
 8004886:	e053      	b.n	8004930 <uavcan_primitive_array_Real32_1_0_serialize_+0xe4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8004888:	2300      	movs	r3, #0
 800488a:	61fb      	str	r3, [r7, #28]


    {   // saturated float32[<=64] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 64)
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004892:	2b40      	cmp	r3, #64	@ 0x40
 8004894:	d902      	bls.n	800489c <uavcan_primitive_array_Real32_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004896:	f06f 0309 	mvn.w	r3, #9
 800489a:	e049      	b.n	8004930 <uavcan_primitive_array_Real32_1_0_serialize_+0xe4>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f8d3 1100 	ldr.w	r1, [r3, #256]	@ 0x100
 80048a2:	69fb      	ldr	r3, [r7, #28]
 80048a4:	08db      	lsrs	r3, r3, #3
 80048a6:	68ba      	ldr	r2, [r7, #8]
 80048a8:	4413      	add	r3, r2
 80048aa:	b2ca      	uxtb	r2, r1
 80048ac:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 80048ae:	69fb      	ldr	r3, [r7, #28]
 80048b0:	3308      	adds	r3, #8
 80048b2:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 32UL, &obj->value.elements[0], 0U);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80048ba:	015a      	lsls	r2, r3, #5
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2100      	movs	r1, #0
 80048c0:	9100      	str	r1, [sp, #0]
 80048c2:	69f9      	ldr	r1, [r7, #28]
 80048c4:	68b8      	ldr	r0, [r7, #8]
 80048c6:	f7fd fe0d 	bl	80024e4 <nunavutCopyBits>
        offset_bits += obj->value.count * 32UL;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80048d0:	015b      	lsls	r3, r3, #5
 80048d2:	69fa      	ldr	r2, [r7, #28]
 80048d4:	4413      	add	r3, r2
 80048d6:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80048d8:	69fb      	ldr	r3, [r7, #28]
 80048da:	f003 0307 	and.w	r3, r3, #7
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d021      	beq.n	8004926 <uavcan_primitive_array_Real32_1_0_serialize_+0xda>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80048e2:	69fb      	ldr	r3, [r7, #28]
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	f003 0307 	and.w	r3, r3, #7
 80048ea:	b2db      	uxtb	r3, r3
 80048ec:	f1c3 0308 	rsb	r3, r3, #8
 80048f0:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 80048f2:	7dfb      	ldrb	r3, [r7, #23]
 80048f4:	9302      	str	r3, [sp, #8]
 80048f6:	f04f 0200 	mov.w	r2, #0
 80048fa:	f04f 0300 	mov.w	r3, #0
 80048fe:	e9cd 2300 	strd	r2, r3, [sp]
 8004902:	69fa      	ldr	r2, [r7, #28]
 8004904:	69b9      	ldr	r1, [r7, #24]
 8004906:	68b8      	ldr	r0, [r7, #8]
 8004908:	f7fd fed0 	bl	80026ac <nunavutSetUxx>
 800490c:	4603      	mov	r3, r0
 800490e:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8004910:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004914:	2b00      	cmp	r3, #0
 8004916:	da02      	bge.n	800491e <uavcan_primitive_array_Real32_1_0_serialize_+0xd2>
        {
            return _err0_;
 8004918:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800491c:	e008      	b.n	8004930 <uavcan_primitive_array_Real32_1_0_serialize_+0xe4>
        }
        offset_bits += _pad0_;
 800491e:	7dfb      	ldrb	r3, [r7, #23]
 8004920:	69fa      	ldr	r2, [r7, #28]
 8004922:	4413      	add	r3, r2
 8004924:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8004926:	69fb      	ldr	r3, [r7, #28]
 8004928:	08da      	lsrs	r2, r3, #3
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 800492e:	2300      	movs	r3, #0
}
 8004930:	4618      	mov	r0, r3
 8004932:	3720      	adds	r7, #32
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}

08004938 <uavcan_primitive_array_Real32_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Real32_1_0_deserialize_(
    uavcan_primitive_array_Real32_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b08a      	sub	sp, #40	@ 0x28
 800493c:	af02      	add	r7, sp, #8
 800493e:	60f8      	str	r0, [r7, #12]
 8004940:	60b9      	str	r1, [r7, #8]
 8004942:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d009      	beq.n	800495e <uavcan_primitive_array_Real32_1_0_deserialize_+0x26>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d006      	beq.n	800495e <uavcan_primitive_array_Real32_1_0_deserialize_+0x26>
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d106      	bne.n	8004964 <uavcan_primitive_array_Real32_1_0_deserialize_+0x2c>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d002      	beq.n	8004964 <uavcan_primitive_array_Real32_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800495e:	f06f 0301 	mvn.w	r3, #1
 8004962:	e04a      	b.n	80049fa <uavcan_primitive_array_Real32_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d101      	bne.n	800496e <uavcan_primitive_array_Real32_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 800496a:	4b26      	ldr	r3, [pc, #152]	@ (8004a04 <uavcan_primitive_array_Real32_1_0_deserialize_+0xcc>)
 800496c:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8004974:	69fb      	ldr	r3, [r7, #28]
 8004976:	00db      	lsls	r3, r3, #3
 8004978:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 800497a:	2300      	movs	r3, #0
 800497c:	617b      	str	r3, [r7, #20]


    // saturated float32[<=64] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 800497e:	697b      	ldr	r3, [r7, #20]
 8004980:	3308      	adds	r3, #8
 8004982:	69ba      	ldr	r2, [r7, #24]
 8004984:	429a      	cmp	r2, r3
 8004986:	d309      	bcc.n	800499c <uavcan_primitive_array_Real32_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8004988:	697b      	ldr	r3, [r7, #20]
 800498a:	08db      	lsrs	r3, r3, #3
 800498c:	68ba      	ldr	r2, [r7, #8]
 800498e:	4413      	add	r3, r2
 8004990:	781b      	ldrb	r3, [r3, #0]
 8004992:	461a      	mov	r2, r3
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800499a:	e003      	b.n	80049a4 <uavcan_primitive_array_Real32_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2200      	movs	r2, #0
 80049a0:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    }
    offset_bits += 8U;
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	3308      	adds	r3, #8
 80049a8:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 64U)
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80049b0:	2b40      	cmp	r3, #64	@ 0x40
 80049b2:	d902      	bls.n	80049ba <uavcan_primitive_array_Real32_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80049b4:	f06f 0309 	mvn.w	r3, #9
 80049b8:	e01f      	b.n	80049fa <uavcan_primitive_array_Real32_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 32U);
 80049ba:	68f8      	ldr	r0, [r7, #12]
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80049c2:	015b      	lsls	r3, r3, #5
 80049c4:	9300      	str	r3, [sp, #0]
 80049c6:	697b      	ldr	r3, [r7, #20]
 80049c8:	69fa      	ldr	r2, [r7, #28]
 80049ca:	68b9      	ldr	r1, [r7, #8]
 80049cc:	f7fd fe47 	bl	800265e <nunavutGetBits>
    offset_bits += out_obj->value.count * 32U;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80049d6:	015b      	lsls	r3, r3, #5
 80049d8:	697a      	ldr	r2, [r7, #20]
 80049da:	4413      	add	r3, r2
 80049dc:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80049de:	697b      	ldr	r3, [r7, #20]
 80049e0:	3307      	adds	r3, #7
 80049e2:	f023 0307 	bic.w	r3, r3, #7
 80049e6:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80049e8:	69b9      	ldr	r1, [r7, #24]
 80049ea:	6978      	ldr	r0, [r7, #20]
 80049ec:	f7fd fd4e 	bl	800248c <nunavutChooseMin>
 80049f0:	4603      	mov	r3, r0
 80049f2:	08da      	lsrs	r2, r3, #3
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 80049f8:	2300      	movs	r3, #0
}
 80049fa:	4618      	mov	r0, r3
 80049fc:	3720      	adds	r7, #32
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}
 8004a02:	bf00      	nop
 8004a04:	08018a70 	.word	0x08018a70

08004a08 <uavcan_primitive_array_Real64_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Real64_1_0_serialize_(
    const uavcan_primitive_array_Real64_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b08c      	sub	sp, #48	@ 0x30
 8004a0c:	af04      	add	r7, sp, #16
 8004a0e:	60f8      	str	r0, [r7, #12]
 8004a10:	60b9      	str	r1, [r7, #8]
 8004a12:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d005      	beq.n	8004a26 <uavcan_primitive_array_Real64_1_0_serialize_+0x1e>
 8004a1a:	68bb      	ldr	r3, [r7, #8]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d002      	beq.n	8004a26 <uavcan_primitive_array_Real64_1_0_serialize_+0x1e>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d102      	bne.n	8004a2c <uavcan_primitive_array_Real64_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004a26:	f06f 0301 	mvn.w	r3, #1
 8004a2a:	e05f      	b.n	8004aec <uavcan_primitive_array_Real64_1_0_serialize_+0xe4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 8004a32:	69bb      	ldr	r3, [r7, #24]
 8004a34:	00db      	lsls	r3, r3, #3
 8004a36:	f640 0207 	movw	r2, #2055	@ 0x807
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d802      	bhi.n	8004a44 <uavcan_primitive_array_Real64_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8004a3e:	f06f 0302 	mvn.w	r3, #2
 8004a42:	e053      	b.n	8004aec <uavcan_primitive_array_Real64_1_0_serialize_+0xe4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8004a44:	2300      	movs	r3, #0
 8004a46:	61fb      	str	r3, [r7, #28]


    {   // saturated float64[<=32] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 32)
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004a4e:	2b20      	cmp	r3, #32
 8004a50:	d902      	bls.n	8004a58 <uavcan_primitive_array_Real64_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004a52:	f06f 0309 	mvn.w	r3, #9
 8004a56:	e049      	b.n	8004aec <uavcan_primitive_array_Real64_1_0_serialize_+0xe4>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	f8d3 1100 	ldr.w	r1, [r3, #256]	@ 0x100
 8004a5e:	69fb      	ldr	r3, [r7, #28]
 8004a60:	08db      	lsrs	r3, r3, #3
 8004a62:	68ba      	ldr	r2, [r7, #8]
 8004a64:	4413      	add	r3, r2
 8004a66:	b2ca      	uxtb	r2, r1
 8004a68:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8004a6a:	69fb      	ldr	r3, [r7, #28]
 8004a6c:	3308      	adds	r3, #8
 8004a6e:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        static_assert(NUNAVUT_PLATFORM_IEEE754_DOUBLE, "Native IEEE754 binary64 required. TODO: relax constraint");
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 64UL, &obj->value.elements[0], 0U);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004a76:	019a      	lsls	r2, r3, #6
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2100      	movs	r1, #0
 8004a7c:	9100      	str	r1, [sp, #0]
 8004a7e:	69f9      	ldr	r1, [r7, #28]
 8004a80:	68b8      	ldr	r0, [r7, #8]
 8004a82:	f7fd fd2f 	bl	80024e4 <nunavutCopyBits>
        offset_bits += obj->value.count * 64UL;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004a8c:	019b      	lsls	r3, r3, #6
 8004a8e:	69fa      	ldr	r2, [r7, #28]
 8004a90:	4413      	add	r3, r2
 8004a92:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8004a94:	69fb      	ldr	r3, [r7, #28]
 8004a96:	f003 0307 	and.w	r3, r3, #7
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d021      	beq.n	8004ae2 <uavcan_primitive_array_Real64_1_0_serialize_+0xda>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8004a9e:	69fb      	ldr	r3, [r7, #28]
 8004aa0:	b2db      	uxtb	r3, r3
 8004aa2:	f003 0307 	and.w	r3, r3, #7
 8004aa6:	b2db      	uxtb	r3, r3
 8004aa8:	f1c3 0308 	rsb	r3, r3, #8
 8004aac:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8004aae:	7dfb      	ldrb	r3, [r7, #23]
 8004ab0:	9302      	str	r3, [sp, #8]
 8004ab2:	f04f 0200 	mov.w	r2, #0
 8004ab6:	f04f 0300 	mov.w	r3, #0
 8004aba:	e9cd 2300 	strd	r2, r3, [sp]
 8004abe:	69fa      	ldr	r2, [r7, #28]
 8004ac0:	69b9      	ldr	r1, [r7, #24]
 8004ac2:	68b8      	ldr	r0, [r7, #8]
 8004ac4:	f7fd fdf2 	bl	80026ac <nunavutSetUxx>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8004acc:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	da02      	bge.n	8004ada <uavcan_primitive_array_Real64_1_0_serialize_+0xd2>
        {
            return _err0_;
 8004ad4:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004ad8:	e008      	b.n	8004aec <uavcan_primitive_array_Real64_1_0_serialize_+0xe4>
        }
        offset_bits += _pad0_;
 8004ada:	7dfb      	ldrb	r3, [r7, #23]
 8004adc:	69fa      	ldr	r2, [r7, #28]
 8004ade:	4413      	add	r3, r2
 8004ae0:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8004ae2:	69fb      	ldr	r3, [r7, #28]
 8004ae4:	08da      	lsrs	r2, r3, #3
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8004aea:	2300      	movs	r3, #0
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	3720      	adds	r7, #32
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}

08004af4 <uavcan_primitive_array_Real64_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Real64_1_0_deserialize_(
    uavcan_primitive_array_Real64_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b08a      	sub	sp, #40	@ 0x28
 8004af8:	af02      	add	r7, sp, #8
 8004afa:	60f8      	str	r0, [r7, #12]
 8004afc:	60b9      	str	r1, [r7, #8]
 8004afe:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d009      	beq.n	8004b1a <uavcan_primitive_array_Real64_1_0_deserialize_+0x26>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d006      	beq.n	8004b1a <uavcan_primitive_array_Real64_1_0_deserialize_+0x26>
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d106      	bne.n	8004b20 <uavcan_primitive_array_Real64_1_0_deserialize_+0x2c>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d002      	beq.n	8004b20 <uavcan_primitive_array_Real64_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004b1a:	f06f 0301 	mvn.w	r3, #1
 8004b1e:	e04a      	b.n	8004bb6 <uavcan_primitive_array_Real64_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d101      	bne.n	8004b2a <uavcan_primitive_array_Real64_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8004b26:	4b26      	ldr	r3, [pc, #152]	@ (8004bc0 <uavcan_primitive_array_Real64_1_0_deserialize_+0xcc>)
 8004b28:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8004b30:	69fb      	ldr	r3, [r7, #28]
 8004b32:	00db      	lsls	r3, r3, #3
 8004b34:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8004b36:	2300      	movs	r3, #0
 8004b38:	617b      	str	r3, [r7, #20]


    // saturated float64[<=32] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 8004b3a:	697b      	ldr	r3, [r7, #20]
 8004b3c:	3308      	adds	r3, #8
 8004b3e:	69ba      	ldr	r2, [r7, #24]
 8004b40:	429a      	cmp	r2, r3
 8004b42:	d309      	bcc.n	8004b58 <uavcan_primitive_array_Real64_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	08db      	lsrs	r3, r3, #3
 8004b48:	68ba      	ldr	r2, [r7, #8]
 8004b4a:	4413      	add	r3, r2
 8004b4c:	781b      	ldrb	r3, [r3, #0]
 8004b4e:	461a      	mov	r2, r3
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8004b56:	e003      	b.n	8004b60 <uavcan_primitive_array_Real64_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    }
    offset_bits += 8U;
 8004b60:	697b      	ldr	r3, [r7, #20]
 8004b62:	3308      	adds	r3, #8
 8004b64:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 32U)
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004b6c:	2b20      	cmp	r3, #32
 8004b6e:	d902      	bls.n	8004b76 <uavcan_primitive_array_Real64_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004b70:	f06f 0309 	mvn.w	r3, #9
 8004b74:	e01f      	b.n	8004bb6 <uavcan_primitive_array_Real64_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
    static_assert(NUNAVUT_PLATFORM_IEEE754_DOUBLE, "Native IEEE754 binary64 required. TODO: relax constraint");
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 64U);
 8004b76:	68f8      	ldr	r0, [r7, #12]
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004b7e:	019b      	lsls	r3, r3, #6
 8004b80:	9300      	str	r3, [sp, #0]
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	69fa      	ldr	r2, [r7, #28]
 8004b86:	68b9      	ldr	r1, [r7, #8]
 8004b88:	f7fd fd69 	bl	800265e <nunavutGetBits>
    offset_bits += out_obj->value.count * 64U;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004b92:	019b      	lsls	r3, r3, #6
 8004b94:	697a      	ldr	r2, [r7, #20]
 8004b96:	4413      	add	r3, r2
 8004b98:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	3307      	adds	r3, #7
 8004b9e:	f023 0307 	bic.w	r3, r3, #7
 8004ba2:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8004ba4:	69b9      	ldr	r1, [r7, #24]
 8004ba6:	6978      	ldr	r0, [r7, #20]
 8004ba8:	f7fd fc70 	bl	800248c <nunavutChooseMin>
 8004bac:	4603      	mov	r3, r0
 8004bae:	08da      	lsrs	r2, r3, #3
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8004bb4:	2300      	movs	r3, #0
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3720      	adds	r7, #32
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
 8004bbe:	bf00      	nop
 8004bc0:	08018a70 	.word	0x08018a70

08004bc4 <uavcan_primitive_Empty_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_Empty_1_0_serialize_(
    const uavcan_primitive_Empty_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b085      	sub	sp, #20
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	60f8      	str	r0, [r7, #12]
 8004bcc:	60b9      	str	r1, [r7, #8]
 8004bce:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d005      	beq.n	8004be2 <uavcan_primitive_Empty_1_0_serialize_+0x1e>
 8004bd6:	68bb      	ldr	r3, [r7, #8]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d002      	beq.n	8004be2 <uavcan_primitive_Empty_1_0_serialize_+0x1e>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d102      	bne.n	8004be8 <uavcan_primitive_Empty_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004be2:	f06f 0301 	mvn.w	r3, #1
 8004be6:	e003      	b.n	8004bf0 <uavcan_primitive_Empty_1_0_serialize_+0x2c>
    }

    *inout_buffer_size_bytes = 0U;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2200      	movs	r2, #0
 8004bec:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8004bee:	2300      	movs	r3, #0
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	3714      	adds	r7, #20
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfa:	4770      	bx	lr

08004bfc <uavcan_primitive_Empty_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_Empty_1_0_deserialize_(
    uavcan_primitive_Empty_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b085      	sub	sp, #20
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	60f8      	str	r0, [r7, #12]
 8004c04:	60b9      	str	r1, [r7, #8]
 8004c06:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d009      	beq.n	8004c22 <uavcan_primitive_Empty_1_0_deserialize_+0x26>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d006      	beq.n	8004c22 <uavcan_primitive_Empty_1_0_deserialize_+0x26>
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d106      	bne.n	8004c28 <uavcan_primitive_Empty_1_0_deserialize_+0x2c>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d002      	beq.n	8004c28 <uavcan_primitive_Empty_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004c22:	f06f 0301 	mvn.w	r3, #1
 8004c26:	e008      	b.n	8004c3a <uavcan_primitive_Empty_1_0_deserialize_+0x3e>
    }
    if (buffer == NULL)
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d101      	bne.n	8004c32 <uavcan_primitive_Empty_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8004c2e:	4b06      	ldr	r3, [pc, #24]	@ (8004c48 <uavcan_primitive_Empty_1_0_deserialize_+0x4c>)
 8004c30:	60bb      	str	r3, [r7, #8]
    }

    *inout_buffer_size_bytes = 0U;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2200      	movs	r2, #0
 8004c36:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8004c38:	2300      	movs	r3, #0
}
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	3714      	adds	r7, #20
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c44:	4770      	bx	lr
 8004c46:	bf00      	nop
 8004c48:	08018a70 	.word	0x08018a70

08004c4c <uavcan_primitive_String_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_String_1_0_serialize_(
    const uavcan_primitive_String_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b08c      	sub	sp, #48	@ 0x30
 8004c50:	af04      	add	r7, sp, #16
 8004c52:	60f8      	str	r0, [r7, #12]
 8004c54:	60b9      	str	r1, [r7, #8]
 8004c56:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d005      	beq.n	8004c6a <uavcan_primitive_String_1_0_serialize_+0x1e>
 8004c5e:	68bb      	ldr	r3, [r7, #8]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d002      	beq.n	8004c6a <uavcan_primitive_String_1_0_serialize_+0x1e>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d102      	bne.n	8004c70 <uavcan_primitive_String_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004c6a:	f06f 0301 	mvn.w	r3, #1
 8004c6e:	e060      	b.n	8004d32 <uavcan_primitive_String_1_0_serialize_+0xe6>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2064UL)
 8004c76:	69bb      	ldr	r3, [r7, #24]
 8004c78:	00db      	lsls	r3, r3, #3
 8004c7a:	f5b3 6f01 	cmp.w	r3, #2064	@ 0x810
 8004c7e:	d202      	bcs.n	8004c86 <uavcan_primitive_String_1_0_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8004c80:	f06f 0302 	mvn.w	r3, #2
 8004c84:	e055      	b.n	8004d32 <uavcan_primitive_String_1_0_serialize_+0xe6>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8004c86:	2300      	movs	r3, #0
 8004c88:	61fb      	str	r3, [r7, #28]


    {   // saturated uint8[<=256] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 256)
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004c90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c94:	d902      	bls.n	8004c9c <uavcan_primitive_String_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004c96:	f06f 0309 	mvn.w	r3, #9
 8004c9a:	e04a      	b.n	8004d32 <uavcan_primitive_String_1_0_serialize_+0xe6>
        }
        // Array length prefix: truncated uint16
        (void) memmove(&buffer[offset_bits / 8U], &obj->value.count, 2U);
 8004c9c:	69fb      	ldr	r3, [r7, #28]
 8004c9e:	08db      	lsrs	r3, r3, #3
 8004ca0:	68ba      	ldr	r2, [r7, #8]
 8004ca2:	4413      	add	r3, r2
 8004ca4:	68fa      	ldr	r2, [r7, #12]
 8004ca6:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8004caa:	8812      	ldrh	r2, [r2, #0]
 8004cac:	b292      	uxth	r2, r2
 8004cae:	801a      	strh	r2, [r3, #0]
        offset_bits += 16U;
 8004cb0:	69fb      	ldr	r3, [r7, #28]
 8004cb2:	3310      	adds	r3, #16
 8004cb4:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 8U, &obj->value.elements[0], 0U);
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004cbc:	00da      	lsls	r2, r3, #3
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	2100      	movs	r1, #0
 8004cc2:	9100      	str	r1, [sp, #0]
 8004cc4:	69f9      	ldr	r1, [r7, #28]
 8004cc6:	68b8      	ldr	r0, [r7, #8]
 8004cc8:	f7fd fc0c 	bl	80024e4 <nunavutCopyBits>
        offset_bits += obj->value.count * 8U;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004cd2:	00db      	lsls	r3, r3, #3
 8004cd4:	69fa      	ldr	r2, [r7, #28]
 8004cd6:	4413      	add	r3, r2
 8004cd8:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8004cda:	69fb      	ldr	r3, [r7, #28]
 8004cdc:	f003 0307 	and.w	r3, r3, #7
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d021      	beq.n	8004d28 <uavcan_primitive_String_1_0_serialize_+0xdc>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8004ce4:	69fb      	ldr	r3, [r7, #28]
 8004ce6:	b2db      	uxtb	r3, r3
 8004ce8:	f003 0307 	and.w	r3, r3, #7
 8004cec:	b2db      	uxtb	r3, r3
 8004cee:	f1c3 0308 	rsb	r3, r3, #8
 8004cf2:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8004cf4:	7dfb      	ldrb	r3, [r7, #23]
 8004cf6:	9302      	str	r3, [sp, #8]
 8004cf8:	f04f 0200 	mov.w	r2, #0
 8004cfc:	f04f 0300 	mov.w	r3, #0
 8004d00:	e9cd 2300 	strd	r2, r3, [sp]
 8004d04:	69fa      	ldr	r2, [r7, #28]
 8004d06:	69b9      	ldr	r1, [r7, #24]
 8004d08:	68b8      	ldr	r0, [r7, #8]
 8004d0a:	f7fd fccf 	bl	80026ac <nunavutSetUxx>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8004d12:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	da02      	bge.n	8004d20 <uavcan_primitive_String_1_0_serialize_+0xd4>
        {
            return _err0_;
 8004d1a:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004d1e:	e008      	b.n	8004d32 <uavcan_primitive_String_1_0_serialize_+0xe6>
        }
        offset_bits += _pad0_;
 8004d20:	7dfb      	ldrb	r3, [r7, #23]
 8004d22:	69fa      	ldr	r2, [r7, #28]
 8004d24:	4413      	add	r3, r2
 8004d26:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 16ULL);
    NUNAVUT_ASSERT(offset_bits <= 2064ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8004d28:	69fb      	ldr	r3, [r7, #28]
 8004d2a:	08da      	lsrs	r2, r3, #3
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8004d30:	2300      	movs	r3, #0
}
 8004d32:	4618      	mov	r0, r3
 8004d34:	3720      	adds	r7, #32
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bd80      	pop	{r7, pc}
	...

08004d3c <uavcan_primitive_String_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_String_1_0_deserialize_(
    uavcan_primitive_String_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b08a      	sub	sp, #40	@ 0x28
 8004d40:	af02      	add	r7, sp, #8
 8004d42:	60f8      	str	r0, [r7, #12]
 8004d44:	60b9      	str	r1, [r7, #8]
 8004d46:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d009      	beq.n	8004d62 <uavcan_primitive_String_1_0_deserialize_+0x26>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d006      	beq.n	8004d62 <uavcan_primitive_String_1_0_deserialize_+0x26>
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d106      	bne.n	8004d68 <uavcan_primitive_String_1_0_deserialize_+0x2c>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d002      	beq.n	8004d68 <uavcan_primitive_String_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004d62:	f06f 0301 	mvn.w	r3, #1
 8004d66:	e043      	b.n	8004df0 <uavcan_primitive_String_1_0_deserialize_+0xb4>
    }
    if (buffer == NULL)
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d101      	bne.n	8004d72 <uavcan_primitive_String_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8004d6e:	4b22      	ldr	r3, [pc, #136]	@ (8004df8 <uavcan_primitive_String_1_0_deserialize_+0xbc>)
 8004d70:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8004d78:	69fb      	ldr	r3, [r7, #28]
 8004d7a:	00db      	lsls	r3, r3, #3
 8004d7c:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8004d7e:	2300      	movs	r3, #0
 8004d80:	617b      	str	r3, [r7, #20]


    // saturated uint8[<=256] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint16
    out_obj->value.count = nunavutGetU16(&buffer[0], capacity_bytes, offset_bits, 16);
 8004d82:	2310      	movs	r3, #16
 8004d84:	697a      	ldr	r2, [r7, #20]
 8004d86:	69f9      	ldr	r1, [r7, #28]
 8004d88:	68b8      	ldr	r0, [r7, #8]
 8004d8a:	f7fd fcb5 	bl	80026f8 <nunavutGetU16>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	461a      	mov	r2, r3
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    offset_bits += 16U;
 8004d98:	697b      	ldr	r3, [r7, #20]
 8004d9a:	3310      	adds	r3, #16
 8004d9c:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 256U)
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004da4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004da8:	d902      	bls.n	8004db0 <uavcan_primitive_String_1_0_deserialize_+0x74>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004daa:	f06f 0309 	mvn.w	r3, #9
 8004dae:	e01f      	b.n	8004df0 <uavcan_primitive_String_1_0_deserialize_+0xb4>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 8U);
 8004db0:	68f8      	ldr	r0, [r7, #12]
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004db8:	00db      	lsls	r3, r3, #3
 8004dba:	9300      	str	r3, [sp, #0]
 8004dbc:	697b      	ldr	r3, [r7, #20]
 8004dbe:	69fa      	ldr	r2, [r7, #28]
 8004dc0:	68b9      	ldr	r1, [r7, #8]
 8004dc2:	f7fd fc4c 	bl	800265e <nunavutGetBits>
    offset_bits += out_obj->value.count * 8U;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004dcc:	00db      	lsls	r3, r3, #3
 8004dce:	697a      	ldr	r2, [r7, #20]
 8004dd0:	4413      	add	r3, r2
 8004dd2:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	3307      	adds	r3, #7
 8004dd8:	f023 0307 	bic.w	r3, r3, #7
 8004ddc:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8004dde:	69b9      	ldr	r1, [r7, #24]
 8004de0:	6978      	ldr	r0, [r7, #20]
 8004de2:	f7fd fb53 	bl	800248c <nunavutChooseMin>
 8004de6:	4603      	mov	r3, r0
 8004de8:	08da      	lsrs	r2, r3, #3
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8004dee:	2300      	movs	r3, #0
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	3720      	adds	r7, #32
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}
 8004df8:	08018a70 	.word	0x08018a70

08004dfc <uavcan_primitive_Unstructured_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_Unstructured_1_0_serialize_(
    const uavcan_primitive_Unstructured_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b08c      	sub	sp, #48	@ 0x30
 8004e00:	af04      	add	r7, sp, #16
 8004e02:	60f8      	str	r0, [r7, #12]
 8004e04:	60b9      	str	r1, [r7, #8]
 8004e06:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d005      	beq.n	8004e1a <uavcan_primitive_Unstructured_1_0_serialize_+0x1e>
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d002      	beq.n	8004e1a <uavcan_primitive_Unstructured_1_0_serialize_+0x1e>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d102      	bne.n	8004e20 <uavcan_primitive_Unstructured_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004e1a:	f06f 0301 	mvn.w	r3, #1
 8004e1e:	e060      	b.n	8004ee2 <uavcan_primitive_Unstructured_1_0_serialize_+0xe6>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2064UL)
 8004e26:	69bb      	ldr	r3, [r7, #24]
 8004e28:	00db      	lsls	r3, r3, #3
 8004e2a:	f5b3 6f01 	cmp.w	r3, #2064	@ 0x810
 8004e2e:	d202      	bcs.n	8004e36 <uavcan_primitive_Unstructured_1_0_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8004e30:	f06f 0302 	mvn.w	r3, #2
 8004e34:	e055      	b.n	8004ee2 <uavcan_primitive_Unstructured_1_0_serialize_+0xe6>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8004e36:	2300      	movs	r3, #0
 8004e38:	61fb      	str	r3, [r7, #28]


    {   // saturated uint8[<=256] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 256)
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004e40:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e44:	d902      	bls.n	8004e4c <uavcan_primitive_Unstructured_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004e46:	f06f 0309 	mvn.w	r3, #9
 8004e4a:	e04a      	b.n	8004ee2 <uavcan_primitive_Unstructured_1_0_serialize_+0xe6>
        }
        // Array length prefix: truncated uint16
        (void) memmove(&buffer[offset_bits / 8U], &obj->value.count, 2U);
 8004e4c:	69fb      	ldr	r3, [r7, #28]
 8004e4e:	08db      	lsrs	r3, r3, #3
 8004e50:	68ba      	ldr	r2, [r7, #8]
 8004e52:	4413      	add	r3, r2
 8004e54:	68fa      	ldr	r2, [r7, #12]
 8004e56:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8004e5a:	8812      	ldrh	r2, [r2, #0]
 8004e5c:	b292      	uxth	r2, r2
 8004e5e:	801a      	strh	r2, [r3, #0]
        offset_bits += 16U;
 8004e60:	69fb      	ldr	r3, [r7, #28]
 8004e62:	3310      	adds	r3, #16
 8004e64:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 8U, &obj->value.elements[0], 0U);
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004e6c:	00da      	lsls	r2, r3, #3
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	2100      	movs	r1, #0
 8004e72:	9100      	str	r1, [sp, #0]
 8004e74:	69f9      	ldr	r1, [r7, #28]
 8004e76:	68b8      	ldr	r0, [r7, #8]
 8004e78:	f7fd fb34 	bl	80024e4 <nunavutCopyBits>
        offset_bits += obj->value.count * 8U;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004e82:	00db      	lsls	r3, r3, #3
 8004e84:	69fa      	ldr	r2, [r7, #28]
 8004e86:	4413      	add	r3, r2
 8004e88:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8004e8a:	69fb      	ldr	r3, [r7, #28]
 8004e8c:	f003 0307 	and.w	r3, r3, #7
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d021      	beq.n	8004ed8 <uavcan_primitive_Unstructured_1_0_serialize_+0xdc>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8004e94:	69fb      	ldr	r3, [r7, #28]
 8004e96:	b2db      	uxtb	r3, r3
 8004e98:	f003 0307 	and.w	r3, r3, #7
 8004e9c:	b2db      	uxtb	r3, r3
 8004e9e:	f1c3 0308 	rsb	r3, r3, #8
 8004ea2:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8004ea4:	7dfb      	ldrb	r3, [r7, #23]
 8004ea6:	9302      	str	r3, [sp, #8]
 8004ea8:	f04f 0200 	mov.w	r2, #0
 8004eac:	f04f 0300 	mov.w	r3, #0
 8004eb0:	e9cd 2300 	strd	r2, r3, [sp]
 8004eb4:	69fa      	ldr	r2, [r7, #28]
 8004eb6:	69b9      	ldr	r1, [r7, #24]
 8004eb8:	68b8      	ldr	r0, [r7, #8]
 8004eba:	f7fd fbf7 	bl	80026ac <nunavutSetUxx>
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8004ec2:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	da02      	bge.n	8004ed0 <uavcan_primitive_Unstructured_1_0_serialize_+0xd4>
        {
            return _err0_;
 8004eca:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004ece:	e008      	b.n	8004ee2 <uavcan_primitive_Unstructured_1_0_serialize_+0xe6>
        }
        offset_bits += _pad0_;
 8004ed0:	7dfb      	ldrb	r3, [r7, #23]
 8004ed2:	69fa      	ldr	r2, [r7, #28]
 8004ed4:	4413      	add	r3, r2
 8004ed6:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 16ULL);
    NUNAVUT_ASSERT(offset_bits <= 2064ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8004ed8:	69fb      	ldr	r3, [r7, #28]
 8004eda:	08da      	lsrs	r2, r3, #3
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8004ee0:	2300      	movs	r3, #0
}
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	3720      	adds	r7, #32
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	bd80      	pop	{r7, pc}
	...

08004eec <uavcan_primitive_Unstructured_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_Unstructured_1_0_deserialize_(
    uavcan_primitive_Unstructured_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b08a      	sub	sp, #40	@ 0x28
 8004ef0:	af02      	add	r7, sp, #8
 8004ef2:	60f8      	str	r0, [r7, #12]
 8004ef4:	60b9      	str	r1, [r7, #8]
 8004ef6:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d009      	beq.n	8004f12 <uavcan_primitive_Unstructured_1_0_deserialize_+0x26>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d006      	beq.n	8004f12 <uavcan_primitive_Unstructured_1_0_deserialize_+0x26>
 8004f04:	68bb      	ldr	r3, [r7, #8]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d106      	bne.n	8004f18 <uavcan_primitive_Unstructured_1_0_deserialize_+0x2c>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d002      	beq.n	8004f18 <uavcan_primitive_Unstructured_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004f12:	f06f 0301 	mvn.w	r3, #1
 8004f16:	e043      	b.n	8004fa0 <uavcan_primitive_Unstructured_1_0_deserialize_+0xb4>
    }
    if (buffer == NULL)
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d101      	bne.n	8004f22 <uavcan_primitive_Unstructured_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8004f1e:	4b22      	ldr	r3, [pc, #136]	@ (8004fa8 <uavcan_primitive_Unstructured_1_0_deserialize_+0xbc>)
 8004f20:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8004f28:	69fb      	ldr	r3, [r7, #28]
 8004f2a:	00db      	lsls	r3, r3, #3
 8004f2c:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8004f2e:	2300      	movs	r3, #0
 8004f30:	617b      	str	r3, [r7, #20]


    // saturated uint8[<=256] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint16
    out_obj->value.count = nunavutGetU16(&buffer[0], capacity_bytes, offset_bits, 16);
 8004f32:	2310      	movs	r3, #16
 8004f34:	697a      	ldr	r2, [r7, #20]
 8004f36:	69f9      	ldr	r1, [r7, #28]
 8004f38:	68b8      	ldr	r0, [r7, #8]
 8004f3a:	f7fd fbdd 	bl	80026f8 <nunavutGetU16>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	461a      	mov	r2, r3
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    offset_bits += 16U;
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	3310      	adds	r3, #16
 8004f4c:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 256U)
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004f54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f58:	d902      	bls.n	8004f60 <uavcan_primitive_Unstructured_1_0_deserialize_+0x74>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004f5a:	f06f 0309 	mvn.w	r3, #9
 8004f5e:	e01f      	b.n	8004fa0 <uavcan_primitive_Unstructured_1_0_deserialize_+0xb4>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 8U);
 8004f60:	68f8      	ldr	r0, [r7, #12]
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004f68:	00db      	lsls	r3, r3, #3
 8004f6a:	9300      	str	r3, [sp, #0]
 8004f6c:	697b      	ldr	r3, [r7, #20]
 8004f6e:	69fa      	ldr	r2, [r7, #28]
 8004f70:	68b9      	ldr	r1, [r7, #8]
 8004f72:	f7fd fb74 	bl	800265e <nunavutGetBits>
    offset_bits += out_obj->value.count * 8U;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004f7c:	00db      	lsls	r3, r3, #3
 8004f7e:	697a      	ldr	r2, [r7, #20]
 8004f80:	4413      	add	r3, r2
 8004f82:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8004f84:	697b      	ldr	r3, [r7, #20]
 8004f86:	3307      	adds	r3, #7
 8004f88:	f023 0307 	bic.w	r3, r3, #7
 8004f8c:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8004f8e:	69b9      	ldr	r1, [r7, #24]
 8004f90:	6978      	ldr	r0, [r7, #20]
 8004f92:	f7fd fa7b 	bl	800248c <nunavutChooseMin>
 8004f96:	4603      	mov	r3, r0
 8004f98:	08da      	lsrs	r2, r3, #3
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8004f9e:	2300      	movs	r3, #0
}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	3720      	adds	r7, #32
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bd80      	pop	{r7, pc}
 8004fa8:	08018a70 	.word	0x08018a70

08004fac <uavcan_register_Value_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_register_Value_1_0_serialize_(
    const uavcan_register_Value_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b09e      	sub	sp, #120	@ 0x78
 8004fb0:	af04      	add	r7, sp, #16
 8004fb2:	60f8      	str	r0, [r7, #12]
 8004fb4:	60b9      	str	r1, [r7, #8]
 8004fb6:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d005      	beq.n	8004fca <uavcan_register_Value_1_0_serialize_+0x1e>
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d002      	beq.n	8004fca <uavcan_register_Value_1_0_serialize_+0x1e>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d102      	bne.n	8004fd0 <uavcan_register_Value_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004fca:	f06f 0301 	mvn.w	r3, #1
 8004fce:	e248      	b.n	8005462 <uavcan_register_Value_1_0_serialize_+0x4b6>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	663b      	str	r3, [r7, #96]	@ 0x60
    if ((8U * (size_t) capacity_bytes) < 2072UL)
 8004fd6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004fd8:	00db      	lsls	r3, r3, #3
 8004fda:	f640 0217 	movw	r2, #2071	@ 0x817
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d802      	bhi.n	8004fe8 <uavcan_register_Value_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8004fe2:	f06f 0302 	mvn.w	r3, #2
 8004fe6:	e23c      	b.n	8005462 <uavcan_register_Value_1_0_serialize_+0x4b6>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8004fe8:	2300      	movs	r3, #0
 8004fea:	667b      	str	r3, [r7, #100]	@ 0x64

    {   // Union tag field: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->_tag_);  // C std, 6.3.1.3 Signed and unsigned integers
 8004fec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004fee:	08db      	lsrs	r3, r3, #3
 8004ff0:	68ba      	ldr	r2, [r7, #8]
 8004ff2:	4413      	add	r3, r2
 8004ff4:	68fa      	ldr	r2, [r7, #12]
 8004ff6:	f892 2208 	ldrb.w	r2, [r2, #520]	@ 0x208
 8004ffa:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8004ffc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004ffe:	3308      	adds	r3, #8
 8005000:	667b      	str	r3, [r7, #100]	@ 0x64
    }

    if (0U == obj->_tag_)  // uavcan.primitive.Empty.1.0 empty
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 8005008:	2b00      	cmp	r3, #0
 800500a:	d11b      	bne.n	8005044 <uavcan_register_Value_1_0_serialize_+0x98>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 0ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes0_ = 0UL;  // Nested object (max) size, in bytes.
 800500c:	2300      	movs	r3, #0
 800500e:	64bb      	str	r3, [r7, #72]	@ 0x48
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes0_) <= capacity_bytes);
        int8_t _err0_ = uavcan_primitive_Empty_1_0_serialize_(
 8005010:	68f8      	ldr	r0, [r7, #12]
            &obj->empty, &buffer[offset_bits / 8U], &_size_bytes0_);
 8005012:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005014:	08db      	lsrs	r3, r3, #3
        int8_t _err0_ = uavcan_primitive_Empty_1_0_serialize_(
 8005016:	68ba      	ldr	r2, [r7, #8]
 8005018:	4413      	add	r3, r2
 800501a:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 800501e:	4619      	mov	r1, r3
 8005020:	f7ff fdd0 	bl	8004bc4 <uavcan_primitive_Empty_1_0_serialize_>
 8005024:	4603      	mov	r3, r0
 8005026:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
        if (_err0_ < 0)
 800502a:	f997 3051 	ldrsb.w	r3, [r7, #81]	@ 0x51
 800502e:	2b00      	cmp	r3, #0
 8005030:	da02      	bge.n	8005038 <uavcan_register_Value_1_0_serialize_+0x8c>
        {
            return _err0_;
 8005032:	f997 3051 	ldrsb.w	r3, [r7, #81]	@ 0x51
 8005036:	e214      	b.n	8005462 <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes0_ * 8U) == 0ULL);
        offset_bits += _size_bytes0_ * 8U;  // Advance by the size of the nested object.
 8005038:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800503a:	00db      	lsls	r3, r3, #3
 800503c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800503e:	4413      	add	r3, r2
 8005040:	667b      	str	r3, [r7, #100]	@ 0x64
 8005042:	e1de      	b.n	8005402 <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (1U == obj->_tag_)  // uavcan.primitive.String.1.0 string
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 800504a:	2b01      	cmp	r3, #1
 800504c:	d11c      	bne.n	8005088 <uavcan_register_Value_1_0_serialize_+0xdc>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes1_ = 258UL;  // Nested object (max) size, in bytes.
 800504e:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8005052:	647b      	str	r3, [r7, #68]	@ 0x44
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes1_) <= capacity_bytes);
        int8_t _err1_ = uavcan_primitive_String_1_0_serialize_(
 8005054:	68f8      	ldr	r0, [r7, #12]
            &obj->_string, &buffer[offset_bits / 8U], &_size_bytes1_);
 8005056:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005058:	08db      	lsrs	r3, r3, #3
        int8_t _err1_ = uavcan_primitive_String_1_0_serialize_(
 800505a:	68ba      	ldr	r2, [r7, #8]
 800505c:	4413      	add	r3, r2
 800505e:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8005062:	4619      	mov	r1, r3
 8005064:	f7ff fdf2 	bl	8004c4c <uavcan_primitive_String_1_0_serialize_>
 8005068:	4603      	mov	r3, r0
 800506a:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
        if (_err1_ < 0)
 800506e:	f997 3052 	ldrsb.w	r3, [r7, #82]	@ 0x52
 8005072:	2b00      	cmp	r3, #0
 8005074:	da02      	bge.n	800507c <uavcan_register_Value_1_0_serialize_+0xd0>
        {
            return _err1_;
 8005076:	f997 3052 	ldrsb.w	r3, [r7, #82]	@ 0x52
 800507a:	e1f2      	b.n	8005462 <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) >= 16ULL);
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) <= 2064ULL);
        offset_bits += _size_bytes1_ * 8U;  // Advance by the size of the nested object.
 800507c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800507e:	00db      	lsls	r3, r3, #3
 8005080:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005082:	4413      	add	r3, r2
 8005084:	667b      	str	r3, [r7, #100]	@ 0x64
 8005086:	e1bc      	b.n	8005402 <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (2U == obj->_tag_)  // uavcan.primitive.Unstructured.1.0 unstructured
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 800508e:	2b02      	cmp	r3, #2
 8005090:	d11c      	bne.n	80050cc <uavcan_register_Value_1_0_serialize_+0x120>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes2_ = 258UL;  // Nested object (max) size, in bytes.
 8005092:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8005096:	643b      	str	r3, [r7, #64]	@ 0x40
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes2_) <= capacity_bytes);
        int8_t _err2_ = uavcan_primitive_Unstructured_1_0_serialize_(
 8005098:	68f8      	ldr	r0, [r7, #12]
            &obj->unstructured, &buffer[offset_bits / 8U], &_size_bytes2_);
 800509a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800509c:	08db      	lsrs	r3, r3, #3
        int8_t _err2_ = uavcan_primitive_Unstructured_1_0_serialize_(
 800509e:	68ba      	ldr	r2, [r7, #8]
 80050a0:	4413      	add	r3, r2
 80050a2:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 80050a6:	4619      	mov	r1, r3
 80050a8:	f7ff fea8 	bl	8004dfc <uavcan_primitive_Unstructured_1_0_serialize_>
 80050ac:	4603      	mov	r3, r0
 80050ae:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
        if (_err2_ < 0)
 80050b2:	f997 3053 	ldrsb.w	r3, [r7, #83]	@ 0x53
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	da02      	bge.n	80050c0 <uavcan_register_Value_1_0_serialize_+0x114>
        {
            return _err2_;
 80050ba:	f997 3053 	ldrsb.w	r3, [r7, #83]	@ 0x53
 80050be:	e1d0      	b.n	8005462 <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes2_ * 8U) >= 16ULL);
        NUNAVUT_ASSERT((_size_bytes2_ * 8U) <= 2064ULL);
        offset_bits += _size_bytes2_ * 8U;  // Advance by the size of the nested object.
 80050c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80050c2:	00db      	lsls	r3, r3, #3
 80050c4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80050c6:	4413      	add	r3, r2
 80050c8:	667b      	str	r3, [r7, #100]	@ 0x64
 80050ca:	e19a      	b.n	8005402 <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (3U == obj->_tag_)  // uavcan.primitive.array.Bit.1.0 bit
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 80050d2:	2b03      	cmp	r3, #3
 80050d4:	d11c      	bne.n	8005110 <uavcan_register_Value_1_0_serialize_+0x164>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes3_ = 258UL;  // Nested object (max) size, in bytes.
 80050d6:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80050da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes3_) <= capacity_bytes);
        int8_t _err3_ = uavcan_primitive_array_Bit_1_0_serialize_(
 80050dc:	68f8      	ldr	r0, [r7, #12]
            &obj->bit, &buffer[offset_bits / 8U], &_size_bytes3_);
 80050de:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80050e0:	08db      	lsrs	r3, r3, #3
        int8_t _err3_ = uavcan_primitive_array_Bit_1_0_serialize_(
 80050e2:	68ba      	ldr	r2, [r7, #8]
 80050e4:	4413      	add	r3, r2
 80050e6:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 80050ea:	4619      	mov	r1, r3
 80050ec:	f7fe fada 	bl	80036a4 <uavcan_primitive_array_Bit_1_0_serialize_>
 80050f0:	4603      	mov	r3, r0
 80050f2:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
        if (_err3_ < 0)
 80050f6:	f997 3054 	ldrsb.w	r3, [r7, #84]	@ 0x54
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	da02      	bge.n	8005104 <uavcan_register_Value_1_0_serialize_+0x158>
        {
            return _err3_;
 80050fe:	f997 3054 	ldrsb.w	r3, [r7, #84]	@ 0x54
 8005102:	e1ae      	b.n	8005462 <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes3_ * 8U) >= 16ULL);
        NUNAVUT_ASSERT((_size_bytes3_ * 8U) <= 2064ULL);
        offset_bits += _size_bytes3_ * 8U;  // Advance by the size of the nested object.
 8005104:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005106:	00db      	lsls	r3, r3, #3
 8005108:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800510a:	4413      	add	r3, r2
 800510c:	667b      	str	r3, [r7, #100]	@ 0x64
 800510e:	e178      	b.n	8005402 <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (4U == obj->_tag_)  // uavcan.primitive.array.Integer64.1.0 integer64
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 8005116:	2b04      	cmp	r3, #4
 8005118:	d11c      	bne.n	8005154 <uavcan_register_Value_1_0_serialize_+0x1a8>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes4_ = 257UL;  // Nested object (max) size, in bytes.
 800511a:	f240 1301 	movw	r3, #257	@ 0x101
 800511e:	63bb      	str	r3, [r7, #56]	@ 0x38
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes4_) <= capacity_bytes);
        int8_t _err4_ = uavcan_primitive_array_Integer64_1_0_serialize_(
 8005120:	68f8      	ldr	r0, [r7, #12]
            &obj->integer64, &buffer[offset_bits / 8U], &_size_bytes4_);
 8005122:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005124:	08db      	lsrs	r3, r3, #3
        int8_t _err4_ = uavcan_primitive_array_Integer64_1_0_serialize_(
 8005126:	68ba      	ldr	r2, [r7, #8]
 8005128:	4413      	add	r3, r2
 800512a:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 800512e:	4619      	mov	r1, r3
 8005130:	f7fe fd48 	bl	8003bc4 <uavcan_primitive_array_Integer64_1_0_serialize_>
 8005134:	4603      	mov	r3, r0
 8005136:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
        if (_err4_ < 0)
 800513a:	f997 3055 	ldrsb.w	r3, [r7, #85]	@ 0x55
 800513e:	2b00      	cmp	r3, #0
 8005140:	da02      	bge.n	8005148 <uavcan_register_Value_1_0_serialize_+0x19c>
        {
            return _err4_;
 8005142:	f997 3055 	ldrsb.w	r3, [r7, #85]	@ 0x55
 8005146:	e18c      	b.n	8005462 <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes4_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes4_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes4_ * 8U;  // Advance by the size of the nested object.
 8005148:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800514a:	00db      	lsls	r3, r3, #3
 800514c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800514e:	4413      	add	r3, r2
 8005150:	667b      	str	r3, [r7, #100]	@ 0x64
 8005152:	e156      	b.n	8005402 <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (5U == obj->_tag_)  // uavcan.primitive.array.Integer32.1.0 integer32
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 800515a:	2b05      	cmp	r3, #5
 800515c:	d11c      	bne.n	8005198 <uavcan_register_Value_1_0_serialize_+0x1ec>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes5_ = 257UL;  // Nested object (max) size, in bytes.
 800515e:	f240 1301 	movw	r3, #257	@ 0x101
 8005162:	637b      	str	r3, [r7, #52]	@ 0x34
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes5_) <= capacity_bytes);
        int8_t _err5_ = uavcan_primitive_array_Integer32_1_0_serialize_(
 8005164:	68f8      	ldr	r0, [r7, #12]
            &obj->integer32, &buffer[offset_bits / 8U], &_size_bytes5_);
 8005166:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005168:	08db      	lsrs	r3, r3, #3
        int8_t _err5_ = uavcan_primitive_array_Integer32_1_0_serialize_(
 800516a:	68ba      	ldr	r2, [r7, #8]
 800516c:	4413      	add	r3, r2
 800516e:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8005172:	4619      	mov	r1, r3
 8005174:	f7fe fc48 	bl	8003a08 <uavcan_primitive_array_Integer32_1_0_serialize_>
 8005178:	4603      	mov	r3, r0
 800517a:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
        if (_err5_ < 0)
 800517e:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
 8005182:	2b00      	cmp	r3, #0
 8005184:	da02      	bge.n	800518c <uavcan_register_Value_1_0_serialize_+0x1e0>
        {
            return _err5_;
 8005186:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
 800518a:	e16a      	b.n	8005462 <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes5_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes5_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes5_ * 8U;  // Advance by the size of the nested object.
 800518c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800518e:	00db      	lsls	r3, r3, #3
 8005190:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005192:	4413      	add	r3, r2
 8005194:	667b      	str	r3, [r7, #100]	@ 0x64
 8005196:	e134      	b.n	8005402 <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (6U == obj->_tag_)  // uavcan.primitive.array.Integer16.1.0 integer16
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 800519e:	2b06      	cmp	r3, #6
 80051a0:	d11c      	bne.n	80051dc <uavcan_register_Value_1_0_serialize_+0x230>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes6_ = 257UL;  // Nested object (max) size, in bytes.
 80051a2:	f240 1301 	movw	r3, #257	@ 0x101
 80051a6:	633b      	str	r3, [r7, #48]	@ 0x30
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes6_) <= capacity_bytes);
        int8_t _err6_ = uavcan_primitive_array_Integer16_1_0_serialize_(
 80051a8:	68f8      	ldr	r0, [r7, #12]
            &obj->integer16, &buffer[offset_bits / 8U], &_size_bytes6_);
 80051aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051ac:	08db      	lsrs	r3, r3, #3
        int8_t _err6_ = uavcan_primitive_array_Integer16_1_0_serialize_(
 80051ae:	68ba      	ldr	r2, [r7, #8]
 80051b0:	4413      	add	r3, r2
 80051b2:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80051b6:	4619      	mov	r1, r3
 80051b8:	f7fe fb48 	bl	800384c <uavcan_primitive_array_Integer16_1_0_serialize_>
 80051bc:	4603      	mov	r3, r0
 80051be:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        if (_err6_ < 0)
 80051c2:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	da02      	bge.n	80051d0 <uavcan_register_Value_1_0_serialize_+0x224>
        {
            return _err6_;
 80051ca:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80051ce:	e148      	b.n	8005462 <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes6_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes6_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes6_ * 8U;  // Advance by the size of the nested object.
 80051d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051d2:	00db      	lsls	r3, r3, #3
 80051d4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80051d6:	4413      	add	r3, r2
 80051d8:	667b      	str	r3, [r7, #100]	@ 0x64
 80051da:	e112      	b.n	8005402 <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (7U == obj->_tag_)  // uavcan.primitive.array.Integer8.1.0 integer8
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 80051e2:	2b07      	cmp	r3, #7
 80051e4:	d11c      	bne.n	8005220 <uavcan_register_Value_1_0_serialize_+0x274>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes7_ = 258UL;  // Nested object (max) size, in bytes.
 80051e6:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80051ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes7_) <= capacity_bytes);
        int8_t _err7_ = uavcan_primitive_array_Integer8_1_0_serialize_(
 80051ec:	68f8      	ldr	r0, [r7, #12]
            &obj->integer8, &buffer[offset_bits / 8U], &_size_bytes7_);
 80051ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051f0:	08db      	lsrs	r3, r3, #3
        int8_t _err7_ = uavcan_primitive_array_Integer8_1_0_serialize_(
 80051f2:	68ba      	ldr	r2, [r7, #8]
 80051f4:	4413      	add	r3, r2
 80051f6:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80051fa:	4619      	mov	r1, r3
 80051fc:	f7fe fdc0 	bl	8003d80 <uavcan_primitive_array_Integer8_1_0_serialize_>
 8005200:	4603      	mov	r3, r0
 8005202:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
        if (_err7_ < 0)
 8005206:	f997 3058 	ldrsb.w	r3, [r7, #88]	@ 0x58
 800520a:	2b00      	cmp	r3, #0
 800520c:	da02      	bge.n	8005214 <uavcan_register_Value_1_0_serialize_+0x268>
        {
            return _err7_;
 800520e:	f997 3058 	ldrsb.w	r3, [r7, #88]	@ 0x58
 8005212:	e126      	b.n	8005462 <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes7_ * 8U) >= 16ULL);
        NUNAVUT_ASSERT((_size_bytes7_ * 8U) <= 2064ULL);
        offset_bits += _size_bytes7_ * 8U;  // Advance by the size of the nested object.
 8005214:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005216:	00db      	lsls	r3, r3, #3
 8005218:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800521a:	4413      	add	r3, r2
 800521c:	667b      	str	r3, [r7, #100]	@ 0x64
 800521e:	e0f0      	b.n	8005402 <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (8U == obj->_tag_)  // uavcan.primitive.array.Natural64.1.0 natural64
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 8005226:	2b08      	cmp	r3, #8
 8005228:	d11c      	bne.n	8005264 <uavcan_register_Value_1_0_serialize_+0x2b8>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes8_ = 257UL;  // Nested object (max) size, in bytes.
 800522a:	f240 1301 	movw	r3, #257	@ 0x101
 800522e:	62bb      	str	r3, [r7, #40]	@ 0x28
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes8_) <= capacity_bytes);
        int8_t _err8_ = uavcan_primitive_array_Natural64_1_0_serialize_(
 8005230:	68f8      	ldr	r0, [r7, #12]
            &obj->natural64, &buffer[offset_bits / 8U], &_size_bytes8_);
 8005232:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005234:	08db      	lsrs	r3, r3, #3
        int8_t _err8_ = uavcan_primitive_array_Natural64_1_0_serialize_(
 8005236:	68ba      	ldr	r2, [r7, #8]
 8005238:	4413      	add	r3, r2
 800523a:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800523e:	4619      	mov	r1, r3
 8005240:	f7ff f832 	bl	80042a8 <uavcan_primitive_array_Natural64_1_0_serialize_>
 8005244:	4603      	mov	r3, r0
 8005246:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
        if (_err8_ < 0)
 800524a:	f997 3059 	ldrsb.w	r3, [r7, #89]	@ 0x59
 800524e:	2b00      	cmp	r3, #0
 8005250:	da02      	bge.n	8005258 <uavcan_register_Value_1_0_serialize_+0x2ac>
        {
            return _err8_;
 8005252:	f997 3059 	ldrsb.w	r3, [r7, #89]	@ 0x59
 8005256:	e104      	b.n	8005462 <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes8_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes8_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes8_ * 8U;  // Advance by the size of the nested object.
 8005258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800525a:	00db      	lsls	r3, r3, #3
 800525c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800525e:	4413      	add	r3, r2
 8005260:	667b      	str	r3, [r7, #100]	@ 0x64
 8005262:	e0ce      	b.n	8005402 <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (9U == obj->_tag_)  // uavcan.primitive.array.Natural32.1.0 natural32
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 800526a:	2b09      	cmp	r3, #9
 800526c:	d11c      	bne.n	80052a8 <uavcan_register_Value_1_0_serialize_+0x2fc>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes9_ = 257UL;  // Nested object (max) size, in bytes.
 800526e:	f240 1301 	movw	r3, #257	@ 0x101
 8005272:	627b      	str	r3, [r7, #36]	@ 0x24
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes9_) <= capacity_bytes);
        int8_t _err9_ = uavcan_primitive_array_Natural32_1_0_serialize_(
 8005274:	68f8      	ldr	r0, [r7, #12]
            &obj->natural32, &buffer[offset_bits / 8U], &_size_bytes9_);
 8005276:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005278:	08db      	lsrs	r3, r3, #3
        int8_t _err9_ = uavcan_primitive_array_Natural32_1_0_serialize_(
 800527a:	68ba      	ldr	r2, [r7, #8]
 800527c:	4413      	add	r3, r2
 800527e:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8005282:	4619      	mov	r1, r3
 8005284:	f7fe ff32 	bl	80040ec <uavcan_primitive_array_Natural32_1_0_serialize_>
 8005288:	4603      	mov	r3, r0
 800528a:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
        if (_err9_ < 0)
 800528e:	f997 305a 	ldrsb.w	r3, [r7, #90]	@ 0x5a
 8005292:	2b00      	cmp	r3, #0
 8005294:	da02      	bge.n	800529c <uavcan_register_Value_1_0_serialize_+0x2f0>
        {
            return _err9_;
 8005296:	f997 305a 	ldrsb.w	r3, [r7, #90]	@ 0x5a
 800529a:	e0e2      	b.n	8005462 <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes9_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes9_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes9_ * 8U;  // Advance by the size of the nested object.
 800529c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800529e:	00db      	lsls	r3, r3, #3
 80052a0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80052a2:	4413      	add	r3, r2
 80052a4:	667b      	str	r3, [r7, #100]	@ 0x64
 80052a6:	e0ac      	b.n	8005402 <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (10U == obj->_tag_)  // uavcan.primitive.array.Natural16.1.0 natural16
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 80052ae:	2b0a      	cmp	r3, #10
 80052b0:	d11c      	bne.n	80052ec <uavcan_register_Value_1_0_serialize_+0x340>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes10_ = 257UL;  // Nested object (max) size, in bytes.
 80052b2:	f240 1301 	movw	r3, #257	@ 0x101
 80052b6:	623b      	str	r3, [r7, #32]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes10_) <= capacity_bytes);
        int8_t _err10_ = uavcan_primitive_array_Natural16_1_0_serialize_(
 80052b8:	68f8      	ldr	r0, [r7, #12]
            &obj->natural16, &buffer[offset_bits / 8U], &_size_bytes10_);
 80052ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80052bc:	08db      	lsrs	r3, r3, #3
        int8_t _err10_ = uavcan_primitive_array_Natural16_1_0_serialize_(
 80052be:	68ba      	ldr	r2, [r7, #8]
 80052c0:	4413      	add	r3, r2
 80052c2:	f107 0220 	add.w	r2, r7, #32
 80052c6:	4619      	mov	r1, r3
 80052c8:	f7fe fe32 	bl	8003f30 <uavcan_primitive_array_Natural16_1_0_serialize_>
 80052cc:	4603      	mov	r3, r0
 80052ce:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
        if (_err10_ < 0)
 80052d2:	f997 305b 	ldrsb.w	r3, [r7, #91]	@ 0x5b
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	da02      	bge.n	80052e0 <uavcan_register_Value_1_0_serialize_+0x334>
        {
            return _err10_;
 80052da:	f997 305b 	ldrsb.w	r3, [r7, #91]	@ 0x5b
 80052de:	e0c0      	b.n	8005462 <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes10_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes10_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes10_ * 8U;  // Advance by the size of the nested object.
 80052e0:	6a3b      	ldr	r3, [r7, #32]
 80052e2:	00db      	lsls	r3, r3, #3
 80052e4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80052e6:	4413      	add	r3, r2
 80052e8:	667b      	str	r3, [r7, #100]	@ 0x64
 80052ea:	e08a      	b.n	8005402 <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (11U == obj->_tag_)  // uavcan.primitive.array.Natural8.1.0 natural8
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 80052f2:	2b0b      	cmp	r3, #11
 80052f4:	d11c      	bne.n	8005330 <uavcan_register_Value_1_0_serialize_+0x384>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes11_ = 258UL;  // Nested object (max) size, in bytes.
 80052f6:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80052fa:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes11_) <= capacity_bytes);
        int8_t _err11_ = uavcan_primitive_array_Natural8_1_0_serialize_(
 80052fc:	68f8      	ldr	r0, [r7, #12]
            &obj->natural8, &buffer[offset_bits / 8U], &_size_bytes11_);
 80052fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005300:	08db      	lsrs	r3, r3, #3
        int8_t _err11_ = uavcan_primitive_array_Natural8_1_0_serialize_(
 8005302:	68ba      	ldr	r2, [r7, #8]
 8005304:	4413      	add	r3, r2
 8005306:	f107 021c 	add.w	r2, r7, #28
 800530a:	4619      	mov	r1, r3
 800530c:	f7ff f8aa 	bl	8004464 <uavcan_primitive_array_Natural8_1_0_serialize_>
 8005310:	4603      	mov	r3, r0
 8005312:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
        if (_err11_ < 0)
 8005316:	f997 305c 	ldrsb.w	r3, [r7, #92]	@ 0x5c
 800531a:	2b00      	cmp	r3, #0
 800531c:	da02      	bge.n	8005324 <uavcan_register_Value_1_0_serialize_+0x378>
        {
            return _err11_;
 800531e:	f997 305c 	ldrsb.w	r3, [r7, #92]	@ 0x5c
 8005322:	e09e      	b.n	8005462 <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes11_ * 8U) >= 16ULL);
        NUNAVUT_ASSERT((_size_bytes11_ * 8U) <= 2064ULL);
        offset_bits += _size_bytes11_ * 8U;  // Advance by the size of the nested object.
 8005324:	69fb      	ldr	r3, [r7, #28]
 8005326:	00db      	lsls	r3, r3, #3
 8005328:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800532a:	4413      	add	r3, r2
 800532c:	667b      	str	r3, [r7, #100]	@ 0x64
 800532e:	e068      	b.n	8005402 <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (12U == obj->_tag_)  // uavcan.primitive.array.Real64.1.0 real64
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 8005336:	2b0c      	cmp	r3, #12
 8005338:	d11c      	bne.n	8005374 <uavcan_register_Value_1_0_serialize_+0x3c8>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes12_ = 257UL;  // Nested object (max) size, in bytes.
 800533a:	f240 1301 	movw	r3, #257	@ 0x101
 800533e:	61bb      	str	r3, [r7, #24]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes12_) <= capacity_bytes);
        int8_t _err12_ = uavcan_primitive_array_Real64_1_0_serialize_(
 8005340:	68f8      	ldr	r0, [r7, #12]
            &obj->real64, &buffer[offset_bits / 8U], &_size_bytes12_);
 8005342:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005344:	08db      	lsrs	r3, r3, #3
        int8_t _err12_ = uavcan_primitive_array_Real64_1_0_serialize_(
 8005346:	68ba      	ldr	r2, [r7, #8]
 8005348:	4413      	add	r3, r2
 800534a:	f107 0218 	add.w	r2, r7, #24
 800534e:	4619      	mov	r1, r3
 8005350:	f7ff fb5a 	bl	8004a08 <uavcan_primitive_array_Real64_1_0_serialize_>
 8005354:	4603      	mov	r3, r0
 8005356:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
        if (_err12_ < 0)
 800535a:	f997 305d 	ldrsb.w	r3, [r7, #93]	@ 0x5d
 800535e:	2b00      	cmp	r3, #0
 8005360:	da02      	bge.n	8005368 <uavcan_register_Value_1_0_serialize_+0x3bc>
        {
            return _err12_;
 8005362:	f997 305d 	ldrsb.w	r3, [r7, #93]	@ 0x5d
 8005366:	e07c      	b.n	8005462 <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes12_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes12_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes12_ * 8U;  // Advance by the size of the nested object.
 8005368:	69bb      	ldr	r3, [r7, #24]
 800536a:	00db      	lsls	r3, r3, #3
 800536c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800536e:	4413      	add	r3, r2
 8005370:	667b      	str	r3, [r7, #100]	@ 0x64
 8005372:	e046      	b.n	8005402 <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (13U == obj->_tag_)  // uavcan.primitive.array.Real32.1.0 real32
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 800537a:	2b0d      	cmp	r3, #13
 800537c:	d11c      	bne.n	80053b8 <uavcan_register_Value_1_0_serialize_+0x40c>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes13_ = 257UL;  // Nested object (max) size, in bytes.
 800537e:	f240 1301 	movw	r3, #257	@ 0x101
 8005382:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes13_) <= capacity_bytes);
        int8_t _err13_ = uavcan_primitive_array_Real32_1_0_serialize_(
 8005384:	68f8      	ldr	r0, [r7, #12]
            &obj->real32, &buffer[offset_bits / 8U], &_size_bytes13_);
 8005386:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005388:	08db      	lsrs	r3, r3, #3
        int8_t _err13_ = uavcan_primitive_array_Real32_1_0_serialize_(
 800538a:	68ba      	ldr	r2, [r7, #8]
 800538c:	4413      	add	r3, r2
 800538e:	f107 0214 	add.w	r2, r7, #20
 8005392:	4619      	mov	r1, r3
 8005394:	f7ff fa5a 	bl	800484c <uavcan_primitive_array_Real32_1_0_serialize_>
 8005398:	4603      	mov	r3, r0
 800539a:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
        if (_err13_ < 0)
 800539e:	f997 305e 	ldrsb.w	r3, [r7, #94]	@ 0x5e
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	da02      	bge.n	80053ac <uavcan_register_Value_1_0_serialize_+0x400>
        {
            return _err13_;
 80053a6:	f997 305e 	ldrsb.w	r3, [r7, #94]	@ 0x5e
 80053aa:	e05a      	b.n	8005462 <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes13_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes13_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes13_ * 8U;  // Advance by the size of the nested object.
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	00db      	lsls	r3, r3, #3
 80053b0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80053b2:	4413      	add	r3, r2
 80053b4:	667b      	str	r3, [r7, #100]	@ 0x64
 80053b6:	e024      	b.n	8005402 <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (14U == obj->_tag_)  // uavcan.primitive.array.Real16.1.0 real16
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 80053be:	2b0e      	cmp	r3, #14
 80053c0:	d11c      	bne.n	80053fc <uavcan_register_Value_1_0_serialize_+0x450>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes14_ = 257UL;  // Nested object (max) size, in bytes.
 80053c2:	f240 1301 	movw	r3, #257	@ 0x101
 80053c6:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes14_) <= capacity_bytes);
        int8_t _err14_ = uavcan_primitive_array_Real16_1_0_serialize_(
 80053c8:	68f8      	ldr	r0, [r7, #12]
            &obj->real16, &buffer[offset_bits / 8U], &_size_bytes14_);
 80053ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80053cc:	08db      	lsrs	r3, r3, #3
        int8_t _err14_ = uavcan_primitive_array_Real16_1_0_serialize_(
 80053ce:	68ba      	ldr	r2, [r7, #8]
 80053d0:	4413      	add	r3, r2
 80053d2:	f107 0210 	add.w	r2, r7, #16
 80053d6:	4619      	mov	r1, r3
 80053d8:	f7ff f91c 	bl	8004614 <uavcan_primitive_array_Real16_1_0_serialize_>
 80053dc:	4603      	mov	r3, r0
 80053de:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
        if (_err14_ < 0)
 80053e2:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	da02      	bge.n	80053f0 <uavcan_register_Value_1_0_serialize_+0x444>
        {
            return _err14_;
 80053ea:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
 80053ee:	e038      	b.n	8005462 <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes14_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes14_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes14_ * 8U;  // Advance by the size of the nested object.
 80053f0:	693b      	ldr	r3, [r7, #16]
 80053f2:	00db      	lsls	r3, r3, #3
 80053f4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80053f6:	4413      	add	r3, r2
 80053f8:	667b      	str	r3, [r7, #100]	@ 0x64
 80053fa:	e002      	b.n	8005402 <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_UNION_TAG;
 80053fc:	f06f 030a 	mvn.w	r3, #10
 8005400:	e02f      	b.n	8005462 <uavcan_register_Value_1_0_serialize_+0x4b6>
    }

    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8005402:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005404:	f003 0307 	and.w	r3, r3, #7
 8005408:	2b00      	cmp	r3, #0
 800540a:	d025      	beq.n	8005458 <uavcan_register_Value_1_0_serialize_+0x4ac>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 800540c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800540e:	b2db      	uxtb	r3, r3
 8005410:	f003 0307 	and.w	r3, r3, #7
 8005414:	b2db      	uxtb	r3, r3
 8005416:	f1c3 0308 	rsb	r3, r3, #8
 800541a:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err15_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 800541e:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8005422:	9302      	str	r3, [sp, #8]
 8005424:	f04f 0200 	mov.w	r2, #0
 8005428:	f04f 0300 	mov.w	r3, #0
 800542c:	e9cd 2300 	strd	r2, r3, [sp]
 8005430:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005432:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8005434:	68b8      	ldr	r0, [r7, #8]
 8005436:	f7fd f939 	bl	80026ac <nunavutSetUxx>
 800543a:	4603      	mov	r3, r0
 800543c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        if (_err15_ < 0)
 8005440:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8005444:	2b00      	cmp	r3, #0
 8005446:	da02      	bge.n	800544e <uavcan_register_Value_1_0_serialize_+0x4a2>
        {
            return _err15_;
 8005448:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800544c:	e009      	b.n	8005462 <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        offset_bits += _pad0_;
 800544e:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8005452:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005454:	4413      	add	r3, r2
 8005456:	667b      	str	r3, [r7, #100]	@ 0x64

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2072ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8005458:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800545a:	08da      	lsrs	r2, r3, #3
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8005460:	2300      	movs	r3, #0
}
 8005462:	4618      	mov	r0, r3
 8005464:	3768      	adds	r7, #104	@ 0x68
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}
	...

0800546c <uavcan_register_Value_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_register_Value_1_0_deserialize_(
    uavcan_register_Value_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b09a      	sub	sp, #104	@ 0x68
 8005470:	af00      	add	r7, sp, #0
 8005472:	60f8      	str	r0, [r7, #12]
 8005474:	60b9      	str	r1, [r7, #8]
 8005476:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d009      	beq.n	8005492 <uavcan_register_Value_1_0_deserialize_+0x26>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d006      	beq.n	8005492 <uavcan_register_Value_1_0_deserialize_+0x26>
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d106      	bne.n	8005498 <uavcan_register_Value_1_0_deserialize_+0x2c>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d002      	beq.n	8005498 <uavcan_register_Value_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8005492:	f06f 0301 	mvn.w	r3, #1
 8005496:	e29b      	b.n	80059d0 <uavcan_register_Value_1_0_deserialize_+0x564>
    }
    if (buffer == NULL)
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d101      	bne.n	80054a2 <uavcan_register_Value_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 800549e:	4bb0      	ldr	r3, [pc, #704]	@ (8005760 <uavcan_register_Value_1_0_deserialize_+0x2f4>)
 80054a0:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	663b      	str	r3, [r7, #96]	@ 0x60
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 80054a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80054aa:	00db      	lsls	r3, r3, #3
 80054ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
    size_t offset_bits = 0U;
 80054ae:	2300      	movs	r3, #0
 80054b0:	667b      	str	r3, [r7, #100]	@ 0x64

    // Union tag field: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 80054b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80054b4:	3308      	adds	r3, #8
 80054b6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80054b8:	429a      	cmp	r2, r3
 80054ba:	d308      	bcc.n	80054ce <uavcan_register_Value_1_0_deserialize_+0x62>
    {
        out_obj->_tag_ = buffer[offset_bits / 8U] & 255U;
 80054bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80054be:	08db      	lsrs	r3, r3, #3
 80054c0:	68ba      	ldr	r2, [r7, #8]
 80054c2:	4413      	add	r3, r2
 80054c4:	781a      	ldrb	r2, [r3, #0]
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
 80054cc:	e003      	b.n	80054d6 <uavcan_register_Value_1_0_deserialize_+0x6a>
    }
    else
    {
        out_obj->_tag_ = 0U;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	2200      	movs	r2, #0
 80054d2:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
    }
    offset_bits += 8U;
 80054d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80054d8:	3308      	adds	r3, #8
 80054da:	667b      	str	r3, [r7, #100]	@ 0x64

    if (0U == out_obj->_tag_)  // uavcan.primitive.Empty.1.0 empty
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d123      	bne.n	800552e <uavcan_register_Value_1_0_deserialize_+0xc2>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes15_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 80054e6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80054e8:	08db      	lsrs	r3, r3, #3
 80054ea:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80054ec:	4618      	mov	r0, r3
 80054ee:	f7fc ffcd 	bl	800248c <nunavutChooseMin>
 80054f2:	4602      	mov	r2, r0
 80054f4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80054f6:	1a9b      	subs	r3, r3, r2
 80054f8:	64bb      	str	r3, [r7, #72]	@ 0x48
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err16_ = uavcan_primitive_Empty_1_0_deserialize_(
 80054fa:	68f8      	ldr	r0, [r7, #12]
                &out_obj->empty, &buffer[offset_bits / 8U], &_size_bytes15_);
 80054fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80054fe:	08db      	lsrs	r3, r3, #3
            const int8_t _err16_ = uavcan_primitive_Empty_1_0_deserialize_(
 8005500:	68ba      	ldr	r2, [r7, #8]
 8005502:	4413      	add	r3, r2
 8005504:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8005508:	4619      	mov	r1, r3
 800550a:	f7ff fb77 	bl	8004bfc <uavcan_primitive_Empty_1_0_deserialize_>
 800550e:	4603      	mov	r3, r0
 8005510:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
            if (_err16_ < 0)
 8005514:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 8005518:	2b00      	cmp	r3, #0
 800551a:	da02      	bge.n	8005522 <uavcan_register_Value_1_0_deserialize_+0xb6>
            {
                return _err16_;
 800551c:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 8005520:	e256      	b.n	80059d0 <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes15_ * 8U;  // Advance by the size of the nested serialized representation.
 8005522:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005524:	00db      	lsls	r3, r3, #3
 8005526:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005528:	4413      	add	r3, r2
 800552a:	667b      	str	r3, [r7, #100]	@ 0x64
 800552c:	e242      	b.n	80059b4 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (1U == out_obj->_tag_)  // uavcan.primitive.String.1.0 string
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 8005534:	2b01      	cmp	r3, #1
 8005536:	d123      	bne.n	8005580 <uavcan_register_Value_1_0_deserialize_+0x114>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes16_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8005538:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800553a:	08db      	lsrs	r3, r3, #3
 800553c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800553e:	4618      	mov	r0, r3
 8005540:	f7fc ffa4 	bl	800248c <nunavutChooseMin>
 8005544:	4602      	mov	r2, r0
 8005546:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005548:	1a9b      	subs	r3, r3, r2
 800554a:	647b      	str	r3, [r7, #68]	@ 0x44
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err17_ = uavcan_primitive_String_1_0_deserialize_(
 800554c:	68f8      	ldr	r0, [r7, #12]
                &out_obj->_string, &buffer[offset_bits / 8U], &_size_bytes16_);
 800554e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005550:	08db      	lsrs	r3, r3, #3
            const int8_t _err17_ = uavcan_primitive_String_1_0_deserialize_(
 8005552:	68ba      	ldr	r2, [r7, #8]
 8005554:	4413      	add	r3, r2
 8005556:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 800555a:	4619      	mov	r1, r3
 800555c:	f7ff fbee 	bl	8004d3c <uavcan_primitive_String_1_0_deserialize_>
 8005560:	4603      	mov	r3, r0
 8005562:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
            if (_err17_ < 0)
 8005566:	f997 304e 	ldrsb.w	r3, [r7, #78]	@ 0x4e
 800556a:	2b00      	cmp	r3, #0
 800556c:	da02      	bge.n	8005574 <uavcan_register_Value_1_0_deserialize_+0x108>
            {
                return _err17_;
 800556e:	f997 304e 	ldrsb.w	r3, [r7, #78]	@ 0x4e
 8005572:	e22d      	b.n	80059d0 <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes16_ * 8U;  // Advance by the size of the nested serialized representation.
 8005574:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005576:	00db      	lsls	r3, r3, #3
 8005578:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800557a:	4413      	add	r3, r2
 800557c:	667b      	str	r3, [r7, #100]	@ 0x64
 800557e:	e219      	b.n	80059b4 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (2U == out_obj->_tag_)  // uavcan.primitive.Unstructured.1.0 unstructured
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 8005586:	2b02      	cmp	r3, #2
 8005588:	d123      	bne.n	80055d2 <uavcan_register_Value_1_0_deserialize_+0x166>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes17_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 800558a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800558c:	08db      	lsrs	r3, r3, #3
 800558e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8005590:	4618      	mov	r0, r3
 8005592:	f7fc ff7b 	bl	800248c <nunavutChooseMin>
 8005596:	4602      	mov	r2, r0
 8005598:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800559a:	1a9b      	subs	r3, r3, r2
 800559c:	643b      	str	r3, [r7, #64]	@ 0x40
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err18_ = uavcan_primitive_Unstructured_1_0_deserialize_(
 800559e:	68f8      	ldr	r0, [r7, #12]
                &out_obj->unstructured, &buffer[offset_bits / 8U], &_size_bytes17_);
 80055a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80055a2:	08db      	lsrs	r3, r3, #3
            const int8_t _err18_ = uavcan_primitive_Unstructured_1_0_deserialize_(
 80055a4:	68ba      	ldr	r2, [r7, #8]
 80055a6:	4413      	add	r3, r2
 80055a8:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 80055ac:	4619      	mov	r1, r3
 80055ae:	f7ff fc9d 	bl	8004eec <uavcan_primitive_Unstructured_1_0_deserialize_>
 80055b2:	4603      	mov	r3, r0
 80055b4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
            if (_err18_ < 0)
 80055b8:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 80055bc:	2b00      	cmp	r3, #0
 80055be:	da02      	bge.n	80055c6 <uavcan_register_Value_1_0_deserialize_+0x15a>
            {
                return _err18_;
 80055c0:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 80055c4:	e204      	b.n	80059d0 <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes17_ * 8U;  // Advance by the size of the nested serialized representation.
 80055c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80055c8:	00db      	lsls	r3, r3, #3
 80055ca:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80055cc:	4413      	add	r3, r2
 80055ce:	667b      	str	r3, [r7, #100]	@ 0x64
 80055d0:	e1f0      	b.n	80059b4 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (3U == out_obj->_tag_)  // uavcan.primitive.array.Bit.1.0 bit
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 80055d8:	2b03      	cmp	r3, #3
 80055da:	d123      	bne.n	8005624 <uavcan_register_Value_1_0_deserialize_+0x1b8>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes18_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 80055dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80055de:	08db      	lsrs	r3, r3, #3
 80055e0:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80055e2:	4618      	mov	r0, r3
 80055e4:	f7fc ff52 	bl	800248c <nunavutChooseMin>
 80055e8:	4602      	mov	r2, r0
 80055ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80055ec:	1a9b      	subs	r3, r3, r2
 80055ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err19_ = uavcan_primitive_array_Bit_1_0_deserialize_(
 80055f0:	68f8      	ldr	r0, [r7, #12]
                &out_obj->bit, &buffer[offset_bits / 8U], &_size_bytes18_);
 80055f2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80055f4:	08db      	lsrs	r3, r3, #3
            const int8_t _err19_ = uavcan_primitive_array_Bit_1_0_deserialize_(
 80055f6:	68ba      	ldr	r2, [r7, #8]
 80055f8:	4413      	add	r3, r2
 80055fa:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 80055fe:	4619      	mov	r1, r3
 8005600:	f7fe f8c6 	bl	8003790 <uavcan_primitive_array_Bit_1_0_deserialize_>
 8005604:	4603      	mov	r3, r0
 8005606:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
            if (_err19_ < 0)
 800560a:	f997 3050 	ldrsb.w	r3, [r7, #80]	@ 0x50
 800560e:	2b00      	cmp	r3, #0
 8005610:	da02      	bge.n	8005618 <uavcan_register_Value_1_0_deserialize_+0x1ac>
            {
                return _err19_;
 8005612:	f997 3050 	ldrsb.w	r3, [r7, #80]	@ 0x50
 8005616:	e1db      	b.n	80059d0 <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes18_ * 8U;  // Advance by the size of the nested serialized representation.
 8005618:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800561a:	00db      	lsls	r3, r3, #3
 800561c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800561e:	4413      	add	r3, r2
 8005620:	667b      	str	r3, [r7, #100]	@ 0x64
 8005622:	e1c7      	b.n	80059b4 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (4U == out_obj->_tag_)  // uavcan.primitive.array.Integer64.1.0 integer64
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 800562a:	2b04      	cmp	r3, #4
 800562c:	d123      	bne.n	8005676 <uavcan_register_Value_1_0_deserialize_+0x20a>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes19_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 800562e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005630:	08db      	lsrs	r3, r3, #3
 8005632:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8005634:	4618      	mov	r0, r3
 8005636:	f7fc ff29 	bl	800248c <nunavutChooseMin>
 800563a:	4602      	mov	r2, r0
 800563c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800563e:	1a9b      	subs	r3, r3, r2
 8005640:	63bb      	str	r3, [r7, #56]	@ 0x38
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err20_ = uavcan_primitive_array_Integer64_1_0_deserialize_(
 8005642:	68f8      	ldr	r0, [r7, #12]
                &out_obj->integer64, &buffer[offset_bits / 8U], &_size_bytes19_);
 8005644:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005646:	08db      	lsrs	r3, r3, #3
            const int8_t _err20_ = uavcan_primitive_array_Integer64_1_0_deserialize_(
 8005648:	68ba      	ldr	r2, [r7, #8]
 800564a:	4413      	add	r3, r2
 800564c:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8005650:	4619      	mov	r1, r3
 8005652:	f7fe fb2d 	bl	8003cb0 <uavcan_primitive_array_Integer64_1_0_deserialize_>
 8005656:	4603      	mov	r3, r0
 8005658:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
            if (_err20_ < 0)
 800565c:	f997 3051 	ldrsb.w	r3, [r7, #81]	@ 0x51
 8005660:	2b00      	cmp	r3, #0
 8005662:	da02      	bge.n	800566a <uavcan_register_Value_1_0_deserialize_+0x1fe>
            {
                return _err20_;
 8005664:	f997 3051 	ldrsb.w	r3, [r7, #81]	@ 0x51
 8005668:	e1b2      	b.n	80059d0 <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes19_ * 8U;  // Advance by the size of the nested serialized representation.
 800566a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800566c:	00db      	lsls	r3, r3, #3
 800566e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005670:	4413      	add	r3, r2
 8005672:	667b      	str	r3, [r7, #100]	@ 0x64
 8005674:	e19e      	b.n	80059b4 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (5U == out_obj->_tag_)  // uavcan.primitive.array.Integer32.1.0 integer32
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 800567c:	2b05      	cmp	r3, #5
 800567e:	d123      	bne.n	80056c8 <uavcan_register_Value_1_0_deserialize_+0x25c>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes20_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8005680:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005682:	08db      	lsrs	r3, r3, #3
 8005684:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8005686:	4618      	mov	r0, r3
 8005688:	f7fc ff00 	bl	800248c <nunavutChooseMin>
 800568c:	4602      	mov	r2, r0
 800568e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005690:	1a9b      	subs	r3, r3, r2
 8005692:	637b      	str	r3, [r7, #52]	@ 0x34
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err21_ = uavcan_primitive_array_Integer32_1_0_deserialize_(
 8005694:	68f8      	ldr	r0, [r7, #12]
                &out_obj->integer32, &buffer[offset_bits / 8U], &_size_bytes20_);
 8005696:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005698:	08db      	lsrs	r3, r3, #3
            const int8_t _err21_ = uavcan_primitive_array_Integer32_1_0_deserialize_(
 800569a:	68ba      	ldr	r2, [r7, #8]
 800569c:	4413      	add	r3, r2
 800569e:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 80056a2:	4619      	mov	r1, r3
 80056a4:	f7fe fa26 	bl	8003af4 <uavcan_primitive_array_Integer32_1_0_deserialize_>
 80056a8:	4603      	mov	r3, r0
 80056aa:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
            if (_err21_ < 0)
 80056ae:	f997 3052 	ldrsb.w	r3, [r7, #82]	@ 0x52
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	da02      	bge.n	80056bc <uavcan_register_Value_1_0_deserialize_+0x250>
            {
                return _err21_;
 80056b6:	f997 3052 	ldrsb.w	r3, [r7, #82]	@ 0x52
 80056ba:	e189      	b.n	80059d0 <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes20_ * 8U;  // Advance by the size of the nested serialized representation.
 80056bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056be:	00db      	lsls	r3, r3, #3
 80056c0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80056c2:	4413      	add	r3, r2
 80056c4:	667b      	str	r3, [r7, #100]	@ 0x64
 80056c6:	e175      	b.n	80059b4 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (6U == out_obj->_tag_)  // uavcan.primitive.array.Integer16.1.0 integer16
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 80056ce:	2b06      	cmp	r3, #6
 80056d0:	d123      	bne.n	800571a <uavcan_register_Value_1_0_deserialize_+0x2ae>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes21_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 80056d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80056d4:	08db      	lsrs	r3, r3, #3
 80056d6:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80056d8:	4618      	mov	r0, r3
 80056da:	f7fc fed7 	bl	800248c <nunavutChooseMin>
 80056de:	4602      	mov	r2, r0
 80056e0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80056e2:	1a9b      	subs	r3, r3, r2
 80056e4:	633b      	str	r3, [r7, #48]	@ 0x30
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err22_ = uavcan_primitive_array_Integer16_1_0_deserialize_(
 80056e6:	68f8      	ldr	r0, [r7, #12]
                &out_obj->integer16, &buffer[offset_bits / 8U], &_size_bytes21_);
 80056e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80056ea:	08db      	lsrs	r3, r3, #3
            const int8_t _err22_ = uavcan_primitive_array_Integer16_1_0_deserialize_(
 80056ec:	68ba      	ldr	r2, [r7, #8]
 80056ee:	4413      	add	r3, r2
 80056f0:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80056f4:	4619      	mov	r1, r3
 80056f6:	f7fe f91f 	bl	8003938 <uavcan_primitive_array_Integer16_1_0_deserialize_>
 80056fa:	4603      	mov	r3, r0
 80056fc:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
            if (_err22_ < 0)
 8005700:	f997 3053 	ldrsb.w	r3, [r7, #83]	@ 0x53
 8005704:	2b00      	cmp	r3, #0
 8005706:	da02      	bge.n	800570e <uavcan_register_Value_1_0_deserialize_+0x2a2>
            {
                return _err22_;
 8005708:	f997 3053 	ldrsb.w	r3, [r7, #83]	@ 0x53
 800570c:	e160      	b.n	80059d0 <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes21_ * 8U;  // Advance by the size of the nested serialized representation.
 800570e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005710:	00db      	lsls	r3, r3, #3
 8005712:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005714:	4413      	add	r3, r2
 8005716:	667b      	str	r3, [r7, #100]	@ 0x64
 8005718:	e14c      	b.n	80059b4 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (7U == out_obj->_tag_)  // uavcan.primitive.array.Integer8.1.0 integer8
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 8005720:	2b07      	cmp	r3, #7
 8005722:	d125      	bne.n	8005770 <uavcan_register_Value_1_0_deserialize_+0x304>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes22_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8005724:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005726:	08db      	lsrs	r3, r3, #3
 8005728:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800572a:	4618      	mov	r0, r3
 800572c:	f7fc feae 	bl	800248c <nunavutChooseMin>
 8005730:	4602      	mov	r2, r0
 8005732:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005734:	1a9b      	subs	r3, r3, r2
 8005736:	62fb      	str	r3, [r7, #44]	@ 0x2c
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err23_ = uavcan_primitive_array_Integer8_1_0_deserialize_(
 8005738:	68f8      	ldr	r0, [r7, #12]
                &out_obj->integer8, &buffer[offset_bits / 8U], &_size_bytes22_);
 800573a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800573c:	08db      	lsrs	r3, r3, #3
            const int8_t _err23_ = uavcan_primitive_array_Integer8_1_0_deserialize_(
 800573e:	68ba      	ldr	r2, [r7, #8]
 8005740:	4413      	add	r3, r2
 8005742:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8005746:	4619      	mov	r1, r3
 8005748:	f7fe fb92 	bl	8003e70 <uavcan_primitive_array_Integer8_1_0_deserialize_>
 800574c:	4603      	mov	r3, r0
 800574e:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
            if (_err23_ < 0)
 8005752:	f997 3054 	ldrsb.w	r3, [r7, #84]	@ 0x54
 8005756:	2b00      	cmp	r3, #0
 8005758:	da04      	bge.n	8005764 <uavcan_register_Value_1_0_deserialize_+0x2f8>
            {
                return _err23_;
 800575a:	f997 3054 	ldrsb.w	r3, [r7, #84]	@ 0x54
 800575e:	e137      	b.n	80059d0 <uavcan_register_Value_1_0_deserialize_+0x564>
 8005760:	08018a70 	.word	0x08018a70
            }
            offset_bits += _size_bytes22_ * 8U;  // Advance by the size of the nested serialized representation.
 8005764:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005766:	00db      	lsls	r3, r3, #3
 8005768:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800576a:	4413      	add	r3, r2
 800576c:	667b      	str	r3, [r7, #100]	@ 0x64
 800576e:	e121      	b.n	80059b4 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (8U == out_obj->_tag_)  // uavcan.primitive.array.Natural64.1.0 natural64
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 8005776:	2b08      	cmp	r3, #8
 8005778:	d123      	bne.n	80057c2 <uavcan_register_Value_1_0_deserialize_+0x356>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes23_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 800577a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800577c:	08db      	lsrs	r3, r3, #3
 800577e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8005780:	4618      	mov	r0, r3
 8005782:	f7fc fe83 	bl	800248c <nunavutChooseMin>
 8005786:	4602      	mov	r2, r0
 8005788:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800578a:	1a9b      	subs	r3, r3, r2
 800578c:	62bb      	str	r3, [r7, #40]	@ 0x28
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err24_ = uavcan_primitive_array_Natural64_1_0_deserialize_(
 800578e:	68f8      	ldr	r0, [r7, #12]
                &out_obj->natural64, &buffer[offset_bits / 8U], &_size_bytes23_);
 8005790:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005792:	08db      	lsrs	r3, r3, #3
            const int8_t _err24_ = uavcan_primitive_array_Natural64_1_0_deserialize_(
 8005794:	68ba      	ldr	r2, [r7, #8]
 8005796:	4413      	add	r3, r2
 8005798:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800579c:	4619      	mov	r1, r3
 800579e:	f7fe fdf9 	bl	8004394 <uavcan_primitive_array_Natural64_1_0_deserialize_>
 80057a2:	4603      	mov	r3, r0
 80057a4:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
            if (_err24_ < 0)
 80057a8:	f997 3055 	ldrsb.w	r3, [r7, #85]	@ 0x55
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	da02      	bge.n	80057b6 <uavcan_register_Value_1_0_deserialize_+0x34a>
            {
                return _err24_;
 80057b0:	f997 3055 	ldrsb.w	r3, [r7, #85]	@ 0x55
 80057b4:	e10c      	b.n	80059d0 <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes23_ * 8U;  // Advance by the size of the nested serialized representation.
 80057b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057b8:	00db      	lsls	r3, r3, #3
 80057ba:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80057bc:	4413      	add	r3, r2
 80057be:	667b      	str	r3, [r7, #100]	@ 0x64
 80057c0:	e0f8      	b.n	80059b4 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (9U == out_obj->_tag_)  // uavcan.primitive.array.Natural32.1.0 natural32
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 80057c8:	2b09      	cmp	r3, #9
 80057ca:	d123      	bne.n	8005814 <uavcan_register_Value_1_0_deserialize_+0x3a8>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes24_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 80057cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80057ce:	08db      	lsrs	r3, r3, #3
 80057d0:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80057d2:	4618      	mov	r0, r3
 80057d4:	f7fc fe5a 	bl	800248c <nunavutChooseMin>
 80057d8:	4602      	mov	r2, r0
 80057da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80057dc:	1a9b      	subs	r3, r3, r2
 80057de:	627b      	str	r3, [r7, #36]	@ 0x24
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err25_ = uavcan_primitive_array_Natural32_1_0_deserialize_(
 80057e0:	68f8      	ldr	r0, [r7, #12]
                &out_obj->natural32, &buffer[offset_bits / 8U], &_size_bytes24_);
 80057e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80057e4:	08db      	lsrs	r3, r3, #3
            const int8_t _err25_ = uavcan_primitive_array_Natural32_1_0_deserialize_(
 80057e6:	68ba      	ldr	r2, [r7, #8]
 80057e8:	4413      	add	r3, r2
 80057ea:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80057ee:	4619      	mov	r1, r3
 80057f0:	f7fe fcf2 	bl	80041d8 <uavcan_primitive_array_Natural32_1_0_deserialize_>
 80057f4:	4603      	mov	r3, r0
 80057f6:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
            if (_err25_ < 0)
 80057fa:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
 80057fe:	2b00      	cmp	r3, #0
 8005800:	da02      	bge.n	8005808 <uavcan_register_Value_1_0_deserialize_+0x39c>
            {
                return _err25_;
 8005802:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
 8005806:	e0e3      	b.n	80059d0 <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes24_ * 8U;  // Advance by the size of the nested serialized representation.
 8005808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800580a:	00db      	lsls	r3, r3, #3
 800580c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800580e:	4413      	add	r3, r2
 8005810:	667b      	str	r3, [r7, #100]	@ 0x64
 8005812:	e0cf      	b.n	80059b4 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (10U == out_obj->_tag_)  // uavcan.primitive.array.Natural16.1.0 natural16
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 800581a:	2b0a      	cmp	r3, #10
 800581c:	d123      	bne.n	8005866 <uavcan_register_Value_1_0_deserialize_+0x3fa>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes25_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 800581e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005820:	08db      	lsrs	r3, r3, #3
 8005822:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8005824:	4618      	mov	r0, r3
 8005826:	f7fc fe31 	bl	800248c <nunavutChooseMin>
 800582a:	4602      	mov	r2, r0
 800582c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800582e:	1a9b      	subs	r3, r3, r2
 8005830:	623b      	str	r3, [r7, #32]
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err26_ = uavcan_primitive_array_Natural16_1_0_deserialize_(
 8005832:	68f8      	ldr	r0, [r7, #12]
                &out_obj->natural16, &buffer[offset_bits / 8U], &_size_bytes25_);
 8005834:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005836:	08db      	lsrs	r3, r3, #3
            const int8_t _err26_ = uavcan_primitive_array_Natural16_1_0_deserialize_(
 8005838:	68ba      	ldr	r2, [r7, #8]
 800583a:	4413      	add	r3, r2
 800583c:	f107 0220 	add.w	r2, r7, #32
 8005840:	4619      	mov	r1, r3
 8005842:	f7fe fbeb 	bl	800401c <uavcan_primitive_array_Natural16_1_0_deserialize_>
 8005846:	4603      	mov	r3, r0
 8005848:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
            if (_err26_ < 0)
 800584c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005850:	2b00      	cmp	r3, #0
 8005852:	da02      	bge.n	800585a <uavcan_register_Value_1_0_deserialize_+0x3ee>
            {
                return _err26_;
 8005854:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005858:	e0ba      	b.n	80059d0 <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes25_ * 8U;  // Advance by the size of the nested serialized representation.
 800585a:	6a3b      	ldr	r3, [r7, #32]
 800585c:	00db      	lsls	r3, r3, #3
 800585e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005860:	4413      	add	r3, r2
 8005862:	667b      	str	r3, [r7, #100]	@ 0x64
 8005864:	e0a6      	b.n	80059b4 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (11U == out_obj->_tag_)  // uavcan.primitive.array.Natural8.1.0 natural8
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 800586c:	2b0b      	cmp	r3, #11
 800586e:	d123      	bne.n	80058b8 <uavcan_register_Value_1_0_deserialize_+0x44c>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes26_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8005870:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005872:	08db      	lsrs	r3, r3, #3
 8005874:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8005876:	4618      	mov	r0, r3
 8005878:	f7fc fe08 	bl	800248c <nunavutChooseMin>
 800587c:	4602      	mov	r2, r0
 800587e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005880:	1a9b      	subs	r3, r3, r2
 8005882:	61fb      	str	r3, [r7, #28]
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err27_ = uavcan_primitive_array_Natural8_1_0_deserialize_(
 8005884:	68f8      	ldr	r0, [r7, #12]
                &out_obj->natural8, &buffer[offset_bits / 8U], &_size_bytes26_);
 8005886:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005888:	08db      	lsrs	r3, r3, #3
            const int8_t _err27_ = uavcan_primitive_array_Natural8_1_0_deserialize_(
 800588a:	68ba      	ldr	r2, [r7, #8]
 800588c:	4413      	add	r3, r2
 800588e:	f107 021c 	add.w	r2, r7, #28
 8005892:	4619      	mov	r1, r3
 8005894:	f7fe fe5e 	bl	8004554 <uavcan_primitive_array_Natural8_1_0_deserialize_>
 8005898:	4603      	mov	r3, r0
 800589a:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
            if (_err27_ < 0)
 800589e:	f997 3058 	ldrsb.w	r3, [r7, #88]	@ 0x58
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	da02      	bge.n	80058ac <uavcan_register_Value_1_0_deserialize_+0x440>
            {
                return _err27_;
 80058a6:	f997 3058 	ldrsb.w	r3, [r7, #88]	@ 0x58
 80058aa:	e091      	b.n	80059d0 <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes26_ * 8U;  // Advance by the size of the nested serialized representation.
 80058ac:	69fb      	ldr	r3, [r7, #28]
 80058ae:	00db      	lsls	r3, r3, #3
 80058b0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80058b2:	4413      	add	r3, r2
 80058b4:	667b      	str	r3, [r7, #100]	@ 0x64
 80058b6:	e07d      	b.n	80059b4 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (12U == out_obj->_tag_)  // uavcan.primitive.array.Real64.1.0 real64
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 80058be:	2b0c      	cmp	r3, #12
 80058c0:	d123      	bne.n	800590a <uavcan_register_Value_1_0_deserialize_+0x49e>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes27_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 80058c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80058c4:	08db      	lsrs	r3, r3, #3
 80058c6:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80058c8:	4618      	mov	r0, r3
 80058ca:	f7fc fddf 	bl	800248c <nunavutChooseMin>
 80058ce:	4602      	mov	r2, r0
 80058d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80058d2:	1a9b      	subs	r3, r3, r2
 80058d4:	61bb      	str	r3, [r7, #24]
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err28_ = uavcan_primitive_array_Real64_1_0_deserialize_(
 80058d6:	68f8      	ldr	r0, [r7, #12]
                &out_obj->real64, &buffer[offset_bits / 8U], &_size_bytes27_);
 80058d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80058da:	08db      	lsrs	r3, r3, #3
            const int8_t _err28_ = uavcan_primitive_array_Real64_1_0_deserialize_(
 80058dc:	68ba      	ldr	r2, [r7, #8]
 80058de:	4413      	add	r3, r2
 80058e0:	f107 0218 	add.w	r2, r7, #24
 80058e4:	4619      	mov	r1, r3
 80058e6:	f7ff f905 	bl	8004af4 <uavcan_primitive_array_Real64_1_0_deserialize_>
 80058ea:	4603      	mov	r3, r0
 80058ec:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
            if (_err28_ < 0)
 80058f0:	f997 3059 	ldrsb.w	r3, [r7, #89]	@ 0x59
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	da02      	bge.n	80058fe <uavcan_register_Value_1_0_deserialize_+0x492>
            {
                return _err28_;
 80058f8:	f997 3059 	ldrsb.w	r3, [r7, #89]	@ 0x59
 80058fc:	e068      	b.n	80059d0 <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes27_ * 8U;  // Advance by the size of the nested serialized representation.
 80058fe:	69bb      	ldr	r3, [r7, #24]
 8005900:	00db      	lsls	r3, r3, #3
 8005902:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005904:	4413      	add	r3, r2
 8005906:	667b      	str	r3, [r7, #100]	@ 0x64
 8005908:	e054      	b.n	80059b4 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (13U == out_obj->_tag_)  // uavcan.primitive.array.Real32.1.0 real32
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 8005910:	2b0d      	cmp	r3, #13
 8005912:	d123      	bne.n	800595c <uavcan_register_Value_1_0_deserialize_+0x4f0>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes28_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8005914:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005916:	08db      	lsrs	r3, r3, #3
 8005918:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800591a:	4618      	mov	r0, r3
 800591c:	f7fc fdb6 	bl	800248c <nunavutChooseMin>
 8005920:	4602      	mov	r2, r0
 8005922:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005924:	1a9b      	subs	r3, r3, r2
 8005926:	617b      	str	r3, [r7, #20]
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err29_ = uavcan_primitive_array_Real32_1_0_deserialize_(
 8005928:	68f8      	ldr	r0, [r7, #12]
                &out_obj->real32, &buffer[offset_bits / 8U], &_size_bytes28_);
 800592a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800592c:	08db      	lsrs	r3, r3, #3
            const int8_t _err29_ = uavcan_primitive_array_Real32_1_0_deserialize_(
 800592e:	68ba      	ldr	r2, [r7, #8]
 8005930:	4413      	add	r3, r2
 8005932:	f107 0214 	add.w	r2, r7, #20
 8005936:	4619      	mov	r1, r3
 8005938:	f7fe fffe 	bl	8004938 <uavcan_primitive_array_Real32_1_0_deserialize_>
 800593c:	4603      	mov	r3, r0
 800593e:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
            if (_err29_ < 0)
 8005942:	f997 305a 	ldrsb.w	r3, [r7, #90]	@ 0x5a
 8005946:	2b00      	cmp	r3, #0
 8005948:	da02      	bge.n	8005950 <uavcan_register_Value_1_0_deserialize_+0x4e4>
            {
                return _err29_;
 800594a:	f997 305a 	ldrsb.w	r3, [r7, #90]	@ 0x5a
 800594e:	e03f      	b.n	80059d0 <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes28_ * 8U;  // Advance by the size of the nested serialized representation.
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	00db      	lsls	r3, r3, #3
 8005954:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005956:	4413      	add	r3, r2
 8005958:	667b      	str	r3, [r7, #100]	@ 0x64
 800595a:	e02b      	b.n	80059b4 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (14U == out_obj->_tag_)  // uavcan.primitive.array.Real16.1.0 real16
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 8005962:	2b0e      	cmp	r3, #14
 8005964:	d123      	bne.n	80059ae <uavcan_register_Value_1_0_deserialize_+0x542>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes29_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8005966:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005968:	08db      	lsrs	r3, r3, #3
 800596a:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800596c:	4618      	mov	r0, r3
 800596e:	f7fc fd8d 	bl	800248c <nunavutChooseMin>
 8005972:	4602      	mov	r2, r0
 8005974:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005976:	1a9b      	subs	r3, r3, r2
 8005978:	613b      	str	r3, [r7, #16]
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err30_ = uavcan_primitive_array_Real16_1_0_deserialize_(
 800597a:	68f8      	ldr	r0, [r7, #12]
                &out_obj->real16, &buffer[offset_bits / 8U], &_size_bytes29_);
 800597c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800597e:	08db      	lsrs	r3, r3, #3
            const int8_t _err30_ = uavcan_primitive_array_Real16_1_0_deserialize_(
 8005980:	68ba      	ldr	r2, [r7, #8]
 8005982:	4413      	add	r3, r2
 8005984:	f107 0210 	add.w	r2, r7, #16
 8005988:	4619      	mov	r1, r3
 800598a:	f7fe feed 	bl	8004768 <uavcan_primitive_array_Real16_1_0_deserialize_>
 800598e:	4603      	mov	r3, r0
 8005990:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
            if (_err30_ < 0)
 8005994:	f997 305b 	ldrsb.w	r3, [r7, #91]	@ 0x5b
 8005998:	2b00      	cmp	r3, #0
 800599a:	da02      	bge.n	80059a2 <uavcan_register_Value_1_0_deserialize_+0x536>
            {
                return _err30_;
 800599c:	f997 305b 	ldrsb.w	r3, [r7, #91]	@ 0x5b
 80059a0:	e016      	b.n	80059d0 <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes29_ * 8U;  // Advance by the size of the nested serialized representation.
 80059a2:	693b      	ldr	r3, [r7, #16]
 80059a4:	00db      	lsls	r3, r3, #3
 80059a6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80059a8:	4413      	add	r3, r2
 80059aa:	667b      	str	r3, [r7, #100]	@ 0x64
 80059ac:	e002      	b.n	80059b4 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_UNION_TAG;
 80059ae:	f06f 030a 	mvn.w	r3, #10
 80059b2:	e00d      	b.n	80059d0 <uavcan_register_Value_1_0_deserialize_+0x564>
    }

    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80059b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80059b6:	3307      	adds	r3, #7
 80059b8:	f023 0307 	bic.w	r3, r3, #7
 80059bc:	667b      	str	r3, [r7, #100]	@ 0x64
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80059be:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 80059c0:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 80059c2:	f7fc fd63 	bl	800248c <nunavutChooseMin>
 80059c6:	4603      	mov	r3, r0
 80059c8:	08da      	lsrs	r2, r3, #3
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 80059ce:	2300      	movs	r3, #0
}
 80059d0:	4618      	mov	r0, r3
 80059d2:	3768      	adds	r7, #104	@ 0x68
 80059d4:	46bd      	mov	sp, r7
 80059d6:	bd80      	pop	{r7, pc}

080059d8 <uavcan_time_SynchronizedTimestamp_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_time_SynchronizedTimestamp_1_0_serialize_(
    const uavcan_time_SynchronizedTimestamp_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b08c      	sub	sp, #48	@ 0x30
 80059dc:	af04      	add	r7, sp, #16
 80059de:	60f8      	str	r0, [r7, #12]
 80059e0:	60b9      	str	r1, [r7, #8]
 80059e2:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d005      	beq.n	80059f6 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x1e>
 80059ea:	68bb      	ldr	r3, [r7, #8]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d002      	beq.n	80059f6 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x1e>
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d102      	bne.n	80059fc <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80059f6:	f06f 0301 	mvn.w	r3, #1
 80059fa:	e043      	b.n	8005a84 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0xac>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 56UL)
 8005a02:	69bb      	ldr	r3, [r7, #24]
 8005a04:	00db      	lsls	r3, r3, #3
 8005a06:	2b37      	cmp	r3, #55	@ 0x37
 8005a08:	d802      	bhi.n	8005a10 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8005a0a:	f06f 0302 	mvn.w	r3, #2
 8005a0e:	e039      	b.n	8005a84 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0xac>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8005a10:	2300      	movs	r3, #0
 8005a12:	61fb      	str	r3, [r7, #28]


    {   // truncated uint56 microsecond
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 56ULL) <= (capacity_bytes * 8U));
        (void) memmove(&buffer[offset_bits / 8U], &obj->microsecond, 7U);
 8005a14:	69fb      	ldr	r3, [r7, #28]
 8005a16:	08db      	lsrs	r3, r3, #3
 8005a18:	68ba      	ldr	r2, [r7, #8]
 8005a1a:	4413      	add	r3, r2
 8005a1c:	68f9      	ldr	r1, [r7, #12]
 8005a1e:	2207      	movs	r2, #7
 8005a20:	4618      	mov	r0, r3
 8005a22:	f00e fff4 	bl	8014a0e <memmove>
        offset_bits += 56U;
 8005a26:	69fb      	ldr	r3, [r7, #28]
 8005a28:	3338      	adds	r3, #56	@ 0x38
 8005a2a:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8005a2c:	69fb      	ldr	r3, [r7, #28]
 8005a2e:	f003 0307 	and.w	r3, r3, #7
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d021      	beq.n	8005a7a <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0xa2>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8005a36:	69fb      	ldr	r3, [r7, #28]
 8005a38:	b2db      	uxtb	r3, r3
 8005a3a:	f003 0307 	and.w	r3, r3, #7
 8005a3e:	b2db      	uxtb	r3, r3
 8005a40:	f1c3 0308 	rsb	r3, r3, #8
 8005a44:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8005a46:	7dfb      	ldrb	r3, [r7, #23]
 8005a48:	9302      	str	r3, [sp, #8]
 8005a4a:	f04f 0200 	mov.w	r2, #0
 8005a4e:	f04f 0300 	mov.w	r3, #0
 8005a52:	e9cd 2300 	strd	r2, r3, [sp]
 8005a56:	69fa      	ldr	r2, [r7, #28]
 8005a58:	69b9      	ldr	r1, [r7, #24]
 8005a5a:	68b8      	ldr	r0, [r7, #8]
 8005a5c:	f7fc fe26 	bl	80026ac <nunavutSetUxx>
 8005a60:	4603      	mov	r3, r0
 8005a62:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8005a64:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	da02      	bge.n	8005a72 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x9a>
        {
            return _err0_;
 8005a6c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8005a70:	e008      	b.n	8005a84 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0xac>
        }
        offset_bits += _pad0_;
 8005a72:	7dfb      	ldrb	r3, [r7, #23]
 8005a74:	69fa      	ldr	r2, [r7, #28]
 8005a76:	4413      	add	r3, r2
 8005a78:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 56ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8005a7a:	69fb      	ldr	r3, [r7, #28]
 8005a7c:	08da      	lsrs	r2, r3, #3
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8005a82:	2300      	movs	r3, #0
}
 8005a84:	4618      	mov	r0, r3
 8005a86:	3720      	adds	r7, #32
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bd80      	pop	{r7, pc}

08005a8c <uavcan_register_Access_Request_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_register_Access_Request_1_0_deserialize_(
    uavcan_register_Access_Request_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b08a      	sub	sp, #40	@ 0x28
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	60f8      	str	r0, [r7, #12]
 8005a94:	60b9      	str	r1, [r7, #8]
 8005a96:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d009      	beq.n	8005ab2 <uavcan_register_Access_Request_1_0_deserialize_+0x26>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d006      	beq.n	8005ab2 <uavcan_register_Access_Request_1_0_deserialize_+0x26>
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d106      	bne.n	8005ab8 <uavcan_register_Access_Request_1_0_deserialize_+0x2c>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d002      	beq.n	8005ab8 <uavcan_register_Access_Request_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8005ab2:	f06f 0301 	mvn.w	r3, #1
 8005ab6:	e065      	b.n	8005b84 <uavcan_register_Access_Request_1_0_deserialize_+0xf8>
    }
    if (buffer == NULL)
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d101      	bne.n	8005ac2 <uavcan_register_Access_Request_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8005abe:	4b33      	ldr	r3, [pc, #204]	@ (8005b8c <uavcan_register_Access_Request_1_0_deserialize_+0x100>)
 8005ac0:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	627b      	str	r3, [r7, #36]	@ 0x24
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8005ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aca:	00db      	lsls	r3, r3, #3
 8005acc:	623b      	str	r3, [r7, #32]
    size_t offset_bits = 0U;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	61fb      	str	r3, [r7, #28]

    // uavcan.register.Name.1.0 name
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes2_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8005ad2:	69fb      	ldr	r3, [r7, #28]
 8005ad4:	08db      	lsrs	r3, r3, #3
 8005ad6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005ad8:	4618      	mov	r0, r3
 8005ada:	f7fc fcd7 	bl	800248c <nunavutChooseMin>
 8005ade:	4602      	mov	r2, r0
 8005ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ae2:	1a9b      	subs	r3, r3, r2
 8005ae4:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err4_ = uavcan_register_Name_1_0_deserialize_(
 8005ae6:	68f8      	ldr	r0, [r7, #12]
            &out_obj->name, &buffer[offset_bits / 8U], &_size_bytes2_);
 8005ae8:	69fb      	ldr	r3, [r7, #28]
 8005aea:	08db      	lsrs	r3, r3, #3
        const int8_t _err4_ = uavcan_register_Name_1_0_deserialize_(
 8005aec:	68ba      	ldr	r2, [r7, #8]
 8005aee:	4413      	add	r3, r2
 8005af0:	f107 0214 	add.w	r2, r7, #20
 8005af4:	4619      	mov	r1, r3
 8005af6:	f7fd fd6d 	bl	80035d4 <uavcan_register_Name_1_0_deserialize_>
 8005afa:	4603      	mov	r3, r0
 8005afc:	76fb      	strb	r3, [r7, #27]
        if (_err4_ < 0)
 8005afe:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	da02      	bge.n	8005b0c <uavcan_register_Access_Request_1_0_deserialize_+0x80>
        {
            return _err4_;
 8005b06:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005b0a:	e03b      	b.n	8005b84 <uavcan_register_Access_Request_1_0_deserialize_+0xf8>
        }
        offset_bits += _size_bytes2_ * 8U;  // Advance by the size of the nested serialized representation.
 8005b0c:	697b      	ldr	r3, [r7, #20]
 8005b0e:	00db      	lsls	r3, r3, #3
 8005b10:	69fa      	ldr	r2, [r7, #28]
 8005b12:	4413      	add	r3, r2
 8005b14:	61fb      	str	r3, [r7, #28]
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8005b16:	69fb      	ldr	r3, [r7, #28]
 8005b18:	3307      	adds	r3, #7
 8005b1a:	f023 0307 	bic.w	r3, r3, #7
 8005b1e:	61fb      	str	r3, [r7, #28]

    // uavcan.register.Value.1.0 value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes3_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8005b20:	69fb      	ldr	r3, [r7, #28]
 8005b22:	08db      	lsrs	r3, r3, #3
 8005b24:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005b26:	4618      	mov	r0, r3
 8005b28:	f7fc fcb0 	bl	800248c <nunavutChooseMin>
 8005b2c:	4602      	mov	r2, r0
 8005b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b30:	1a9b      	subs	r3, r3, r2
 8005b32:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err5_ = uavcan_register_Value_1_0_deserialize_(
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	f503 7084 	add.w	r0, r3, #264	@ 0x108
            &out_obj->value, &buffer[offset_bits / 8U], &_size_bytes3_);
 8005b3a:	69fb      	ldr	r3, [r7, #28]
 8005b3c:	08db      	lsrs	r3, r3, #3
        const int8_t _err5_ = uavcan_register_Value_1_0_deserialize_(
 8005b3e:	68ba      	ldr	r2, [r7, #8]
 8005b40:	4413      	add	r3, r2
 8005b42:	f107 0210 	add.w	r2, r7, #16
 8005b46:	4619      	mov	r1, r3
 8005b48:	f7ff fc90 	bl	800546c <uavcan_register_Value_1_0_deserialize_>
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	76bb      	strb	r3, [r7, #26]
        if (_err5_ < 0)
 8005b50:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	da02      	bge.n	8005b5e <uavcan_register_Access_Request_1_0_deserialize_+0xd2>
        {
            return _err5_;
 8005b58:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8005b5c:	e012      	b.n	8005b84 <uavcan_register_Access_Request_1_0_deserialize_+0xf8>
        }
        offset_bits += _size_bytes3_ * 8U;  // Advance by the size of the nested serialized representation.
 8005b5e:	693b      	ldr	r3, [r7, #16]
 8005b60:	00db      	lsls	r3, r3, #3
 8005b62:	69fa      	ldr	r2, [r7, #28]
 8005b64:	4413      	add	r3, r2
 8005b66:	61fb      	str	r3, [r7, #28]
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8005b68:	69fb      	ldr	r3, [r7, #28]
 8005b6a:	3307      	adds	r3, #7
 8005b6c:	f023 0307 	bic.w	r3, r3, #7
 8005b70:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8005b72:	6a39      	ldr	r1, [r7, #32]
 8005b74:	69f8      	ldr	r0, [r7, #28]
 8005b76:	f7fc fc89 	bl	800248c <nunavutChooseMin>
 8005b7a:	4603      	mov	r3, r0
 8005b7c:	08da      	lsrs	r2, r3, #3
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8005b82:	2300      	movs	r3, #0
}
 8005b84:	4618      	mov	r0, r3
 8005b86:	3728      	adds	r7, #40	@ 0x28
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	bd80      	pop	{r7, pc}
 8005b8c:	08018a70 	.word	0x08018a70

08005b90 <uavcan_register_Access_Response_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_register_Access_Response_1_0_serialize_(
    const uavcan_register_Access_Response_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b08e      	sub	sp, #56	@ 0x38
 8005b94:	af04      	add	r7, sp, #16
 8005b96:	60f8      	str	r0, [r7, #12]
 8005b98:	60b9      	str	r1, [r7, #8]
 8005b9a:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d005      	beq.n	8005bae <uavcan_register_Access_Response_1_0_serialize_+0x1e>
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d002      	beq.n	8005bae <uavcan_register_Access_Response_1_0_serialize_+0x1e>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d102      	bne.n	8005bb4 <uavcan_register_Access_Response_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8005bae:	f06f 0301 	mvn.w	r3, #1
 8005bb2:	e0f0      	b.n	8005d96 <uavcan_register_Access_Response_1_0_serialize_+0x206>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	623b      	str	r3, [r7, #32]
    if ((8U * (size_t) capacity_bytes) < 2136UL)
 8005bba:	6a3b      	ldr	r3, [r7, #32]
 8005bbc:	00db      	lsls	r3, r3, #3
 8005bbe:	f640 0257 	movw	r2, #2135	@ 0x857
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d802      	bhi.n	8005bcc <uavcan_register_Access_Response_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8005bc6:	f06f 0302 	mvn.w	r3, #2
 8005bca:	e0e4      	b.n	8005d96 <uavcan_register_Access_Response_1_0_serialize_+0x206>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8005bcc:	2300      	movs	r3, #0
 8005bce:	627b      	str	r3, [r7, #36]	@ 0x24

    {   // uavcan.time.SynchronizedTimestamp.1.0 timestamp
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 56ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes4_ = 7UL;  // Nested object (max) size, in bytes.
 8005bd0:	2307      	movs	r3, #7
 8005bd2:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes4_) <= capacity_bytes);
        int8_t _err6_ = uavcan_time_SynchronizedTimestamp_1_0_serialize_(
 8005bd4:	68f8      	ldr	r0, [r7, #12]
            &obj->timestamp, &buffer[offset_bits / 8U], &_size_bytes4_);
 8005bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bd8:	08db      	lsrs	r3, r3, #3
        int8_t _err6_ = uavcan_time_SynchronizedTimestamp_1_0_serialize_(
 8005bda:	68ba      	ldr	r2, [r7, #8]
 8005bdc:	4413      	add	r3, r2
 8005bde:	f107 0214 	add.w	r2, r7, #20
 8005be2:	4619      	mov	r1, r3
 8005be4:	f7ff fef8 	bl	80059d8 <uavcan_time_SynchronizedTimestamp_1_0_serialize_>
 8005be8:	4603      	mov	r3, r0
 8005bea:	77fb      	strb	r3, [r7, #31]
        if (_err6_ < 0)
 8005bec:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	da02      	bge.n	8005bfa <uavcan_register_Access_Response_1_0_serialize_+0x6a>
        {
            return _err6_;
 8005bf4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005bf8:	e0cd      	b.n	8005d96 <uavcan_register_Access_Response_1_0_serialize_+0x206>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes4_ * 8U) == 56ULL);
        offset_bits += _size_bytes4_ * 8U;  // Advance by the size of the nested object.
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	00db      	lsls	r3, r3, #3
 8005bfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c00:	4413      	add	r3, r2
 8005c02:	627b      	str	r3, [r7, #36]	@ 0x24


    {   // saturated bool mutable
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 1ULL) <= (capacity_bytes * 8U));
        buffer[offset_bits / 8U] = obj->_mutable ? 1U : 0U;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	7a1b      	ldrb	r3, [r3, #8]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d001      	beq.n	8005c10 <uavcan_register_Access_Response_1_0_serialize_+0x80>
 8005c0c:	2101      	movs	r1, #1
 8005c0e:	e000      	b.n	8005c12 <uavcan_register_Access_Response_1_0_serialize_+0x82>
 8005c10:	2100      	movs	r1, #0
 8005c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c14:	08db      	lsrs	r3, r3, #3
 8005c16:	68ba      	ldr	r2, [r7, #8]
 8005c18:	4413      	add	r3, r2
 8005c1a:	460a      	mov	r2, r1
 8005c1c:	701a      	strb	r2, [r3, #0]
        offset_bits += 1U;
 8005c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c20:	3301      	adds	r3, #1
 8005c22:	627b      	str	r3, [r7, #36]	@ 0x24



    {   // saturated bool persistent
        NUNAVUT_ASSERT((offset_bits + 1ULL) <= (capacity_bytes * 8U));
        if (obj->persistent)
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	7a5b      	ldrb	r3, [r3, #9]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d013      	beq.n	8005c54 <uavcan_register_Access_Response_1_0_serialize_+0xc4>
        {
            buffer[offset_bits / 8U] = (uint8_t)(buffer[offset_bits / 8U] | (1U << (offset_bits % 8U)));
 8005c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c2e:	08db      	lsrs	r3, r3, #3
 8005c30:	68ba      	ldr	r2, [r7, #8]
 8005c32:	4413      	add	r3, r2
 8005c34:	7819      	ldrb	r1, [r3, #0]
 8005c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c38:	f003 0307 	and.w	r3, r3, #7
 8005c3c:	2201      	movs	r2, #1
 8005c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c42:	b2da      	uxtb	r2, r3
 8005c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c46:	08db      	lsrs	r3, r3, #3
 8005c48:	68b8      	ldr	r0, [r7, #8]
 8005c4a:	4403      	add	r3, r0
 8005c4c:	430a      	orrs	r2, r1
 8005c4e:	b2d2      	uxtb	r2, r2
 8005c50:	701a      	strb	r2, [r3, #0]
 8005c52:	e014      	b.n	8005c7e <uavcan_register_Access_Response_1_0_serialize_+0xee>
        }
        else
        {
            buffer[offset_bits / 8U] = (uint8_t)(buffer[offset_bits / 8U] & ~(1U << (offset_bits % 8U)));
 8005c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c56:	08db      	lsrs	r3, r3, #3
 8005c58:	68ba      	ldr	r2, [r7, #8]
 8005c5a:	4413      	add	r3, r2
 8005c5c:	7819      	ldrb	r1, [r3, #0]
 8005c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c60:	f003 0307 	and.w	r3, r3, #7
 8005c64:	2201      	movs	r2, #1
 8005c66:	fa02 f303 	lsl.w	r3, r2, r3
 8005c6a:	b2db      	uxtb	r3, r3
 8005c6c:	43db      	mvns	r3, r3
 8005c6e:	b2da      	uxtb	r2, r3
 8005c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c72:	08db      	lsrs	r3, r3, #3
 8005c74:	68b8      	ldr	r0, [r7, #8]
 8005c76:	4403      	add	r3, r0
 8005c78:	400a      	ands	r2, r1
 8005c7a:	b2d2      	uxtb	r2, r2
 8005c7c:	701a      	strb	r2, [r3, #0]
        }
        offset_bits += 1U;
 8005c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c80:	3301      	adds	r3, #1
 8005c82:	627b      	str	r3, [r7, #36]	@ 0x24



    {   // void6
        NUNAVUT_ASSERT((offset_bits + 6ULL) <= (capacity_bytes * 8U));
        const int8_t _err7_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, 6U);  // Optimize?
 8005c84:	2306      	movs	r3, #6
 8005c86:	9302      	str	r3, [sp, #8]
 8005c88:	f04f 0200 	mov.w	r2, #0
 8005c8c:	f04f 0300 	mov.w	r3, #0
 8005c90:	e9cd 2300 	strd	r2, r3, [sp]
 8005c94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c96:	6a39      	ldr	r1, [r7, #32]
 8005c98:	68b8      	ldr	r0, [r7, #8]
 8005c9a:	f7fc fd07 	bl	80026ac <nunavutSetUxx>
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	77bb      	strb	r3, [r7, #30]
        if (_err7_ < 0)
 8005ca2:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	da02      	bge.n	8005cb0 <uavcan_register_Access_Response_1_0_serialize_+0x120>
        {
            return _err7_;
 8005caa:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8005cae:	e072      	b.n	8005d96 <uavcan_register_Access_Response_1_0_serialize_+0x206>
        }
        offset_bits += 6UL;
 8005cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cb2:	3306      	adds	r3, #6
 8005cb4:	627b      	str	r3, [r7, #36]	@ 0x24
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8005cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cb8:	f003 0307 	and.w	r3, r3, #7
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d021      	beq.n	8005d04 <uavcan_register_Access_Response_1_0_serialize_+0x174>
    {
        const uint8_t _pad2_ = (uint8_t)(8U - offset_bits % 8U);
 8005cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cc2:	b2db      	uxtb	r3, r3
 8005cc4:	f003 0307 	and.w	r3, r3, #7
 8005cc8:	b2db      	uxtb	r3, r3
 8005cca:	f1c3 0308 	rsb	r3, r3, #8
 8005cce:	777b      	strb	r3, [r7, #29]
        NUNAVUT_ASSERT(_pad2_ > 0);
        const int8_t _err8_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad2_);  // Optimize?
 8005cd0:	7f7b      	ldrb	r3, [r7, #29]
 8005cd2:	9302      	str	r3, [sp, #8]
 8005cd4:	f04f 0200 	mov.w	r2, #0
 8005cd8:	f04f 0300 	mov.w	r3, #0
 8005cdc:	e9cd 2300 	strd	r2, r3, [sp]
 8005ce0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ce2:	6a39      	ldr	r1, [r7, #32]
 8005ce4:	68b8      	ldr	r0, [r7, #8]
 8005ce6:	f7fc fce1 	bl	80026ac <nunavutSetUxx>
 8005cea:	4603      	mov	r3, r0
 8005cec:	773b      	strb	r3, [r7, #28]
        if (_err8_ < 0)
 8005cee:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	da02      	bge.n	8005cfc <uavcan_register_Access_Response_1_0_serialize_+0x16c>
        {
            return _err8_;
 8005cf6:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8005cfa:	e04c      	b.n	8005d96 <uavcan_register_Access_Response_1_0_serialize_+0x206>
        }
        offset_bits += _pad2_;
 8005cfc:	7f7b      	ldrb	r3, [r7, #29]
 8005cfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d00:	4413      	add	r3, r2
 8005d02:	627b      	str	r3, [r7, #36]	@ 0x24

    {   // uavcan.register.Value.1.0 value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2072ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes5_ = 259UL;  // Nested object (max) size, in bytes.
 8005d04:	f240 1303 	movw	r3, #259	@ 0x103
 8005d08:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes5_) <= capacity_bytes);
        int8_t _err9_ = uavcan_register_Value_1_0_serialize_(
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	f103 0010 	add.w	r0, r3, #16
            &obj->value, &buffer[offset_bits / 8U], &_size_bytes5_);
 8005d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d12:	08db      	lsrs	r3, r3, #3
        int8_t _err9_ = uavcan_register_Value_1_0_serialize_(
 8005d14:	68ba      	ldr	r2, [r7, #8]
 8005d16:	4413      	add	r3, r2
 8005d18:	f107 0210 	add.w	r2, r7, #16
 8005d1c:	4619      	mov	r1, r3
 8005d1e:	f7ff f945 	bl	8004fac <uavcan_register_Value_1_0_serialize_>
 8005d22:	4603      	mov	r3, r0
 8005d24:	76fb      	strb	r3, [r7, #27]
        if (_err9_ < 0)
 8005d26:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	da02      	bge.n	8005d34 <uavcan_register_Access_Response_1_0_serialize_+0x1a4>
        {
            return _err9_;
 8005d2e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005d32:	e030      	b.n	8005d96 <uavcan_register_Access_Response_1_0_serialize_+0x206>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes5_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes5_ * 8U) <= 2072ULL);
        offset_bits += _size_bytes5_ * 8U;  // Advance by the size of the nested object.
 8005d34:	693b      	ldr	r3, [r7, #16]
 8005d36:	00db      	lsls	r3, r3, #3
 8005d38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d3a:	4413      	add	r3, r2
 8005d3c:	627b      	str	r3, [r7, #36]	@ 0x24
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8005d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d40:	f003 0307 	and.w	r3, r3, #7
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d021      	beq.n	8005d8c <uavcan_register_Access_Response_1_0_serialize_+0x1fc>
    {
        const uint8_t _pad3_ = (uint8_t)(8U - offset_bits % 8U);
 8005d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d4a:	b2db      	uxtb	r3, r3
 8005d4c:	f003 0307 	and.w	r3, r3, #7
 8005d50:	b2db      	uxtb	r3, r3
 8005d52:	f1c3 0308 	rsb	r3, r3, #8
 8005d56:	76bb      	strb	r3, [r7, #26]
        NUNAVUT_ASSERT(_pad3_ > 0);
        const int8_t _err10_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad3_);  // Optimize?
 8005d58:	7ebb      	ldrb	r3, [r7, #26]
 8005d5a:	9302      	str	r3, [sp, #8]
 8005d5c:	f04f 0200 	mov.w	r2, #0
 8005d60:	f04f 0300 	mov.w	r3, #0
 8005d64:	e9cd 2300 	strd	r2, r3, [sp]
 8005d68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d6a:	6a39      	ldr	r1, [r7, #32]
 8005d6c:	68b8      	ldr	r0, [r7, #8]
 8005d6e:	f7fc fc9d 	bl	80026ac <nunavutSetUxx>
 8005d72:	4603      	mov	r3, r0
 8005d74:	767b      	strb	r3, [r7, #25]
        if (_err10_ < 0)
 8005d76:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	da02      	bge.n	8005d84 <uavcan_register_Access_Response_1_0_serialize_+0x1f4>
        {
            return _err10_;
 8005d7e:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8005d82:	e008      	b.n	8005d96 <uavcan_register_Access_Response_1_0_serialize_+0x206>
        }
        offset_bits += _pad3_;
 8005d84:	7ebb      	ldrb	r3, [r7, #26]
 8005d86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d88:	4413      	add	r3, r2
 8005d8a:	627b      	str	r3, [r7, #36]	@ 0x24

    NUNAVUT_ASSERT(offset_bits >= 72ULL);
    NUNAVUT_ASSERT(offset_bits <= 2136ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8005d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d8e:	08da      	lsrs	r2, r3, #3
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8005d94:	2300      	movs	r3, #0
}
 8005d96:	4618      	mov	r0, r3
 8005d98:	3728      	adds	r7, #40	@ 0x28
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	bd80      	pop	{r7, pc}

08005d9e <uavcan_node_Version_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Version_1_0_serialize_(
    const uavcan_node_Version_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8005d9e:	b580      	push	{r7, lr}
 8005da0:	b08c      	sub	sp, #48	@ 0x30
 8005da2:	af04      	add	r7, sp, #16
 8005da4:	60f8      	str	r0, [r7, #12]
 8005da6:	60b9      	str	r1, [r7, #8]
 8005da8:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d005      	beq.n	8005dbc <uavcan_node_Version_1_0_serialize_+0x1e>
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d002      	beq.n	8005dbc <uavcan_node_Version_1_0_serialize_+0x1e>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d102      	bne.n	8005dc2 <uavcan_node_Version_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8005dbc:	f06f 0301 	mvn.w	r3, #1
 8005dc0:	e04b      	b.n	8005e5a <uavcan_node_Version_1_0_serialize_+0xbc>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 16UL)
 8005dc8:	69bb      	ldr	r3, [r7, #24]
 8005dca:	00db      	lsls	r3, r3, #3
 8005dcc:	2b0f      	cmp	r3, #15
 8005dce:	d802      	bhi.n	8005dd6 <uavcan_node_Version_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8005dd0:	f06f 0302 	mvn.w	r3, #2
 8005dd4:	e041      	b.n	8005e5a <uavcan_node_Version_1_0_serialize_+0xbc>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	61fb      	str	r3, [r7, #28]

    {   // saturated uint8 major
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- native representation matches the serialized representation.
        buffer[offset_bits / 8U] = (uint8_t)(obj->major);  // C std, 6.3.1.3 Signed and unsigned integers
 8005dda:	69fb      	ldr	r3, [r7, #28]
 8005ddc:	08db      	lsrs	r3, r3, #3
 8005dde:	68ba      	ldr	r2, [r7, #8]
 8005de0:	4413      	add	r3, r2
 8005de2:	68fa      	ldr	r2, [r7, #12]
 8005de4:	7812      	ldrb	r2, [r2, #0]
 8005de6:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8005de8:	69fb      	ldr	r3, [r7, #28]
 8005dea:	3308      	adds	r3, #8
 8005dec:	61fb      	str	r3, [r7, #28]

    {   // saturated uint8 minor
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- native representation matches the serialized representation.
        buffer[offset_bits / 8U] = (uint8_t)(obj->minor);  // C std, 6.3.1.3 Signed and unsigned integers
 8005dee:	69fb      	ldr	r3, [r7, #28]
 8005df0:	08db      	lsrs	r3, r3, #3
 8005df2:	68ba      	ldr	r2, [r7, #8]
 8005df4:	4413      	add	r3, r2
 8005df6:	68fa      	ldr	r2, [r7, #12]
 8005df8:	7852      	ldrb	r2, [r2, #1]
 8005dfa:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8005dfc:	69fb      	ldr	r3, [r7, #28]
 8005dfe:	3308      	adds	r3, #8
 8005e00:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8005e02:	69fb      	ldr	r3, [r7, #28]
 8005e04:	f003 0307 	and.w	r3, r3, #7
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d021      	beq.n	8005e50 <uavcan_node_Version_1_0_serialize_+0xb2>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8005e0c:	69fb      	ldr	r3, [r7, #28]
 8005e0e:	b2db      	uxtb	r3, r3
 8005e10:	f003 0307 	and.w	r3, r3, #7
 8005e14:	b2db      	uxtb	r3, r3
 8005e16:	f1c3 0308 	rsb	r3, r3, #8
 8005e1a:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8005e1c:	7dfb      	ldrb	r3, [r7, #23]
 8005e1e:	9302      	str	r3, [sp, #8]
 8005e20:	f04f 0200 	mov.w	r2, #0
 8005e24:	f04f 0300 	mov.w	r3, #0
 8005e28:	e9cd 2300 	strd	r2, r3, [sp]
 8005e2c:	69fa      	ldr	r2, [r7, #28]
 8005e2e:	69b9      	ldr	r1, [r7, #24]
 8005e30:	68b8      	ldr	r0, [r7, #8]
 8005e32:	f7fc fc3b 	bl	80026ac <nunavutSetUxx>
 8005e36:	4603      	mov	r3, r0
 8005e38:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8005e3a:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	da02      	bge.n	8005e48 <uavcan_node_Version_1_0_serialize_+0xaa>
        {
            return _err0_;
 8005e42:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8005e46:	e008      	b.n	8005e5a <uavcan_node_Version_1_0_serialize_+0xbc>
        }
        offset_bits += _pad0_;
 8005e48:	7dfb      	ldrb	r3, [r7, #23]
 8005e4a:	69fa      	ldr	r2, [r7, #28]
 8005e4c:	4413      	add	r3, r2
 8005e4e:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 16ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8005e50:	69fb      	ldr	r3, [r7, #28]
 8005e52:	08da      	lsrs	r2, r3, #3
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8005e58:	2300      	movs	r3, #0
}
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	3720      	adds	r7, #32
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bd80      	pop	{r7, pc}
	...

08005e64 <uavcan_node_GetInfo_Request_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_GetInfo_Request_1_0_deserialize_(
    uavcan_node_GetInfo_Request_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8005e64:	b480      	push	{r7}
 8005e66:	b085      	sub	sp, #20
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	60f8      	str	r0, [r7, #12]
 8005e6c:	60b9      	str	r1, [r7, #8]
 8005e6e:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d009      	beq.n	8005e8a <uavcan_node_GetInfo_Request_1_0_deserialize_+0x26>
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d006      	beq.n	8005e8a <uavcan_node_GetInfo_Request_1_0_deserialize_+0x26>
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d106      	bne.n	8005e90 <uavcan_node_GetInfo_Request_1_0_deserialize_+0x2c>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d002      	beq.n	8005e90 <uavcan_node_GetInfo_Request_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8005e8a:	f06f 0301 	mvn.w	r3, #1
 8005e8e:	e008      	b.n	8005ea2 <uavcan_node_GetInfo_Request_1_0_deserialize_+0x3e>
    }
    if (buffer == NULL)
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d101      	bne.n	8005e9a <uavcan_node_GetInfo_Request_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8005e96:	4b06      	ldr	r3, [pc, #24]	@ (8005eb0 <uavcan_node_GetInfo_Request_1_0_deserialize_+0x4c>)
 8005e98:	60bb      	str	r3, [r7, #8]
    }

    *inout_buffer_size_bytes = 0U;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8005ea0:	2300      	movs	r3, #0
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3714      	adds	r7, #20
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eac:	4770      	bx	lr
 8005eae:	bf00      	nop
 8005eb0:	08018a70 	.word	0x08018a70

08005eb4 <uavcan_node_GetInfo_Response_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_GetInfo_Response_1_0_serialize_(
    const uavcan_node_GetInfo_Response_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b090      	sub	sp, #64	@ 0x40
 8005eb8:	af04      	add	r7, sp, #16
 8005eba:	60f8      	str	r0, [r7, #12]
 8005ebc:	60b9      	str	r1, [r7, #8]
 8005ebe:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d005      	beq.n	8005ed2 <uavcan_node_GetInfo_Response_1_0_serialize_+0x1e>
 8005ec6:	68bb      	ldr	r3, [r7, #8]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d002      	beq.n	8005ed2 <uavcan_node_GetInfo_Response_1_0_serialize_+0x1e>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d102      	bne.n	8005ed8 <uavcan_node_GetInfo_Response_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8005ed2:	f06f 0301 	mvn.w	r3, #1
 8005ed6:	e16b      	b.n	80061b0 <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	62bb      	str	r3, [r7, #40]	@ 0x28
    if ((8U * (size_t) capacity_bytes) < 2504UL)
 8005ede:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ee0:	00db      	lsls	r3, r3, #3
 8005ee2:	f640 12c7 	movw	r2, #2503	@ 0x9c7
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d802      	bhi.n	8005ef0 <uavcan_node_GetInfo_Response_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8005eea:	f06f 0302 	mvn.w	r3, #2
 8005eee:	e15f      	b.n	80061b0 <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	62fb      	str	r3, [r7, #44]	@ 0x2c

    {   // uavcan.node.Version.1.0 protocol_version
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 16ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes0_ = 2UL;  // Nested object (max) size, in bytes.
 8005ef4:	2302      	movs	r3, #2
 8005ef6:	61bb      	str	r3, [r7, #24]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes0_) <= capacity_bytes);
        int8_t _err0_ = uavcan_node_Version_1_0_serialize_(
 8005ef8:	68f8      	ldr	r0, [r7, #12]
            &obj->protocol_version, &buffer[offset_bits / 8U], &_size_bytes0_);
 8005efa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005efc:	08db      	lsrs	r3, r3, #3
        int8_t _err0_ = uavcan_node_Version_1_0_serialize_(
 8005efe:	68ba      	ldr	r2, [r7, #8]
 8005f00:	4413      	add	r3, r2
 8005f02:	f107 0218 	add.w	r2, r7, #24
 8005f06:	4619      	mov	r1, r3
 8005f08:	f7ff ff49 	bl	8005d9e <uavcan_node_Version_1_0_serialize_>
 8005f0c:	4603      	mov	r3, r0
 8005f0e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (_err0_ < 0)
 8005f12:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	da02      	bge.n	8005f20 <uavcan_node_GetInfo_Response_1_0_serialize_+0x6c>
        {
            return _err0_;
 8005f1a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005f1e:	e147      	b.n	80061b0 <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes0_ * 8U) == 16ULL);
        offset_bits += _size_bytes0_ * 8U;  // Advance by the size of the nested object.
 8005f20:	69bb      	ldr	r3, [r7, #24]
 8005f22:	00db      	lsls	r3, r3, #3
 8005f24:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f26:	4413      	add	r3, r2
 8005f28:	62fb      	str	r3, [r7, #44]	@ 0x2c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8005f2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f2c:	f003 0307 	and.w	r3, r3, #7
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d025      	beq.n	8005f80 <uavcan_node_GetInfo_Response_1_0_serialize_+0xcc>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8005f34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f36:	b2db      	uxtb	r3, r3
 8005f38:	f003 0307 	and.w	r3, r3, #7
 8005f3c:	b2db      	uxtb	r3, r3
 8005f3e:	f1c3 0308 	rsb	r3, r3, #8
 8005f42:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8005f46:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005f4a:	9302      	str	r3, [sp, #8]
 8005f4c:	f04f 0200 	mov.w	r2, #0
 8005f50:	f04f 0300 	mov.w	r3, #0
 8005f54:	e9cd 2300 	strd	r2, r3, [sp]
 8005f58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f5a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f5c:	68b8      	ldr	r0, [r7, #8]
 8005f5e:	f7fc fba5 	bl	80026ac <nunavutSetUxx>
 8005f62:	4603      	mov	r3, r0
 8005f64:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (_err1_ < 0)
 8005f68:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	da02      	bge.n	8005f76 <uavcan_node_GetInfo_Response_1_0_serialize_+0xc2>
        {
            return _err1_;
 8005f70:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8005f74:	e11c      	b.n	80061b0 <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        offset_bits += _pad0_;
 8005f76:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005f7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f7c:	4413      	add	r3, r2
 8005f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    {   // uavcan.node.Version.1.0 hardware_version
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 16ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes1_ = 2UL;  // Nested object (max) size, in bytes.
 8005f80:	2302      	movs	r3, #2
 8005f82:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes1_) <= capacity_bytes);
        int8_t _err2_ = uavcan_node_Version_1_0_serialize_(
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	1c98      	adds	r0, r3, #2
            &obj->hardware_version, &buffer[offset_bits / 8U], &_size_bytes1_);
 8005f88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f8a:	08db      	lsrs	r3, r3, #3
        int8_t _err2_ = uavcan_node_Version_1_0_serialize_(
 8005f8c:	68ba      	ldr	r2, [r7, #8]
 8005f8e:	4413      	add	r3, r2
 8005f90:	f107 0214 	add.w	r2, r7, #20
 8005f94:	4619      	mov	r1, r3
 8005f96:	f7ff ff02 	bl	8005d9e <uavcan_node_Version_1_0_serialize_>
 8005f9a:	4603      	mov	r3, r0
 8005f9c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        if (_err2_ < 0)
 8005fa0:	f997 3024 	ldrsb.w	r3, [r7, #36]	@ 0x24
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	da02      	bge.n	8005fae <uavcan_node_GetInfo_Response_1_0_serialize_+0xfa>
        {
            return _err2_;
 8005fa8:	f997 3024 	ldrsb.w	r3, [r7, #36]	@ 0x24
 8005fac:	e100      	b.n	80061b0 <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) == 16ULL);
        offset_bits += _size_bytes1_ * 8U;  // Advance by the size of the nested object.
 8005fae:	697b      	ldr	r3, [r7, #20]
 8005fb0:	00db      	lsls	r3, r3, #3
 8005fb2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005fb4:	4413      	add	r3, r2
 8005fb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8005fb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fba:	f003 0307 	and.w	r3, r3, #7
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d025      	beq.n	800600e <uavcan_node_GetInfo_Response_1_0_serialize_+0x15a>
    {
        const uint8_t _pad1_ = (uint8_t)(8U - offset_bits % 8U);
 8005fc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fc4:	b2db      	uxtb	r3, r3
 8005fc6:	f003 0307 	and.w	r3, r3, #7
 8005fca:	b2db      	uxtb	r3, r3
 8005fcc:	f1c3 0308 	rsb	r3, r3, #8
 8005fd0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        NUNAVUT_ASSERT(_pad1_ > 0);
        const int8_t _err3_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad1_);  // Optimize?
 8005fd4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005fd8:	9302      	str	r3, [sp, #8]
 8005fda:	f04f 0200 	mov.w	r2, #0
 8005fde:	f04f 0300 	mov.w	r3, #0
 8005fe2:	e9cd 2300 	strd	r2, r3, [sp]
 8005fe6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005fe8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005fea:	68b8      	ldr	r0, [r7, #8]
 8005fec:	f7fc fb5e 	bl	80026ac <nunavutSetUxx>
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        if (_err3_ < 0)
 8005ff6:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	da02      	bge.n	8006004 <uavcan_node_GetInfo_Response_1_0_serialize_+0x150>
        {
            return _err3_;
 8005ffe:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 8006002:	e0d5      	b.n	80061b0 <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        offset_bits += _pad1_;
 8006004:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006008:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800600a:	4413      	add	r3, r2
 800600c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    {   // uavcan.node.Version.1.0 software_version
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 16ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes2_ = 2UL;  // Nested object (max) size, in bytes.
 800600e:	2302      	movs	r3, #2
 8006010:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes2_) <= capacity_bytes);
        int8_t _err4_ = uavcan_node_Version_1_0_serialize_(
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	1d18      	adds	r0, r3, #4
            &obj->software_version, &buffer[offset_bits / 8U], &_size_bytes2_);
 8006016:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006018:	08db      	lsrs	r3, r3, #3
        int8_t _err4_ = uavcan_node_Version_1_0_serialize_(
 800601a:	68ba      	ldr	r2, [r7, #8]
 800601c:	4413      	add	r3, r2
 800601e:	f107 0210 	add.w	r2, r7, #16
 8006022:	4619      	mov	r1, r3
 8006024:	f7ff febb 	bl	8005d9e <uavcan_node_Version_1_0_serialize_>
 8006028:	4603      	mov	r3, r0
 800602a:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
        if (_err4_ < 0)
 800602e:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 8006032:	2b00      	cmp	r3, #0
 8006034:	da02      	bge.n	800603c <uavcan_node_GetInfo_Response_1_0_serialize_+0x188>
        {
            return _err4_;
 8006036:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 800603a:	e0b9      	b.n	80061b0 <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes2_ * 8U) == 16ULL);
        offset_bits += _size_bytes2_ * 8U;  // Advance by the size of the nested object.
 800603c:	693b      	ldr	r3, [r7, #16]
 800603e:	00db      	lsls	r3, r3, #3
 8006040:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006042:	4413      	add	r3, r2
 8006044:	62fb      	str	r3, [r7, #44]	@ 0x2c

    {   // saturated uint64 software_vcs_revision_id
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 64ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- native representation matches the serialized representation.
        (void) memmove(&buffer[offset_bits / 8U], &obj->software_vcs_revision_id, 8U);
 8006046:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006048:	08db      	lsrs	r3, r3, #3
 800604a:	68ba      	ldr	r2, [r7, #8]
 800604c:	18d0      	adds	r0, r2, r3
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	3308      	adds	r3, #8
 8006052:	2208      	movs	r2, #8
 8006054:	4619      	mov	r1, r3
 8006056:	f00e fcda 	bl	8014a0e <memmove>
        offset_bits += 64U;
 800605a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800605c:	3340      	adds	r3, #64	@ 0x40
 800605e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    {   // saturated uint8[16] unique_id
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 128ULL) <= (capacity_bytes * 8U));
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, 16UL * 8U, &obj->unique_id[0], 0U);
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	3310      	adds	r3, #16
 8006064:	2200      	movs	r2, #0
 8006066:	9200      	str	r2, [sp, #0]
 8006068:	2280      	movs	r2, #128	@ 0x80
 800606a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800606c:	68b8      	ldr	r0, [r7, #8]
 800606e:	f7fc fa39 	bl	80024e4 <nunavutCopyBits>
        offset_bits += 16UL * 8U;
 8006072:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006074:	3380      	adds	r3, #128	@ 0x80
 8006076:	62fb      	str	r3, [r7, #44]	@ 0x2c


    {   // saturated uint8[<=50] name
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 408ULL) <= (capacity_bytes * 8U));
        if (obj->name.count > 50)
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800607c:	2b32      	cmp	r3, #50	@ 0x32
 800607e:	d902      	bls.n	8006086 <uavcan_node_GetInfo_Response_1_0_serialize_+0x1d2>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8006080:	f06f 0309 	mvn.w	r3, #9
 8006084:	e094      	b.n	80061b0 <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->name.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800608a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800608c:	08db      	lsrs	r3, r3, #3
 800608e:	68ba      	ldr	r2, [r7, #8]
 8006090:	4413      	add	r3, r2
 8006092:	b2ca      	uxtb	r2, r1
 8006094:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8006096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006098:	3308      	adds	r3, #8
 800609a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->name.count * 8U, &obj->name.elements[0], 0U);
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060a0:	00da      	lsls	r2, r3, #3
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	3320      	adds	r3, #32
 80060a6:	2100      	movs	r1, #0
 80060a8:	9100      	str	r1, [sp, #0]
 80060aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80060ac:	68b8      	ldr	r0, [r7, #8]
 80060ae:	f7fc fa19 	bl	80024e4 <nunavutCopyBits>
        offset_bits += obj->name.count * 8U;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060b6:	00db      	lsls	r3, r3, #3
 80060b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060ba:	4413      	add	r3, r2
 80060bc:	62fb      	str	r3, [r7, #44]	@ 0x2c


    {   // saturated uint64[<=1] software_image_crc
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 72ULL) <= (capacity_bytes * 8U));
        if (obj->software_image_crc.count > 1)
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060c2:	2b01      	cmp	r3, #1
 80060c4:	d902      	bls.n	80060cc <uavcan_node_GetInfo_Response_1_0_serialize_+0x218>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80060c6:	f06f 0309 	mvn.w	r3, #9
 80060ca:	e071      	b.n	80061b0 <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->software_image_crc.count);  // C std, 6.3.1.3 Signed and unsigned integers
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	6e19      	ldr	r1, [r3, #96]	@ 0x60
 80060d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060d2:	08db      	lsrs	r3, r3, #3
 80060d4:	68ba      	ldr	r2, [r7, #8]
 80060d6:	4413      	add	r3, r2
 80060d8:	b2ca      	uxtb	r2, r1
 80060da:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 80060dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060de:	3308      	adds	r3, #8
 80060e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->software_image_crc.count * 64UL, &obj->software_image_crc.elements[0], 0U);
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060e6:	019a      	lsls	r2, r3, #6
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	3358      	adds	r3, #88	@ 0x58
 80060ec:	2100      	movs	r1, #0
 80060ee:	9100      	str	r1, [sp, #0]
 80060f0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80060f2:	68b8      	ldr	r0, [r7, #8]
 80060f4:	f7fc f9f6 	bl	80024e4 <nunavutCopyBits>
        offset_bits += obj->software_image_crc.count * 64UL;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060fc:	019b      	lsls	r3, r3, #6
 80060fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006100:	4413      	add	r3, r2
 8006102:	62fb      	str	r3, [r7, #44]	@ 0x2c


    {   // saturated uint8[<=222] certificate_of_authenticity
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 1784ULL) <= (capacity_bytes * 8U));
        if (obj->certificate_of_authenticity.count > 222)
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 800610a:	2bde      	cmp	r3, #222	@ 0xde
 800610c:	d902      	bls.n	8006114 <uavcan_node_GetInfo_Response_1_0_serialize_+0x260>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 800610e:	f06f 0309 	mvn.w	r3, #9
 8006112:	e04d      	b.n	80061b0 <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->certificate_of_authenticity.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	f8d3 1148 	ldr.w	r1, [r3, #328]	@ 0x148
 800611a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800611c:	08db      	lsrs	r3, r3, #3
 800611e:	68ba      	ldr	r2, [r7, #8]
 8006120:	4413      	add	r3, r2
 8006122:	b2ca      	uxtb	r2, r1
 8006124:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8006126:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006128:	3308      	adds	r3, #8
 800612a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->certificate_of_authenticity.count * 8U, &obj->certificate_of_authenticity.elements[0], 0U);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8006132:	00da      	lsls	r2, r3, #3
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	3368      	adds	r3, #104	@ 0x68
 8006138:	2100      	movs	r1, #0
 800613a:	9100      	str	r1, [sp, #0]
 800613c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800613e:	68b8      	ldr	r0, [r7, #8]
 8006140:	f7fc f9d0 	bl	80024e4 <nunavutCopyBits>
        offset_bits += obj->certificate_of_authenticity.count * 8U;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 800614a:	00db      	lsls	r3, r3, #3
 800614c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800614e:	4413      	add	r3, r2
 8006150:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8006152:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006154:	f003 0307 	and.w	r3, r3, #7
 8006158:	2b00      	cmp	r3, #0
 800615a:	d024      	beq.n	80061a6 <uavcan_node_GetInfo_Response_1_0_serialize_+0x2f2>
    {
        const uint8_t _pad2_ = (uint8_t)(8U - offset_bits % 8U);
 800615c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800615e:	b2db      	uxtb	r3, r3
 8006160:	f003 0307 	and.w	r3, r3, #7
 8006164:	b2db      	uxtb	r3, r3
 8006166:	f1c3 0308 	rsb	r3, r3, #8
 800616a:	f887 3020 	strb.w	r3, [r7, #32]
        NUNAVUT_ASSERT(_pad2_ > 0);
        const int8_t _err5_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad2_);  // Optimize?
 800616e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006172:	9302      	str	r3, [sp, #8]
 8006174:	f04f 0200 	mov.w	r2, #0
 8006178:	f04f 0300 	mov.w	r3, #0
 800617c:	e9cd 2300 	strd	r2, r3, [sp]
 8006180:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006182:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006184:	68b8      	ldr	r0, [r7, #8]
 8006186:	f7fc fa91 	bl	80026ac <nunavutSetUxx>
 800618a:	4603      	mov	r3, r0
 800618c:	77fb      	strb	r3, [r7, #31]
        if (_err5_ < 0)
 800618e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006192:	2b00      	cmp	r3, #0
 8006194:	da02      	bge.n	800619c <uavcan_node_GetInfo_Response_1_0_serialize_+0x2e8>
        {
            return _err5_;
 8006196:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800619a:	e009      	b.n	80061b0 <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        offset_bits += _pad2_;
 800619c:	f897 3020 	ldrb.w	r3, [r7, #32]
 80061a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80061a2:	4413      	add	r3, r2
 80061a4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    NUNAVUT_ASSERT(offset_bits >= 264ULL);
    NUNAVUT_ASSERT(offset_bits <= 2504ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80061a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061a8:	08da      	lsrs	r2, r3, #3
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 80061ae:	2300      	movs	r3, #0
}
 80061b0:	4618      	mov	r0, r3
 80061b2:	3730      	adds	r7, #48	@ 0x30
 80061b4:	46bd      	mov	sp, r7
 80061b6:	bd80      	pop	{r7, pc}

080061b8 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev>:
	  __r._M_ptr = nullptr;
	}

      __shared_ptr(const __shared_ptr&) noexcept = default;
      __shared_ptr& operator=(const __shared_ptr&) noexcept = default;
      ~__shared_ptr() = default;
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b082      	sub	sp, #8
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	3304      	adds	r3, #4
 80061c4:	4618      	mov	r0, r3
 80061c6:	f001 fb7d 	bl	80078c4 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EED1Ev>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	4618      	mov	r0, r3
 80061ce:	3708      	adds	r7, #8
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bd80      	pop	{r7, pc}

080061d4 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1Ev>:
      constexpr __shared_count() noexcept : _M_pi(0)
 80061d4:	b480      	push	{r7}
 80061d6:	b083      	sub	sp, #12
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2200      	movs	r2, #0
 80061e0:	601a      	str	r2, [r3, #0]
      { }
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	4618      	mov	r0, r3
 80061e6:	370c      	adds	r7, #12
 80061e8:	46bd      	mov	sp, r7
 80061ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ee:	4770      	bx	lr

080061f0 <error_handler>:

std::byte buffer[sizeof(CyphalInterface) + sizeof(G4CAN) + sizeof(SystemAllocator)];
std::shared_ptr<CyphalInterface> interface;


void error_handler() { Error_Handler(); }
 80061f0:	b580      	push	{r7, lr}
 80061f2:	af00      	add	r7, sp, #0
 80061f4:	f7fb ff93 	bl	800211e <Error_Handler>
 80061f8:	bf00      	nop
 80061fa:	bd80      	pop	{r7, pc}

080061fc <micros_64>:
uint64_t micros_64() { return HAL_GetTick() * 1000; }
 80061fc:	b5b0      	push	{r4, r5, r7, lr}
 80061fe:	af00      	add	r7, sp, #0
 8006200:	f004 fac4 	bl	800a78c <HAL_GetTick>
 8006204:	4603      	mov	r3, r0
 8006206:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800620a:	fb02 f303 	mul.w	r3, r2, r3
 800620e:	2200      	movs	r2, #0
 8006210:	461c      	mov	r4, r3
 8006212:	4615      	mov	r5, r2
 8006214:	4622      	mov	r2, r4
 8006216:	462b      	mov	r3, r5
 8006218:	4610      	mov	r0, r2
 800621a:	4619      	mov	r1, r3
 800621c:	bdb0      	pop	{r4, r5, r7, pc}

0800621e <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1ERKS3_>:
      __shared_ptr(const __shared_ptr&) noexcept = default;
 800621e:	b580      	push	{r7, lr}
 8006220:	b082      	sub	sp, #8
 8006222:	af00      	add	r7, sp, #0
 8006224:	6078      	str	r0, [r7, #4]
 8006226:	6039      	str	r1, [r7, #0]
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	681a      	ldr	r2, [r3, #0]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	601a      	str	r2, [r3, #0]
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	1d1a      	adds	r2, r3, #4
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	3304      	adds	r3, #4
 8006238:	4619      	mov	r1, r3
 800623a:	4610      	mov	r0, r2
 800623c:	f001 fbb4 	bl	80079a8 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1ERKS2_>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	4618      	mov	r0, r3
 8006244:	3708      	adds	r7, #8
 8006246:	46bd      	mov	sp, r7
 8006248:	bd80      	pop	{r7, pc}

0800624a <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>:
       *  @brief  Construct an empty %shared_ptr.
       *  @post   use_count()==0 && get()==0
       */
      constexpr shared_ptr() noexcept : __shared_ptr<_Tp>() { }

      shared_ptr(const shared_ptr&) noexcept = default; ///< Copy constructor
 800624a:	b580      	push	{r7, lr}
 800624c:	b082      	sub	sp, #8
 800624e:	af00      	add	r7, sp, #0
 8006250:	6078      	str	r0, [r7, #4]
 8006252:	6039      	str	r1, [r7, #0]
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	683a      	ldr	r2, [r7, #0]
 8006258:	4611      	mov	r1, r2
 800625a:	4618      	mov	r0, r3
 800625c:	f7ff ffdf 	bl	800621e <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1ERKS3_>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	4618      	mov	r0, r3
 8006264:	3708      	adds	r7, #8
 8006266:	46bd      	mov	sp, r7
 8006268:	bd80      	pop	{r7, pc}

0800626a <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>:
    class shared_ptr : public __shared_ptr<_Tp>
 800626a:	b580      	push	{r7, lr}
 800626c:	b082      	sub	sp, #8
 800626e:	af00      	add	r7, sp, #0
 8006270:	6078      	str	r0, [r7, #4]
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	4618      	mov	r0, r3
 8006276:	f7ff ff9f 	bl	80061b8 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	4618      	mov	r0, r3
 800627e:	3708      	adds	r7, #8
 8006280:	46bd      	mov	sp, r7
 8006282:	bd80      	pop	{r7, pc}

08006284 <_ZN11HBeatReaderC1ESt10shared_ptrI15CyphalInterfaceE>:
UtilityConfig utilities(micros_64, error_handler);

class HBeatReader: public AbstractSubscription<HBeat> {
public:
    HBeatReader(InterfacePtr interface): AbstractSubscription<HBeat>(interface,
 8006284:	b590      	push	{r4, r7, lr}
 8006286:	b085      	sub	sp, #20
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
 800628c:	6039      	str	r1, [r7, #0]
        uavcan_node_Heartbeat_1_0_FIXED_PORT_ID_
    ) {};
 800628e:	687c      	ldr	r4, [r7, #4]
 8006290:	f107 0308 	add.w	r3, r7, #8
 8006294:	6839      	ldr	r1, [r7, #0]
 8006296:	4618      	mov	r0, r3
 8006298:	f7ff ffd7 	bl	800624a <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 800629c:	f107 0308 	add.w	r3, r7, #8
 80062a0:	f641 5255 	movw	r2, #7509	@ 0x1d55
 80062a4:	4619      	mov	r1, r3
 80062a6:	4620      	mov	r0, r4
 80062a8:	f001 fb95 	bl	80079d6 <_ZN20AbstractSubscriptionI5HBeatEC1ESt10shared_ptrI15CyphalInterfaceEt>
 80062ac:	f107 0308 	add.w	r3, r7, #8
 80062b0:	4618      	mov	r0, r3
 80062b2:	f7ff ffda 	bl	800626a <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
 80062b6:	4a04      	ldr	r2, [pc, #16]	@ (80062c8 <_ZN11HBeatReaderC1ESt10shared_ptrI15CyphalInterfaceE+0x44>)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	601a      	str	r2, [r3, #0]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	4618      	mov	r0, r3
 80062c0:	3714      	adds	r7, #20
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bd90      	pop	{r4, r7, pc}
 80062c6:	bf00      	nop
 80062c8:	08018af8 	.word	0x08018af8

080062cc <_ZN11HBeatReader7handlerERK25uavcan_node_Heartbeat_1_0P16CanardRxTransfer>:
    void handler(const uavcan_node_Heartbeat_1_0& hbeat, CanardRxTransfer* transfer) override {}
 80062cc:	b480      	push	{r7}
 80062ce:	b085      	sub	sp, #20
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	60f8      	str	r0, [r7, #12]
 80062d4:	60b9      	str	r1, [r7, #8]
 80062d6:	607a      	str	r2, [r7, #4]
 80062d8:	bf00      	nop
 80062da:	3714      	adds	r7, #20
 80062dc:	46bd      	mov	sp, r7
 80062de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e2:	4770      	bx	lr

080062e4 <_ZN8JSReaderC1ESt10shared_ptrI15CyphalInterfaceE>:

static float Kd = 0;

class JSReader: public AbstractSubscription<JS_msg> {
public:
	JSReader(InterfacePtr interface): AbstractSubscription<JS_msg>(interface,
 80062e4:	b590      	push	{r4, r7, lr}
 80062e6:	b085      	sub	sp, #20
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
 80062ec:	6039      	str	r1, [r7, #0]
        // Тут параметры - port_id, transfer kind или только port_id
		JS_SUB_PORT_ID
    ) {};
 80062ee:	687c      	ldr	r4, [r7, #4]
 80062f0:	f107 0308 	add.w	r3, r7, #8
 80062f4:	6839      	ldr	r1, [r7, #0]
 80062f6:	4618      	mov	r0, r3
 80062f8:	f7ff ffa7 	bl	800624a <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 80062fc:	f107 0308 	add.w	r3, r7, #8
 8006300:	f240 4266 	movw	r2, #1126	@ 0x466
 8006304:	4619      	mov	r1, r3
 8006306:	4620      	mov	r0, r4
 8006308:	f001 fb83 	bl	8007a12 <_ZN20AbstractSubscriptionI6JS_msgEC1ESt10shared_ptrI15CyphalInterfaceEt>
 800630c:	f107 0308 	add.w	r3, r7, #8
 8006310:	4618      	mov	r0, r3
 8006312:	f7ff ffaa 	bl	800626a <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
 8006316:	4a04      	ldr	r2, [pc, #16]	@ (8006328 <_ZN8JSReaderC1ESt10shared_ptrI15CyphalInterfaceE+0x44>)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	601a      	str	r2, [r3, #0]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	4618      	mov	r0, r3
 8006320:	3714      	adds	r7, #20
 8006322:	46bd      	mov	sp, r7
 8006324:	bd90      	pop	{r4, r7, pc}
 8006326:	bf00      	nop
 8006328:	08018ad8 	.word	0x08018ad8

0800632c <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer>:
    void handler(const reg_udral_physics_kinematics_rotation_Planar_0_1& js_in, CanardRxTransfer* transfer) override
 800632c:	b580      	push	{r7, lr}
 800632e:	b086      	sub	sp, #24
 8006330:	af00      	add	r7, sp, #0
 8006332:	60f8      	str	r0, [r7, #12]
 8006334:	60b9      	str	r1, [r7, #8]
 8006336:	607a      	str	r2, [r7, #4]
    {

    	vel_moveit = js_in.angular_velocity.radian_per_second;
 8006338:	68bb      	ldr	r3, [r7, #8]
 800633a:	685b      	ldr	r3, [r3, #4]
 800633c:	4a5f      	ldr	r2, [pc, #380]	@ (80064bc <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x190>)
 800633e:	6013      	str	r3, [r2, #0]
    	pos_moveit = js_in.angular_position.radian;
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4a5e      	ldr	r2, [pc, #376]	@ (80064c0 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x194>)
 8006346:	6013      	str	r3, [r2, #0]
    	pos_actual = steps_to_rads(tmc5160_position_read(), jc.full_steps);
 8006348:	f003 fe14 	bl	8009f74 <tmc5160_position_read>
 800634c:	4603      	mov	r3, r0
 800634e:	4a5d      	ldr	r2, [pc, #372]	@ (80064c4 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x198>)
 8006350:	6852      	ldr	r2, [r2, #4]
 8006352:	4611      	mov	r1, r2
 8006354:	4618      	mov	r0, r3
 8006356:	f004 f92b 	bl	800a5b0 <steps_to_rads>
 800635a:	eef0 7a40 	vmov.f32	s15, s0
 800635e:	4b5a      	ldr	r3, [pc, #360]	@ (80064c8 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x19c>)
 8006360:	edc3 7a00 	vstr	s15, [r3]
    	vel_actual = steps_to_rads(tmc5160_velocity_read(), jc.full_steps);
 8006364:	f003 fe40 	bl	8009fe8 <tmc5160_velocity_read>
 8006368:	4603      	mov	r3, r0
 800636a:	4a56      	ldr	r2, [pc, #344]	@ (80064c4 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x198>)
 800636c:	6852      	ldr	r2, [r2, #4]
 800636e:	4611      	mov	r1, r2
 8006370:	4618      	mov	r0, r3
 8006372:	f004 f91d 	bl	800a5b0 <steps_to_rads>
 8006376:	eef0 7a40 	vmov.f32	s15, s0
 800637a:	4b54      	ldr	r3, [pc, #336]	@ (80064cc <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x1a0>)
 800637c:	edc3 7a00 	vstr	s15, [r3]

    	pos_set = steps_to_rads(rad_to_steps(js_in.angular_position.radian, jc.full_steps), jc.full_steps);
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	edd3 7a00 	vldr	s15, [r3]
 8006386:	4b4f      	ldr	r3, [pc, #316]	@ (80064c4 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x198>)
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	4618      	mov	r0, r3
 800638c:	eeb0 0a67 	vmov.f32	s0, s15
 8006390:	f004 f942 	bl	800a618 <rad_to_steps>
 8006394:	4603      	mov	r3, r0
 8006396:	4a4b      	ldr	r2, [pc, #300]	@ (80064c4 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x198>)
 8006398:	6852      	ldr	r2, [r2, #4]
 800639a:	4611      	mov	r1, r2
 800639c:	4618      	mov	r0, r3
 800639e:	f004 f907 	bl	800a5b0 <steps_to_rads>
 80063a2:	eef0 7a40 	vmov.f32	s15, s0
 80063a6:	4b4a      	ldr	r3, [pc, #296]	@ (80064d0 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x1a4>)
 80063a8:	edc3 7a00 	vstr	s15, [r3]
    	vel_set = steps_to_rads(rad_to_steps(js_in.angular_velocity.radian_per_second, jc.full_steps), jc.full_steps);
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	edd3 7a01 	vldr	s15, [r3, #4]
 80063b2:	4b44      	ldr	r3, [pc, #272]	@ (80064c4 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x198>)
 80063b4:	685b      	ldr	r3, [r3, #4]
 80063b6:	4618      	mov	r0, r3
 80063b8:	eeb0 0a67 	vmov.f32	s0, s15
 80063bc:	f004 f92c 	bl	800a618 <rad_to_steps>
 80063c0:	4603      	mov	r3, r0
 80063c2:	4a40      	ldr	r2, [pc, #256]	@ (80064c4 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x198>)
 80063c4:	6852      	ldr	r2, [r2, #4]
 80063c6:	4611      	mov	r1, r2
 80063c8:	4618      	mov	r0, r3
 80063ca:	f004 f8f1 	bl	800a5b0 <steps_to_rads>
 80063ce:	eef0 7a40 	vmov.f32	s15, s0
 80063d2:	4b40      	ldr	r3, [pc, #256]	@ (80064d4 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x1a8>)
 80063d4:	edc3 7a00 	vstr	s15, [r3]

    	//OLD VERSION VELOCITY CONTROL

    	float velocity_threshhold = 0.1;
 80063d8:	4b3f      	ldr	r3, [pc, #252]	@ (80064d8 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x1ac>)
 80063da:	617b      	str	r3, [r7, #20]
    	if(js_in.angular_velocity.radian_per_second)
 80063dc:	68bb      	ldr	r3, [r7, #8]
 80063de:	edd3 7a01 	vldr	s15, [r3, #4]
 80063e2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80063e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063ea:	d046      	beq.n	800647a <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x14e>
    	{
    		if(fabs(js_in.angular_velocity.radian_per_second) < velocity_threshhold)
 80063ec:	68bb      	ldr	r3, [r7, #8]
 80063ee:	edd3 7a01 	vldr	s15, [r3, #4]
 80063f2:	eeb0 0a67 	vmov.f32	s0, s15
 80063f6:	f7fc f815 	bl	8002424 <_ZSt4fabsf>
 80063fa:	eeb0 7a40 	vmov.f32	s14, s0
 80063fe:	edd7 7a05 	vldr	s15, [r7, #20]
 8006402:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800640a:	bfcc      	ite	gt
 800640c:	2301      	movgt	r3, #1
 800640e:	2300      	movle	r3, #0
 8006410:	b2db      	uxtb	r3, r3
 8006412:	2b00      	cmp	r3, #0
 8006414:	d019      	beq.n	800644a <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x11e>
    		{

    			//pos_to_go = pos_set;
    			tmc5160_velocity(rad_to_steps(velocity_threshhold, jc.full_steps));
 8006416:	4b2b      	ldr	r3, [pc, #172]	@ (80064c4 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x198>)
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	4618      	mov	r0, r3
 800641c:	ed97 0a05 	vldr	s0, [r7, #20]
 8006420:	f004 f8fa 	bl	800a618 <rad_to_steps>
 8006424:	4603      	mov	r3, r0
 8006426:	4618      	mov	r0, r3
 8006428:	f003 fce6 	bl	8009df8 <tmc5160_velocity>
        		//js_in.angular_position.radian != steps_to_rads(tmc5160_position_read(), jc.full_steps);
        		tmc5160_position(rad_to_steps(pos_set, jc.full_steps));
 800642c:	4b28      	ldr	r3, [pc, #160]	@ (80064d0 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x1a4>)
 800642e:	edd3 7a00 	vldr	s15, [r3]
 8006432:	4b24      	ldr	r3, [pc, #144]	@ (80064c4 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x198>)
 8006434:	685b      	ldr	r3, [r3, #4]
 8006436:	4618      	mov	r0, r3
 8006438:	eeb0 0a67 	vmov.f32	s0, s15
 800643c:	f004 f8ec 	bl	800a618 <rad_to_steps>
 8006440:	4603      	mov	r3, r0
 8006442:	4618      	mov	r0, r3
 8006444:	f003 fbba 	bl	8009bbc <tmc5160_position>
////    		js_in.angular_position.radian != steps_to_rads(tmc5160_position_read(), jc.full_steps);
////    		tmc5160_position(rad_to_steps(js_in.angular_position.radian, jc.full_steps));
////    		tmc5160_velocity(rad_to_steps(100000, jc.full_steps)); //TODO to define proper speed
////    	}

    }
 8006448:	e034      	b.n	80064b4 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x188>
    		tmc5160_move(rad_to_steps(js_in.angular_velocity.radian_per_second * (1 + Kd), jc.full_steps));
 800644a:	68bb      	ldr	r3, [r7, #8]
 800644c:	ed93 7a01 	vldr	s14, [r3, #4]
 8006450:	4b22      	ldr	r3, [pc, #136]	@ (80064dc <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x1b0>)
 8006452:	edd3 7a00 	vldr	s15, [r3]
 8006456:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800645a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800645e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006462:	4b18      	ldr	r3, [pc, #96]	@ (80064c4 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x198>)
 8006464:	685b      	ldr	r3, [r3, #4]
 8006466:	4618      	mov	r0, r3
 8006468:	eeb0 0a67 	vmov.f32	s0, s15
 800646c:	f004 f8d4 	bl	800a618 <rad_to_steps>
 8006470:	4603      	mov	r3, r0
 8006472:	4618      	mov	r0, r3
 8006474:	f003 fbd4 	bl	8009c20 <tmc5160_move>
    }
 8006478:	e01c      	b.n	80064b4 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x188>
    		tmc5160_velocity(rad_to_steps(velocity_threshhold, jc.full_steps));
 800647a:	4b12      	ldr	r3, [pc, #72]	@ (80064c4 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x198>)
 800647c:	685b      	ldr	r3, [r3, #4]
 800647e:	4618      	mov	r0, r3
 8006480:	ed97 0a05 	vldr	s0, [r7, #20]
 8006484:	f004 f8c8 	bl	800a618 <rad_to_steps>
 8006488:	4603      	mov	r3, r0
 800648a:	4618      	mov	r0, r3
 800648c:	f003 fcb4 	bl	8009df8 <tmc5160_velocity>
    		tmc5160_position(rad_to_steps(pos_set, jc.full_steps));
 8006490:	4b0f      	ldr	r3, [pc, #60]	@ (80064d0 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x1a4>)
 8006492:	edd3 7a00 	vldr	s15, [r3]
 8006496:	4b0b      	ldr	r3, [pc, #44]	@ (80064c4 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x198>)
 8006498:	685b      	ldr	r3, [r3, #4]
 800649a:	4618      	mov	r0, r3
 800649c:	eeb0 0a67 	vmov.f32	s0, s15
 80064a0:	f004 f8ba 	bl	800a618 <rad_to_steps>
 80064a4:	4603      	mov	r3, r0
 80064a6:	4618      	mov	r0, r3
 80064a8:	f003 fb88 	bl	8009bbc <tmc5160_position>
    		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 80064ac:	2104      	movs	r1, #4
 80064ae:	480c      	ldr	r0, [pc, #48]	@ (80064e0 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x1b4>)
 80064b0:	f005 fb52 	bl	800bb58 <HAL_GPIO_TogglePin>
    }
 80064b4:	bf00      	nop
 80064b6:	3718      	adds	r7, #24
 80064b8:	46bd      	mov	sp, r7
 80064ba:	bd80      	pop	{r7, pc}
 80064bc:	200004fc 	.word	0x200004fc
 80064c0:	20000500 	.word	0x20000500
 80064c4:	20000440 	.word	0x20000440
 80064c8:	20000508 	.word	0x20000508
 80064cc:	20000504 	.word	0x20000504
 80064d0:	20000510 	.word	0x20000510
 80064d4:	2000050c 	.word	0x2000050c
 80064d8:	3dcccccd 	.word	0x3dcccccd
 80064dc:	20000514 	.word	0x20000514
 80064e0:	48000c00 	.word	0x48000c00

080064e4 <_ZN14NodeInfoReaderC1ESt10shared_ptrI15CyphalInterfaceE>:
RegisterListReader* reg_list_service;


class NodeInfoReader : public AbstractSubscription<NodeInfoRequest> {
public:
    NodeInfoReader(InterfacePtr interface): AbstractSubscription<NodeInfoRequest>(
 80064e4:	b590      	push	{r4, r7, lr}
 80064e6:	b085      	sub	sp, #20
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
 80064ec:	6039      	str	r1, [r7, #0]
        interface,
        uavcan_node_GetInfo_1_0_FIXED_PORT_ID_,
        CanardTransferKindRequest
    ) {};
 80064ee:	687c      	ldr	r4, [r7, #4]
 80064f0:	f107 0308 	add.w	r3, r7, #8
 80064f4:	6839      	ldr	r1, [r7, #0]
 80064f6:	4618      	mov	r0, r3
 80064f8:	f7ff fea7 	bl	800624a <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 80064fc:	f107 0108 	add.w	r1, r7, #8
 8006500:	2302      	movs	r3, #2
 8006502:	f44f 72d7 	mov.w	r2, #430	@ 0x1ae
 8006506:	4620      	mov	r0, r4
 8006508:	f001 fab2 	bl	8007a70 <_ZN20AbstractSubscriptionI15NodeInfoRequestEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>
 800650c:	f107 0308 	add.w	r3, r7, #8
 8006510:	4618      	mov	r0, r3
 8006512:	f7ff feaa 	bl	800626a <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
 8006516:	4a04      	ldr	r2, [pc, #16]	@ (8006528 <_ZN14NodeInfoReaderC1ESt10shared_ptrI15CyphalInterfaceE+0x44>)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	601a      	str	r2, [r3, #0]
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	4618      	mov	r0, r3
 8006520:	3714      	adds	r7, #20
 8006522:	46bd      	mov	sp, r7
 8006524:	bd90      	pop	{r4, r7, pc}
 8006526:	bf00      	nop
 8006528:	08018ab8 	.word	0x08018ab8

0800652c <_ZN14NodeInfoReader7handlerERK31uavcan_node_GetInfo_Request_1_0P16CanardRxTransfer>:
NodeInfoReader* nireader;

void NodeInfoReader::handler(
    const uavcan_node_GetInfo_Request_1_0& object,
    CanardRxTransfer* transfer
) {
 800652c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006530:	b0e7      	sub	sp, #412	@ 0x19c
 8006532:	af06      	add	r7, sp, #24
 8006534:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006538:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800653c:	6018      	str	r0, [r3, #0]
 800653e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006542:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8006546:	6019      	str	r1, [r3, #0]
 8006548:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800654c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006550:	601a      	str	r2, [r3, #0]
        &node_info_response,
        node_info_buf,
        transfer,
        uavcan_node_GetInfo_1_0_FIXED_PORT_ID_
    );
}
 8006552:	466b      	mov	r3, sp
 8006554:	461e      	mov	r6, r3
    NodeInfoResponse::Type node_info_response = {
 8006556:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800655a:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800655e:	4618      	mov	r0, r3
 8006560:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8006564:	461a      	mov	r2, r3
 8006566:	2100      	movs	r1, #0
 8006568:	f00e fa6b 	bl	8014a42 <memset>
 800656c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006570:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8006574:	2201      	movs	r2, #1
 8006576:	701a      	strb	r2, [r3, #0]
 8006578:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800657c:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8006580:	2201      	movs	r2, #1
 8006582:	709a      	strb	r2, [r3, #2]
 8006584:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006588:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800658c:	2201      	movs	r2, #1
 800658e:	715a      	strb	r2, [r3, #5]
    node_info_response.certificate_of_authenticity.count = 0;
 8006590:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006594:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8006598:	2200      	movs	r2, #0
 800659a:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
    node_info_response.software_image_crc.count = 0;
 800659e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80065a2:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80065a6:	2200      	movs	r2, #0
 80065a8:	661a      	str	r2, [r3, #96]	@ 0x60
    size_t name_len = 8;
 80065aa:	2308      	movs	r3, #8
 80065ac:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
    char joint_name[name_len];
 80065b0:	f8d7 117c 	ldr.w	r1, [r7, #380]	@ 0x17c
 80065b4:	460b      	mov	r3, r1
 80065b6:	3b01      	subs	r3, #1
 80065b8:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 80065bc:	2300      	movs	r3, #0
 80065be:	4688      	mov	r8, r1
 80065c0:	4699      	mov	r9, r3
 80065c2:	f04f 0200 	mov.w	r2, #0
 80065c6:	f04f 0300 	mov.w	r3, #0
 80065ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80065ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80065d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80065d6:	2300      	movs	r3, #0
 80065d8:	460c      	mov	r4, r1
 80065da:	461d      	mov	r5, r3
 80065dc:	f04f 0200 	mov.w	r2, #0
 80065e0:	f04f 0300 	mov.w	r3, #0
 80065e4:	00eb      	lsls	r3, r5, #3
 80065e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80065ea:	00e2      	lsls	r2, r4, #3
 80065ec:	1dcb      	adds	r3, r1, #7
 80065ee:	08db      	lsrs	r3, r3, #3
 80065f0:	00db      	lsls	r3, r3, #3
 80065f2:	ebad 0d03 	sub.w	sp, sp, r3
 80065f6:	ab06      	add	r3, sp, #24
 80065f8:	3300      	adds	r3, #0
 80065fa:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
    std::sprintf(joint_name,"joint_%d", JOINT_N);
 80065fe:	2206      	movs	r2, #6
 8006600:	4939      	ldr	r1, [pc, #228]	@ (80066e8 <_ZN14NodeInfoReader7handlerERK31uavcan_node_GetInfo_Request_1_0P16CanardRxTransfer+0x1bc>)
 8006602:	f8d7 0174 	ldr.w	r0, [r7, #372]	@ 0x174
 8006606:	f00e f98f 	bl	8014928 <siprintf>
    memcpy(node_info_response.name.elements, joint_name, name_len);
 800660a:	f107 0320 	add.w	r3, r7, #32
 800660e:	3320      	adds	r3, #32
 8006610:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8006614:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8006618:	4618      	mov	r0, r3
 800661a:	f00e faf8 	bl	8014c0e <memcpy>
    node_info_response.name.count = name_len;
 800661e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006622:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8006626:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 800662a:	655a      	str	r2, [r3, #84]	@ 0x54
    uint32_t word0 = 1;
 800662c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006630:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8006634:	2201      	movs	r2, #1
 8006636:	601a      	str	r2, [r3, #0]
    uint32_t word1 = 2;
 8006638:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800663c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8006640:	2202      	movs	r2, #2
 8006642:	601a      	str	r2, [r3, #0]
    uint32_t word2 = 3;
 8006644:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006648:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800664c:	2203      	movs	r2, #3
 800664e:	601a      	str	r2, [r3, #0]
    memcpy(node_info_response.unique_id, &word0, 4);
 8006650:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006654:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8006658:	681a      	ldr	r2, [r3, #0]
 800665a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800665e:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8006662:	611a      	str	r2, [r3, #16]
    memcpy(node_info_response.unique_id + 4, &word1, 4);
 8006664:	f107 0320 	add.w	r3, r7, #32
 8006668:	3310      	adds	r3, #16
 800666a:	3304      	adds	r3, #4
 800666c:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8006670:	f5a2 72b4 	sub.w	r2, r2, #360	@ 0x168
 8006674:	6812      	ldr	r2, [r2, #0]
 8006676:	601a      	str	r2, [r3, #0]
    memcpy(node_info_response.unique_id + 8, &word2, 4);
 8006678:	f107 0320 	add.w	r3, r7, #32
 800667c:	3310      	adds	r3, #16
 800667e:	3308      	adds	r3, #8
 8006680:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8006684:	f5a2 72b6 	sub.w	r2, r2, #364	@ 0x16c
 8006688:	6812      	ldr	r2, [r2, #0]
 800668a:	601a      	str	r2, [r3, #0]
    node_info_response.unique_id[0] = JOINT_N;
 800668c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006690:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8006694:	2206      	movs	r2, #6
 8006696:	741a      	strb	r2, [r3, #16]
    interface->send_response<NodeInfoResponse>(
 8006698:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800669c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 80066a6:	4618      	mov	r0, r3
 80066a8:	f001 fa14 	bl	8007ad4 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 80066ac:	4604      	mov	r4, r0
 80066ae:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80066b2:	f5a3 71be 	sub.w	r1, r3, #380	@ 0x17c
 80066b6:	f107 0020 	add.w	r0, r7, #32
 80066ba:	2304      	movs	r3, #4
 80066bc:	9304      	str	r3, [sp, #16]
 80066be:	4a0b      	ldr	r2, [pc, #44]	@ (80066ec <_ZN14NodeInfoReader7handlerERK31uavcan_node_GetInfo_Request_1_0P16CanardRxTransfer+0x1c0>)
 80066c0:	f04f 0300 	mov.w	r3, #0
 80066c4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80066c8:	f44f 73d7 	mov.w	r3, #430	@ 0x1ae
 80066cc:	9300      	str	r3, [sp, #0]
 80066ce:	680b      	ldr	r3, [r1, #0]
 80066d0:	4a07      	ldr	r2, [pc, #28]	@ (80066f0 <_ZN14NodeInfoReader7handlerERK31uavcan_node_GetInfo_Request_1_0P16CanardRxTransfer+0x1c4>)
 80066d2:	4601      	mov	r1, r0
 80066d4:	4620      	mov	r0, r4
 80066d6:	f001 fa09 	bl	8007aec <_ZNK15CyphalInterface13send_responseI16NodeInfoResponseEEvPNT_4TypeEPhP16CanardRxTransferty14CanardPriority>
 80066da:	46b5      	mov	sp, r6
}
 80066dc:	bf00      	nop
 80066de:	f507 77c2 	add.w	r7, r7, #388	@ 0x184
 80066e2:	46bd      	mov	sp, r7
 80066e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80066e8:	08018a68 	.word	0x08018a68
 80066ec:	000f4240 	.word	0x000f4240
 80066f0:	20000520 	.word	0x20000520

080066f4 <_ZN20RegisterAccessReaderC1ESt10shared_ptrI15CyphalInterfaceE>:



class RegisterAccessReader : public AbstractSubscription<RegisterAccessRequest> {
public:
    RegisterAccessReader(InterfacePtr interface): AbstractSubscription<RegisterAccessRequest>(
 80066f4:	b590      	push	{r4, r7, lr}
 80066f6:	b085      	sub	sp, #20
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
 80066fc:	6039      	str	r1, [r7, #0]
        interface,
        uavcan_register_Access_1_0_FIXED_PORT_ID_,
        CanardTransferKindRequest
    ) {};
 80066fe:	687c      	ldr	r4, [r7, #4]
 8006700:	f107 0308 	add.w	r3, r7, #8
 8006704:	6839      	ldr	r1, [r7, #0]
 8006706:	4618      	mov	r0, r3
 8006708:	f7ff fd9f 	bl	800624a <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 800670c:	f107 0108 	add.w	r1, r7, #8
 8006710:	2302      	movs	r3, #2
 8006712:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8006716:	4620      	mov	r0, r4
 8006718:	f001 fa32 	bl	8007b80 <_ZN20AbstractSubscriptionI21RegisterAccessRequestEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>
 800671c:	f107 0308 	add.w	r3, r7, #8
 8006720:	4618      	mov	r0, r3
 8006722:	f7ff fda2 	bl	800626a <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
 8006726:	4a04      	ldr	r2, [pc, #16]	@ (8006738 <_ZN20RegisterAccessReaderC1ESt10shared_ptrI15CyphalInterfaceE+0x44>)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	601a      	str	r2, [r3, #0]
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	4618      	mov	r0, r3
 8006730:	3714      	adds	r7, #20
 8006732:	46bd      	mov	sp, r7
 8006734:	bd90      	pop	{r4, r7, pc}
 8006736:	bf00      	nop
 8006738:	08018a98 	.word	0x08018a98

0800673c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer>:
uint8_t type_reg_name[TYPE_REG_NAME_LEN + 1] = "type"; //UINT8 _tag_ == 11

void RegisterAccessReader::handler(
    const uavcan_register_Access_Request_1_0& register_access_request,
    CanardRxTransfer* transfer
) {
 800673c:	b590      	push	{r4, r7, lr}
 800673e:	f2ad 5d84 	subw	sp, sp, #1412	@ 0x584
 8006742:	af06      	add	r7, sp, #24
 8006744:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006748:	f2a3 535c 	subw	r3, r3, #1372	@ 0x55c
 800674c:	6018      	str	r0, [r3, #0]
 800674e:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006752:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006756:	6019      	str	r1, [r3, #0]
 8006758:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800675c:	f2a3 5364 	subw	r3, r3, #1380	@ 0x564
 8006760:	601a      	str	r2, [r3, #0]
    static uint8_t register_access_response_buf[RegisterAccessResponse::buffer_size];
    RegisterAccessResponse::Type register_access_response = {};
 8006762:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006766:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 800676a:	4618      	mov	r0, r3
 800676c:	f44f 7308 	mov.w	r3, #544	@ 0x220
 8006770:	461a      	mov	r2, r3
 8006772:	2100      	movs	r1, #0
 8006774:	f00e f965 	bl	8014a42 <memset>

    register_access_response.timestamp.microsecond = micros_64();
 8006778:	f7ff fd40 	bl	80061fc <micros_64>
 800677c:	4602      	mov	r2, r0
 800677e:	460b      	mov	r3, r1
 8006780:	f507 61ad 	add.w	r1, r7, #1384	@ 0x568
 8006784:	f5a1 710e 	sub.w	r1, r1, #568	@ 0x238
 8006788:	e9c1 2300 	strd	r2, r3, [r1]
    uavcan_register_Value_1_0 value = {};
 800678c:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006790:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8006794:	4618      	mov	r0, r3
 8006796:	f44f 7304 	mov.w	r3, #528	@ 0x210
 800679a:	461a      	mov	r2, r3
 800679c:	2100      	movs	r1, #0
 800679e:	f00e f950 	bl	8014a42 <memset>
    uint64_t tv = 0; //PZDC!!!! temp value...
 80067a2:	f04f 0200 	mov.w	r2, #0
 80067a6:	f04f 0300 	mov.w	r3, #0
 80067aa:	f507 61ac 	add.w	r1, r7, #1376	@ 0x560
 80067ae:	e9c1 2300 	strd	r2, r3, [r1]
    int32_t js_pos_v = 0;
 80067b2:	2300      	movs	r3, #0
 80067b4:	f8c7 355c 	str.w	r3, [r7, #1372]	@ 0x55c
    if (memcmp(register_access_request.name.name.elements, test_reg_name, TEST_REG_NAME_LEN) == 0)
 80067b8:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80067bc:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	2204      	movs	r2, #4
 80067c4:	49c2      	ldr	r1, [pc, #776]	@ (8006ad0 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x394>)
 80067c6:	4618      	mov	r0, r3
 80067c8:	f00e f911 	bl	80149ee <memcmp>
 80067cc:	4603      	mov	r3, r0
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d15c      	bne.n	800688c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x150>
    {
        if (register_access_request.value._tag_ == 4) {
 80067d2:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80067d6:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f893 3310 	ldrb.w	r3, [r3, #784]	@ 0x310
 80067e0:	2b04      	cmp	r3, #4
 80067e2:	d113      	bne.n	800680c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xd0>
        	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 80067e4:	2104      	movs	r1, #4
 80067e6:	48bb      	ldr	r0, [pc, #748]	@ (8006ad4 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x398>)
 80067e8:	f005 f9b6 	bl	800bb58 <HAL_GPIO_TogglePin>
//            if (register_access_request.value.integer64.value.elements[0] != 0)
//            {
            	tv = register_access_request.value.integer64.value.elements[0];  //PZDC!!!
 80067ec:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80067f0:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	e9d3 2342 	ldrd	r2, r3, [r3, #264]	@ 0x108
 80067fa:	f507 61ac 	add.w	r1, r7, #1376	@ 0x560
 80067fe:	e9c1 2300 	strd	r2, r3, [r1]
            	tmc5160_move(tv);
 8006802:	f8d7 3560 	ldr.w	r3, [r7, #1376]	@ 0x560
 8006806:	4618      	mov	r0, r3
 8006808:	f003 fa0a 	bl	8009c20 <tmc5160_move>
//            	tv = register_access_request.value.integer64.value.elements[0];  //PZDC!!!
//            	tmc5160_move(0);
//            }
        }

        register_access_response.persistent = true;
 800680c:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006810:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006814:	2201      	movs	r2, #1
 8006816:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 8006818:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800681c:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006820:	2201      	movs	r2, #1
 8006822:	721a      	strb	r2, [r3, #8]
        value._tag_ = 4;
 8006824:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006828:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 800682c:	2204      	movs	r2, #4
 800682e:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
        uavcan_primitive_array_Integer64_1_0 result = {};
 8006832:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006836:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 800683a:	4618      	mov	r0, r3
 800683c:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8006840:	461a      	mov	r2, r3
 8006842:	2100      	movs	r1, #0
 8006844:	f00e f8fd 	bl	8014a42 <memset>
        result.value.elements[0] = tv; //PZDC!!!
 8006848:	f507 63ac 	add.w	r3, r7, #1376	@ 0x560
 800684c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006850:	f507 61ad 	add.w	r1, r7, #1384	@ 0x568
 8006854:	f5a1 61ab 	sub.w	r1, r1, #1368	@ 0x558
 8006858:	e9c1 2300 	strd	r2, r3, [r1]
        result.value.count = 1;
 800685c:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006860:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006864:	2201      	movs	r2, #1
 8006866:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
        value.integer64 = result;
 800686a:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800686e:	f5a3 6289 	sub.w	r2, r3, #1096	@ 0x448
 8006872:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006876:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 800687a:	4610      	mov	r0, r2
 800687c:	4619      	mov	r1, r3
 800687e:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8006882:	461a      	mov	r2, r3
 8006884:	f00e f9c3 	bl	8014c0e <memcpy>
 8006888:	f000 bcf7 	b.w	800727a <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb3e>
    }
    else if (memcmp(register_access_request.name.name.elements, move_reg_name, MOVE_REG_NAME_LEN) == 0) {
 800688c:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006890:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	2204      	movs	r2, #4
 8006898:	498f      	ldr	r1, [pc, #572]	@ (8006ad8 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x39c>)
 800689a:	4618      	mov	r0, r3
 800689c:	f00e f8a7 	bl	80149ee <memcmp>
 80068a0:	4603      	mov	r3, r0
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d168      	bne.n	8006978 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x23c>

    	int32_t pos = register_access_request.value.integer32.value.elements[0];
 80068a6:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80068aa:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80068b4:	f8c7 3558 	str.w	r3, [r7, #1368]	@ 0x558
    	int32_t rv;
    	if (pos > jc.upper_limit_ticks && pos < jc.lower_limit_ticks)
 80068b8:	4b88      	ldr	r3, [pc, #544]	@ (8006adc <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3a0>)
 80068ba:	691b      	ldr	r3, [r3, #16]
 80068bc:	f8d7 2558 	ldr.w	r2, [r7, #1368]	@ 0x558
 80068c0:	429a      	cmp	r2, r3
 80068c2:	dd0e      	ble.n	80068e2 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x1a6>
 80068c4:	4b85      	ldr	r3, [pc, #532]	@ (8006adc <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3a0>)
 80068c6:	695b      	ldr	r3, [r3, #20]
 80068c8:	f8d7 2558 	ldr.w	r2, [r7, #1368]	@ 0x558
 80068cc:	429a      	cmp	r2, r3
 80068ce:	da08      	bge.n	80068e2 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x1a6>
    	{
    		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);
 80068d0:	2201      	movs	r2, #1
 80068d2:	2104      	movs	r1, #4
 80068d4:	487f      	ldr	r0, [pc, #508]	@ (8006ad4 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x398>)
 80068d6:	f005 f927 	bl	800bb28 <HAL_GPIO_WritePin>
    		rv = 1;
 80068da:	2301      	movs	r3, #1
 80068dc:	f8c7 3554 	str.w	r3, [r7, #1364]	@ 0x554
 80068e0:	e009      	b.n	80068f6 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x1ba>
    	}
    	else
    	{
    		tmc5160_move(pos);
 80068e2:	f8d7 0558 	ldr.w	r0, [r7, #1368]	@ 0x558
 80068e6:	f003 f99b 	bl	8009c20 <tmc5160_move>
    		js.move = 1;
 80068ea:	4b7d      	ldr	r3, [pc, #500]	@ (8006ae0 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3a4>)
 80068ec:	2201      	movs	r2, #1
 80068ee:	709a      	strb	r2, [r3, #2]
    		rv = 0;
 80068f0:	2300      	movs	r3, #0
 80068f2:	f8c7 3554 	str.w	r3, [r7, #1364]	@ 0x554
    	}

		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 80068f6:	2104      	movs	r1, #4
 80068f8:	4876      	ldr	r0, [pc, #472]	@ (8006ad4 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x398>)
 80068fa:	f005 f92d 	bl	800bb58 <HAL_GPIO_TogglePin>

		//response
        register_access_response.persistent = true;
 80068fe:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006902:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006906:	2201      	movs	r2, #1
 8006908:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 800690a:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800690e:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006912:	2201      	movs	r2, #1
 8006914:	721a      	strb	r2, [r3, #8]
        value._tag_ = 9;
 8006916:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800691a:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 800691e:	2209      	movs	r2, #9
 8006920:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
        uavcan_primitive_array_Integer32_1_0 result = {};
 8006924:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006928:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 800692c:	4618      	mov	r0, r3
 800692e:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8006932:	461a      	mov	r2, r3
 8006934:	2100      	movs	r1, #0
 8006936:	f00e f884 	bl	8014a42 <memset>
        result.value.elements[0] = tv;
 800693a:	f8d7 2560 	ldr.w	r2, [r7, #1376]	@ 0x560
 800693e:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006942:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006946:	601a      	str	r2, [r3, #0]
        result.value.count = 1;
 8006948:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800694c:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006950:	2201      	movs	r2, #1
 8006952:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
        value.integer32 = result;
 8006956:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800695a:	f5a3 6289 	sub.w	r2, r3, #1096	@ 0x448
 800695e:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006962:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006966:	4610      	mov	r0, r2
 8006968:	4619      	mov	r1, r3
 800696a:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800696e:	461a      	mov	r2, r3
 8006970:	f00e f94d 	bl	8014c0e <memcpy>
 8006974:	f000 bc81 	b.w	800727a <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb3e>
    }
    else if (memcmp(register_access_request.name.name.elements, pos_reg_name, POS_REG_NAME_LEN) == 0) {
 8006978:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800697c:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	2203      	movs	r2, #3
 8006984:	4957      	ldr	r1, [pc, #348]	@ (8006ae4 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3a8>)
 8006986:	4618      	mov	r0, r3
 8006988:	f00e f831 	bl	80149ee <memcmp>
 800698c:	4603      	mov	r3, r0
 800698e:	2b00      	cmp	r3, #0
 8006990:	d150      	bne.n	8006a34 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x2f8>

		tmc5160_set_default_vel();
 8006992:	f003 f9cd 	bl	8009d30 <tmc5160_set_default_vel>
		tmc5160_position(register_access_request.value.integer32.value.elements[0]);
 8006996:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800699a:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80069a4:	4618      	mov	r0, r3
 80069a6:	f003 f909 	bl	8009bbc <tmc5160_position>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 80069aa:	2104      	movs	r1, #4
 80069ac:	4849      	ldr	r0, [pc, #292]	@ (8006ad4 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x398>)
 80069ae:	f005 f8d3 	bl	800bb58 <HAL_GPIO_TogglePin>
		js_pos_v = tmc5160_position_read();
 80069b2:	f003 fadf 	bl	8009f74 <tmc5160_position_read>
 80069b6:	f8c7 055c 	str.w	r0, [r7, #1372]	@ 0x55c
		//response
        register_access_response.persistent = true;
 80069ba:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80069be:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 80069c2:	2201      	movs	r2, #1
 80069c4:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 80069c6:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80069ca:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 80069ce:	2201      	movs	r2, #1
 80069d0:	721a      	strb	r2, [r3, #8]
        value._tag_ = 9;
 80069d2:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80069d6:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 80069da:	2209      	movs	r2, #9
 80069dc:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
        uavcan_primitive_array_Integer32_1_0 result = {};
 80069e0:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80069e4:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 80069e8:	4618      	mov	r0, r3
 80069ea:	f44f 7382 	mov.w	r3, #260	@ 0x104
 80069ee:	461a      	mov	r2, r3
 80069f0:	2100      	movs	r1, #0
 80069f2:	f00e f826 	bl	8014a42 <memset>
        result.value.elements[0] = js_pos_v;
 80069f6:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80069fa:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 80069fe:	f8d7 255c 	ldr.w	r2, [r7, #1372]	@ 0x55c
 8006a02:	601a      	str	r2, [r3, #0]
        result.value.count = 1;
 8006a04:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006a08:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006a0c:	2201      	movs	r2, #1
 8006a0e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
        value.integer32 = result;
 8006a12:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006a16:	f5a3 6289 	sub.w	r2, r3, #1096	@ 0x448
 8006a1a:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006a1e:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006a22:	4610      	mov	r0, r2
 8006a24:	4619      	mov	r1, r3
 8006a26:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8006a2a:	461a      	mov	r2, r3
 8006a2c:	f00e f8ef 	bl	8014c0e <memcpy>
 8006a30:	f000 bc23 	b.w	800727a <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb3e>
    }
    else if (memcmp(register_access_request.name.name.elements, get_pos_reg_name, GET_POS_REG_NAME_LEN) == 0) {
 8006a34:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006a38:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	2207      	movs	r2, #7
 8006a40:	4929      	ldr	r1, [pc, #164]	@ (8006ae8 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3ac>)
 8006a42:	4618      	mov	r0, r3
 8006a44:	f00d ffd3 	bl	80149ee <memcmp>
 8006a48:	4603      	mov	r3, r0
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d150      	bne.n	8006af0 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3b4>
		//js_pos_v = enc_angle;
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8006a4e:	2104      	movs	r1, #4
 8006a50:	4820      	ldr	r0, [pc, #128]	@ (8006ad4 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x398>)
 8006a52:	f005 f881 	bl	800bb58 <HAL_GPIO_TogglePin>
		//tv = 0;
		//response
        register_access_response.persistent = true;
 8006a56:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006a5a:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006a5e:	2201      	movs	r2, #1
 8006a60:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 8006a62:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006a66:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006a6a:	2201      	movs	r2, #1
 8006a6c:	721a      	strb	r2, [r3, #8]
        value._tag_ = 10;
 8006a6e:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006a72:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8006a76:	220a      	movs	r2, #10
 8006a78:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
        uavcan_primitive_array_Natural16_1_0 result = {};
 8006a7c:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006a80:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006a84:	4618      	mov	r0, r3
 8006a86:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8006a8a:	461a      	mov	r2, r3
 8006a8c:	2100      	movs	r1, #0
 8006a8e:	f00d ffd8 	bl	8014a42 <memset>
        result.value.elements[0] = enc_angle;
 8006a92:	4b16      	ldr	r3, [pc, #88]	@ (8006aec <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3b0>)
 8006a94:	881a      	ldrh	r2, [r3, #0]
 8006a96:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006a9a:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006a9e:	801a      	strh	r2, [r3, #0]
        result.value.count = 1;
 8006aa0:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006aa4:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006aa8:	2201      	movs	r2, #1
 8006aaa:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
        value.natural16 = result;
 8006aae:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006ab2:	f5a3 6289 	sub.w	r2, r3, #1096	@ 0x448
 8006ab6:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006aba:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006abe:	4610      	mov	r0, r2
 8006ac0:	4619      	mov	r1, r3
 8006ac2:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8006ac6:	461a      	mov	r2, r3
 8006ac8:	f00e f8a1 	bl	8014c0e <memcpy>
 8006acc:	e3d5      	b.n	800727a <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb3e>
 8006ace:	bf00      	nop
 8006ad0:	20000004 	.word	0x20000004
 8006ad4:	48000c00 	.word	0x48000c00
 8006ad8:	20000010 	.word	0x20000010
 8006adc:	20000440 	.word	0x20000440
 8006ae0:	2000046c 	.word	0x2000046c
 8006ae4:	20000018 	.word	0x20000018
 8006ae8:	20000020 	.word	0x20000020
 8006aec:	20000472 	.word	0x20000472
    }
    else if (memcmp(register_access_request.name.name.elements, dir_reg_name, DIR_REG_NAME_LEN) == 0) {
 8006af0:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006af4:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	2203      	movs	r2, #3
 8006afc:	49c7      	ldr	r1, [pc, #796]	@ (8006e1c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6e0>)
 8006afe:	4618      	mov	r0, r3
 8006b00:	f00d ff75 	bl	80149ee <memcmp>
 8006b04:	4603      	mov	r3, r0
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d156      	bne.n	8006bb8 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x47c>
		tmc5160_set_motor_direction(register_access_request.value.integer8.value.elements[0]);
 8006b0a:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006b0e:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f993 3108 	ldrsb.w	r3, [r3, #264]	@ 0x108
 8006b18:	4618      	mov	r0, r3
 8006b1a:	f003 fbc7 	bl	800a2ac <tmc5160_set_motor_direction>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8006b1e:	2104      	movs	r1, #4
 8006b20:	48bf      	ldr	r0, [pc, #764]	@ (8006e20 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6e4>)
 8006b22:	f005 f819 	bl	800bb58 <HAL_GPIO_TogglePin>
		tv = 0;
 8006b26:	f04f 0200 	mov.w	r2, #0
 8006b2a:	f04f 0300 	mov.w	r3, #0
 8006b2e:	f507 61ac 	add.w	r1, r7, #1376	@ 0x560
 8006b32:	e9c1 2300 	strd	r2, r3, [r1]
		//response
        register_access_response.persistent = true;
 8006b36:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006b3a:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006b3e:	2201      	movs	r2, #1
 8006b40:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 8006b42:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006b46:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006b4a:	2201      	movs	r2, #1
 8006b4c:	721a      	strb	r2, [r3, #8]
        value._tag_ = 11;
 8006b4e:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006b52:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8006b56:	220b      	movs	r2, #11
 8006b58:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
        uavcan_primitive_array_Integer8_1_0 result = {};
 8006b5c:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006b60:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006b64:	4618      	mov	r0, r3
 8006b66:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8006b6a:	461a      	mov	r2, r3
 8006b6c:	2100      	movs	r1, #0
 8006b6e:	f00d ff68 	bl	8014a42 <memset>
        result.value.elements[0] = register_access_request.value.integer8.value.elements[0];
 8006b72:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006b76:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f993 2108 	ldrsb.w	r2, [r3, #264]	@ 0x108
 8006b80:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006b84:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006b88:	701a      	strb	r2, [r3, #0]
        result.value.count = 1;
 8006b8a:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006b8e:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006b92:	2201      	movs	r2, #1
 8006b94:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
        value.integer8 = result;
 8006b98:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006b9c:	f5a3 6289 	sub.w	r2, r3, #1096	@ 0x448
 8006ba0:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006ba4:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006ba8:	4610      	mov	r0, r2
 8006baa:	4619      	mov	r1, r3
 8006bac:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8006bb0:	461a      	mov	r2, r3
 8006bb2:	f00e f82c 	bl	8014c0e <memcpy>
 8006bb6:	e360      	b.n	800727a <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb3e>
    	}
    else if (memcmp(register_access_request.name.name.elements, arm_reg_name, ARM_REG_NAME_LEN) == 0) {
 8006bb8:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006bbc:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	2203      	movs	r2, #3
 8006bc4:	4997      	ldr	r1, [pc, #604]	@ (8006e24 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6e8>)
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	f00d ff11 	bl	80149ee <memcmp>
 8006bcc:	4603      	mov	r3, r0
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d15a      	bne.n	8006c88 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x54c>
		if(register_access_request.value.integer8.value.elements[0])
 8006bd2:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006bd6:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f993 3108 	ldrsb.w	r3, [r3, #264]	@ 0x108
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d002      	beq.n	8006bea <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x4ae>
		{
			tmc5160_arm();
 8006be4:	f003 fbca 	bl	800a37c <tmc5160_arm>
 8006be8:	e001      	b.n	8006bee <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x4b2>
		}
		else
		{
			tmc5160_disarm();
 8006bea:	f003 fbbb 	bl	800a364 <tmc5160_disarm>
		}
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8006bee:	2104      	movs	r1, #4
 8006bf0:	488b      	ldr	r0, [pc, #556]	@ (8006e20 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6e4>)
 8006bf2:	f004 ffb1 	bl	800bb58 <HAL_GPIO_TogglePin>
		tv = 0;
 8006bf6:	f04f 0200 	mov.w	r2, #0
 8006bfa:	f04f 0300 	mov.w	r3, #0
 8006bfe:	f507 61ac 	add.w	r1, r7, #1376	@ 0x560
 8006c02:	e9c1 2300 	strd	r2, r3, [r1]
		//response
        register_access_response.persistent = true;
 8006c06:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006c0a:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006c0e:	2201      	movs	r2, #1
 8006c10:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 8006c12:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006c16:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006c1a:	2201      	movs	r2, #1
 8006c1c:	721a      	strb	r2, [r3, #8]
        value._tag_ = 11;
 8006c1e:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006c22:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8006c26:	220b      	movs	r2, #11
 8006c28:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
        uavcan_primitive_array_Integer8_1_0 result = {};
 8006c2c:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006c30:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006c34:	4618      	mov	r0, r3
 8006c36:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8006c3a:	461a      	mov	r2, r3
 8006c3c:	2100      	movs	r1, #0
 8006c3e:	f00d ff00 	bl	8014a42 <memset>
        result.value.elements[0] = register_access_request.value.integer8.value.elements[0];
 8006c42:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006c46:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f993 2108 	ldrsb.w	r2, [r3, #264]	@ 0x108
 8006c50:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006c54:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006c58:	701a      	strb	r2, [r3, #0]
        result.value.count = 1;
 8006c5a:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006c5e:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006c62:	2201      	movs	r2, #1
 8006c64:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
        value.integer8 = result;
 8006c68:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006c6c:	f5a3 6289 	sub.w	r2, r3, #1096	@ 0x448
 8006c70:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006c74:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006c78:	4610      	mov	r0, r2
 8006c7a:	4619      	mov	r1, r3
 8006c7c:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8006c80:	461a      	mov	r2, r3
 8006c82:	f00d ffc4 	bl	8014c0e <memcpy>
 8006c86:	e2f8      	b.n	800727a <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb3e>
    	}
    else if (memcmp(register_access_request.name.name.elements, calib_reg_name, CALIB_REG_NAME_LEN) == 0) {
 8006c88:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006c8c:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	2205      	movs	r2, #5
 8006c94:	4964      	ldr	r1, [pc, #400]	@ (8006e28 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6ec>)
 8006c96:	4618      	mov	r0, r3
 8006c98:	f00d fea9 	bl	80149ee <memcmp>
 8006c9c:	4603      	mov	r3, r0
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d14f      	bne.n	8006d42 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x606>
		//ENABLE CALIB
    	calib_move(&jc);
 8006ca2:	4862      	ldr	r0, [pc, #392]	@ (8006e2c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6f0>)
 8006ca4:	f000 fcfc 	bl	80076a0 <calib_move>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8006ca8:	2104      	movs	r1, #4
 8006caa:	485d      	ldr	r0, [pc, #372]	@ (8006e20 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6e4>)
 8006cac:	f004 ff54 	bl	800bb58 <HAL_GPIO_TogglePin>
		tv = 0;
 8006cb0:	f04f 0200 	mov.w	r2, #0
 8006cb4:	f04f 0300 	mov.w	r3, #0
 8006cb8:	f507 61ac 	add.w	r1, r7, #1376	@ 0x560
 8006cbc:	e9c1 2300 	strd	r2, r3, [r1]
		//response
        register_access_response.persistent = true;
 8006cc0:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006cc4:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006cc8:	2201      	movs	r2, #1
 8006cca:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 8006ccc:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006cd0:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006cd4:	2201      	movs	r2, #1
 8006cd6:	721a      	strb	r2, [r3, #8]
        value._tag_ = 11;
 8006cd8:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006cdc:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8006ce0:	220b      	movs	r2, #11
 8006ce2:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
        uavcan_primitive_array_Natural8_1_0 result = {};
 8006ce6:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006cea:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006cee:	4618      	mov	r0, r3
 8006cf0:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8006cf4:	461a      	mov	r2, r3
 8006cf6:	2100      	movs	r1, #0
 8006cf8:	f00d fea3 	bl	8014a42 <memset>
        result.value.elements[0] = register_access_request.value._tag_;
 8006cfc:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006d00:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f893 2310 	ldrb.w	r2, [r3, #784]	@ 0x310
 8006d0a:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006d0e:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006d12:	701a      	strb	r2, [r3, #0]
        result.value.count = 1;
 8006d14:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006d18:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006d1c:	2201      	movs	r2, #1
 8006d1e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
        value.natural8 = result;
 8006d22:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006d26:	f5a3 6289 	sub.w	r2, r3, #1096	@ 0x448
 8006d2a:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006d2e:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006d32:	4610      	mov	r0, r2
 8006d34:	4619      	mov	r1, r3
 8006d36:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8006d3a:	461a      	mov	r2, r3
 8006d3c:	f00d ff67 	bl	8014c0e <memcpy>
 8006d40:	e29b      	b.n	800727a <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb3e>
    	}
	else if (memcmp(register_access_request.name.name.elements, upper_lim_reg_name, UPPER_LIM_REG_NAME_LEN) == 0) {
 8006d42:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006d46:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	2209      	movs	r2, #9
 8006d4e:	4938      	ldr	r1, [pc, #224]	@ (8006e30 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6f4>)
 8006d50:	4618      	mov	r0, r3
 8006d52:	f00d fe4c 	bl	80149ee <memcmp>
 8006d56:	4603      	mov	r3, r0
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d16d      	bne.n	8006e38 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6fc>
		//SET UPPER LIMIT FOR JOINT
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8006d5c:	2104      	movs	r1, #4
 8006d5e:	4830      	ldr	r0, [pc, #192]	@ (8006e20 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6e4>)
 8006d60:	f004 fefa 	bl	800bb58 <HAL_GPIO_TogglePin>
		jc.upper_limit_enc = register_access_request.value.integer32.value.elements[0];
 8006d64:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006d68:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006d72:	ee07 3a90 	vmov	s15, r3
 8006d76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006d7a:	4b2c      	ldr	r3, [pc, #176]	@ (8006e2c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6f0>)
 8006d7c:	edc3 7a06 	vstr	s15, [r3, #24]
		joint_config_write(&jc, &jc_a);
 8006d80:	492c      	ldr	r1, [pc, #176]	@ (8006e34 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6f8>)
 8006d82:	482a      	ldr	r0, [pc, #168]	@ (8006e2c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6f0>)
 8006d84:	f7fb f8c8 	bl	8001f18 <joint_config_write>
		tv = 0;
 8006d88:	f04f 0200 	mov.w	r2, #0
 8006d8c:	f04f 0300 	mov.w	r3, #0
 8006d90:	f507 61ac 	add.w	r1, r7, #1376	@ 0x560
 8006d94:	e9c1 2300 	strd	r2, r3, [r1]
		//response
		register_access_response.persistent = true;
 8006d98:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006d9c:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006da0:	2201      	movs	r2, #1
 8006da2:	725a      	strb	r2, [r3, #9]
		register_access_response._mutable = true;
 8006da4:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006da8:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006dac:	2201      	movs	r2, #1
 8006dae:	721a      	strb	r2, [r3, #8]
		value._tag_ = 9;
 8006db0:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006db4:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8006db8:	2209      	movs	r2, #9
 8006dba:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
		uavcan_primitive_array_Integer32_1_0 result = {};
 8006dbe:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006dc2:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8006dcc:	461a      	mov	r2, r3
 8006dce:	2100      	movs	r1, #0
 8006dd0:	f00d fe37 	bl	8014a42 <memset>
		result.value.elements[0] = register_access_request.value._tag_;
 8006dd4:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006dd8:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	f893 3310 	ldrb.w	r3, [r3, #784]	@ 0x310
 8006de2:	461a      	mov	r2, r3
 8006de4:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006de8:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006dec:	601a      	str	r2, [r3, #0]
		result.value.count = 1;
 8006dee:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006df2:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006df6:	2201      	movs	r2, #1
 8006df8:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
		value.integer32 = result;
 8006dfc:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006e00:	f5a3 6289 	sub.w	r2, r3, #1096	@ 0x448
 8006e04:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006e08:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006e0c:	4610      	mov	r0, r2
 8006e0e:	4619      	mov	r1, r3
 8006e10:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8006e14:	461a      	mov	r2, r3
 8006e16:	f00d fefa 	bl	8014c0e <memcpy>
 8006e1a:	e22e      	b.n	800727a <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb3e>
 8006e1c:	2000001c 	.word	0x2000001c
 8006e20:	48000c00 	.word	0x48000c00
 8006e24:	2000000c 	.word	0x2000000c
 8006e28:	20000028 	.word	0x20000028
 8006e2c:	20000440 	.word	0x20000440
 8006e30:	20000030 	.word	0x20000030
 8006e34:	20000464 	.word	0x20000464
	}
	else if (memcmp(register_access_request.name.name.elements, lower_lim_reg_name, LOWER_LIM_REG_NAME_LEN) == 0) {
 8006e38:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006e3c:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	2209      	movs	r2, #9
 8006e44:	49d0      	ldr	r1, [pc, #832]	@ (8007188 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa4c>)
 8006e46:	4618      	mov	r0, r3
 8006e48:	f00d fdd1 	bl	80149ee <memcmp>
 8006e4c:	4603      	mov	r3, r0
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d15f      	bne.n	8006f12 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x7d6>
		//SET UPPER LIMIT FOR JOINT
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8006e52:	2104      	movs	r1, #4
 8006e54:	48cd      	ldr	r0, [pc, #820]	@ (800718c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa50>)
 8006e56:	f004 fe7f 	bl	800bb58 <HAL_GPIO_TogglePin>
		jc.lower_limit_enc = register_access_request.value.integer32.value.elements[0];
 8006e5a:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006e5e:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006e68:	ee07 3a90 	vmov	s15, r3
 8006e6c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006e70:	4bc7      	ldr	r3, [pc, #796]	@ (8007190 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa54>)
 8006e72:	edc3 7a07 	vstr	s15, [r3, #28]
		joint_config_write(&jc, &jc_a);
 8006e76:	49c7      	ldr	r1, [pc, #796]	@ (8007194 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa58>)
 8006e78:	48c5      	ldr	r0, [pc, #788]	@ (8007190 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa54>)
 8006e7a:	f7fb f84d 	bl	8001f18 <joint_config_write>
		tv = 0;
 8006e7e:	f04f 0200 	mov.w	r2, #0
 8006e82:	f04f 0300 	mov.w	r3, #0
 8006e86:	f507 61ac 	add.w	r1, r7, #1376	@ 0x560
 8006e8a:	e9c1 2300 	strd	r2, r3, [r1]
		register_access_response.persistent = true;
 8006e8e:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006e92:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006e96:	2201      	movs	r2, #1
 8006e98:	725a      	strb	r2, [r3, #9]
		register_access_response._mutable = true;
 8006e9a:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006e9e:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	721a      	strb	r2, [r3, #8]
		value._tag_ = 9;
 8006ea6:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006eaa:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8006eae:	2209      	movs	r2, #9
 8006eb0:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
		uavcan_primitive_array_Integer32_1_0 result = {};
 8006eb4:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006eb8:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8006ec2:	461a      	mov	r2, r3
 8006ec4:	2100      	movs	r1, #0
 8006ec6:	f00d fdbc 	bl	8014a42 <memset>
		result.value.elements[0] = register_access_request.value._tag_;
 8006eca:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006ece:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f893 3310 	ldrb.w	r3, [r3, #784]	@ 0x310
 8006ed8:	461a      	mov	r2, r3
 8006eda:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006ede:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006ee2:	601a      	str	r2, [r3, #0]
		result.value.count = 1;
 8006ee4:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006ee8:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006eec:	2201      	movs	r2, #1
 8006eee:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
		value.integer32 = result;
 8006ef2:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006ef6:	f5a3 6289 	sub.w	r2, r3, #1096	@ 0x448
 8006efa:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006efe:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006f02:	4610      	mov	r0, r2
 8006f04:	4619      	mov	r1, r3
 8006f06:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8006f0a:	461a      	mov	r2, r3
 8006f0c:	f00d fe7f 	bl	8014c0e <memcpy>
 8006f10:	e1b3      	b.n	800727a <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb3e>
	}
	else if (memcmp(register_access_request.name.name.elements, set_zero_reg_name, SET_ZERO_REG_NAME_LEN) == 0) {
 8006f12:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006f16:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	2208      	movs	r2, #8
 8006f1e:	499e      	ldr	r1, [pc, #632]	@ (8007198 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa5c>)
 8006f20:	4618      	mov	r0, r3
 8006f22:	f00d fd64 	bl	80149ee <memcmp>
 8006f26:	4603      	mov	r3, r0
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d15d      	bne.n	8006fe8 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x8ac>
		tmc5160_set_zero();
 8006f2c:	f003 f9f2 	bl	800a314 <tmc5160_set_zero>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8006f30:	2104      	movs	r1, #4
 8006f32:	4896      	ldr	r0, [pc, #600]	@ (800718c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa50>)
 8006f34:	f004 fe10 	bl	800bb58 <HAL_GPIO_TogglePin>
		jc.zero_enc = enc_angle;
 8006f38:	4b98      	ldr	r3, [pc, #608]	@ (800719c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa60>)
 8006f3a:	881b      	ldrh	r3, [r3, #0]
 8006f3c:	461a      	mov	r2, r3
 8006f3e:	4b94      	ldr	r3, [pc, #592]	@ (8007190 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa54>)
 8006f40:	621a      	str	r2, [r3, #32]
		joint_config_write(&jc, &jc_a);
 8006f42:	4994      	ldr	r1, [pc, #592]	@ (8007194 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa58>)
 8006f44:	4892      	ldr	r0, [pc, #584]	@ (8007190 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa54>)
 8006f46:	f7fa ffe7 	bl	8001f18 <joint_config_write>
		tv = 0;
 8006f4a:	f04f 0200 	mov.w	r2, #0
 8006f4e:	f04f 0300 	mov.w	r3, #0
 8006f52:	f507 61ac 	add.w	r1, r7, #1376	@ 0x560
 8006f56:	e9c1 2300 	strd	r2, r3, [r1]
		//response
		register_access_response.persistent = true;
 8006f5a:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006f5e:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006f62:	2201      	movs	r2, #1
 8006f64:	725a      	strb	r2, [r3, #9]
		register_access_response._mutable = true;
 8006f66:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006f6a:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006f6e:	2201      	movs	r2, #1
 8006f70:	721a      	strb	r2, [r3, #8]
		value._tag_ = 9;
 8006f72:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006f76:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8006f7a:	2209      	movs	r2, #9
 8006f7c:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
		uavcan_primitive_array_Real64_1_0 result = {};
 8006f80:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006f84:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006f88:	4618      	mov	r0, r3
 8006f8a:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8006f8e:	461a      	mov	r2, r3
 8006f90:	2100      	movs	r1, #0
 8006f92:	f00d fd56 	bl	8014a42 <memset>
		result.value.elements[0] = register_access_request.value._tag_;
 8006f96:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006f9a:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f893 3310 	ldrb.w	r3, [r3, #784]	@ 0x310
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	f7f9 fad5 	bl	8000554 <__aeabi_ui2d>
 8006faa:	4602      	mov	r2, r0
 8006fac:	460b      	mov	r3, r1
 8006fae:	f507 61ad 	add.w	r1, r7, #1384	@ 0x568
 8006fb2:	f5a1 61ab 	sub.w	r1, r1, #1368	@ 0x558
 8006fb6:	e9c1 2300 	strd	r2, r3, [r1]
		result.value.count = 1;
 8006fba:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006fbe:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006fc2:	2201      	movs	r2, #1
 8006fc4:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
		value.real64 = result;
 8006fc8:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006fcc:	f5a3 6289 	sub.w	r2, r3, #1096	@ 0x448
 8006fd0:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006fd4:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006fd8:	4610      	mov	r0, r2
 8006fda:	4619      	mov	r1, r3
 8006fdc:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8006fe0:	461a      	mov	r2, r3
 8006fe2:	f00d fe14 	bl	8014c0e <memcpy>
 8006fe6:	e148      	b.n	800727a <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb3e>
	}
    else if (memcmp(register_access_request.name.name.elements, set_enc_value_zero_reg_name, SET_ENC_VALUE_ZERO_REG_NAME_LEN) == 0) {
 8006fe8:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006fec:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	2212      	movs	r2, #18
 8006ff4:	496a      	ldr	r1, [pc, #424]	@ (80071a0 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa64>)
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	f00d fcf9 	bl	80149ee <memcmp>
 8006ffc:	4603      	mov	r3, r0
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d163      	bne.n	80070ca <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x98e>
		//SET ENCODER ZERO TODO
		jc.zero_enc = register_access_request.value.integer32.value.elements[0];
 8007002:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007006:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8007010:	461a      	mov	r2, r3
 8007012:	4b5f      	ldr	r3, [pc, #380]	@ (8007190 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa54>)
 8007014:	621a      	str	r2, [r3, #32]
		joint_config_write(&jc, &jc_a);
 8007016:	495f      	ldr	r1, [pc, #380]	@ (8007194 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa58>)
 8007018:	485d      	ldr	r0, [pc, #372]	@ (8007190 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa54>)
 800701a:	f7fa ff7d 	bl	8001f18 <joint_config_write>
		tv = 0;
 800701e:	f04f 0200 	mov.w	r2, #0
 8007022:	f04f 0300 	mov.w	r3, #0
 8007026:	f507 61ac 	add.w	r1, r7, #1376	@ 0x560
 800702a:	e9c1 2300 	strd	r2, r3, [r1]
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 800702e:	2104      	movs	r1, #4
 8007030:	4856      	ldr	r0, [pc, #344]	@ (800718c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa50>)
 8007032:	f004 fd91 	bl	800bb58 <HAL_GPIO_TogglePin>
		tv = 0;
 8007036:	f04f 0200 	mov.w	r2, #0
 800703a:	f04f 0300 	mov.w	r3, #0
 800703e:	f507 61ac 	add.w	r1, r7, #1376	@ 0x560
 8007042:	e9c1 2300 	strd	r2, r3, [r1]
		//response
        register_access_response.persistent = true;
 8007046:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800704a:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 800704e:	2201      	movs	r2, #1
 8007050:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 8007052:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007056:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 800705a:	2201      	movs	r2, #1
 800705c:	721a      	strb	r2, [r3, #8]
		value._tag_ = 9;
 800705e:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007062:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8007066:	2209      	movs	r2, #9
 8007068:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
		uavcan_primitive_array_Integer32_1_0 result = {};
 800706c:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007070:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8007074:	4618      	mov	r0, r3
 8007076:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800707a:	461a      	mov	r2, r3
 800707c:	2100      	movs	r1, #0
 800707e:	f00d fce0 	bl	8014a42 <memset>
		result.value.elements[0] = register_access_request.value._tag_;
 8007082:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007086:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f893 3310 	ldrb.w	r3, [r3, #784]	@ 0x310
 8007090:	461a      	mov	r2, r3
 8007092:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007096:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 800709a:	601a      	str	r2, [r3, #0]
		result.value.count = 1;
 800709c:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80070a0:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 80070a4:	2201      	movs	r2, #1
 80070a6:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
		value.integer32 = result;
 80070aa:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80070ae:	f5a3 6289 	sub.w	r2, r3, #1096	@ 0x448
 80070b2:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80070b6:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 80070ba:	4610      	mov	r0, r2
 80070bc:	4619      	mov	r1, r3
 80070be:	f44f 7382 	mov.w	r3, #260	@ 0x104
 80070c2:	461a      	mov	r2, r3
 80070c4:	f00d fda3 	bl	8014c0e <memcpy>
 80070c8:	e0d7      	b.n	800727a <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb3e>
    }
    else if (memcmp(register_access_request.name.name.elements, name_reg_name, NAME_REG_NAME_LEN) == 0) {
 80070ca:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80070ce:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	2204      	movs	r2, #4
 80070d6:	4933      	ldr	r1, [pc, #204]	@ (80071a4 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa68>)
 80070d8:	4618      	mov	r0, r3
 80070da:	f00d fc88 	bl	80149ee <memcmp>
 80070de:	4603      	mov	r3, r0
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d163      	bne.n	80071ac <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa70>
		//SET NAME FOR JOINT
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 80070e4:	2104      	movs	r1, #4
 80070e6:	4829      	ldr	r0, [pc, #164]	@ (800718c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa50>)
 80070e8:	f004 fd36 	bl	800bb58 <HAL_GPIO_TogglePin>
		tv = 0;
 80070ec:	f04f 0200 	mov.w	r2, #0
 80070f0:	f04f 0300 	mov.w	r3, #0
 80070f4:	f507 61ac 	add.w	r1, r7, #1376	@ 0x560
 80070f8:	e9c1 2300 	strd	r2, r3, [r1]
		//response
        register_access_response.persistent = true;
 80070fc:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007100:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8007104:	2201      	movs	r2, #1
 8007106:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 8007108:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800710c:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8007110:	2201      	movs	r2, #1
 8007112:	721a      	strb	r2, [r3, #8]
        value._tag_ = 1;
 8007114:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007118:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 800711c:	2201      	movs	r2, #1
 800711e:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
        uavcan_primitive_String_1_0 result = {};
 8007122:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007126:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 800712a:	4618      	mov	r0, r3
 800712c:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8007130:	461a      	mov	r2, r3
 8007132:	2100      	movs	r1, #0
 8007134:	f00d fc85 	bl	8014a42 <memset>

        char mystring[4] = "xyz";
 8007138:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800713c:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 8007140:	4a19      	ldr	r2, [pc, #100]	@ (80071a8 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa6c>)
 8007142:	601a      	str	r2, [r3, #0]
        memcpy(result.value.elements, mystring, 4);
 8007144:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007148:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 800714c:	681a      	ldr	r2, [r3, #0]
 800714e:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007152:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8007156:	601a      	str	r2, [r3, #0]
        result.value.count = 3;
 8007158:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800715c:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8007160:	2203      	movs	r2, #3
 8007162:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
        value._string = result;
 8007166:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800716a:	f5a3 6289 	sub.w	r2, r3, #1096	@ 0x448
 800716e:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007172:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8007176:	4610      	mov	r0, r2
 8007178:	4619      	mov	r1, r3
 800717a:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800717e:	461a      	mov	r2, r3
 8007180:	f00d fd45 	bl	8014c0e <memcpy>
 8007184:	e079      	b.n	800727a <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb3e>
 8007186:	bf00      	nop
 8007188:	2000003c 	.word	0x2000003c
 800718c:	48000c00 	.word	0x48000c00
 8007190:	20000440 	.word	0x20000440
 8007194:	20000464 	.word	0x20000464
 8007198:	2000005c 	.word	0x2000005c
 800719c:	20000472 	.word	0x20000472
 80071a0:	20000048 	.word	0x20000048
 80071a4:	20000068 	.word	0x20000068
 80071a8:	007a7978 	.word	0x007a7978
    }
    else if (memcmp(register_access_request.name.name.elements, type_reg_name, TYPE_REG_NAME_LEN) == 0) {
 80071ac:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80071b0:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	2204      	movs	r2, #4
 80071b8:	494a      	ldr	r1, [pc, #296]	@ (80072e4 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xba8>)
 80071ba:	4618      	mov	r0, r3
 80071bc:	f00d fc17 	bl	80149ee <memcmp>
 80071c0:	4603      	mov	r3, r0
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d14c      	bne.n	8007260 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb24>
		//SET TYPE OF MOTOR FOR JOINT
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 80071c6:	2104      	movs	r1, #4
 80071c8:	4847      	ldr	r0, [pc, #284]	@ (80072e8 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xbac>)
 80071ca:	f004 fcc5 	bl	800bb58 <HAL_GPIO_TogglePin>
		tv = 0;
 80071ce:	f04f 0200 	mov.w	r2, #0
 80071d2:	f04f 0300 	mov.w	r3, #0
 80071d6:	f507 61ac 	add.w	r1, r7, #1376	@ 0x560
 80071da:	e9c1 2300 	strd	r2, r3, [r1]
		//response
        register_access_response.persistent = true;
 80071de:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80071e2:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 80071e6:	2201      	movs	r2, #1
 80071e8:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 80071ea:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80071ee:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 80071f2:	2201      	movs	r2, #1
 80071f4:	721a      	strb	r2, [r3, #8]
        value._tag_ = 11;
 80071f6:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80071fa:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 80071fe:	220b      	movs	r2, #11
 8007200:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
        uavcan_primitive_array_Natural8_1_0 result = {};
 8007204:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007208:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 800720c:	4618      	mov	r0, r3
 800720e:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8007212:	461a      	mov	r2, r3
 8007214:	2100      	movs	r1, #0
 8007216:	f00d fc14 	bl	8014a42 <memset>
        result.value.elements[0] = register_access_request.value._tag_;
 800721a:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800721e:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f893 2310 	ldrb.w	r2, [r3, #784]	@ 0x310
 8007228:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800722c:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8007230:	701a      	strb	r2, [r3, #0]
        result.value.count = 1;
 8007232:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007236:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 800723a:	2201      	movs	r2, #1
 800723c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
        value.natural8 = result;
 8007240:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007244:	f5a3 6289 	sub.w	r2, r3, #1096	@ 0x448
 8007248:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800724c:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8007250:	4610      	mov	r0, r2
 8007252:	4619      	mov	r1, r3
 8007254:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8007258:	461a      	mov	r2, r3
 800725a:	f00d fcd8 	bl	8014c0e <memcpy>
 800725e:	e00c      	b.n	800727a <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb3e>
    }
    else {
        value._tag_ = 0;
 8007260:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007264:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8007268:	2200      	movs	r2, #0
 800726a:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
        value.empty = (uavcan_primitive_Empty_1_0){};
 800726e:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007272:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8007276:	2200      	movs	r2, #0
 8007278:	701a      	strb	r2, [r3, #0]
    }
    register_access_response.value = value;
 800727a:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800727e:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8007282:	f507 62ad 	add.w	r2, r7, #1384	@ 0x568
 8007286:	f5a2 6289 	sub.w	r2, r2, #1096	@ 0x448
 800728a:	3310      	adds	r3, #16
 800728c:	4611      	mov	r1, r2
 800728e:	f44f 7204 	mov.w	r2, #528	@ 0x210
 8007292:	4618      	mov	r0, r3
 8007294:	f00d fcbb 	bl	8014c0e <memcpy>

    interface->send_response<RegisterAccessResponse>(
 8007298:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800729c:	f2a3 535c 	subw	r3, r3, #1372	@ 0x55c
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 80072a6:	4618      	mov	r0, r3
 80072a8:	f000 fc14 	bl	8007ad4 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 80072ac:	4604      	mov	r4, r0
 80072ae:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80072b2:	f2a3 5164 	subw	r1, r3, #1380	@ 0x564
 80072b6:	f507 704c 	add.w	r0, r7, #816	@ 0x330
 80072ba:	2304      	movs	r3, #4
 80072bc:	9304      	str	r3, [sp, #16]
 80072be:	4a0b      	ldr	r2, [pc, #44]	@ (80072ec <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xbb0>)
 80072c0:	f04f 0300 	mov.w	r3, #0
 80072c4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80072c8:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80072cc:	9300      	str	r3, [sp, #0]
 80072ce:	680b      	ldr	r3, [r1, #0]
 80072d0:	4a07      	ldr	r2, [pc, #28]	@ (80072f0 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xbb4>)
 80072d2:	4601      	mov	r1, r0
 80072d4:	4620      	mov	r0, r4
 80072d6:	f000 fc85 	bl	8007be4 <_ZNK15CyphalInterface13send_responseI22RegisterAccessResponseEEvPNT_4TypeEPhP16CanardRxTransferty14CanardPriority>
        &register_access_response,
        register_access_response_buf,
        transfer,
        uavcan_register_Access_1_0_FIXED_PORT_ID_
    );
}
 80072da:	bf00      	nop
 80072dc:	f207 576c 	addw	r7, r7, #1388	@ 0x56c
 80072e0:	46bd      	mov	sp, r7
 80072e2:	bd90      	pop	{r4, r7, pc}
 80072e4:	20000070 	.word	0x20000070
 80072e8:	48000c00 	.word	0x48000c00
 80072ec:	000f4240 	.word	0x000f4240
 80072f0:	20000660 	.word	0x20000660

080072f4 <send_JS>:
//}




void send_JS(joint_config * jc) {             //float* pos, float* vel, float* eff
 80072f4:	b580      	push	{r7, lr}
 80072f6:	b08c      	sub	sp, #48	@ 0x30
 80072f8:	af06      	add	r7, sp, #24
 80072fa:	6078      	str	r0, [r7, #4]
//	pos.radian = steps_to_rads(tmc5160_position_read(), jc->full_steps);
//	uavcan_si_unit_angular_velocity_Scalar_1_0 vel;
//	vel.radian_per_second = steps_to_rads(tmc5160_velocity_read(), jc->full_steps);
	reg_udral_physics_kinematics_rotation_Planar_0_1 js_msg =
	{
			.angular_position = steps_to_rads(tmc5160_position_read(), jc->full_steps),
 80072fc:	f002 fe3a 	bl	8009f74 <tmc5160_position_read>
 8007300:	4602      	mov	r2, r0
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	685b      	ldr	r3, [r3, #4]
 8007306:	4619      	mov	r1, r3
 8007308:	4610      	mov	r0, r2
 800730a:	f003 f951 	bl	800a5b0 <steps_to_rads>
 800730e:	eef0 7a40 	vmov.f32	s15, s0
			.angular_velocity = steps_to_rads(tmc5160_velocity_read(), jc->full_steps),
			.angular_acceleration = eff_in
	};
 8007312:	edc7 7a03 	vstr	s15, [r7, #12]
			.angular_velocity = steps_to_rads(tmc5160_velocity_read(), jc->full_steps),
 8007316:	f002 fe67 	bl	8009fe8 <tmc5160_velocity_read>
 800731a:	4602      	mov	r2, r0
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	685b      	ldr	r3, [r3, #4]
 8007320:	4619      	mov	r1, r3
 8007322:	4610      	mov	r0, r2
 8007324:	f003 f944 	bl	800a5b0 <steps_to_rads>
 8007328:	eef0 7a40 	vmov.f32	s15, s0
	};
 800732c:	edc7 7a04 	vstr	s15, [r7, #16]
 8007330:	4b0c      	ldr	r3, [pc, #48]	@ (8007364 <send_JS+0x70>)
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	617b      	str	r3, [r7, #20]
    interface->send_msg<JS_msg>(
 8007336:	480c      	ldr	r0, [pc, #48]	@ (8007368 <send_JS+0x74>)
 8007338:	f000 fbcc 	bl	8007ad4 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 800733c:	f107 010c 	add.w	r1, r7, #12
 8007340:	2304      	movs	r3, #4
 8007342:	9304      	str	r3, [sp, #16]
 8007344:	4a09      	ldr	r2, [pc, #36]	@ (800736c <send_JS+0x78>)
 8007346:	f04f 0300 	mov.w	r3, #0
 800734a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800734e:	4b08      	ldr	r3, [pc, #32]	@ (8007370 <send_JS+0x7c>)
 8007350:	9300      	str	r3, [sp, #0]
 8007352:	f240 33e9 	movw	r3, #1001	@ 0x3e9
 8007356:	4a07      	ldr	r2, [pc, #28]	@ (8007374 <send_JS+0x80>)
 8007358:	f000 fc8d 	bl	8007c76 <_ZNK15CyphalInterface8send_msgI6JS_msgEEvPNT_4TypeEPhtS5_y14CanardPriority>
		&js_msg,
		js_buffer,
		AGENT_JS_SUB_PORT,
		&int_transfer_id
	);
}
 800735c:	bf00      	nop
 800735e:	3718      	adds	r7, #24
 8007360:	46bd      	mov	sp, r7
 8007362:	bd80      	pop	{r7, pc}
 8007364:	20000474 	.word	0x20000474
 8007368:	200004d0 	.word	0x200004d0
 800736c:	000f4240 	.word	0x000f4240
 8007370:	20000778 	.word	0x20000778
 8007374:	2000076c 	.word	0x2000076c

08007378 <heartbeat>:
		AGENT_IMU_PORT,
		&int_transfer_id
	);
}

void heartbeat() {
 8007378:	b580      	push	{r7, lr}
 800737a:	b088      	sub	sp, #32
 800737c:	af06      	add	r7, sp, #24
	static uint8_t hbeat_buffer[HBeat::buffer_size];
	static CanardTransferID hbeat_transfer_id = 0;
	static uint32_t uptime = 0;
    uavcan_node_Heartbeat_1_0 heartbeat_msg = {
 800737e:	463b      	mov	r3, r7
 8007380:	2200      	movs	r2, #0
 8007382:	601a      	str	r2, [r3, #0]
 8007384:	605a      	str	r2, [r3, #4]
        .uptime = uptime,
        .health = {uavcan_node_Health_1_0_NOMINAL},
        .mode = {uavcan_node_Mode_1_0_OPERATIONAL}
    };
 8007386:	4b0f      	ldr	r3, [pc, #60]	@ (80073c4 <heartbeat+0x4c>)
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	603b      	str	r3, [r7, #0]
    interface->send_msg<HBeat>(
 800738c:	480e      	ldr	r0, [pc, #56]	@ (80073c8 <heartbeat+0x50>)
 800738e:	f000 fba1 	bl	8007ad4 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 8007392:	4639      	mov	r1, r7
 8007394:	2304      	movs	r3, #4
 8007396:	9304      	str	r3, [sp, #16]
 8007398:	4a0c      	ldr	r2, [pc, #48]	@ (80073cc <heartbeat+0x54>)
 800739a:	f04f 0300 	mov.w	r3, #0
 800739e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80073a2:	4b0b      	ldr	r3, [pc, #44]	@ (80073d0 <heartbeat+0x58>)
 80073a4:	9300      	str	r3, [sp, #0]
 80073a6:	f641 5355 	movw	r3, #7509	@ 0x1d55
 80073aa:	4a0a      	ldr	r2, [pc, #40]	@ (80073d4 <heartbeat+0x5c>)
 80073ac:	f000 fc82 	bl	8007cb4 <_ZNK15CyphalInterface8send_msgI5HBeatEEvPNT_4TypeEPhtS5_y14CanardPriority>
		&heartbeat_msg,
		hbeat_buffer,
		uavcan_node_Heartbeat_1_0_FIXED_PORT_ID_,
		&hbeat_transfer_id
	);
    uptime += 1;
 80073b0:	4b04      	ldr	r3, [pc, #16]	@ (80073c4 <heartbeat+0x4c>)
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	3301      	adds	r3, #1
 80073b6:	4a03      	ldr	r2, [pc, #12]	@ (80073c4 <heartbeat+0x4c>)
 80073b8:	6013      	str	r3, [r2, #0]
}
 80073ba:	bf00      	nop
 80073bc:	3708      	adds	r7, #8
 80073be:	46bd      	mov	sp, r7
 80073c0:	bd80      	pop	{r7, pc}
 80073c2:	bf00      	nop
 80073c4:	20000784 	.word	0x20000784
 80073c8:	200004d0 	.word	0x200004d0
 80073cc:	000f4240 	.word	0x000f4240
 80073d0:	20000783 	.word	0x20000783
 80073d4:	2000077c 	.word	0x2000077c

080073d8 <setup_cyphal>:

void setup_cyphal(FDCAN_HandleTypeDef* handler) {
 80073d8:	b590      	push	{r4, r7, lr}
 80073da:	b08f      	sub	sp, #60	@ 0x3c
 80073dc:	af02      	add	r7, sp, #8
 80073de:	6078      	str	r0, [r7, #4]
	interface = std::shared_ptr<CyphalInterface>(
 80073e0:	4b41      	ldr	r3, [pc, #260]	@ (80074e8 <setup_cyphal+0x110>)
 80073e2:	9300      	str	r3, [sp, #0]
 80073e4:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80073e8:	687a      	ldr	r2, [r7, #4]
 80073ea:	2106      	movs	r1, #6
 80073ec:	483f      	ldr	r0, [pc, #252]	@ (80074ec <setup_cyphal+0x114>)
 80073ee:	f000 fc80 	bl	8007cf2 <_ZN15CyphalInterface10create_bssI5G4CAN15SystemAllocatorJEEEPS_PSt4bytehNT_7HandlerEjDpOT1_R13UtilityConfig>
 80073f2:	4602      	mov	r2, r0
 80073f4:	f107 0308 	add.w	r3, r7, #8
 80073f8:	4611      	mov	r1, r2
 80073fa:	4618      	mov	r0, r3
 80073fc:	f000 fca2 	bl	8007d44 <_ZNSt10shared_ptrI15CyphalInterfaceEC1IS0_vEEPT_>
		         // memory location, node_id, fdcan handler, messages memory pool, utils ref
		CyphalInterface::create_bss<G4CAN, SystemAllocator>(buffer, JOINT_N, handler, 400, utilities)
	);
 8007400:	f107 0308 	add.w	r3, r7, #8
 8007404:	4619      	mov	r1, r3
 8007406:	483a      	ldr	r0, [pc, #232]	@ (80074f0 <setup_cyphal+0x118>)
 8007408:	f000 fcab 	bl	8007d62 <_ZNSt10shared_ptrI15CyphalInterfaceEaSEOS1_>
	interface = std::shared_ptr<CyphalInterface>(
 800740c:	f107 0308 	add.w	r3, r7, #8
 8007410:	4618      	mov	r0, r3
 8007412:	f7fe ff2a 	bl	800626a <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
	h_reader = new HBeatReader(interface);
 8007416:	f44f 700e 	mov.w	r0, #568	@ 0x238
 800741a:	f00c fa30 	bl	801387e <_Znwj>
 800741e:	4603      	mov	r3, r0
 8007420:	461c      	mov	r4, r3
 8007422:	f107 0310 	add.w	r3, r7, #16
 8007426:	4932      	ldr	r1, [pc, #200]	@ (80074f0 <setup_cyphal+0x118>)
 8007428:	4618      	mov	r0, r3
 800742a:	f7fe ff0e 	bl	800624a <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 800742e:	f107 0310 	add.w	r3, r7, #16
 8007432:	4619      	mov	r1, r3
 8007434:	4620      	mov	r0, r4
 8007436:	f7fe ff25 	bl	8006284 <_ZN11HBeatReaderC1ESt10shared_ptrI15CyphalInterfaceE>
 800743a:	4b2e      	ldr	r3, [pc, #184]	@ (80074f4 <setup_cyphal+0x11c>)
 800743c:	601c      	str	r4, [r3, #0]
 800743e:	f107 0310 	add.w	r3, r7, #16
 8007442:	4618      	mov	r0, r3
 8007444:	f7fe ff11 	bl	800626a <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
	js_reader = new JSReader(interface);
 8007448:	f44f 700e 	mov.w	r0, #568	@ 0x238
 800744c:	f00c fa17 	bl	801387e <_Znwj>
 8007450:	4603      	mov	r3, r0
 8007452:	461c      	mov	r4, r3
 8007454:	f107 0318 	add.w	r3, r7, #24
 8007458:	4925      	ldr	r1, [pc, #148]	@ (80074f0 <setup_cyphal+0x118>)
 800745a:	4618      	mov	r0, r3
 800745c:	f7fe fef5 	bl	800624a <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 8007460:	f107 0318 	add.w	r3, r7, #24
 8007464:	4619      	mov	r1, r3
 8007466:	4620      	mov	r0, r4
 8007468:	f7fe ff3c 	bl	80062e4 <_ZN8JSReaderC1ESt10shared_ptrI15CyphalInterfaceE>
 800746c:	4b22      	ldr	r3, [pc, #136]	@ (80074f8 <setup_cyphal+0x120>)
 800746e:	601c      	str	r4, [r3, #0]
 8007470:	f107 0318 	add.w	r3, r7, #24
 8007474:	4618      	mov	r0, r3
 8007476:	f7fe fef8 	bl	800626a <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
	reg_access_service = new RegisterAccessReader(interface);
 800747a:	f44f 700e 	mov.w	r0, #568	@ 0x238
 800747e:	f00c f9fe 	bl	801387e <_Znwj>
 8007482:	4603      	mov	r3, r0
 8007484:	461c      	mov	r4, r3
 8007486:	f107 0320 	add.w	r3, r7, #32
 800748a:	4919      	ldr	r1, [pc, #100]	@ (80074f0 <setup_cyphal+0x118>)
 800748c:	4618      	mov	r0, r3
 800748e:	f7fe fedc 	bl	800624a <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 8007492:	f107 0320 	add.w	r3, r7, #32
 8007496:	4619      	mov	r1, r3
 8007498:	4620      	mov	r0, r4
 800749a:	f7ff f92b 	bl	80066f4 <_ZN20RegisterAccessReaderC1ESt10shared_ptrI15CyphalInterfaceE>
 800749e:	4b17      	ldr	r3, [pc, #92]	@ (80074fc <setup_cyphal+0x124>)
 80074a0:	601c      	str	r4, [r3, #0]
 80074a2:	f107 0320 	add.w	r3, r7, #32
 80074a6:	4618      	mov	r0, r3
 80074a8:	f7fe fedf 	bl	800626a <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
	nireader = new NodeInfoReader(interface);
 80074ac:	f44f 700e 	mov.w	r0, #568	@ 0x238
 80074b0:	f00c f9e5 	bl	801387e <_Znwj>
 80074b4:	4603      	mov	r3, r0
 80074b6:	461c      	mov	r4, r3
 80074b8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80074bc:	490c      	ldr	r1, [pc, #48]	@ (80074f0 <setup_cyphal+0x118>)
 80074be:	4618      	mov	r0, r3
 80074c0:	f7fe fec3 	bl	800624a <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 80074c4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80074c8:	4619      	mov	r1, r3
 80074ca:	4620      	mov	r0, r4
 80074cc:	f7ff f80a 	bl	80064e4 <_ZN14NodeInfoReaderC1ESt10shared_ptrI15CyphalInterfaceE>
 80074d0:	4b0b      	ldr	r3, [pc, #44]	@ (8007500 <setup_cyphal+0x128>)
 80074d2:	601c      	str	r4, [r3, #0]
 80074d4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80074d8:	4618      	mov	r0, r3
 80074da:	f7fe fec6 	bl	800626a <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
}
 80074de:	bf00      	nop
 80074e0:	3734      	adds	r7, #52	@ 0x34
 80074e2:	46bd      	mov	sp, r7
 80074e4:	bd90      	pop	{r4, r7, pc}
 80074e6:	bf00      	nop
 80074e8:	200004d8 	.word	0x200004d8
 80074ec:	20000478 	.word	0x20000478
 80074f0:	200004d0 	.word	0x200004d0
 80074f4:	200004f8 	.word	0x200004f8
 80074f8:	20000518 	.word	0x20000518
 80074fc:	2000065c 	.word	0x2000065c
 8007500:	2000051c 	.word	0x2000051c

08007504 <cyphal_loop>:

void cyphal_loop() {
 8007504:	b580      	push	{r7, lr}
 8007506:	af00      	add	r7, sp, #0
    interface->loop();
 8007508:	4804      	ldr	r0, [pc, #16]	@ (800751c <cyphal_loop+0x18>)
 800750a:	f000 fae3 	bl	8007ad4 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 800750e:	4603      	mov	r3, r0
 8007510:	4618      	mov	r0, r3
 8007512:	f009 fbf3 	bl	8010cfc <_ZN15CyphalInterface4loopEv>
}
 8007516:	bf00      	nop
 8007518:	bd80      	pop	{r7, pc}
 800751a:	bf00      	nop
 800751c:	200004d0 	.word	0x200004d0

08007520 <cyphal_can_starter>:

void cyphal_can_starter(FDCAN_HandleTypeDef* hfdcan)
{
 8007520:	b580      	push	{r7, lr}
 8007522:	b08c      	sub	sp, #48	@ 0x30
 8007524:	af02      	add	r7, sp, #8
 8007526:	6078      	str	r0, [r7, #4]

	CanardFilter cyphal_filter_for_node_id = canardMakeFilterForServices(JOINT_N);
 8007528:	f107 0320 	add.w	r3, r7, #32
 800752c:	2106      	movs	r1, #6
 800752e:	4618      	mov	r0, r3
 8007530:	f00c f956 	bl	80137e0 <canardMakeFilterForServices>
	CanardFilter cyphal_filter_for_JS = canardMakeFilterForSubject(JS_SUB_PORT_ID);//JS_SUB_PORT_ID //1121
 8007534:	f107 0318 	add.w	r3, r7, #24
 8007538:	f240 4166 	movw	r1, #1126	@ 0x466
 800753c:	4618      	mov	r0, r3
 800753e:	f00c f92f 	bl	80137a0 <canardMakeFilterForSubject>
	CanardFilter cyphal_filter_for_HB = canardMakeFilterForSubject(7509);//JS_SUB_PORT_ID
 8007542:	f107 0310 	add.w	r3, r7, #16
 8007546:	f641 5155 	movw	r1, #7509	@ 0x1d55
 800754a:	4618      	mov	r0, r3
 800754c:	f00c f928 	bl	80137a0 <canardMakeFilterForSubject>
	CanardFilter cyphal_filter_consolidated = canardConsolidateFilters(&cyphal_filter_for_node_id, &cyphal_filter_for_JS);
 8007550:	f107 0308 	add.w	r3, r7, #8
 8007554:	f107 0218 	add.w	r2, r7, #24
 8007558:	f107 0120 	add.w	r1, r7, #32
 800755c:	4618      	mov	r0, r3
 800755e:	f00c f961 	bl	8013824 <canardConsolidateFilters>

	static FDCAN_FilterTypeDef sFilterConfig;
	static FDCAN_FilterTypeDef hbFilterConfig;
	static FDCAN_FilterTypeDef niFilterConfig;

	niFilterConfig.IdType = FDCAN_EXTENDED_ID;
 8007562:	4b4c      	ldr	r3, [pc, #304]	@ (8007694 <cyphal_can_starter+0x174>)
 8007564:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8007568:	601a      	str	r2, [r3, #0]
	niFilterConfig.FilterIndex = 0;
 800756a:	4b4a      	ldr	r3, [pc, #296]	@ (8007694 <cyphal_can_starter+0x174>)
 800756c:	2200      	movs	r2, #0
 800756e:	605a      	str	r2, [r3, #4]
	niFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8007570:	4b48      	ldr	r3, [pc, #288]	@ (8007694 <cyphal_can_starter+0x174>)
 8007572:	2202      	movs	r2, #2
 8007574:	609a      	str	r2, [r3, #8]
	niFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8007576:	4b47      	ldr	r3, [pc, #284]	@ (8007694 <cyphal_can_starter+0x174>)
 8007578:	2201      	movs	r2, #1
 800757a:	60da      	str	r2, [r3, #12]
	niFilterConfig.FilterID1 =  cyphal_filter_for_node_id.extended_can_id;
 800757c:	6a3b      	ldr	r3, [r7, #32]
 800757e:	4a45      	ldr	r2, [pc, #276]	@ (8007694 <cyphal_can_starter+0x174>)
 8007580:	6113      	str	r3, [r2, #16]
	niFilterConfig.FilterID2 =  cyphal_filter_for_node_id.extended_mask;
 8007582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007584:	4a43      	ldr	r2, [pc, #268]	@ (8007694 <cyphal_can_starter+0x174>)
 8007586:	6153      	str	r3, [r2, #20]

	sFilterConfig.IdType = FDCAN_EXTENDED_ID;
 8007588:	4b43      	ldr	r3, [pc, #268]	@ (8007698 <cyphal_can_starter+0x178>)
 800758a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800758e:	601a      	str	r2, [r3, #0]
	sFilterConfig.FilterIndex = 1;
 8007590:	4b41      	ldr	r3, [pc, #260]	@ (8007698 <cyphal_can_starter+0x178>)
 8007592:	2201      	movs	r2, #1
 8007594:	605a      	str	r2, [r3, #4]
	sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8007596:	4b40      	ldr	r3, [pc, #256]	@ (8007698 <cyphal_can_starter+0x178>)
 8007598:	2202      	movs	r2, #2
 800759a:	609a      	str	r2, [r3, #8]
	sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 800759c:	4b3e      	ldr	r3, [pc, #248]	@ (8007698 <cyphal_can_starter+0x178>)
 800759e:	2201      	movs	r2, #1
 80075a0:	60da      	str	r2, [r3, #12]
	sFilterConfig.FilterID1 =  cyphal_filter_for_JS.extended_can_id;
 80075a2:	69bb      	ldr	r3, [r7, #24]
 80075a4:	4a3c      	ldr	r2, [pc, #240]	@ (8007698 <cyphal_can_starter+0x178>)
 80075a6:	6113      	str	r3, [r2, #16]
	sFilterConfig.FilterID2 =  cyphal_filter_for_JS.extended_mask;
 80075a8:	69fb      	ldr	r3, [r7, #28]
 80075aa:	4a3b      	ldr	r2, [pc, #236]	@ (8007698 <cyphal_can_starter+0x178>)
 80075ac:	6153      	str	r3, [r2, #20]

	hbFilterConfig.IdType = FDCAN_EXTENDED_ID;
 80075ae:	4b3b      	ldr	r3, [pc, #236]	@ (800769c <cyphal_can_starter+0x17c>)
 80075b0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80075b4:	601a      	str	r2, [r3, #0]
	hbFilterConfig.FilterIndex = 2;
 80075b6:	4b39      	ldr	r3, [pc, #228]	@ (800769c <cyphal_can_starter+0x17c>)
 80075b8:	2202      	movs	r2, #2
 80075ba:	605a      	str	r2, [r3, #4]
	hbFilterConfig.FilterType = FDCAN_FILTER_MASK;
 80075bc:	4b37      	ldr	r3, [pc, #220]	@ (800769c <cyphal_can_starter+0x17c>)
 80075be:	2202      	movs	r2, #2
 80075c0:	609a      	str	r2, [r3, #8]
	hbFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80075c2:	4b36      	ldr	r3, [pc, #216]	@ (800769c <cyphal_can_starter+0x17c>)
 80075c4:	2201      	movs	r2, #1
 80075c6:	60da      	str	r2, [r3, #12]
	hbFilterConfig.FilterID1 =  cyphal_filter_for_HB.extended_can_id;
 80075c8:	693b      	ldr	r3, [r7, #16]
 80075ca:	4a34      	ldr	r2, [pc, #208]	@ (800769c <cyphal_can_starter+0x17c>)
 80075cc:	6113      	str	r3, [r2, #16]
	hbFilterConfig.FilterID2 =  cyphal_filter_for_HB.extended_mask;
 80075ce:	697b      	ldr	r3, [r7, #20]
 80075d0:	4a32      	ldr	r2, [pc, #200]	@ (800769c <cyphal_can_starter+0x17c>)
 80075d2:	6153      	str	r3, [r2, #20]



	if (HAL_FDCAN_ConfigGlobalFilter(hfdcan, FDCAN_REJECT, FDCAN_REJECT, FDCAN_REJECT, FDCAN_REJECT) != HAL_OK)
 80075d4:	2302      	movs	r3, #2
 80075d6:	9300      	str	r3, [sp, #0]
 80075d8:	2302      	movs	r3, #2
 80075da:	2202      	movs	r2, #2
 80075dc:	2102      	movs	r1, #2
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	f003 fe4e 	bl	800b280 <HAL_FDCAN_ConfigGlobalFilter>
 80075e4:	4603      	mov	r3, r0
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	bf14      	ite	ne
 80075ea:	2301      	movne	r3, #1
 80075ec:	2300      	moveq	r3, #0
 80075ee:	b2db      	uxtb	r3, r3
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d001      	beq.n	80075f8 <cyphal_can_starter+0xd8>
	{
	  Error_Handler();
 80075f4:	f7fa fd93 	bl	800211e <Error_Handler>
	}
	if (HAL_FDCAN_ConfigFilter(hfdcan, &niFilterConfig) != HAL_OK) {
 80075f8:	4926      	ldr	r1, [pc, #152]	@ (8007694 <cyphal_can_starter+0x174>)
 80075fa:	6878      	ldr	r0, [r7, #4]
 80075fc:	f003 fde6 	bl	800b1cc <HAL_FDCAN_ConfigFilter>
 8007600:	4603      	mov	r3, r0
 8007602:	2b00      	cmp	r3, #0
 8007604:	bf14      	ite	ne
 8007606:	2301      	movne	r3, #1
 8007608:	2300      	moveq	r3, #0
 800760a:	b2db      	uxtb	r3, r3
 800760c:	2b00      	cmp	r3, #0
 800760e:	d001      	beq.n	8007614 <cyphal_can_starter+0xf4>
	  Error_Handler();
 8007610:	f7fa fd85 	bl	800211e <Error_Handler>
	}
	if (HAL_FDCAN_ConfigFilter(hfdcan, &sFilterConfig) != HAL_OK) {
 8007614:	4920      	ldr	r1, [pc, #128]	@ (8007698 <cyphal_can_starter+0x178>)
 8007616:	6878      	ldr	r0, [r7, #4]
 8007618:	f003 fdd8 	bl	800b1cc <HAL_FDCAN_ConfigFilter>
 800761c:	4603      	mov	r3, r0
 800761e:	2b00      	cmp	r3, #0
 8007620:	bf14      	ite	ne
 8007622:	2301      	movne	r3, #1
 8007624:	2300      	moveq	r3, #0
 8007626:	b2db      	uxtb	r3, r3
 8007628:	2b00      	cmp	r3, #0
 800762a:	d001      	beq.n	8007630 <cyphal_can_starter+0x110>
	  Error_Handler();
 800762c:	f7fa fd77 	bl	800211e <Error_Handler>
	}
	if (HAL_FDCAN_ConfigFilter(hfdcan, &hbFilterConfig) != HAL_OK) {
 8007630:	491a      	ldr	r1, [pc, #104]	@ (800769c <cyphal_can_starter+0x17c>)
 8007632:	6878      	ldr	r0, [r7, #4]
 8007634:	f003 fdca 	bl	800b1cc <HAL_FDCAN_ConfigFilter>
 8007638:	4603      	mov	r3, r0
 800763a:	2b00      	cmp	r3, #0
 800763c:	bf14      	ite	ne
 800763e:	2301      	movne	r3, #1
 8007640:	2300      	moveq	r3, #0
 8007642:	b2db      	uxtb	r3, r3
 8007644:	2b00      	cmp	r3, #0
 8007646:	d001      	beq.n	800764c <cyphal_can_starter+0x12c>
	  Error_Handler();
 8007648:	f7fa fd69 	bl	800211e <Error_Handler>
	}

	if (HAL_FDCAN_ConfigTxDelayCompensation(hfdcan, 5, 0) != HAL_OK) {
 800764c:	2200      	movs	r2, #0
 800764e:	2105      	movs	r1, #5
 8007650:	6878      	ldr	r0, [r7, #4]
 8007652:	f003 fe46 	bl	800b2e2 <HAL_FDCAN_ConfigTxDelayCompensation>
 8007656:	4603      	mov	r3, r0
 8007658:	2b00      	cmp	r3, #0
 800765a:	bf14      	ite	ne
 800765c:	2301      	movne	r3, #1
 800765e:	2300      	moveq	r3, #0
 8007660:	b2db      	uxtb	r3, r3
 8007662:	2b00      	cmp	r3, #0
 8007664:	d001      	beq.n	800766a <cyphal_can_starter+0x14a>
	  Error_Handler();
 8007666:	f7fa fd5a 	bl	800211e <Error_Handler>
	}
	if (HAL_FDCAN_EnableTxDelayCompensation(hfdcan) != HAL_OK) {
 800766a:	6878      	ldr	r0, [r7, #4]
 800766c:	f003 fe5b 	bl	800b326 <HAL_FDCAN_EnableTxDelayCompensation>
 8007670:	4603      	mov	r3, r0
 8007672:	2b00      	cmp	r3, #0
 8007674:	bf14      	ite	ne
 8007676:	2301      	movne	r3, #1
 8007678:	2300      	moveq	r3, #0
 800767a:	b2db      	uxtb	r3, r3
 800767c:	2b00      	cmp	r3, #0
 800767e:	d001      	beq.n	8007684 <cyphal_can_starter+0x164>
	  Error_Handler();
 8007680:	f7fa fd4d 	bl	800211e <Error_Handler>
//	if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
//	{
//	  Error_Handler();
//	}

	HAL_FDCAN_Start(hfdcan);
 8007684:	6878      	ldr	r0, [r7, #4]
 8007686:	f003 fe6f 	bl	800b368 <HAL_FDCAN_Start>
}
 800768a:	bf00      	nop
 800768c:	3728      	adds	r7, #40	@ 0x28
 800768e:	46bd      	mov	sp, r7
 8007690:	bd80      	pop	{r7, pc}
 8007692:	bf00      	nop
 8007694:	200007b8 	.word	0x200007b8
 8007698:	20000788 	.word	0x20000788
 800769c:	200007a0 	.word	0x200007a0

080076a0 <calib_move>:


void calib_move(joint_config * jc)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b086      	sub	sp, #24
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
	int8_t Kp = 100;
 80076a8:	2364      	movs	r3, #100	@ 0x64
 80076aa:	74fb      	strb	r3, [r7, #19]
	uint32_t epsilon = 10;
 80076ac:	230a      	movs	r3, #10
 80076ae:	60fb      	str	r3, [r7, #12]
	uint32_t deviation = 0;
 80076b0:	2300      	movs	r3, #0
 80076b2:	617b      	str	r3, [r7, #20]
	deviation = jc->zero_enc - enc_angle;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	6a1b      	ldr	r3, [r3, #32]
 80076b8:	4a15      	ldr	r2, [pc, #84]	@ (8007710 <calib_move+0x70>)
 80076ba:	8812      	ldrh	r2, [r2, #0]
 80076bc:	1a9b      	subs	r3, r3, r2
 80076be:	617b      	str	r3, [r7, #20]
	while(deviation > epsilon)
 80076c0:	e01a      	b.n	80076f8 <calib_move+0x58>
	{
		as50_readAngle(&enc_angle, 100);
 80076c2:	2164      	movs	r1, #100	@ 0x64
 80076c4:	4812      	ldr	r0, [pc, #72]	@ (8007710 <calib_move+0x70>)
 80076c6:	f7fa f84f 	bl	8001768 <as50_readAngle>
		deviation = jc->direction * (jc->zero_enc - enc_angle);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80076d0:	4619      	mov	r1, r3
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	6a1b      	ldr	r3, [r3, #32]
 80076d6:	4a0e      	ldr	r2, [pc, #56]	@ (8007710 <calib_move+0x70>)
 80076d8:	8812      	ldrh	r2, [r2, #0]
 80076da:	1a9b      	subs	r3, r3, r2
 80076dc:	fb01 f303 	mul.w	r3, r1, r3
 80076e0:	617b      	str	r3, [r7, #20]
		tmc5160_move(deviation * Kp);
 80076e2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80076e6:	697a      	ldr	r2, [r7, #20]
 80076e8:	fb02 f303 	mul.w	r3, r2, r3
 80076ec:	4618      	mov	r0, r3
 80076ee:	f002 fa97 	bl	8009c20 <tmc5160_move>
		HAL_Delay(1);
 80076f2:	2001      	movs	r0, #1
 80076f4:	f003 f856 	bl	800a7a4 <HAL_Delay>
	while(deviation > epsilon)
 80076f8:	697a      	ldr	r2, [r7, #20]
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	429a      	cmp	r2, r3
 80076fe:	d8e0      	bhi.n	80076c2 <calib_move+0x22>
	}
	tmc5160_stop();
 8007700:	f002 fe48 	bl	800a394 <tmc5160_stop>
	tmc5160_set_zero();
 8007704:	f002 fe06 	bl	800a314 <tmc5160_set_zero>
}
 8007708:	bf00      	nop
 800770a:	3718      	adds	r7, #24
 800770c:	46bd      	mov	sp, r7
 800770e:	bd80      	pop	{r7, pc}
 8007710:	20000472 	.word	0x20000472

08007714 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_destroyEv>:
      _M_destroy() noexcept
 8007714:	b580      	push	{r7, lr}
 8007716:	b082      	sub	sp, #8
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
      { delete this; }
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2b00      	cmp	r3, #0
 8007720:	d005      	beq.n	800772e <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_destroyEv+0x1a>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	3304      	adds	r3, #4
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	6878      	ldr	r0, [r7, #4]
 800772c:	4798      	blx	r3
 800772e:	bf00      	nop
 8007730:	3708      	adds	r7, #8
 8007732:	46bd      	mov	sp, r7
 8007734:	bd80      	pop	{r7, pc}

08007736 <_ZNSt14_Function_baseC1Ev>:
    _Function_base() = default;
 8007736:	b480      	push	{r7}
 8007738:	b083      	sub	sp, #12
 800773a:	af00      	add	r7, sp, #0
 800773c:	6078      	str	r0, [r7, #4]
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	461a      	mov	r2, r3
 8007742:	2300      	movs	r3, #0
 8007744:	6013      	str	r3, [r2, #0]
 8007746:	6053      	str	r3, [r2, #4]
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2200      	movs	r2, #0
 800774c:	609a      	str	r2, [r3, #8]
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	4618      	mov	r0, r3
 8007752:	370c      	adds	r7, #12
 8007754:	46bd      	mov	sp, r7
 8007756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775a:	4770      	bx	lr

0800775c <_ZNSt8functionIFyvEEC1ERKS1_>:
       *  @post `bool(*this) == bool(__x)`
       *
       *  The newly-created %function contains a copy of the target of
       *  `__x` (if it has one).
       */
      function(const function& __x)
 800775c:	b580      	push	{r7, lr}
 800775e:	b082      	sub	sp, #8
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
 8007764:	6039      	str	r1, [r7, #0]
      : _Function_base()
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	461a      	mov	r2, r3
 800776a:	2300      	movs	r3, #0
 800776c:	6013      	str	r3, [r2, #0]
 800776e:	6053      	str	r3, [r2, #4]
 8007770:	6093      	str	r3, [r2, #8]
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	4618      	mov	r0, r3
 8007776:	f7ff ffde 	bl	8007736 <_ZNSt14_Function_baseC1Ev>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2200      	movs	r2, #0
 800777e:	60da      	str	r2, [r3, #12]
      {
	if (static_cast<bool>(__x))
 8007780:	6838      	ldr	r0, [r7, #0]
 8007782:	f000 fb21 	bl	8007dc8 <_ZNKSt8functionIFyvEEcvbEv>
 8007786:	4603      	mov	r3, r0
 8007788:	2b00      	cmp	r3, #0
 800778a:	d00d      	beq.n	80077a8 <_ZNSt8functionIFyvEEC1ERKS1_+0x4c>
	  {
	    __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
 800778c:	683b      	ldr	r3, [r7, #0]
 800778e:	689b      	ldr	r3, [r3, #8]
 8007790:	6878      	ldr	r0, [r7, #4]
 8007792:	6839      	ldr	r1, [r7, #0]
 8007794:	2202      	movs	r2, #2
 8007796:	4798      	blx	r3
	    _M_invoker = __x._M_invoker;
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	68da      	ldr	r2, [r3, #12]
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	60da      	str	r2, [r3, #12]
	    _M_manager = __x._M_manager;
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	689a      	ldr	r2, [r3, #8]
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	609a      	str	r2, [r3, #8]
	  }
      }
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	4618      	mov	r0, r3
 80077ac:	3708      	adds	r7, #8
 80077ae:	46bd      	mov	sp, r7
 80077b0:	bd80      	pop	{r7, pc}

080077b2 <_ZNSt8functionIFvvEEC1ERKS1_>:
      function(const function& __x)
 80077b2:	b580      	push	{r7, lr}
 80077b4:	b082      	sub	sp, #8
 80077b6:	af00      	add	r7, sp, #0
 80077b8:	6078      	str	r0, [r7, #4]
 80077ba:	6039      	str	r1, [r7, #0]
      : _Function_base()
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	461a      	mov	r2, r3
 80077c0:	2300      	movs	r3, #0
 80077c2:	6013      	str	r3, [r2, #0]
 80077c4:	6053      	str	r3, [r2, #4]
 80077c6:	6093      	str	r3, [r2, #8]
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	4618      	mov	r0, r3
 80077cc:	f7ff ffb3 	bl	8007736 <_ZNSt14_Function_baseC1Ev>
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2200      	movs	r2, #0
 80077d4:	60da      	str	r2, [r3, #12]
	if (static_cast<bool>(__x))
 80077d6:	6838      	ldr	r0, [r7, #0]
 80077d8:	f000 fb06 	bl	8007de8 <_ZNKSt8functionIFvvEEcvbEv>
 80077dc:	4603      	mov	r3, r0
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d00d      	beq.n	80077fe <_ZNSt8functionIFvvEEC1ERKS1_+0x4c>
	    __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
 80077e2:	683b      	ldr	r3, [r7, #0]
 80077e4:	689b      	ldr	r3, [r3, #8]
 80077e6:	6878      	ldr	r0, [r7, #4]
 80077e8:	6839      	ldr	r1, [r7, #0]
 80077ea:	2202      	movs	r2, #2
 80077ec:	4798      	blx	r3
	    _M_invoker = __x._M_invoker;
 80077ee:	683b      	ldr	r3, [r7, #0]
 80077f0:	68da      	ldr	r2, [r3, #12]
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	60da      	str	r2, [r3, #12]
	    _M_manager = __x._M_manager;
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	689a      	ldr	r2, [r3, #8]
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	609a      	str	r2, [r3, #8]
      }
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	4618      	mov	r0, r3
 8007802:	3708      	adds	r7, #8
 8007804:	46bd      	mov	sp, r7
 8007806:	bd80      	pop	{r7, pc}

08007808 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEcvbEv>:
      get_deleter() const noexcept
      { return _M_t._M_deleter(); }

      /// Return @c true if the stored pointer is not null.
      _GLIBCXX23_CONSTEXPR
      explicit operator bool() const noexcept
 8007808:	b580      	push	{r7, lr}
 800780a:	b082      	sub	sp, #8
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
      { return get() == pointer() ? false : true; }
 8007810:	6878      	ldr	r0, [r7, #4]
 8007812:	f000 faf9 	bl	8007e08 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE3getEv>
 8007816:	4603      	mov	r3, r0
 8007818:	2b00      	cmp	r3, #0
 800781a:	bf14      	ite	ne
 800781c:	2301      	movne	r3, #1
 800781e:	2300      	moveq	r3, #0
 8007820:	b2db      	uxtb	r3, r3
 8007822:	4618      	mov	r0, r3
 8007824:	3708      	adds	r7, #8
 8007826:	46bd      	mov	sp, r7
 8007828:	bd80      	pop	{r7, pc}

0800782a <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEptEv>:
      operator->() const noexcept
 800782a:	b580      	push	{r7, lr}
 800782c:	b082      	sub	sp, #8
 800782e:	af00      	add	r7, sp, #0
 8007830:	6078      	str	r0, [r7, #4]
	return get();
 8007832:	6878      	ldr	r0, [r7, #4]
 8007834:	f000 fae8 	bl	8007e08 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE3getEv>
 8007838:	4603      	mov	r3, r0
      }
 800783a:	4618      	mov	r0, r3
 800783c:	3708      	adds	r7, #8
 800783e:	46bd      	mov	sp, r7
 8007840:	bd80      	pop	{r7, pc}

08007842 <_ZNSt15__uniq_ptr_dataI19AbstractCANProviderSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEPS0_>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 8007842:	b580      	push	{r7, lr}
 8007844:	b082      	sub	sp, #8
 8007846:	af00      	add	r7, sp, #0
 8007848:	6078      	str	r0, [r7, #4]
 800784a:	6039      	str	r1, [r7, #0]
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	683a      	ldr	r2, [r7, #0]
 8007850:	4611      	mov	r1, r2
 8007852:	4618      	mov	r0, r3
 8007854:	f000 fae5 	bl	8007e22 <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EEC1EPS0_>
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	4618      	mov	r0, r3
 800785c:	3708      	adds	r7, #8
 800785e:	46bd      	mov	sp, r7
 8007860:	bd80      	pop	{r7, pc}

08007862 <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEC1IS2_vEEPS0_>:
	unique_ptr(pointer __p) noexcept
 8007862:	b580      	push	{r7, lr}
 8007864:	b082      	sub	sp, #8
 8007866:	af00      	add	r7, sp, #0
 8007868:	6078      	str	r0, [r7, #4]
 800786a:	6039      	str	r1, [r7, #0]
	: _M_t(__p)
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	6839      	ldr	r1, [r7, #0]
 8007870:	4618      	mov	r0, r3
 8007872:	f7ff ffe6 	bl	8007842 <_ZNSt15__uniq_ptr_dataI19AbstractCANProviderSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEPS0_>
        { }
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	4618      	mov	r0, r3
 800787a:	3708      	adds	r7, #8
 800787c:	46bd      	mov	sp, r7
 800787e:	bd80      	pop	{r7, pc}

08007880 <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EED1Ev>:
      ~unique_ptr() noexcept
 8007880:	b590      	push	{r4, r7, lr}
 8007882:	b085      	sub	sp, #20
 8007884:	af00      	add	r7, sp, #0
 8007886:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	4618      	mov	r0, r3
 800788c:	f000 fadd 	bl	8007e4a <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE6_M_ptrEv>
 8007890:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d00c      	beq.n	80078b4 <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 800789a:	6878      	ldr	r0, [r7, #4]
 800789c:	f000 fae2 	bl	8007e64 <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EE11get_deleterEv>
 80078a0:	4604      	mov	r4, r0
 80078a2:	68f8      	ldr	r0, [r7, #12]
 80078a4:	f000 faeb 	bl	8007e7e <_ZSt4moveIRP19AbstractCANProviderEONSt16remove_referenceIT_E4typeEOS4_>
 80078a8:	4603      	mov	r3, r0
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	4619      	mov	r1, r3
 80078ae:	4620      	mov	r0, r4
 80078b0:	f000 faf0 	bl	8007e94 <_ZNKSt14default_deleteI19AbstractCANProviderEclEPS0_>
	__ptr = pointer();
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	2200      	movs	r2, #0
 80078b8:	601a      	str	r2, [r3, #0]
      }
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	4618      	mov	r0, r3
 80078be:	3714      	adds	r7, #20
 80078c0:	46bd      	mov	sp, r7
 80078c2:	bd90      	pop	{r4, r7, pc}

080078c4 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EED1Ev>:
      ~__shared_count() noexcept
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b082      	sub	sp, #8
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
	if (_M_pi != nullptr)
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d004      	beq.n	80078de <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EED1Ev+0x1a>
	  _M_pi->_M_release();
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	4618      	mov	r0, r3
 80078da:	f7fa fc41 	bl	8002160 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_releaseEv>
      }
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	4618      	mov	r0, r3
 80078e2:	3708      	adds	r7, #8
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bd80      	pop	{r7, pc}

080078e8 <_ZNSt8functionIFyvEEC1IRS0_vEEOT_>:
       */
      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 2774. std::function construction vs assignment
      template<typename _Functor,
	       typename _Constraints = _Requires<_Callable<_Functor>>>
	function(_Functor&& __f)
 80078e8:	b590      	push	{r4, r7, lr}
 80078ea:	b083      	sub	sp, #12
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
 80078f0:	6039      	str	r1, [r7, #0]
	noexcept(_Handler<_Functor>::template _S_nothrow_init<_Functor>())
	: _Function_base()
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	461a      	mov	r2, r3
 80078f6:	2300      	movs	r3, #0
 80078f8:	6013      	str	r3, [r2, #0]
 80078fa:	6053      	str	r3, [r2, #4]
 80078fc:	6093      	str	r3, [r2, #8]
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	4618      	mov	r0, r3
 8007902:	f7ff ff18 	bl	8007736 <_ZNSt14_Function_baseC1Ev>
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2200      	movs	r2, #0
 800790a:	60da      	str	r2, [r3, #12]
	      "std::function target must be constructible from the "
	      "constructor argument");

	  using _My_handler = _Handler<_Functor>;

	  if (_My_handler::_M_not_empty_function(__f))
 800790c:	6838      	ldr	r0, [r7, #0]
 800790e:	f000 fad2 	bl	8007eb6 <_ZNSt14_Function_base13_Base_managerIPFyvEE21_M_not_empty_functionIS1_EEbPT_>
 8007912:	4603      	mov	r3, r0
 8007914:	2b00      	cmp	r3, #0
 8007916:	d00e      	beq.n	8007936 <_ZNSt8functionIFyvEEC1IRS0_vEEOT_+0x4e>
	    {
	      _My_handler::_M_init_functor(_M_functor,
 8007918:	687c      	ldr	r4, [r7, #4]
 800791a:	6838      	ldr	r0, [r7, #0]
 800791c:	f000 fadb 	bl	8007ed6 <_ZSt7forwardIRFyvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8007920:	4603      	mov	r3, r0
 8007922:	4619      	mov	r1, r3
 8007924:	4620      	mov	r0, r4
 8007926:	f000 fae1 	bl	8007eec <_ZNSt14_Function_base13_Base_managerIPFyvEE15_M_init_functorIRS1_EEvRSt9_Any_dataOT_>
					   std::forward<_Functor>(__f));
	      _M_invoker = &_My_handler::_M_invoke;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	4a04      	ldr	r2, [pc, #16]	@ (8007940 <_ZNSt8functionIFyvEEC1IRS0_vEEOT_+0x58>)
 800792e:	60da      	str	r2, [r3, #12]
	      _M_manager = &_My_handler::_M_manager;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	4a04      	ldr	r2, [pc, #16]	@ (8007944 <_ZNSt8functionIFyvEEC1IRS0_vEEOT_+0x5c>)
 8007934:	609a      	str	r2, [r3, #8]
	    }
	}
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	4618      	mov	r0, r3
 800793a:	370c      	adds	r7, #12
 800793c:	46bd      	mov	sp, r7
 800793e:	bd90      	pop	{r4, r7, pc}
 8007940:	08007f11 	.word	0x08007f11
 8007944:	08007f35 	.word	0x08007f35

08007948 <_ZNSt8functionIFvvEEC1IRS0_vEEOT_>:
	function(_Functor&& __f)
 8007948:	b590      	push	{r4, r7, lr}
 800794a:	b083      	sub	sp, #12
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
 8007950:	6039      	str	r1, [r7, #0]
	: _Function_base()
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	461a      	mov	r2, r3
 8007956:	2300      	movs	r3, #0
 8007958:	6013      	str	r3, [r2, #0]
 800795a:	6053      	str	r3, [r2, #4]
 800795c:	6093      	str	r3, [r2, #8]
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	4618      	mov	r0, r3
 8007962:	f7ff fee8 	bl	8007736 <_ZNSt14_Function_baseC1Ev>
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2200      	movs	r2, #0
 800796a:	60da      	str	r2, [r3, #12]
	  if (_My_handler::_M_not_empty_function(__f))
 800796c:	6838      	ldr	r0, [r7, #0]
 800796e:	f000 fb00 	bl	8007f72 <_ZNSt14_Function_base13_Base_managerIPFvvEE21_M_not_empty_functionIS1_EEbPT_>
 8007972:	4603      	mov	r3, r0
 8007974:	2b00      	cmp	r3, #0
 8007976:	d00e      	beq.n	8007996 <_ZNSt8functionIFvvEEC1IRS0_vEEOT_+0x4e>
	      _My_handler::_M_init_functor(_M_functor,
 8007978:	687c      	ldr	r4, [r7, #4]
 800797a:	6838      	ldr	r0, [r7, #0]
 800797c:	f000 fb09 	bl	8007f92 <_ZSt7forwardIRFvvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8007980:	4603      	mov	r3, r0
 8007982:	4619      	mov	r1, r3
 8007984:	4620      	mov	r0, r4
 8007986:	f000 fb0f 	bl	8007fa8 <_ZNSt14_Function_base13_Base_managerIPFvvEE15_M_init_functorIRS1_EEvRSt9_Any_dataOT_>
	      _M_invoker = &_My_handler::_M_invoke;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	4a04      	ldr	r2, [pc, #16]	@ (80079a0 <_ZNSt8functionIFvvEEC1IRS0_vEEOT_+0x58>)
 800798e:	60da      	str	r2, [r3, #12]
	      _M_manager = &_My_handler::_M_manager;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	4a04      	ldr	r2, [pc, #16]	@ (80079a4 <_ZNSt8functionIFvvEEC1IRS0_vEEOT_+0x5c>)
 8007994:	609a      	str	r2, [r3, #8]
	}
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	4618      	mov	r0, r3
 800799a:	370c      	adds	r7, #12
 800799c:	46bd      	mov	sp, r7
 800799e:	bd90      	pop	{r4, r7, pc}
 80079a0:	08007fcd 	.word	0x08007fcd
 80079a4:	08007feb 	.word	0x08007feb

080079a8 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1ERKS2_>:
      __shared_count(const __shared_count& __r) noexcept
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b082      	sub	sp, #8
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
 80079b0:	6039      	str	r1, [r7, #0]
      : _M_pi(__r._M_pi)
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	681a      	ldr	r2, [r3, #0]
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	601a      	str	r2, [r3, #0]
	if (_M_pi != nullptr)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d004      	beq.n	80079cc <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1ERKS2_+0x24>
	  _M_pi->_M_add_ref_copy();
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	4618      	mov	r0, r3
 80079c8:	f7fa fbbb 	bl	8002142 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE15_M_add_ref_copyEv>
      }
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	4618      	mov	r0, r3
 80079d0:	3708      	adds	r7, #8
 80079d2:	46bd      	mov	sp, r7
 80079d4:	bd80      	pop	{r7, pc}

080079d6 <_ZN20AbstractSubscriptionI5HBeatEC1ESt10shared_ptrI15CyphalInterfaceEt>:
        interface->subscribe(port_id, T::extent, kind, &sub);
    }

    virtual void handler(const Type&, CanardRxTransfer*) = 0;
public:
    AbstractSubscription(InterfacePtr interface, CanardPortID port_id)
 80079d6:	b580      	push	{r7, lr}
 80079d8:	b086      	sub	sp, #24
 80079da:	af00      	add	r7, sp, #0
 80079dc:	60f8      	str	r0, [r7, #12]
 80079de:	60b9      	str	r1, [r7, #8]
 80079e0:	4613      	mov	r3, r2
 80079e2:	80fb      	strh	r3, [r7, #6]
        : AbstractSubscription(interface, port_id, CanardTransferKindMessage) {};
 80079e4:	f107 0310 	add.w	r3, r7, #16
 80079e8:	68b9      	ldr	r1, [r7, #8]
 80079ea:	4618      	mov	r0, r3
 80079ec:	f7fe fc2d 	bl	800624a <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 80079f0:	88fa      	ldrh	r2, [r7, #6]
 80079f2:	f107 0110 	add.w	r1, r7, #16
 80079f6:	2300      	movs	r3, #0
 80079f8:	68f8      	ldr	r0, [r7, #12]
 80079fa:	f000 fb15 	bl	8008028 <_ZN20AbstractSubscriptionI5HBeatEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>
 80079fe:	f107 0310 	add.w	r3, r7, #16
 8007a02:	4618      	mov	r0, r3
 8007a04:	f7fe fc31 	bl	800626a <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	3718      	adds	r7, #24
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	bd80      	pop	{r7, pc}

08007a12 <_ZN20AbstractSubscriptionI6JS_msgEC1ESt10shared_ptrI15CyphalInterfaceEt>:
    AbstractSubscription(InterfacePtr interface, CanardPortID port_id)
 8007a12:	b580      	push	{r7, lr}
 8007a14:	b086      	sub	sp, #24
 8007a16:	af00      	add	r7, sp, #0
 8007a18:	60f8      	str	r0, [r7, #12]
 8007a1a:	60b9      	str	r1, [r7, #8]
 8007a1c:	4613      	mov	r3, r2
 8007a1e:	80fb      	strh	r3, [r7, #6]
        : AbstractSubscription(interface, port_id, CanardTransferKindMessage) {};
 8007a20:	f107 0310 	add.w	r3, r7, #16
 8007a24:	68b9      	ldr	r1, [r7, #8]
 8007a26:	4618      	mov	r0, r3
 8007a28:	f7fe fc0f 	bl	800624a <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 8007a2c:	88fa      	ldrh	r2, [r7, #6]
 8007a2e:	f107 0110 	add.w	r1, r7, #16
 8007a32:	2300      	movs	r3, #0
 8007a34:	68f8      	ldr	r0, [r7, #12]
 8007a36:	f000 fb29 	bl	800808c <_ZN20AbstractSubscriptionI6JS_msgEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>
 8007a3a:	f107 0310 	add.w	r3, r7, #16
 8007a3e:	4618      	mov	r0, r3
 8007a40:	f7fe fc13 	bl	800626a <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	4618      	mov	r0, r3
 8007a48:	3718      	adds	r7, #24
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	bd80      	pop	{r7, pc}
	...

08007a50 <_ZN9IListenerIP16CanardRxTransferEC1Ev>:
#pragma once

template <typename T>
class IListener {
 8007a50:	b480      	push	{r7}
 8007a52:	b083      	sub	sp, #12
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
 8007a58:	4a04      	ldr	r2, [pc, #16]	@ (8007a6c <_ZN9IListenerIP16CanardRxTransferEC1Ev+0x1c>)
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	601a      	str	r2, [r3, #0]
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	4618      	mov	r0, r3
 8007a62:	370c      	adds	r7, #12
 8007a64:	46bd      	mov	sp, r7
 8007a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6a:	4770      	bx	lr
 8007a6c:	08018b18 	.word	0x08018b18

08007a70 <_ZN20AbstractSubscriptionI15NodeInfoRequestEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>:
    AbstractSubscription(
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b084      	sub	sp, #16
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	60f8      	str	r0, [r7, #12]
 8007a78:	60b9      	str	r1, [r7, #8]
 8007a7a:	4611      	mov	r1, r2
 8007a7c:	461a      	mov	r2, r3
 8007a7e:	460b      	mov	r3, r1
 8007a80:	80fb      	strh	r3, [r7, #6]
 8007a82:	4613      	mov	r3, r2
 8007a84:	717b      	strb	r3, [r7, #5]
        InterfacePtr interface,
        CanardPortID port_id,
        CanardTransferKind kind
    ): interface(interface), kind(kind) {
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	4618      	mov	r0, r3
 8007a8a:	f7ff ffe1 	bl	8007a50 <_ZN9IListenerIP16CanardRxTransferEC1Ev>
 8007a8e:	4a10      	ldr	r2, [pc, #64]	@ (8007ad0 <_ZN20AbstractSubscriptionI15NodeInfoRequestEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind+0x60>)
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	601a      	str	r2, [r3, #0]
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	797a      	ldrb	r2, [r7, #5]
 8007a98:	711a      	strb	r2, [r3, #4]
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	3308      	adds	r3, #8
 8007a9e:	f44f 720a 	mov.w	r2, #552	@ 0x228
 8007aa2:	2100      	movs	r1, #0
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	f00c ffcc 	bl	8014a42 <memset>
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 8007ab0:	68b9      	ldr	r1, [r7, #8]
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	f7fe fbc9 	bl	800624a <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
        subscribe(port_id, kind);
 8007ab8:	797a      	ldrb	r2, [r7, #5]
 8007aba:	88fb      	ldrh	r3, [r7, #6]
 8007abc:	4619      	mov	r1, r3
 8007abe:	68f8      	ldr	r0, [r7, #12]
 8007ac0:	f000 fb16 	bl	80080f0 <_ZN20AbstractSubscriptionI15NodeInfoRequestE9subscribeEt18CanardTransferKind>
    };
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	3710      	adds	r7, #16
 8007aca:	46bd      	mov	sp, r7
 8007acc:	bd80      	pop	{r7, pc}
 8007ace:	bf00      	nop
 8007ad0:	08018ac8 	.word	0x08018ac8

08007ad4 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>:
      operator->() const noexcept
 8007ad4:	b580      	push	{r7, lr}
 8007ad6:	b082      	sub	sp, #8
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
	return _M_get();
 8007adc:	6878      	ldr	r0, [r7, #4]
 8007ade:	f000 fb25 	bl	800812c <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EE6_M_getEv>
 8007ae2:	4603      	mov	r3, r0
      }
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	3708      	adds	r7, #8
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	bd80      	pop	{r7, pc}

08007aec <_ZNK15CyphalInterface13send_responseI16NodeInfoResponseEEvPNT_4TypeEPhP16CanardRxTransferty14CanardPriority>:
        timeout_delta
    );
}

template <typename TypeAlias>
inline void CyphalInterface::send_response(
 8007aec:	b5b0      	push	{r4, r5, r7, lr}
 8007aee:	b08c      	sub	sp, #48	@ 0x30
 8007af0:	af04      	add	r7, sp, #16
 8007af2:	60f8      	str	r0, [r7, #12]
 8007af4:	60b9      	str	r1, [r7, #8]
 8007af6:	607a      	str	r2, [r7, #4]
 8007af8:	603b      	str	r3, [r7, #0]
    CanardRxTransfer *transfer,
    CanardPortID port,
    uint64_t timeout_delta,
    CanardPriority priority
) const {
    size_t cyphal_buf_size = TypeAlias::buffer_size;
 8007afa:	f240 1339 	movw	r3, #313	@ 0x139
 8007afe:	61fb      	str	r3, [r7, #28]
    if (TypeAlias::serializer(obj, buffer, &cyphal_buf_size) < 0) {
 8007b00:	f107 031c 	add.w	r3, r7, #28
 8007b04:	461a      	mov	r2, r3
 8007b06:	6879      	ldr	r1, [r7, #4]
 8007b08:	68b8      	ldr	r0, [r7, #8]
 8007b0a:	f7fe f9d3 	bl	8005eb4 <uavcan_node_GetInfo_Response_1_0_serialize_>
 8007b0e:	4603      	mov	r3, r0
 8007b10:	b2db      	uxtb	r3, r3
 8007b12:	09db      	lsrs	r3, r3, #7
 8007b14:	b2db      	uxtb	r3, r3
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d005      	beq.n	8007b26 <_ZNK15CyphalInterface13send_responseI16NodeInfoResponseEEvPNT_4TypeEPhP16CanardRxTransferty14CanardPriority+0x3a>
        utilities.error_handler();
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	685b      	ldr	r3, [r3, #4]
 8007b1e:	3310      	adds	r3, #16
 8007b20:	4618      	mov	r0, r3
 8007b22:	f000 fb0f 	bl	8008144 <_ZNKSt8functionIFvvEEclEv>
    }
    const CanardTransferMetadata cyphal_transfer_metadata = {
 8007b26:	f107 0314 	add.w	r3, r7, #20
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	601a      	str	r2, [r3, #0]
 8007b2e:	809a      	strh	r2, [r3, #4]
 8007b30:	2301      	movs	r3, #1
 8007b32:	757b      	strb	r3, [r7, #21]
 8007b34:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8007b38:	753b      	strb	r3, [r7, #20]
 8007b3a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007b3c:	82fb      	strh	r3, [r7, #22]
            .priority = priority,
            .transfer_kind = CanardTransferKindResponse,
            .port_id = port,
            .remote_node_id = transfer->metadata.remote_node_id,
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	791b      	ldrb	r3, [r3, #4]
    const CanardTransferMetadata cyphal_transfer_metadata = {
 8007b42:	763b      	strb	r3, [r7, #24]
            .transfer_id = transfer->metadata.transfer_id,
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	795b      	ldrb	r3, [r3, #5]
    const CanardTransferMetadata cyphal_transfer_metadata = {
 8007b48:	767b      	strb	r3, [r7, #25]
    };
    push(
        utilities.micros_64() + timeout_delta,
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	685b      	ldr	r3, [r3, #4]
 8007b4e:	4618      	mov	r0, r3
 8007b50:	f000 fb0e 	bl	8008170 <_ZNKSt8functionIFyvEEclEv>
    push(
 8007b54:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007b58:	1884      	adds	r4, r0, r2
 8007b5a:	eb41 0503 	adc.w	r5, r1, r3
 8007b5e:	69fb      	ldr	r3, [r7, #28]
 8007b60:	687a      	ldr	r2, [r7, #4]
 8007b62:	9202      	str	r2, [sp, #8]
 8007b64:	9301      	str	r3, [sp, #4]
 8007b66:	f107 0314 	add.w	r3, r7, #20
 8007b6a:	9300      	str	r3, [sp, #0]
 8007b6c:	4622      	mov	r2, r4
 8007b6e:	462b      	mov	r3, r5
 8007b70:	68f8      	ldr	r0, [r7, #12]
 8007b72:	f009 f855 	bl	8010c20 <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv>
        &cyphal_transfer_metadata,
        cyphal_buf_size,
        buffer
    );
}
 8007b76:	bf00      	nop
 8007b78:	3720      	adds	r7, #32
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08007b80 <_ZN20AbstractSubscriptionI21RegisterAccessRequestEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>:
    AbstractSubscription(
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b084      	sub	sp, #16
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	60f8      	str	r0, [r7, #12]
 8007b88:	60b9      	str	r1, [r7, #8]
 8007b8a:	4611      	mov	r1, r2
 8007b8c:	461a      	mov	r2, r3
 8007b8e:	460b      	mov	r3, r1
 8007b90:	80fb      	strh	r3, [r7, #6]
 8007b92:	4613      	mov	r3, r2
 8007b94:	717b      	strb	r3, [r7, #5]
    ): interface(interface), kind(kind) {
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	4618      	mov	r0, r3
 8007b9a:	f7ff ff59 	bl	8007a50 <_ZN9IListenerIP16CanardRxTransferEC1Ev>
 8007b9e:	4a10      	ldr	r2, [pc, #64]	@ (8007be0 <_ZN20AbstractSubscriptionI21RegisterAccessRequestEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind+0x60>)
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	601a      	str	r2, [r3, #0]
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	797a      	ldrb	r2, [r7, #5]
 8007ba8:	711a      	strb	r2, [r3, #4]
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	3308      	adds	r3, #8
 8007bae:	f44f 720a 	mov.w	r2, #552	@ 0x228
 8007bb2:	2100      	movs	r1, #0
 8007bb4:	4618      	mov	r0, r3
 8007bb6:	f00c ff44 	bl	8014a42 <memset>
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 8007bc0:	68b9      	ldr	r1, [r7, #8]
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	f7fe fb41 	bl	800624a <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
        subscribe(port_id, kind);
 8007bc8:	797a      	ldrb	r2, [r7, #5]
 8007bca:	88fb      	ldrh	r3, [r7, #6]
 8007bcc:	4619      	mov	r1, r3
 8007bce:	68f8      	ldr	r0, [r7, #12]
 8007bd0:	f000 fae7 	bl	80081a2 <_ZN20AbstractSubscriptionI21RegisterAccessRequestE9subscribeEt18CanardTransferKind>
    };
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	4618      	mov	r0, r3
 8007bd8:	3710      	adds	r7, #16
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	bd80      	pop	{r7, pc}
 8007bde:	bf00      	nop
 8007be0:	08018aa8 	.word	0x08018aa8

08007be4 <_ZNK15CyphalInterface13send_responseI22RegisterAccessResponseEEvPNT_4TypeEPhP16CanardRxTransferty14CanardPriority>:
inline void CyphalInterface::send_response(
 8007be4:	b5b0      	push	{r4, r5, r7, lr}
 8007be6:	b08c      	sub	sp, #48	@ 0x30
 8007be8:	af04      	add	r7, sp, #16
 8007bea:	60f8      	str	r0, [r7, #12]
 8007bec:	60b9      	str	r1, [r7, #8]
 8007bee:	607a      	str	r2, [r7, #4]
 8007bf0:	603b      	str	r3, [r7, #0]
    size_t cyphal_buf_size = TypeAlias::buffer_size;
 8007bf2:	f240 130b 	movw	r3, #267	@ 0x10b
 8007bf6:	61fb      	str	r3, [r7, #28]
    if (TypeAlias::serializer(obj, buffer, &cyphal_buf_size) < 0) {
 8007bf8:	f107 031c 	add.w	r3, r7, #28
 8007bfc:	461a      	mov	r2, r3
 8007bfe:	6879      	ldr	r1, [r7, #4]
 8007c00:	68b8      	ldr	r0, [r7, #8]
 8007c02:	f7fd ffc5 	bl	8005b90 <uavcan_register_Access_Response_1_0_serialize_>
 8007c06:	4603      	mov	r3, r0
 8007c08:	b2db      	uxtb	r3, r3
 8007c0a:	09db      	lsrs	r3, r3, #7
 8007c0c:	b2db      	uxtb	r3, r3
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d005      	beq.n	8007c1e <_ZNK15CyphalInterface13send_responseI22RegisterAccessResponseEEvPNT_4TypeEPhP16CanardRxTransferty14CanardPriority+0x3a>
        utilities.error_handler();
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	685b      	ldr	r3, [r3, #4]
 8007c16:	3310      	adds	r3, #16
 8007c18:	4618      	mov	r0, r3
 8007c1a:	f000 fa93 	bl	8008144 <_ZNKSt8functionIFvvEEclEv>
    const CanardTransferMetadata cyphal_transfer_metadata = {
 8007c1e:	f107 0314 	add.w	r3, r7, #20
 8007c22:	2200      	movs	r2, #0
 8007c24:	601a      	str	r2, [r3, #0]
 8007c26:	809a      	strh	r2, [r3, #4]
 8007c28:	2301      	movs	r3, #1
 8007c2a:	757b      	strb	r3, [r7, #21]
 8007c2c:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8007c30:	753b      	strb	r3, [r7, #20]
 8007c32:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007c34:	82fb      	strh	r3, [r7, #22]
            .remote_node_id = transfer->metadata.remote_node_id,
 8007c36:	683b      	ldr	r3, [r7, #0]
 8007c38:	791b      	ldrb	r3, [r3, #4]
    const CanardTransferMetadata cyphal_transfer_metadata = {
 8007c3a:	763b      	strb	r3, [r7, #24]
            .transfer_id = transfer->metadata.transfer_id,
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	795b      	ldrb	r3, [r3, #5]
    const CanardTransferMetadata cyphal_transfer_metadata = {
 8007c40:	767b      	strb	r3, [r7, #25]
        utilities.micros_64() + timeout_delta,
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	685b      	ldr	r3, [r3, #4]
 8007c46:	4618      	mov	r0, r3
 8007c48:	f000 fa92 	bl	8008170 <_ZNKSt8functionIFyvEEclEv>
    push(
 8007c4c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007c50:	1884      	adds	r4, r0, r2
 8007c52:	eb41 0503 	adc.w	r5, r1, r3
 8007c56:	69fb      	ldr	r3, [r7, #28]
 8007c58:	687a      	ldr	r2, [r7, #4]
 8007c5a:	9202      	str	r2, [sp, #8]
 8007c5c:	9301      	str	r3, [sp, #4]
 8007c5e:	f107 0314 	add.w	r3, r7, #20
 8007c62:	9300      	str	r3, [sp, #0]
 8007c64:	4622      	mov	r2, r4
 8007c66:	462b      	mov	r3, r5
 8007c68:	68f8      	ldr	r0, [r7, #12]
 8007c6a:	f008 ffd9 	bl	8010c20 <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv>
}
 8007c6e:	bf00      	nop
 8007c70:	3720      	adds	r7, #32
 8007c72:	46bd      	mov	sp, r7
 8007c74:	bdb0      	pop	{r4, r5, r7, pc}

08007c76 <_ZNK15CyphalInterface8send_msgI6JS_msgEEvPNT_4TypeEPhtS5_y14CanardPriority>:
inline void CyphalInterface::send_msg(
 8007c76:	b580      	push	{r7, lr}
 8007c78:	b08a      	sub	sp, #40	@ 0x28
 8007c7a:	af06      	add	r7, sp, #24
 8007c7c:	60f8      	str	r0, [r7, #12]
 8007c7e:	60b9      	str	r1, [r7, #8]
 8007c80:	607a      	str	r2, [r7, #4]
 8007c82:	807b      	strh	r3, [r7, #2]
    send<TypeAlias>(
 8007c84:	8879      	ldrh	r1, [r7, #2]
 8007c86:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007c8a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007c8e:	23ff      	movs	r3, #255	@ 0xff
 8007c90:	9303      	str	r3, [sp, #12]
 8007c92:	2300      	movs	r3, #0
 8007c94:	9302      	str	r3, [sp, #8]
 8007c96:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007c9a:	9301      	str	r3, [sp, #4]
 8007c9c:	69bb      	ldr	r3, [r7, #24]
 8007c9e:	9300      	str	r3, [sp, #0]
 8007ca0:	460b      	mov	r3, r1
 8007ca2:	687a      	ldr	r2, [r7, #4]
 8007ca4:	68b9      	ldr	r1, [r7, #8]
 8007ca6:	68f8      	ldr	r0, [r7, #12]
 8007ca8:	f000 fa9a 	bl	80081e0 <_ZNK15CyphalInterface4sendI6JS_msgEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindhy>
}
 8007cac:	bf00      	nop
 8007cae:	3710      	adds	r7, #16
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	bd80      	pop	{r7, pc}

08007cb4 <_ZNK15CyphalInterface8send_msgI5HBeatEEvPNT_4TypeEPhtS5_y14CanardPriority>:
inline void CyphalInterface::send_msg(
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b08a      	sub	sp, #40	@ 0x28
 8007cb8:	af06      	add	r7, sp, #24
 8007cba:	60f8      	str	r0, [r7, #12]
 8007cbc:	60b9      	str	r1, [r7, #8]
 8007cbe:	607a      	str	r2, [r7, #4]
 8007cc0:	807b      	strh	r3, [r7, #2]
    send<TypeAlias>(
 8007cc2:	8879      	ldrh	r1, [r7, #2]
 8007cc4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007cc8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007ccc:	23ff      	movs	r3, #255	@ 0xff
 8007cce:	9303      	str	r3, [sp, #12]
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	9302      	str	r3, [sp, #8]
 8007cd4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007cd8:	9301      	str	r3, [sp, #4]
 8007cda:	69bb      	ldr	r3, [r7, #24]
 8007cdc:	9300      	str	r3, [sp, #0]
 8007cde:	460b      	mov	r3, r1
 8007ce0:	687a      	ldr	r2, [r7, #4]
 8007ce2:	68b9      	ldr	r1, [r7, #8]
 8007ce4:	68f8      	ldr	r0, [r7, #12]
 8007ce6:	f000 fac5 	bl	8008274 <_ZNK15CyphalInterface4sendI5HBeatEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindhy>
}
 8007cea:	bf00      	nop
 8007cec:	3710      	adds	r7, #16
 8007cee:	46bd      	mov	sp, r7
 8007cf0:	bd80      	pop	{r7, pc}

08007cf2 <_ZN15CyphalInterface10create_bssI5G4CAN15SystemAllocatorJEEEPS_PSt4bytehNT_7HandlerEjDpOT1_R13UtilityConfig>:
    template <typename Provider, class Allocator, class... Args> static CyphalInterface* create_bss(
 8007cf2:	b590      	push	{r4, r7, lr}
 8007cf4:	b08b      	sub	sp, #44	@ 0x2c
 8007cf6:	af02      	add	r7, sp, #8
 8007cf8:	60f8      	str	r0, [r7, #12]
 8007cfa:	607a      	str	r2, [r7, #4]
 8007cfc:	603b      	str	r3, [r7, #0]
 8007cfe:	460b      	mov	r3, r1
 8007d00:	72fb      	strb	r3, [r7, #11]
        typename Provider::Handler handler,
        size_t queue_len,
        Args&&... args,
        UtilityConfig& config
    ) {
        std::byte** inout_buffer = &buffer;
 8007d02:	f107 030c 	add.w	r3, r7, #12
 8007d06:	61fb      	str	r3, [r7, #28]
        AbstractCANProvider* provider  = Provider::template create_bss<Allocator>(inout_buffer, handler, node_id, queue_len, args..., config);
 8007d08:	7afa      	ldrb	r2, [r7, #11]
 8007d0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d0c:	9300      	str	r3, [sp, #0]
 8007d0e:	683b      	ldr	r3, [r7, #0]
 8007d10:	6879      	ldr	r1, [r7, #4]
 8007d12:	69f8      	ldr	r0, [r7, #28]
 8007d14:	f000 faf8 	bl	8008308 <_ZN5G4CAN10create_bssI15SystemAllocatorJEEEPS_PPSt4byteP19FDCAN_HandleTypeDefhjDpOT0_R13UtilityConfig>
 8007d18:	61b8      	str	r0, [r7, #24]

        std::byte* interface_ptr = *inout_buffer;
 8007d1a:	69fb      	ldr	r3, [r7, #28]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	617b      	str	r3, [r7, #20]
        auto interface = new (interface_ptr) CyphalInterface(node_id, config, provider);
 8007d20:	697b      	ldr	r3, [r7, #20]
 8007d22:	4619      	mov	r1, r3
 8007d24:	200c      	movs	r0, #12
 8007d26:	f7fa fa00 	bl	800212a <_ZnwjPv>
 8007d2a:	4604      	mov	r4, r0
 8007d2c:	7af9      	ldrb	r1, [r7, #11]
 8007d2e:	69bb      	ldr	r3, [r7, #24]
 8007d30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d32:	4620      	mov	r0, r4
 8007d34:	f7fa fb2a 	bl	800238c <_ZN15CyphalInterfaceC1EhR13UtilityConfigP19AbstractCANProvider>
 8007d38:	613c      	str	r4, [r7, #16]

        return interface;
 8007d3a:	693b      	ldr	r3, [r7, #16]
    }
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	3724      	adds	r7, #36	@ 0x24
 8007d40:	46bd      	mov	sp, r7
 8007d42:	bd90      	pop	{r4, r7, pc}

08007d44 <_ZNSt10shared_ptrI15CyphalInterfaceEC1IS0_vEEPT_>:
       *  @post   use_count() == 1 && get() == __p
       *  @throw  std::bad_alloc, in which case @c delete @a __p is called.
       */
      template<typename _Yp, typename = _Constructible<_Yp*>>
	explicit
	shared_ptr(_Yp* __p) : __shared_ptr<_Tp>(__p) { }
 8007d44:	b580      	push	{r7, lr}
 8007d46:	b082      	sub	sp, #8
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
 8007d4c:	6039      	str	r1, [r7, #0]
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	6839      	ldr	r1, [r7, #0]
 8007d52:	4618      	mov	r0, r3
 8007d54:	f000 fb26 	bl	80083a4 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1IS0_vEEPT_>
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	3708      	adds	r7, #8
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	bd80      	pop	{r7, pc}

08007d62 <_ZNSt10shared_ptrI15CyphalInterfaceEaSEOS1_>:
	}
#pragma GCC diagnostic pop
#endif

      shared_ptr&
      operator=(shared_ptr&& __r) noexcept
 8007d62:	b590      	push	{r4, r7, lr}
 8007d64:	b083      	sub	sp, #12
 8007d66:	af00      	add	r7, sp, #0
 8007d68:	6078      	str	r0, [r7, #4]
 8007d6a:	6039      	str	r1, [r7, #0]
      {
	this->__shared_ptr<_Tp>::operator=(std::move(__r));
 8007d6c:	687c      	ldr	r4, [r7, #4]
 8007d6e:	6838      	ldr	r0, [r7, #0]
 8007d70:	f000 fb30 	bl	80083d4 <_ZSt4moveIRSt10shared_ptrI15CyphalInterfaceEEONSt16remove_referenceIT_E4typeEOS5_>
 8007d74:	4603      	mov	r3, r0
 8007d76:	4619      	mov	r1, r3
 8007d78:	4620      	mov	r0, r4
 8007d7a:	f000 fb36 	bl	80083ea <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEaSEOS3_>
	return *this;
 8007d7e:	687b      	ldr	r3, [r7, #4]
      }
 8007d80:	4618      	mov	r0, r3
 8007d82:	370c      	adds	r7, #12
 8007d84:	46bd      	mov	sp, r7
 8007d86:	bd90      	pop	{r4, r7, pc}

08007d88 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EED1Ev>:
      ~_Sp_counted_base() noexcept
 8007d88:	b480      	push	{r7}
 8007d8a:	b083      	sub	sp, #12
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
      { }
 8007d90:	4a04      	ldr	r2, [pc, #16]	@ (8007da4 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EED1Ev+0x1c>)
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	601a      	str	r2, [r3, #0]
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	4618      	mov	r0, r3
 8007d9a:	370c      	adds	r7, #12
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da2:	4770      	bx	lr
 8007da4:	08018b3c 	.word	0x08018b3c

08007da8 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EED0Ev>:
      ~_Sp_counted_base() noexcept
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b082      	sub	sp, #8
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
      { }
 8007db0:	6878      	ldr	r0, [r7, #4]
 8007db2:	f7ff ffe9 	bl	8007d88 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EED1Ev>
 8007db6:	210c      	movs	r1, #12
 8007db8:	6878      	ldr	r0, [r7, #4]
 8007dba:	f00b fd5e 	bl	801387a <_ZdlPvj>
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	3708      	adds	r7, #8
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	bd80      	pop	{r7, pc}

08007dc8 <_ZNKSt8functionIFyvEEcvbEv>:
       *  @return `true` when this function object contains a target,
       *  or `false` when it is empty.
       *
       *  This function will not throw exceptions.
       */
      explicit operator bool() const noexcept
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b082      	sub	sp, #8
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
      { return !_M_empty(); }
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	f7fa fa1d 	bl	8002212 <_ZNKSt14_Function_base8_M_emptyEv>
 8007dd8:	4603      	mov	r3, r0
 8007dda:	f083 0301 	eor.w	r3, r3, #1
 8007dde:	b2db      	uxtb	r3, r3
 8007de0:	4618      	mov	r0, r3
 8007de2:	3708      	adds	r7, #8
 8007de4:	46bd      	mov	sp, r7
 8007de6:	bd80      	pop	{r7, pc}

08007de8 <_ZNKSt8functionIFvvEEcvbEv>:
      explicit operator bool() const noexcept
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b082      	sub	sp, #8
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
      { return !_M_empty(); }
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	4618      	mov	r0, r3
 8007df4:	f7fa fa0d 	bl	8002212 <_ZNKSt14_Function_base8_M_emptyEv>
 8007df8:	4603      	mov	r3, r0
 8007dfa:	f083 0301 	eor.w	r3, r3, #1
 8007dfe:	b2db      	uxtb	r3, r3
 8007e00:	4618      	mov	r0, r3
 8007e02:	3708      	adds	r7, #8
 8007e04:	46bd      	mov	sp, r7
 8007e06:	bd80      	pop	{r7, pc}

08007e08 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE3getEv>:
      get() const noexcept
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b082      	sub	sp, #8
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	4618      	mov	r0, r3
 8007e14:	f000 fb08 	bl	8008428 <_ZNKSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8007e18:	4603      	mov	r3, r0
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	3708      	adds	r7, #8
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	bd80      	pop	{r7, pc}

08007e22 <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EEC1EPS0_>:
      __uniq_ptr_impl(pointer __p) : _M_t() { _M_ptr() = __p; }
 8007e22:	b590      	push	{r4, r7, lr}
 8007e24:	b083      	sub	sp, #12
 8007e26:	af00      	add	r7, sp, #0
 8007e28:	6078      	str	r0, [r7, #4]
 8007e2a:	6039      	str	r1, [r7, #0]
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	4618      	mov	r0, r3
 8007e30:	f000 fb08 	bl	8008444 <_ZNSt5tupleIJP19AbstractCANProviderSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>
 8007e34:	683c      	ldr	r4, [r7, #0]
 8007e36:	6878      	ldr	r0, [r7, #4]
 8007e38:	f000 f807 	bl	8007e4a <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE6_M_ptrEv>
 8007e3c:	4603      	mov	r3, r0
 8007e3e:	601c      	str	r4, [r3, #0]
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	4618      	mov	r0, r3
 8007e44:	370c      	adds	r7, #12
 8007e46:	46bd      	mov	sp, r7
 8007e48:	bd90      	pop	{r4, r7, pc}

08007e4a <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer&   _M_ptr() noexcept { return std::get<0>(_M_t); }
 8007e4a:	b580      	push	{r7, lr}
 8007e4c:	b082      	sub	sp, #8
 8007e4e:	af00      	add	r7, sp, #0
 8007e50:	6078      	str	r0, [r7, #4]
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	4618      	mov	r0, r3
 8007e56:	f000 fb02 	bl	800845e <_ZSt3getILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8007e5a:	4603      	mov	r3, r0
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	3708      	adds	r7, #8
 8007e60:	46bd      	mov	sp, r7
 8007e62:	bd80      	pop	{r7, pc}

08007e64 <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EE11get_deleterEv>:
      get_deleter() noexcept
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b082      	sub	sp, #8
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	4618      	mov	r0, r3
 8007e70:	f000 fb02 	bl	8008478 <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE10_M_deleterEv>
 8007e74:	4603      	mov	r3, r0
 8007e76:	4618      	mov	r0, r3
 8007e78:	3708      	adds	r7, #8
 8007e7a:	46bd      	mov	sp, r7
 8007e7c:	bd80      	pop	{r7, pc}

08007e7e <_ZSt4moveIRP19AbstractCANProviderEONSt16remove_referenceIT_E4typeEOS4_>:
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 8007e7e:	b480      	push	{r7}
 8007e80:	b083      	sub	sp, #12
 8007e82:	af00      	add	r7, sp, #0
 8007e84:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	4618      	mov	r0, r3
 8007e8a:	370c      	adds	r7, #12
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e92:	4770      	bx	lr

08007e94 <_ZNKSt14default_deleteI19AbstractCANProviderEclEPS0_>:
      operator()(_Tp* __ptr) const
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b082      	sub	sp, #8
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
 8007e9c:	6039      	str	r1, [r7, #0]
	delete __ptr;
 8007e9e:	683b      	ldr	r3, [r7, #0]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d004      	beq.n	8007eae <_ZNKSt14default_deleteI19AbstractCANProviderEclEPS0_+0x1a>
 8007ea4:	681a      	ldr	r2, [r3, #0]
 8007ea6:	3218      	adds	r2, #24
 8007ea8:	6812      	ldr	r2, [r2, #0]
 8007eaa:	4618      	mov	r0, r3
 8007eac:	4790      	blx	r2
      }
 8007eae:	bf00      	nop
 8007eb0:	3708      	adds	r7, #8
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bd80      	pop	{r7, pc}

08007eb6 <_ZNSt14_Function_base13_Base_managerIPFyvEE21_M_not_empty_functionIS1_EEbPT_>:
	  _M_not_empty_function(_Tp* __fp) noexcept
 8007eb6:	b480      	push	{r7}
 8007eb8:	b083      	sub	sp, #12
 8007eba:	af00      	add	r7, sp, #0
 8007ebc:	6078      	str	r0, [r7, #4]
	  { return __fp != nullptr; }
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	bf14      	ite	ne
 8007ec4:	2301      	movne	r3, #1
 8007ec6:	2300      	moveq	r3, #0
 8007ec8:	b2db      	uxtb	r3, r3
 8007eca:	4618      	mov	r0, r3
 8007ecc:	370c      	adds	r7, #12
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed4:	4770      	bx	lr

08007ed6 <_ZSt7forwardIRFyvEEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8007ed6:	b480      	push	{r7}
 8007ed8:	b083      	sub	sp, #12
 8007eda:	af00      	add	r7, sp, #0
 8007edc:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	370c      	adds	r7, #12
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eea:	4770      	bx	lr

08007eec <_ZNSt14_Function_base13_Base_managerIPFyvEE15_M_init_functorIRS1_EEvRSt9_Any_dataOT_>:
	  _M_init_functor(_Any_data& __functor, _Fn&& __f)
 8007eec:	b590      	push	{r4, r7, lr}
 8007eee:	b083      	sub	sp, #12
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
 8007ef4:	6039      	str	r1, [r7, #0]
	    _M_create(__functor, std::forward<_Fn>(__f), _Local_storage());
 8007ef6:	6838      	ldr	r0, [r7, #0]
 8007ef8:	f7ff ffed 	bl	8007ed6 <_ZSt7forwardIRFyvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8007efc:	4603      	mov	r3, r0
 8007efe:	4622      	mov	r2, r4
 8007f00:	4619      	mov	r1, r3
 8007f02:	6878      	ldr	r0, [r7, #4]
 8007f04:	f000 fac5 	bl	8008492 <_ZNSt14_Function_base13_Base_managerIPFyvEE9_M_createIRS1_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>
	  }
 8007f08:	bf00      	nop
 8007f0a:	370c      	adds	r7, #12
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bd90      	pop	{r4, r7, pc}

08007f10 <_ZNSt17_Function_handlerIFyvEPS0_E9_M_invokeERKSt9_Any_data>:
      _M_invoke(const _Any_data& __functor, _ArgTypes&&... __args)
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b082      	sub	sp, #8
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
	return std::__invoke_r<_Res>(*_Base::_M_get_pointer(__functor),
 8007f18:	6878      	ldr	r0, [r7, #4]
 8007f1a:	f000 fad2 	bl	80084c2 <_ZNSt14_Function_base13_Base_managerIPFyvEE14_M_get_pointerERKSt9_Any_data>
 8007f1e:	4603      	mov	r3, r0
 8007f20:	4618      	mov	r0, r3
 8007f22:	f000 fade 	bl	80084e2 <_ZSt10__invoke_rIyRPFyvEJEENSt9enable_ifIX16is_invocable_r_vIT_T0_DpT1_EES4_E4typeEOS5_DpOS6_>
 8007f26:	4602      	mov	r2, r0
 8007f28:	460b      	mov	r3, r1
      }
 8007f2a:	4610      	mov	r0, r2
 8007f2c:	4619      	mov	r1, r3
 8007f2e:	3708      	adds	r7, #8
 8007f30:	46bd      	mov	sp, r7
 8007f32:	bd80      	pop	{r7, pc}

08007f34 <_ZNSt17_Function_handlerIFyvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation>:
      _M_manager(_Any_data& __dest, const _Any_data& __source,
 8007f34:	b590      	push	{r4, r7, lr}
 8007f36:	b085      	sub	sp, #20
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	60f8      	str	r0, [r7, #12]
 8007f3c:	60b9      	str	r1, [r7, #8]
 8007f3e:	4613      	mov	r3, r2
 8007f40:	71fb      	strb	r3, [r7, #7]
	switch (__op)
 8007f42:	79fb      	ldrb	r3, [r7, #7]
 8007f44:	2b01      	cmp	r3, #1
 8007f46:	d109      	bne.n	8007f5c <_ZNSt17_Function_handlerIFyvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0x28>
	    __dest._M_access<_Functor*>() = _Base::_M_get_pointer(__source);
 8007f48:	68b8      	ldr	r0, [r7, #8]
 8007f4a:	f000 faba 	bl	80084c2 <_ZNSt14_Function_base13_Base_managerIPFyvEE14_M_get_pointerERKSt9_Any_data>
 8007f4e:	4604      	mov	r4, r0
 8007f50:	68f8      	ldr	r0, [r7, #12]
 8007f52:	f000 fad9 	bl	8008508 <_ZNSt9_Any_data9_M_accessIPPFyvEEERT_v>
 8007f56:	4603      	mov	r3, r0
 8007f58:	601c      	str	r4, [r3, #0]
	    break;
 8007f5a:	e005      	b.n	8007f68 <_ZNSt17_Function_handlerIFyvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0x34>
	    _Base::_M_manager(__dest, __source, __op);
 8007f5c:	79fb      	ldrb	r3, [r7, #7]
 8007f5e:	461a      	mov	r2, r3
 8007f60:	68b9      	ldr	r1, [r7, #8]
 8007f62:	68f8      	ldr	r0, [r7, #12]
 8007f64:	f000 fadc 	bl	8008520 <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation>
	return false;
 8007f68:	2300      	movs	r3, #0
      }
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	3714      	adds	r7, #20
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	bd90      	pop	{r4, r7, pc}

08007f72 <_ZNSt14_Function_base13_Base_managerIPFvvEE21_M_not_empty_functionIS1_EEbPT_>:
	  _M_not_empty_function(_Tp* __fp) noexcept
 8007f72:	b480      	push	{r7}
 8007f74:	b083      	sub	sp, #12
 8007f76:	af00      	add	r7, sp, #0
 8007f78:	6078      	str	r0, [r7, #4]
	  { return __fp != nullptr; }
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	bf14      	ite	ne
 8007f80:	2301      	movne	r3, #1
 8007f82:	2300      	moveq	r3, #0
 8007f84:	b2db      	uxtb	r3, r3
 8007f86:	4618      	mov	r0, r3
 8007f88:	370c      	adds	r7, #12
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f90:	4770      	bx	lr

08007f92 <_ZSt7forwardIRFvvEEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8007f92:	b480      	push	{r7}
 8007f94:	b083      	sub	sp, #12
 8007f96:	af00      	add	r7, sp, #0
 8007f98:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	370c      	adds	r7, #12
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa6:	4770      	bx	lr

08007fa8 <_ZNSt14_Function_base13_Base_managerIPFvvEE15_M_init_functorIRS1_EEvRSt9_Any_dataOT_>:
	  _M_init_functor(_Any_data& __functor, _Fn&& __f)
 8007fa8:	b590      	push	{r4, r7, lr}
 8007faa:	b083      	sub	sp, #12
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
 8007fb0:	6039      	str	r1, [r7, #0]
	    _M_create(__functor, std::forward<_Fn>(__f), _Local_storage());
 8007fb2:	6838      	ldr	r0, [r7, #0]
 8007fb4:	f7ff ffed 	bl	8007f92 <_ZSt7forwardIRFvvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8007fb8:	4603      	mov	r3, r0
 8007fba:	4622      	mov	r2, r4
 8007fbc:	4619      	mov	r1, r3
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	f000 fae8 	bl	8008594 <_ZNSt14_Function_base13_Base_managerIPFvvEE9_M_createIRS1_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>
	  }
 8007fc4:	bf00      	nop
 8007fc6:	370c      	adds	r7, #12
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	bd90      	pop	{r4, r7, pc}

08007fcc <_ZNSt17_Function_handlerIFvvEPS0_E9_M_invokeERKSt9_Any_data>:
      _M_invoke(const _Any_data& __functor, _ArgTypes&&... __args)
 8007fcc:	b580      	push	{r7, lr}
 8007fce:	b082      	sub	sp, #8
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
	return std::__invoke_r<_Res>(*_Base::_M_get_pointer(__functor),
 8007fd4:	6878      	ldr	r0, [r7, #4]
 8007fd6:	f000 faf5 	bl	80085c4 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>
 8007fda:	4603      	mov	r3, r0
 8007fdc:	4618      	mov	r0, r3
 8007fde:	f000 fb01 	bl	80085e4 <_ZSt10__invoke_rIvRPFvvEJEENSt9enable_ifIX16is_invocable_r_vIT_T0_DpT1_EES4_E4typeEOS5_DpOS6_>
				     std::forward<_ArgTypes>(__args)...);
 8007fe2:	bf00      	nop
      }
 8007fe4:	3708      	adds	r7, #8
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	bd80      	pop	{r7, pc}

08007fea <_ZNSt17_Function_handlerIFvvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation>:
      _M_manager(_Any_data& __dest, const _Any_data& __source,
 8007fea:	b590      	push	{r4, r7, lr}
 8007fec:	b085      	sub	sp, #20
 8007fee:	af00      	add	r7, sp, #0
 8007ff0:	60f8      	str	r0, [r7, #12]
 8007ff2:	60b9      	str	r1, [r7, #8]
 8007ff4:	4613      	mov	r3, r2
 8007ff6:	71fb      	strb	r3, [r7, #7]
	switch (__op)
 8007ff8:	79fb      	ldrb	r3, [r7, #7]
 8007ffa:	2b01      	cmp	r3, #1
 8007ffc:	d109      	bne.n	8008012 <_ZNSt17_Function_handlerIFvvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0x28>
	    __dest._M_access<_Functor*>() = _Base::_M_get_pointer(__source);
 8007ffe:	68b8      	ldr	r0, [r7, #8]
 8008000:	f000 fae0 	bl	80085c4 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>
 8008004:	4604      	mov	r4, r0
 8008006:	68f8      	ldr	r0, [r7, #12]
 8008008:	f000 fafc 	bl	8008604 <_ZNSt9_Any_data9_M_accessIPPFvvEEERT_v>
 800800c:	4603      	mov	r3, r0
 800800e:	601c      	str	r4, [r3, #0]
	    break;
 8008010:	e005      	b.n	800801e <_ZNSt17_Function_handlerIFvvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0x34>
	    _Base::_M_manager(__dest, __source, __op);
 8008012:	79fb      	ldrb	r3, [r7, #7]
 8008014:	461a      	mov	r2, r3
 8008016:	68b9      	ldr	r1, [r7, #8]
 8008018:	68f8      	ldr	r0, [r7, #12]
 800801a:	f000 faff 	bl	800861c <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation>
	return false;
 800801e:	2300      	movs	r3, #0
      }
 8008020:	4618      	mov	r0, r3
 8008022:	3714      	adds	r7, #20
 8008024:	46bd      	mov	sp, r7
 8008026:	bd90      	pop	{r4, r7, pc}

08008028 <_ZN20AbstractSubscriptionI5HBeatEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>:
    AbstractSubscription(
 8008028:	b580      	push	{r7, lr}
 800802a:	b084      	sub	sp, #16
 800802c:	af00      	add	r7, sp, #0
 800802e:	60f8      	str	r0, [r7, #12]
 8008030:	60b9      	str	r1, [r7, #8]
 8008032:	4611      	mov	r1, r2
 8008034:	461a      	mov	r2, r3
 8008036:	460b      	mov	r3, r1
 8008038:	80fb      	strh	r3, [r7, #6]
 800803a:	4613      	mov	r3, r2
 800803c:	717b      	strb	r3, [r7, #5]
    ): interface(interface), kind(kind) {
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	4618      	mov	r0, r3
 8008042:	f7ff fd05 	bl	8007a50 <_ZN9IListenerIP16CanardRxTransferEC1Ev>
 8008046:	4a10      	ldr	r2, [pc, #64]	@ (8008088 <_ZN20AbstractSubscriptionI5HBeatEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind+0x60>)
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	601a      	str	r2, [r3, #0]
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	797a      	ldrb	r2, [r7, #5]
 8008050:	711a      	strb	r2, [r3, #4]
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	3308      	adds	r3, #8
 8008056:	f44f 720a 	mov.w	r2, #552	@ 0x228
 800805a:	2100      	movs	r1, #0
 800805c:	4618      	mov	r0, r3
 800805e:	f00c fcf0 	bl	8014a42 <memset>
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 8008068:	68b9      	ldr	r1, [r7, #8]
 800806a:	4618      	mov	r0, r3
 800806c:	f7fe f8ed 	bl	800624a <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
        subscribe(port_id, kind);
 8008070:	797a      	ldrb	r2, [r7, #5]
 8008072:	88fb      	ldrh	r3, [r7, #6]
 8008074:	4619      	mov	r1, r3
 8008076:	68f8      	ldr	r0, [r7, #12]
 8008078:	f000 fb0a 	bl	8008690 <_ZN20AbstractSubscriptionI5HBeatE9subscribeEt18CanardTransferKind>
    };
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	4618      	mov	r0, r3
 8008080:	3710      	adds	r7, #16
 8008082:	46bd      	mov	sp, r7
 8008084:	bd80      	pop	{r7, pc}
 8008086:	bf00      	nop
 8008088:	08018b08 	.word	0x08018b08

0800808c <_ZN20AbstractSubscriptionI6JS_msgEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>:
    AbstractSubscription(
 800808c:	b580      	push	{r7, lr}
 800808e:	b084      	sub	sp, #16
 8008090:	af00      	add	r7, sp, #0
 8008092:	60f8      	str	r0, [r7, #12]
 8008094:	60b9      	str	r1, [r7, #8]
 8008096:	4611      	mov	r1, r2
 8008098:	461a      	mov	r2, r3
 800809a:	460b      	mov	r3, r1
 800809c:	80fb      	strh	r3, [r7, #6]
 800809e:	4613      	mov	r3, r2
 80080a0:	717b      	strb	r3, [r7, #5]
    ): interface(interface), kind(kind) {
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	4618      	mov	r0, r3
 80080a6:	f7ff fcd3 	bl	8007a50 <_ZN9IListenerIP16CanardRxTransferEC1Ev>
 80080aa:	4a10      	ldr	r2, [pc, #64]	@ (80080ec <_ZN20AbstractSubscriptionI6JS_msgEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind+0x60>)
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	601a      	str	r2, [r3, #0]
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	797a      	ldrb	r2, [r7, #5]
 80080b4:	711a      	strb	r2, [r3, #4]
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	3308      	adds	r3, #8
 80080ba:	f44f 720a 	mov.w	r2, #552	@ 0x228
 80080be:	2100      	movs	r1, #0
 80080c0:	4618      	mov	r0, r3
 80080c2:	f00c fcbe 	bl	8014a42 <memset>
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 80080cc:	68b9      	ldr	r1, [r7, #8]
 80080ce:	4618      	mov	r0, r3
 80080d0:	f7fe f8bb 	bl	800624a <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
        subscribe(port_id, kind);
 80080d4:	797a      	ldrb	r2, [r7, #5]
 80080d6:	88fb      	ldrh	r3, [r7, #6]
 80080d8:	4619      	mov	r1, r3
 80080da:	68f8      	ldr	r0, [r7, #12]
 80080dc:	f000 faf6 	bl	80086cc <_ZN20AbstractSubscriptionI6JS_msgE9subscribeEt18CanardTransferKind>
    };
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	4618      	mov	r0, r3
 80080e4:	3710      	adds	r7, #16
 80080e6:	46bd      	mov	sp, r7
 80080e8:	bd80      	pop	{r7, pc}
 80080ea:	bf00      	nop
 80080ec:	08018ae8 	.word	0x08018ae8

080080f0 <_ZN20AbstractSubscriptionI15NodeInfoRequestE9subscribeEt18CanardTransferKind>:
    void subscribe(CanardPortID port_id, CanardTransferKind kind) {
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b084      	sub	sp, #16
 80080f4:	af02      	add	r7, sp, #8
 80080f6:	6078      	str	r0, [r7, #4]
 80080f8:	460b      	mov	r3, r1
 80080fa:	807b      	strh	r3, [r7, #2]
 80080fc:	4613      	mov	r3, r2
 80080fe:	707b      	strb	r3, [r7, #1]
        sub.user_reference = reinterpret_cast<void*>(this);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	687a      	ldr	r2, [r7, #4]
 8008104:	629a      	str	r2, [r3, #40]	@ 0x28
        interface->subscribe(port_id, T::extent, kind, &sub);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 800810c:	4618      	mov	r0, r3
 800810e:	f7ff fce1 	bl	8007ad4 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	3308      	adds	r3, #8
 8008116:	787a      	ldrb	r2, [r7, #1]
 8008118:	8879      	ldrh	r1, [r7, #2]
 800811a:	9300      	str	r3, [sp, #0]
 800811c:	4613      	mov	r3, r2
 800811e:	2200      	movs	r2, #0
 8008120:	f008 fdb8 	bl	8010c94 <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription>
    }
 8008124:	bf00      	nop
 8008126:	3708      	adds	r7, #8
 8008128:	46bd      	mov	sp, r7
 800812a:	bd80      	pop	{r7, pc}

0800812c <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EE6_M_getEv>:
      _M_get() const noexcept
 800812c:	b580      	push	{r7, lr}
 800812e:	b082      	sub	sp, #8
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
      { return static_cast<const __shared_ptr<_Tp, _Lp>*>(this)->get(); }
 8008134:	6878      	ldr	r0, [r7, #4]
 8008136:	f000 fae7 	bl	8008708 <_ZNKSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE3getEv>
 800813a:	4603      	mov	r3, r0
 800813c:	4618      	mov	r0, r3
 800813e:	3708      	adds	r7, #8
 8008140:	46bd      	mov	sp, r7
 8008142:	bd80      	pop	{r7, pc}

08008144 <_ZNKSt8functionIFvvEEclEv>:
       *
       *  The function call operator invokes the target function object
       *  stored by `this`.
       */
      _Res
      operator()(_ArgTypes... __args) const
 8008144:	b580      	push	{r7, lr}
 8008146:	b082      	sub	sp, #8
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
      {
	if (_M_empty())
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	4618      	mov	r0, r3
 8008150:	f7fa f85f 	bl	8002212 <_ZNKSt14_Function_base8_M_emptyEv>
 8008154:	4603      	mov	r3, r0
 8008156:	2b00      	cmp	r3, #0
 8008158:	d001      	beq.n	800815e <_ZNKSt8functionIFvvEEclEv+0x1a>
	  __throw_bad_function_call();
 800815a:	f00b fba1 	bl	80138a0 <_ZSt25__throw_bad_function_callv>
	return _M_invoker(_M_functor, std::forward<_ArgTypes>(__args)...);
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	68db      	ldr	r3, [r3, #12]
 8008162:	687a      	ldr	r2, [r7, #4]
 8008164:	4610      	mov	r0, r2
 8008166:	4798      	blx	r3
 8008168:	bf00      	nop
      }
 800816a:	3708      	adds	r7, #8
 800816c:	46bd      	mov	sp, r7
 800816e:	bd80      	pop	{r7, pc}

08008170 <_ZNKSt8functionIFyvEEclEv>:
      operator()(_ArgTypes... __args) const
 8008170:	b580      	push	{r7, lr}
 8008172:	b082      	sub	sp, #8
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
	if (_M_empty())
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	4618      	mov	r0, r3
 800817c:	f7fa f849 	bl	8002212 <_ZNKSt14_Function_base8_M_emptyEv>
 8008180:	4603      	mov	r3, r0
 8008182:	2b00      	cmp	r3, #0
 8008184:	d001      	beq.n	800818a <_ZNKSt8functionIFyvEEclEv+0x1a>
	  __throw_bad_function_call();
 8008186:	f00b fb8b 	bl	80138a0 <_ZSt25__throw_bad_function_callv>
	return _M_invoker(_M_functor, std::forward<_ArgTypes>(__args)...);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	68db      	ldr	r3, [r3, #12]
 800818e:	687a      	ldr	r2, [r7, #4]
 8008190:	4610      	mov	r0, r2
 8008192:	4798      	blx	r3
 8008194:	4602      	mov	r2, r0
 8008196:	460b      	mov	r3, r1
      }
 8008198:	4610      	mov	r0, r2
 800819a:	4619      	mov	r1, r3
 800819c:	3708      	adds	r7, #8
 800819e:	46bd      	mov	sp, r7
 80081a0:	bd80      	pop	{r7, pc}

080081a2 <_ZN20AbstractSubscriptionI21RegisterAccessRequestE9subscribeEt18CanardTransferKind>:
    void subscribe(CanardPortID port_id, CanardTransferKind kind) {
 80081a2:	b580      	push	{r7, lr}
 80081a4:	b084      	sub	sp, #16
 80081a6:	af02      	add	r7, sp, #8
 80081a8:	6078      	str	r0, [r7, #4]
 80081aa:	460b      	mov	r3, r1
 80081ac:	807b      	strh	r3, [r7, #2]
 80081ae:	4613      	mov	r3, r2
 80081b0:	707b      	strb	r3, [r7, #1]
        sub.user_reference = reinterpret_cast<void*>(this);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	687a      	ldr	r2, [r7, #4]
 80081b6:	629a      	str	r2, [r3, #40]	@ 0x28
        interface->subscribe(port_id, T::extent, kind, &sub);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 80081be:	4618      	mov	r0, r3
 80081c0:	f7ff fc88 	bl	8007ad4 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	3308      	adds	r3, #8
 80081c8:	787a      	ldrb	r2, [r7, #1]
 80081ca:	8879      	ldrh	r1, [r7, #2]
 80081cc:	9300      	str	r3, [sp, #0]
 80081ce:	4613      	mov	r3, r2
 80081d0:	f240 2203 	movw	r2, #515	@ 0x203
 80081d4:	f008 fd5e 	bl	8010c94 <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription>
    }
 80081d8:	bf00      	nop
 80081da:	3708      	adds	r7, #8
 80081dc:	46bd      	mov	sp, r7
 80081de:	bd80      	pop	{r7, pc}

080081e0 <_ZNK15CyphalInterface4sendI6JS_msgEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindhy>:
inline void CyphalInterface::send(
 80081e0:	b5b0      	push	{r4, r5, r7, lr}
 80081e2:	b08c      	sub	sp, #48	@ 0x30
 80081e4:	af04      	add	r7, sp, #16
 80081e6:	60f8      	str	r0, [r7, #12]
 80081e8:	60b9      	str	r1, [r7, #8]
 80081ea:	607a      	str	r2, [r7, #4]
 80081ec:	807b      	strh	r3, [r7, #2]
    size_t cyphal_buf_size = TypeAlias::buffer_size;
 80081ee:	230c      	movs	r3, #12
 80081f0:	61fb      	str	r3, [r7, #28]
    if (TypeAlias::serializer(obj, buffer, &cyphal_buf_size) < 0) {
 80081f2:	f107 031c 	add.w	r3, r7, #28
 80081f6:	461a      	mov	r2, r3
 80081f8:	6879      	ldr	r1, [r7, #4]
 80081fa:	68b8      	ldr	r0, [r7, #8]
 80081fc:	f7fb f840 	bl	8003280 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_>
 8008200:	4603      	mov	r3, r0
 8008202:	b2db      	uxtb	r3, r3
 8008204:	09db      	lsrs	r3, r3, #7
 8008206:	b2db      	uxtb	r3, r3
 8008208:	2b00      	cmp	r3, #0
 800820a:	d005      	beq.n	8008218 <_ZNK15CyphalInterface4sendI6JS_msgEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindhy+0x38>
        utilities.error_handler();
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	685b      	ldr	r3, [r3, #4]
 8008210:	3310      	adds	r3, #16
 8008212:	4618      	mov	r0, r3
 8008214:	f7ff ff96 	bl	8008144 <_ZNKSt8functionIFvvEEclEv>
    const CanardTransferMetadata cyphal_transfer_metadata = {
 8008218:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800821c:	753b      	strb	r3, [r7, #20]
 800821e:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8008222:	757b      	strb	r3, [r7, #21]
 8008224:	887b      	ldrh	r3, [r7, #2]
 8008226:	82fb      	strh	r3, [r7, #22]
 8008228:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800822c:	763b      	strb	r3, [r7, #24]
 800822e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008230:	781b      	ldrb	r3, [r3, #0]
 8008232:	767b      	strb	r3, [r7, #25]
        utilities.micros_64() + timeout_delta,
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	685b      	ldr	r3, [r3, #4]
 8008238:	4618      	mov	r0, r3
 800823a:	f7ff ff99 	bl	8008170 <_ZNKSt8functionIFyvEEclEv>
    push(
 800823e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008242:	1884      	adds	r4, r0, r2
 8008244:	eb41 0503 	adc.w	r5, r1, r3
 8008248:	69fb      	ldr	r3, [r7, #28]
 800824a:	687a      	ldr	r2, [r7, #4]
 800824c:	9202      	str	r2, [sp, #8]
 800824e:	9301      	str	r3, [sp, #4]
 8008250:	f107 0314 	add.w	r3, r7, #20
 8008254:	9300      	str	r3, [sp, #0]
 8008256:	4622      	mov	r2, r4
 8008258:	462b      	mov	r3, r5
 800825a:	68f8      	ldr	r0, [r7, #12]
 800825c:	f008 fce0 	bl	8010c20 <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv>
    (*transfer_id)++;
 8008260:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008262:	781b      	ldrb	r3, [r3, #0]
 8008264:	3301      	adds	r3, #1
 8008266:	b2da      	uxtb	r2, r3
 8008268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800826a:	701a      	strb	r2, [r3, #0]
}
 800826c:	bf00      	nop
 800826e:	3720      	adds	r7, #32
 8008270:	46bd      	mov	sp, r7
 8008272:	bdb0      	pop	{r4, r5, r7, pc}

08008274 <_ZNK15CyphalInterface4sendI5HBeatEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindhy>:
inline void CyphalInterface::send(
 8008274:	b5b0      	push	{r4, r5, r7, lr}
 8008276:	b08c      	sub	sp, #48	@ 0x30
 8008278:	af04      	add	r7, sp, #16
 800827a:	60f8      	str	r0, [r7, #12]
 800827c:	60b9      	str	r1, [r7, #8]
 800827e:	607a      	str	r2, [r7, #4]
 8008280:	807b      	strh	r3, [r7, #2]
    size_t cyphal_buf_size = TypeAlias::buffer_size;
 8008282:	2307      	movs	r3, #7
 8008284:	61fb      	str	r3, [r7, #28]
    if (TypeAlias::serializer(obj, buffer, &cyphal_buf_size) < 0) {
 8008286:	f107 031c 	add.w	r3, r7, #28
 800828a:	461a      	mov	r2, r3
 800828c:	6879      	ldr	r1, [r7, #4]
 800828e:	68b8      	ldr	r0, [r7, #8]
 8008290:	f7fa fc96 	bl	8002bc0 <uavcan_node_Heartbeat_1_0_serialize_>
 8008294:	4603      	mov	r3, r0
 8008296:	b2db      	uxtb	r3, r3
 8008298:	09db      	lsrs	r3, r3, #7
 800829a:	b2db      	uxtb	r3, r3
 800829c:	2b00      	cmp	r3, #0
 800829e:	d005      	beq.n	80082ac <_ZNK15CyphalInterface4sendI5HBeatEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindhy+0x38>
        utilities.error_handler();
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	685b      	ldr	r3, [r3, #4]
 80082a4:	3310      	adds	r3, #16
 80082a6:	4618      	mov	r0, r3
 80082a8:	f7ff ff4c 	bl	8008144 <_ZNKSt8functionIFvvEEclEv>
    const CanardTransferMetadata cyphal_transfer_metadata = {
 80082ac:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80082b0:	753b      	strb	r3, [r7, #20]
 80082b2:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80082b6:	757b      	strb	r3, [r7, #21]
 80082b8:	887b      	ldrh	r3, [r7, #2]
 80082ba:	82fb      	strh	r3, [r7, #22]
 80082bc:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80082c0:	763b      	strb	r3, [r7, #24]
 80082c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082c4:	781b      	ldrb	r3, [r3, #0]
 80082c6:	767b      	strb	r3, [r7, #25]
        utilities.micros_64() + timeout_delta,
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	685b      	ldr	r3, [r3, #4]
 80082cc:	4618      	mov	r0, r3
 80082ce:	f7ff ff4f 	bl	8008170 <_ZNKSt8functionIFyvEEclEv>
    push(
 80082d2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80082d6:	1884      	adds	r4, r0, r2
 80082d8:	eb41 0503 	adc.w	r5, r1, r3
 80082dc:	69fb      	ldr	r3, [r7, #28]
 80082de:	687a      	ldr	r2, [r7, #4]
 80082e0:	9202      	str	r2, [sp, #8]
 80082e2:	9301      	str	r3, [sp, #4]
 80082e4:	f107 0314 	add.w	r3, r7, #20
 80082e8:	9300      	str	r3, [sp, #0]
 80082ea:	4622      	mov	r2, r4
 80082ec:	462b      	mov	r3, r5
 80082ee:	68f8      	ldr	r0, [r7, #12]
 80082f0:	f008 fc96 	bl	8010c20 <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv>
    (*transfer_id)++;
 80082f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082f6:	781b      	ldrb	r3, [r3, #0]
 80082f8:	3301      	adds	r3, #1
 80082fa:	b2da      	uxtb	r2, r3
 80082fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082fe:	701a      	strb	r2, [r3, #0]
}
 8008300:	bf00      	nop
 8008302:	3720      	adds	r7, #32
 8008304:	46bd      	mov	sp, r7
 8008306:	bdb0      	pop	{r4, r5, r7, pc}

08008308 <_ZN5G4CAN10create_bssI15SystemAllocatorJEEEPS_PPSt4byteP19FDCAN_HandleTypeDefhjDpOT0_R13UtilityConfig>:
public:
    
    template <class T, class... Args> static G4CAN* create_bss(
 8008308:	b590      	push	{r4, r7, lr}
 800830a:	b089      	sub	sp, #36	@ 0x24
 800830c:	af00      	add	r7, sp, #0
 800830e:	60f8      	str	r0, [r7, #12]
 8008310:	60b9      	str	r1, [r7, #8]
 8008312:	603b      	str	r3, [r7, #0]
 8008314:	4613      	mov	r3, r2
 8008316:	71fb      	strb	r3, [r7, #7]
        CanardNodeID node_id,
        size_t queue_len,
        Args&&... args,
        UtilityConfig& utilities
    ) {
        std::byte* allocator_loc = *inout_buffer;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	61fb      	str	r3, [r7, #28]
        auto allocator_ptr = new (allocator_loc) T(queue_len * sizeof(CanardTxQueueItem) * 2.5, args..., utilities);
 800831e:	69fb      	ldr	r3, [r7, #28]
 8008320:	4619      	mov	r1, r3
 8008322:	2008      	movs	r0, #8
 8008324:	f7f9 ff01 	bl	800212a <_ZnwjPv>
 8008328:	4604      	mov	r4, r0
 800832a:	683a      	ldr	r2, [r7, #0]
 800832c:	4613      	mov	r3, r2
 800832e:	005b      	lsls	r3, r3, #1
 8008330:	4413      	add	r3, r2
 8008332:	011b      	lsls	r3, r3, #4
 8008334:	4618      	mov	r0, r3
 8008336:	f7f8 f90d 	bl	8000554 <__aeabi_ui2d>
 800833a:	f04f 0200 	mov.w	r2, #0
 800833e:	4b18      	ldr	r3, [pc, #96]	@ (80083a0 <_ZN5G4CAN10create_bssI15SystemAllocatorJEEEPS_PPSt4byteP19FDCAN_HandleTypeDefhjDpOT0_R13UtilityConfig+0x98>)
 8008340:	f7f8 f982 	bl	8000648 <__aeabi_dmul>
 8008344:	4602      	mov	r2, r0
 8008346:	460b      	mov	r3, r1
 8008348:	4610      	mov	r0, r2
 800834a:	4619      	mov	r1, r3
 800834c:	f7f8 fc54 	bl	8000bf8 <__aeabi_d2uiz>
 8008350:	4603      	mov	r3, r0
 8008352:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008354:	4619      	mov	r1, r3
 8008356:	4620      	mov	r0, r4
 8008358:	f7fa f84e 	bl	80023f8 <_ZN15SystemAllocatorC1EjR13UtilityConfig>
 800835c:	61bc      	str	r4, [r7, #24]
    
        std::byte* provider_loc = allocator_loc + sizeof(T);
 800835e:	69fb      	ldr	r3, [r7, #28]
 8008360:	3308      	adds	r3, #8
 8008362:	617b      	str	r3, [r7, #20]
        auto ptr = new (provider_loc) G4CAN(handler, queue_len, utilities);
 8008364:	697b      	ldr	r3, [r7, #20]
 8008366:	4619      	mov	r1, r3
 8008368:	2044      	movs	r0, #68	@ 0x44
 800836a:	f7f9 fede 	bl	800212a <_ZnwjPv>
 800836e:	4604      	mov	r4, r0
 8008370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008372:	683a      	ldr	r2, [r7, #0]
 8008374:	68b9      	ldr	r1, [r7, #8]
 8008376:	4620      	mov	r0, r4
 8008378:	f7fa f822 	bl	80023c0 <_ZN5G4CANC1EP19FDCAN_HandleTypeDefjR13UtilityConfig>
 800837c:	613c      	str	r4, [r7, #16]
    
        ptr->setup<T>(allocator_ptr, node_id);
 800837e:	693b      	ldr	r3, [r7, #16]
 8008380:	79fa      	ldrb	r2, [r7, #7]
 8008382:	69b9      	ldr	r1, [r7, #24]
 8008384:	4618      	mov	r0, r3
 8008386:	f000 f9cb 	bl	8008720 <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h>

        *inout_buffer = provider_loc + sizeof(G4CAN);
 800838a:	697b      	ldr	r3, [r7, #20]
 800838c:	f103 0244 	add.w	r2, r3, #68	@ 0x44
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	601a      	str	r2, [r3, #0]
        return ptr;
 8008394:	693b      	ldr	r3, [r7, #16]
    }
 8008396:	4618      	mov	r0, r3
 8008398:	3724      	adds	r7, #36	@ 0x24
 800839a:	46bd      	mov	sp, r7
 800839c:	bd90      	pop	{r4, r7, pc}
 800839e:	bf00      	nop
 80083a0:	40040000 	.word	0x40040000

080083a4 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1IS0_vEEPT_>:
	__shared_ptr(_Yp* __p)
 80083a4:	b590      	push	{r4, r7, lr}
 80083a6:	b083      	sub	sp, #12
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
 80083ac:	6039      	str	r1, [r7, #0]
	: _M_ptr(__p), _M_refcount(__p, typename is_array<_Tp>::type())
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	683a      	ldr	r2, [r7, #0]
 80083b2:	601a      	str	r2, [r3, #0]
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	3304      	adds	r3, #4
 80083b8:	4622      	mov	r2, r4
 80083ba:	6839      	ldr	r1, [r7, #0]
 80083bc:	4618      	mov	r0, r3
 80083be:	f000 f9f3 	bl	80087a8 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1IP15CyphalInterfaceEET_St17integral_constantIbLb0EE>
	  _M_enable_shared_from_this_with(__p);
 80083c2:	6839      	ldr	r1, [r7, #0]
 80083c4:	6878      	ldr	r0, [r7, #4]
 80083c6:	f000 f9fe 	bl	80087c6 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE31_M_enable_shared_from_this_withIS0_S0_EENSt9enable_ifIXntsrNS3_15__has_esft_baseIT0_vEE5valueEvE4typeEPT_>
	}
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	4618      	mov	r0, r3
 80083ce:	370c      	adds	r7, #12
 80083d0:	46bd      	mov	sp, r7
 80083d2:	bd90      	pop	{r4, r7, pc}

080083d4 <_ZSt4moveIRSt10shared_ptrI15CyphalInterfaceEEONSt16remove_referenceIT_E4typeEOS5_>:
    move(_Tp&& __t) noexcept
 80083d4:	b480      	push	{r7}
 80083d6:	b083      	sub	sp, #12
 80083d8:	af00      	add	r7, sp, #0
 80083da:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	4618      	mov	r0, r3
 80083e0:	370c      	adds	r7, #12
 80083e2:	46bd      	mov	sp, r7
 80083e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e8:	4770      	bx	lr

080083ea <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEaSEOS3_>:
	}
#pragma GCC diagnostic pop
#endif

      __shared_ptr&
      operator=(__shared_ptr&& __r) noexcept
 80083ea:	b580      	push	{r7, lr}
 80083ec:	b084      	sub	sp, #16
 80083ee:	af00      	add	r7, sp, #0
 80083f0:	6078      	str	r0, [r7, #4]
 80083f2:	6039      	str	r1, [r7, #0]
      {
	__shared_ptr(std::move(__r)).swap(*this);
 80083f4:	6838      	ldr	r0, [r7, #0]
 80083f6:	f000 f9f1 	bl	80087dc <_ZSt4moveIRSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEEONSt16remove_referenceIT_E4typeEOS7_>
 80083fa:	4602      	mov	r2, r0
 80083fc:	f107 0308 	add.w	r3, r7, #8
 8008400:	4611      	mov	r1, r2
 8008402:	4618      	mov	r0, r3
 8008404:	f000 f9f5 	bl	80087f2 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1EOS3_>
 8008408:	f107 0308 	add.w	r3, r7, #8
 800840c:	6879      	ldr	r1, [r7, #4]
 800840e:	4618      	mov	r0, r3
 8008410:	f000 fa0d 	bl	800882e <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE4swapERS3_>
 8008414:	f107 0308 	add.w	r3, r7, #8
 8008418:	4618      	mov	r0, r3
 800841a:	f7fd fecd 	bl	80061b8 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev>
	return *this;
 800841e:	687b      	ldr	r3, [r7, #4]
      }
 8008420:	4618      	mov	r0, r3
 8008422:	3710      	adds	r7, #16
 8008424:	46bd      	mov	sp, r7
 8008426:	bd80      	pop	{r7, pc}

08008428 <_ZNKSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer    _M_ptr() const noexcept { return std::get<0>(_M_t); }
 8008428:	b580      	push	{r7, lr}
 800842a:	b082      	sub	sp, #8
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	4618      	mov	r0, r3
 8008434:	f000 fa12 	bl	800885c <_ZSt3getILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>
 8008438:	4603      	mov	r3, r0
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	4618      	mov	r0, r3
 800843e:	3708      	adds	r7, #8
 8008440:	46bd      	mov	sp, r7
 8008442:	bd80      	pop	{r7, pc}

08008444 <_ZNSt5tupleIJP19AbstractCANProviderSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>:

    public:
      template<bool _Dummy = true,
	       _ImplicitDefaultCtor<_Dummy, _T1, _T2> = true>
	constexpr
	tuple()
 8008444:	b580      	push	{r7, lr}
 8008446:	b082      	sub	sp, #8
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
	noexcept(__nothrow_default_constructible())
	: _Inherited() { }
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	4618      	mov	r0, r3
 8008450:	f000 fa11 	bl	8008876 <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEEC1Ev>
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	4618      	mov	r0, r3
 8008458:	3708      	adds	r7, #8
 800845a:	46bd      	mov	sp, r7
 800845c:	bd80      	pop	{r7, pc}

0800845e <_ZSt3getILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    __get_helper(const tuple<_Types...>&) = delete;

  /// Return a reference to the ith element of a tuple.
  template<size_t __i, typename... _Elements>
    constexpr __tuple_element_t<__i, tuple<_Elements...>>&
    get(tuple<_Elements...>& __t) noexcept
 800845e:	b580      	push	{r7, lr}
 8008460:	b082      	sub	sp, #8
 8008462:	af00      	add	r7, sp, #0
 8008464:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	4618      	mov	r0, r3
 800846a:	f000 fa14 	bl	8008896 <_ZSt12__get_helperILj0EP19AbstractCANProviderJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 800846e:	4603      	mov	r3, r0
 8008470:	4618      	mov	r0, r3
 8008472:	3708      	adds	r7, #8
 8008474:	46bd      	mov	sp, r7
 8008476:	bd80      	pop	{r7, pc}

08008478 <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE10_M_deleterEv>:
      _Dp&       _M_deleter() noexcept { return std::get<1>(_M_t); }
 8008478:	b580      	push	{r7, lr}
 800847a:	b082      	sub	sp, #8
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	4618      	mov	r0, r3
 8008484:	f000 fa13 	bl	80088ae <_ZSt3getILj1EJP19AbstractCANProviderSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8008488:	4603      	mov	r3, r0
 800848a:	4618      	mov	r0, r3
 800848c:	3708      	adds	r7, #8
 800848e:	46bd      	mov	sp, r7
 8008490:	bd80      	pop	{r7, pc}

08008492 <_ZNSt14_Function_base13_Base_managerIPFyvEE9_M_createIRS1_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>:
	  _M_create(_Any_data& __dest, _Fn&& __f, true_type)
 8008492:	b590      	push	{r4, r7, lr}
 8008494:	b085      	sub	sp, #20
 8008496:	af00      	add	r7, sp, #0
 8008498:	60f8      	str	r0, [r7, #12]
 800849a:	60b9      	str	r1, [r7, #8]
 800849c:	713a      	strb	r2, [r7, #4]
	    ::new (__dest._M_access()) _Functor(std::forward<_Fn>(__f));
 800849e:	68f8      	ldr	r0, [r7, #12]
 80084a0:	f7f9 fe8e 	bl	80021c0 <_ZNSt9_Any_data9_M_accessEv>
 80084a4:	4603      	mov	r3, r0
 80084a6:	4619      	mov	r1, r3
 80084a8:	2004      	movs	r0, #4
 80084aa:	f7f9 fe3e 	bl	800212a <_ZnwjPv>
 80084ae:	4604      	mov	r4, r0
 80084b0:	68b8      	ldr	r0, [r7, #8]
 80084b2:	f7ff fd10 	bl	8007ed6 <_ZSt7forwardIRFyvEEOT_RNSt16remove_referenceIS2_E4typeE>
 80084b6:	4603      	mov	r3, r0
 80084b8:	6023      	str	r3, [r4, #0]
	  }
 80084ba:	bf00      	nop
 80084bc:	3714      	adds	r7, #20
 80084be:	46bd      	mov	sp, r7
 80084c0:	bd90      	pop	{r4, r7, pc}

080084c2 <_ZNSt14_Function_base13_Base_managerIPFyvEE14_M_get_pointerERKSt9_Any_data>:
	_M_get_pointer(const _Any_data& __source) noexcept
 80084c2:	b580      	push	{r7, lr}
 80084c4:	b084      	sub	sp, #16
 80084c6:	af00      	add	r7, sp, #0
 80084c8:	6078      	str	r0, [r7, #4]
	      const _Functor& __f = __source._M_access<_Functor>();
 80084ca:	6878      	ldr	r0, [r7, #4]
 80084cc:	f000 f9fb 	bl	80088c6 <_ZNKSt9_Any_data9_M_accessIPFyvEEERKT_v>
 80084d0:	60f8      	str	r0, [r7, #12]
	      return const_cast<_Functor*>(std::__addressof(__f));
 80084d2:	68f8      	ldr	r0, [r7, #12]
 80084d4:	f000 fa03 	bl	80088de <_ZSt11__addressofIKPFyvEEPT_RS3_>
 80084d8:	4603      	mov	r3, r0
	}
 80084da:	4618      	mov	r0, r3
 80084dc:	3710      	adds	r7, #16
 80084de:	46bd      	mov	sp, r7
 80084e0:	bd80      	pop	{r7, pc}

080084e2 <_ZSt10__invoke_rIyRPFyvEJEENSt9enable_ifIX16is_invocable_r_vIT_T0_DpT1_EES4_E4typeEOS5_DpOS6_>:

#if __cplusplus >= 201703L
  // INVOKE<R>: Invoke a callable object and convert the result to R.
  template<typename _Res, typename _Callable, typename... _Args>
    constexpr enable_if_t<is_invocable_r_v<_Res, _Callable, _Args...>, _Res>
    __invoke_r(_Callable&& __fn, _Args&&... __args)
 80084e2:	b590      	push	{r4, r7, lr}
 80084e4:	b083      	sub	sp, #12
 80084e6:	af00      	add	r7, sp, #0
 80084e8:	6078      	str	r0, [r7, #4]
      using __tag = typename __result::__invoke_type;
      if constexpr (is_void_v<_Res>)
	std::__invoke_impl<__type>(__tag{}, std::forward<_Callable>(__fn),
					std::forward<_Args>(__args)...);
      else
	return std::__invoke_impl<__type>(__tag{},
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f000 fa02 	bl	80088f4 <_ZSt7forwardIRPFyvEEOT_RNSt16remove_referenceIS3_E4typeE>
 80084f0:	4603      	mov	r3, r0
 80084f2:	4619      	mov	r1, r3
 80084f4:	4620      	mov	r0, r4
 80084f6:	f000 fa08 	bl	800890a <_ZSt13__invoke_implIyRPFyvEJEET_St14__invoke_otherOT0_DpOT1_>
 80084fa:	4602      	mov	r2, r0
 80084fc:	460b      	mov	r3, r1
					  std::forward<_Callable>(__fn),
					  std::forward<_Args>(__args)...);
    }
 80084fe:	4610      	mov	r0, r2
 8008500:	4619      	mov	r1, r3
 8008502:	370c      	adds	r7, #12
 8008504:	46bd      	mov	sp, r7
 8008506:	bd90      	pop	{r4, r7, pc}

08008508 <_ZNSt9_Any_data9_M_accessIPPFyvEEERT_v>:
      _M_access() noexcept
 8008508:	b580      	push	{r7, lr}
 800850a:	b082      	sub	sp, #8
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 8008510:	6878      	ldr	r0, [r7, #4]
 8008512:	f7f9 fe55 	bl	80021c0 <_ZNSt9_Any_data9_M_accessEv>
 8008516:	4603      	mov	r3, r0
 8008518:	4618      	mov	r0, r3
 800851a:	3708      	adds	r7, #8
 800851c:	46bd      	mov	sp, r7
 800851e:	bd80      	pop	{r7, pc}

08008520 <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation>:
	_M_manager(_Any_data& __dest, const _Any_data& __source,
 8008520:	b590      	push	{r4, r7, lr}
 8008522:	b085      	sub	sp, #20
 8008524:	af00      	add	r7, sp, #0
 8008526:	60f8      	str	r0, [r7, #12]
 8008528:	60b9      	str	r1, [r7, #8]
 800852a:	4613      	mov	r3, r2
 800852c:	71fb      	strb	r3, [r7, #7]
	  switch (__op)
 800852e:	79fb      	ldrb	r3, [r7, #7]
 8008530:	2b03      	cmp	r3, #3
 8008532:	d82a      	bhi.n	800858a <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
 8008534:	a201      	add	r2, pc, #4	@ (adr r2, 800853c <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x1c>)
 8008536:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800853a:	bf00      	nop
 800853c:	0800854d 	.word	0x0800854d
 8008540:	0800855b 	.word	0x0800855b
 8008544:	0800856f 	.word	0x0800856f
 8008548:	08008581 	.word	0x08008581
	      __dest._M_access<const type_info*>() = nullptr;
 800854c:	68f8      	ldr	r0, [r7, #12]
 800854e:	f000 f9ee 	bl	800892e <_ZNSt9_Any_data9_M_accessIPKSt9type_infoEERT_v>
 8008552:	4603      	mov	r3, r0
 8008554:	2200      	movs	r2, #0
 8008556:	601a      	str	r2, [r3, #0]
	      break;
 8008558:	e017      	b.n	800858a <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
	      __dest._M_access<_Functor*>() = _M_get_pointer(__source);
 800855a:	68b8      	ldr	r0, [r7, #8]
 800855c:	f7ff ffb1 	bl	80084c2 <_ZNSt14_Function_base13_Base_managerIPFyvEE14_M_get_pointerERKSt9_Any_data>
 8008560:	4604      	mov	r4, r0
 8008562:	68f8      	ldr	r0, [r7, #12]
 8008564:	f7ff ffd0 	bl	8008508 <_ZNSt9_Any_data9_M_accessIPPFyvEEERT_v>
 8008568:	4603      	mov	r3, r0
 800856a:	601c      	str	r4, [r3, #0]
	      break;
 800856c:	e00d      	b.n	800858a <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
		  *const_cast<const _Functor*>(_M_get_pointer(__source)));
 800856e:	68b8      	ldr	r0, [r7, #8]
 8008570:	f7ff ffa7 	bl	80084c2 <_ZNSt14_Function_base13_Base_managerIPFyvEE14_M_get_pointerERKSt9_Any_data>
 8008574:	4603      	mov	r3, r0
	      _M_init_functor(__dest,
 8008576:	4619      	mov	r1, r3
 8008578:	68f8      	ldr	r0, [r7, #12]
 800857a:	f000 f9e4 	bl	8008946 <_ZNSt14_Function_base13_Base_managerIPFyvEE15_M_init_functorIRKS2_EEvRSt9_Any_dataOT_>
	      break;
 800857e:	e004      	b.n	800858a <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
	      _M_destroy(__dest, _Local_storage());
 8008580:	4621      	mov	r1, r4
 8008582:	68f8      	ldr	r0, [r7, #12]
 8008584:	f000 f9f1 	bl	800896a <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>
	      break;
 8008588:	bf00      	nop
	  return false;
 800858a:	2300      	movs	r3, #0
	}
 800858c:	4618      	mov	r0, r3
 800858e:	3714      	adds	r7, #20
 8008590:	46bd      	mov	sp, r7
 8008592:	bd90      	pop	{r4, r7, pc}

08008594 <_ZNSt14_Function_base13_Base_managerIPFvvEE9_M_createIRS1_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>:
	  _M_create(_Any_data& __dest, _Fn&& __f, true_type)
 8008594:	b590      	push	{r4, r7, lr}
 8008596:	b085      	sub	sp, #20
 8008598:	af00      	add	r7, sp, #0
 800859a:	60f8      	str	r0, [r7, #12]
 800859c:	60b9      	str	r1, [r7, #8]
 800859e:	713a      	strb	r2, [r7, #4]
	    ::new (__dest._M_access()) _Functor(std::forward<_Fn>(__f));
 80085a0:	68f8      	ldr	r0, [r7, #12]
 80085a2:	f7f9 fe0d 	bl	80021c0 <_ZNSt9_Any_data9_M_accessEv>
 80085a6:	4603      	mov	r3, r0
 80085a8:	4619      	mov	r1, r3
 80085aa:	2004      	movs	r0, #4
 80085ac:	f7f9 fdbd 	bl	800212a <_ZnwjPv>
 80085b0:	4604      	mov	r4, r0
 80085b2:	68b8      	ldr	r0, [r7, #8]
 80085b4:	f7ff fced 	bl	8007f92 <_ZSt7forwardIRFvvEEOT_RNSt16remove_referenceIS2_E4typeE>
 80085b8:	4603      	mov	r3, r0
 80085ba:	6023      	str	r3, [r4, #0]
	  }
 80085bc:	bf00      	nop
 80085be:	3714      	adds	r7, #20
 80085c0:	46bd      	mov	sp, r7
 80085c2:	bd90      	pop	{r4, r7, pc}

080085c4 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>:
	_M_get_pointer(const _Any_data& __source) noexcept
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b084      	sub	sp, #16
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
	      const _Functor& __f = __source._M_access<_Functor>();
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	f000 f9d8 	bl	8008982 <_ZNKSt9_Any_data9_M_accessIPFvvEEERKT_v>
 80085d2:	60f8      	str	r0, [r7, #12]
	      return const_cast<_Functor*>(std::__addressof(__f));
 80085d4:	68f8      	ldr	r0, [r7, #12]
 80085d6:	f000 f9e0 	bl	800899a <_ZSt11__addressofIKPFvvEEPT_RS3_>
 80085da:	4603      	mov	r3, r0
	}
 80085dc:	4618      	mov	r0, r3
 80085de:	3710      	adds	r7, #16
 80085e0:	46bd      	mov	sp, r7
 80085e2:	bd80      	pop	{r7, pc}

080085e4 <_ZSt10__invoke_rIvRPFvvEJEENSt9enable_ifIX16is_invocable_r_vIT_T0_DpT1_EES4_E4typeEOS5_DpOS6_>:
    __invoke_r(_Callable&& __fn, _Args&&... __args)
 80085e4:	b590      	push	{r4, r7, lr}
 80085e6:	b083      	sub	sp, #12
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
	std::__invoke_impl<__type>(__tag{}, std::forward<_Callable>(__fn),
 80085ec:	6878      	ldr	r0, [r7, #4]
 80085ee:	f000 f9df 	bl	80089b0 <_ZSt7forwardIRPFvvEEOT_RNSt16remove_referenceIS3_E4typeE>
 80085f2:	4603      	mov	r3, r0
 80085f4:	4619      	mov	r1, r3
 80085f6:	4620      	mov	r0, r4
 80085f8:	f000 f9e5 	bl	80089c6 <_ZSt13__invoke_implIvRPFvvEJEET_St14__invoke_otherOT0_DpOT1_>
    }
 80085fc:	bf00      	nop
 80085fe:	370c      	adds	r7, #12
 8008600:	46bd      	mov	sp, r7
 8008602:	bd90      	pop	{r4, r7, pc}

08008604 <_ZNSt9_Any_data9_M_accessIPPFvvEEERT_v>:
      _M_access() noexcept
 8008604:	b580      	push	{r7, lr}
 8008606:	b082      	sub	sp, #8
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 800860c:	6878      	ldr	r0, [r7, #4]
 800860e:	f7f9 fdd7 	bl	80021c0 <_ZNSt9_Any_data9_M_accessEv>
 8008612:	4603      	mov	r3, r0
 8008614:	4618      	mov	r0, r3
 8008616:	3708      	adds	r7, #8
 8008618:	46bd      	mov	sp, r7
 800861a:	bd80      	pop	{r7, pc}

0800861c <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation>:
	_M_manager(_Any_data& __dest, const _Any_data& __source,
 800861c:	b590      	push	{r4, r7, lr}
 800861e:	b085      	sub	sp, #20
 8008620:	af00      	add	r7, sp, #0
 8008622:	60f8      	str	r0, [r7, #12]
 8008624:	60b9      	str	r1, [r7, #8]
 8008626:	4613      	mov	r3, r2
 8008628:	71fb      	strb	r3, [r7, #7]
	  switch (__op)
 800862a:	79fb      	ldrb	r3, [r7, #7]
 800862c:	2b03      	cmp	r3, #3
 800862e:	d82a      	bhi.n	8008686 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
 8008630:	a201      	add	r2, pc, #4	@ (adr r2, 8008638 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x1c>)
 8008632:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008636:	bf00      	nop
 8008638:	08008649 	.word	0x08008649
 800863c:	08008657 	.word	0x08008657
 8008640:	0800866b 	.word	0x0800866b
 8008644:	0800867d 	.word	0x0800867d
	      __dest._M_access<const type_info*>() = nullptr;
 8008648:	68f8      	ldr	r0, [r7, #12]
 800864a:	f000 f970 	bl	800892e <_ZNSt9_Any_data9_M_accessIPKSt9type_infoEERT_v>
 800864e:	4603      	mov	r3, r0
 8008650:	2200      	movs	r2, #0
 8008652:	601a      	str	r2, [r3, #0]
	      break;
 8008654:	e017      	b.n	8008686 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
	      __dest._M_access<_Functor*>() = _M_get_pointer(__source);
 8008656:	68b8      	ldr	r0, [r7, #8]
 8008658:	f7ff ffb4 	bl	80085c4 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>
 800865c:	4604      	mov	r4, r0
 800865e:	68f8      	ldr	r0, [r7, #12]
 8008660:	f7ff ffd0 	bl	8008604 <_ZNSt9_Any_data9_M_accessIPPFvvEEERT_v>
 8008664:	4603      	mov	r3, r0
 8008666:	601c      	str	r4, [r3, #0]
	      break;
 8008668:	e00d      	b.n	8008686 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
		  *const_cast<const _Functor*>(_M_get_pointer(__source)));
 800866a:	68b8      	ldr	r0, [r7, #8]
 800866c:	f7ff ffaa 	bl	80085c4 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>
 8008670:	4603      	mov	r3, r0
	      _M_init_functor(__dest,
 8008672:	4619      	mov	r1, r3
 8008674:	68f8      	ldr	r0, [r7, #12]
 8008676:	f000 f9b5 	bl	80089e4 <_ZNSt14_Function_base13_Base_managerIPFvvEE15_M_init_functorIRKS2_EEvRSt9_Any_dataOT_>
	      break;
 800867a:	e004      	b.n	8008686 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
	      _M_destroy(__dest, _Local_storage());
 800867c:	4621      	mov	r1, r4
 800867e:	68f8      	ldr	r0, [r7, #12]
 8008680:	f000 f9c2 	bl	8008a08 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>
	      break;
 8008684:	bf00      	nop
	  return false;
 8008686:	2300      	movs	r3, #0
	}
 8008688:	4618      	mov	r0, r3
 800868a:	3714      	adds	r7, #20
 800868c:	46bd      	mov	sp, r7
 800868e:	bd90      	pop	{r4, r7, pc}

08008690 <_ZN20AbstractSubscriptionI5HBeatE9subscribeEt18CanardTransferKind>:
    void subscribe(CanardPortID port_id, CanardTransferKind kind) {
 8008690:	b580      	push	{r7, lr}
 8008692:	b084      	sub	sp, #16
 8008694:	af02      	add	r7, sp, #8
 8008696:	6078      	str	r0, [r7, #4]
 8008698:	460b      	mov	r3, r1
 800869a:	807b      	strh	r3, [r7, #2]
 800869c:	4613      	mov	r3, r2
 800869e:	707b      	strb	r3, [r7, #1]
        sub.user_reference = reinterpret_cast<void*>(this);
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	687a      	ldr	r2, [r7, #4]
 80086a4:	629a      	str	r2, [r3, #40]	@ 0x28
        interface->subscribe(port_id, T::extent, kind, &sub);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 80086ac:	4618      	mov	r0, r3
 80086ae:	f7ff fa11 	bl	8007ad4 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	3308      	adds	r3, #8
 80086b6:	787a      	ldrb	r2, [r7, #1]
 80086b8:	8879      	ldrh	r1, [r7, #2]
 80086ba:	9300      	str	r3, [sp, #0]
 80086bc:	4613      	mov	r3, r2
 80086be:	220c      	movs	r2, #12
 80086c0:	f008 fae8 	bl	8010c94 <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription>
    }
 80086c4:	bf00      	nop
 80086c6:	3708      	adds	r7, #8
 80086c8:	46bd      	mov	sp, r7
 80086ca:	bd80      	pop	{r7, pc}

080086cc <_ZN20AbstractSubscriptionI6JS_msgE9subscribeEt18CanardTransferKind>:
    void subscribe(CanardPortID port_id, CanardTransferKind kind) {
 80086cc:	b580      	push	{r7, lr}
 80086ce:	b084      	sub	sp, #16
 80086d0:	af02      	add	r7, sp, #8
 80086d2:	6078      	str	r0, [r7, #4]
 80086d4:	460b      	mov	r3, r1
 80086d6:	807b      	strh	r3, [r7, #2]
 80086d8:	4613      	mov	r3, r2
 80086da:	707b      	strb	r3, [r7, #1]
        sub.user_reference = reinterpret_cast<void*>(this);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	687a      	ldr	r2, [r7, #4]
 80086e0:	629a      	str	r2, [r3, #40]	@ 0x28
        interface->subscribe(port_id, T::extent, kind, &sub);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 80086e8:	4618      	mov	r0, r3
 80086ea:	f7ff f9f3 	bl	8007ad4 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	3308      	adds	r3, #8
 80086f2:	787a      	ldrb	r2, [r7, #1]
 80086f4:	8879      	ldrh	r1, [r7, #2]
 80086f6:	9300      	str	r3, [sp, #0]
 80086f8:	4613      	mov	r3, r2
 80086fa:	220c      	movs	r2, #12
 80086fc:	f008 faca 	bl	8010c94 <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription>
    }
 8008700:	bf00      	nop
 8008702:	3708      	adds	r7, #8
 8008704:	46bd      	mov	sp, r7
 8008706:	bd80      	pop	{r7, pc}

08008708 <_ZNKSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE3getEv>:
	reset(_Yp* __p, _Deleter __d, _Alloc __a)
        { __shared_ptr(__p, std::move(__d), std::move(__a)).swap(*this); }

      /// Return the stored pointer.
      element_type*
      get() const noexcept
 8008708:	b480      	push	{r7}
 800870a:	b083      	sub	sp, #12
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
      { return _M_ptr; }
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	4618      	mov	r0, r3
 8008716:	370c      	adds	r7, #12
 8008718:	46bd      	mov	sp, r7
 800871a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871e:	4770      	bx	lr

08008720 <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h>:

    template <class T>
    void setup(T* ptr, CanardNodeID node_id) {
 8008720:	b5b0      	push	{r4, r5, r7, lr}
 8008722:	b08e      	sub	sp, #56	@ 0x38
 8008724:	af00      	add	r7, sp, #0
 8008726:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8008728:	62b9      	str	r1, [r7, #40]	@ 0x28
 800872a:	4613      	mov	r3, r2
 800872c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        using namespace std::placeholders;

        if (_alloc_ptr) {
 8008730:	481a      	ldr	r0, [pc, #104]	@ (800879c <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h+0x7c>)
 8008732:	f7ff f869 	bl	8007808 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEcvbEv>
 8008736:	4603      	mov	r3, r0
 8008738:	2b00      	cmp	r3, #0
 800873a:	d005      	beq.n	8008748 <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h+0x28>
#ifdef __linux__
            std::cerr << "Tried to call setup in provider twice!" << std::endl;
#endif
            utilities.error_handler();
 800873c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800873e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008740:	3310      	adds	r3, #16
 8008742:	4618      	mov	r0, r3
 8008744:	f7ff fcfe 	bl	8008144 <_ZNKSt8functionIFvvEEclEv>
        }
        _alloc_ptr = std::unique_ptr<T>(ptr);
 8008748:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800874c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800874e:	4618      	mov	r0, r3
 8008750:	f000 f976 	bl	8008a40 <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EEC1IS2_vEEPS0_>
 8008754:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8008758:	4619      	mov	r1, r3
 800875a:	4810      	ldr	r0, [pc, #64]	@ (800879c <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h+0x7c>)
 800875c:	f000 f9a1 	bl	8008aa2 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEaSI15SystemAllocatorS1_IS5_EEENSt9enable_ifIXsrSt6__and_IJS8_IJSt14is_convertibleINS_IT_T0_E7pointerEPS0_ESt6__not_ISt8is_arrayISA_EEEESt13is_assignableIRS2_OSB_EEE5valueERS3_E4typeEOSC_>
 8008760:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8008764:	4618      	mov	r0, r3
 8008766:	f000 f97a 	bl	8008a5e <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EED1Ev>

        canard = canardInit(alloc_f, free_f);
 800876a:	6afc      	ldr	r4, [r7, #44]	@ 0x2c
 800876c:	463b      	mov	r3, r7
 800876e:	4a0c      	ldr	r2, [pc, #48]	@ (80087a0 <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h+0x80>)
 8008770:	490c      	ldr	r1, [pc, #48]	@ (80087a4 <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h+0x84>)
 8008772:	4618      	mov	r0, r3
 8008774:	f00a fd7e 	bl	8013274 <canardInit>
 8008778:	3420      	adds	r4, #32
 800877a:	463d      	mov	r5, r7
 800877c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800877e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008780:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008784:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        canard.node_id = node_id;
 8008788:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800878a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800878e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    }
 8008792:	bf00      	nop
 8008794:	3738      	adds	r7, #56	@ 0x38
 8008796:	46bd      	mov	sp, r7
 8008798:	bdb0      	pop	{r4, r5, r7, pc}
 800879a:	bf00      	nop
 800879c:	200009c0 	.word	0x200009c0
 80087a0:	08002305 	.word	0x08002305
 80087a4:	080022c1 	.word	0x080022c1

080087a8 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1IP15CyphalInterfaceEET_St17integral_constantIbLb0EE>:
	__shared_count(_Ptr __p, /* is_array = */ false_type)
 80087a8:	b580      	push	{r7, lr}
 80087aa:	b084      	sub	sp, #16
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	60f8      	str	r0, [r7, #12]
 80087b0:	60b9      	str	r1, [r7, #8]
 80087b2:	713a      	strb	r2, [r7, #4]
	: __shared_count(__p)
 80087b4:	68b9      	ldr	r1, [r7, #8]
 80087b6:	68f8      	ldr	r0, [r7, #12]
 80087b8:	f000 f9a4 	bl	8008b04 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1IP15CyphalInterfaceEET_>
	{ }
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	4618      	mov	r0, r3
 80087c0:	3710      	adds	r7, #16
 80087c2:	46bd      	mov	sp, r7
 80087c4:	bd80      	pop	{r7, pc}

080087c6 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE31_M_enable_shared_from_this_withIS0_S0_EENSt9enable_ifIXntsrNS3_15__has_esft_baseIT0_vEE5valueEvE4typeEPT_>:
	    __base->_M_weak_assign(const_cast<_Yp2*>(__p), _M_refcount);
	}

      template<typename _Yp, typename _Yp2 = typename remove_cv<_Yp>::type>
	typename enable_if<!__has_esft_base<_Yp2>::value>::type
	_M_enable_shared_from_this_with(_Yp*) noexcept
 80087c6:	b480      	push	{r7}
 80087c8:	b083      	sub	sp, #12
 80087ca:	af00      	add	r7, sp, #0
 80087cc:	6078      	str	r0, [r7, #4]
 80087ce:	6039      	str	r1, [r7, #0]
	{ }
 80087d0:	bf00      	nop
 80087d2:	370c      	adds	r7, #12
 80087d4:	46bd      	mov	sp, r7
 80087d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087da:	4770      	bx	lr

080087dc <_ZSt4moveIRSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEEONSt16remove_referenceIT_E4typeEOS7_>:
    move(_Tp&& __t) noexcept
 80087dc:	b480      	push	{r7}
 80087de:	b083      	sub	sp, #12
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	4618      	mov	r0, r3
 80087e8:	370c      	adds	r7, #12
 80087ea:	46bd      	mov	sp, r7
 80087ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f0:	4770      	bx	lr

080087f2 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1EOS3_>:
      __shared_ptr(__shared_ptr&& __r) noexcept
 80087f2:	b580      	push	{r7, lr}
 80087f4:	b082      	sub	sp, #8
 80087f6:	af00      	add	r7, sp, #0
 80087f8:	6078      	str	r0, [r7, #4]
 80087fa:	6039      	str	r1, [r7, #0]
      : _M_ptr(__r._M_ptr), _M_refcount()
 80087fc:	683b      	ldr	r3, [r7, #0]
 80087fe:	681a      	ldr	r2, [r3, #0]
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	601a      	str	r2, [r3, #0]
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	3304      	adds	r3, #4
 8008808:	4618      	mov	r0, r3
 800880a:	f7fd fce3 	bl	80061d4 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1Ev>
	_M_refcount._M_swap(__r._M_refcount);
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	1d1a      	adds	r2, r3, #4
 8008812:	683b      	ldr	r3, [r7, #0]
 8008814:	3304      	adds	r3, #4
 8008816:	4619      	mov	r1, r3
 8008818:	4610      	mov	r0, r2
 800881a:	f000 f98b 	bl	8008b34 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EE7_M_swapERS2_>
	__r._M_ptr = nullptr;
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	2200      	movs	r2, #0
 8008822:	601a      	str	r2, [r3, #0]
      }
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	4618      	mov	r0, r3
 8008828:	3708      	adds	r7, #8
 800882a:	46bd      	mov	sp, r7
 800882c:	bd80      	pop	{r7, pc}

0800882e <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE4swapERS3_>:
      swap(__shared_ptr<_Tp, _Lp>& __other) noexcept
 800882e:	b580      	push	{r7, lr}
 8008830:	b082      	sub	sp, #8
 8008832:	af00      	add	r7, sp, #0
 8008834:	6078      	str	r0, [r7, #4]
 8008836:	6039      	str	r1, [r7, #0]
	std::swap(_M_ptr, __other._M_ptr);
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	683a      	ldr	r2, [r7, #0]
 800883c:	4611      	mov	r1, r2
 800883e:	4618      	mov	r0, r3
 8008840:	f000 f98d 	bl	8008b5e <_ZSt4swapIP15CyphalInterfaceENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS6_ESt18is_move_assignableIS6_EEE5valueEvE4typeERS6_SG_>
	_M_refcount._M_swap(__other._M_refcount);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	1d1a      	adds	r2, r3, #4
 8008848:	683b      	ldr	r3, [r7, #0]
 800884a:	3304      	adds	r3, #4
 800884c:	4619      	mov	r1, r3
 800884e:	4610      	mov	r0, r2
 8008850:	f000 f970 	bl	8008b34 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EE7_M_swapERS2_>
      }
 8008854:	bf00      	nop
 8008856:	3708      	adds	r7, #8
 8008858:	46bd      	mov	sp, r7
 800885a:	bd80      	pop	{r7, pc}

0800885c <_ZSt3getILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>:

  /// Return a const reference to the ith element of a const tuple.
  template<size_t __i, typename... _Elements>
    constexpr const __tuple_element_t<__i, tuple<_Elements...>>&
    get(const tuple<_Elements...>& __t) noexcept
 800885c:	b580      	push	{r7, lr}
 800885e:	b082      	sub	sp, #8
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	4618      	mov	r0, r3
 8008868:	f000 f998 	bl	8008b9c <_ZSt12__get_helperILj0EP17AbstractAllocatorJSt14default_deleteIS0_EEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>
 800886c:	4603      	mov	r3, r0
 800886e:	4618      	mov	r0, r3
 8008870:	3708      	adds	r7, #8
 8008872:	46bd      	mov	sp, r7
 8008874:	bd80      	pop	{r7, pc}

08008876 <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEEC1Ev>:
      constexpr _Tuple_impl()
 8008876:	b580      	push	{r7, lr}
 8008878:	b082      	sub	sp, #8
 800887a:	af00      	add	r7, sp, #0
 800887c:	6078      	str	r0, [r7, #4]
      : _Inherited(), _Base() { }
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f000 f998 	bl	8008bb4 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI19AbstractCANProviderEEEC1Ev>
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	4618      	mov	r0, r3
 8008888:	f000 f9a0 	bl	8008bcc <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EEC1Ev>
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	4618      	mov	r0, r3
 8008890:	3708      	adds	r7, #8
 8008892:	46bd      	mov	sp, r7
 8008894:	bd80      	pop	{r7, pc}

08008896 <_ZSt12__get_helperILj0EP19AbstractCANProviderJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8008896:	b580      	push	{r7, lr}
 8008898:	b082      	sub	sp, #8
 800889a:	af00      	add	r7, sp, #0
 800889c:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 800889e:	6878      	ldr	r0, [r7, #4]
 80088a0:	f000 f9a2 	bl	8008be8 <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEE7_M_headERS4_>
 80088a4:	4603      	mov	r3, r0
 80088a6:	4618      	mov	r0, r3
 80088a8:	3708      	adds	r7, #8
 80088aa:	46bd      	mov	sp, r7
 80088ac:	bd80      	pop	{r7, pc}

080088ae <_ZSt3getILj1EJP19AbstractCANProviderSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 80088ae:	b580      	push	{r7, lr}
 80088b0:	b082      	sub	sp, #8
 80088b2:	af00      	add	r7, sp, #0
 80088b4:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 80088b6:	6878      	ldr	r0, [r7, #4]
 80088b8:	f000 f9a3 	bl	8008c02 <_ZSt12__get_helperILj1ESt14default_deleteI19AbstractCANProviderEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>
 80088bc:	4603      	mov	r3, r0
 80088be:	4618      	mov	r0, r3
 80088c0:	3708      	adds	r7, #8
 80088c2:	46bd      	mov	sp, r7
 80088c4:	bd80      	pop	{r7, pc}

080088c6 <_ZNKSt9_Any_data9_M_accessIPFyvEEERKT_v>:
      _M_access() const noexcept
 80088c6:	b580      	push	{r7, lr}
 80088c8:	b082      	sub	sp, #8
 80088ca:	af00      	add	r7, sp, #0
 80088cc:	6078      	str	r0, [r7, #4]
      { return *static_cast<const _Tp*>(_M_access()); }
 80088ce:	6878      	ldr	r0, [r7, #4]
 80088d0:	f7f9 fc81 	bl	80021d6 <_ZNKSt9_Any_data9_M_accessEv>
 80088d4:	4603      	mov	r3, r0
 80088d6:	4618      	mov	r0, r3
 80088d8:	3708      	adds	r7, #8
 80088da:	46bd      	mov	sp, r7
 80088dc:	bd80      	pop	{r7, pc}

080088de <_ZSt11__addressofIKPFyvEEPT_RS3_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 80088de:	b480      	push	{r7}
 80088e0:	b083      	sub	sp, #12
 80088e2:	af00      	add	r7, sp, #0
 80088e4:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	4618      	mov	r0, r3
 80088ea:	370c      	adds	r7, #12
 80088ec:	46bd      	mov	sp, r7
 80088ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f2:	4770      	bx	lr

080088f4 <_ZSt7forwardIRPFyvEEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80088f4:	b480      	push	{r7}
 80088f6:	b083      	sub	sp, #12
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	4618      	mov	r0, r3
 8008900:	370c      	adds	r7, #12
 8008902:	46bd      	mov	sp, r7
 8008904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008908:	4770      	bx	lr

0800890a <_ZSt13__invoke_implIyRPFyvEJEET_St14__invoke_otherOT0_DpOT1_>:
    __invoke_impl(__invoke_other, _Fn&& __f, _Args&&... __args)
 800890a:	b580      	push	{r7, lr}
 800890c:	b082      	sub	sp, #8
 800890e:	af00      	add	r7, sp, #0
 8008910:	7138      	strb	r0, [r7, #4]
 8008912:	6039      	str	r1, [r7, #0]
    { return std::forward<_Fn>(__f)(std::forward<_Args>(__args)...); }
 8008914:	6838      	ldr	r0, [r7, #0]
 8008916:	f7ff ffed 	bl	80088f4 <_ZSt7forwardIRPFyvEEOT_RNSt16remove_referenceIS3_E4typeE>
 800891a:	4603      	mov	r3, r0
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	4798      	blx	r3
 8008920:	4602      	mov	r2, r0
 8008922:	460b      	mov	r3, r1
 8008924:	4610      	mov	r0, r2
 8008926:	4619      	mov	r1, r3
 8008928:	3708      	adds	r7, #8
 800892a:	46bd      	mov	sp, r7
 800892c:	bd80      	pop	{r7, pc}

0800892e <_ZNSt9_Any_data9_M_accessIPKSt9type_infoEERT_v>:
      _M_access() noexcept
 800892e:	b580      	push	{r7, lr}
 8008930:	b082      	sub	sp, #8
 8008932:	af00      	add	r7, sp, #0
 8008934:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 8008936:	6878      	ldr	r0, [r7, #4]
 8008938:	f7f9 fc42 	bl	80021c0 <_ZNSt9_Any_data9_M_accessEv>
 800893c:	4603      	mov	r3, r0
 800893e:	4618      	mov	r0, r3
 8008940:	3708      	adds	r7, #8
 8008942:	46bd      	mov	sp, r7
 8008944:	bd80      	pop	{r7, pc}

08008946 <_ZNSt14_Function_base13_Base_managerIPFyvEE15_M_init_functorIRKS2_EEvRSt9_Any_dataOT_>:
	  _M_init_functor(_Any_data& __functor, _Fn&& __f)
 8008946:	b590      	push	{r4, r7, lr}
 8008948:	b083      	sub	sp, #12
 800894a:	af00      	add	r7, sp, #0
 800894c:	6078      	str	r0, [r7, #4]
 800894e:	6039      	str	r1, [r7, #0]
	    _M_create(__functor, std::forward<_Fn>(__f), _Local_storage());
 8008950:	6838      	ldr	r0, [r7, #0]
 8008952:	f000 f962 	bl	8008c1a <_ZSt7forwardIRKPFyvEEOT_RNSt16remove_referenceIS4_E4typeE>
 8008956:	4603      	mov	r3, r0
 8008958:	4622      	mov	r2, r4
 800895a:	4619      	mov	r1, r3
 800895c:	6878      	ldr	r0, [r7, #4]
 800895e:	f000 f967 	bl	8008c30 <_ZNSt14_Function_base13_Base_managerIPFyvEE9_M_createIRKS2_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>
	  }
 8008962:	bf00      	nop
 8008964:	370c      	adds	r7, #12
 8008966:	46bd      	mov	sp, r7
 8008968:	bd90      	pop	{r4, r7, pc}

0800896a <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>:
	_M_destroy(_Any_data& __victim, true_type)
 800896a:	b580      	push	{r7, lr}
 800896c:	b082      	sub	sp, #8
 800896e:	af00      	add	r7, sp, #0
 8008970:	6078      	str	r0, [r7, #4]
 8008972:	7039      	strb	r1, [r7, #0]
	  __victim._M_access<_Functor>().~_Functor();
 8008974:	6878      	ldr	r0, [r7, #4]
 8008976:	f000 f974 	bl	8008c62 <_ZNSt9_Any_data9_M_accessIPFyvEEERT_v>
	}
 800897a:	bf00      	nop
 800897c:	3708      	adds	r7, #8
 800897e:	46bd      	mov	sp, r7
 8008980:	bd80      	pop	{r7, pc}

08008982 <_ZNKSt9_Any_data9_M_accessIPFvvEEERKT_v>:
      _M_access() const noexcept
 8008982:	b580      	push	{r7, lr}
 8008984:	b082      	sub	sp, #8
 8008986:	af00      	add	r7, sp, #0
 8008988:	6078      	str	r0, [r7, #4]
      { return *static_cast<const _Tp*>(_M_access()); }
 800898a:	6878      	ldr	r0, [r7, #4]
 800898c:	f7f9 fc23 	bl	80021d6 <_ZNKSt9_Any_data9_M_accessEv>
 8008990:	4603      	mov	r3, r0
 8008992:	4618      	mov	r0, r3
 8008994:	3708      	adds	r7, #8
 8008996:	46bd      	mov	sp, r7
 8008998:	bd80      	pop	{r7, pc}

0800899a <_ZSt11__addressofIKPFvvEEPT_RS3_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 800899a:	b480      	push	{r7}
 800899c:	b083      	sub	sp, #12
 800899e:	af00      	add	r7, sp, #0
 80089a0:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	4618      	mov	r0, r3
 80089a6:	370c      	adds	r7, #12
 80089a8:	46bd      	mov	sp, r7
 80089aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ae:	4770      	bx	lr

080089b0 <_ZSt7forwardIRPFvvEEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80089b0:	b480      	push	{r7}
 80089b2:	b083      	sub	sp, #12
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	4618      	mov	r0, r3
 80089bc:	370c      	adds	r7, #12
 80089be:	46bd      	mov	sp, r7
 80089c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c4:	4770      	bx	lr

080089c6 <_ZSt13__invoke_implIvRPFvvEJEET_St14__invoke_otherOT0_DpOT1_>:
    __invoke_impl(__invoke_other, _Fn&& __f, _Args&&... __args)
 80089c6:	b580      	push	{r7, lr}
 80089c8:	b082      	sub	sp, #8
 80089ca:	af00      	add	r7, sp, #0
 80089cc:	7138      	strb	r0, [r7, #4]
 80089ce:	6039      	str	r1, [r7, #0]
    { return std::forward<_Fn>(__f)(std::forward<_Args>(__args)...); }
 80089d0:	6838      	ldr	r0, [r7, #0]
 80089d2:	f7ff ffed 	bl	80089b0 <_ZSt7forwardIRPFvvEEOT_RNSt16remove_referenceIS3_E4typeE>
 80089d6:	4603      	mov	r3, r0
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	4798      	blx	r3
 80089dc:	bf00      	nop
 80089de:	3708      	adds	r7, #8
 80089e0:	46bd      	mov	sp, r7
 80089e2:	bd80      	pop	{r7, pc}

080089e4 <_ZNSt14_Function_base13_Base_managerIPFvvEE15_M_init_functorIRKS2_EEvRSt9_Any_dataOT_>:
	  _M_init_functor(_Any_data& __functor, _Fn&& __f)
 80089e4:	b590      	push	{r4, r7, lr}
 80089e6:	b083      	sub	sp, #12
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	6078      	str	r0, [r7, #4]
 80089ec:	6039      	str	r1, [r7, #0]
	    _M_create(__functor, std::forward<_Fn>(__f), _Local_storage());
 80089ee:	6838      	ldr	r0, [r7, #0]
 80089f0:	f000 f943 	bl	8008c7a <_ZSt7forwardIRKPFvvEEOT_RNSt16remove_referenceIS4_E4typeE>
 80089f4:	4603      	mov	r3, r0
 80089f6:	4622      	mov	r2, r4
 80089f8:	4619      	mov	r1, r3
 80089fa:	6878      	ldr	r0, [r7, #4]
 80089fc:	f000 f948 	bl	8008c90 <_ZNSt14_Function_base13_Base_managerIPFvvEE9_M_createIRKS2_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>
	  }
 8008a00:	bf00      	nop
 8008a02:	370c      	adds	r7, #12
 8008a04:	46bd      	mov	sp, r7
 8008a06:	bd90      	pop	{r4, r7, pc}

08008a08 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>:
	_M_destroy(_Any_data& __victim, true_type)
 8008a08:	b580      	push	{r7, lr}
 8008a0a:	b082      	sub	sp, #8
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	6078      	str	r0, [r7, #4]
 8008a10:	7039      	strb	r1, [r7, #0]
	  __victim._M_access<_Functor>().~_Functor();
 8008a12:	6878      	ldr	r0, [r7, #4]
 8008a14:	f000 f955 	bl	8008cc2 <_ZNSt9_Any_data9_M_accessIPFvvEEERT_v>
	}
 8008a18:	bf00      	nop
 8008a1a:	3708      	adds	r7, #8
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	bd80      	pop	{r7, pc}

08008a20 <_ZNSt15__uniq_ptr_dataI15SystemAllocatorSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEPS0_>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b082      	sub	sp, #8
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
 8008a28:	6039      	str	r1, [r7, #0]
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	683a      	ldr	r2, [r7, #0]
 8008a2e:	4611      	mov	r1, r2
 8008a30:	4618      	mov	r0, r3
 8008a32:	f000 f952 	bl	8008cda <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EEC1EPS0_>
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	4618      	mov	r0, r3
 8008a3a:	3708      	adds	r7, #8
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	bd80      	pop	{r7, pc}

08008a40 <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EEC1IS2_vEEPS0_>:
	unique_ptr(pointer __p) noexcept
 8008a40:	b580      	push	{r7, lr}
 8008a42:	b082      	sub	sp, #8
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	6078      	str	r0, [r7, #4]
 8008a48:	6039      	str	r1, [r7, #0]
	: _M_t(__p)
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	6839      	ldr	r1, [r7, #0]
 8008a4e:	4618      	mov	r0, r3
 8008a50:	f7ff ffe6 	bl	8008a20 <_ZNSt15__uniq_ptr_dataI15SystemAllocatorSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEPS0_>
        { }
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	4618      	mov	r0, r3
 8008a58:	3708      	adds	r7, #8
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	bd80      	pop	{r7, pc}

08008a5e <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EED1Ev>:
      ~unique_ptr() noexcept
 8008a5e:	b590      	push	{r4, r7, lr}
 8008a60:	b085      	sub	sp, #20
 8008a62:	af00      	add	r7, sp, #0
 8008a64:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	4618      	mov	r0, r3
 8008a6a:	f000 f94a 	bl	8008d02 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8008a6e:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d00c      	beq.n	8008a92 <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 8008a78:	6878      	ldr	r0, [r7, #4]
 8008a7a:	f000 f94f 	bl	8008d1c <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EE11get_deleterEv>
 8008a7e:	4604      	mov	r4, r0
 8008a80:	68f8      	ldr	r0, [r7, #12]
 8008a82:	f000 f958 	bl	8008d36 <_ZSt4moveIRP15SystemAllocatorEONSt16remove_referenceIT_E4typeEOS4_>
 8008a86:	4603      	mov	r3, r0
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	4619      	mov	r1, r3
 8008a8c:	4620      	mov	r0, r4
 8008a8e:	f000 f95d 	bl	8008d4c <_ZNKSt14default_deleteI15SystemAllocatorEclEPS0_>
	__ptr = pointer();
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	2200      	movs	r2, #0
 8008a96:	601a      	str	r2, [r3, #0]
      }
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	3714      	adds	r7, #20
 8008a9e:	46bd      	mov	sp, r7
 8008aa0:	bd90      	pop	{r4, r7, pc}

08008aa2 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEaSI15SystemAllocatorS1_IS5_EEENSt9enable_ifIXsrSt6__and_IJS8_IJSt14is_convertibleINS_IT_T0_E7pointerEPS0_ESt6__not_ISt8is_arrayISA_EEEESt13is_assignableIRS2_OSB_EEE5valueERS3_E4typeEOSC_>:
	operator=(unique_ptr<_Up, _Ep>&& __u) noexcept
 8008aa2:	b580      	push	{r7, lr}
 8008aa4:	b084      	sub	sp, #16
 8008aa6:	af00      	add	r7, sp, #0
 8008aa8:	6078      	str	r0, [r7, #4]
 8008aaa:	6039      	str	r1, [r7, #0]
	  reset(__u.release());
 8008aac:	6838      	ldr	r0, [r7, #0]
 8008aae:	f000 f972 	bl	8008d96 <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EE7releaseEv>
 8008ab2:	4603      	mov	r3, r0
 8008ab4:	4619      	mov	r1, r3
 8008ab6:	6878      	ldr	r0, [r7, #4]
 8008ab8:	f000 f959 	bl	8008d6e <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE5resetEPS0_>
	  get_deleter() = std::forward<_Ep>(__u.get_deleter());
 8008abc:	6838      	ldr	r0, [r7, #0]
 8008abe:	f000 f92d 	bl	8008d1c <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EE11get_deleterEv>
 8008ac2:	4603      	mov	r3, r0
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	f000 f980 	bl	8008dca <_ZSt7forwardISt14default_deleteI15SystemAllocatorEEOT_RNSt16remove_referenceIS3_E4typeE>
 8008aca:	4602      	mov	r2, r0
 8008acc:	f107 030c 	add.w	r3, r7, #12
 8008ad0:	4611      	mov	r1, r2
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	f000 f984 	bl	8008de0 <_ZNSt14default_deleteI17AbstractAllocatorEC1I15SystemAllocatorvEERKS_IT_E>
 8008ad8:	6878      	ldr	r0, [r7, #4]
 8008ada:	f000 f969 	bl	8008db0 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE11get_deleterEv>
	  return *this;
 8008ade:	687b      	ldr	r3, [r7, #4]
	}
 8008ae0:	4618      	mov	r0, r3
 8008ae2:	3710      	adds	r7, #16
 8008ae4:	46bd      	mov	sp, r7
 8008ae6:	bd80      	pop	{r7, pc}

08008ae8 <_ZN15CyphalInterfaceD1Ev>:
class CyphalInterface {
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b082      	sub	sp, #8
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	6078      	str	r0, [r7, #4]
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	3308      	adds	r3, #8
 8008af4:	4618      	mov	r0, r3
 8008af6:	f7fe fec3 	bl	8007880 <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EED1Ev>
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	4618      	mov	r0, r3
 8008afe:	3708      	adds	r7, #8
 8008b00:	46bd      	mov	sp, r7
 8008b02:	bd80      	pop	{r7, pc}

08008b04 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1IP15CyphalInterfaceEET_>:
	__shared_count(_Ptr __p) : _M_pi(0)
 8008b04:	b590      	push	{r4, r7, lr}
 8008b06:	b083      	sub	sp, #12
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	6078      	str	r0, [r7, #4]
 8008b0c:	6039      	str	r1, [r7, #0]
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	2200      	movs	r2, #0
 8008b12:	601a      	str	r2, [r3, #0]
	      _M_pi = new _Sp_counted_ptr<_Ptr, _Lp>(__p);
 8008b14:	2010      	movs	r0, #16
 8008b16:	f00a feb2 	bl	801387e <_Znwj>
 8008b1a:	4603      	mov	r3, r0
 8008b1c:	461c      	mov	r4, r3
 8008b1e:	6839      	ldr	r1, [r7, #0]
 8008b20:	4620      	mov	r0, r4
 8008b22:	f000 f969 	bl	8008df8 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1ES1_>
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	601c      	str	r4, [r3, #0]
	}
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	370c      	adds	r7, #12
 8008b30:	46bd      	mov	sp, r7
 8008b32:	bd90      	pop	{r4, r7, pc}

08008b34 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EE7_M_swapERS2_>:
      _M_swap(__shared_count& __r) noexcept
 8008b34:	b480      	push	{r7}
 8008b36:	b085      	sub	sp, #20
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
 8008b3c:	6039      	str	r1, [r7, #0]
	_Sp_counted_base<_Lp>* __tmp = __r._M_pi;
 8008b3e:	683b      	ldr	r3, [r7, #0]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	60fb      	str	r3, [r7, #12]
	__r._M_pi = _M_pi;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681a      	ldr	r2, [r3, #0]
 8008b48:	683b      	ldr	r3, [r7, #0]
 8008b4a:	601a      	str	r2, [r3, #0]
	_M_pi = __tmp;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	68fa      	ldr	r2, [r7, #12]
 8008b50:	601a      	str	r2, [r3, #0]
      }
 8008b52:	bf00      	nop
 8008b54:	3714      	adds	r7, #20
 8008b56:	46bd      	mov	sp, r7
 8008b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5c:	4770      	bx	lr

08008b5e <_ZSt4swapIP15CyphalInterfaceENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS6_ESt18is_move_assignableIS6_EEE5valueEvE4typeERS6_SG_>:
			      is_move_constructible<_Tp>,
			      is_move_assignable<_Tp>>::value>::type
#else
    void
#endif
    swap(_Tp& __a, _Tp& __b)
 8008b5e:	b580      	push	{r7, lr}
 8008b60:	b084      	sub	sp, #16
 8008b62:	af00      	add	r7, sp, #0
 8008b64:	6078      	str	r0, [r7, #4]
 8008b66:	6039      	str	r1, [r7, #0]
    {
#if __cplusplus < 201103L
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)
#endif
      _Tp __tmp = _GLIBCXX_MOVE(__a);
 8008b68:	6878      	ldr	r0, [r7, #4]
 8008b6a:	f000 f95b 	bl	8008e24 <_ZSt4moveIRP15CyphalInterfaceEONSt16remove_referenceIT_E4typeEOS4_>
 8008b6e:	4603      	mov	r3, r0
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	60fb      	str	r3, [r7, #12]
      __a = _GLIBCXX_MOVE(__b);
 8008b74:	6838      	ldr	r0, [r7, #0]
 8008b76:	f000 f955 	bl	8008e24 <_ZSt4moveIRP15CyphalInterfaceEONSt16remove_referenceIT_E4typeEOS4_>
 8008b7a:	4603      	mov	r3, r0
 8008b7c:	681a      	ldr	r2, [r3, #0]
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	601a      	str	r2, [r3, #0]
      __b = _GLIBCXX_MOVE(__tmp);
 8008b82:	f107 030c 	add.w	r3, r7, #12
 8008b86:	4618      	mov	r0, r3
 8008b88:	f000 f94c 	bl	8008e24 <_ZSt4moveIRP15CyphalInterfaceEONSt16remove_referenceIT_E4typeEOS4_>
 8008b8c:	4603      	mov	r3, r0
 8008b8e:	681a      	ldr	r2, [r3, #0]
 8008b90:	683b      	ldr	r3, [r7, #0]
 8008b92:	601a      	str	r2, [r3, #0]
    }
 8008b94:	bf00      	nop
 8008b96:	3710      	adds	r7, #16
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	bd80      	pop	{r7, pc}

08008b9c <_ZSt12__get_helperILj0EP17AbstractAllocatorJSt14default_deleteIS0_EEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8008b9c:	b580      	push	{r7, lr}
 8008b9e:	b082      	sub	sp, #8
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8008ba4:	6878      	ldr	r0, [r7, #4]
 8008ba6:	f000 f948 	bl	8008e3a <_ZNSt11_Tuple_implILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEE7_M_headERKS4_>
 8008baa:	4603      	mov	r3, r0
 8008bac:	4618      	mov	r0, r3
 8008bae:	3708      	adds	r7, #8
 8008bb0:	46bd      	mov	sp, r7
 8008bb2:	bd80      	pop	{r7, pc}

08008bb4 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI19AbstractCANProviderEEEC1Ev>:
      _Tuple_impl()
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b082      	sub	sp, #8
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
      : _Base() { }
 8008bbc:	6878      	ldr	r0, [r7, #4]
 8008bbe:	f000 f949 	bl	8008e54 <_ZNSt10_Head_baseILj1ESt14default_deleteI19AbstractCANProviderELb1EEC1Ev>
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	3708      	adds	r7, #8
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	bd80      	pop	{r7, pc}

08008bcc <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EEC1Ev>:
      constexpr _Head_base()
 8008bcc:	b480      	push	{r7}
 8008bce:	b083      	sub	sp, #12
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	601a      	str	r2, [r3, #0]
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	4618      	mov	r0, r3
 8008bde:	370c      	adds	r7, #12
 8008be0:	46bd      	mov	sp, r7
 8008be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be6:	4770      	bx	lr

08008be8 <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8008be8:	b580      	push	{r7, lr}
 8008bea:	b082      	sub	sp, #8
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	6078      	str	r0, [r7, #4]
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	f000 f939 	bl	8008e6a <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EE7_M_headERS2_>
 8008bf8:	4603      	mov	r3, r0
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	3708      	adds	r7, #8
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	bd80      	pop	{r7, pc}

08008c02 <_ZSt12__get_helperILj1ESt14default_deleteI19AbstractCANProviderEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8008c02:	b580      	push	{r7, lr}
 8008c04:	b082      	sub	sp, #8
 8008c06:	af00      	add	r7, sp, #0
 8008c08:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	f000 f938 	bl	8008e80 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI19AbstractCANProviderEEE7_M_headERS3_>
 8008c10:	4603      	mov	r3, r0
 8008c12:	4618      	mov	r0, r3
 8008c14:	3708      	adds	r7, #8
 8008c16:	46bd      	mov	sp, r7
 8008c18:	bd80      	pop	{r7, pc}

08008c1a <_ZSt7forwardIRKPFyvEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8008c1a:	b480      	push	{r7}
 8008c1c:	b083      	sub	sp, #12
 8008c1e:	af00      	add	r7, sp, #0
 8008c20:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	4618      	mov	r0, r3
 8008c26:	370c      	adds	r7, #12
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2e:	4770      	bx	lr

08008c30 <_ZNSt14_Function_base13_Base_managerIPFyvEE9_M_createIRKS2_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>:
	  _M_create(_Any_data& __dest, _Fn&& __f, true_type)
 8008c30:	b590      	push	{r4, r7, lr}
 8008c32:	b085      	sub	sp, #20
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	60f8      	str	r0, [r7, #12]
 8008c38:	60b9      	str	r1, [r7, #8]
 8008c3a:	713a      	strb	r2, [r7, #4]
	    ::new (__dest._M_access()) _Functor(std::forward<_Fn>(__f));
 8008c3c:	68f8      	ldr	r0, [r7, #12]
 8008c3e:	f7f9 fabf 	bl	80021c0 <_ZNSt9_Any_data9_M_accessEv>
 8008c42:	4603      	mov	r3, r0
 8008c44:	4619      	mov	r1, r3
 8008c46:	2004      	movs	r0, #4
 8008c48:	f7f9 fa6f 	bl	800212a <_ZnwjPv>
 8008c4c:	4604      	mov	r4, r0
 8008c4e:	68b8      	ldr	r0, [r7, #8]
 8008c50:	f7ff ffe3 	bl	8008c1a <_ZSt7forwardIRKPFyvEEOT_RNSt16remove_referenceIS4_E4typeE>
 8008c54:	4603      	mov	r3, r0
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	6023      	str	r3, [r4, #0]
	  }
 8008c5a:	bf00      	nop
 8008c5c:	3714      	adds	r7, #20
 8008c5e:	46bd      	mov	sp, r7
 8008c60:	bd90      	pop	{r4, r7, pc}

08008c62 <_ZNSt9_Any_data9_M_accessIPFyvEEERT_v>:
      _M_access() noexcept
 8008c62:	b580      	push	{r7, lr}
 8008c64:	b082      	sub	sp, #8
 8008c66:	af00      	add	r7, sp, #0
 8008c68:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 8008c6a:	6878      	ldr	r0, [r7, #4]
 8008c6c:	f7f9 faa8 	bl	80021c0 <_ZNSt9_Any_data9_M_accessEv>
 8008c70:	4603      	mov	r3, r0
 8008c72:	4618      	mov	r0, r3
 8008c74:	3708      	adds	r7, #8
 8008c76:	46bd      	mov	sp, r7
 8008c78:	bd80      	pop	{r7, pc}

08008c7a <_ZSt7forwardIRKPFvvEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8008c7a:	b480      	push	{r7}
 8008c7c:	b083      	sub	sp, #12
 8008c7e:	af00      	add	r7, sp, #0
 8008c80:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	4618      	mov	r0, r3
 8008c86:	370c      	adds	r7, #12
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8e:	4770      	bx	lr

08008c90 <_ZNSt14_Function_base13_Base_managerIPFvvEE9_M_createIRKS2_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>:
	  _M_create(_Any_data& __dest, _Fn&& __f, true_type)
 8008c90:	b590      	push	{r4, r7, lr}
 8008c92:	b085      	sub	sp, #20
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	60f8      	str	r0, [r7, #12]
 8008c98:	60b9      	str	r1, [r7, #8]
 8008c9a:	713a      	strb	r2, [r7, #4]
	    ::new (__dest._M_access()) _Functor(std::forward<_Fn>(__f));
 8008c9c:	68f8      	ldr	r0, [r7, #12]
 8008c9e:	f7f9 fa8f 	bl	80021c0 <_ZNSt9_Any_data9_M_accessEv>
 8008ca2:	4603      	mov	r3, r0
 8008ca4:	4619      	mov	r1, r3
 8008ca6:	2004      	movs	r0, #4
 8008ca8:	f7f9 fa3f 	bl	800212a <_ZnwjPv>
 8008cac:	4604      	mov	r4, r0
 8008cae:	68b8      	ldr	r0, [r7, #8]
 8008cb0:	f7ff ffe3 	bl	8008c7a <_ZSt7forwardIRKPFvvEEOT_RNSt16remove_referenceIS4_E4typeE>
 8008cb4:	4603      	mov	r3, r0
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	6023      	str	r3, [r4, #0]
	  }
 8008cba:	bf00      	nop
 8008cbc:	3714      	adds	r7, #20
 8008cbe:	46bd      	mov	sp, r7
 8008cc0:	bd90      	pop	{r4, r7, pc}

08008cc2 <_ZNSt9_Any_data9_M_accessIPFvvEEERT_v>:
      _M_access() noexcept
 8008cc2:	b580      	push	{r7, lr}
 8008cc4:	b082      	sub	sp, #8
 8008cc6:	af00      	add	r7, sp, #0
 8008cc8:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 8008cca:	6878      	ldr	r0, [r7, #4]
 8008ccc:	f7f9 fa78 	bl	80021c0 <_ZNSt9_Any_data9_M_accessEv>
 8008cd0:	4603      	mov	r3, r0
 8008cd2:	4618      	mov	r0, r3
 8008cd4:	3708      	adds	r7, #8
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	bd80      	pop	{r7, pc}

08008cda <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EEC1EPS0_>:
      __uniq_ptr_impl(pointer __p) : _M_t() { _M_ptr() = __p; }
 8008cda:	b590      	push	{r4, r7, lr}
 8008cdc:	b083      	sub	sp, #12
 8008cde:	af00      	add	r7, sp, #0
 8008ce0:	6078      	str	r0, [r7, #4]
 8008ce2:	6039      	str	r1, [r7, #0]
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	f000 f8d6 	bl	8008e98 <_ZNSt5tupleIJP15SystemAllocatorSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>
 8008cec:	683c      	ldr	r4, [r7, #0]
 8008cee:	6878      	ldr	r0, [r7, #4]
 8008cf0:	f000 f807 	bl	8008d02 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8008cf4:	4603      	mov	r3, r0
 8008cf6:	601c      	str	r4, [r3, #0]
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	370c      	adds	r7, #12
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	bd90      	pop	{r4, r7, pc}

08008d02 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer&   _M_ptr() noexcept { return std::get<0>(_M_t); }
 8008d02:	b580      	push	{r7, lr}
 8008d04:	b082      	sub	sp, #8
 8008d06:	af00      	add	r7, sp, #0
 8008d08:	6078      	str	r0, [r7, #4]
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	4618      	mov	r0, r3
 8008d0e:	f000 f8d0 	bl	8008eb2 <_ZSt3getILj0EJP15SystemAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8008d12:	4603      	mov	r3, r0
 8008d14:	4618      	mov	r0, r3
 8008d16:	3708      	adds	r7, #8
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	bd80      	pop	{r7, pc}

08008d1c <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EE11get_deleterEv>:
      get_deleter() noexcept
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	b082      	sub	sp, #8
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	4618      	mov	r0, r3
 8008d28:	f000 f8d0 	bl	8008ecc <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE10_M_deleterEv>
 8008d2c:	4603      	mov	r3, r0
 8008d2e:	4618      	mov	r0, r3
 8008d30:	3708      	adds	r7, #8
 8008d32:	46bd      	mov	sp, r7
 8008d34:	bd80      	pop	{r7, pc}

08008d36 <_ZSt4moveIRP15SystemAllocatorEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 8008d36:	b480      	push	{r7}
 8008d38:	b083      	sub	sp, #12
 8008d3a:	af00      	add	r7, sp, #0
 8008d3c:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	4618      	mov	r0, r3
 8008d42:	370c      	adds	r7, #12
 8008d44:	46bd      	mov	sp, r7
 8008d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4a:	4770      	bx	lr

08008d4c <_ZNKSt14default_deleteI15SystemAllocatorEclEPS0_>:
      operator()(_Tp* __ptr) const
 8008d4c:	b580      	push	{r7, lr}
 8008d4e:	b082      	sub	sp, #8
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
 8008d54:	6039      	str	r1, [r7, #0]
	delete __ptr;
 8008d56:	683b      	ldr	r3, [r7, #0]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d004      	beq.n	8008d66 <_ZNKSt14default_deleteI15SystemAllocatorEclEPS0_+0x1a>
 8008d5c:	681a      	ldr	r2, [r3, #0]
 8008d5e:	320c      	adds	r2, #12
 8008d60:	6812      	ldr	r2, [r2, #0]
 8008d62:	4618      	mov	r0, r3
 8008d64:	4790      	blx	r2
      }
 8008d66:	bf00      	nop
 8008d68:	3708      	adds	r7, #8
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	bd80      	pop	{r7, pc}

08008d6e <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE5resetEPS0_>:
       *
       * The deleter will be invoked if a pointer is already owned.
       */
      _GLIBCXX23_CONSTEXPR
      void
      reset(pointer __p = pointer()) noexcept
 8008d6e:	b590      	push	{r4, r7, lr}
 8008d70:	b083      	sub	sp, #12
 8008d72:	af00      	add	r7, sp, #0
 8008d74:	6078      	str	r0, [r7, #4]
 8008d76:	6039      	str	r1, [r7, #0]
      {
	static_assert(__is_invocable<deleter_type&, pointer>::value,
		      "unique_ptr's deleter must be invocable with a pointer");
	_M_t.reset(std::move(__p));
 8008d78:	687c      	ldr	r4, [r7, #4]
 8008d7a:	463b      	mov	r3, r7
 8008d7c:	4618      	mov	r0, r3
 8008d7e:	f000 f8b2 	bl	8008ee6 <_ZSt4moveIRP17AbstractAllocatorEONSt16remove_referenceIT_E4typeEOS4_>
 8008d82:	4603      	mov	r3, r0
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	4619      	mov	r1, r3
 8008d88:	4620      	mov	r0, r4
 8008d8a:	f000 f8b7 	bl	8008efc <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE5resetEPS0_>
      }
 8008d8e:	bf00      	nop
 8008d90:	370c      	adds	r7, #12
 8008d92:	46bd      	mov	sp, r7
 8008d94:	bd90      	pop	{r4, r7, pc}

08008d96 <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EE7releaseEv>:
      release() noexcept
 8008d96:	b580      	push	{r7, lr}
 8008d98:	b082      	sub	sp, #8
 8008d9a:	af00      	add	r7, sp, #0
 8008d9c:	6078      	str	r0, [r7, #4]
      { return _M_t.release(); }
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	4618      	mov	r0, r3
 8008da2:	f000 f8cb 	bl	8008f3c <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE7releaseEv>
 8008da6:	4603      	mov	r3, r0
 8008da8:	4618      	mov	r0, r3
 8008daa:	3708      	adds	r7, #8
 8008dac:	46bd      	mov	sp, r7
 8008dae:	bd80      	pop	{r7, pc}

08008db0 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE11get_deleterEv>:
      get_deleter() noexcept
 8008db0:	b580      	push	{r7, lr}
 8008db2:	b082      	sub	sp, #8
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	4618      	mov	r0, r3
 8008dbc:	f000 f8d3 	bl	8008f66 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE10_M_deleterEv>
 8008dc0:	4603      	mov	r3, r0
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	3708      	adds	r7, #8
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	bd80      	pop	{r7, pc}

08008dca <_ZSt7forwardISt14default_deleteI15SystemAllocatorEEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8008dca:	b480      	push	{r7}
 8008dcc:	b083      	sub	sp, #12
 8008dce:	af00      	add	r7, sp, #0
 8008dd0:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	4618      	mov	r0, r3
 8008dd6:	370c      	adds	r7, #12
 8008dd8:	46bd      	mov	sp, r7
 8008dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dde:	4770      	bx	lr

08008de0 <_ZNSt14default_deleteI17AbstractAllocatorEC1I15SystemAllocatorvEERKS_IT_E>:
        default_delete(const default_delete<_Up>&) noexcept { }
 8008de0:	b480      	push	{r7}
 8008de2:	b083      	sub	sp, #12
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
 8008de8:	6039      	str	r1, [r7, #0]
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	4618      	mov	r0, r3
 8008dee:	370c      	adds	r7, #12
 8008df0:	46bd      	mov	sp, r7
 8008df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df6:	4770      	bx	lr

08008df8 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1ES1_>:
      _Sp_counted_ptr(_Ptr __p) noexcept
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b082      	sub	sp, #8
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
 8008e00:	6039      	str	r1, [r7, #0]
      : _M_ptr(__p) { }
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	4618      	mov	r0, r3
 8008e06:	f000 f8bb 	bl	8008f80 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EEC1Ev>
 8008e0a:	4a05      	ldr	r2, [pc, #20]	@ (8008e20 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1ES1_+0x28>)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	601a      	str	r2, [r3, #0]
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	683a      	ldr	r2, [r7, #0]
 8008e14:	60da      	str	r2, [r3, #12]
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	4618      	mov	r0, r3
 8008e1a:	3708      	adds	r7, #8
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	bd80      	pop	{r7, pc}
 8008e20:	08018a7c 	.word	0x08018a7c

08008e24 <_ZSt4moveIRP15CyphalInterfaceEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 8008e24:	b480      	push	{r7}
 8008e26:	b083      	sub	sp, #12
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	4618      	mov	r0, r3
 8008e30:	370c      	adds	r7, #12
 8008e32:	46bd      	mov	sp, r7
 8008e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e38:	4770      	bx	lr

08008e3a <_ZNSt11_Tuple_implILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEE7_M_headERKS4_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8008e3a:	b580      	push	{r7, lr}
 8008e3c:	b082      	sub	sp, #8
 8008e3e:	af00      	add	r7, sp, #0
 8008e40:	6078      	str	r0, [r7, #4]
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	4618      	mov	r0, r3
 8008e46:	f000 f8b1 	bl	8008fac <_ZNSt10_Head_baseILj0EP17AbstractAllocatorLb0EE7_M_headERKS2_>
 8008e4a:	4603      	mov	r3, r0
 8008e4c:	4618      	mov	r0, r3
 8008e4e:	3708      	adds	r7, #8
 8008e50:	46bd      	mov	sp, r7
 8008e52:	bd80      	pop	{r7, pc}

08008e54 <_ZNSt10_Head_baseILj1ESt14default_deleteI19AbstractCANProviderELb1EEC1Ev>:
      constexpr _Head_base()
 8008e54:	b480      	push	{r7}
 8008e56:	b083      	sub	sp, #12
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	4618      	mov	r0, r3
 8008e60:	370c      	adds	r7, #12
 8008e62:	46bd      	mov	sp, r7
 8008e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e68:	4770      	bx	lr

08008e6a <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8008e6a:	b480      	push	{r7}
 8008e6c:	b083      	sub	sp, #12
 8008e6e:	af00      	add	r7, sp, #0
 8008e70:	6078      	str	r0, [r7, #4]
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	4618      	mov	r0, r3
 8008e76:	370c      	adds	r7, #12
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7e:	4770      	bx	lr

08008e80 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI19AbstractCANProviderEEE7_M_headERS3_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8008e80:	b580      	push	{r7, lr}
 8008e82:	b082      	sub	sp, #8
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
 8008e88:	6878      	ldr	r0, [r7, #4]
 8008e8a:	f000 f89a 	bl	8008fc2 <_ZNSt10_Head_baseILj1ESt14default_deleteI19AbstractCANProviderELb1EE7_M_headERS3_>
 8008e8e:	4603      	mov	r3, r0
 8008e90:	4618      	mov	r0, r3
 8008e92:	3708      	adds	r7, #8
 8008e94:	46bd      	mov	sp, r7
 8008e96:	bd80      	pop	{r7, pc}

08008e98 <_ZNSt5tupleIJP15SystemAllocatorSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>:
	tuple()
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b082      	sub	sp, #8
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
	: _Inherited() { }
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	f000 f898 	bl	8008fd8 <_ZNSt11_Tuple_implILj0EJP15SystemAllocatorSt14default_deleteIS0_EEEC1Ev>
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	4618      	mov	r0, r3
 8008eac:	3708      	adds	r7, #8
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	bd80      	pop	{r7, pc}

08008eb2 <_ZSt3getILj0EJP15SystemAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 8008eb2:	b580      	push	{r7, lr}
 8008eb4:	b082      	sub	sp, #8
 8008eb6:	af00      	add	r7, sp, #0
 8008eb8:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	4618      	mov	r0, r3
 8008ebe:	f000 f89b 	bl	8008ff8 <_ZSt12__get_helperILj0EP15SystemAllocatorJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 8008ec2:	4603      	mov	r3, r0
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	3708      	adds	r7, #8
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	bd80      	pop	{r7, pc}

08008ecc <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE10_M_deleterEv>:
      _Dp&       _M_deleter() noexcept { return std::get<1>(_M_t); }
 8008ecc:	b580      	push	{r7, lr}
 8008ece:	b082      	sub	sp, #8
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	4618      	mov	r0, r3
 8008ed8:	f000 f89a 	bl	8009010 <_ZSt3getILj1EJP15SystemAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8008edc:	4603      	mov	r3, r0
 8008ede:	4618      	mov	r0, r3
 8008ee0:	3708      	adds	r7, #8
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	bd80      	pop	{r7, pc}

08008ee6 <_ZSt4moveIRP17AbstractAllocatorEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 8008ee6:	b480      	push	{r7}
 8008ee8:	b083      	sub	sp, #12
 8008eea:	af00      	add	r7, sp, #0
 8008eec:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	370c      	adds	r7, #12
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efa:	4770      	bx	lr

08008efc <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE5resetEPS0_>:
      void reset(pointer __p) noexcept
 8008efc:	b590      	push	{r4, r7, lr}
 8008efe:	b085      	sub	sp, #20
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	6078      	str	r0, [r7, #4]
 8008f04:	6039      	str	r1, [r7, #0]
	const pointer __old_p = _M_ptr();
 8008f06:	6878      	ldr	r0, [r7, #4]
 8008f08:	f000 f88e 	bl	8009028 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8008f0c:	4603      	mov	r3, r0
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	60fb      	str	r3, [r7, #12]
	_M_ptr() = __p;
 8008f12:	683c      	ldr	r4, [r7, #0]
 8008f14:	6878      	ldr	r0, [r7, #4]
 8008f16:	f000 f887 	bl	8009028 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8008f1a:	4603      	mov	r3, r0
 8008f1c:	601c      	str	r4, [r3, #0]
	if (__old_p)
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d007      	beq.n	8008f34 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE5resetEPS0_+0x38>
	  _M_deleter()(__old_p);
 8008f24:	6878      	ldr	r0, [r7, #4]
 8008f26:	f000 f81e 	bl	8008f66 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE10_M_deleterEv>
 8008f2a:	4603      	mov	r3, r0
 8008f2c:	68f9      	ldr	r1, [r7, #12]
 8008f2e:	4618      	mov	r0, r3
 8008f30:	f000 f887 	bl	8009042 <_ZNKSt14default_deleteI17AbstractAllocatorEclEPS0_>
      }
 8008f34:	bf00      	nop
 8008f36:	3714      	adds	r7, #20
 8008f38:	46bd      	mov	sp, r7
 8008f3a:	bd90      	pop	{r4, r7, pc}

08008f3c <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE7releaseEv>:
      pointer release() noexcept
 8008f3c:	b580      	push	{r7, lr}
 8008f3e:	b084      	sub	sp, #16
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]
	pointer __p = _M_ptr();
 8008f44:	6878      	ldr	r0, [r7, #4]
 8008f46:	f7ff fedc 	bl	8008d02 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8008f4a:	4603      	mov	r3, r0
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	60fb      	str	r3, [r7, #12]
	_M_ptr() = nullptr;
 8008f50:	6878      	ldr	r0, [r7, #4]
 8008f52:	f7ff fed6 	bl	8008d02 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8008f56:	4603      	mov	r3, r0
 8008f58:	2200      	movs	r2, #0
 8008f5a:	601a      	str	r2, [r3, #0]
	return __p;
 8008f5c:	68fb      	ldr	r3, [r7, #12]
      }
 8008f5e:	4618      	mov	r0, r3
 8008f60:	3710      	adds	r7, #16
 8008f62:	46bd      	mov	sp, r7
 8008f64:	bd80      	pop	{r7, pc}

08008f66 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE10_M_deleterEv>:
      _Dp&       _M_deleter() noexcept { return std::get<1>(_M_t); }
 8008f66:	b580      	push	{r7, lr}
 8008f68:	b082      	sub	sp, #8
 8008f6a:	af00      	add	r7, sp, #0
 8008f6c:	6078      	str	r0, [r7, #4]
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	4618      	mov	r0, r3
 8008f72:	f000 f877 	bl	8009064 <_ZSt3getILj1EJP17AbstractAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8008f76:	4603      	mov	r3, r0
 8008f78:	4618      	mov	r0, r3
 8008f7a:	3708      	adds	r7, #8
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	bd80      	pop	{r7, pc}

08008f80 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EEC1Ev>:
      _Sp_counted_base() noexcept
 8008f80:	b480      	push	{r7}
 8008f82:	b083      	sub	sp, #12
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
      : _M_use_count(1), _M_weak_count(1) { }
 8008f88:	4a07      	ldr	r2, [pc, #28]	@ (8008fa8 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EEC1Ev+0x28>)
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	601a      	str	r2, [r3, #0]
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	2201      	movs	r2, #1
 8008f92:	605a      	str	r2, [r3, #4]
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	2201      	movs	r2, #1
 8008f98:	609a      	str	r2, [r3, #8]
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	370c      	adds	r7, #12
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa6:	4770      	bx	lr
 8008fa8:	08018b3c 	.word	0x08018b3c

08008fac <_ZNSt10_Head_baseILj0EP17AbstractAllocatorLb0EE7_M_headERKS2_>:
      _M_head(const _Head_base& __b) noexcept { return __b._M_head_impl; }
 8008fac:	b480      	push	{r7}
 8008fae:	b083      	sub	sp, #12
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	370c      	adds	r7, #12
 8008fba:	46bd      	mov	sp, r7
 8008fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc0:	4770      	bx	lr

08008fc2 <_ZNSt10_Head_baseILj1ESt14default_deleteI19AbstractCANProviderELb1EE7_M_headERS3_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8008fc2:	b480      	push	{r7}
 8008fc4:	b083      	sub	sp, #12
 8008fc6:	af00      	add	r7, sp, #0
 8008fc8:	6078      	str	r0, [r7, #4]
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	4618      	mov	r0, r3
 8008fce:	370c      	adds	r7, #12
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd6:	4770      	bx	lr

08008fd8 <_ZNSt11_Tuple_implILj0EJP15SystemAllocatorSt14default_deleteIS0_EEEC1Ev>:
      constexpr _Tuple_impl()
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b082      	sub	sp, #8
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
      : _Inherited(), _Base() { }
 8008fe0:	6878      	ldr	r0, [r7, #4]
 8008fe2:	f000 f84b 	bl	800907c <_ZNSt11_Tuple_implILj1EJSt14default_deleteI15SystemAllocatorEEEC1Ev>
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	4618      	mov	r0, r3
 8008fea:	f000 f853 	bl	8009094 <_ZNSt10_Head_baseILj0EP15SystemAllocatorLb0EEC1Ev>
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	3708      	adds	r7, #8
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	bd80      	pop	{r7, pc}

08008ff8 <_ZSt12__get_helperILj0EP15SystemAllocatorJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b082      	sub	sp, #8
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8009000:	6878      	ldr	r0, [r7, #4]
 8009002:	f000 f855 	bl	80090b0 <_ZNSt11_Tuple_implILj0EJP15SystemAllocatorSt14default_deleteIS0_EEE7_M_headERS4_>
 8009006:	4603      	mov	r3, r0
 8009008:	4618      	mov	r0, r3
 800900a:	3708      	adds	r7, #8
 800900c:	46bd      	mov	sp, r7
 800900e:	bd80      	pop	{r7, pc}

08009010 <_ZSt3getILj1EJP15SystemAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 8009010:	b580      	push	{r7, lr}
 8009012:	b082      	sub	sp, #8
 8009014:	af00      	add	r7, sp, #0
 8009016:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8009018:	6878      	ldr	r0, [r7, #4]
 800901a:	f000 f856 	bl	80090ca <_ZSt12__get_helperILj1ESt14default_deleteI15SystemAllocatorEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>
 800901e:	4603      	mov	r3, r0
 8009020:	4618      	mov	r0, r3
 8009022:	3708      	adds	r7, #8
 8009024:	46bd      	mov	sp, r7
 8009026:	bd80      	pop	{r7, pc}

08009028 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer&   _M_ptr() noexcept { return std::get<0>(_M_t); }
 8009028:	b580      	push	{r7, lr}
 800902a:	b082      	sub	sp, #8
 800902c:	af00      	add	r7, sp, #0
 800902e:	6078      	str	r0, [r7, #4]
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	4618      	mov	r0, r3
 8009034:	f000 f855 	bl	80090e2 <_ZSt3getILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8009038:	4603      	mov	r3, r0
 800903a:	4618      	mov	r0, r3
 800903c:	3708      	adds	r7, #8
 800903e:	46bd      	mov	sp, r7
 8009040:	bd80      	pop	{r7, pc}

08009042 <_ZNKSt14default_deleteI17AbstractAllocatorEclEPS0_>:
      operator()(_Tp* __ptr) const
 8009042:	b580      	push	{r7, lr}
 8009044:	b082      	sub	sp, #8
 8009046:	af00      	add	r7, sp, #0
 8009048:	6078      	str	r0, [r7, #4]
 800904a:	6039      	str	r1, [r7, #0]
	delete __ptr;
 800904c:	683b      	ldr	r3, [r7, #0]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d004      	beq.n	800905c <_ZNKSt14default_deleteI17AbstractAllocatorEclEPS0_+0x1a>
 8009052:	681a      	ldr	r2, [r3, #0]
 8009054:	320c      	adds	r2, #12
 8009056:	6812      	ldr	r2, [r2, #0]
 8009058:	4618      	mov	r0, r3
 800905a:	4790      	blx	r2
      }
 800905c:	bf00      	nop
 800905e:	3708      	adds	r7, #8
 8009060:	46bd      	mov	sp, r7
 8009062:	bd80      	pop	{r7, pc}

08009064 <_ZSt3getILj1EJP17AbstractAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 8009064:	b580      	push	{r7, lr}
 8009066:	b082      	sub	sp, #8
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800906c:	6878      	ldr	r0, [r7, #4]
 800906e:	f000 f845 	bl	80090fc <_ZSt12__get_helperILj1ESt14default_deleteI17AbstractAllocatorEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>
 8009072:	4603      	mov	r3, r0
 8009074:	4618      	mov	r0, r3
 8009076:	3708      	adds	r7, #8
 8009078:	46bd      	mov	sp, r7
 800907a:	bd80      	pop	{r7, pc}

0800907c <_ZNSt11_Tuple_implILj1EJSt14default_deleteI15SystemAllocatorEEEC1Ev>:
      _Tuple_impl()
 800907c:	b580      	push	{r7, lr}
 800907e:	b082      	sub	sp, #8
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]
      : _Base() { }
 8009084:	6878      	ldr	r0, [r7, #4]
 8009086:	f000 f845 	bl	8009114 <_ZNSt10_Head_baseILj1ESt14default_deleteI15SystemAllocatorELb1EEC1Ev>
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	4618      	mov	r0, r3
 800908e:	3708      	adds	r7, #8
 8009090:	46bd      	mov	sp, r7
 8009092:	bd80      	pop	{r7, pc}

08009094 <_ZNSt10_Head_baseILj0EP15SystemAllocatorLb0EEC1Ev>:
      constexpr _Head_base()
 8009094:	b480      	push	{r7}
 8009096:	b083      	sub	sp, #12
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	2200      	movs	r2, #0
 80090a0:	601a      	str	r2, [r3, #0]
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	4618      	mov	r0, r3
 80090a6:	370c      	adds	r7, #12
 80090a8:	46bd      	mov	sp, r7
 80090aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ae:	4770      	bx	lr

080090b0 <_ZNSt11_Tuple_implILj0EJP15SystemAllocatorSt14default_deleteIS0_EEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 80090b0:	b580      	push	{r7, lr}
 80090b2:	b082      	sub	sp, #8
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	6078      	str	r0, [r7, #4]
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	4618      	mov	r0, r3
 80090bc:	f000 f835 	bl	800912a <_ZNSt10_Head_baseILj0EP15SystemAllocatorLb0EE7_M_headERS2_>
 80090c0:	4603      	mov	r3, r0
 80090c2:	4618      	mov	r0, r3
 80090c4:	3708      	adds	r7, #8
 80090c6:	46bd      	mov	sp, r7
 80090c8:	bd80      	pop	{r7, pc}

080090ca <_ZSt12__get_helperILj1ESt14default_deleteI15SystemAllocatorEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 80090ca:	b580      	push	{r7, lr}
 80090cc:	b082      	sub	sp, #8
 80090ce:	af00      	add	r7, sp, #0
 80090d0:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 80090d2:	6878      	ldr	r0, [r7, #4]
 80090d4:	f000 f834 	bl	8009140 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI15SystemAllocatorEEE7_M_headERS3_>
 80090d8:	4603      	mov	r3, r0
 80090da:	4618      	mov	r0, r3
 80090dc:	3708      	adds	r7, #8
 80090de:	46bd      	mov	sp, r7
 80090e0:	bd80      	pop	{r7, pc}

080090e2 <_ZSt3getILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 80090e2:	b580      	push	{r7, lr}
 80090e4:	b082      	sub	sp, #8
 80090e6:	af00      	add	r7, sp, #0
 80090e8:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	4618      	mov	r0, r3
 80090ee:	f000 f833 	bl	8009158 <_ZSt12__get_helperILj0EP17AbstractAllocatorJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 80090f2:	4603      	mov	r3, r0
 80090f4:	4618      	mov	r0, r3
 80090f6:	3708      	adds	r7, #8
 80090f8:	46bd      	mov	sp, r7
 80090fa:	bd80      	pop	{r7, pc}

080090fc <_ZSt12__get_helperILj1ESt14default_deleteI17AbstractAllocatorEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 80090fc:	b580      	push	{r7, lr}
 80090fe:	b082      	sub	sp, #8
 8009100:	af00      	add	r7, sp, #0
 8009102:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8009104:	6878      	ldr	r0, [r7, #4]
 8009106:	f000 f833 	bl	8009170 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI17AbstractAllocatorEEE7_M_headERS3_>
 800910a:	4603      	mov	r3, r0
 800910c:	4618      	mov	r0, r3
 800910e:	3708      	adds	r7, #8
 8009110:	46bd      	mov	sp, r7
 8009112:	bd80      	pop	{r7, pc}

08009114 <_ZNSt10_Head_baseILj1ESt14default_deleteI15SystemAllocatorELb1EEC1Ev>:
      constexpr _Head_base()
 8009114:	b480      	push	{r7}
 8009116:	b083      	sub	sp, #12
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	4618      	mov	r0, r3
 8009120:	370c      	adds	r7, #12
 8009122:	46bd      	mov	sp, r7
 8009124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009128:	4770      	bx	lr

0800912a <_ZNSt10_Head_baseILj0EP15SystemAllocatorLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 800912a:	b480      	push	{r7}
 800912c:	b083      	sub	sp, #12
 800912e:	af00      	add	r7, sp, #0
 8009130:	6078      	str	r0, [r7, #4]
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	4618      	mov	r0, r3
 8009136:	370c      	adds	r7, #12
 8009138:	46bd      	mov	sp, r7
 800913a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913e:	4770      	bx	lr

08009140 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI15SystemAllocatorEEE7_M_headERS3_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8009140:	b580      	push	{r7, lr}
 8009142:	b082      	sub	sp, #8
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
 8009148:	6878      	ldr	r0, [r7, #4]
 800914a:	f000 f81d 	bl	8009188 <_ZNSt10_Head_baseILj1ESt14default_deleteI15SystemAllocatorELb1EE7_M_headERS3_>
 800914e:	4603      	mov	r3, r0
 8009150:	4618      	mov	r0, r3
 8009152:	3708      	adds	r7, #8
 8009154:	46bd      	mov	sp, r7
 8009156:	bd80      	pop	{r7, pc}

08009158 <_ZSt12__get_helperILj0EP17AbstractAllocatorJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8009158:	b580      	push	{r7, lr}
 800915a:	b082      	sub	sp, #8
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8009160:	6878      	ldr	r0, [r7, #4]
 8009162:	f000 f81c 	bl	800919e <_ZNSt11_Tuple_implILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEE7_M_headERS4_>
 8009166:	4603      	mov	r3, r0
 8009168:	4618      	mov	r0, r3
 800916a:	3708      	adds	r7, #8
 800916c:	46bd      	mov	sp, r7
 800916e:	bd80      	pop	{r7, pc}

08009170 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI17AbstractAllocatorEEE7_M_headERS3_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8009170:	b580      	push	{r7, lr}
 8009172:	b082      	sub	sp, #8
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
 8009178:	6878      	ldr	r0, [r7, #4]
 800917a:	f000 f81d 	bl	80091b8 <_ZNSt10_Head_baseILj1ESt14default_deleteI17AbstractAllocatorELb1EE7_M_headERS3_>
 800917e:	4603      	mov	r3, r0
 8009180:	4618      	mov	r0, r3
 8009182:	3708      	adds	r7, #8
 8009184:	46bd      	mov	sp, r7
 8009186:	bd80      	pop	{r7, pc}

08009188 <_ZNSt10_Head_baseILj1ESt14default_deleteI15SystemAllocatorELb1EE7_M_headERS3_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8009188:	b480      	push	{r7}
 800918a:	b083      	sub	sp, #12
 800918c:	af00      	add	r7, sp, #0
 800918e:	6078      	str	r0, [r7, #4]
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	4618      	mov	r0, r3
 8009194:	370c      	adds	r7, #12
 8009196:	46bd      	mov	sp, r7
 8009198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919c:	4770      	bx	lr

0800919e <_ZNSt11_Tuple_implILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800919e:	b580      	push	{r7, lr}
 80091a0:	b082      	sub	sp, #8
 80091a2:	af00      	add	r7, sp, #0
 80091a4:	6078      	str	r0, [r7, #4]
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	4618      	mov	r0, r3
 80091aa:	f000 f810 	bl	80091ce <_ZNSt10_Head_baseILj0EP17AbstractAllocatorLb0EE7_M_headERS2_>
 80091ae:	4603      	mov	r3, r0
 80091b0:	4618      	mov	r0, r3
 80091b2:	3708      	adds	r7, #8
 80091b4:	46bd      	mov	sp, r7
 80091b6:	bd80      	pop	{r7, pc}

080091b8 <_ZNSt10_Head_baseILj1ESt14default_deleteI17AbstractAllocatorELb1EE7_M_headERS3_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 80091b8:	b480      	push	{r7}
 80091ba:	b083      	sub	sp, #12
 80091bc:	af00      	add	r7, sp, #0
 80091be:	6078      	str	r0, [r7, #4]
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	4618      	mov	r0, r3
 80091c4:	370c      	adds	r7, #12
 80091c6:	46bd      	mov	sp, r7
 80091c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091cc:	4770      	bx	lr

080091ce <_ZNSt10_Head_baseILj0EP17AbstractAllocatorLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 80091ce:	b480      	push	{r7}
 80091d0:	b083      	sub	sp, #12
 80091d2:	af00      	add	r7, sp, #0
 80091d4:	6078      	str	r0, [r7, #4]
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	4618      	mov	r0, r3
 80091da:	370c      	adds	r7, #12
 80091dc:	46bd      	mov	sp, r7
 80091de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e2:	4770      	bx	lr

080091e4 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev>:
    class _Sp_counted_ptr final : public _Sp_counted_base<_Lp>
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b082      	sub	sp, #8
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	6078      	str	r0, [r7, #4]
 80091ec:	4a05      	ldr	r2, [pc, #20]	@ (8009204 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev+0x20>)
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	601a      	str	r2, [r3, #0]
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	4618      	mov	r0, r3
 80091f6:	f7fe fdc7 	bl	8007d88 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EED1Ev>
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	4618      	mov	r0, r3
 80091fe:	3708      	adds	r7, #8
 8009200:	46bd      	mov	sp, r7
 8009202:	bd80      	pop	{r7, pc}
 8009204:	08018a7c 	.word	0x08018a7c

08009208 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED0Ev>:
 8009208:	b580      	push	{r7, lr}
 800920a:	b082      	sub	sp, #8
 800920c:	af00      	add	r7, sp, #0
 800920e:	6078      	str	r0, [r7, #4]
 8009210:	6878      	ldr	r0, [r7, #4]
 8009212:	f7ff ffe7 	bl	80091e4 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev>
 8009216:	2110      	movs	r1, #16
 8009218:	6878      	ldr	r0, [r7, #4]
 800921a:	f00a fb2e 	bl	801387a <_ZdlPvj>
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	4618      	mov	r0, r3
 8009222:	3708      	adds	r7, #8
 8009224:	46bd      	mov	sp, r7
 8009226:	bd80      	pop	{r7, pc}

08009228 <_ZN13UtilityConfigD1Ev>:
struct UtilityConfig {
 8009228:	b580      	push	{r7, lr}
 800922a:	b082      	sub	sp, #8
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	3310      	adds	r3, #16
 8009234:	4618      	mov	r0, r3
 8009236:	f7f9 f80a 	bl	800224e <_ZNSt8functionIFvvEED1Ev>
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	4618      	mov	r0, r3
 800923e:	f7f8 fff9 	bl	8002234 <_ZNSt8functionIFyvEED1Ev>
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	4618      	mov	r0, r3
 8009246:	3708      	adds	r7, #8
 8009248:	46bd      	mov	sp, r7
 800924a:	bd80      	pop	{r7, pc}

0800924c <_Z41__static_initialization_and_destruction_0ii>:

}
 800924c:	b580      	push	{r7, lr}
 800924e:	b08a      	sub	sp, #40	@ 0x28
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
 8009254:	6039      	str	r1, [r7, #0]
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	2b01      	cmp	r3, #1
 800925a:	d122      	bne.n	80092a2 <_Z41__static_initialization_and_destruction_0ii+0x56>
 800925c:	683b      	ldr	r3, [r7, #0]
 800925e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009262:	4293      	cmp	r3, r2
 8009264:	d11d      	bne.n	80092a2 <_Z41__static_initialization_and_destruction_0ii+0x56>
UtilityConfig utilities(micros_64, error_handler);
 8009266:	f107 0308 	add.w	r3, r7, #8
 800926a:	4917      	ldr	r1, [pc, #92]	@ (80092c8 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 800926c:	4618      	mov	r0, r3
 800926e:	f7fe fb3b 	bl	80078e8 <_ZNSt8functionIFyvEEC1IRS0_vEEOT_>
 8009272:	f107 0318 	add.w	r3, r7, #24
 8009276:	4915      	ldr	r1, [pc, #84]	@ (80092cc <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8009278:	4618      	mov	r0, r3
 800927a:	f7fe fb65 	bl	8007948 <_ZNSt8functionIFvvEEC1IRS0_vEEOT_>
 800927e:	f107 0218 	add.w	r2, r7, #24
 8009282:	f107 0308 	add.w	r3, r7, #8
 8009286:	4619      	mov	r1, r3
 8009288:	4811      	ldr	r0, [pc, #68]	@ (80092d0 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 800928a:	f7f8 ffed 	bl	8002268 <_ZN13UtilityConfigC1EOSt8functionIFyvEEOS0_IFvvEE>
 800928e:	f107 0318 	add.w	r3, r7, #24
 8009292:	4618      	mov	r0, r3
 8009294:	f7f8 ffdb 	bl	800224e <_ZNSt8functionIFvvEED1Ev>
 8009298:	f107 0308 	add.w	r3, r7, #8
 800929c:	4618      	mov	r0, r3
 800929e:	f7f8 ffc9 	bl	8002234 <_ZNSt8functionIFyvEED1Ev>
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d10a      	bne.n	80092be <_Z41__static_initialization_and_destruction_0ii+0x72>
 80092a8:	683b      	ldr	r3, [r7, #0]
 80092aa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80092ae:	4293      	cmp	r3, r2
 80092b0:	d105      	bne.n	80092be <_Z41__static_initialization_and_destruction_0ii+0x72>
 80092b2:	4807      	ldr	r0, [pc, #28]	@ (80092d0 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 80092b4:	f7ff ffb8 	bl	8009228 <_ZN13UtilityConfigD1Ev>
std::shared_ptr<CyphalInterface> interface;
 80092b8:	4806      	ldr	r0, [pc, #24]	@ (80092d4 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 80092ba:	f7fc ffd6 	bl	800626a <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
}
 80092be:	bf00      	nop
 80092c0:	3728      	adds	r7, #40	@ 0x28
 80092c2:	46bd      	mov	sp, r7
 80092c4:	bd80      	pop	{r7, pc}
 80092c6:	bf00      	nop
 80092c8:	080061fd 	.word	0x080061fd
 80092cc:	080061f1 	.word	0x080061f1
 80092d0:	200004d8 	.word	0x200004d8
 80092d4:	200004d0 	.word	0x200004d0

080092d8 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE10_M_disposeEv>:
      _M_dispose() noexcept
 80092d8:	b590      	push	{r4, r7, lr}
 80092da:	b083      	sub	sp, #12
 80092dc:	af00      	add	r7, sp, #0
 80092de:	6078      	str	r0, [r7, #4]
      { delete _M_ptr; }
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	68dc      	ldr	r4, [r3, #12]
 80092e4:	2c00      	cmp	r4, #0
 80092e6:	d006      	beq.n	80092f6 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE10_M_disposeEv+0x1e>
 80092e8:	4620      	mov	r0, r4
 80092ea:	f7ff fbfd 	bl	8008ae8 <_ZN15CyphalInterfaceD1Ev>
 80092ee:	210c      	movs	r1, #12
 80092f0:	4620      	mov	r0, r4
 80092f2:	f00a fac2 	bl	801387a <_ZdlPvj>
 80092f6:	bf00      	nop
 80092f8:	370c      	adds	r7, #12
 80092fa:	46bd      	mov	sp, r7
 80092fc:	bd90      	pop	{r4, r7, pc}

080092fe <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE10_M_destroyEv>:
      _M_destroy() noexcept
 80092fe:	b580      	push	{r7, lr}
 8009300:	b082      	sub	sp, #8
 8009302:	af00      	add	r7, sp, #0
 8009304:	6078      	str	r0, [r7, #4]
      { delete this; }
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	2b00      	cmp	r3, #0
 800930a:	d002      	beq.n	8009312 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE10_M_destroyEv+0x14>
 800930c:	6878      	ldr	r0, [r7, #4]
 800930e:	f7ff ff7b 	bl	8009208 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED0Ev>
 8009312:	bf00      	nop
 8009314:	3708      	adds	r7, #8
 8009316:	46bd      	mov	sp, r7
 8009318:	bd80      	pop	{r7, pc}

0800931a <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE14_M_get_deleterERKSt9type_info>:
      _M_get_deleter(const std::type_info&) noexcept
 800931a:	b480      	push	{r7}
 800931c:	b083      	sub	sp, #12
 800931e:	af00      	add	r7, sp, #0
 8009320:	6078      	str	r0, [r7, #4]
 8009322:	6039      	str	r1, [r7, #0]
      { return nullptr; }
 8009324:	2300      	movs	r3, #0
 8009326:	4618      	mov	r0, r3
 8009328:	370c      	adds	r7, #12
 800932a:	46bd      	mov	sp, r7
 800932c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009330:	4770      	bx	lr

08009332 <_ZN20AbstractSubscriptionI21RegisterAccessRequestE6acceptEP16CanardRxTransfer>:
                break;
        }

        return out;
    }
    void accept(CanardRxTransfer* transfer) {
 8009332:	b580      	push	{r7, lr}
 8009334:	f5ad 7d48 	sub.w	sp, sp, #800	@ 0x320
 8009338:	af00      	add	r7, sp, #0
 800933a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800933e:	f5a3 7347 	sub.w	r3, r3, #796	@ 0x31c
 8009342:	6018      	str	r0, [r3, #0]
 8009344:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8009348:	f5a3 7348 	sub.w	r3, r3, #800	@ 0x320
 800934c:	6019      	str	r1, [r3, #0]
        Type object;
        interface->deserialize_transfer<T>(&object, transfer);
 800934e:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8009352:	f5a3 7347 	sub.w	r3, r3, #796	@ 0x31c
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 800935c:	4618      	mov	r0, r3
 800935e:	f7fe fbb9 	bl	8007ad4 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 8009362:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8009366:	f5a3 7348 	sub.w	r3, r3, #800	@ 0x320
 800936a:	f107 0108 	add.w	r1, r7, #8
 800936e:	681a      	ldr	r2, [r3, #0]
 8009370:	f000 f874 	bl	800945c <_ZNK15CyphalInterface20deserialize_transferI21RegisterAccessRequestEEvPNT_4TypeEP16CanardRxTransfer>
        handler(object, transfer);
 8009374:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8009378:	f5a3 7347 	sub.w	r3, r3, #796	@ 0x31c
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	3304      	adds	r3, #4
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	f507 7248 	add.w	r2, r7, #800	@ 0x320
 8009388:	f5a2 7248 	sub.w	r2, r2, #800	@ 0x320
 800938c:	f107 0108 	add.w	r1, r7, #8
 8009390:	f507 7048 	add.w	r0, r7, #800	@ 0x320
 8009394:	f5a0 7047 	sub.w	r0, r0, #796	@ 0x31c
 8009398:	6812      	ldr	r2, [r2, #0]
 800939a:	6800      	ldr	r0, [r0, #0]
 800939c:	4798      	blx	r3
    }
 800939e:	bf00      	nop
 80093a0:	f507 7748 	add.w	r7, r7, #800	@ 0x320
 80093a4:	46bd      	mov	sp, r7
 80093a6:	bd80      	pop	{r7, pc}

080093a8 <_ZN20AbstractSubscriptionI15NodeInfoRequestE6acceptEP16CanardRxTransfer>:
    void accept(CanardRxTransfer* transfer) {
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b084      	sub	sp, #16
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
 80093b0:	6039      	str	r1, [r7, #0]
        interface->deserialize_transfer<T>(&object, transfer);
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 80093b8:	4618      	mov	r0, r3
 80093ba:	f7fe fb8b 	bl	8007ad4 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 80093be:	f107 030c 	add.w	r3, r7, #12
 80093c2:	683a      	ldr	r2, [r7, #0]
 80093c4:	4619      	mov	r1, r3
 80093c6:	f000 f86a 	bl	800949e <_ZNK15CyphalInterface20deserialize_transferI15NodeInfoRequestEEvPNT_4TypeEP16CanardRxTransfer>
        handler(object, transfer);
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	3304      	adds	r3, #4
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	f107 010c 	add.w	r1, r7, #12
 80093d6:	683a      	ldr	r2, [r7, #0]
 80093d8:	6878      	ldr	r0, [r7, #4]
 80093da:	4798      	blx	r3
    }
 80093dc:	bf00      	nop
 80093de:	3710      	adds	r7, #16
 80093e0:	46bd      	mov	sp, r7
 80093e2:	bd80      	pop	{r7, pc}

080093e4 <_ZN20AbstractSubscriptionI6JS_msgE6acceptEP16CanardRxTransfer>:
    void accept(CanardRxTransfer* transfer) {
 80093e4:	b580      	push	{r7, lr}
 80093e6:	b086      	sub	sp, #24
 80093e8:	af00      	add	r7, sp, #0
 80093ea:	6078      	str	r0, [r7, #4]
 80093ec:	6039      	str	r1, [r7, #0]
        interface->deserialize_transfer<T>(&object, transfer);
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 80093f4:	4618      	mov	r0, r3
 80093f6:	f7fe fb6d 	bl	8007ad4 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 80093fa:	f107 030c 	add.w	r3, r7, #12
 80093fe:	683a      	ldr	r2, [r7, #0]
 8009400:	4619      	mov	r1, r3
 8009402:	f000 f86c 	bl	80094de <_ZNK15CyphalInterface20deserialize_transferI6JS_msgEEvPNT_4TypeEP16CanardRxTransfer>
        handler(object, transfer);
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	3304      	adds	r3, #4
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	f107 010c 	add.w	r1, r7, #12
 8009412:	683a      	ldr	r2, [r7, #0]
 8009414:	6878      	ldr	r0, [r7, #4]
 8009416:	4798      	blx	r3
    }
 8009418:	bf00      	nop
 800941a:	3718      	adds	r7, #24
 800941c:	46bd      	mov	sp, r7
 800941e:	bd80      	pop	{r7, pc}

08009420 <_ZN20AbstractSubscriptionI5HBeatE6acceptEP16CanardRxTransfer>:
    void accept(CanardRxTransfer* transfer) {
 8009420:	b580      	push	{r7, lr}
 8009422:	b084      	sub	sp, #16
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
 8009428:	6039      	str	r1, [r7, #0]
        interface->deserialize_transfer<T>(&object, transfer);
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 8009430:	4618      	mov	r0, r3
 8009432:	f7fe fb4f 	bl	8007ad4 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 8009436:	f107 0308 	add.w	r3, r7, #8
 800943a:	683a      	ldr	r2, [r7, #0]
 800943c:	4619      	mov	r1, r3
 800943e:	f000 f86e 	bl	800951e <_ZNK15CyphalInterface20deserialize_transferI5HBeatEEvPNT_4TypeEP16CanardRxTransfer>
        handler(object, transfer);
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	3304      	adds	r3, #4
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	f107 0108 	add.w	r1, r7, #8
 800944e:	683a      	ldr	r2, [r7, #0]
 8009450:	6878      	ldr	r0, [r7, #4]
 8009452:	4798      	blx	r3
    }
 8009454:	bf00      	nop
 8009456:	3710      	adds	r7, #16
 8009458:	46bd      	mov	sp, r7
 800945a:	bd80      	pop	{r7, pc}

0800945c <_ZNK15CyphalInterface20deserialize_transferI21RegisterAccessRequestEEvPNT_4TypeEP16CanardRxTransfer>:
        timeout_delta
    );
}

template <typename TypeAlias>
inline void CyphalInterface::deserialize_transfer(
 800945c:	b580      	push	{r7, lr}
 800945e:	b086      	sub	sp, #24
 8009460:	af00      	add	r7, sp, #0
 8009462:	60f8      	str	r0, [r7, #12]
 8009464:	60b9      	str	r1, [r7, #8]
 8009466:	607a      	str	r2, [r7, #4]
    typename TypeAlias::Type *obj,
    CanardRxTransfer* transfer
) const {
    size_t inout_buf_size = TypeAlias::extent;
 8009468:	f240 2303 	movw	r3, #515	@ 0x203
 800946c:	617b      	str	r3, [r7, #20]
    if(TypeAlias::deserializer(obj, (uint8_t *) transfer->payload, &inout_buf_size) < 0 ) {
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	695b      	ldr	r3, [r3, #20]
 8009472:	f107 0214 	add.w	r2, r7, #20
 8009476:	4619      	mov	r1, r3
 8009478:	68b8      	ldr	r0, [r7, #8]
 800947a:	f7fc fb07 	bl	8005a8c <uavcan_register_Access_Request_1_0_deserialize_>
 800947e:	4603      	mov	r3, r0
 8009480:	b2db      	uxtb	r3, r3
 8009482:	09db      	lsrs	r3, r3, #7
 8009484:	b2db      	uxtb	r3, r3
 8009486:	2b00      	cmp	r3, #0
 8009488:	d005      	beq.n	8009496 <_ZNK15CyphalInterface20deserialize_transferI21RegisterAccessRequestEEvPNT_4TypeEP16CanardRxTransfer+0x3a>
        utilities.error_handler();
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	685b      	ldr	r3, [r3, #4]
 800948e:	3310      	adds	r3, #16
 8009490:	4618      	mov	r0, r3
 8009492:	f7fe fe57 	bl	8008144 <_ZNKSt8functionIFvvEEclEv>
    }
}
 8009496:	bf00      	nop
 8009498:	3718      	adds	r7, #24
 800949a:	46bd      	mov	sp, r7
 800949c:	bd80      	pop	{r7, pc}

0800949e <_ZNK15CyphalInterface20deserialize_transferI15NodeInfoRequestEEvPNT_4TypeEP16CanardRxTransfer>:
inline void CyphalInterface::deserialize_transfer(
 800949e:	b580      	push	{r7, lr}
 80094a0:	b086      	sub	sp, #24
 80094a2:	af00      	add	r7, sp, #0
 80094a4:	60f8      	str	r0, [r7, #12]
 80094a6:	60b9      	str	r1, [r7, #8]
 80094a8:	607a      	str	r2, [r7, #4]
    size_t inout_buf_size = TypeAlias::extent;
 80094aa:	2300      	movs	r3, #0
 80094ac:	617b      	str	r3, [r7, #20]
    if(TypeAlias::deserializer(obj, (uint8_t *) transfer->payload, &inout_buf_size) < 0 ) {
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	695b      	ldr	r3, [r3, #20]
 80094b2:	f107 0214 	add.w	r2, r7, #20
 80094b6:	4619      	mov	r1, r3
 80094b8:	68b8      	ldr	r0, [r7, #8]
 80094ba:	f7fc fcd3 	bl	8005e64 <uavcan_node_GetInfo_Request_1_0_deserialize_>
 80094be:	4603      	mov	r3, r0
 80094c0:	b2db      	uxtb	r3, r3
 80094c2:	09db      	lsrs	r3, r3, #7
 80094c4:	b2db      	uxtb	r3, r3
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d005      	beq.n	80094d6 <_ZNK15CyphalInterface20deserialize_transferI15NodeInfoRequestEEvPNT_4TypeEP16CanardRxTransfer+0x38>
        utilities.error_handler();
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	685b      	ldr	r3, [r3, #4]
 80094ce:	3310      	adds	r3, #16
 80094d0:	4618      	mov	r0, r3
 80094d2:	f7fe fe37 	bl	8008144 <_ZNKSt8functionIFvvEEclEv>
}
 80094d6:	bf00      	nop
 80094d8:	3718      	adds	r7, #24
 80094da:	46bd      	mov	sp, r7
 80094dc:	bd80      	pop	{r7, pc}

080094de <_ZNK15CyphalInterface20deserialize_transferI6JS_msgEEvPNT_4TypeEP16CanardRxTransfer>:
inline void CyphalInterface::deserialize_transfer(
 80094de:	b580      	push	{r7, lr}
 80094e0:	b086      	sub	sp, #24
 80094e2:	af00      	add	r7, sp, #0
 80094e4:	60f8      	str	r0, [r7, #12]
 80094e6:	60b9      	str	r1, [r7, #8]
 80094e8:	607a      	str	r2, [r7, #4]
    size_t inout_buf_size = TypeAlias::extent;
 80094ea:	230c      	movs	r3, #12
 80094ec:	617b      	str	r3, [r7, #20]
    if(TypeAlias::deserializer(obj, (uint8_t *) transfer->payload, &inout_buf_size) < 0 ) {
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	695b      	ldr	r3, [r3, #20]
 80094f2:	f107 0214 	add.w	r2, r7, #20
 80094f6:	4619      	mov	r1, r3
 80094f8:	68b8      	ldr	r0, [r7, #8]
 80094fa:	f7f9 ffbd 	bl	8003478 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_>
 80094fe:	4603      	mov	r3, r0
 8009500:	b2db      	uxtb	r3, r3
 8009502:	09db      	lsrs	r3, r3, #7
 8009504:	b2db      	uxtb	r3, r3
 8009506:	2b00      	cmp	r3, #0
 8009508:	d005      	beq.n	8009516 <_ZNK15CyphalInterface20deserialize_transferI6JS_msgEEvPNT_4TypeEP16CanardRxTransfer+0x38>
        utilities.error_handler();
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	685b      	ldr	r3, [r3, #4]
 800950e:	3310      	adds	r3, #16
 8009510:	4618      	mov	r0, r3
 8009512:	f7fe fe17 	bl	8008144 <_ZNKSt8functionIFvvEEclEv>
}
 8009516:	bf00      	nop
 8009518:	3718      	adds	r7, #24
 800951a:	46bd      	mov	sp, r7
 800951c:	bd80      	pop	{r7, pc}

0800951e <_ZNK15CyphalInterface20deserialize_transferI5HBeatEEvPNT_4TypeEP16CanardRxTransfer>:
inline void CyphalInterface::deserialize_transfer(
 800951e:	b580      	push	{r7, lr}
 8009520:	b086      	sub	sp, #24
 8009522:	af00      	add	r7, sp, #0
 8009524:	60f8      	str	r0, [r7, #12]
 8009526:	60b9      	str	r1, [r7, #8]
 8009528:	607a      	str	r2, [r7, #4]
    size_t inout_buf_size = TypeAlias::extent;
 800952a:	230c      	movs	r3, #12
 800952c:	617b      	str	r3, [r7, #20]
    if(TypeAlias::deserializer(obj, (uint8_t *) transfer->payload, &inout_buf_size) < 0 ) {
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	695b      	ldr	r3, [r3, #20]
 8009532:	f107 0214 	add.w	r2, r7, #20
 8009536:	4619      	mov	r1, r3
 8009538:	68b8      	ldr	r0, [r7, #8]
 800953a:	f7f9 fc27 	bl	8002d8c <uavcan_node_Heartbeat_1_0_deserialize_>
 800953e:	4603      	mov	r3, r0
 8009540:	b2db      	uxtb	r3, r3
 8009542:	09db      	lsrs	r3, r3, #7
 8009544:	b2db      	uxtb	r3, r3
 8009546:	2b00      	cmp	r3, #0
 8009548:	d005      	beq.n	8009556 <_ZNK15CyphalInterface20deserialize_transferI5HBeatEEvPNT_4TypeEP16CanardRxTransfer+0x38>
        utilities.error_handler();
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	685b      	ldr	r3, [r3, #4]
 800954e:	3310      	adds	r3, #16
 8009550:	4618      	mov	r0, r3
 8009552:	f7fe fdf7 	bl	8008144 <_ZNKSt8functionIFvvEEclEv>
}
 8009556:	bf00      	nop
 8009558:	3718      	adds	r7, #24
 800955a:	46bd      	mov	sp, r7
 800955c:	bd80      	pop	{r7, pc}

0800955e <_GLOBAL__sub_I_buffer>:
 800955e:	b580      	push	{r7, lr}
 8009560:	af00      	add	r7, sp, #0
 8009562:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8009566:	2001      	movs	r0, #1
 8009568:	f7ff fe70 	bl	800924c <_Z41__static_initialization_and_destruction_0ii>
 800956c:	bd80      	pop	{r7, pc}

0800956e <_GLOBAL__sub_D_buffer>:
 800956e:	b580      	push	{r7, lr}
 8009570:	af00      	add	r7, sp, #0
 8009572:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8009576:	2000      	movs	r0, #0
 8009578:	f7ff fe68 	bl	800924c <_Z41__static_initialization_and_destruction_0ii>
 800957c:	bd80      	pop	{r7, pc}
	...

08009580 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8009580:	b580      	push	{r7, lr}
 8009582:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8009584:	4b1b      	ldr	r3, [pc, #108]	@ (80095f4 <MX_SPI1_Init+0x74>)
 8009586:	4a1c      	ldr	r2, [pc, #112]	@ (80095f8 <MX_SPI1_Init+0x78>)
 8009588:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800958a:	4b1a      	ldr	r3, [pc, #104]	@ (80095f4 <MX_SPI1_Init+0x74>)
 800958c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8009590:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8009592:	4b18      	ldr	r3, [pc, #96]	@ (80095f4 <MX_SPI1_Init+0x74>)
 8009594:	2200      	movs	r2, #0
 8009596:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8009598:	4b16      	ldr	r3, [pc, #88]	@ (80095f4 <MX_SPI1_Init+0x74>)
 800959a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800959e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80095a0:	4b14      	ldr	r3, [pc, #80]	@ (80095f4 <MX_SPI1_Init+0x74>)
 80095a2:	2202      	movs	r2, #2
 80095a4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80095a6:	4b13      	ldr	r3, [pc, #76]	@ (80095f4 <MX_SPI1_Init+0x74>)
 80095a8:	2201      	movs	r2, #1
 80095aa:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80095ac:	4b11      	ldr	r3, [pc, #68]	@ (80095f4 <MX_SPI1_Init+0x74>)
 80095ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80095b2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80095b4:	4b0f      	ldr	r3, [pc, #60]	@ (80095f4 <MX_SPI1_Init+0x74>)
 80095b6:	2220      	movs	r2, #32
 80095b8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80095ba:	4b0e      	ldr	r3, [pc, #56]	@ (80095f4 <MX_SPI1_Init+0x74>)
 80095bc:	2200      	movs	r2, #0
 80095be:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80095c0:	4b0c      	ldr	r3, [pc, #48]	@ (80095f4 <MX_SPI1_Init+0x74>)
 80095c2:	2200      	movs	r2, #0
 80095c4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80095c6:	4b0b      	ldr	r3, [pc, #44]	@ (80095f4 <MX_SPI1_Init+0x74>)
 80095c8:	2200      	movs	r2, #0
 80095ca:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80095cc:	4b09      	ldr	r3, [pc, #36]	@ (80095f4 <MX_SPI1_Init+0x74>)
 80095ce:	2207      	movs	r2, #7
 80095d0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80095d2:	4b08      	ldr	r3, [pc, #32]	@ (80095f4 <MX_SPI1_Init+0x74>)
 80095d4:	2200      	movs	r2, #0
 80095d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80095d8:	4b06      	ldr	r3, [pc, #24]	@ (80095f4 <MX_SPI1_Init+0x74>)
 80095da:	2200      	movs	r2, #0
 80095dc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80095de:	4805      	ldr	r0, [pc, #20]	@ (80095f4 <MX_SPI1_Init+0x74>)
 80095e0:	f004 fffa 	bl	800e5d8 <HAL_SPI_Init>
 80095e4:	4603      	mov	r3, r0
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d001      	beq.n	80095ee <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80095ea:	f7f8 fd98 	bl	800211e <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80095ee:	bf00      	nop
 80095f0:	bd80      	pop	{r7, pc}
 80095f2:	bf00      	nop
 80095f4:	200007d0 	.word	0x200007d0
 80095f8:	40013000 	.word	0x40013000

080095fc <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80095fc:	b580      	push	{r7, lr}
 80095fe:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8009600:	4b1b      	ldr	r3, [pc, #108]	@ (8009670 <MX_SPI3_Init+0x74>)
 8009602:	4a1c      	ldr	r2, [pc, #112]	@ (8009674 <MX_SPI3_Init+0x78>)
 8009604:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8009606:	4b1a      	ldr	r3, [pc, #104]	@ (8009670 <MX_SPI3_Init+0x74>)
 8009608:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800960c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800960e:	4b18      	ldr	r3, [pc, #96]	@ (8009670 <MX_SPI3_Init+0x74>)
 8009610:	2200      	movs	r2, #0
 8009612:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8009614:	4b16      	ldr	r3, [pc, #88]	@ (8009670 <MX_SPI3_Init+0x74>)
 8009616:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 800961a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800961c:	4b14      	ldr	r3, [pc, #80]	@ (8009670 <MX_SPI3_Init+0x74>)
 800961e:	2200      	movs	r2, #0
 8009620:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8009622:	4b13      	ldr	r3, [pc, #76]	@ (8009670 <MX_SPI3_Init+0x74>)
 8009624:	2201      	movs	r2, #1
 8009626:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8009628:	4b11      	ldr	r3, [pc, #68]	@ (8009670 <MX_SPI3_Init+0x74>)
 800962a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800962e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8009630:	4b0f      	ldr	r3, [pc, #60]	@ (8009670 <MX_SPI3_Init+0x74>)
 8009632:	2218      	movs	r2, #24
 8009634:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8009636:	4b0e      	ldr	r3, [pc, #56]	@ (8009670 <MX_SPI3_Init+0x74>)
 8009638:	2200      	movs	r2, #0
 800963a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800963c:	4b0c      	ldr	r3, [pc, #48]	@ (8009670 <MX_SPI3_Init+0x74>)
 800963e:	2200      	movs	r2, #0
 8009640:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009642:	4b0b      	ldr	r3, [pc, #44]	@ (8009670 <MX_SPI3_Init+0x74>)
 8009644:	2200      	movs	r2, #0
 8009646:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8009648:	4b09      	ldr	r3, [pc, #36]	@ (8009670 <MX_SPI3_Init+0x74>)
 800964a:	2207      	movs	r2, #7
 800964c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800964e:	4b08      	ldr	r3, [pc, #32]	@ (8009670 <MX_SPI3_Init+0x74>)
 8009650:	2200      	movs	r2, #0
 8009652:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8009654:	4b06      	ldr	r3, [pc, #24]	@ (8009670 <MX_SPI3_Init+0x74>)
 8009656:	2200      	movs	r2, #0
 8009658:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800965a:	4805      	ldr	r0, [pc, #20]	@ (8009670 <MX_SPI3_Init+0x74>)
 800965c:	f004 ffbc 	bl	800e5d8 <HAL_SPI_Init>
 8009660:	4603      	mov	r3, r0
 8009662:	2b00      	cmp	r3, #0
 8009664:	d001      	beq.n	800966a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8009666:	f7f8 fd5a 	bl	800211e <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800966a:	bf00      	nop
 800966c:	bd80      	pop	{r7, pc}
 800966e:	bf00      	nop
 8009670:	20000834 	.word	0x20000834
 8009674:	40003c00 	.word	0x40003c00

08009678 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8009678:	b580      	push	{r7, lr}
 800967a:	b08c      	sub	sp, #48	@ 0x30
 800967c:	af00      	add	r7, sp, #0
 800967e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009680:	f107 031c 	add.w	r3, r7, #28
 8009684:	2200      	movs	r2, #0
 8009686:	601a      	str	r2, [r3, #0]
 8009688:	605a      	str	r2, [r3, #4]
 800968a:	609a      	str	r2, [r3, #8]
 800968c:	60da      	str	r2, [r3, #12]
 800968e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	4a33      	ldr	r2, [pc, #204]	@ (8009764 <HAL_SPI_MspInit+0xec>)
 8009696:	4293      	cmp	r3, r2
 8009698:	d131      	bne.n	80096fe <HAL_SPI_MspInit+0x86>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800969a:	4b33      	ldr	r3, [pc, #204]	@ (8009768 <HAL_SPI_MspInit+0xf0>)
 800969c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800969e:	4a32      	ldr	r2, [pc, #200]	@ (8009768 <HAL_SPI_MspInit+0xf0>)
 80096a0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80096a4:	6613      	str	r3, [r2, #96]	@ 0x60
 80096a6:	4b30      	ldr	r3, [pc, #192]	@ (8009768 <HAL_SPI_MspInit+0xf0>)
 80096a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80096aa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80096ae:	61bb      	str	r3, [r7, #24]
 80096b0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80096b2:	4b2d      	ldr	r3, [pc, #180]	@ (8009768 <HAL_SPI_MspInit+0xf0>)
 80096b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096b6:	4a2c      	ldr	r2, [pc, #176]	@ (8009768 <HAL_SPI_MspInit+0xf0>)
 80096b8:	f043 0301 	orr.w	r3, r3, #1
 80096bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80096be:	4b2a      	ldr	r3, [pc, #168]	@ (8009768 <HAL_SPI_MspInit+0xf0>)
 80096c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096c2:	f003 0301 	and.w	r3, r3, #1
 80096c6:	617b      	str	r3, [r7, #20]
 80096c8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80096ca:	23e0      	movs	r3, #224	@ 0xe0
 80096cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80096ce:	2302      	movs	r3, #2
 80096d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80096d2:	2300      	movs	r3, #0
 80096d4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80096d6:	2300      	movs	r3, #0
 80096d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80096da:	2305      	movs	r3, #5
 80096dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80096de:	f107 031c 	add.w	r3, r7, #28
 80096e2:	4619      	mov	r1, r3
 80096e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80096e8:	f002 f89c 	bl	800b824 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80096ec:	2200      	movs	r2, #0
 80096ee:	2100      	movs	r1, #0
 80096f0:	2023      	movs	r0, #35	@ 0x23
 80096f2:	f001 f954 	bl	800a99e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80096f6:	2023      	movs	r0, #35	@ 0x23
 80096f8:	f001 f96b 	bl	800a9d2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80096fc:	e02d      	b.n	800975a <HAL_SPI_MspInit+0xe2>
  else if(spiHandle->Instance==SPI3)
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	4a1a      	ldr	r2, [pc, #104]	@ (800976c <HAL_SPI_MspInit+0xf4>)
 8009704:	4293      	cmp	r3, r2
 8009706:	d128      	bne.n	800975a <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8009708:	4b17      	ldr	r3, [pc, #92]	@ (8009768 <HAL_SPI_MspInit+0xf0>)
 800970a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800970c:	4a16      	ldr	r2, [pc, #88]	@ (8009768 <HAL_SPI_MspInit+0xf0>)
 800970e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009712:	6593      	str	r3, [r2, #88]	@ 0x58
 8009714:	4b14      	ldr	r3, [pc, #80]	@ (8009768 <HAL_SPI_MspInit+0xf0>)
 8009716:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009718:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800971c:	613b      	str	r3, [r7, #16]
 800971e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009720:	4b11      	ldr	r3, [pc, #68]	@ (8009768 <HAL_SPI_MspInit+0xf0>)
 8009722:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009724:	4a10      	ldr	r2, [pc, #64]	@ (8009768 <HAL_SPI_MspInit+0xf0>)
 8009726:	f043 0304 	orr.w	r3, r3, #4
 800972a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800972c:	4b0e      	ldr	r3, [pc, #56]	@ (8009768 <HAL_SPI_MspInit+0xf0>)
 800972e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009730:	f003 0304 	and.w	r3, r3, #4
 8009734:	60fb      	str	r3, [r7, #12]
 8009736:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8009738:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800973c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800973e:	2302      	movs	r3, #2
 8009740:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009742:	2300      	movs	r3, #0
 8009744:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009746:	2300      	movs	r3, #0
 8009748:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800974a:	2306      	movs	r3, #6
 800974c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800974e:	f107 031c 	add.w	r3, r7, #28
 8009752:	4619      	mov	r1, r3
 8009754:	4806      	ldr	r0, [pc, #24]	@ (8009770 <HAL_SPI_MspInit+0xf8>)
 8009756:	f002 f865 	bl	800b824 <HAL_GPIO_Init>
}
 800975a:	bf00      	nop
 800975c:	3730      	adds	r7, #48	@ 0x30
 800975e:	46bd      	mov	sp, r7
 8009760:	bd80      	pop	{r7, pc}
 8009762:	bf00      	nop
 8009764:	40013000 	.word	0x40013000
 8009768:	40021000 	.word	0x40021000
 800976c:	40003c00 	.word	0x40003c00
 8009770:	48000800 	.word	0x48000800

08009774 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8009774:	b580      	push	{r7, lr}
 8009776:	b082      	sub	sp, #8
 8009778:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800977a:	4b0f      	ldr	r3, [pc, #60]	@ (80097b8 <HAL_MspInit+0x44>)
 800977c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800977e:	4a0e      	ldr	r2, [pc, #56]	@ (80097b8 <HAL_MspInit+0x44>)
 8009780:	f043 0301 	orr.w	r3, r3, #1
 8009784:	6613      	str	r3, [r2, #96]	@ 0x60
 8009786:	4b0c      	ldr	r3, [pc, #48]	@ (80097b8 <HAL_MspInit+0x44>)
 8009788:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800978a:	f003 0301 	and.w	r3, r3, #1
 800978e:	607b      	str	r3, [r7, #4]
 8009790:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8009792:	4b09      	ldr	r3, [pc, #36]	@ (80097b8 <HAL_MspInit+0x44>)
 8009794:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009796:	4a08      	ldr	r2, [pc, #32]	@ (80097b8 <HAL_MspInit+0x44>)
 8009798:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800979c:	6593      	str	r3, [r2, #88]	@ 0x58
 800979e:	4b06      	ldr	r3, [pc, #24]	@ (80097b8 <HAL_MspInit+0x44>)
 80097a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80097a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80097a6:	603b      	str	r3, [r7, #0]
 80097a8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80097aa:	f003 ff89 	bl	800d6c0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80097ae:	bf00      	nop
 80097b0:	3708      	adds	r7, #8
 80097b2:	46bd      	mov	sp, r7
 80097b4:	bd80      	pop	{r7, pc}
 80097b6:	bf00      	nop
 80097b8:	40021000 	.word	0x40021000

080097bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80097bc:	b480      	push	{r7}
 80097be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80097c0:	bf00      	nop
 80097c2:	e7fd      	b.n	80097c0 <NMI_Handler+0x4>

080097c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80097c4:	b480      	push	{r7}
 80097c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80097c8:	bf00      	nop
 80097ca:	e7fd      	b.n	80097c8 <HardFault_Handler+0x4>

080097cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80097cc:	b480      	push	{r7}
 80097ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80097d0:	bf00      	nop
 80097d2:	e7fd      	b.n	80097d0 <MemManage_Handler+0x4>

080097d4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80097d4:	b480      	push	{r7}
 80097d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80097d8:	bf00      	nop
 80097da:	e7fd      	b.n	80097d8 <BusFault_Handler+0x4>

080097dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80097dc:	b480      	push	{r7}
 80097de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80097e0:	bf00      	nop
 80097e2:	e7fd      	b.n	80097e0 <UsageFault_Handler+0x4>

080097e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80097e4:	b480      	push	{r7}
 80097e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80097e8:	bf00      	nop
 80097ea:	46bd      	mov	sp, r7
 80097ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f0:	4770      	bx	lr

080097f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80097f2:	b480      	push	{r7}
 80097f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80097f6:	bf00      	nop
 80097f8:	46bd      	mov	sp, r7
 80097fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fe:	4770      	bx	lr

08009800 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8009800:	b480      	push	{r7}
 8009802:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8009804:	bf00      	nop
 8009806:	46bd      	mov	sp, r7
 8009808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980c:	4770      	bx	lr

0800980e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800980e:	b580      	push	{r7, lr}
 8009810:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8009812:	f000 ffa9 	bl	800a768 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8009816:	bf00      	nop
 8009818:	bd80      	pop	{r7, pc}
	...

0800981c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800981c:	b580      	push	{r7, lr}
 800981e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c4_rx);
 8009820:	4802      	ldr	r0, [pc, #8]	@ (800982c <DMA1_Channel1_IRQHandler+0x10>)
 8009822:	f001 fa59 	bl	800acd8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8009826:	bf00      	nop
 8009828:	bd80      	pop	{r7, pc}
 800982a:	bf00      	nop
 800982c:	20000374 	.word	0x20000374

08009830 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8009830:	b580      	push	{r7, lr}
 8009832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c4_tx);
 8009834:	4802      	ldr	r0, [pc, #8]	@ (8009840 <DMA1_Channel2_IRQHandler+0x10>)
 8009836:	f001 fa4f 	bl	800acd8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800983a:	bf00      	nop
 800983c:	bd80      	pop	{r7, pc}
 800983e:	bf00      	nop
 8009840:	200003d4 	.word	0x200003d4

08009844 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8009844:	b580      	push	{r7, lr}
 8009846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8009848:	4802      	ldr	r0, [pc, #8]	@ (8009854 <SPI1_IRQHandler+0x10>)
 800984a:	f005 fb07 	bl	800ee5c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800984e:	bf00      	nop
 8009850:	bd80      	pop	{r7, pc}
 8009852:	bf00      	nop
 8009854:	200007d0 	.word	0x200007d0

08009858 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8009858:	b580      	push	{r7, lr}
 800985a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800985c:	4802      	ldr	r0, [pc, #8]	@ (8009868 <USART2_IRQHandler+0x10>)
 800985e:	f005 ffb5 	bl	800f7cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8009862:	bf00      	nop
 8009864:	bd80      	pop	{r7, pc}
 8009866:	bf00      	nop
 8009868:	200008e8 	.word	0x200008e8

0800986c <I2C4_EV_IRQHandler>:

/**
  * @brief This function handles I2C4 event interrupt / I2C4 wake-up interrupt through EXTI line 42.
  */
void I2C4_EV_IRQHandler(void)
{
 800986c:	b580      	push	{r7, lr}
 800986e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C4_EV_IRQn 0 */

  /* USER CODE END I2C4_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c4);
 8009870:	4802      	ldr	r0, [pc, #8]	@ (800987c <I2C4_EV_IRQHandler+0x10>)
 8009872:	f002 fd41 	bl	800c2f8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C4_EV_IRQn 1 */

  /* USER CODE END I2C4_EV_IRQn 1 */
}
 8009876:	bf00      	nop
 8009878:	bd80      	pop	{r7, pc}
 800987a:	bf00      	nop
 800987c:	20000320 	.word	0x20000320

08009880 <I2C4_ER_IRQHandler>:

/**
  * @brief This function handles I2C4 error interrupt.
  */
void I2C4_ER_IRQHandler(void)
{
 8009880:	b580      	push	{r7, lr}
 8009882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C4_ER_IRQn 0 */

  /* USER CODE END I2C4_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c4);
 8009884:	4802      	ldr	r0, [pc, #8]	@ (8009890 <I2C4_ER_IRQHandler+0x10>)
 8009886:	f002 fd51 	bl	800c32c <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C4_ER_IRQn 1 */

  /* USER CODE END I2C4_ER_IRQn 1 */
}
 800988a:	bf00      	nop
 800988c:	bd80      	pop	{r7, pc}
 800988e:	bf00      	nop
 8009890:	20000320 	.word	0x20000320

08009894 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8009894:	b480      	push	{r7}
 8009896:	af00      	add	r7, sp, #0
  return 1;
 8009898:	2301      	movs	r3, #1
}
 800989a:	4618      	mov	r0, r3
 800989c:	46bd      	mov	sp, r7
 800989e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a2:	4770      	bx	lr

080098a4 <_kill>:

int _kill(int pid, int sig)
{
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b082      	sub	sp, #8
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]
 80098ac:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80098ae:	f00b f981 	bl	8014bb4 <__errno>
 80098b2:	4603      	mov	r3, r0
 80098b4:	2216      	movs	r2, #22
 80098b6:	601a      	str	r2, [r3, #0]
  return -1;
 80098b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80098bc:	4618      	mov	r0, r3
 80098be:	3708      	adds	r7, #8
 80098c0:	46bd      	mov	sp, r7
 80098c2:	bd80      	pop	{r7, pc}

080098c4 <_exit>:

void _exit (int status)
{
 80098c4:	b580      	push	{r7, lr}
 80098c6:	b082      	sub	sp, #8
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80098cc:	f04f 31ff 	mov.w	r1, #4294967295
 80098d0:	6878      	ldr	r0, [r7, #4]
 80098d2:	f7ff ffe7 	bl	80098a4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80098d6:	bf00      	nop
 80098d8:	e7fd      	b.n	80098d6 <_exit+0x12>

080098da <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80098da:	b580      	push	{r7, lr}
 80098dc:	b086      	sub	sp, #24
 80098de:	af00      	add	r7, sp, #0
 80098e0:	60f8      	str	r0, [r7, #12]
 80098e2:	60b9      	str	r1, [r7, #8]
 80098e4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80098e6:	2300      	movs	r3, #0
 80098e8:	617b      	str	r3, [r7, #20]
 80098ea:	e00a      	b.n	8009902 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80098ec:	f3af 8000 	nop.w
 80098f0:	4601      	mov	r1, r0
 80098f2:	68bb      	ldr	r3, [r7, #8]
 80098f4:	1c5a      	adds	r2, r3, #1
 80098f6:	60ba      	str	r2, [r7, #8]
 80098f8:	b2ca      	uxtb	r2, r1
 80098fa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80098fc:	697b      	ldr	r3, [r7, #20]
 80098fe:	3301      	adds	r3, #1
 8009900:	617b      	str	r3, [r7, #20]
 8009902:	697a      	ldr	r2, [r7, #20]
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	429a      	cmp	r2, r3
 8009908:	dbf0      	blt.n	80098ec <_read+0x12>
  }

  return len;
 800990a:	687b      	ldr	r3, [r7, #4]
}
 800990c:	4618      	mov	r0, r3
 800990e:	3718      	adds	r7, #24
 8009910:	46bd      	mov	sp, r7
 8009912:	bd80      	pop	{r7, pc}

08009914 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8009914:	b580      	push	{r7, lr}
 8009916:	b086      	sub	sp, #24
 8009918:	af00      	add	r7, sp, #0
 800991a:	60f8      	str	r0, [r7, #12]
 800991c:	60b9      	str	r1, [r7, #8]
 800991e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009920:	2300      	movs	r3, #0
 8009922:	617b      	str	r3, [r7, #20]
 8009924:	e009      	b.n	800993a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8009926:	68bb      	ldr	r3, [r7, #8]
 8009928:	1c5a      	adds	r2, r3, #1
 800992a:	60ba      	str	r2, [r7, #8]
 800992c:	781b      	ldrb	r3, [r3, #0]
 800992e:	4618      	mov	r0, r3
 8009930:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009934:	697b      	ldr	r3, [r7, #20]
 8009936:	3301      	adds	r3, #1
 8009938:	617b      	str	r3, [r7, #20]
 800993a:	697a      	ldr	r2, [r7, #20]
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	429a      	cmp	r2, r3
 8009940:	dbf1      	blt.n	8009926 <_write+0x12>
  }
  return len;
 8009942:	687b      	ldr	r3, [r7, #4]
}
 8009944:	4618      	mov	r0, r3
 8009946:	3718      	adds	r7, #24
 8009948:	46bd      	mov	sp, r7
 800994a:	bd80      	pop	{r7, pc}

0800994c <_close>:

int _close(int file)
{
 800994c:	b480      	push	{r7}
 800994e:	b083      	sub	sp, #12
 8009950:	af00      	add	r7, sp, #0
 8009952:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8009954:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009958:	4618      	mov	r0, r3
 800995a:	370c      	adds	r7, #12
 800995c:	46bd      	mov	sp, r7
 800995e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009962:	4770      	bx	lr

08009964 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8009964:	b480      	push	{r7}
 8009966:	b083      	sub	sp, #12
 8009968:	af00      	add	r7, sp, #0
 800996a:	6078      	str	r0, [r7, #4]
 800996c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800996e:	683b      	ldr	r3, [r7, #0]
 8009970:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8009974:	605a      	str	r2, [r3, #4]
  return 0;
 8009976:	2300      	movs	r3, #0
}
 8009978:	4618      	mov	r0, r3
 800997a:	370c      	adds	r7, #12
 800997c:	46bd      	mov	sp, r7
 800997e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009982:	4770      	bx	lr

08009984 <_isatty>:

int _isatty(int file)
{
 8009984:	b480      	push	{r7}
 8009986:	b083      	sub	sp, #12
 8009988:	af00      	add	r7, sp, #0
 800998a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800998c:	2301      	movs	r3, #1
}
 800998e:	4618      	mov	r0, r3
 8009990:	370c      	adds	r7, #12
 8009992:	46bd      	mov	sp, r7
 8009994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009998:	4770      	bx	lr

0800999a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800999a:	b480      	push	{r7}
 800999c:	b085      	sub	sp, #20
 800999e:	af00      	add	r7, sp, #0
 80099a0:	60f8      	str	r0, [r7, #12]
 80099a2:	60b9      	str	r1, [r7, #8]
 80099a4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80099a6:	2300      	movs	r3, #0
}
 80099a8:	4618      	mov	r0, r3
 80099aa:	3714      	adds	r7, #20
 80099ac:	46bd      	mov	sp, r7
 80099ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b2:	4770      	bx	lr

080099b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80099b4:	b580      	push	{r7, lr}
 80099b6:	b086      	sub	sp, #24
 80099b8:	af00      	add	r7, sp, #0
 80099ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80099bc:	4a14      	ldr	r2, [pc, #80]	@ (8009a10 <_sbrk+0x5c>)
 80099be:	4b15      	ldr	r3, [pc, #84]	@ (8009a14 <_sbrk+0x60>)
 80099c0:	1ad3      	subs	r3, r2, r3
 80099c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80099c4:	697b      	ldr	r3, [r7, #20]
 80099c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80099c8:	4b13      	ldr	r3, [pc, #76]	@ (8009a18 <_sbrk+0x64>)
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d102      	bne.n	80099d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80099d0:	4b11      	ldr	r3, [pc, #68]	@ (8009a18 <_sbrk+0x64>)
 80099d2:	4a12      	ldr	r2, [pc, #72]	@ (8009a1c <_sbrk+0x68>)
 80099d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80099d6:	4b10      	ldr	r3, [pc, #64]	@ (8009a18 <_sbrk+0x64>)
 80099d8:	681a      	ldr	r2, [r3, #0]
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	4413      	add	r3, r2
 80099de:	693a      	ldr	r2, [r7, #16]
 80099e0:	429a      	cmp	r2, r3
 80099e2:	d207      	bcs.n	80099f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80099e4:	f00b f8e6 	bl	8014bb4 <__errno>
 80099e8:	4603      	mov	r3, r0
 80099ea:	220c      	movs	r2, #12
 80099ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80099ee:	f04f 33ff 	mov.w	r3, #4294967295
 80099f2:	e009      	b.n	8009a08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80099f4:	4b08      	ldr	r3, [pc, #32]	@ (8009a18 <_sbrk+0x64>)
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80099fa:	4b07      	ldr	r3, [pc, #28]	@ (8009a18 <_sbrk+0x64>)
 80099fc:	681a      	ldr	r2, [r3, #0]
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	4413      	add	r3, r2
 8009a02:	4a05      	ldr	r2, [pc, #20]	@ (8009a18 <_sbrk+0x64>)
 8009a04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8009a06:	68fb      	ldr	r3, [r7, #12]
}
 8009a08:	4618      	mov	r0, r3
 8009a0a:	3718      	adds	r7, #24
 8009a0c:	46bd      	mov	sp, r7
 8009a0e:	bd80      	pop	{r7, pc}
 8009a10:	20020000 	.word	0x20020000
 8009a14:	00000400 	.word	0x00000400
 8009a18:	20000898 	.word	0x20000898
 8009a1c:	20000b18 	.word	0x20000b18

08009a20 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8009a20:	b480      	push	{r7}
 8009a22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8009a24:	4b06      	ldr	r3, [pc, #24]	@ (8009a40 <SystemInit+0x20>)
 8009a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a2a:	4a05      	ldr	r2, [pc, #20]	@ (8009a40 <SystemInit+0x20>)
 8009a2c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009a30:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8009a34:	bf00      	nop
 8009a36:	46bd      	mov	sp, r7
 8009a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a3c:	4770      	bx	lr
 8009a3e:	bf00      	nop
 8009a40:	e000ed00 	.word	0xe000ed00

08009a44 <MX_TIM8_Init>:

TIM_HandleTypeDef htim8;

/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8009a44:	b580      	push	{r7, lr}
 8009a46:	b08c      	sub	sp, #48	@ 0x30
 8009a48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8009a4a:	f107 030c 	add.w	r3, r7, #12
 8009a4e:	2224      	movs	r2, #36	@ 0x24
 8009a50:	2100      	movs	r1, #0
 8009a52:	4618      	mov	r0, r3
 8009a54:	f00a fff5 	bl	8014a42 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009a58:	463b      	mov	r3, r7
 8009a5a:	2200      	movs	r2, #0
 8009a5c:	601a      	str	r2, [r3, #0]
 8009a5e:	605a      	str	r2, [r3, #4]
 8009a60:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8009a62:	4b23      	ldr	r3, [pc, #140]	@ (8009af0 <MX_TIM8_Init+0xac>)
 8009a64:	4a23      	ldr	r2, [pc, #140]	@ (8009af4 <MX_TIM8_Init+0xb0>)
 8009a66:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8009a68:	4b21      	ldr	r3, [pc, #132]	@ (8009af0 <MX_TIM8_Init+0xac>)
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009a6e:	4b20      	ldr	r3, [pc, #128]	@ (8009af0 <MX_TIM8_Init+0xac>)
 8009a70:	2200      	movs	r2, #0
 8009a72:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8009a74:	4b1e      	ldr	r3, [pc, #120]	@ (8009af0 <MX_TIM8_Init+0xac>)
 8009a76:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009a7a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009a7c:	4b1c      	ldr	r3, [pc, #112]	@ (8009af0 <MX_TIM8_Init+0xac>)
 8009a7e:	2200      	movs	r2, #0
 8009a80:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8009a82:	4b1b      	ldr	r3, [pc, #108]	@ (8009af0 <MX_TIM8_Init+0xac>)
 8009a84:	2200      	movs	r2, #0
 8009a86:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009a88:	4b19      	ldr	r3, [pc, #100]	@ (8009af0 <MX_TIM8_Init+0xac>)
 8009a8a:	2200      	movs	r2, #0
 8009a8c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8009a8e:	2301      	movs	r3, #1
 8009a90:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8009a92:	2300      	movs	r3, #0
 8009a94:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8009a96:	2301      	movs	r3, #1
 8009a98:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8009a9a:	2300      	movs	r3, #0
 8009a9c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8009aa6:	2301      	movs	r3, #1
 8009aa8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8009aaa:	2300      	movs	r3, #0
 8009aac:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8009aae:	2300      	movs	r3, #0
 8009ab0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8009ab2:	f107 030c 	add.w	r3, r7, #12
 8009ab6:	4619      	mov	r1, r3
 8009ab8:	480d      	ldr	r0, [pc, #52]	@ (8009af0 <MX_TIM8_Init+0xac>)
 8009aba:	f005 fc47 	bl	800f34c <HAL_TIM_Encoder_Init>
 8009abe:	4603      	mov	r3, r0
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d001      	beq.n	8009ac8 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8009ac4:	f7f8 fb2b 	bl	800211e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009ac8:	2300      	movs	r3, #0
 8009aca:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8009acc:	2300      	movs	r3, #0
 8009ace:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009ad0:	2300      	movs	r3, #0
 8009ad2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8009ad4:	463b      	mov	r3, r7
 8009ad6:	4619      	mov	r1, r3
 8009ad8:	4805      	ldr	r0, [pc, #20]	@ (8009af0 <MX_TIM8_Init+0xac>)
 8009ada:	f005 fd91 	bl	800f600 <HAL_TIMEx_MasterConfigSynchronization>
 8009ade:	4603      	mov	r3, r0
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d001      	beq.n	8009ae8 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8009ae4:	f7f8 fb1b 	bl	800211e <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8009ae8:	bf00      	nop
 8009aea:	3730      	adds	r7, #48	@ 0x30
 8009aec:	46bd      	mov	sp, r7
 8009aee:	bd80      	pop	{r7, pc}
 8009af0:	2000089c 	.word	0x2000089c
 8009af4:	40013400 	.word	0x40013400

08009af8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8009af8:	b580      	push	{r7, lr}
 8009afa:	b08a      	sub	sp, #40	@ 0x28
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009b00:	f107 0314 	add.w	r3, r7, #20
 8009b04:	2200      	movs	r2, #0
 8009b06:	601a      	str	r2, [r3, #0]
 8009b08:	605a      	str	r2, [r3, #4]
 8009b0a:	609a      	str	r2, [r3, #8]
 8009b0c:	60da      	str	r2, [r3, #12]
 8009b0e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM8)
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	4a25      	ldr	r2, [pc, #148]	@ (8009bac <HAL_TIM_Encoder_MspInit+0xb4>)
 8009b16:	4293      	cmp	r3, r2
 8009b18:	d143      	bne.n	8009ba2 <HAL_TIM_Encoder_MspInit+0xaa>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8009b1a:	4b25      	ldr	r3, [pc, #148]	@ (8009bb0 <HAL_TIM_Encoder_MspInit+0xb8>)
 8009b1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b1e:	4a24      	ldr	r2, [pc, #144]	@ (8009bb0 <HAL_TIM_Encoder_MspInit+0xb8>)
 8009b20:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8009b24:	6613      	str	r3, [r2, #96]	@ 0x60
 8009b26:	4b22      	ldr	r3, [pc, #136]	@ (8009bb0 <HAL_TIM_Encoder_MspInit+0xb8>)
 8009b28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b2a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009b2e:	613b      	str	r3, [r7, #16]
 8009b30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009b32:	4b1f      	ldr	r3, [pc, #124]	@ (8009bb0 <HAL_TIM_Encoder_MspInit+0xb8>)
 8009b34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b36:	4a1e      	ldr	r2, [pc, #120]	@ (8009bb0 <HAL_TIM_Encoder_MspInit+0xb8>)
 8009b38:	f043 0304 	orr.w	r3, r3, #4
 8009b3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009b3e:	4b1c      	ldr	r3, [pc, #112]	@ (8009bb0 <HAL_TIM_Encoder_MspInit+0xb8>)
 8009b40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b42:	f003 0304 	and.w	r3, r3, #4
 8009b46:	60fb      	str	r3, [r7, #12]
 8009b48:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009b4a:	4b19      	ldr	r3, [pc, #100]	@ (8009bb0 <HAL_TIM_Encoder_MspInit+0xb8>)
 8009b4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b4e:	4a18      	ldr	r2, [pc, #96]	@ (8009bb0 <HAL_TIM_Encoder_MspInit+0xb8>)
 8009b50:	f043 0302 	orr.w	r3, r3, #2
 8009b54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009b56:	4b16      	ldr	r3, [pc, #88]	@ (8009bb0 <HAL_TIM_Encoder_MspInit+0xb8>)
 8009b58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b5a:	f003 0302 	and.w	r3, r3, #2
 8009b5e:	60bb      	str	r3, [r7, #8]
 8009b60:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration
    PC7     ------> TIM8_CH2
    PB6     ------> TIM8_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8009b62:	2380      	movs	r3, #128	@ 0x80
 8009b64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009b66:	2302      	movs	r3, #2
 8009b68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009b6e:	2300      	movs	r3, #0
 8009b70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8009b72:	2304      	movs	r3, #4
 8009b74:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009b76:	f107 0314 	add.w	r3, r7, #20
 8009b7a:	4619      	mov	r1, r3
 8009b7c:	480d      	ldr	r0, [pc, #52]	@ (8009bb4 <HAL_TIM_Encoder_MspInit+0xbc>)
 8009b7e:	f001 fe51 	bl	800b824 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8009b82:	2340      	movs	r3, #64	@ 0x40
 8009b84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009b86:	2302      	movs	r3, #2
 8009b88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009b8e:	2300      	movs	r3, #0
 8009b90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM8;
 8009b92:	2305      	movs	r3, #5
 8009b94:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009b96:	f107 0314 	add.w	r3, r7, #20
 8009b9a:	4619      	mov	r1, r3
 8009b9c:	4806      	ldr	r0, [pc, #24]	@ (8009bb8 <HAL_TIM_Encoder_MspInit+0xc0>)
 8009b9e:	f001 fe41 	bl	800b824 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8009ba2:	bf00      	nop
 8009ba4:	3728      	adds	r7, #40	@ 0x28
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	bd80      	pop	{r7, pc}
 8009baa:	bf00      	nop
 8009bac:	40013400 	.word	0x40013400
 8009bb0:	40021000 	.word	0x40021000
 8009bb4:	48000800 	.word	0x48000800
 8009bb8:	48000400 	.word	0x48000400

08009bbc <tmc5160_position>:
#endif

extern motor_config mc;

void tmc5160_position(int32_t position)
{
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	b084      	sub	sp, #16
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	6078      	str	r0, [r7, #4]
	uint8_t WData[5] = {0};
 8009bc4:	2300      	movs	r3, #0
 8009bc6:	60bb      	str	r3, [r7, #8]
 8009bc8:	2300      	movs	r3, #0
 8009bca:	733b      	strb	r3, [r7, #12]

	WData[0] = 0xA0; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x00; //SPI send: 0xA000000000; // RAMPMODE = 1 (position move)
 8009bcc:	23a0      	movs	r3, #160	@ 0xa0
 8009bce:	723b      	strb	r3, [r7, #8]
 8009bd0:	2300      	movs	r3, #0
 8009bd2:	727b      	strb	r3, [r7, #9]
 8009bd4:	2300      	movs	r3, #0
 8009bd6:	72bb      	strb	r3, [r7, #10]
 8009bd8:	2300      	movs	r3, #0
 8009bda:	72fb      	strb	r3, [r7, #11]
 8009bdc:	2300      	movs	r3, #0
 8009bde:	733b      	strb	r3, [r7, #12]
	  tmc5160_write(WData);
 8009be0:	f107 0308 	add.w	r3, r7, #8
 8009be4:	4618      	mov	r0, r3
 8009be6:	f000 f96f 	bl	8009ec8 <tmc5160_write>

	WData[0] = 0xAD; //moving register
 8009bea:	23ad      	movs	r3, #173	@ 0xad
 8009bec:	723b      	strb	r3, [r7, #8]
	WData[1] = (position & 0xFF000000) >> 24; //position in steps
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	0e1b      	lsrs	r3, r3, #24
 8009bf2:	b2db      	uxtb	r3, r3
 8009bf4:	727b      	strb	r3, [r7, #9]
	WData[2] = (position & 0x00FF0000) >> 16;
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	141b      	asrs	r3, r3, #16
 8009bfa:	b2db      	uxtb	r3, r3
 8009bfc:	72bb      	strb	r3, [r7, #10]
	WData[3] = (position & 0x0000FF00) >> 8;
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	121b      	asrs	r3, r3, #8
 8009c02:	b2db      	uxtb	r3, r3
 8009c04:	72fb      	strb	r3, [r7, #11]
	WData[4] = (position & 0x000000FF);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	b2db      	uxtb	r3, r3
 8009c0a:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009c0c:	f107 0308 	add.w	r3, r7, #8
 8009c10:	4618      	mov	r0, r3
 8009c12:	f000 f959 	bl	8009ec8 <tmc5160_write>
}
 8009c16:	bf00      	nop
 8009c18:	3710      	adds	r7, #16
 8009c1a:	46bd      	mov	sp, r7
 8009c1c:	bd80      	pop	{r7, pc}
	...

08009c20 <tmc5160_move>:

void tmc5160_move(int32_t vel)
{
 8009c20:	b580      	push	{r7, lr}
 8009c22:	b086      	sub	sp, #24
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	6078      	str	r0, [r7, #4]

	int32_t vel_to_go;
	vel_to_go = (int32_t)(vel*1.3981013); //1.3981.. is the time ratio according to "Microstep velocity time reference t for velocities: TSTEP = fCLK / fSTEP" see ref on p. 81 of datasheet
 8009c28:	6878      	ldr	r0, [r7, #4]
 8009c2a:	f7f6 fca3 	bl	8000574 <__aeabi_i2d>
 8009c2e:	a33c      	add	r3, pc, #240	@ (adr r3, 8009d20 <tmc5160_move+0x100>)
 8009c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c34:	f7f6 fd08 	bl	8000648 <__aeabi_dmul>
 8009c38:	4602      	mov	r2, r0
 8009c3a:	460b      	mov	r3, r1
 8009c3c:	4610      	mov	r0, r2
 8009c3e:	4619      	mov	r1, r3
 8009c40:	f7f6 ffb2 	bl	8000ba8 <__aeabi_d2iz>
 8009c44:	4603      	mov	r3, r0
 8009c46:	617b      	str	r3, [r7, #20]

	uint8_t WData[5] = {0};
 8009c48:	2300      	movs	r3, #0
 8009c4a:	60bb      	str	r3, [r7, #8]
 8009c4c:	2300      	movs	r3, #0
 8009c4e:	733b      	strb	r3, [r7, #12]
	if (vel_to_go < 0) //select positive or negative mode depending on vel sign
 8009c50:	697b      	ldr	r3, [r7, #20]
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	da0f      	bge.n	8009c76 <tmc5160_move+0x56>
	{
		  WData[0] = 0xA0; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x02; //SPI send: 0xA000000001; // RAMPMODE = 1 (positive velocity move)
 8009c56:	23a0      	movs	r3, #160	@ 0xa0
 8009c58:	723b      	strb	r3, [r7, #8]
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	727b      	strb	r3, [r7, #9]
 8009c5e:	2300      	movs	r3, #0
 8009c60:	72bb      	strb	r3, [r7, #10]
 8009c62:	2300      	movs	r3, #0
 8009c64:	72fb      	strb	r3, [r7, #11]
 8009c66:	2302      	movs	r3, #2
 8009c68:	733b      	strb	r3, [r7, #12]
		  tmc5160_write(WData);
 8009c6a:	f107 0308 	add.w	r3, r7, #8
 8009c6e:	4618      	mov	r0, r3
 8009c70:	f000 f92a 	bl	8009ec8 <tmc5160_write>
 8009c74:	e00e      	b.n	8009c94 <tmc5160_move+0x74>
	}
	else
	{
		  WData[0] = 0xA0; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x01; //SPI send: 0xA000000001; // RAMPMODE = 2 (negative velocity move)
 8009c76:	23a0      	movs	r3, #160	@ 0xa0
 8009c78:	723b      	strb	r3, [r7, #8]
 8009c7a:	2300      	movs	r3, #0
 8009c7c:	727b      	strb	r3, [r7, #9]
 8009c7e:	2300      	movs	r3, #0
 8009c80:	72bb      	strb	r3, [r7, #10]
 8009c82:	2300      	movs	r3, #0
 8009c84:	72fb      	strb	r3, [r7, #11]
 8009c86:	2301      	movs	r3, #1
 8009c88:	733b      	strb	r3, [r7, #12]
		  tmc5160_write(WData);
 8009c8a:	f107 0308 	add.w	r3, r7, #8
 8009c8e:	4618      	mov	r0, r3
 8009c90:	f000 f91a 	bl	8009ec8 <tmc5160_write>
	}
	vel_to_go = abs(vel_to_go);
 8009c94:	697b      	ldr	r3, [r7, #20]
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	bfb8      	it	lt
 8009c9a:	425b      	neglt	r3, r3
 8009c9c:	617b      	str	r3, [r7, #20]

	int32_t v1;
	v1 = (int32_t)(vel_to_go*0.1);
 8009c9e:	6978      	ldr	r0, [r7, #20]
 8009ca0:	f7f6 fc68 	bl	8000574 <__aeabi_i2d>
 8009ca4:	a320      	add	r3, pc, #128	@ (adr r3, 8009d28 <tmc5160_move+0x108>)
 8009ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009caa:	f7f6 fccd 	bl	8000648 <__aeabi_dmul>
 8009cae:	4602      	mov	r2, r0
 8009cb0:	460b      	mov	r3, r1
 8009cb2:	4610      	mov	r0, r2
 8009cb4:	4619      	mov	r1, r3
 8009cb6:	f7f6 ff77 	bl	8000ba8 <__aeabi_d2iz>
 8009cba:	4603      	mov	r3, r0
 8009cbc:	613b      	str	r3, [r7, #16]


	//Acceleration threshold velocity V1
	WData[0] = 0xA5; //V1 speed register
 8009cbe:	23a5      	movs	r3, #165	@ 0xa5
 8009cc0:	723b      	strb	r3, [r7, #8]
	WData[1] = (v1 & 0xFF000000) >> 24;
 8009cc2:	693b      	ldr	r3, [r7, #16]
 8009cc4:	0e1b      	lsrs	r3, r3, #24
 8009cc6:	b2db      	uxtb	r3, r3
 8009cc8:	727b      	strb	r3, [r7, #9]
	WData[2] = (v1 & 0x00FF0000) >> 16;
 8009cca:	693b      	ldr	r3, [r7, #16]
 8009ccc:	141b      	asrs	r3, r3, #16
 8009cce:	b2db      	uxtb	r3, r3
 8009cd0:	72bb      	strb	r3, [r7, #10]
	WData[3] = (v1 & 0x0000FF00) >> 8;
 8009cd2:	693b      	ldr	r3, [r7, #16]
 8009cd4:	121b      	asrs	r3, r3, #8
 8009cd6:	b2db      	uxtb	r3, r3
 8009cd8:	72fb      	strb	r3, [r7, #11]
	WData[4] = (v1 & 0x000000FF);
 8009cda:	693b      	ldr	r3, [r7, #16]
 8009cdc:	b2db      	uxtb	r3, r3
 8009cde:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009ce0:	f107 0308 	add.w	r3, r7, #8
 8009ce4:	4618      	mov	r0, r3
 8009ce6:	f000 f8ef 	bl	8009ec8 <tmc5160_write>

	//sending VMAX
	WData[0] = 0xA7; //VMAX speed register
 8009cea:	23a7      	movs	r3, #167	@ 0xa7
 8009cec:	723b      	strb	r3, [r7, #8]
	WData[1] = (vel_to_go & 0xFF000000) >> 24;
 8009cee:	697b      	ldr	r3, [r7, #20]
 8009cf0:	0e1b      	lsrs	r3, r3, #24
 8009cf2:	b2db      	uxtb	r3, r3
 8009cf4:	727b      	strb	r3, [r7, #9]
	WData[2] = (vel_to_go & 0x00FF0000) >> 16;
 8009cf6:	697b      	ldr	r3, [r7, #20]
 8009cf8:	141b      	asrs	r3, r3, #16
 8009cfa:	b2db      	uxtb	r3, r3
 8009cfc:	72bb      	strb	r3, [r7, #10]
	WData[3] = (vel_to_go & 0x0000FF00) >> 8;
 8009cfe:	697b      	ldr	r3, [r7, #20]
 8009d00:	121b      	asrs	r3, r3, #8
 8009d02:	b2db      	uxtb	r3, r3
 8009d04:	72fb      	strb	r3, [r7, #11]
	WData[4] = (vel_to_go & 0x000000FF);
 8009d06:	697b      	ldr	r3, [r7, #20]
 8009d08:	b2db      	uxtb	r3, r3
 8009d0a:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009d0c:	f107 0308 	add.w	r3, r7, #8
 8009d10:	4618      	mov	r0, r3
 8009d12:	f000 f8d9 	bl	8009ec8 <tmc5160_write>
}
 8009d16:	bf00      	nop
 8009d18:	3718      	adds	r7, #24
 8009d1a:	46bd      	mov	sp, r7
 8009d1c:	bd80      	pop	{r7, pc}
 8009d1e:	bf00      	nop
 8009d20:	77ffebde 	.word	0x77ffebde
 8009d24:	3ff65e9f 	.word	0x3ff65e9f
 8009d28:	9999999a 	.word	0x9999999a
 8009d2c:	3fb99999 	.word	0x3fb99999

08009d30 <tmc5160_set_default_vel>:

void tmc5160_set_default_vel()
{
 8009d30:	b580      	push	{r7, lr}
 8009d32:	b082      	sub	sp, #8
 8009d34:	af00      	add	r7, sp, #0
	uint8_t WData[5] = {0};
 8009d36:	2300      	movs	r3, #0
 8009d38:	603b      	str	r3, [r7, #0]
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	713b      	strb	r3, [r7, #4]

	tmc5160_velocity(DEFAULT_VELOCITY_IN_STEPS); //initial vel config
 8009d3e:	f644 6020 	movw	r0, #20000	@ 0x4e20
 8009d42:	f000 f859 	bl	8009df8 <tmc5160_velocity>

	WData[0] = 0xA3; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x0A; // Start acceleration = 10 (Near start)
 8009d46:	23a3      	movs	r3, #163	@ 0xa3
 8009d48:	703b      	strb	r3, [r7, #0]
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	707b      	strb	r3, [r7, #1]
 8009d4e:	2300      	movs	r3, #0
 8009d50:	70bb      	strb	r3, [r7, #2]
 8009d52:	2300      	movs	r3, #0
 8009d54:	70fb      	strb	r3, [r7, #3]
 8009d56:	230a      	movs	r3, #10
 8009d58:	713b      	strb	r3, [r7, #4]
	tmc5160_write(WData);
 8009d5a:	463b      	mov	r3, r7
 8009d5c:	4618      	mov	r0, r3
 8009d5e:	f000 f8b3 	bl	8009ec8 <tmc5160_write>

	WData[0] = 0xA4; WData[1] = 0x00; WData[2] = 0x03; WData[3] = 0x0f; WData[4] = 0xff; // A1 = 10 000 First acceleration
 8009d62:	23a4      	movs	r3, #164	@ 0xa4
 8009d64:	703b      	strb	r3, [r7, #0]
 8009d66:	2300      	movs	r3, #0
 8009d68:	707b      	strb	r3, [r7, #1]
 8009d6a:	2303      	movs	r3, #3
 8009d6c:	70bb      	strb	r3, [r7, #2]
 8009d6e:	230f      	movs	r3, #15
 8009d70:	70fb      	strb	r3, [r7, #3]
 8009d72:	23ff      	movs	r3, #255	@ 0xff
 8009d74:	713b      	strb	r3, [r7, #4]
	tmc5160_write(WData);
 8009d76:	463b      	mov	r3, r7
 8009d78:	4618      	mov	r0, r3
 8009d7a:	f000 f8a5 	bl	8009ec8 <tmc5160_write>

	WData[0] = 0xA6; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x0f; WData[4] = 0xff; // AMAX = 5 000 Acceleration above V1
 8009d7e:	23a6      	movs	r3, #166	@ 0xa6
 8009d80:	703b      	strb	r3, [r7, #0]
 8009d82:	2300      	movs	r3, #0
 8009d84:	707b      	strb	r3, [r7, #1]
 8009d86:	2300      	movs	r3, #0
 8009d88:	70bb      	strb	r3, [r7, #2]
 8009d8a:	230f      	movs	r3, #15
 8009d8c:	70fb      	strb	r3, [r7, #3]
 8009d8e:	23ff      	movs	r3, #255	@ 0xff
 8009d90:	713b      	strb	r3, [r7, #4]
	tmc5160_write(WData);
 8009d92:	463b      	mov	r3, r7
 8009d94:	4618      	mov	r0, r3
 8009d96:	f000 f897 	bl	8009ec8 <tmc5160_write>

	WData[0] = 0xA8; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x0f; WData[4] = 0xff; // DMAX = 5 000 Deceleration above V1
 8009d9a:	23a8      	movs	r3, #168	@ 0xa8
 8009d9c:	703b      	strb	r3, [r7, #0]
 8009d9e:	2300      	movs	r3, #0
 8009da0:	707b      	strb	r3, [r7, #1]
 8009da2:	2300      	movs	r3, #0
 8009da4:	70bb      	strb	r3, [r7, #2]
 8009da6:	230f      	movs	r3, #15
 8009da8:	70fb      	strb	r3, [r7, #3]
 8009daa:	23ff      	movs	r3, #255	@ 0xff
 8009dac:	713b      	strb	r3, [r7, #4]
	tmc5160_write(WData);
 8009dae:	463b      	mov	r3, r7
 8009db0:	4618      	mov	r0, r3
 8009db2:	f000 f889 	bl	8009ec8 <tmc5160_write>

	WData[0] = 0xAA; WData[1] = 0x00; WData[2] = 0x03; WData[3] = 0x0f; WData[4] = 0xff; // D1 = 10 000 Deceleration below V1
 8009db6:	23aa      	movs	r3, #170	@ 0xaa
 8009db8:	703b      	strb	r3, [r7, #0]
 8009dba:	2300      	movs	r3, #0
 8009dbc:	707b      	strb	r3, [r7, #1]
 8009dbe:	2303      	movs	r3, #3
 8009dc0:	70bb      	strb	r3, [r7, #2]
 8009dc2:	230f      	movs	r3, #15
 8009dc4:	70fb      	strb	r3, [r7, #3]
 8009dc6:	23ff      	movs	r3, #255	@ 0xff
 8009dc8:	713b      	strb	r3, [r7, #4]
	tmc5160_write(WData);
 8009dca:	463b      	mov	r3, r7
 8009dcc:	4618      	mov	r0, r3
 8009dce:	f000 f87b 	bl	8009ec8 <tmc5160_write>

	WData[0] = 0xAB; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x0F; // VSTOP = 15 Stop velocity (Near to zero)
 8009dd2:	23ab      	movs	r3, #171	@ 0xab
 8009dd4:	703b      	strb	r3, [r7, #0]
 8009dd6:	2300      	movs	r3, #0
 8009dd8:	707b      	strb	r3, [r7, #1]
 8009dda:	2300      	movs	r3, #0
 8009ddc:	70bb      	strb	r3, [r7, #2]
 8009dde:	2300      	movs	r3, #0
 8009de0:	70fb      	strb	r3, [r7, #3]
 8009de2:	230f      	movs	r3, #15
 8009de4:	713b      	strb	r3, [r7, #4]
	tmc5160_write(WData);
 8009de6:	463b      	mov	r3, r7
 8009de8:	4618      	mov	r0, r3
 8009dea:	f000 f86d 	bl	8009ec8 <tmc5160_write>
}
 8009dee:	bf00      	nop
 8009df0:	3708      	adds	r7, #8
 8009df2:	46bd      	mov	sp, r7
 8009df4:	bd80      	pop	{r7, pc}
	...

08009df8 <tmc5160_velocity>:

void tmc5160_velocity(int32_t vel)
{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b086      	sub	sp, #24
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]

	int32_t vel_to_go;
	vel_to_go = (int32_t)(vel*1.3981013); //1.3981.. is the time ratio according to "Microstep velocity time reference t for velocities: TSTEP = fCLK / fSTEP" see ref on p. 81 of datasheet
 8009e00:	6878      	ldr	r0, [r7, #4]
 8009e02:	f7f6 fbb7 	bl	8000574 <__aeabi_i2d>
 8009e06:	a32c      	add	r3, pc, #176	@ (adr r3, 8009eb8 <tmc5160_velocity+0xc0>)
 8009e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e0c:	f7f6 fc1c 	bl	8000648 <__aeabi_dmul>
 8009e10:	4602      	mov	r2, r0
 8009e12:	460b      	mov	r3, r1
 8009e14:	4610      	mov	r0, r2
 8009e16:	4619      	mov	r1, r3
 8009e18:	f7f6 fec6 	bl	8000ba8 <__aeabi_d2iz>
 8009e1c:	4603      	mov	r3, r0
 8009e1e:	617b      	str	r3, [r7, #20]
	vel_to_go = abs(vel_to_go);
 8009e20:	697b      	ldr	r3, [r7, #20]
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	bfb8      	it	lt
 8009e26:	425b      	neglt	r3, r3
 8009e28:	617b      	str	r3, [r7, #20]

	int32_t V1;
	V1 = (int32_t)(vel_to_go*0.1);
 8009e2a:	6978      	ldr	r0, [r7, #20]
 8009e2c:	f7f6 fba2 	bl	8000574 <__aeabi_i2d>
 8009e30:	a323      	add	r3, pc, #140	@ (adr r3, 8009ec0 <tmc5160_velocity+0xc8>)
 8009e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e36:	f7f6 fc07 	bl	8000648 <__aeabi_dmul>
 8009e3a:	4602      	mov	r2, r0
 8009e3c:	460b      	mov	r3, r1
 8009e3e:	4610      	mov	r0, r2
 8009e40:	4619      	mov	r1, r3
 8009e42:	f7f6 feb1 	bl	8000ba8 <__aeabi_d2iz>
 8009e46:	4603      	mov	r3, r0
 8009e48:	613b      	str	r3, [r7, #16]

	//Acceleration threshold velocity V1
	uint8_t WData[5] = {0};
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	60bb      	str	r3, [r7, #8]
 8009e4e:	2300      	movs	r3, #0
 8009e50:	733b      	strb	r3, [r7, #12]

	WData[0] = 0xA5; //V1 speed register
 8009e52:	23a5      	movs	r3, #165	@ 0xa5
 8009e54:	723b      	strb	r3, [r7, #8]
	WData[1] = (V1 & 0xFF000000) >> 24;
 8009e56:	693b      	ldr	r3, [r7, #16]
 8009e58:	0e1b      	lsrs	r3, r3, #24
 8009e5a:	b2db      	uxtb	r3, r3
 8009e5c:	727b      	strb	r3, [r7, #9]
	WData[2] = (V1 & 0x00FF0000) >> 16;
 8009e5e:	693b      	ldr	r3, [r7, #16]
 8009e60:	141b      	asrs	r3, r3, #16
 8009e62:	b2db      	uxtb	r3, r3
 8009e64:	72bb      	strb	r3, [r7, #10]
	WData[3] = (V1 & 0x0000FF00) >> 8;
 8009e66:	693b      	ldr	r3, [r7, #16]
 8009e68:	121b      	asrs	r3, r3, #8
 8009e6a:	b2db      	uxtb	r3, r3
 8009e6c:	72fb      	strb	r3, [r7, #11]
	WData[4] = (V1 & 0x000000FF);
 8009e6e:	693b      	ldr	r3, [r7, #16]
 8009e70:	b2db      	uxtb	r3, r3
 8009e72:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009e74:	f107 0308 	add.w	r3, r7, #8
 8009e78:	4618      	mov	r0, r3
 8009e7a:	f000 f825 	bl	8009ec8 <tmc5160_write>

	//VMAX
	WData[0] = 0xA7; //VMAX speed register
 8009e7e:	23a7      	movs	r3, #167	@ 0xa7
 8009e80:	723b      	strb	r3, [r7, #8]
	WData[1] = (vel_to_go & 0xFF000000) >> 24;
 8009e82:	697b      	ldr	r3, [r7, #20]
 8009e84:	0e1b      	lsrs	r3, r3, #24
 8009e86:	b2db      	uxtb	r3, r3
 8009e88:	727b      	strb	r3, [r7, #9]
	WData[2] = (vel_to_go & 0x00FF0000) >> 16;
 8009e8a:	697b      	ldr	r3, [r7, #20]
 8009e8c:	141b      	asrs	r3, r3, #16
 8009e8e:	b2db      	uxtb	r3, r3
 8009e90:	72bb      	strb	r3, [r7, #10]
	WData[3] = (vel_to_go & 0x0000FF00) >> 8;
 8009e92:	697b      	ldr	r3, [r7, #20]
 8009e94:	121b      	asrs	r3, r3, #8
 8009e96:	b2db      	uxtb	r3, r3
 8009e98:	72fb      	strb	r3, [r7, #11]
	WData[4] = (vel_to_go & 0x000000FF);
 8009e9a:	697b      	ldr	r3, [r7, #20]
 8009e9c:	b2db      	uxtb	r3, r3
 8009e9e:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009ea0:	f107 0308 	add.w	r3, r7, #8
 8009ea4:	4618      	mov	r0, r3
 8009ea6:	f000 f80f 	bl	8009ec8 <tmc5160_write>

}
 8009eaa:	bf00      	nop
 8009eac:	3718      	adds	r7, #24
 8009eae:	46bd      	mov	sp, r7
 8009eb0:	bd80      	pop	{r7, pc}
 8009eb2:	bf00      	nop
 8009eb4:	f3af 8000 	nop.w
 8009eb8:	77ffebde 	.word	0x77ffebde
 8009ebc:	3ff65e9f 	.word	0x3ff65e9f
 8009ec0:	9999999a 	.word	0x9999999a
 8009ec4:	3fb99999 	.word	0x3fb99999

08009ec8 <tmc5160_write>:
	tmc5160_write(WData);
}


void tmc5160_write(uint8_t* data)
{
 8009ec8:	b580      	push	{r7, lr}
 8009eca:	b082      	sub	sp, #8
 8009ecc:	af00      	add	r7, sp, #0
 8009ece:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(_STEPPER_MOTOR_DRIVER_NSS_GPIO, _STEPPER_MOTOR_DRIVER_NSS_PIN, GPIO_PIN_RESET); //CS LOW
 8009ed0:	2200      	movs	r2, #0
 8009ed2:	2110      	movs	r1, #16
 8009ed4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009ed8:	f001 fe26 	bl	800bb28 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&_STEPPER_MOTOR_DRIVER_SPI, data, 5, HAL_MAX_DELAY);
 8009edc:	f04f 33ff 	mov.w	r3, #4294967295
 8009ee0:	2205      	movs	r2, #5
 8009ee2:	6879      	ldr	r1, [r7, #4]
 8009ee4:	4806      	ldr	r0, [pc, #24]	@ (8009f00 <tmc5160_write+0x38>)
 8009ee6:	f004 fc22 	bl	800e72e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_STEPPER_MOTOR_DRIVER_NSS_GPIO, _STEPPER_MOTOR_DRIVER_NSS_PIN, GPIO_PIN_SET); //CS HIGH
 8009eea:	2201      	movs	r2, #1
 8009eec:	2110      	movs	r1, #16
 8009eee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009ef2:	f001 fe19 	bl	800bb28 <HAL_GPIO_WritePin>
}
 8009ef6:	bf00      	nop
 8009ef8:	3708      	adds	r7, #8
 8009efa:	46bd      	mov	sp, r7
 8009efc:	bd80      	pop	{r7, pc}
 8009efe:	bf00      	nop
 8009f00:	200007d0 	.word	0x200007d0

08009f04 <tmc5160_read>:


void tmc5160_read(uint8_t* WData, uint8_t* RData)
{
 8009f04:	b580      	push	{r7, lr}
 8009f06:	b084      	sub	sp, #16
 8009f08:	af02      	add	r7, sp, #8
 8009f0a:	6078      	str	r0, [r7, #4]
 8009f0c:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); //CS LOW
 8009f0e:	2200      	movs	r2, #0
 8009f10:	2110      	movs	r1, #16
 8009f12:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009f16:	f001 fe07 	bl	800bb28 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&_STEPPER_MOTOR_DRIVER_SPI, WData, RData, 5, HAL_MAX_DELAY);
 8009f1a:	f04f 33ff 	mov.w	r3, #4294967295
 8009f1e:	9300      	str	r3, [sp, #0]
 8009f20:	2305      	movs	r3, #5
 8009f22:	683a      	ldr	r2, [r7, #0]
 8009f24:	6879      	ldr	r1, [r7, #4]
 8009f26:	4812      	ldr	r0, [pc, #72]	@ (8009f70 <tmc5160_read+0x6c>)
 8009f28:	f004 fd76 	bl	800ea18 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET); //CS HIGH
 8009f2c:	2201      	movs	r2, #1
 8009f2e:	2110      	movs	r1, #16
 8009f30:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009f34:	f001 fdf8 	bl	800bb28 <HAL_GPIO_WritePin>
	nop();
 8009f38:	bf00      	nop
	nop();
 8009f3a:	bf00      	nop
	nop();
 8009f3c:	bf00      	nop
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); //CS LOW
 8009f3e:	2200      	movs	r2, #0
 8009f40:	2110      	movs	r1, #16
 8009f42:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009f46:	f001 fdef 	bl	800bb28 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&_STEPPER_MOTOR_DRIVER_SPI, WData, RData, 5, HAL_MAX_DELAY);
 8009f4a:	f04f 33ff 	mov.w	r3, #4294967295
 8009f4e:	9300      	str	r3, [sp, #0]
 8009f50:	2305      	movs	r3, #5
 8009f52:	683a      	ldr	r2, [r7, #0]
 8009f54:	6879      	ldr	r1, [r7, #4]
 8009f56:	4806      	ldr	r0, [pc, #24]	@ (8009f70 <tmc5160_read+0x6c>)
 8009f58:	f004 fd5e 	bl	800ea18 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET); //CS HIGH
 8009f5c:	2201      	movs	r2, #1
 8009f5e:	2110      	movs	r1, #16
 8009f60:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009f64:	f001 fde0 	bl	800bb28 <HAL_GPIO_WritePin>
}
 8009f68:	bf00      	nop
 8009f6a:	3708      	adds	r7, #8
 8009f6c:	46bd      	mov	sp, r7
 8009f6e:	bd80      	pop	{r7, pc}
 8009f70:	200007d0 	.word	0x200007d0

08009f74 <tmc5160_position_read>:


int32_t tmc5160_position_read()
{
 8009f74:	b580      	push	{r7, lr}
 8009f76:	b086      	sub	sp, #24
 8009f78:	af00      	add	r7, sp, #0
	uint8_t WData[5] = {0};
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	60fb      	str	r3, [r7, #12]
 8009f7e:	2300      	movs	r3, #0
 8009f80:	743b      	strb	r3, [r7, #16]
	uint8_t RData[5] = {0};
 8009f82:	2300      	movs	r3, #0
 8009f84:	607b      	str	r3, [r7, #4]
 8009f86:	2300      	movs	r3, #0
 8009f88:	723b      	strb	r3, [r7, #8]
	WData[0] = 0x21; //XACTUAL register address
 8009f8a:	2321      	movs	r3, #33	@ 0x21
 8009f8c:	733b      	strb	r3, [r7, #12]
	tmc5160_read(WData, RData);
 8009f8e:	1d3a      	adds	r2, r7, #4
 8009f90:	f107 030c 	add.w	r3, r7, #12
 8009f94:	4611      	mov	r1, r2
 8009f96:	4618      	mov	r0, r3
 8009f98:	f7ff ffb4 	bl	8009f04 <tmc5160_read>

	int32_t response = 0;
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	617b      	str	r3, [r7, #20]

    response |= (RData[1]);
 8009fa0:	797b      	ldrb	r3, [r7, #5]
 8009fa2:	461a      	mov	r2, r3
 8009fa4:	697b      	ldr	r3, [r7, #20]
 8009fa6:	4313      	orrs	r3, r2
 8009fa8:	617b      	str	r3, [r7, #20]
    response <<= 8;
 8009faa:	697b      	ldr	r3, [r7, #20]
 8009fac:	021b      	lsls	r3, r3, #8
 8009fae:	617b      	str	r3, [r7, #20]
    response |= (RData[2]);
 8009fb0:	79bb      	ldrb	r3, [r7, #6]
 8009fb2:	461a      	mov	r2, r3
 8009fb4:	697b      	ldr	r3, [r7, #20]
 8009fb6:	4313      	orrs	r3, r2
 8009fb8:	617b      	str	r3, [r7, #20]
    response <<= 8;
 8009fba:	697b      	ldr	r3, [r7, #20]
 8009fbc:	021b      	lsls	r3, r3, #8
 8009fbe:	617b      	str	r3, [r7, #20]
    response |= (RData[3]);
 8009fc0:	79fb      	ldrb	r3, [r7, #7]
 8009fc2:	461a      	mov	r2, r3
 8009fc4:	697b      	ldr	r3, [r7, #20]
 8009fc6:	4313      	orrs	r3, r2
 8009fc8:	617b      	str	r3, [r7, #20]
    response <<= 8;
 8009fca:	697b      	ldr	r3, [r7, #20]
 8009fcc:	021b      	lsls	r3, r3, #8
 8009fce:	617b      	str	r3, [r7, #20]
    response |= (RData[4]);
 8009fd0:	7a3b      	ldrb	r3, [r7, #8]
 8009fd2:	461a      	mov	r2, r3
 8009fd4:	697b      	ldr	r3, [r7, #20]
 8009fd6:	4313      	orrs	r3, r2
 8009fd8:	617b      	str	r3, [r7, #20]

	return response;
 8009fda:	697b      	ldr	r3, [r7, #20]
}
 8009fdc:	4618      	mov	r0, r3
 8009fde:	3718      	adds	r7, #24
 8009fe0:	46bd      	mov	sp, r7
 8009fe2:	bd80      	pop	{r7, pc}
 8009fe4:	0000      	movs	r0, r0
	...

08009fe8 <tmc5160_velocity_read>:

int32_t tmc5160_velocity_read()
{
 8009fe8:	b580      	push	{r7, lr}
 8009fea:	b086      	sub	sp, #24
 8009fec:	af00      	add	r7, sp, #0
	uint8_t WData[5] = {0};
 8009fee:	2300      	movs	r3, #0
 8009ff0:	60bb      	str	r3, [r7, #8]
 8009ff2:	2300      	movs	r3, #0
 8009ff4:	733b      	strb	r3, [r7, #12]
	uint8_t RData[5] = {0};
 8009ff6:	2300      	movs	r3, #0
 8009ff8:	603b      	str	r3, [r7, #0]
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	713b      	strb	r3, [r7, #4]
	WData[0] = 0x22; //VACTUAL register address
 8009ffe:	2322      	movs	r3, #34	@ 0x22
 800a000:	723b      	strb	r3, [r7, #8]
	tmc5160_read(WData, RData);
 800a002:	463a      	mov	r2, r7
 800a004:	f107 0308 	add.w	r3, r7, #8
 800a008:	4611      	mov	r1, r2
 800a00a:	4618      	mov	r0, r3
 800a00c:	f7ff ff7a 	bl	8009f04 <tmc5160_read>

	int32_t response = 0;
 800a010:	2300      	movs	r3, #0
 800a012:	617b      	str	r3, [r7, #20]

    response |= (RData[1] & 0xFF);
 800a014:	787b      	ldrb	r3, [r7, #1]
 800a016:	461a      	mov	r2, r3
 800a018:	697b      	ldr	r3, [r7, #20]
 800a01a:	4313      	orrs	r3, r2
 800a01c:	617b      	str	r3, [r7, #20]
    response <<= 8;
 800a01e:	697b      	ldr	r3, [r7, #20]
 800a020:	021b      	lsls	r3, r3, #8
 800a022:	617b      	str	r3, [r7, #20]
    response |= (RData[2] & 0xFF);
 800a024:	78bb      	ldrb	r3, [r7, #2]
 800a026:	461a      	mov	r2, r3
 800a028:	697b      	ldr	r3, [r7, #20]
 800a02a:	4313      	orrs	r3, r2
 800a02c:	617b      	str	r3, [r7, #20]
    response <<= 8;
 800a02e:	697b      	ldr	r3, [r7, #20]
 800a030:	021b      	lsls	r3, r3, #8
 800a032:	617b      	str	r3, [r7, #20]
    response |= (RData[3] & 0xFF);
 800a034:	78fb      	ldrb	r3, [r7, #3]
 800a036:	461a      	mov	r2, r3
 800a038:	697b      	ldr	r3, [r7, #20]
 800a03a:	4313      	orrs	r3, r2
 800a03c:	617b      	str	r3, [r7, #20]
    response <<= 8;
 800a03e:	697b      	ldr	r3, [r7, #20]
 800a040:	021b      	lsls	r3, r3, #8
 800a042:	617b      	str	r3, [r7, #20]
    response |= (RData[4] & 0xFF);
 800a044:	793b      	ldrb	r3, [r7, #4]
 800a046:	461a      	mov	r2, r3
 800a048:	697b      	ldr	r3, [r7, #20]
 800a04a:	4313      	orrs	r3, r2
 800a04c:	617b      	str	r3, [r7, #20]

    int32_t rv = 0;
 800a04e:	2300      	movs	r3, #0
 800a050:	613b      	str	r3, [r7, #16]
    rv = sign_extend_bits_to_32(response, 24);
 800a052:	2118      	movs	r1, #24
 800a054:	6978      	ldr	r0, [r7, #20]
 800a056:	f000 fa7b 	bl	800a550 <sign_extend_bits_to_32>
 800a05a:	6138      	str	r0, [r7, #16]

	return (int32_t)(rv / 1.3981013); //1.3981.. is the time ratio according to "Microstep velocity time reference t for velocities: TSTEP = fCLK / fSTEP" see ref on p. 81 of datasheet
 800a05c:	6938      	ldr	r0, [r7, #16]
 800a05e:	f7f6 fa89 	bl	8000574 <__aeabi_i2d>
 800a062:	a309      	add	r3, pc, #36	@ (adr r3, 800a088 <tmc5160_velocity_read+0xa0>)
 800a064:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a068:	f7f6 fc18 	bl	800089c <__aeabi_ddiv>
 800a06c:	4602      	mov	r2, r0
 800a06e:	460b      	mov	r3, r1
 800a070:	4610      	mov	r0, r2
 800a072:	4619      	mov	r1, r3
 800a074:	f7f6 fd98 	bl	8000ba8 <__aeabi_d2iz>
 800a078:	4603      	mov	r3, r0
}
 800a07a:	4618      	mov	r0, r3
 800a07c:	3718      	adds	r7, #24
 800a07e:	46bd      	mov	sp, r7
 800a080:	bd80      	pop	{r7, pc}
 800a082:	bf00      	nop
 800a084:	f3af 8000 	nop.w
 800a088:	77ffebde 	.word	0x77ffebde
 800a08c:	3ff65e9f 	.word	0x3ff65e9f

0800a090 <tmc5160_init>:

void tmc5160_init(motor_config * mc)
{
 800a090:	b580      	push	{r7, lr}
 800a092:	b084      	sub	sp, #16
 800a094:	af00      	add	r7, sp, #0
 800a096:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET); //DRV SLEEP 0 for power on, 1 for power off
 800a098:	2200      	movs	r2, #0
 800a09a:	2120      	movs	r1, #32
 800a09c:	4882      	ldr	r0, [pc, #520]	@ (800a2a8 <tmc5160_init+0x218>)
 800a09e:	f001 fd43 	bl	800bb28 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET); //SPI_MODE ON
 800a0a2:	2201      	movs	r2, #1
 800a0a4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800a0a8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a0ac:	f001 fd3c 	bl	800bb28 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET); //SD_MODE OFF INTERNAL RAMP GENERATOR ON
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800a0b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a0ba:	f001 fd35 	bl	800bb28 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET); //CS HIGH
 800a0be:	2201      	movs	r2, #1
 800a0c0:	2110      	movs	r1, #16
 800a0c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a0c6:	f001 fd2f 	bl	800bb28 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET); //DIR
 800a0ca:	2200      	movs	r2, #0
 800a0cc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a0d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a0d4:	f001 fd28 	bl	800bb28 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); //STEP
 800a0d8:	2200      	movs	r2, #0
 800a0da:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800a0de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a0e2:	f001 fd21 	bl	800bb28 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800a0e6:	2064      	movs	r0, #100	@ 0x64
 800a0e8:	f000 fb5c 	bl	800a7a4 <HAL_Delay>

	uint8_t WData[5] = {0};
 800a0ec:	2300      	movs	r3, #0
 800a0ee:	60bb      	str	r3, [r7, #8]
 800a0f0:	2300      	movs	r3, #0
 800a0f2:	733b      	strb	r3, [r7, #12]

	WData[0] = 0xEC; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0xC3; // CHOPCONF: TOFF=3, HSTRT=4, HEND=1, TBL=2, CHM=0 (SpreadCycle)
 800a0f4:	23ec      	movs	r3, #236	@ 0xec
 800a0f6:	723b      	strb	r3, [r7, #8]
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	727b      	strb	r3, [r7, #9]
 800a0fc:	2300      	movs	r3, #0
 800a0fe:	72bb      	strb	r3, [r7, #10]
 800a100:	2300      	movs	r3, #0
 800a102:	72fb      	strb	r3, [r7, #11]
 800a104:	23c3      	movs	r3, #195	@ 0xc3
 800a106:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 800a108:	f107 0308 	add.w	r3, r7, #8
 800a10c:	4618      	mov	r0, r3
 800a10e:	f7ff fedb 	bl	8009ec8 <tmc5160_write>

	WData[0] = 0x90; WData[1] = 0x00; WData[2] = 0x00; WData[3] = mc->init_irun; WData[4] = mc->init_irun; //  IHOLDDELAY=0,  IRUN=10/31,  IHOLD=02/31
 800a112:	2390      	movs	r3, #144	@ 0x90
 800a114:	723b      	strb	r3, [r7, #8]
 800a116:	2300      	movs	r3, #0
 800a118:	727b      	strb	r3, [r7, #9]
 800a11a:	2300      	movs	r3, #0
 800a11c:	72bb      	strb	r3, [r7, #10]
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	f993 3009 	ldrsb.w	r3, [r3, #9]
 800a124:	b2db      	uxtb	r3, r3
 800a126:	72fb      	strb	r3, [r7, #11]
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	f993 3009 	ldrsb.w	r3, [r3, #9]
 800a12e:	b2db      	uxtb	r3, r3
 800a130:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 800a132:	f107 0308 	add.w	r3, r7, #8
 800a136:	4618      	mov	r0, r3
 800a138:	f7ff fec6 	bl	8009ec8 <tmc5160_write>

	WData[0] = 0x91; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x0A; // TPOWERDOWN=10: Delay before power down in stand still
 800a13c:	2391      	movs	r3, #145	@ 0x91
 800a13e:	723b      	strb	r3, [r7, #8]
 800a140:	2300      	movs	r3, #0
 800a142:	727b      	strb	r3, [r7, #9]
 800a144:	2300      	movs	r3, #0
 800a146:	72bb      	strb	r3, [r7, #10]
 800a148:	2300      	movs	r3, #0
 800a14a:	72fb      	strb	r3, [r7, #11]
 800a14c:	230a      	movs	r3, #10
 800a14e:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 800a150:	f107 0308 	add.w	r3, r7, #8
 800a154:	4618      	mov	r0, r3
 800a156:	f7ff feb7 	bl	8009ec8 <tmc5160_write>

	//0xC40C001E default for 0x70 reg
	WData[0] = 0xF0; WData[1] = 0xC4; WData[2] = 0x0D; WData[3] = 0x00; WData[4] = 0x1E; // PWM_CONF PWM_FREQ 35kHz TODO
 800a15a:	23f0      	movs	r3, #240	@ 0xf0
 800a15c:	723b      	strb	r3, [r7, #8]
 800a15e:	23c4      	movs	r3, #196	@ 0xc4
 800a160:	727b      	strb	r3, [r7, #9]
 800a162:	230d      	movs	r3, #13
 800a164:	72bb      	strb	r3, [r7, #10]
 800a166:	2300      	movs	r3, #0
 800a168:	72fb      	strb	r3, [r7, #11]
 800a16a:	231e      	movs	r3, #30
 800a16c:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 800a16e:	f107 0308 	add.w	r3, r7, #8
 800a172:	4618      	mov	r0, r3
 800a174:	f7ff fea8 	bl	8009ec8 <tmc5160_write>

	WData[0] = 0x80; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x04; // EN_PWM_MODE=1 enables StealthChop (with default PWMCONF)
 800a178:	2380      	movs	r3, #128	@ 0x80
 800a17a:	723b      	strb	r3, [r7, #8]
 800a17c:	2300      	movs	r3, #0
 800a17e:	727b      	strb	r3, [r7, #9]
 800a180:	2300      	movs	r3, #0
 800a182:	72bb      	strb	r3, [r7, #10]
 800a184:	2300      	movs	r3, #0
 800a186:	72fb      	strb	r3, [r7, #11]
 800a188:	2304      	movs	r3, #4
 800a18a:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 800a18c:	f107 0308 	add.w	r3, r7, #8
 800a190:	4618      	mov	r0, r3
 800a192:	f7ff fe99 	bl	8009ec8 <tmc5160_write>

	tmc5160_velocity(DEFAULT_VELOCITY_IN_STEPS); //initial vel config
 800a196:	f644 6020 	movw	r0, #20000	@ 0x4e20
 800a19a:	f7ff fe2d 	bl	8009df8 <tmc5160_velocity>

	WData[0] = 0x93; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0xC8; // TPWM_THRS=200 yields a switching velocity about 35000 = ca. 30RPM
 800a19e:	2393      	movs	r3, #147	@ 0x93
 800a1a0:	723b      	strb	r3, [r7, #8]
 800a1a2:	2300      	movs	r3, #0
 800a1a4:	727b      	strb	r3, [r7, #9]
 800a1a6:	2300      	movs	r3, #0
 800a1a8:	72bb      	strb	r3, [r7, #10]
 800a1aa:	2300      	movs	r3, #0
 800a1ac:	72fb      	strb	r3, [r7, #11]
 800a1ae:	23c8      	movs	r3, #200	@ 0xc8
 800a1b0:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 800a1b2:	f107 0308 	add.w	r3, r7, #8
 800a1b6:	4618      	mov	r0, r3
 800a1b8:	f7ff fe86 	bl	8009ec8 <tmc5160_write>

	WData[0] = 0xA0; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x00; //SPI send: 0xA000000000; // RAMPMODE = 0 (Target position move)
 800a1bc:	23a0      	movs	r3, #160	@ 0xa0
 800a1be:	723b      	strb	r3, [r7, #8]
 800a1c0:	2300      	movs	r3, #0
 800a1c2:	727b      	strb	r3, [r7, #9]
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	72bb      	strb	r3, [r7, #10]
 800a1c8:	2300      	movs	r3, #0
 800a1ca:	72fb      	strb	r3, [r7, #11]
 800a1cc:	2300      	movs	r3, #0
 800a1ce:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 800a1d0:	f107 0308 	add.w	r3, r7, #8
 800a1d4:	4618      	mov	r0, r3
 800a1d6:	f7ff fe77 	bl	8009ec8 <tmc5160_write>

	WData[0] = 0xA3; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x0A; // Start acceleration = 10 (Near start)
 800a1da:	23a3      	movs	r3, #163	@ 0xa3
 800a1dc:	723b      	strb	r3, [r7, #8]
 800a1de:	2300      	movs	r3, #0
 800a1e0:	727b      	strb	r3, [r7, #9]
 800a1e2:	2300      	movs	r3, #0
 800a1e4:	72bb      	strb	r3, [r7, #10]
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	72fb      	strb	r3, [r7, #11]
 800a1ea:	230a      	movs	r3, #10
 800a1ec:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 800a1ee:	f107 0308 	add.w	r3, r7, #8
 800a1f2:	4618      	mov	r0, r3
 800a1f4:	f7ff fe68 	bl	8009ec8 <tmc5160_write>

	WData[0] = 0xA4; WData[1] = 0x00; WData[2] = 0x03; WData[3] = 0xFF; WData[4] = 0xFF; // A1 = 10 000 First acceleration
 800a1f8:	23a4      	movs	r3, #164	@ 0xa4
 800a1fa:	723b      	strb	r3, [r7, #8]
 800a1fc:	2300      	movs	r3, #0
 800a1fe:	727b      	strb	r3, [r7, #9]
 800a200:	2303      	movs	r3, #3
 800a202:	72bb      	strb	r3, [r7, #10]
 800a204:	23ff      	movs	r3, #255	@ 0xff
 800a206:	72fb      	strb	r3, [r7, #11]
 800a208:	23ff      	movs	r3, #255	@ 0xff
 800a20a:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 800a20c:	f107 0308 	add.w	r3, r7, #8
 800a210:	4618      	mov	r0, r3
 800a212:	f7ff fe59 	bl	8009ec8 <tmc5160_write>

	WData[0] = 0xA6; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0xFF; WData[4] = 0xFF; // AMAX = 5 000 Acceleration above V1
 800a216:	23a6      	movs	r3, #166	@ 0xa6
 800a218:	723b      	strb	r3, [r7, #8]
 800a21a:	2300      	movs	r3, #0
 800a21c:	727b      	strb	r3, [r7, #9]
 800a21e:	2300      	movs	r3, #0
 800a220:	72bb      	strb	r3, [r7, #10]
 800a222:	23ff      	movs	r3, #255	@ 0xff
 800a224:	72fb      	strb	r3, [r7, #11]
 800a226:	23ff      	movs	r3, #255	@ 0xff
 800a228:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 800a22a:	f107 0308 	add.w	r3, r7, #8
 800a22e:	4618      	mov	r0, r3
 800a230:	f7ff fe4a 	bl	8009ec8 <tmc5160_write>

	WData[0] = 0xA8; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0xFF; WData[4] = 0xFF; // DMAX = 5 000 Deceleration above V1
 800a234:	23a8      	movs	r3, #168	@ 0xa8
 800a236:	723b      	strb	r3, [r7, #8]
 800a238:	2300      	movs	r3, #0
 800a23a:	727b      	strb	r3, [r7, #9]
 800a23c:	2300      	movs	r3, #0
 800a23e:	72bb      	strb	r3, [r7, #10]
 800a240:	23ff      	movs	r3, #255	@ 0xff
 800a242:	72fb      	strb	r3, [r7, #11]
 800a244:	23ff      	movs	r3, #255	@ 0xff
 800a246:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 800a248:	f107 0308 	add.w	r3, r7, #8
 800a24c:	4618      	mov	r0, r3
 800a24e:	f7ff fe3b 	bl	8009ec8 <tmc5160_write>

	WData[0] = 0xAA; WData[1] = 0x00; WData[2] = 0x03; WData[3] = 0xFF; WData[4] = 0xFF; // D1 = 10 000 Deceleration below V1
 800a252:	23aa      	movs	r3, #170	@ 0xaa
 800a254:	723b      	strb	r3, [r7, #8]
 800a256:	2300      	movs	r3, #0
 800a258:	727b      	strb	r3, [r7, #9]
 800a25a:	2303      	movs	r3, #3
 800a25c:	72bb      	strb	r3, [r7, #10]
 800a25e:	23ff      	movs	r3, #255	@ 0xff
 800a260:	72fb      	strb	r3, [r7, #11]
 800a262:	23ff      	movs	r3, #255	@ 0xff
 800a264:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 800a266:	f107 0308 	add.w	r3, r7, #8
 800a26a:	4618      	mov	r0, r3
 800a26c:	f7ff fe2c 	bl	8009ec8 <tmc5160_write>

	WData[0] = 0xAB; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x0F; // VSTOP = 15 Stop velocity (Near to zero)
 800a270:	23ab      	movs	r3, #171	@ 0xab
 800a272:	723b      	strb	r3, [r7, #8]
 800a274:	2300      	movs	r3, #0
 800a276:	727b      	strb	r3, [r7, #9]
 800a278:	2300      	movs	r3, #0
 800a27a:	72bb      	strb	r3, [r7, #10]
 800a27c:	2300      	movs	r3, #0
 800a27e:	72fb      	strb	r3, [r7, #11]
 800a280:	230f      	movs	r3, #15
 800a282:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 800a284:	f107 0308 	add.w	r3, r7, #8
 800a288:	4618      	mov	r0, r3
 800a28a:	f7ff fe1d 	bl	8009ec8 <tmc5160_write>

	tmc5160_set_motor_direction(mc->direction);
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800a294:	4618      	mov	r0, r3
 800a296:	f000 f809 	bl	800a2ac <tmc5160_set_motor_direction>

	HAL_Delay(100);
 800a29a:	2064      	movs	r0, #100	@ 0x64
 800a29c:	f000 fa82 	bl	800a7a4 <HAL_Delay>
}
 800a2a0:	bf00      	nop
 800a2a2:	3710      	adds	r7, #16
 800a2a4:	46bd      	mov	sp, r7
 800a2a6:	bd80      	pop	{r7, pc}
 800a2a8:	48000800 	.word	0x48000800

0800a2ac <tmc5160_set_motor_direction>:


void tmc5160_set_motor_direction(int8_t dir)
{
 800a2ac:	b580      	push	{r7, lr}
 800a2ae:	b086      	sub	sp, #24
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	4603      	mov	r3, r0
 800a2b4:	71fb      	strb	r3, [r7, #7]
	if(dir <= 0)
 800a2b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	dc13      	bgt.n	800a2e6 <tmc5160_set_motor_direction+0x3a>
	{
	  uint8_t WData[5] = {0};
 800a2be:	2300      	movs	r3, #0
 800a2c0:	613b      	str	r3, [r7, #16]
 800a2c2:	2300      	movs	r3, #0
 800a2c4:	753b      	strb	r3, [r7, #20]
	  WData[0] = 0x80; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x14; // EN_PWM_MODE=1 enables StealthChop (with default PWMCONF)
 800a2c6:	2380      	movs	r3, #128	@ 0x80
 800a2c8:	743b      	strb	r3, [r7, #16]
 800a2ca:	2300      	movs	r3, #0
 800a2cc:	747b      	strb	r3, [r7, #17]
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	74bb      	strb	r3, [r7, #18]
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	74fb      	strb	r3, [r7, #19]
 800a2d6:	2314      	movs	r3, #20
 800a2d8:	753b      	strb	r3, [r7, #20]
	  tmc5160_write(WData);
 800a2da:	f107 0310 	add.w	r3, r7, #16
 800a2de:	4618      	mov	r0, r3
 800a2e0:	f7ff fdf2 	bl	8009ec8 <tmc5160_write>
	{
	  uint8_t WData[5] = {0};
	  WData[0] = 0x80; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x04; // EN_PWM_MODE=1 enables StealthChop (with default PWMCONF)
	  tmc5160_write(WData);
	}
}
 800a2e4:	e012      	b.n	800a30c <tmc5160_set_motor_direction+0x60>
	  uint8_t WData[5] = {0};
 800a2e6:	2300      	movs	r3, #0
 800a2e8:	60bb      	str	r3, [r7, #8]
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	733b      	strb	r3, [r7, #12]
	  WData[0] = 0x80; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x04; // EN_PWM_MODE=1 enables StealthChop (with default PWMCONF)
 800a2ee:	2380      	movs	r3, #128	@ 0x80
 800a2f0:	723b      	strb	r3, [r7, #8]
 800a2f2:	2300      	movs	r3, #0
 800a2f4:	727b      	strb	r3, [r7, #9]
 800a2f6:	2300      	movs	r3, #0
 800a2f8:	72bb      	strb	r3, [r7, #10]
 800a2fa:	2300      	movs	r3, #0
 800a2fc:	72fb      	strb	r3, [r7, #11]
 800a2fe:	2304      	movs	r3, #4
 800a300:	733b      	strb	r3, [r7, #12]
	  tmc5160_write(WData);
 800a302:	f107 0308 	add.w	r3, r7, #8
 800a306:	4618      	mov	r0, r3
 800a308:	f7ff fdde 	bl	8009ec8 <tmc5160_write>
}
 800a30c:	bf00      	nop
 800a30e:	3718      	adds	r7, #24
 800a310:	46bd      	mov	sp, r7
 800a312:	bd80      	pop	{r7, pc}

0800a314 <tmc5160_set_zero>:

void tmc5160_set_zero()
{
 800a314:	b580      	push	{r7, lr}
 800a316:	b082      	sub	sp, #8
 800a318:	af00      	add	r7, sp, #0
	uint8_t WData[5] = {0};
 800a31a:	2300      	movs	r3, #0
 800a31c:	603b      	str	r3, [r7, #0]
 800a31e:	2300      	movs	r3, #0
 800a320:	713b      	strb	r3, [r7, #4]
	WData[0] = 0xA0; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x03; // RAMPMODE = 3 (HOLD mode)
 800a322:	23a0      	movs	r3, #160	@ 0xa0
 800a324:	703b      	strb	r3, [r7, #0]
 800a326:	2300      	movs	r3, #0
 800a328:	707b      	strb	r3, [r7, #1]
 800a32a:	2300      	movs	r3, #0
 800a32c:	70bb      	strb	r3, [r7, #2]
 800a32e:	2300      	movs	r3, #0
 800a330:	70fb      	strb	r3, [r7, #3]
 800a332:	2303      	movs	r3, #3
 800a334:	713b      	strb	r3, [r7, #4]
	tmc5160_write(WData);
 800a336:	463b      	mov	r3, r7
 800a338:	4618      	mov	r0, r3
 800a33a:	f7ff fdc5 	bl	8009ec8 <tmc5160_write>

	WData[0] = 0xA1; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x00; // Set zero
 800a33e:	23a1      	movs	r3, #161	@ 0xa1
 800a340:	703b      	strb	r3, [r7, #0]
 800a342:	2300      	movs	r3, #0
 800a344:	707b      	strb	r3, [r7, #1]
 800a346:	2300      	movs	r3, #0
 800a348:	70bb      	strb	r3, [r7, #2]
 800a34a:	2300      	movs	r3, #0
 800a34c:	70fb      	strb	r3, [r7, #3]
 800a34e:	2300      	movs	r3, #0
 800a350:	713b      	strb	r3, [r7, #4]
	tmc5160_write(WData);
 800a352:	463b      	mov	r3, r7
 800a354:	4618      	mov	r0, r3
 800a356:	f7ff fdb7 	bl	8009ec8 <tmc5160_write>
}
 800a35a:	bf00      	nop
 800a35c:	3708      	adds	r7, #8
 800a35e:	46bd      	mov	sp, r7
 800a360:	bd80      	pop	{r7, pc}
	...

0800a364 <tmc5160_disarm>:

void tmc5160_disarm()
{
 800a364:	b580      	push	{r7, lr}
 800a366:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET); //DRV SLEEP 0 for power on, 1 for power off
 800a368:	2201      	movs	r2, #1
 800a36a:	2120      	movs	r1, #32
 800a36c:	4802      	ldr	r0, [pc, #8]	@ (800a378 <tmc5160_disarm+0x14>)
 800a36e:	f001 fbdb 	bl	800bb28 <HAL_GPIO_WritePin>
}
 800a372:	bf00      	nop
 800a374:	bd80      	pop	{r7, pc}
 800a376:	bf00      	nop
 800a378:	48000800 	.word	0x48000800

0800a37c <tmc5160_arm>:

void tmc5160_arm()
{
 800a37c:	b580      	push	{r7, lr}
 800a37e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET); //DRV SLEEP 0 for power on, 1 for power off
 800a380:	2200      	movs	r2, #0
 800a382:	2120      	movs	r1, #32
 800a384:	4802      	ldr	r0, [pc, #8]	@ (800a390 <tmc5160_arm+0x14>)
 800a386:	f001 fbcf 	bl	800bb28 <HAL_GPIO_WritePin>
}
 800a38a:	bf00      	nop
 800a38c:	bd80      	pop	{r7, pc}
 800a38e:	bf00      	nop
 800a390:	48000800 	.word	0x48000800

0800a394 <tmc5160_stop>:

void tmc5160_stop()
{
 800a394:	b580      	push	{r7, lr}
 800a396:	b084      	sub	sp, #16
 800a398:	af00      	add	r7, sp, #0
	uint8_t WData[5] = {0};
 800a39a:	2300      	movs	r3, #0
 800a39c:	607b      	str	r3, [r7, #4]
 800a39e:	2300      	movs	r3, #0
 800a3a0:	723b      	strb	r3, [r7, #8]
	uint32_t pos = 0;
 800a3a2:	2300      	movs	r3, #0
 800a3a4:	60fb      	str	r3, [r7, #12]

	WData[0] = 0xA3; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x00; // Start acceleration = 10 (Near start)
 800a3a6:	23a3      	movs	r3, #163	@ 0xa3
 800a3a8:	713b      	strb	r3, [r7, #4]
 800a3aa:	2300      	movs	r3, #0
 800a3ac:	717b      	strb	r3, [r7, #5]
 800a3ae:	2300      	movs	r3, #0
 800a3b0:	71bb      	strb	r3, [r7, #6]
 800a3b2:	2300      	movs	r3, #0
 800a3b4:	71fb      	strb	r3, [r7, #7]
 800a3b6:	2300      	movs	r3, #0
 800a3b8:	723b      	strb	r3, [r7, #8]
	tmc5160_write(WData);
 800a3ba:	1d3b      	adds	r3, r7, #4
 800a3bc:	4618      	mov	r0, r3
 800a3be:	f7ff fd83 	bl	8009ec8 <tmc5160_write>

	//VMAX
	WData[0] = 0xA7; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x00;
 800a3c2:	23a7      	movs	r3, #167	@ 0xa7
 800a3c4:	713b      	strb	r3, [r7, #4]
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	717b      	strb	r3, [r7, #5]
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	71bb      	strb	r3, [r7, #6]
 800a3ce:	2300      	movs	r3, #0
 800a3d0:	71fb      	strb	r3, [r7, #7]
 800a3d2:	2300      	movs	r3, #0
 800a3d4:	723b      	strb	r3, [r7, #8]
	tmc5160_write(WData);
 800a3d6:	1d3b      	adds	r3, r7, #4
 800a3d8:	4618      	mov	r0, r3
 800a3da:	f7ff fd75 	bl	8009ec8 <tmc5160_write>

	pos = tmc5160_position_read();
 800a3de:	f7ff fdc9 	bl	8009f74 <tmc5160_position_read>
 800a3e2:	4603      	mov	r3, r0
 800a3e4:	60fb      	str	r3, [r7, #12]
	tmc5160_position(pos);
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	f7ff fbe7 	bl	8009bbc <tmc5160_position>
}
 800a3ee:	bf00      	nop
 800a3f0:	3710      	adds	r7, #16
 800a3f2:	46bd      	mov	sp, r7
 800a3f4:	bd80      	pop	{r7, pc}
	...

0800a3f8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800a3f8:	b580      	push	{r7, lr}
 800a3fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800a3fc:	4b22      	ldr	r3, [pc, #136]	@ (800a488 <MX_USART2_UART_Init+0x90>)
 800a3fe:	4a23      	ldr	r2, [pc, #140]	@ (800a48c <MX_USART2_UART_Init+0x94>)
 800a400:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800a402:	4b21      	ldr	r3, [pc, #132]	@ (800a488 <MX_USART2_UART_Init+0x90>)
 800a404:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800a408:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800a40a:	4b1f      	ldr	r3, [pc, #124]	@ (800a488 <MX_USART2_UART_Init+0x90>)
 800a40c:	2200      	movs	r2, #0
 800a40e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800a410:	4b1d      	ldr	r3, [pc, #116]	@ (800a488 <MX_USART2_UART_Init+0x90>)
 800a412:	2200      	movs	r2, #0
 800a414:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800a416:	4b1c      	ldr	r3, [pc, #112]	@ (800a488 <MX_USART2_UART_Init+0x90>)
 800a418:	2200      	movs	r2, #0
 800a41a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800a41c:	4b1a      	ldr	r3, [pc, #104]	@ (800a488 <MX_USART2_UART_Init+0x90>)
 800a41e:	220c      	movs	r2, #12
 800a420:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a422:	4b19      	ldr	r3, [pc, #100]	@ (800a488 <MX_USART2_UART_Init+0x90>)
 800a424:	2200      	movs	r2, #0
 800a426:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800a428:	4b17      	ldr	r3, [pc, #92]	@ (800a488 <MX_USART2_UART_Init+0x90>)
 800a42a:	2200      	movs	r2, #0
 800a42c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a42e:	4b16      	ldr	r3, [pc, #88]	@ (800a488 <MX_USART2_UART_Init+0x90>)
 800a430:	2200      	movs	r2, #0
 800a432:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800a434:	4b14      	ldr	r3, [pc, #80]	@ (800a488 <MX_USART2_UART_Init+0x90>)
 800a436:	2200      	movs	r2, #0
 800a438:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a43a:	4b13      	ldr	r3, [pc, #76]	@ (800a488 <MX_USART2_UART_Init+0x90>)
 800a43c:	2200      	movs	r2, #0
 800a43e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800a440:	4811      	ldr	r0, [pc, #68]	@ (800a488 <MX_USART2_UART_Init+0x90>)
 800a442:	f005 f973 	bl	800f72c <HAL_UART_Init>
 800a446:	4603      	mov	r3, r0
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d001      	beq.n	800a450 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800a44c:	f7f7 fe67 	bl	800211e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a450:	2100      	movs	r1, #0
 800a452:	480d      	ldr	r0, [pc, #52]	@ (800a488 <MX_USART2_UART_Init+0x90>)
 800a454:	f006 fab1 	bl	80109ba <HAL_UARTEx_SetTxFifoThreshold>
 800a458:	4603      	mov	r3, r0
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d001      	beq.n	800a462 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800a45e:	f7f7 fe5e 	bl	800211e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a462:	2100      	movs	r1, #0
 800a464:	4808      	ldr	r0, [pc, #32]	@ (800a488 <MX_USART2_UART_Init+0x90>)
 800a466:	f006 fae6 	bl	8010a36 <HAL_UARTEx_SetRxFifoThreshold>
 800a46a:	4603      	mov	r3, r0
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d001      	beq.n	800a474 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800a470:	f7f7 fe55 	bl	800211e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800a474:	4804      	ldr	r0, [pc, #16]	@ (800a488 <MX_USART2_UART_Init+0x90>)
 800a476:	f006 fa67 	bl	8010948 <HAL_UARTEx_DisableFifoMode>
 800a47a:	4603      	mov	r3, r0
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d001      	beq.n	800a484 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800a480:	f7f7 fe4d 	bl	800211e <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800a484:	bf00      	nop
 800a486:	bd80      	pop	{r7, pc}
 800a488:	200008e8 	.word	0x200008e8
 800a48c:	40004400 	.word	0x40004400

0800a490 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800a490:	b580      	push	{r7, lr}
 800a492:	b09e      	sub	sp, #120	@ 0x78
 800a494:	af00      	add	r7, sp, #0
 800a496:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a498:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800a49c:	2200      	movs	r2, #0
 800a49e:	601a      	str	r2, [r3, #0]
 800a4a0:	605a      	str	r2, [r3, #4]
 800a4a2:	609a      	str	r2, [r3, #8]
 800a4a4:	60da      	str	r2, [r3, #12]
 800a4a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a4a8:	f107 0310 	add.w	r3, r7, #16
 800a4ac:	2254      	movs	r2, #84	@ 0x54
 800a4ae:	2100      	movs	r1, #0
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	f00a fac6 	bl	8014a42 <memset>
  if(uartHandle->Instance==USART2)
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	4a23      	ldr	r2, [pc, #140]	@ (800a548 <HAL_UART_MspInit+0xb8>)
 800a4bc:	4293      	cmp	r3, r2
 800a4be:	d13e      	bne.n	800a53e <HAL_UART_MspInit+0xae>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800a4c0:	2302      	movs	r3, #2
 800a4c2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800a4c4:	2300      	movs	r3, #0
 800a4c6:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a4c8:	f107 0310 	add.w	r3, r7, #16
 800a4cc:	4618      	mov	r0, r3
 800a4ce:	f003 fe35 	bl	800e13c <HAL_RCCEx_PeriphCLKConfig>
 800a4d2:	4603      	mov	r3, r0
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d001      	beq.n	800a4dc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800a4d8:	f7f7 fe21 	bl	800211e <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800a4dc:	4b1b      	ldr	r3, [pc, #108]	@ (800a54c <HAL_UART_MspInit+0xbc>)
 800a4de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4e0:	4a1a      	ldr	r2, [pc, #104]	@ (800a54c <HAL_UART_MspInit+0xbc>)
 800a4e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a4e6:	6593      	str	r3, [r2, #88]	@ 0x58
 800a4e8:	4b18      	ldr	r3, [pc, #96]	@ (800a54c <HAL_UART_MspInit+0xbc>)
 800a4ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a4f0:	60fb      	str	r3, [r7, #12]
 800a4f2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a4f4:	4b15      	ldr	r3, [pc, #84]	@ (800a54c <HAL_UART_MspInit+0xbc>)
 800a4f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a4f8:	4a14      	ldr	r2, [pc, #80]	@ (800a54c <HAL_UART_MspInit+0xbc>)
 800a4fa:	f043 0301 	orr.w	r3, r3, #1
 800a4fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a500:	4b12      	ldr	r3, [pc, #72]	@ (800a54c <HAL_UART_MspInit+0xbc>)
 800a502:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a504:	f003 0301 	and.w	r3, r3, #1
 800a508:	60bb      	str	r3, [r7, #8]
 800a50a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800a50c:	230c      	movs	r3, #12
 800a50e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a510:	2302      	movs	r3, #2
 800a512:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a514:	2300      	movs	r3, #0
 800a516:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a518:	2300      	movs	r3, #0
 800a51a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800a51c:	2307      	movs	r3, #7
 800a51e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a520:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800a524:	4619      	mov	r1, r3
 800a526:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a52a:	f001 f97b 	bl	800b824 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800a52e:	2200      	movs	r2, #0
 800a530:	2100      	movs	r1, #0
 800a532:	2026      	movs	r0, #38	@ 0x26
 800a534:	f000 fa33 	bl	800a99e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800a538:	2026      	movs	r0, #38	@ 0x26
 800a53a:	f000 fa4a 	bl	800a9d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800a53e:	bf00      	nop
 800a540:	3778      	adds	r7, #120	@ 0x78
 800a542:	46bd      	mov	sp, r7
 800a544:	bd80      	pop	{r7, pc}
 800a546:	bf00      	nop
 800a548:	40004400 	.word	0x40004400
 800a54c:	40021000 	.word	0x40021000

0800a550 <sign_extend_bits_to_32>:

#include "utility.h"


//TODO make sure that is works for less than 24 bit values
int32_t sign_extend_bits_to_32(int32_t x, uint8_t bits) {
 800a550:	b480      	push	{r7}
 800a552:	b087      	sub	sp, #28
 800a554:	af00      	add	r7, sp, #0
 800a556:	6078      	str	r0, [r7, #4]
 800a558:	460b      	mov	r3, r1
 800a55a:	70fb      	strb	r3, [r7, #3]

	uint32_t sign_mask = 0;
 800a55c:	2300      	movs	r3, #0
 800a55e:	617b      	str	r3, [r7, #20]
	//getting value of sign bit
	sign_mask = 1u << (bits - 1);
 800a560:	78fb      	ldrb	r3, [r7, #3]
 800a562:	3b01      	subs	r3, #1
 800a564:	2201      	movs	r2, #1
 800a566:	fa02 f303 	lsl.w	r3, r2, r3
 800a56a:	617b      	str	r3, [r7, #20]
	uint32_t sign_bit = 0;
 800a56c:	2300      	movs	r3, #0
 800a56e:	613b      	str	r3, [r7, #16]
	sign_bit = x & sign_mask;
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	697a      	ldr	r2, [r7, #20]
 800a574:	4013      	ands	r3, r2
 800a576:	613b      	str	r3, [r7, #16]
	if(sign_bit) //if value < 0 therefore sign_bit == 1, fill first 8 bits with 1
 800a578:	693b      	ldr	r3, [r7, #16]
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d010      	beq.n	800a5a0 <sign_extend_bits_to_32+0x50>
	{
		int32_t res = 0;
 800a57e:	2300      	movs	r3, #0
 800a580:	60fb      	str	r3, [r7, #12]
		int32_t mask = 0b11111111;
 800a582:	23ff      	movs	r3, #255	@ 0xff
 800a584:	60bb      	str	r3, [r7, #8]
		res |= x;
 800a586:	68fa      	ldr	r2, [r7, #12]
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	4313      	orrs	r3, r2
 800a58c:	60fb      	str	r3, [r7, #12]
		res |= (mask << (bits));
 800a58e:	78fb      	ldrb	r3, [r7, #3]
 800a590:	68ba      	ldr	r2, [r7, #8]
 800a592:	fa02 f303 	lsl.w	r3, r2, r3
 800a596:	68fa      	ldr	r2, [r7, #12]
 800a598:	4313      	orrs	r3, r2
 800a59a:	60fb      	str	r3, [r7, #12]
		return res;
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	e000      	b.n	800a5a2 <sign_extend_bits_to_32+0x52>
	}
    return x; //else return value itself
 800a5a0:	687b      	ldr	r3, [r7, #4]
}
 800a5a2:	4618      	mov	r0, r3
 800a5a4:	371c      	adds	r7, #28
 800a5a6:	46bd      	mov	sp, r7
 800a5a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ac:	4770      	bx	lr
	...

0800a5b0 <steps_to_rads>:
	*value = (((*min_value < *value)? *value : *min_value) > *max_value)? *max_value: *value;
}


float steps_to_rads(int32_t steps, int32_t full_steps)
{
 800a5b0:	b580      	push	{r7, lr}
 800a5b2:	b084      	sub	sp, #16
 800a5b4:	af00      	add	r7, sp, #0
 800a5b6:	6078      	str	r0, [r7, #4]
 800a5b8:	6039      	str	r1, [r7, #0]
	float rads = 0;
 800a5ba:	f04f 0300 	mov.w	r3, #0
 800a5be:	60fb      	str	r3, [r7, #12]
	rads = ((float)steps /(float)full_steps) * (M_PI * 2);
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	ee07 3a90 	vmov	s15, r3
 800a5c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a5ca:	683b      	ldr	r3, [r7, #0]
 800a5cc:	ee07 3a90 	vmov	s15, r3
 800a5d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a5d4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800a5d8:	ee16 0a90 	vmov	r0, s13
 800a5dc:	f7f5 ffdc 	bl	8000598 <__aeabi_f2d>
 800a5e0:	a30b      	add	r3, pc, #44	@ (adr r3, 800a610 <steps_to_rads+0x60>)
 800a5e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5e6:	f7f6 f82f 	bl	8000648 <__aeabi_dmul>
 800a5ea:	4602      	mov	r2, r0
 800a5ec:	460b      	mov	r3, r1
 800a5ee:	4610      	mov	r0, r2
 800a5f0:	4619      	mov	r1, r3
 800a5f2:	f7f6 fb21 	bl	8000c38 <__aeabi_d2f>
 800a5f6:	4603      	mov	r3, r0
 800a5f8:	60fb      	str	r3, [r7, #12]
	return rads;
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	ee07 3a90 	vmov	s15, r3
}
 800a600:	eeb0 0a67 	vmov.f32	s0, s15
 800a604:	3710      	adds	r7, #16
 800a606:	46bd      	mov	sp, r7
 800a608:	bd80      	pop	{r7, pc}
 800a60a:	bf00      	nop
 800a60c:	f3af 8000 	nop.w
 800a610:	54442d18 	.word	0x54442d18
 800a614:	401921fb 	.word	0x401921fb

0800a618 <rad_to_steps>:

int32_t rad_to_steps(float rads, int32_t full_steps)
{
 800a618:	b580      	push	{r7, lr}
 800a61a:	b084      	sub	sp, #16
 800a61c:	af00      	add	r7, sp, #0
 800a61e:	ed87 0a01 	vstr	s0, [r7, #4]
 800a622:	6038      	str	r0, [r7, #0]
	int32_t steps = 0;
 800a624:	2300      	movs	r3, #0
 800a626:	60fb      	str	r3, [r7, #12]
	steps = (int32_t)((full_steps * rads)/(M_PI * 2));
 800a628:	683b      	ldr	r3, [r7, #0]
 800a62a:	ee07 3a90 	vmov	s15, r3
 800a62e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a632:	edd7 7a01 	vldr	s15, [r7, #4]
 800a636:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a63a:	ee17 0a90 	vmov	r0, s15
 800a63e:	f7f5 ffab 	bl	8000598 <__aeabi_f2d>
 800a642:	a309      	add	r3, pc, #36	@ (adr r3, 800a668 <rad_to_steps+0x50>)
 800a644:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a648:	f7f6 f928 	bl	800089c <__aeabi_ddiv>
 800a64c:	4602      	mov	r2, r0
 800a64e:	460b      	mov	r3, r1
 800a650:	4610      	mov	r0, r2
 800a652:	4619      	mov	r1, r3
 800a654:	f7f6 faa8 	bl	8000ba8 <__aeabi_d2iz>
 800a658:	4603      	mov	r3, r0
 800a65a:	60fb      	str	r3, [r7, #12]
	return steps;
 800a65c:	68fb      	ldr	r3, [r7, #12]
}
 800a65e:	4618      	mov	r0, r3
 800a660:	3710      	adds	r7, #16
 800a662:	46bd      	mov	sp, r7
 800a664:	bd80      	pop	{r7, pc}
 800a666:	bf00      	nop
 800a668:	54442d18 	.word	0x54442d18
 800a66c:	401921fb 	.word	0x401921fb

0800a670 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800a670:	480d      	ldr	r0, [pc, #52]	@ (800a6a8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800a672:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800a674:	f7ff f9d4 	bl	8009a20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800a678:	480c      	ldr	r0, [pc, #48]	@ (800a6ac <LoopForever+0x6>)
  ldr r1, =_edata
 800a67a:	490d      	ldr	r1, [pc, #52]	@ (800a6b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800a67c:	4a0d      	ldr	r2, [pc, #52]	@ (800a6b4 <LoopForever+0xe>)
  movs r3, #0
 800a67e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800a680:	e002      	b.n	800a688 <LoopCopyDataInit>

0800a682 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800a682:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800a684:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800a686:	3304      	adds	r3, #4

0800a688 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800a688:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800a68a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800a68c:	d3f9      	bcc.n	800a682 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800a68e:	4a0a      	ldr	r2, [pc, #40]	@ (800a6b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 800a690:	4c0a      	ldr	r4, [pc, #40]	@ (800a6bc <LoopForever+0x16>)
  movs r3, #0
 800a692:	2300      	movs	r3, #0
  b LoopFillZerobss
 800a694:	e001      	b.n	800a69a <LoopFillZerobss>

0800a696 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800a696:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800a698:	3204      	adds	r2, #4

0800a69a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800a69a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800a69c:	d3fb      	bcc.n	800a696 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800a69e:	f00a fa8f 	bl	8014bc0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800a6a2:	f7f7 fc6f 	bl	8001f84 <main>

0800a6a6 <LoopForever>:

LoopForever:
    b LoopForever
 800a6a6:	e7fe      	b.n	800a6a6 <LoopForever>
  ldr   r0, =_estack
 800a6a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800a6ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800a6b0:	2000024c 	.word	0x2000024c
  ldr r2, =_sidata
 800a6b4:	08019604 	.word	0x08019604
  ldr r2, =_sbss
 800a6b8:	20000250 	.word	0x20000250
  ldr r4, =_ebss
 800a6bc:	20000b14 	.word	0x20000b14

0800a6c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800a6c0:	e7fe      	b.n	800a6c0 <ADC1_2_IRQHandler>

0800a6c2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800a6c2:	b580      	push	{r7, lr}
 800a6c4:	b082      	sub	sp, #8
 800a6c6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800a6c8:	2300      	movs	r3, #0
 800a6ca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800a6cc:	2003      	movs	r0, #3
 800a6ce:	f000 f95b 	bl	800a988 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800a6d2:	200f      	movs	r0, #15
 800a6d4:	f000 f80e 	bl	800a6f4 <HAL_InitTick>
 800a6d8:	4603      	mov	r3, r0
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d002      	beq.n	800a6e4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800a6de:	2301      	movs	r3, #1
 800a6e0:	71fb      	strb	r3, [r7, #7]
 800a6e2:	e001      	b.n	800a6e8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800a6e4:	f7ff f846 	bl	8009774 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800a6e8:	79fb      	ldrb	r3, [r7, #7]

}
 800a6ea:	4618      	mov	r0, r3
 800a6ec:	3708      	adds	r7, #8
 800a6ee:	46bd      	mov	sp, r7
 800a6f0:	bd80      	pop	{r7, pc}
	...

0800a6f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800a6f4:	b580      	push	{r7, lr}
 800a6f6:	b084      	sub	sp, #16
 800a6f8:	af00      	add	r7, sp, #0
 800a6fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800a6fc:	2300      	movs	r3, #0
 800a6fe:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800a700:	4b16      	ldr	r3, [pc, #88]	@ (800a75c <HAL_InitTick+0x68>)
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	2b00      	cmp	r3, #0
 800a706:	d022      	beq.n	800a74e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800a708:	4b15      	ldr	r3, [pc, #84]	@ (800a760 <HAL_InitTick+0x6c>)
 800a70a:	681a      	ldr	r2, [r3, #0]
 800a70c:	4b13      	ldr	r3, [pc, #76]	@ (800a75c <HAL_InitTick+0x68>)
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800a714:	fbb1 f3f3 	udiv	r3, r1, r3
 800a718:	fbb2 f3f3 	udiv	r3, r2, r3
 800a71c:	4618      	mov	r0, r3
 800a71e:	f000 f966 	bl	800a9ee <HAL_SYSTICK_Config>
 800a722:	4603      	mov	r3, r0
 800a724:	2b00      	cmp	r3, #0
 800a726:	d10f      	bne.n	800a748 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	2b0f      	cmp	r3, #15
 800a72c:	d809      	bhi.n	800a742 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800a72e:	2200      	movs	r2, #0
 800a730:	6879      	ldr	r1, [r7, #4]
 800a732:	f04f 30ff 	mov.w	r0, #4294967295
 800a736:	f000 f932 	bl	800a99e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800a73a:	4a0a      	ldr	r2, [pc, #40]	@ (800a764 <HAL_InitTick+0x70>)
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	6013      	str	r3, [r2, #0]
 800a740:	e007      	b.n	800a752 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800a742:	2301      	movs	r3, #1
 800a744:	73fb      	strb	r3, [r7, #15]
 800a746:	e004      	b.n	800a752 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800a748:	2301      	movs	r3, #1
 800a74a:	73fb      	strb	r3, [r7, #15]
 800a74c:	e001      	b.n	800a752 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800a74e:	2301      	movs	r3, #1
 800a750:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800a752:	7bfb      	ldrb	r3, [r7, #15]
}
 800a754:	4618      	mov	r0, r3
 800a756:	3710      	adds	r7, #16
 800a758:	46bd      	mov	sp, r7
 800a75a:	bd80      	pop	{r7, pc}
 800a75c:	20000080 	.word	0x20000080
 800a760:	20000078 	.word	0x20000078
 800a764:	2000007c 	.word	0x2000007c

0800a768 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800a768:	b480      	push	{r7}
 800a76a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800a76c:	4b05      	ldr	r3, [pc, #20]	@ (800a784 <HAL_IncTick+0x1c>)
 800a76e:	681a      	ldr	r2, [r3, #0]
 800a770:	4b05      	ldr	r3, [pc, #20]	@ (800a788 <HAL_IncTick+0x20>)
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	4413      	add	r3, r2
 800a776:	4a03      	ldr	r2, [pc, #12]	@ (800a784 <HAL_IncTick+0x1c>)
 800a778:	6013      	str	r3, [r2, #0]
}
 800a77a:	bf00      	nop
 800a77c:	46bd      	mov	sp, r7
 800a77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a782:	4770      	bx	lr
 800a784:	2000097c 	.word	0x2000097c
 800a788:	20000080 	.word	0x20000080

0800a78c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800a78c:	b480      	push	{r7}
 800a78e:	af00      	add	r7, sp, #0
  return uwTick;
 800a790:	4b03      	ldr	r3, [pc, #12]	@ (800a7a0 <HAL_GetTick+0x14>)
 800a792:	681b      	ldr	r3, [r3, #0]
}
 800a794:	4618      	mov	r0, r3
 800a796:	46bd      	mov	sp, r7
 800a798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a79c:	4770      	bx	lr
 800a79e:	bf00      	nop
 800a7a0:	2000097c 	.word	0x2000097c

0800a7a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800a7a4:	b580      	push	{r7, lr}
 800a7a6:	b084      	sub	sp, #16
 800a7a8:	af00      	add	r7, sp, #0
 800a7aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800a7ac:	f7ff ffee 	bl	800a78c <HAL_GetTick>
 800a7b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7bc:	d004      	beq.n	800a7c8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800a7be:	4b09      	ldr	r3, [pc, #36]	@ (800a7e4 <HAL_Delay+0x40>)
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	68fa      	ldr	r2, [r7, #12]
 800a7c4:	4413      	add	r3, r2
 800a7c6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800a7c8:	bf00      	nop
 800a7ca:	f7ff ffdf 	bl	800a78c <HAL_GetTick>
 800a7ce:	4602      	mov	r2, r0
 800a7d0:	68bb      	ldr	r3, [r7, #8]
 800a7d2:	1ad3      	subs	r3, r2, r3
 800a7d4:	68fa      	ldr	r2, [r7, #12]
 800a7d6:	429a      	cmp	r2, r3
 800a7d8:	d8f7      	bhi.n	800a7ca <HAL_Delay+0x26>
  {
  }
}
 800a7da:	bf00      	nop
 800a7dc:	bf00      	nop
 800a7de:	3710      	adds	r7, #16
 800a7e0:	46bd      	mov	sp, r7
 800a7e2:	bd80      	pop	{r7, pc}
 800a7e4:	20000080 	.word	0x20000080

0800a7e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a7e8:	b480      	push	{r7}
 800a7ea:	b085      	sub	sp, #20
 800a7ec:	af00      	add	r7, sp, #0
 800a7ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	f003 0307 	and.w	r3, r3, #7
 800a7f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a7f8:	4b0c      	ldr	r3, [pc, #48]	@ (800a82c <__NVIC_SetPriorityGrouping+0x44>)
 800a7fa:	68db      	ldr	r3, [r3, #12]
 800a7fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a7fe:	68ba      	ldr	r2, [r7, #8]
 800a800:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800a804:	4013      	ands	r3, r2
 800a806:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a80c:	68bb      	ldr	r3, [r7, #8]
 800a80e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a810:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800a814:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a818:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a81a:	4a04      	ldr	r2, [pc, #16]	@ (800a82c <__NVIC_SetPriorityGrouping+0x44>)
 800a81c:	68bb      	ldr	r3, [r7, #8]
 800a81e:	60d3      	str	r3, [r2, #12]
}
 800a820:	bf00      	nop
 800a822:	3714      	adds	r7, #20
 800a824:	46bd      	mov	sp, r7
 800a826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a82a:	4770      	bx	lr
 800a82c:	e000ed00 	.word	0xe000ed00

0800a830 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a830:	b480      	push	{r7}
 800a832:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a834:	4b04      	ldr	r3, [pc, #16]	@ (800a848 <__NVIC_GetPriorityGrouping+0x18>)
 800a836:	68db      	ldr	r3, [r3, #12]
 800a838:	0a1b      	lsrs	r3, r3, #8
 800a83a:	f003 0307 	and.w	r3, r3, #7
}
 800a83e:	4618      	mov	r0, r3
 800a840:	46bd      	mov	sp, r7
 800a842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a846:	4770      	bx	lr
 800a848:	e000ed00 	.word	0xe000ed00

0800a84c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a84c:	b480      	push	{r7}
 800a84e:	b083      	sub	sp, #12
 800a850:	af00      	add	r7, sp, #0
 800a852:	4603      	mov	r3, r0
 800a854:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a856:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	db0b      	blt.n	800a876 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a85e:	79fb      	ldrb	r3, [r7, #7]
 800a860:	f003 021f 	and.w	r2, r3, #31
 800a864:	4907      	ldr	r1, [pc, #28]	@ (800a884 <__NVIC_EnableIRQ+0x38>)
 800a866:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a86a:	095b      	lsrs	r3, r3, #5
 800a86c:	2001      	movs	r0, #1
 800a86e:	fa00 f202 	lsl.w	r2, r0, r2
 800a872:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800a876:	bf00      	nop
 800a878:	370c      	adds	r7, #12
 800a87a:	46bd      	mov	sp, r7
 800a87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a880:	4770      	bx	lr
 800a882:	bf00      	nop
 800a884:	e000e100 	.word	0xe000e100

0800a888 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a888:	b480      	push	{r7}
 800a88a:	b083      	sub	sp, #12
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	4603      	mov	r3, r0
 800a890:	6039      	str	r1, [r7, #0]
 800a892:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a894:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a898:	2b00      	cmp	r3, #0
 800a89a:	db0a      	blt.n	800a8b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a89c:	683b      	ldr	r3, [r7, #0]
 800a89e:	b2da      	uxtb	r2, r3
 800a8a0:	490c      	ldr	r1, [pc, #48]	@ (800a8d4 <__NVIC_SetPriority+0x4c>)
 800a8a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a8a6:	0112      	lsls	r2, r2, #4
 800a8a8:	b2d2      	uxtb	r2, r2
 800a8aa:	440b      	add	r3, r1
 800a8ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a8b0:	e00a      	b.n	800a8c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a8b2:	683b      	ldr	r3, [r7, #0]
 800a8b4:	b2da      	uxtb	r2, r3
 800a8b6:	4908      	ldr	r1, [pc, #32]	@ (800a8d8 <__NVIC_SetPriority+0x50>)
 800a8b8:	79fb      	ldrb	r3, [r7, #7]
 800a8ba:	f003 030f 	and.w	r3, r3, #15
 800a8be:	3b04      	subs	r3, #4
 800a8c0:	0112      	lsls	r2, r2, #4
 800a8c2:	b2d2      	uxtb	r2, r2
 800a8c4:	440b      	add	r3, r1
 800a8c6:	761a      	strb	r2, [r3, #24]
}
 800a8c8:	bf00      	nop
 800a8ca:	370c      	adds	r7, #12
 800a8cc:	46bd      	mov	sp, r7
 800a8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d2:	4770      	bx	lr
 800a8d4:	e000e100 	.word	0xe000e100
 800a8d8:	e000ed00 	.word	0xe000ed00

0800a8dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a8dc:	b480      	push	{r7}
 800a8de:	b089      	sub	sp, #36	@ 0x24
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	60f8      	str	r0, [r7, #12]
 800a8e4:	60b9      	str	r1, [r7, #8]
 800a8e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	f003 0307 	and.w	r3, r3, #7
 800a8ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a8f0:	69fb      	ldr	r3, [r7, #28]
 800a8f2:	f1c3 0307 	rsb	r3, r3, #7
 800a8f6:	2b04      	cmp	r3, #4
 800a8f8:	bf28      	it	cs
 800a8fa:	2304      	movcs	r3, #4
 800a8fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a8fe:	69fb      	ldr	r3, [r7, #28]
 800a900:	3304      	adds	r3, #4
 800a902:	2b06      	cmp	r3, #6
 800a904:	d902      	bls.n	800a90c <NVIC_EncodePriority+0x30>
 800a906:	69fb      	ldr	r3, [r7, #28]
 800a908:	3b03      	subs	r3, #3
 800a90a:	e000      	b.n	800a90e <NVIC_EncodePriority+0x32>
 800a90c:	2300      	movs	r3, #0
 800a90e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a910:	f04f 32ff 	mov.w	r2, #4294967295
 800a914:	69bb      	ldr	r3, [r7, #24]
 800a916:	fa02 f303 	lsl.w	r3, r2, r3
 800a91a:	43da      	mvns	r2, r3
 800a91c:	68bb      	ldr	r3, [r7, #8]
 800a91e:	401a      	ands	r2, r3
 800a920:	697b      	ldr	r3, [r7, #20]
 800a922:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a924:	f04f 31ff 	mov.w	r1, #4294967295
 800a928:	697b      	ldr	r3, [r7, #20]
 800a92a:	fa01 f303 	lsl.w	r3, r1, r3
 800a92e:	43d9      	mvns	r1, r3
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a934:	4313      	orrs	r3, r2
         );
}
 800a936:	4618      	mov	r0, r3
 800a938:	3724      	adds	r7, #36	@ 0x24
 800a93a:	46bd      	mov	sp, r7
 800a93c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a940:	4770      	bx	lr
	...

0800a944 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a944:	b580      	push	{r7, lr}
 800a946:	b082      	sub	sp, #8
 800a948:	af00      	add	r7, sp, #0
 800a94a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	3b01      	subs	r3, #1
 800a950:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a954:	d301      	bcc.n	800a95a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a956:	2301      	movs	r3, #1
 800a958:	e00f      	b.n	800a97a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a95a:	4a0a      	ldr	r2, [pc, #40]	@ (800a984 <SysTick_Config+0x40>)
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	3b01      	subs	r3, #1
 800a960:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a962:	210f      	movs	r1, #15
 800a964:	f04f 30ff 	mov.w	r0, #4294967295
 800a968:	f7ff ff8e 	bl	800a888 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a96c:	4b05      	ldr	r3, [pc, #20]	@ (800a984 <SysTick_Config+0x40>)
 800a96e:	2200      	movs	r2, #0
 800a970:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a972:	4b04      	ldr	r3, [pc, #16]	@ (800a984 <SysTick_Config+0x40>)
 800a974:	2207      	movs	r2, #7
 800a976:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a978:	2300      	movs	r3, #0
}
 800a97a:	4618      	mov	r0, r3
 800a97c:	3708      	adds	r7, #8
 800a97e:	46bd      	mov	sp, r7
 800a980:	bd80      	pop	{r7, pc}
 800a982:	bf00      	nop
 800a984:	e000e010 	.word	0xe000e010

0800a988 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a988:	b580      	push	{r7, lr}
 800a98a:	b082      	sub	sp, #8
 800a98c:	af00      	add	r7, sp, #0
 800a98e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a990:	6878      	ldr	r0, [r7, #4]
 800a992:	f7ff ff29 	bl	800a7e8 <__NVIC_SetPriorityGrouping>
}
 800a996:	bf00      	nop
 800a998:	3708      	adds	r7, #8
 800a99a:	46bd      	mov	sp, r7
 800a99c:	bd80      	pop	{r7, pc}

0800a99e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a99e:	b580      	push	{r7, lr}
 800a9a0:	b086      	sub	sp, #24
 800a9a2:	af00      	add	r7, sp, #0
 800a9a4:	4603      	mov	r3, r0
 800a9a6:	60b9      	str	r1, [r7, #8]
 800a9a8:	607a      	str	r2, [r7, #4]
 800a9aa:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800a9ac:	f7ff ff40 	bl	800a830 <__NVIC_GetPriorityGrouping>
 800a9b0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a9b2:	687a      	ldr	r2, [r7, #4]
 800a9b4:	68b9      	ldr	r1, [r7, #8]
 800a9b6:	6978      	ldr	r0, [r7, #20]
 800a9b8:	f7ff ff90 	bl	800a8dc <NVIC_EncodePriority>
 800a9bc:	4602      	mov	r2, r0
 800a9be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a9c2:	4611      	mov	r1, r2
 800a9c4:	4618      	mov	r0, r3
 800a9c6:	f7ff ff5f 	bl	800a888 <__NVIC_SetPriority>
}
 800a9ca:	bf00      	nop
 800a9cc:	3718      	adds	r7, #24
 800a9ce:	46bd      	mov	sp, r7
 800a9d0:	bd80      	pop	{r7, pc}

0800a9d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a9d2:	b580      	push	{r7, lr}
 800a9d4:	b082      	sub	sp, #8
 800a9d6:	af00      	add	r7, sp, #0
 800a9d8:	4603      	mov	r3, r0
 800a9da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a9dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a9e0:	4618      	mov	r0, r3
 800a9e2:	f7ff ff33 	bl	800a84c <__NVIC_EnableIRQ>
}
 800a9e6:	bf00      	nop
 800a9e8:	3708      	adds	r7, #8
 800a9ea:	46bd      	mov	sp, r7
 800a9ec:	bd80      	pop	{r7, pc}

0800a9ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a9ee:	b580      	push	{r7, lr}
 800a9f0:	b082      	sub	sp, #8
 800a9f2:	af00      	add	r7, sp, #0
 800a9f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a9f6:	6878      	ldr	r0, [r7, #4]
 800a9f8:	f7ff ffa4 	bl	800a944 <SysTick_Config>
 800a9fc:	4603      	mov	r3, r0
}
 800a9fe:	4618      	mov	r0, r3
 800aa00:	3708      	adds	r7, #8
 800aa02:	46bd      	mov	sp, r7
 800aa04:	bd80      	pop	{r7, pc}
	...

0800aa08 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800aa08:	b580      	push	{r7, lr}
 800aa0a:	b084      	sub	sp, #16
 800aa0c:	af00      	add	r7, sp, #0
 800aa0e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d101      	bne.n	800aa1a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800aa16:	2301      	movs	r3, #1
 800aa18:	e08d      	b.n	800ab36 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	461a      	mov	r2, r3
 800aa20:	4b47      	ldr	r3, [pc, #284]	@ (800ab40 <HAL_DMA_Init+0x138>)
 800aa22:	429a      	cmp	r2, r3
 800aa24:	d80f      	bhi.n	800aa46 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	461a      	mov	r2, r3
 800aa2c:	4b45      	ldr	r3, [pc, #276]	@ (800ab44 <HAL_DMA_Init+0x13c>)
 800aa2e:	4413      	add	r3, r2
 800aa30:	4a45      	ldr	r2, [pc, #276]	@ (800ab48 <HAL_DMA_Init+0x140>)
 800aa32:	fba2 2303 	umull	r2, r3, r2, r3
 800aa36:	091b      	lsrs	r3, r3, #4
 800aa38:	009a      	lsls	r2, r3, #2
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	4a42      	ldr	r2, [pc, #264]	@ (800ab4c <HAL_DMA_Init+0x144>)
 800aa42:	641a      	str	r2, [r3, #64]	@ 0x40
 800aa44:	e00e      	b.n	800aa64 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	461a      	mov	r2, r3
 800aa4c:	4b40      	ldr	r3, [pc, #256]	@ (800ab50 <HAL_DMA_Init+0x148>)
 800aa4e:	4413      	add	r3, r2
 800aa50:	4a3d      	ldr	r2, [pc, #244]	@ (800ab48 <HAL_DMA_Init+0x140>)
 800aa52:	fba2 2303 	umull	r2, r3, r2, r3
 800aa56:	091b      	lsrs	r3, r3, #4
 800aa58:	009a      	lsls	r2, r3, #2
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	4a3c      	ldr	r2, [pc, #240]	@ (800ab54 <HAL_DMA_Init+0x14c>)
 800aa62:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	2202      	movs	r2, #2
 800aa68:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800aa7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa7e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800aa88:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	691b      	ldr	r3, [r3, #16]
 800aa8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800aa94:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	699b      	ldr	r3, [r3, #24]
 800aa9a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800aaa0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	6a1b      	ldr	r3, [r3, #32]
 800aaa6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800aaa8:	68fa      	ldr	r2, [r7, #12]
 800aaaa:	4313      	orrs	r3, r2
 800aaac:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	68fa      	ldr	r2, [r7, #12]
 800aab4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800aab6:	6878      	ldr	r0, [r7, #4]
 800aab8:	f000 f9cc 	bl	800ae54 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	689b      	ldr	r3, [r3, #8]
 800aac0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800aac4:	d102      	bne.n	800aacc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	2200      	movs	r2, #0
 800aaca:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	685a      	ldr	r2, [r3, #4]
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aad4:	b2d2      	uxtb	r2, r2
 800aad6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aadc:	687a      	ldr	r2, [r7, #4]
 800aade:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800aae0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	685b      	ldr	r3, [r3, #4]
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d010      	beq.n	800ab0c <HAL_DMA_Init+0x104>
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	685b      	ldr	r3, [r3, #4]
 800aaee:	2b04      	cmp	r3, #4
 800aaf0:	d80c      	bhi.n	800ab0c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800aaf2:	6878      	ldr	r0, [r7, #4]
 800aaf4:	f000 f9ec 	bl	800aed0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aafc:	2200      	movs	r2, #0
 800aafe:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ab04:	687a      	ldr	r2, [r7, #4]
 800ab06:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800ab08:	605a      	str	r2, [r3, #4]
 800ab0a:	e008      	b.n	800ab1e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	2200      	movs	r2, #0
 800ab10:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	2200      	movs	r2, #0
 800ab16:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	2200      	movs	r2, #0
 800ab1c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	2200      	movs	r2, #0
 800ab22:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	2201      	movs	r2, #1
 800ab28:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	2200      	movs	r2, #0
 800ab30:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800ab34:	2300      	movs	r3, #0
}
 800ab36:	4618      	mov	r0, r3
 800ab38:	3710      	adds	r7, #16
 800ab3a:	46bd      	mov	sp, r7
 800ab3c:	bd80      	pop	{r7, pc}
 800ab3e:	bf00      	nop
 800ab40:	40020407 	.word	0x40020407
 800ab44:	bffdfff8 	.word	0xbffdfff8
 800ab48:	cccccccd 	.word	0xcccccccd
 800ab4c:	40020000 	.word	0x40020000
 800ab50:	bffdfbf8 	.word	0xbffdfbf8
 800ab54:	40020400 	.word	0x40020400

0800ab58 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800ab58:	b480      	push	{r7}
 800ab5a:	b085      	sub	sp, #20
 800ab5c:	af00      	add	r7, sp, #0
 800ab5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ab60:	2300      	movs	r3, #0
 800ab62:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800ab6a:	b2db      	uxtb	r3, r3
 800ab6c:	2b02      	cmp	r3, #2
 800ab6e:	d005      	beq.n	800ab7c <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	2204      	movs	r2, #4
 800ab74:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800ab76:	2301      	movs	r3, #1
 800ab78:	73fb      	strb	r3, [r7, #15]
 800ab7a:	e037      	b.n	800abec <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	681a      	ldr	r2, [r3, #0]
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	f022 020e 	bic.w	r2, r2, #14
 800ab8a:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ab90:	681a      	ldr	r2, [r3, #0]
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ab96:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ab9a:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	681a      	ldr	r2, [r3, #0]
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	f022 0201 	bic.w	r2, r2, #1
 800abaa:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800abb0:	f003 021f 	and.w	r2, r3, #31
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800abb8:	2101      	movs	r1, #1
 800abba:	fa01 f202 	lsl.w	r2, r1, r2
 800abbe:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800abc4:	687a      	ldr	r2, [r7, #4]
 800abc6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800abc8:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d00c      	beq.n	800abec <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800abd6:	681a      	ldr	r2, [r3, #0]
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800abdc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800abe0:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800abe6:	687a      	ldr	r2, [r7, #4]
 800abe8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800abea:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	2201      	movs	r2, #1
 800abf0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	2200      	movs	r2, #0
 800abf8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800abfc:	7bfb      	ldrb	r3, [r7, #15]
}
 800abfe:	4618      	mov	r0, r3
 800ac00:	3714      	adds	r7, #20
 800ac02:	46bd      	mov	sp, r7
 800ac04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac08:	4770      	bx	lr

0800ac0a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800ac0a:	b580      	push	{r7, lr}
 800ac0c:	b084      	sub	sp, #16
 800ac0e:	af00      	add	r7, sp, #0
 800ac10:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ac12:	2300      	movs	r3, #0
 800ac14:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800ac1c:	b2db      	uxtb	r3, r3
 800ac1e:	2b02      	cmp	r3, #2
 800ac20:	d00d      	beq.n	800ac3e <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	2204      	movs	r2, #4
 800ac26:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	2201      	movs	r2, #1
 800ac2c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	2200      	movs	r2, #0
 800ac34:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800ac38:	2301      	movs	r3, #1
 800ac3a:	73fb      	strb	r3, [r7, #15]
 800ac3c:	e047      	b.n	800acce <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	681a      	ldr	r2, [r3, #0]
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	f022 020e 	bic.w	r2, r2, #14
 800ac4c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	681a      	ldr	r2, [r3, #0]
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	f022 0201 	bic.w	r2, r2, #1
 800ac5c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ac62:	681a      	ldr	r2, [r3, #0]
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ac68:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ac6c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac72:	f003 021f 	and.w	r2, r3, #31
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac7a:	2101      	movs	r1, #1
 800ac7c:	fa01 f202 	lsl.w	r2, r1, r2
 800ac80:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ac86:	687a      	ldr	r2, [r7, #4]
 800ac88:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800ac8a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d00c      	beq.n	800acae <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac98:	681a      	ldr	r2, [r3, #0]
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac9e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800aca2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aca8:	687a      	ldr	r2, [r7, #4]
 800acaa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800acac:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	2201      	movs	r2, #1
 800acb2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	2200      	movs	r2, #0
 800acba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d003      	beq.n	800acce <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acca:	6878      	ldr	r0, [r7, #4]
 800accc:	4798      	blx	r3
    }
  }
  return status;
 800acce:	7bfb      	ldrb	r3, [r7, #15]
}
 800acd0:	4618      	mov	r0, r3
 800acd2:	3710      	adds	r7, #16
 800acd4:	46bd      	mov	sp, r7
 800acd6:	bd80      	pop	{r7, pc}

0800acd8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800acd8:	b580      	push	{r7, lr}
 800acda:	b084      	sub	sp, #16
 800acdc:	af00      	add	r7, sp, #0
 800acde:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800acf4:	f003 031f 	and.w	r3, r3, #31
 800acf8:	2204      	movs	r2, #4
 800acfa:	409a      	lsls	r2, r3
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	4013      	ands	r3, r2
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d026      	beq.n	800ad52 <HAL_DMA_IRQHandler+0x7a>
 800ad04:	68bb      	ldr	r3, [r7, #8]
 800ad06:	f003 0304 	and.w	r3, r3, #4
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d021      	beq.n	800ad52 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	f003 0320 	and.w	r3, r3, #32
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d107      	bne.n	800ad2c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	681a      	ldr	r2, [r3, #0]
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	f022 0204 	bic.w	r2, r2, #4
 800ad2a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad30:	f003 021f 	and.w	r2, r3, #31
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad38:	2104      	movs	r1, #4
 800ad3a:	fa01 f202 	lsl.w	r2, r1, r2
 800ad3e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d071      	beq.n	800ae2c <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad4c:	6878      	ldr	r0, [r7, #4]
 800ad4e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800ad50:	e06c      	b.n	800ae2c <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad56:	f003 031f 	and.w	r3, r3, #31
 800ad5a:	2202      	movs	r2, #2
 800ad5c:	409a      	lsls	r2, r3
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	4013      	ands	r3, r2
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d02e      	beq.n	800adc4 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800ad66:	68bb      	ldr	r3, [r7, #8]
 800ad68:	f003 0302 	and.w	r3, r3, #2
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d029      	beq.n	800adc4 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	f003 0320 	and.w	r3, r3, #32
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d10b      	bne.n	800ad96 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	681a      	ldr	r2, [r3, #0]
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	f022 020a 	bic.w	r2, r2, #10
 800ad8c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	2201      	movs	r2, #1
 800ad92:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad9a:	f003 021f 	and.w	r2, r3, #31
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ada2:	2102      	movs	r1, #2
 800ada4:	fa01 f202 	lsl.w	r2, r1, r2
 800ada8:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	2200      	movs	r2, #0
 800adae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d038      	beq.n	800ae2c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adbe:	6878      	ldr	r0, [r7, #4]
 800adc0:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800adc2:	e033      	b.n	800ae2c <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800adc8:	f003 031f 	and.w	r3, r3, #31
 800adcc:	2208      	movs	r2, #8
 800adce:	409a      	lsls	r2, r3
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	4013      	ands	r3, r2
 800add4:	2b00      	cmp	r3, #0
 800add6:	d02a      	beq.n	800ae2e <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800add8:	68bb      	ldr	r3, [r7, #8]
 800adda:	f003 0308 	and.w	r3, r3, #8
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d025      	beq.n	800ae2e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	681a      	ldr	r2, [r3, #0]
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	f022 020e 	bic.w	r2, r2, #14
 800adf0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800adf6:	f003 021f 	and.w	r2, r3, #31
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800adfe:	2101      	movs	r1, #1
 800ae00:	fa01 f202 	lsl.w	r2, r1, r2
 800ae04:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	2201      	movs	r2, #1
 800ae0a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	2201      	movs	r2, #1
 800ae10:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	2200      	movs	r2, #0
 800ae18:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d004      	beq.n	800ae2e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae28:	6878      	ldr	r0, [r7, #4]
 800ae2a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800ae2c:	bf00      	nop
 800ae2e:	bf00      	nop
}
 800ae30:	3710      	adds	r7, #16
 800ae32:	46bd      	mov	sp, r7
 800ae34:	bd80      	pop	{r7, pc}

0800ae36 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800ae36:	b480      	push	{r7}
 800ae38:	b083      	sub	sp, #12
 800ae3a:	af00      	add	r7, sp, #0
 800ae3c:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800ae44:	b2db      	uxtb	r3, r3
}
 800ae46:	4618      	mov	r0, r3
 800ae48:	370c      	adds	r7, #12
 800ae4a:	46bd      	mov	sp, r7
 800ae4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae50:	4770      	bx	lr
	...

0800ae54 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800ae54:	b480      	push	{r7}
 800ae56:	b087      	sub	sp, #28
 800ae58:	af00      	add	r7, sp, #0
 800ae5a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	461a      	mov	r2, r3
 800ae62:	4b16      	ldr	r3, [pc, #88]	@ (800aebc <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800ae64:	429a      	cmp	r2, r3
 800ae66:	d802      	bhi.n	800ae6e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800ae68:	4b15      	ldr	r3, [pc, #84]	@ (800aec0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800ae6a:	617b      	str	r3, [r7, #20]
 800ae6c:	e001      	b.n	800ae72 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800ae6e:	4b15      	ldr	r3, [pc, #84]	@ (800aec4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800ae70:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800ae72:	697b      	ldr	r3, [r7, #20]
 800ae74:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	b2db      	uxtb	r3, r3
 800ae7c:	3b08      	subs	r3, #8
 800ae7e:	4a12      	ldr	r2, [pc, #72]	@ (800aec8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800ae80:	fba2 2303 	umull	r2, r3, r2, r3
 800ae84:	091b      	lsrs	r3, r3, #4
 800ae86:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae8c:	089b      	lsrs	r3, r3, #2
 800ae8e:	009a      	lsls	r2, r3, #2
 800ae90:	693b      	ldr	r3, [r7, #16]
 800ae92:	4413      	add	r3, r2
 800ae94:	461a      	mov	r2, r3
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	4a0b      	ldr	r2, [pc, #44]	@ (800aecc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800ae9e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	f003 031f 	and.w	r3, r3, #31
 800aea6:	2201      	movs	r2, #1
 800aea8:	409a      	lsls	r2, r3
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800aeae:	bf00      	nop
 800aeb0:	371c      	adds	r7, #28
 800aeb2:	46bd      	mov	sp, r7
 800aeb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb8:	4770      	bx	lr
 800aeba:	bf00      	nop
 800aebc:	40020407 	.word	0x40020407
 800aec0:	40020800 	.word	0x40020800
 800aec4:	40020820 	.word	0x40020820
 800aec8:	cccccccd 	.word	0xcccccccd
 800aecc:	40020880 	.word	0x40020880

0800aed0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800aed0:	b480      	push	{r7}
 800aed2:	b085      	sub	sp, #20
 800aed4:	af00      	add	r7, sp, #0
 800aed6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	685b      	ldr	r3, [r3, #4]
 800aedc:	b2db      	uxtb	r3, r3
 800aede:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800aee0:	68fa      	ldr	r2, [r7, #12]
 800aee2:	4b0b      	ldr	r3, [pc, #44]	@ (800af10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800aee4:	4413      	add	r3, r2
 800aee6:	009b      	lsls	r3, r3, #2
 800aee8:	461a      	mov	r2, r3
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	4a08      	ldr	r2, [pc, #32]	@ (800af14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800aef2:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	3b01      	subs	r3, #1
 800aef8:	f003 031f 	and.w	r3, r3, #31
 800aefc:	2201      	movs	r2, #1
 800aefe:	409a      	lsls	r2, r3
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800af04:	bf00      	nop
 800af06:	3714      	adds	r7, #20
 800af08:	46bd      	mov	sp, r7
 800af0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af0e:	4770      	bx	lr
 800af10:	1000823f 	.word	0x1000823f
 800af14:	40020940 	.word	0x40020940

0800af18 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800af18:	b580      	push	{r7, lr}
 800af1a:	b084      	sub	sp, #16
 800af1c:	af00      	add	r7, sp, #0
 800af1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	2b00      	cmp	r3, #0
 800af24:	d101      	bne.n	800af2a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800af26:	2301      	movs	r3, #1
 800af28:	e147      	b.n	800b1ba <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800af30:	b2db      	uxtb	r3, r3
 800af32:	2b00      	cmp	r3, #0
 800af34:	d106      	bne.n	800af44 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	2200      	movs	r2, #0
 800af3a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800af3e:	6878      	ldr	r0, [r7, #4]
 800af40:	f7f6 fd38 	bl	80019b4 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	699a      	ldr	r2, [r3, #24]
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	f022 0210 	bic.w	r2, r2, #16
 800af52:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800af54:	f7ff fc1a 	bl	800a78c <HAL_GetTick>
 800af58:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800af5a:	e012      	b.n	800af82 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800af5c:	f7ff fc16 	bl	800a78c <HAL_GetTick>
 800af60:	4602      	mov	r2, r0
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	1ad3      	subs	r3, r2, r3
 800af66:	2b0a      	cmp	r3, #10
 800af68:	d90b      	bls.n	800af82 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800af6e:	f043 0201 	orr.w	r2, r3, #1
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	2203      	movs	r2, #3
 800af7a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800af7e:	2301      	movs	r3, #1
 800af80:	e11b      	b.n	800b1ba <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	699b      	ldr	r3, [r3, #24]
 800af88:	f003 0308 	and.w	r3, r3, #8
 800af8c:	2b08      	cmp	r3, #8
 800af8e:	d0e5      	beq.n	800af5c <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	699a      	ldr	r2, [r3, #24]
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	f042 0201 	orr.w	r2, r2, #1
 800af9e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800afa0:	f7ff fbf4 	bl	800a78c <HAL_GetTick>
 800afa4:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800afa6:	e012      	b.n	800afce <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800afa8:	f7ff fbf0 	bl	800a78c <HAL_GetTick>
 800afac:	4602      	mov	r2, r0
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	1ad3      	subs	r3, r2, r3
 800afb2:	2b0a      	cmp	r3, #10
 800afb4:	d90b      	bls.n	800afce <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800afba:	f043 0201 	orr.w	r2, r3, #1
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	2203      	movs	r2, #3
 800afc6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800afca:	2301      	movs	r3, #1
 800afcc:	e0f5      	b.n	800b1ba <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	699b      	ldr	r3, [r3, #24]
 800afd4:	f003 0301 	and.w	r3, r3, #1
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d0e5      	beq.n	800afa8 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	699a      	ldr	r2, [r3, #24]
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	f042 0202 	orr.w	r2, r2, #2
 800afea:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	4a74      	ldr	r2, [pc, #464]	@ (800b1c4 <HAL_FDCAN_Init+0x2ac>)
 800aff2:	4293      	cmp	r3, r2
 800aff4:	d103      	bne.n	800affe <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800aff6:	4a74      	ldr	r2, [pc, #464]	@ (800b1c8 <HAL_FDCAN_Init+0x2b0>)
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	685b      	ldr	r3, [r3, #4]
 800affc:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	7c1b      	ldrb	r3, [r3, #16]
 800b002:	2b01      	cmp	r3, #1
 800b004:	d108      	bne.n	800b018 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	699a      	ldr	r2, [r3, #24]
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b014:	619a      	str	r2, [r3, #24]
 800b016:	e007      	b.n	800b028 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	699a      	ldr	r2, [r3, #24]
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b026:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	7c5b      	ldrb	r3, [r3, #17]
 800b02c:	2b01      	cmp	r3, #1
 800b02e:	d108      	bne.n	800b042 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	699a      	ldr	r2, [r3, #24]
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b03e:	619a      	str	r2, [r3, #24]
 800b040:	e007      	b.n	800b052 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	699a      	ldr	r2, [r3, #24]
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800b050:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	7c9b      	ldrb	r3, [r3, #18]
 800b056:	2b01      	cmp	r3, #1
 800b058:	d108      	bne.n	800b06c <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	699a      	ldr	r2, [r3, #24]
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b068:	619a      	str	r2, [r3, #24]
 800b06a:	e007      	b.n	800b07c <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	699a      	ldr	r2, [r3, #24]
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b07a:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	699b      	ldr	r3, [r3, #24]
 800b082:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	689a      	ldr	r2, [r3, #8]
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	430a      	orrs	r2, r1
 800b090:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	699a      	ldr	r2, [r3, #24]
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800b0a0:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	691a      	ldr	r2, [r3, #16]
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	f022 0210 	bic.w	r2, r2, #16
 800b0b0:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	68db      	ldr	r3, [r3, #12]
 800b0b6:	2b01      	cmp	r3, #1
 800b0b8:	d108      	bne.n	800b0cc <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	699a      	ldr	r2, [r3, #24]
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	f042 0204 	orr.w	r2, r2, #4
 800b0c8:	619a      	str	r2, [r3, #24]
 800b0ca:	e02c      	b.n	800b126 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	68db      	ldr	r3, [r3, #12]
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d028      	beq.n	800b126 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	68db      	ldr	r3, [r3, #12]
 800b0d8:	2b02      	cmp	r3, #2
 800b0da:	d01c      	beq.n	800b116 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	699a      	ldr	r2, [r3, #24]
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800b0ea:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	691a      	ldr	r2, [r3, #16]
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	f042 0210 	orr.w	r2, r2, #16
 800b0fa:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	68db      	ldr	r3, [r3, #12]
 800b100:	2b03      	cmp	r3, #3
 800b102:	d110      	bne.n	800b126 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	699a      	ldr	r2, [r3, #24]
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	f042 0220 	orr.w	r2, r2, #32
 800b112:	619a      	str	r2, [r3, #24]
 800b114:	e007      	b.n	800b126 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	699a      	ldr	r2, [r3, #24]
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	f042 0220 	orr.w	r2, r2, #32
 800b124:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	699b      	ldr	r3, [r3, #24]
 800b12a:	3b01      	subs	r3, #1
 800b12c:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	69db      	ldr	r3, [r3, #28]
 800b132:	3b01      	subs	r3, #1
 800b134:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800b136:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	6a1b      	ldr	r3, [r3, #32]
 800b13c:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800b13e:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	695b      	ldr	r3, [r3, #20]
 800b146:	3b01      	subs	r3, #1
 800b148:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800b14e:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800b150:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	689b      	ldr	r3, [r3, #8]
 800b156:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b15a:	d115      	bne.n	800b188 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b160:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b166:	3b01      	subs	r3, #1
 800b168:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800b16a:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b170:	3b01      	subs	r3, #1
 800b172:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800b174:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b17c:	3b01      	subs	r3, #1
 800b17e:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800b184:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800b186:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	430a      	orrs	r2, r1
 800b19a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800b19e:	6878      	ldr	r0, [r7, #4]
 800b1a0:	f000 fa58 	bl	800b654 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	2200      	movs	r2, #0
 800b1a8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	2200      	movs	r2, #0
 800b1ae:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	2201      	movs	r2, #1
 800b1b4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 800b1b8:	2300      	movs	r3, #0
}
 800b1ba:	4618      	mov	r0, r3
 800b1bc:	3710      	adds	r7, #16
 800b1be:	46bd      	mov	sp, r7
 800b1c0:	bd80      	pop	{r7, pc}
 800b1c2:	bf00      	nop
 800b1c4:	40006400 	.word	0x40006400
 800b1c8:	40006500 	.word	0x40006500

0800b1cc <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 800b1cc:	b480      	push	{r7}
 800b1ce:	b087      	sub	sp, #28
 800b1d0:	af00      	add	r7, sp, #0
 800b1d2:	6078      	str	r0, [r7, #4]
 800b1d4:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800b1dc:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800b1de:	7dfb      	ldrb	r3, [r7, #23]
 800b1e0:	2b01      	cmp	r3, #1
 800b1e2:	d002      	beq.n	800b1ea <HAL_FDCAN_ConfigFilter+0x1e>
 800b1e4:	7dfb      	ldrb	r3, [r7, #23]
 800b1e6:	2b02      	cmp	r3, #2
 800b1e8:	d13d      	bne.n	800b266 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800b1ea:	683b      	ldr	r3, [r7, #0]
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d119      	bne.n	800b226 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800b1f2:	683b      	ldr	r3, [r7, #0]
 800b1f4:	689b      	ldr	r3, [r3, #8]
 800b1f6:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 800b1f8:	683b      	ldr	r3, [r7, #0]
 800b1fa:	68db      	ldr	r3, [r3, #12]
 800b1fc:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800b1fe:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 800b200:	683b      	ldr	r3, [r7, #0]
 800b202:	691b      	ldr	r3, [r3, #16]
 800b204:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 800b206:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 800b208:	683b      	ldr	r3, [r7, #0]
 800b20a:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800b20c:	4313      	orrs	r3, r2
 800b20e:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b214:	683b      	ldr	r3, [r7, #0]
 800b216:	685b      	ldr	r3, [r3, #4]
 800b218:	009b      	lsls	r3, r3, #2
 800b21a:	4413      	add	r3, r2
 800b21c:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800b21e:	68bb      	ldr	r3, [r7, #8]
 800b220:	693a      	ldr	r2, [r7, #16]
 800b222:	601a      	str	r2, [r3, #0]
 800b224:	e01d      	b.n	800b262 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800b226:	683b      	ldr	r3, [r7, #0]
 800b228:	68db      	ldr	r3, [r3, #12]
 800b22a:	075a      	lsls	r2, r3, #29
 800b22c:	683b      	ldr	r3, [r7, #0]
 800b22e:	691b      	ldr	r3, [r3, #16]
 800b230:	4313      	orrs	r3, r2
 800b232:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800b234:	683b      	ldr	r3, [r7, #0]
 800b236:	689b      	ldr	r3, [r3, #8]
 800b238:	079a      	lsls	r2, r3, #30
 800b23a:	683b      	ldr	r3, [r7, #0]
 800b23c:	695b      	ldr	r3, [r3, #20]
 800b23e:	4313      	orrs	r3, r2
 800b240:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b246:	683b      	ldr	r3, [r7, #0]
 800b248:	685b      	ldr	r3, [r3, #4]
 800b24a:	00db      	lsls	r3, r3, #3
 800b24c:	4413      	add	r3, r2
 800b24e:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800b250:	68bb      	ldr	r3, [r7, #8]
 800b252:	693a      	ldr	r2, [r7, #16]
 800b254:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 800b256:	68bb      	ldr	r3, [r7, #8]
 800b258:	3304      	adds	r3, #4
 800b25a:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 800b25c:	68bb      	ldr	r3, [r7, #8]
 800b25e:	68fa      	ldr	r2, [r7, #12]
 800b260:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 800b262:	2300      	movs	r3, #0
 800b264:	e006      	b.n	800b274 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b26a:	f043 0202 	orr.w	r2, r3, #2
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800b272:	2301      	movs	r3, #1
  }
}
 800b274:	4618      	mov	r0, r3
 800b276:	371c      	adds	r7, #28
 800b278:	46bd      	mov	sp, r7
 800b27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b27e:	4770      	bx	lr

0800b280 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 800b280:	b480      	push	{r7}
 800b282:	b085      	sub	sp, #20
 800b284:	af00      	add	r7, sp, #0
 800b286:	60f8      	str	r0, [r7, #12]
 800b288:	60b9      	str	r1, [r7, #8]
 800b28a:	607a      	str	r2, [r7, #4]
 800b28c:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800b294:	b2db      	uxtb	r3, r3
 800b296:	2b01      	cmp	r3, #1
 800b298:	d116      	bne.n	800b2c8 <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b2a2:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800b2a6:	68bb      	ldr	r3, [r7, #8]
 800b2a8:	011a      	lsls	r2, r3, #4
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	009b      	lsls	r3, r3, #2
 800b2ae:	431a      	orrs	r2, r3
 800b2b0:	683b      	ldr	r3, [r7, #0]
 800b2b2:	005b      	lsls	r3, r3, #1
 800b2b4:	431a      	orrs	r2, r3
 800b2b6:	69bb      	ldr	r3, [r7, #24]
 800b2b8:	431a      	orrs	r2, r3
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	430a      	orrs	r2, r1
 800b2c0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 800b2c4:	2300      	movs	r3, #0
 800b2c6:	e006      	b.n	800b2d6 <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b2cc:	f043 0204 	orr.w	r2, r3, #4
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800b2d4:	2301      	movs	r3, #1
  }
}
 800b2d6:	4618      	mov	r0, r3
 800b2d8:	3714      	adds	r7, #20
 800b2da:	46bd      	mov	sp, r7
 800b2dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e0:	4770      	bx	lr

0800b2e2 <HAL_FDCAN_ConfigTxDelayCompensation>:
  *         This parameter must be a number between 0x00 and 0x7F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigTxDelayCompensation(FDCAN_HandleTypeDef *hfdcan, uint32_t TdcOffset,
                                                      uint32_t TdcFilter)
{
 800b2e2:	b480      	push	{r7}
 800b2e4:	b085      	sub	sp, #20
 800b2e6:	af00      	add	r7, sp, #0
 800b2e8:	60f8      	str	r0, [r7, #12]
 800b2ea:	60b9      	str	r1, [r7, #8]
 800b2ec:	607a      	str	r2, [r7, #4]
  /* Check function parameters */
  assert_param(IS_FDCAN_MAX_VALUE(TdcOffset, 0x7FU));
  assert_param(IS_FDCAN_MAX_VALUE(TdcFilter, 0x7FU));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800b2f4:	b2db      	uxtb	r3, r3
 800b2f6:	2b01      	cmp	r3, #1
 800b2f8:	d108      	bne.n	800b30c <HAL_FDCAN_ConfigTxDelayCompensation+0x2a>
  {
    /* Configure TDC offset and filter window */
    hfdcan->Instance->TDCR = ((TdcFilter << FDCAN_TDCR_TDCF_Pos) | (TdcOffset << FDCAN_TDCR_TDCO_Pos));
 800b2fa:	68bb      	ldr	r3, [r7, #8]
 800b2fc:	0219      	lsls	r1, r3, #8
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	687a      	ldr	r2, [r7, #4]
 800b304:	430a      	orrs	r2, r1
 800b306:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Return function status */
    return HAL_OK;
 800b308:	2300      	movs	r3, #0
 800b30a:	e006      	b.n	800b31a <HAL_FDCAN_ConfigTxDelayCompensation+0x38>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b310:	f043 0204 	orr.w	r2, r3, #4
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800b318:	2301      	movs	r3, #1
  }
}
 800b31a:	4618      	mov	r0, r3
 800b31c:	3714      	adds	r7, #20
 800b31e:	46bd      	mov	sp, r7
 800b320:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b324:	4770      	bx	lr

0800b326 <HAL_FDCAN_EnableTxDelayCompensation>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_EnableTxDelayCompensation(FDCAN_HandleTypeDef *hfdcan)
{
 800b326:	b480      	push	{r7}
 800b328:	b083      	sub	sp, #12
 800b32a:	af00      	add	r7, sp, #0
 800b32c:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800b334:	b2db      	uxtb	r3, r3
 800b336:	2b01      	cmp	r3, #1
 800b338:	d109      	bne.n	800b34e <HAL_FDCAN_EnableTxDelayCompensation+0x28>
  {
    /* Enable transmitter delay compensation */
    SET_BIT(hfdcan->Instance->DBTP, FDCAN_DBTP_TDC);
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	68da      	ldr	r2, [r3, #12]
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800b348:	60da      	str	r2, [r3, #12]

    /* Return function status */
    return HAL_OK;
 800b34a:	2300      	movs	r3, #0
 800b34c:	e006      	b.n	800b35c <HAL_FDCAN_EnableTxDelayCompensation+0x36>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b352:	f043 0204 	orr.w	r2, r3, #4
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800b35a:	2301      	movs	r3, #1
  }
}
 800b35c:	4618      	mov	r0, r3
 800b35e:	370c      	adds	r7, #12
 800b360:	46bd      	mov	sp, r7
 800b362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b366:	4770      	bx	lr

0800b368 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800b368:	b480      	push	{r7}
 800b36a:	b083      	sub	sp, #12
 800b36c:	af00      	add	r7, sp, #0
 800b36e:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800b376:	b2db      	uxtb	r3, r3
 800b378:	2b01      	cmp	r3, #1
 800b37a:	d110      	bne.n	800b39e <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	2202      	movs	r2, #2
 800b380:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	699a      	ldr	r2, [r3, #24]
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	f022 0201 	bic.w	r2, r2, #1
 800b392:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	2200      	movs	r2, #0
 800b398:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 800b39a:	2300      	movs	r3, #0
 800b39c:	e006      	b.n	800b3ac <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b3a2:	f043 0204 	orr.w	r2, r3, #4
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800b3aa:	2301      	movs	r3, #1
  }
}
 800b3ac:	4618      	mov	r0, r3
 800b3ae:	370c      	adds	r7, #12
 800b3b0:	46bd      	mov	sp, r7
 800b3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b6:	4770      	bx	lr

0800b3b8 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader,
                                                uint8_t *pTxData)
{
 800b3b8:	b580      	push	{r7, lr}
 800b3ba:	b086      	sub	sp, #24
 800b3bc:	af00      	add	r7, sp, #0
 800b3be:	60f8      	str	r0, [r7, #12]
 800b3c0:	60b9      	str	r1, [r7, #8]
 800b3c2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800b3ca:	b2db      	uxtb	r3, r3
 800b3cc:	2b02      	cmp	r3, #2
 800b3ce:	d12c      	bne.n	800b42a <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800b3d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d007      	beq.n	800b3f0 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b3e4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800b3ec:	2301      	movs	r3, #1
 800b3ee:	e023      	b.n	800b438 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800b3f8:	0c1b      	lsrs	r3, r3, #16
 800b3fa:	f003 0303 	and.w	r3, r3, #3
 800b3fe:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800b400:	697b      	ldr	r3, [r7, #20]
 800b402:	687a      	ldr	r2, [r7, #4]
 800b404:	68b9      	ldr	r1, [r7, #8]
 800b406:	68f8      	ldr	r0, [r7, #12]
 800b408:	f000 f990 	bl	800b72c <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	2101      	movs	r1, #1
 800b412:	697a      	ldr	r2, [r7, #20]
 800b414:	fa01 f202 	lsl.w	r2, r1, r2
 800b418:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800b41c:	2201      	movs	r2, #1
 800b41e:	697b      	ldr	r3, [r7, #20]
 800b420:	409a      	lsls	r2, r3
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 800b426:	2300      	movs	r3, #0
 800b428:	e006      	b.n	800b438 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b42e:	f043 0208 	orr.w	r2, r3, #8
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800b436:	2301      	movs	r3, #1
  }
}
 800b438:	4618      	mov	r0, r3
 800b43a:	3718      	adds	r7, #24
 800b43c:	46bd      	mov	sp, r7
 800b43e:	bd80      	pop	{r7, pc}

0800b440 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 800b440:	b480      	push	{r7}
 800b442:	b08b      	sub	sp, #44	@ 0x2c
 800b444:	af00      	add	r7, sp, #0
 800b446:	60f8      	str	r0, [r7, #12]
 800b448:	60b9      	str	r1, [r7, #8]
 800b44a:	607a      	str	r2, [r7, #4]
 800b44c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800b454:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 800b456:	7efb      	ldrb	r3, [r7, #27]
 800b458:	2b02      	cmp	r3, #2
 800b45a:	f040 80bc 	bne.w	800b5d6 <HAL_FDCAN_GetRxMessage+0x196>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800b45e:	68bb      	ldr	r3, [r7, #8]
 800b460:	2b40      	cmp	r3, #64	@ 0x40
 800b462:	d121      	bne.n	800b4a8 <HAL_FDCAN_GetRxMessage+0x68>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b46c:	f003 030f 	and.w	r3, r3, #15
 800b470:	2b00      	cmp	r3, #0
 800b472:	d107      	bne.n	800b484 <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b478:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 800b480:	2301      	movs	r3, #1
 800b482:	e0af      	b.n	800b5e4 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b48c:	0a1b      	lsrs	r3, r3, #8
 800b48e:	f003 0303 	and.w	r3, r3, #3
 800b492:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 800b498:	69fa      	ldr	r2, [r7, #28]
 800b49a:	4613      	mov	r3, r2
 800b49c:	00db      	lsls	r3, r3, #3
 800b49e:	4413      	add	r3, r2
 800b4a0:	00db      	lsls	r3, r3, #3
 800b4a2:	440b      	add	r3, r1
 800b4a4:	627b      	str	r3, [r7, #36]	@ 0x24
 800b4a6:	e020      	b.n	800b4ea <HAL_FDCAN_GetRxMessage+0xaa>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 800b4a8:	68fb      	ldr	r3, [r7, #12]
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b4b0:	f003 030f 	and.w	r3, r3, #15
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d107      	bne.n	800b4c8 <HAL_FDCAN_GetRxMessage+0x88>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b4bc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 800b4c4:	2301      	movs	r3, #1
 800b4c6:	e08d      	b.n	800b5e4 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b4d0:	0a1b      	lsrs	r3, r3, #8
 800b4d2:	f003 0303 	and.w	r3, r3, #3
 800b4d6:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800b4dc:	69fa      	ldr	r2, [r7, #28]
 800b4de:	4613      	mov	r3, r2
 800b4e0:	00db      	lsls	r3, r3, #3
 800b4e2:	4413      	add	r3, r2
 800b4e4:	00db      	lsls	r3, r3, #3
 800b4e6:	440b      	add	r3, r1
 800b4e8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800b4ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	685b      	ldr	r3, [r3, #4]
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d107      	bne.n	800b50e <HAL_FDCAN_GetRxMessage+0xce>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800b4fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	0c9b      	lsrs	r3, r3, #18
 800b504:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	601a      	str	r2, [r3, #0]
 800b50c:	e005      	b.n	800b51a <HAL_FDCAN_GetRxMessage+0xda>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800b50e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800b51a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800b526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800b532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b534:	3304      	adds	r3, #4
 800b536:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800b538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	b29a      	uxth	r2, r3
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 800b542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	f403 2270 	and.w	r2, r3, #983040	@ 0xf0000
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800b54e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800b55a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800b566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	0e1b      	lsrs	r3, r3, #24
 800b56c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800b574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	0fda      	lsrs	r2, r3, #31
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800b57e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b580:	3304      	adds	r3, #4
 800b582:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800b584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b586:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 800b588:	2300      	movs	r3, #0
 800b58a:	623b      	str	r3, [r7, #32]
 800b58c:	e00a      	b.n	800b5a4 <HAL_FDCAN_GetRxMessage+0x164>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800b58e:	697a      	ldr	r2, [r7, #20]
 800b590:	6a3b      	ldr	r3, [r7, #32]
 800b592:	441a      	add	r2, r3
 800b594:	6839      	ldr	r1, [r7, #0]
 800b596:	6a3b      	ldr	r3, [r7, #32]
 800b598:	440b      	add	r3, r1
 800b59a:	7812      	ldrb	r2, [r2, #0]
 800b59c:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 800b59e:	6a3b      	ldr	r3, [r7, #32]
 800b5a0:	3301      	adds	r3, #1
 800b5a2:	623b      	str	r3, [r7, #32]
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	68db      	ldr	r3, [r3, #12]
 800b5a8:	0c1b      	lsrs	r3, r3, #16
 800b5aa:	4a11      	ldr	r2, [pc, #68]	@ (800b5f0 <HAL_FDCAN_GetRxMessage+0x1b0>)
 800b5ac:	5cd3      	ldrb	r3, [r2, r3]
 800b5ae:	461a      	mov	r2, r3
 800b5b0:	6a3b      	ldr	r3, [r7, #32]
 800b5b2:	4293      	cmp	r3, r2
 800b5b4:	d3eb      	bcc.n	800b58e <HAL_FDCAN_GetRxMessage+0x14e>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800b5b6:	68bb      	ldr	r3, [r7, #8]
 800b5b8:	2b40      	cmp	r3, #64	@ 0x40
 800b5ba:	d105      	bne.n	800b5c8 <HAL_FDCAN_GetRxMessage+0x188>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	69fa      	ldr	r2, [r7, #28]
 800b5c2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 800b5c6:	e004      	b.n	800b5d2 <HAL_FDCAN_GetRxMessage+0x192>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	69fa      	ldr	r2, [r7, #28]
 800b5ce:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 800b5d2:	2300      	movs	r3, #0
 800b5d4:	e006      	b.n	800b5e4 <HAL_FDCAN_GetRxMessage+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b5da:	f043 0208 	orr.w	r2, r3, #8
 800b5de:	68fb      	ldr	r3, [r7, #12]
 800b5e0:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800b5e2:	2301      	movs	r3, #1
  }
}
 800b5e4:	4618      	mov	r0, r3
 800b5e6:	372c      	adds	r7, #44	@ 0x2c
 800b5e8:	46bd      	mov	sp, r7
 800b5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ee:	4770      	bx	lr
 800b5f0:	08018b68 	.word	0x08018b68

0800b5f4 <HAL_FDCAN_GetRxFifoFillLevel>:
  *           @arg FDCAN_RX_FIFO0: Rx FIFO 0
  *           @arg FDCAN_RX_FIFO1: Rx FIFO 1
  * @retval Rx FIFO fill level.
  */
uint32_t HAL_FDCAN_GetRxFifoFillLevel(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo)
{
 800b5f4:	b480      	push	{r7}
 800b5f6:	b085      	sub	sp, #20
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	6078      	str	r0, [r7, #4]
 800b5fc:	6039      	str	r1, [r7, #0]
  uint32_t FillLevel;

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxFifo));

  if (RxFifo == FDCAN_RX_FIFO0)
 800b5fe:	683b      	ldr	r3, [r7, #0]
 800b600:	2b40      	cmp	r3, #64	@ 0x40
 800b602:	d107      	bne.n	800b614 <HAL_FDCAN_GetRxFifoFillLevel+0x20>
  {
    FillLevel = hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL;
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b60c:	f003 030f 	and.w	r3, r3, #15
 800b610:	60fb      	str	r3, [r7, #12]
 800b612:	e006      	b.n	800b622 <HAL_FDCAN_GetRxFifoFillLevel+0x2e>
  }
  else /* RxFifo == FDCAN_RX_FIFO1 */
  {
    FillLevel = hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL;
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b61c:	f003 030f 	and.w	r3, r3, #15
 800b620:	60fb      	str	r3, [r7, #12]
  }

  /* Return Rx FIFO fill level */
  return FillLevel;
 800b622:	68fb      	ldr	r3, [r7, #12]
}
 800b624:	4618      	mov	r0, r3
 800b626:	3714      	adds	r7, #20
 800b628:	46bd      	mov	sp, r7
 800b62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62e:	4770      	bx	lr

0800b630 <HAL_FDCAN_GetTxFifoFreeLevel>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval Tx FIFO free level.
  */
uint32_t HAL_FDCAN_GetTxFifoFreeLevel(FDCAN_HandleTypeDef *hfdcan)
{
 800b630:	b480      	push	{r7}
 800b632:	b085      	sub	sp, #20
 800b634:	af00      	add	r7, sp, #0
 800b636:	6078      	str	r0, [r7, #4]
  uint32_t FreeLevel;

  FreeLevel = hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFFL;
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800b640:	f003 0307 	and.w	r3, r3, #7
 800b644:	60fb      	str	r3, [r7, #12]

  /* Return Tx FIFO free level */
  return FreeLevel;
 800b646:	68fb      	ldr	r3, [r7, #12]
}
 800b648:	4618      	mov	r0, r3
 800b64a:	3714      	adds	r7, #20
 800b64c:	46bd      	mov	sp, r7
 800b64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b652:	4770      	bx	lr

0800b654 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800b654:	b480      	push	{r7}
 800b656:	b085      	sub	sp, #20
 800b658:	af00      	add	r7, sp, #0
 800b65a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 800b65c:	4b30      	ldr	r3, [pc, #192]	@ (800b720 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 800b65e:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	4a2f      	ldr	r2, [pc, #188]	@ (800b724 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 800b666:	4293      	cmp	r3, r2
 800b668:	d103      	bne.n	800b672 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 800b66a:	68bb      	ldr	r3, [r7, #8]
 800b66c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800b670:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	4a2c      	ldr	r2, [pc, #176]	@ (800b728 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 800b678:	4293      	cmp	r3, r2
 800b67a:	d103      	bne.n	800b684 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 800b67c:	68bb      	ldr	r3, [r7, #8]
 800b67e:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 800b682:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	68ba      	ldr	r2, [r7, #8]
 800b688:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b692:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b69a:	041a      	lsls	r2, r3, #16
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	430a      	orrs	r2, r1
 800b6a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800b6a6:	68bb      	ldr	r3, [r7, #8]
 800b6a8:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b6b8:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6c0:	061a      	lsls	r2, r3, #24
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	430a      	orrs	r2, r1
 800b6c8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800b6cc:	68bb      	ldr	r3, [r7, #8]
 800b6ce:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800b6d6:	68bb      	ldr	r3, [r7, #8]
 800b6d8:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 800b6e0:	68bb      	ldr	r3, [r7, #8]
 800b6e2:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800b6ea:	68bb      	ldr	r3, [r7, #8]
 800b6ec:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800b6f4:	68bb      	ldr	r3, [r7, #8]
 800b6f6:	60fb      	str	r3, [r7, #12]
 800b6f8:	e005      	b.n	800b706 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	2200      	movs	r2, #0
 800b6fe:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	3304      	adds	r3, #4
 800b704:	60fb      	str	r3, [r7, #12]
 800b706:	68bb      	ldr	r3, [r7, #8]
 800b708:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800b70c:	68fa      	ldr	r2, [r7, #12]
 800b70e:	429a      	cmp	r2, r3
 800b710:	d3f3      	bcc.n	800b6fa <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 800b712:	bf00      	nop
 800b714:	bf00      	nop
 800b716:	3714      	adds	r7, #20
 800b718:	46bd      	mov	sp, r7
 800b71a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b71e:	4770      	bx	lr
 800b720:	4000a400 	.word	0x4000a400
 800b724:	40006800 	.word	0x40006800
 800b728:	40006c00 	.word	0x40006c00

0800b72c <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData,
                                   uint32_t BufferIndex)
{
 800b72c:	b480      	push	{r7}
 800b72e:	b089      	sub	sp, #36	@ 0x24
 800b730:	af00      	add	r7, sp, #0
 800b732:	60f8      	str	r0, [r7, #12]
 800b734:	60b9      	str	r1, [r7, #8]
 800b736:	607a      	str	r2, [r7, #4]
 800b738:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800b73a:	68bb      	ldr	r3, [r7, #8]
 800b73c:	685b      	ldr	r3, [r3, #4]
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d10a      	bne.n	800b758 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800b742:	68bb      	ldr	r3, [r7, #8]
 800b744:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800b746:	68bb      	ldr	r3, [r7, #8]
 800b748:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800b74a:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 800b74c:	68bb      	ldr	r3, [r7, #8]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800b752:	4313      	orrs	r3, r2
 800b754:	61fb      	str	r3, [r7, #28]
 800b756:	e00a      	b.n	800b76e <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800b758:	68bb      	ldr	r3, [r7, #8]
 800b75a:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 800b75c:	68bb      	ldr	r3, [r7, #8]
 800b75e:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 800b760:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800b762:	68bb      	ldr	r3, [r7, #8]
 800b764:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800b766:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800b768:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b76c:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800b76e:	68bb      	ldr	r3, [r7, #8]
 800b770:	6a1b      	ldr	r3, [r3, #32]
 800b772:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 800b774:	68bb      	ldr	r3, [r7, #8]
 800b776:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800b778:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800b77a:	68bb      	ldr	r3, [r7, #8]
 800b77c:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800b77e:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 800b780:	68bb      	ldr	r3, [r7, #8]
 800b782:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 800b784:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 800b786:	68bb      	ldr	r3, [r7, #8]
 800b788:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800b78a:	4313      	orrs	r3, r2
 800b78c:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b792:	683a      	ldr	r2, [r7, #0]
 800b794:	4613      	mov	r3, r2
 800b796:	00db      	lsls	r3, r3, #3
 800b798:	4413      	add	r3, r2
 800b79a:	00db      	lsls	r3, r3, #3
 800b79c:	440b      	add	r3, r1
 800b79e:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800b7a0:	69bb      	ldr	r3, [r7, #24]
 800b7a2:	69fa      	ldr	r2, [r7, #28]
 800b7a4:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800b7a6:	69bb      	ldr	r3, [r7, #24]
 800b7a8:	3304      	adds	r3, #4
 800b7aa:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800b7ac:	69bb      	ldr	r3, [r7, #24]
 800b7ae:	693a      	ldr	r2, [r7, #16]
 800b7b0:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800b7b2:	69bb      	ldr	r3, [r7, #24]
 800b7b4:	3304      	adds	r3, #4
 800b7b6:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 800b7b8:	2300      	movs	r3, #0
 800b7ba:	617b      	str	r3, [r7, #20]
 800b7bc:	e020      	b.n	800b800 <FDCAN_CopyMessageToRAM+0xd4>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800b7be:	697b      	ldr	r3, [r7, #20]
 800b7c0:	3303      	adds	r3, #3
 800b7c2:	687a      	ldr	r2, [r7, #4]
 800b7c4:	4413      	add	r3, r2
 800b7c6:	781b      	ldrb	r3, [r3, #0]
 800b7c8:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800b7ca:	697b      	ldr	r3, [r7, #20]
 800b7cc:	3302      	adds	r3, #2
 800b7ce:	6879      	ldr	r1, [r7, #4]
 800b7d0:	440b      	add	r3, r1
 800b7d2:	781b      	ldrb	r3, [r3, #0]
 800b7d4:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800b7d6:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800b7d8:	697b      	ldr	r3, [r7, #20]
 800b7da:	3301      	adds	r3, #1
 800b7dc:	6879      	ldr	r1, [r7, #4]
 800b7de:	440b      	add	r3, r1
 800b7e0:	781b      	ldrb	r3, [r3, #0]
 800b7e2:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800b7e4:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 800b7e6:	6879      	ldr	r1, [r7, #4]
 800b7e8:	697a      	ldr	r2, [r7, #20]
 800b7ea:	440a      	add	r2, r1
 800b7ec:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800b7ee:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800b7f0:	69bb      	ldr	r3, [r7, #24]
 800b7f2:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800b7f4:	69bb      	ldr	r3, [r7, #24]
 800b7f6:	3304      	adds	r3, #4
 800b7f8:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 800b7fa:	697b      	ldr	r3, [r7, #20]
 800b7fc:	3304      	adds	r3, #4
 800b7fe:	617b      	str	r3, [r7, #20]
 800b800:	68bb      	ldr	r3, [r7, #8]
 800b802:	68db      	ldr	r3, [r3, #12]
 800b804:	0c1b      	lsrs	r3, r3, #16
 800b806:	4a06      	ldr	r2, [pc, #24]	@ (800b820 <FDCAN_CopyMessageToRAM+0xf4>)
 800b808:	5cd3      	ldrb	r3, [r2, r3]
 800b80a:	461a      	mov	r2, r3
 800b80c:	697b      	ldr	r3, [r7, #20]
 800b80e:	4293      	cmp	r3, r2
 800b810:	d3d5      	bcc.n	800b7be <FDCAN_CopyMessageToRAM+0x92>
  }
}
 800b812:	bf00      	nop
 800b814:	bf00      	nop
 800b816:	3724      	adds	r7, #36	@ 0x24
 800b818:	46bd      	mov	sp, r7
 800b81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b81e:	4770      	bx	lr
 800b820:	08018b68 	.word	0x08018b68

0800b824 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b824:	b480      	push	{r7}
 800b826:	b087      	sub	sp, #28
 800b828:	af00      	add	r7, sp, #0
 800b82a:	6078      	str	r0, [r7, #4]
 800b82c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800b82e:	2300      	movs	r3, #0
 800b830:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800b832:	e15a      	b.n	800baea <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800b834:	683b      	ldr	r3, [r7, #0]
 800b836:	681a      	ldr	r2, [r3, #0]
 800b838:	2101      	movs	r1, #1
 800b83a:	697b      	ldr	r3, [r7, #20]
 800b83c:	fa01 f303 	lsl.w	r3, r1, r3
 800b840:	4013      	ands	r3, r2
 800b842:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	2b00      	cmp	r3, #0
 800b848:	f000 814c 	beq.w	800bae4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800b84c:	683b      	ldr	r3, [r7, #0]
 800b84e:	685b      	ldr	r3, [r3, #4]
 800b850:	f003 0303 	and.w	r3, r3, #3
 800b854:	2b01      	cmp	r3, #1
 800b856:	d005      	beq.n	800b864 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800b858:	683b      	ldr	r3, [r7, #0]
 800b85a:	685b      	ldr	r3, [r3, #4]
 800b85c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800b860:	2b02      	cmp	r3, #2
 800b862:	d130      	bne.n	800b8c6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	689b      	ldr	r3, [r3, #8]
 800b868:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800b86a:	697b      	ldr	r3, [r7, #20]
 800b86c:	005b      	lsls	r3, r3, #1
 800b86e:	2203      	movs	r2, #3
 800b870:	fa02 f303 	lsl.w	r3, r2, r3
 800b874:	43db      	mvns	r3, r3
 800b876:	693a      	ldr	r2, [r7, #16]
 800b878:	4013      	ands	r3, r2
 800b87a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b87c:	683b      	ldr	r3, [r7, #0]
 800b87e:	68da      	ldr	r2, [r3, #12]
 800b880:	697b      	ldr	r3, [r7, #20]
 800b882:	005b      	lsls	r3, r3, #1
 800b884:	fa02 f303 	lsl.w	r3, r2, r3
 800b888:	693a      	ldr	r2, [r7, #16]
 800b88a:	4313      	orrs	r3, r2
 800b88c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	693a      	ldr	r2, [r7, #16]
 800b892:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	685b      	ldr	r3, [r3, #4]
 800b898:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b89a:	2201      	movs	r2, #1
 800b89c:	697b      	ldr	r3, [r7, #20]
 800b89e:	fa02 f303 	lsl.w	r3, r2, r3
 800b8a2:	43db      	mvns	r3, r3
 800b8a4:	693a      	ldr	r2, [r7, #16]
 800b8a6:	4013      	ands	r3, r2
 800b8a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800b8aa:	683b      	ldr	r3, [r7, #0]
 800b8ac:	685b      	ldr	r3, [r3, #4]
 800b8ae:	091b      	lsrs	r3, r3, #4
 800b8b0:	f003 0201 	and.w	r2, r3, #1
 800b8b4:	697b      	ldr	r3, [r7, #20]
 800b8b6:	fa02 f303 	lsl.w	r3, r2, r3
 800b8ba:	693a      	ldr	r2, [r7, #16]
 800b8bc:	4313      	orrs	r3, r2
 800b8be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	693a      	ldr	r2, [r7, #16]
 800b8c4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b8c6:	683b      	ldr	r3, [r7, #0]
 800b8c8:	685b      	ldr	r3, [r3, #4]
 800b8ca:	f003 0303 	and.w	r3, r3, #3
 800b8ce:	2b03      	cmp	r3, #3
 800b8d0:	d017      	beq.n	800b902 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	68db      	ldr	r3, [r3, #12]
 800b8d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800b8d8:	697b      	ldr	r3, [r7, #20]
 800b8da:	005b      	lsls	r3, r3, #1
 800b8dc:	2203      	movs	r2, #3
 800b8de:	fa02 f303 	lsl.w	r3, r2, r3
 800b8e2:	43db      	mvns	r3, r3
 800b8e4:	693a      	ldr	r2, [r7, #16]
 800b8e6:	4013      	ands	r3, r2
 800b8e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b8ea:	683b      	ldr	r3, [r7, #0]
 800b8ec:	689a      	ldr	r2, [r3, #8]
 800b8ee:	697b      	ldr	r3, [r7, #20]
 800b8f0:	005b      	lsls	r3, r3, #1
 800b8f2:	fa02 f303 	lsl.w	r3, r2, r3
 800b8f6:	693a      	ldr	r2, [r7, #16]
 800b8f8:	4313      	orrs	r3, r2
 800b8fa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	693a      	ldr	r2, [r7, #16]
 800b900:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b902:	683b      	ldr	r3, [r7, #0]
 800b904:	685b      	ldr	r3, [r3, #4]
 800b906:	f003 0303 	and.w	r3, r3, #3
 800b90a:	2b02      	cmp	r3, #2
 800b90c:	d123      	bne.n	800b956 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b90e:	697b      	ldr	r3, [r7, #20]
 800b910:	08da      	lsrs	r2, r3, #3
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	3208      	adds	r2, #8
 800b916:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b91a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800b91c:	697b      	ldr	r3, [r7, #20]
 800b91e:	f003 0307 	and.w	r3, r3, #7
 800b922:	009b      	lsls	r3, r3, #2
 800b924:	220f      	movs	r2, #15
 800b926:	fa02 f303 	lsl.w	r3, r2, r3
 800b92a:	43db      	mvns	r3, r3
 800b92c:	693a      	ldr	r2, [r7, #16]
 800b92e:	4013      	ands	r3, r2
 800b930:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800b932:	683b      	ldr	r3, [r7, #0]
 800b934:	691a      	ldr	r2, [r3, #16]
 800b936:	697b      	ldr	r3, [r7, #20]
 800b938:	f003 0307 	and.w	r3, r3, #7
 800b93c:	009b      	lsls	r3, r3, #2
 800b93e:	fa02 f303 	lsl.w	r3, r2, r3
 800b942:	693a      	ldr	r2, [r7, #16]
 800b944:	4313      	orrs	r3, r2
 800b946:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800b948:	697b      	ldr	r3, [r7, #20]
 800b94a:	08da      	lsrs	r2, r3, #3
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	3208      	adds	r2, #8
 800b950:	6939      	ldr	r1, [r7, #16]
 800b952:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800b95c:	697b      	ldr	r3, [r7, #20]
 800b95e:	005b      	lsls	r3, r3, #1
 800b960:	2203      	movs	r2, #3
 800b962:	fa02 f303 	lsl.w	r3, r2, r3
 800b966:	43db      	mvns	r3, r3
 800b968:	693a      	ldr	r2, [r7, #16]
 800b96a:	4013      	ands	r3, r2
 800b96c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b96e:	683b      	ldr	r3, [r7, #0]
 800b970:	685b      	ldr	r3, [r3, #4]
 800b972:	f003 0203 	and.w	r2, r3, #3
 800b976:	697b      	ldr	r3, [r7, #20]
 800b978:	005b      	lsls	r3, r3, #1
 800b97a:	fa02 f303 	lsl.w	r3, r2, r3
 800b97e:	693a      	ldr	r2, [r7, #16]
 800b980:	4313      	orrs	r3, r2
 800b982:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	693a      	ldr	r2, [r7, #16]
 800b988:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800b98a:	683b      	ldr	r3, [r7, #0]
 800b98c:	685b      	ldr	r3, [r3, #4]
 800b98e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800b992:	2b00      	cmp	r3, #0
 800b994:	f000 80a6 	beq.w	800bae4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b998:	4b5b      	ldr	r3, [pc, #364]	@ (800bb08 <HAL_GPIO_Init+0x2e4>)
 800b99a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b99c:	4a5a      	ldr	r2, [pc, #360]	@ (800bb08 <HAL_GPIO_Init+0x2e4>)
 800b99e:	f043 0301 	orr.w	r3, r3, #1
 800b9a2:	6613      	str	r3, [r2, #96]	@ 0x60
 800b9a4:	4b58      	ldr	r3, [pc, #352]	@ (800bb08 <HAL_GPIO_Init+0x2e4>)
 800b9a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b9a8:	f003 0301 	and.w	r3, r3, #1
 800b9ac:	60bb      	str	r3, [r7, #8]
 800b9ae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b9b0:	4a56      	ldr	r2, [pc, #344]	@ (800bb0c <HAL_GPIO_Init+0x2e8>)
 800b9b2:	697b      	ldr	r3, [r7, #20]
 800b9b4:	089b      	lsrs	r3, r3, #2
 800b9b6:	3302      	adds	r3, #2
 800b9b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b9bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800b9be:	697b      	ldr	r3, [r7, #20]
 800b9c0:	f003 0303 	and.w	r3, r3, #3
 800b9c4:	009b      	lsls	r3, r3, #2
 800b9c6:	220f      	movs	r2, #15
 800b9c8:	fa02 f303 	lsl.w	r3, r2, r3
 800b9cc:	43db      	mvns	r3, r3
 800b9ce:	693a      	ldr	r2, [r7, #16]
 800b9d0:	4013      	ands	r3, r2
 800b9d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800b9da:	d01f      	beq.n	800ba1c <HAL_GPIO_Init+0x1f8>
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	4a4c      	ldr	r2, [pc, #304]	@ (800bb10 <HAL_GPIO_Init+0x2ec>)
 800b9e0:	4293      	cmp	r3, r2
 800b9e2:	d019      	beq.n	800ba18 <HAL_GPIO_Init+0x1f4>
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	4a4b      	ldr	r2, [pc, #300]	@ (800bb14 <HAL_GPIO_Init+0x2f0>)
 800b9e8:	4293      	cmp	r3, r2
 800b9ea:	d013      	beq.n	800ba14 <HAL_GPIO_Init+0x1f0>
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	4a4a      	ldr	r2, [pc, #296]	@ (800bb18 <HAL_GPIO_Init+0x2f4>)
 800b9f0:	4293      	cmp	r3, r2
 800b9f2:	d00d      	beq.n	800ba10 <HAL_GPIO_Init+0x1ec>
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	4a49      	ldr	r2, [pc, #292]	@ (800bb1c <HAL_GPIO_Init+0x2f8>)
 800b9f8:	4293      	cmp	r3, r2
 800b9fa:	d007      	beq.n	800ba0c <HAL_GPIO_Init+0x1e8>
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	4a48      	ldr	r2, [pc, #288]	@ (800bb20 <HAL_GPIO_Init+0x2fc>)
 800ba00:	4293      	cmp	r3, r2
 800ba02:	d101      	bne.n	800ba08 <HAL_GPIO_Init+0x1e4>
 800ba04:	2305      	movs	r3, #5
 800ba06:	e00a      	b.n	800ba1e <HAL_GPIO_Init+0x1fa>
 800ba08:	2306      	movs	r3, #6
 800ba0a:	e008      	b.n	800ba1e <HAL_GPIO_Init+0x1fa>
 800ba0c:	2304      	movs	r3, #4
 800ba0e:	e006      	b.n	800ba1e <HAL_GPIO_Init+0x1fa>
 800ba10:	2303      	movs	r3, #3
 800ba12:	e004      	b.n	800ba1e <HAL_GPIO_Init+0x1fa>
 800ba14:	2302      	movs	r3, #2
 800ba16:	e002      	b.n	800ba1e <HAL_GPIO_Init+0x1fa>
 800ba18:	2301      	movs	r3, #1
 800ba1a:	e000      	b.n	800ba1e <HAL_GPIO_Init+0x1fa>
 800ba1c:	2300      	movs	r3, #0
 800ba1e:	697a      	ldr	r2, [r7, #20]
 800ba20:	f002 0203 	and.w	r2, r2, #3
 800ba24:	0092      	lsls	r2, r2, #2
 800ba26:	4093      	lsls	r3, r2
 800ba28:	693a      	ldr	r2, [r7, #16]
 800ba2a:	4313      	orrs	r3, r2
 800ba2c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800ba2e:	4937      	ldr	r1, [pc, #220]	@ (800bb0c <HAL_GPIO_Init+0x2e8>)
 800ba30:	697b      	ldr	r3, [r7, #20]
 800ba32:	089b      	lsrs	r3, r3, #2
 800ba34:	3302      	adds	r3, #2
 800ba36:	693a      	ldr	r2, [r7, #16]
 800ba38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800ba3c:	4b39      	ldr	r3, [pc, #228]	@ (800bb24 <HAL_GPIO_Init+0x300>)
 800ba3e:	689b      	ldr	r3, [r3, #8]
 800ba40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	43db      	mvns	r3, r3
 800ba46:	693a      	ldr	r2, [r7, #16]
 800ba48:	4013      	ands	r3, r2
 800ba4a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800ba4c:	683b      	ldr	r3, [r7, #0]
 800ba4e:	685b      	ldr	r3, [r3, #4]
 800ba50:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d003      	beq.n	800ba60 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800ba58:	693a      	ldr	r2, [r7, #16]
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	4313      	orrs	r3, r2
 800ba5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800ba60:	4a30      	ldr	r2, [pc, #192]	@ (800bb24 <HAL_GPIO_Init+0x300>)
 800ba62:	693b      	ldr	r3, [r7, #16]
 800ba64:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800ba66:	4b2f      	ldr	r3, [pc, #188]	@ (800bb24 <HAL_GPIO_Init+0x300>)
 800ba68:	68db      	ldr	r3, [r3, #12]
 800ba6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	43db      	mvns	r3, r3
 800ba70:	693a      	ldr	r2, [r7, #16]
 800ba72:	4013      	ands	r3, r2
 800ba74:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800ba76:	683b      	ldr	r3, [r7, #0]
 800ba78:	685b      	ldr	r3, [r3, #4]
 800ba7a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d003      	beq.n	800ba8a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800ba82:	693a      	ldr	r2, [r7, #16]
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	4313      	orrs	r3, r2
 800ba88:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800ba8a:	4a26      	ldr	r2, [pc, #152]	@ (800bb24 <HAL_GPIO_Init+0x300>)
 800ba8c:	693b      	ldr	r3, [r7, #16]
 800ba8e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800ba90:	4b24      	ldr	r3, [pc, #144]	@ (800bb24 <HAL_GPIO_Init+0x300>)
 800ba92:	685b      	ldr	r3, [r3, #4]
 800ba94:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	43db      	mvns	r3, r3
 800ba9a:	693a      	ldr	r2, [r7, #16]
 800ba9c:	4013      	ands	r3, r2
 800ba9e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800baa0:	683b      	ldr	r3, [r7, #0]
 800baa2:	685b      	ldr	r3, [r3, #4]
 800baa4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d003      	beq.n	800bab4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800baac:	693a      	ldr	r2, [r7, #16]
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	4313      	orrs	r3, r2
 800bab2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800bab4:	4a1b      	ldr	r2, [pc, #108]	@ (800bb24 <HAL_GPIO_Init+0x300>)
 800bab6:	693b      	ldr	r3, [r7, #16]
 800bab8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800baba:	4b1a      	ldr	r3, [pc, #104]	@ (800bb24 <HAL_GPIO_Init+0x300>)
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	43db      	mvns	r3, r3
 800bac4:	693a      	ldr	r2, [r7, #16]
 800bac6:	4013      	ands	r3, r2
 800bac8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800baca:	683b      	ldr	r3, [r7, #0]
 800bacc:	685b      	ldr	r3, [r3, #4]
 800bace:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d003      	beq.n	800bade <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800bad6:	693a      	ldr	r2, [r7, #16]
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	4313      	orrs	r3, r2
 800badc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800bade:	4a11      	ldr	r2, [pc, #68]	@ (800bb24 <HAL_GPIO_Init+0x300>)
 800bae0:	693b      	ldr	r3, [r7, #16]
 800bae2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800bae4:	697b      	ldr	r3, [r7, #20]
 800bae6:	3301      	adds	r3, #1
 800bae8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800baea:	683b      	ldr	r3, [r7, #0]
 800baec:	681a      	ldr	r2, [r3, #0]
 800baee:	697b      	ldr	r3, [r7, #20]
 800baf0:	fa22 f303 	lsr.w	r3, r2, r3
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	f47f ae9d 	bne.w	800b834 <HAL_GPIO_Init+0x10>
  }
}
 800bafa:	bf00      	nop
 800bafc:	bf00      	nop
 800bafe:	371c      	adds	r7, #28
 800bb00:	46bd      	mov	sp, r7
 800bb02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb06:	4770      	bx	lr
 800bb08:	40021000 	.word	0x40021000
 800bb0c:	40010000 	.word	0x40010000
 800bb10:	48000400 	.word	0x48000400
 800bb14:	48000800 	.word	0x48000800
 800bb18:	48000c00 	.word	0x48000c00
 800bb1c:	48001000 	.word	0x48001000
 800bb20:	48001400 	.word	0x48001400
 800bb24:	40010400 	.word	0x40010400

0800bb28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800bb28:	b480      	push	{r7}
 800bb2a:	b083      	sub	sp, #12
 800bb2c:	af00      	add	r7, sp, #0
 800bb2e:	6078      	str	r0, [r7, #4]
 800bb30:	460b      	mov	r3, r1
 800bb32:	807b      	strh	r3, [r7, #2]
 800bb34:	4613      	mov	r3, r2
 800bb36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800bb38:	787b      	ldrb	r3, [r7, #1]
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d003      	beq.n	800bb46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800bb3e:	887a      	ldrh	r2, [r7, #2]
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800bb44:	e002      	b.n	800bb4c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800bb46:	887a      	ldrh	r2, [r7, #2]
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800bb4c:	bf00      	nop
 800bb4e:	370c      	adds	r7, #12
 800bb50:	46bd      	mov	sp, r7
 800bb52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb56:	4770      	bx	lr

0800bb58 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800bb58:	b480      	push	{r7}
 800bb5a:	b085      	sub	sp, #20
 800bb5c:	af00      	add	r7, sp, #0
 800bb5e:	6078      	str	r0, [r7, #4]
 800bb60:	460b      	mov	r3, r1
 800bb62:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	695b      	ldr	r3, [r3, #20]
 800bb68:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800bb6a:	887a      	ldrh	r2, [r7, #2]
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	4013      	ands	r3, r2
 800bb70:	041a      	lsls	r2, r3, #16
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	43d9      	mvns	r1, r3
 800bb76:	887b      	ldrh	r3, [r7, #2]
 800bb78:	400b      	ands	r3, r1
 800bb7a:	431a      	orrs	r2, r3
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	619a      	str	r2, [r3, #24]
}
 800bb80:	bf00      	nop
 800bb82:	3714      	adds	r7, #20
 800bb84:	46bd      	mov	sp, r7
 800bb86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb8a:	4770      	bx	lr

0800bb8c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800bb8c:	b580      	push	{r7, lr}
 800bb8e:	b082      	sub	sp, #8
 800bb90:	af00      	add	r7, sp, #0
 800bb92:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d101      	bne.n	800bb9e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800bb9a:	2301      	movs	r3, #1
 800bb9c:	e08d      	b.n	800bcba <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bba4:	b2db      	uxtb	r3, r3
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d106      	bne.n	800bbb8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	2200      	movs	r2, #0
 800bbae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800bbb2:	6878      	ldr	r0, [r7, #4]
 800bbb4:	f7f6 f840 	bl	8001c38 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	2224      	movs	r2, #36	@ 0x24
 800bbbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	681a      	ldr	r2, [r3, #0]
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	f022 0201 	bic.w	r2, r2, #1
 800bbce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	685a      	ldr	r2, [r3, #4]
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800bbdc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	689a      	ldr	r2, [r3, #8]
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800bbec:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	68db      	ldr	r3, [r3, #12]
 800bbf2:	2b01      	cmp	r3, #1
 800bbf4:	d107      	bne.n	800bc06 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	689a      	ldr	r2, [r3, #8]
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800bc02:	609a      	str	r2, [r3, #8]
 800bc04:	e006      	b.n	800bc14 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	689a      	ldr	r2, [r3, #8]
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800bc12:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	68db      	ldr	r3, [r3, #12]
 800bc18:	2b02      	cmp	r3, #2
 800bc1a:	d108      	bne.n	800bc2e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	685a      	ldr	r2, [r3, #4]
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bc2a:	605a      	str	r2, [r3, #4]
 800bc2c:	e007      	b.n	800bc3e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	685a      	ldr	r2, [r3, #4]
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800bc3c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	685b      	ldr	r3, [r3, #4]
 800bc44:	687a      	ldr	r2, [r7, #4]
 800bc46:	6812      	ldr	r2, [r2, #0]
 800bc48:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800bc4c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bc50:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	68da      	ldr	r2, [r3, #12]
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800bc60:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	691a      	ldr	r2, [r3, #16]
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	695b      	ldr	r3, [r3, #20]
 800bc6a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	699b      	ldr	r3, [r3, #24]
 800bc72:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	430a      	orrs	r2, r1
 800bc7a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	69d9      	ldr	r1, [r3, #28]
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	6a1a      	ldr	r2, [r3, #32]
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	681b      	ldr	r3, [r3, #0]
 800bc88:	430a      	orrs	r2, r1
 800bc8a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	681a      	ldr	r2, [r3, #0]
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	f042 0201 	orr.w	r2, r2, #1
 800bc9a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	2200      	movs	r2, #0
 800bca0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	2220      	movs	r2, #32
 800bca6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	2200      	movs	r2, #0
 800bcae:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	2200      	movs	r2, #0
 800bcb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800bcb8:	2300      	movs	r3, #0
}
 800bcba:	4618      	mov	r0, r3
 800bcbc:	3708      	adds	r7, #8
 800bcbe:	46bd      	mov	sp, r7
 800bcc0:	bd80      	pop	{r7, pc}
	...

0800bcc4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bcc4:	b580      	push	{r7, lr}
 800bcc6:	b088      	sub	sp, #32
 800bcc8:	af02      	add	r7, sp, #8
 800bcca:	60f8      	str	r0, [r7, #12]
 800bccc:	4608      	mov	r0, r1
 800bcce:	4611      	mov	r1, r2
 800bcd0:	461a      	mov	r2, r3
 800bcd2:	4603      	mov	r3, r0
 800bcd4:	817b      	strh	r3, [r7, #10]
 800bcd6:	460b      	mov	r3, r1
 800bcd8:	813b      	strh	r3, [r7, #8]
 800bcda:	4613      	mov	r3, r2
 800bcdc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bcde:	68fb      	ldr	r3, [r7, #12]
 800bce0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bce4:	b2db      	uxtb	r3, r3
 800bce6:	2b20      	cmp	r3, #32
 800bce8:	f040 80f9 	bne.w	800bede <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800bcec:	6a3b      	ldr	r3, [r7, #32]
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d002      	beq.n	800bcf8 <HAL_I2C_Mem_Write+0x34>
 800bcf2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d105      	bne.n	800bd04 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800bcf8:	68fb      	ldr	r3, [r7, #12]
 800bcfa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bcfe:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800bd00:	2301      	movs	r3, #1
 800bd02:	e0ed      	b.n	800bee0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bd04:	68fb      	ldr	r3, [r7, #12]
 800bd06:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bd0a:	2b01      	cmp	r3, #1
 800bd0c:	d101      	bne.n	800bd12 <HAL_I2C_Mem_Write+0x4e>
 800bd0e:	2302      	movs	r3, #2
 800bd10:	e0e6      	b.n	800bee0 <HAL_I2C_Mem_Write+0x21c>
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	2201      	movs	r2, #1
 800bd16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800bd1a:	f7fe fd37 	bl	800a78c <HAL_GetTick>
 800bd1e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800bd20:	697b      	ldr	r3, [r7, #20]
 800bd22:	9300      	str	r3, [sp, #0]
 800bd24:	2319      	movs	r3, #25
 800bd26:	2201      	movs	r2, #1
 800bd28:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800bd2c:	68f8      	ldr	r0, [r7, #12]
 800bd2e:	f001 f938 	bl	800cfa2 <I2C_WaitOnFlagUntilTimeout>
 800bd32:	4603      	mov	r3, r0
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d001      	beq.n	800bd3c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800bd38:	2301      	movs	r3, #1
 800bd3a:	e0d1      	b.n	800bee0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	2221      	movs	r2, #33	@ 0x21
 800bd40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	2240      	movs	r2, #64	@ 0x40
 800bd48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	2200      	movs	r2, #0
 800bd50:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	6a3a      	ldr	r2, [r7, #32]
 800bd56:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800bd5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800bd5e:	68fb      	ldr	r3, [r7, #12]
 800bd60:	2200      	movs	r2, #0
 800bd62:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800bd64:	88f8      	ldrh	r0, [r7, #6]
 800bd66:	893a      	ldrh	r2, [r7, #8]
 800bd68:	8979      	ldrh	r1, [r7, #10]
 800bd6a:	697b      	ldr	r3, [r7, #20]
 800bd6c:	9301      	str	r3, [sp, #4]
 800bd6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd70:	9300      	str	r3, [sp, #0]
 800bd72:	4603      	mov	r3, r0
 800bd74:	68f8      	ldr	r0, [r7, #12]
 800bd76:	f000 fc7b 	bl	800c670 <I2C_RequestMemoryWrite>
 800bd7a:	4603      	mov	r3, r0
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d005      	beq.n	800bd8c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	2200      	movs	r2, #0
 800bd84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800bd88:	2301      	movs	r3, #1
 800bd8a:	e0a9      	b.n	800bee0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bd90:	b29b      	uxth	r3, r3
 800bd92:	2bff      	cmp	r3, #255	@ 0xff
 800bd94:	d90e      	bls.n	800bdb4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	22ff      	movs	r2, #255	@ 0xff
 800bd9a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bda0:	b2da      	uxtb	r2, r3
 800bda2:	8979      	ldrh	r1, [r7, #10]
 800bda4:	2300      	movs	r3, #0
 800bda6:	9300      	str	r3, [sp, #0]
 800bda8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800bdac:	68f8      	ldr	r0, [r7, #12]
 800bdae:	f001 fabb 	bl	800d328 <I2C_TransferConfig>
 800bdb2:	e00f      	b.n	800bdd4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bdb8:	b29a      	uxth	r2, r3
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bdc2:	b2da      	uxtb	r2, r3
 800bdc4:	8979      	ldrh	r1, [r7, #10]
 800bdc6:	2300      	movs	r3, #0
 800bdc8:	9300      	str	r3, [sp, #0]
 800bdca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800bdce:	68f8      	ldr	r0, [r7, #12]
 800bdd0:	f001 faaa 	bl	800d328 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bdd4:	697a      	ldr	r2, [r7, #20]
 800bdd6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bdd8:	68f8      	ldr	r0, [r7, #12]
 800bdda:	f001 f93b 	bl	800d054 <I2C_WaitOnTXISFlagUntilTimeout>
 800bdde:	4603      	mov	r3, r0
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	d001      	beq.n	800bde8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800bde4:	2301      	movs	r3, #1
 800bde6:	e07b      	b.n	800bee0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bdec:	781a      	ldrb	r2, [r3, #0]
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bdf8:	1c5a      	adds	r2, r3, #1
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800be02:	b29b      	uxth	r3, r3
 800be04:	3b01      	subs	r3, #1
 800be06:	b29a      	uxth	r2, r3
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800be10:	3b01      	subs	r3, #1
 800be12:	b29a      	uxth	r2, r3
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800be1c:	b29b      	uxth	r3, r3
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d034      	beq.n	800be8c <HAL_I2C_Mem_Write+0x1c8>
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800be26:	2b00      	cmp	r3, #0
 800be28:	d130      	bne.n	800be8c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800be2a:	697b      	ldr	r3, [r7, #20]
 800be2c:	9300      	str	r3, [sp, #0]
 800be2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be30:	2200      	movs	r2, #0
 800be32:	2180      	movs	r1, #128	@ 0x80
 800be34:	68f8      	ldr	r0, [r7, #12]
 800be36:	f001 f8b4 	bl	800cfa2 <I2C_WaitOnFlagUntilTimeout>
 800be3a:	4603      	mov	r3, r0
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d001      	beq.n	800be44 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800be40:	2301      	movs	r3, #1
 800be42:	e04d      	b.n	800bee0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800be48:	b29b      	uxth	r3, r3
 800be4a:	2bff      	cmp	r3, #255	@ 0xff
 800be4c:	d90e      	bls.n	800be6c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	22ff      	movs	r2, #255	@ 0xff
 800be52:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800be58:	b2da      	uxtb	r2, r3
 800be5a:	8979      	ldrh	r1, [r7, #10]
 800be5c:	2300      	movs	r3, #0
 800be5e:	9300      	str	r3, [sp, #0]
 800be60:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800be64:	68f8      	ldr	r0, [r7, #12]
 800be66:	f001 fa5f 	bl	800d328 <I2C_TransferConfig>
 800be6a:	e00f      	b.n	800be8c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800be70:	b29a      	uxth	r2, r3
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800be7a:	b2da      	uxtb	r2, r3
 800be7c:	8979      	ldrh	r1, [r7, #10]
 800be7e:	2300      	movs	r3, #0
 800be80:	9300      	str	r3, [sp, #0]
 800be82:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800be86:	68f8      	ldr	r0, [r7, #12]
 800be88:	f001 fa4e 	bl	800d328 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800be90:	b29b      	uxth	r3, r3
 800be92:	2b00      	cmp	r3, #0
 800be94:	d19e      	bne.n	800bdd4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800be96:	697a      	ldr	r2, [r7, #20]
 800be98:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800be9a:	68f8      	ldr	r0, [r7, #12]
 800be9c:	f001 f921 	bl	800d0e2 <I2C_WaitOnSTOPFlagUntilTimeout>
 800bea0:	4603      	mov	r3, r0
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d001      	beq.n	800beaa <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800bea6:	2301      	movs	r3, #1
 800bea8:	e01a      	b.n	800bee0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	2220      	movs	r2, #32
 800beb0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	6859      	ldr	r1, [r3, #4]
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	681a      	ldr	r2, [r3, #0]
 800bebc:	4b0a      	ldr	r3, [pc, #40]	@ (800bee8 <HAL_I2C_Mem_Write+0x224>)
 800bebe:	400b      	ands	r3, r1
 800bec0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	2220      	movs	r2, #32
 800bec6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	2200      	movs	r2, #0
 800bece:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	2200      	movs	r2, #0
 800bed6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800beda:	2300      	movs	r3, #0
 800bedc:	e000      	b.n	800bee0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800bede:	2302      	movs	r3, #2
  }
}
 800bee0:	4618      	mov	r0, r3
 800bee2:	3718      	adds	r7, #24
 800bee4:	46bd      	mov	sp, r7
 800bee6:	bd80      	pop	{r7, pc}
 800bee8:	fe00e800 	.word	0xfe00e800

0800beec <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800beec:	b580      	push	{r7, lr}
 800beee:	b088      	sub	sp, #32
 800bef0:	af02      	add	r7, sp, #8
 800bef2:	60f8      	str	r0, [r7, #12]
 800bef4:	4608      	mov	r0, r1
 800bef6:	4611      	mov	r1, r2
 800bef8:	461a      	mov	r2, r3
 800befa:	4603      	mov	r3, r0
 800befc:	817b      	strh	r3, [r7, #10]
 800befe:	460b      	mov	r3, r1
 800bf00:	813b      	strh	r3, [r7, #8]
 800bf02:	4613      	mov	r3, r2
 800bf04:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bf0c:	b2db      	uxtb	r3, r3
 800bf0e:	2b20      	cmp	r3, #32
 800bf10:	f040 80fd 	bne.w	800c10e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800bf14:	6a3b      	ldr	r3, [r7, #32]
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d002      	beq.n	800bf20 <HAL_I2C_Mem_Read+0x34>
 800bf1a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d105      	bne.n	800bf2c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bf26:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800bf28:	2301      	movs	r3, #1
 800bf2a:	e0f1      	b.n	800c110 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bf32:	2b01      	cmp	r3, #1
 800bf34:	d101      	bne.n	800bf3a <HAL_I2C_Mem_Read+0x4e>
 800bf36:	2302      	movs	r3, #2
 800bf38:	e0ea      	b.n	800c110 <HAL_I2C_Mem_Read+0x224>
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	2201      	movs	r2, #1
 800bf3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800bf42:	f7fe fc23 	bl	800a78c <HAL_GetTick>
 800bf46:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800bf48:	697b      	ldr	r3, [r7, #20]
 800bf4a:	9300      	str	r3, [sp, #0]
 800bf4c:	2319      	movs	r3, #25
 800bf4e:	2201      	movs	r2, #1
 800bf50:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800bf54:	68f8      	ldr	r0, [r7, #12]
 800bf56:	f001 f824 	bl	800cfa2 <I2C_WaitOnFlagUntilTimeout>
 800bf5a:	4603      	mov	r3, r0
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d001      	beq.n	800bf64 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800bf60:	2301      	movs	r3, #1
 800bf62:	e0d5      	b.n	800c110 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	2222      	movs	r2, #34	@ 0x22
 800bf68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	2240      	movs	r2, #64	@ 0x40
 800bf70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	2200      	movs	r2, #0
 800bf78:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	6a3a      	ldr	r2, [r7, #32]
 800bf7e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800bf84:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	2200      	movs	r2, #0
 800bf8a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800bf8c:	88f8      	ldrh	r0, [r7, #6]
 800bf8e:	893a      	ldrh	r2, [r7, #8]
 800bf90:	8979      	ldrh	r1, [r7, #10]
 800bf92:	697b      	ldr	r3, [r7, #20]
 800bf94:	9301      	str	r3, [sp, #4]
 800bf96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf98:	9300      	str	r3, [sp, #0]
 800bf9a:	4603      	mov	r3, r0
 800bf9c:	68f8      	ldr	r0, [r7, #12]
 800bf9e:	f000 fbbb 	bl	800c718 <I2C_RequestMemoryRead>
 800bfa2:	4603      	mov	r3, r0
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d005      	beq.n	800bfb4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	2200      	movs	r2, #0
 800bfac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800bfb0:	2301      	movs	r3, #1
 800bfb2:	e0ad      	b.n	800c110 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bfb8:	b29b      	uxth	r3, r3
 800bfba:	2bff      	cmp	r3, #255	@ 0xff
 800bfbc:	d90e      	bls.n	800bfdc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	22ff      	movs	r2, #255	@ 0xff
 800bfc2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bfc8:	b2da      	uxtb	r2, r3
 800bfca:	8979      	ldrh	r1, [r7, #10]
 800bfcc:	4b52      	ldr	r3, [pc, #328]	@ (800c118 <HAL_I2C_Mem_Read+0x22c>)
 800bfce:	9300      	str	r3, [sp, #0]
 800bfd0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800bfd4:	68f8      	ldr	r0, [r7, #12]
 800bfd6:	f001 f9a7 	bl	800d328 <I2C_TransferConfig>
 800bfda:	e00f      	b.n	800bffc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bfe0:	b29a      	uxth	r2, r3
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bfea:	b2da      	uxtb	r2, r3
 800bfec:	8979      	ldrh	r1, [r7, #10]
 800bfee:	4b4a      	ldr	r3, [pc, #296]	@ (800c118 <HAL_I2C_Mem_Read+0x22c>)
 800bff0:	9300      	str	r3, [sp, #0]
 800bff2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800bff6:	68f8      	ldr	r0, [r7, #12]
 800bff8:	f001 f996 	bl	800d328 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800bffc:	697b      	ldr	r3, [r7, #20]
 800bffe:	9300      	str	r3, [sp, #0]
 800c000:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c002:	2200      	movs	r2, #0
 800c004:	2104      	movs	r1, #4
 800c006:	68f8      	ldr	r0, [r7, #12]
 800c008:	f000 ffcb 	bl	800cfa2 <I2C_WaitOnFlagUntilTimeout>
 800c00c:	4603      	mov	r3, r0
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d001      	beq.n	800c016 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800c012:	2301      	movs	r3, #1
 800c014:	e07c      	b.n	800c110 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c020:	b2d2      	uxtb	r2, r2
 800c022:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c028:	1c5a      	adds	r2, r3, #1
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c032:	3b01      	subs	r3, #1
 800c034:	b29a      	uxth	r2, r3
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c03e:	b29b      	uxth	r3, r3
 800c040:	3b01      	subs	r3, #1
 800c042:	b29a      	uxth	r2, r3
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c048:	68fb      	ldr	r3, [r7, #12]
 800c04a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c04c:	b29b      	uxth	r3, r3
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d034      	beq.n	800c0bc <HAL_I2C_Mem_Read+0x1d0>
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c056:	2b00      	cmp	r3, #0
 800c058:	d130      	bne.n	800c0bc <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800c05a:	697b      	ldr	r3, [r7, #20]
 800c05c:	9300      	str	r3, [sp, #0]
 800c05e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c060:	2200      	movs	r2, #0
 800c062:	2180      	movs	r1, #128	@ 0x80
 800c064:	68f8      	ldr	r0, [r7, #12]
 800c066:	f000 ff9c 	bl	800cfa2 <I2C_WaitOnFlagUntilTimeout>
 800c06a:	4603      	mov	r3, r0
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d001      	beq.n	800c074 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800c070:	2301      	movs	r3, #1
 800c072:	e04d      	b.n	800c110 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c078:	b29b      	uxth	r3, r3
 800c07a:	2bff      	cmp	r3, #255	@ 0xff
 800c07c:	d90e      	bls.n	800c09c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	22ff      	movs	r2, #255	@ 0xff
 800c082:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c088:	b2da      	uxtb	r2, r3
 800c08a:	8979      	ldrh	r1, [r7, #10]
 800c08c:	2300      	movs	r3, #0
 800c08e:	9300      	str	r3, [sp, #0]
 800c090:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c094:	68f8      	ldr	r0, [r7, #12]
 800c096:	f001 f947 	bl	800d328 <I2C_TransferConfig>
 800c09a:	e00f      	b.n	800c0bc <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c0a0:	b29a      	uxth	r2, r3
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c0aa:	b2da      	uxtb	r2, r3
 800c0ac:	8979      	ldrh	r1, [r7, #10]
 800c0ae:	2300      	movs	r3, #0
 800c0b0:	9300      	str	r3, [sp, #0]
 800c0b2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c0b6:	68f8      	ldr	r0, [r7, #12]
 800c0b8:	f001 f936 	bl	800d328 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c0c0:	b29b      	uxth	r3, r3
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d19a      	bne.n	800bffc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c0c6:	697a      	ldr	r2, [r7, #20]
 800c0c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c0ca:	68f8      	ldr	r0, [r7, #12]
 800c0cc:	f001 f809 	bl	800d0e2 <I2C_WaitOnSTOPFlagUntilTimeout>
 800c0d0:	4603      	mov	r3, r0
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d001      	beq.n	800c0da <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800c0d6:	2301      	movs	r3, #1
 800c0d8:	e01a      	b.n	800c110 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	2220      	movs	r2, #32
 800c0e0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	6859      	ldr	r1, [r3, #4]
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	681a      	ldr	r2, [r3, #0]
 800c0ec:	4b0b      	ldr	r3, [pc, #44]	@ (800c11c <HAL_I2C_Mem_Read+0x230>)
 800c0ee:	400b      	ands	r3, r1
 800c0f0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	2220      	movs	r2, #32
 800c0f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	2200      	movs	r2, #0
 800c0fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	2200      	movs	r2, #0
 800c106:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c10a:	2300      	movs	r3, #0
 800c10c:	e000      	b.n	800c110 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800c10e:	2302      	movs	r3, #2
  }
}
 800c110:	4618      	mov	r0, r3
 800c112:	3718      	adds	r7, #24
 800c114:	46bd      	mov	sp, r7
 800c116:	bd80      	pop	{r7, pc}
 800c118:	80002400 	.word	0x80002400
 800c11c:	fe00e800 	.word	0xfe00e800

0800c120 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 800c120:	b580      	push	{r7, lr}
 800c122:	b08a      	sub	sp, #40	@ 0x28
 800c124:	af02      	add	r7, sp, #8
 800c126:	60f8      	str	r0, [r7, #12]
 800c128:	607a      	str	r2, [r7, #4]
 800c12a:	603b      	str	r3, [r7, #0]
 800c12c:	460b      	mov	r3, r1
 800c12e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800c130:	2300      	movs	r3, #0
 800c132:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c13a:	b2db      	uxtb	r3, r3
 800c13c:	2b20      	cmp	r3, #32
 800c13e:	f040 80d6 	bne.w	800c2ee <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	699b      	ldr	r3, [r3, #24]
 800c148:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c14c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c150:	d101      	bne.n	800c156 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 800c152:	2302      	movs	r3, #2
 800c154:	e0cc      	b.n	800c2f0 <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c15c:	2b01      	cmp	r3, #1
 800c15e:	d101      	bne.n	800c164 <HAL_I2C_IsDeviceReady+0x44>
 800c160:	2302      	movs	r3, #2
 800c162:	e0c5      	b.n	800c2f0 <HAL_I2C_IsDeviceReady+0x1d0>
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	2201      	movs	r2, #1
 800c168:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	2224      	movs	r2, #36	@ 0x24
 800c170:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	2200      	movs	r2, #0
 800c178:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	68db      	ldr	r3, [r3, #12]
 800c17e:	2b01      	cmp	r3, #1
 800c180:	d107      	bne.n	800c192 <HAL_I2C_IsDeviceReady+0x72>
 800c182:	897b      	ldrh	r3, [r7, #10]
 800c184:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c188:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800c18c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800c190:	e006      	b.n	800c1a0 <HAL_I2C_IsDeviceReady+0x80>
 800c192:	897b      	ldrh	r3, [r7, #10]
 800c194:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c198:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800c19c:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 800c1a0:	68fa      	ldr	r2, [r7, #12]
 800c1a2:	6812      	ldr	r2, [r2, #0]
 800c1a4:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800c1a6:	f7fe faf1 	bl	800a78c <HAL_GetTick>
 800c1aa:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	699b      	ldr	r3, [r3, #24]
 800c1b2:	f003 0320 	and.w	r3, r3, #32
 800c1b6:	2b20      	cmp	r3, #32
 800c1b8:	bf0c      	ite	eq
 800c1ba:	2301      	moveq	r3, #1
 800c1bc:	2300      	movne	r3, #0
 800c1be:	b2db      	uxtb	r3, r3
 800c1c0:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	699b      	ldr	r3, [r3, #24]
 800c1c8:	f003 0310 	and.w	r3, r3, #16
 800c1cc:	2b10      	cmp	r3, #16
 800c1ce:	bf0c      	ite	eq
 800c1d0:	2301      	moveq	r3, #1
 800c1d2:	2300      	movne	r3, #0
 800c1d4:	b2db      	uxtb	r3, r3
 800c1d6:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 800c1d8:	e034      	b.n	800c244 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 800c1da:	683b      	ldr	r3, [r7, #0]
 800c1dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1e0:	d01a      	beq.n	800c218 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800c1e2:	f7fe fad3 	bl	800a78c <HAL_GetTick>
 800c1e6:	4602      	mov	r2, r0
 800c1e8:	69bb      	ldr	r3, [r7, #24]
 800c1ea:	1ad3      	subs	r3, r2, r3
 800c1ec:	683a      	ldr	r2, [r7, #0]
 800c1ee:	429a      	cmp	r2, r3
 800c1f0:	d302      	bcc.n	800c1f8 <HAL_I2C_IsDeviceReady+0xd8>
 800c1f2:	683b      	ldr	r3, [r7, #0]
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d10f      	bne.n	800c218 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	2220      	movs	r2, #32
 800c1fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c204:	f043 0220 	orr.w	r2, r3, #32
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	2200      	movs	r2, #0
 800c210:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 800c214:	2301      	movs	r3, #1
 800c216:	e06b      	b.n	800c2f0 <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800c218:	68fb      	ldr	r3, [r7, #12]
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	699b      	ldr	r3, [r3, #24]
 800c21e:	f003 0320 	and.w	r3, r3, #32
 800c222:	2b20      	cmp	r3, #32
 800c224:	bf0c      	ite	eq
 800c226:	2301      	moveq	r3, #1
 800c228:	2300      	movne	r3, #0
 800c22a:	b2db      	uxtb	r3, r3
 800c22c:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	699b      	ldr	r3, [r3, #24]
 800c234:	f003 0310 	and.w	r3, r3, #16
 800c238:	2b10      	cmp	r3, #16
 800c23a:	bf0c      	ite	eq
 800c23c:	2301      	moveq	r3, #1
 800c23e:	2300      	movne	r3, #0
 800c240:	b2db      	uxtb	r3, r3
 800c242:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800c244:	7ffb      	ldrb	r3, [r7, #31]
 800c246:	2b00      	cmp	r3, #0
 800c248:	d102      	bne.n	800c250 <HAL_I2C_IsDeviceReady+0x130>
 800c24a:	7fbb      	ldrb	r3, [r7, #30]
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d0c4      	beq.n	800c1da <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	699b      	ldr	r3, [r3, #24]
 800c256:	f003 0310 	and.w	r3, r3, #16
 800c25a:	2b10      	cmp	r3, #16
 800c25c:	d01a      	beq.n	800c294 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800c25e:	69bb      	ldr	r3, [r7, #24]
 800c260:	9300      	str	r3, [sp, #0]
 800c262:	683b      	ldr	r3, [r7, #0]
 800c264:	2200      	movs	r2, #0
 800c266:	2120      	movs	r1, #32
 800c268:	68f8      	ldr	r0, [r7, #12]
 800c26a:	f000 fe9a 	bl	800cfa2 <I2C_WaitOnFlagUntilTimeout>
 800c26e:	4603      	mov	r3, r0
 800c270:	2b00      	cmp	r3, #0
 800c272:	d001      	beq.n	800c278 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 800c274:	2301      	movs	r3, #1
 800c276:	e03b      	b.n	800c2f0 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	2220      	movs	r2, #32
 800c27e:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	2220      	movs	r2, #32
 800c284:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	2200      	movs	r2, #0
 800c28c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 800c290:	2300      	movs	r3, #0
 800c292:	e02d      	b.n	800c2f0 <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800c294:	69bb      	ldr	r3, [r7, #24]
 800c296:	9300      	str	r3, [sp, #0]
 800c298:	683b      	ldr	r3, [r7, #0]
 800c29a:	2200      	movs	r2, #0
 800c29c:	2120      	movs	r1, #32
 800c29e:	68f8      	ldr	r0, [r7, #12]
 800c2a0:	f000 fe7f 	bl	800cfa2 <I2C_WaitOnFlagUntilTimeout>
 800c2a4:	4603      	mov	r3, r0
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d001      	beq.n	800c2ae <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 800c2aa:	2301      	movs	r3, #1
 800c2ac:	e020      	b.n	800c2f0 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c2ae:	68fb      	ldr	r3, [r7, #12]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	2210      	movs	r2, #16
 800c2b4:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	2220      	movs	r2, #32
 800c2bc:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 800c2be:	697b      	ldr	r3, [r7, #20]
 800c2c0:	3301      	adds	r3, #1
 800c2c2:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 800c2c4:	697b      	ldr	r3, [r7, #20]
 800c2c6:	687a      	ldr	r2, [r7, #4]
 800c2c8:	429a      	cmp	r2, r3
 800c2ca:	f63f af56 	bhi.w	800c17a <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	2220      	movs	r2, #32
 800c2d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c2da:	f043 0220 	orr.w	r2, r3, #32
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	2200      	movs	r2, #0
 800c2e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 800c2ea:	2301      	movs	r3, #1
 800c2ec:	e000      	b.n	800c2f0 <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 800c2ee:	2302      	movs	r3, #2
  }
}
 800c2f0:	4618      	mov	r0, r3
 800c2f2:	3720      	adds	r7, #32
 800c2f4:	46bd      	mov	sp, r7
 800c2f6:	bd80      	pop	{r7, pc}

0800c2f8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800c2f8:	b580      	push	{r7, lr}
 800c2fa:	b084      	sub	sp, #16
 800c2fc:	af00      	add	r7, sp, #0
 800c2fe:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	699b      	ldr	r3, [r3, #24]
 800c306:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c314:	2b00      	cmp	r3, #0
 800c316:	d005      	beq.n	800c324 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c31c:	68ba      	ldr	r2, [r7, #8]
 800c31e:	68f9      	ldr	r1, [r7, #12]
 800c320:	6878      	ldr	r0, [r7, #4]
 800c322:	4798      	blx	r3
  }
}
 800c324:	bf00      	nop
 800c326:	3710      	adds	r7, #16
 800c328:	46bd      	mov	sp, r7
 800c32a:	bd80      	pop	{r7, pc}

0800c32c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800c32c:	b580      	push	{r7, lr}
 800c32e:	b086      	sub	sp, #24
 800c330:	af00      	add	r7, sp, #0
 800c332:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	699b      	ldr	r3, [r3, #24]
 800c33a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800c344:	697b      	ldr	r3, [r7, #20]
 800c346:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d00f      	beq.n	800c36e <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800c34e:	693b      	ldr	r3, [r7, #16]
 800c350:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800c354:	2b00      	cmp	r3, #0
 800c356:	d00a      	beq.n	800c36e <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c35c:	f043 0201 	orr.w	r2, r3, #1
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c36c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800c36e:	697b      	ldr	r3, [r7, #20]
 800c370:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c374:	2b00      	cmp	r3, #0
 800c376:	d00f      	beq.n	800c398 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800c378:	693b      	ldr	r3, [r7, #16]
 800c37a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800c37e:	2b00      	cmp	r3, #0
 800c380:	d00a      	beq.n	800c398 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c386:	f043 0208 	orr.w	r2, r3, #8
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800c396:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800c398:	697b      	ldr	r3, [r7, #20]
 800c39a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d00f      	beq.n	800c3c2 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800c3a2:	693b      	ldr	r3, [r7, #16]
 800c3a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d00a      	beq.n	800c3c2 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c3b0:	f043 0202 	orr.w	r2, r3, #2
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c3c0:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c3c6:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	f003 030b 	and.w	r3, r3, #11
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d003      	beq.n	800c3da <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 800c3d2:	68f9      	ldr	r1, [r7, #12]
 800c3d4:	6878      	ldr	r0, [r7, #4]
 800c3d6:	f000 fc8b 	bl	800ccf0 <I2C_ITError>
  }
}
 800c3da:	bf00      	nop
 800c3dc:	3718      	adds	r7, #24
 800c3de:	46bd      	mov	sp, r7
 800c3e0:	bd80      	pop	{r7, pc}

0800c3e2 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800c3e2:	b480      	push	{r7}
 800c3e4:	b083      	sub	sp, #12
 800c3e6:	af00      	add	r7, sp, #0
 800c3e8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800c3ea:	bf00      	nop
 800c3ec:	370c      	adds	r7, #12
 800c3ee:	46bd      	mov	sp, r7
 800c3f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3f4:	4770      	bx	lr

0800c3f6 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800c3f6:	b480      	push	{r7}
 800c3f8:	b083      	sub	sp, #12
 800c3fa:	af00      	add	r7, sp, #0
 800c3fc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800c3fe:	bf00      	nop
 800c400:	370c      	adds	r7, #12
 800c402:	46bd      	mov	sp, r7
 800c404:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c408:	4770      	bx	lr

0800c40a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800c40a:	b480      	push	{r7}
 800c40c:	b083      	sub	sp, #12
 800c40e:	af00      	add	r7, sp, #0
 800c410:	6078      	str	r0, [r7, #4]
 800c412:	460b      	mov	r3, r1
 800c414:	70fb      	strb	r3, [r7, #3]
 800c416:	4613      	mov	r3, r2
 800c418:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800c41a:	bf00      	nop
 800c41c:	370c      	adds	r7, #12
 800c41e:	46bd      	mov	sp, r7
 800c420:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c424:	4770      	bx	lr

0800c426 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800c426:	b480      	push	{r7}
 800c428:	b083      	sub	sp, #12
 800c42a:	af00      	add	r7, sp, #0
 800c42c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800c42e:	bf00      	nop
 800c430:	370c      	adds	r7, #12
 800c432:	46bd      	mov	sp, r7
 800c434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c438:	4770      	bx	lr

0800c43a <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800c43a:	b480      	push	{r7}
 800c43c:	b083      	sub	sp, #12
 800c43e:	af00      	add	r7, sp, #0
 800c440:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800c442:	bf00      	nop
 800c444:	370c      	adds	r7, #12
 800c446:	46bd      	mov	sp, r7
 800c448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c44c:	4770      	bx	lr

0800c44e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800c44e:	b480      	push	{r7}
 800c450:	b083      	sub	sp, #12
 800c452:	af00      	add	r7, sp, #0
 800c454:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800c456:	bf00      	nop
 800c458:	370c      	adds	r7, #12
 800c45a:	46bd      	mov	sp, r7
 800c45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c460:	4770      	bx	lr

0800c462 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 800c462:	b480      	push	{r7}
 800c464:	b083      	sub	sp, #12
 800c466:	af00      	add	r7, sp, #0
 800c468:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c470:	b2db      	uxtb	r3, r3
}
 800c472:	4618      	mov	r0, r3
 800c474:	370c      	adds	r7, #12
 800c476:	46bd      	mov	sp, r7
 800c478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c47c:	4770      	bx	lr

0800c47e <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800c47e:	b580      	push	{r7, lr}
 800c480:	b086      	sub	sp, #24
 800c482:	af00      	add	r7, sp, #0
 800c484:	60f8      	str	r0, [r7, #12]
 800c486:	60b9      	str	r1, [r7, #8]
 800c488:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c48e:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800c490:	68bb      	ldr	r3, [r7, #8]
 800c492:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800c494:	68fb      	ldr	r3, [r7, #12]
 800c496:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c49a:	2b01      	cmp	r3, #1
 800c49c:	d101      	bne.n	800c4a2 <I2C_Slave_ISR_IT+0x24>
 800c49e:	2302      	movs	r3, #2
 800c4a0:	e0e2      	b.n	800c668 <I2C_Slave_ISR_IT+0x1ea>
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	2201      	movs	r2, #1
 800c4a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800c4aa:	693b      	ldr	r3, [r7, #16]
 800c4ac:	f003 0320 	and.w	r3, r3, #32
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	d009      	beq.n	800c4c8 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d004      	beq.n	800c4c8 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800c4be:	6939      	ldr	r1, [r7, #16]
 800c4c0:	68f8      	ldr	r0, [r7, #12]
 800c4c2:	f000 fa5d 	bl	800c980 <I2C_ITSlaveCplt>
 800c4c6:	e0ca      	b.n	800c65e <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800c4c8:	693b      	ldr	r3, [r7, #16]
 800c4ca:	f003 0310 	and.w	r3, r3, #16
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	d04b      	beq.n	800c56a <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d046      	beq.n	800c56a <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c4e0:	b29b      	uxth	r3, r3
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d128      	bne.n	800c538 <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800c4e6:	68fb      	ldr	r3, [r7, #12]
 800c4e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c4ec:	b2db      	uxtb	r3, r3
 800c4ee:	2b28      	cmp	r3, #40	@ 0x28
 800c4f0:	d108      	bne.n	800c504 <I2C_Slave_ISR_IT+0x86>
 800c4f2:	697b      	ldr	r3, [r7, #20]
 800c4f4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c4f8:	d104      	bne.n	800c504 <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800c4fa:	6939      	ldr	r1, [r7, #16]
 800c4fc:	68f8      	ldr	r0, [r7, #12]
 800c4fe:	f000 fba3 	bl	800cc48 <I2C_ITListenCplt>
 800c502:	e031      	b.n	800c568 <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c50a:	b2db      	uxtb	r3, r3
 800c50c:	2b29      	cmp	r3, #41	@ 0x29
 800c50e:	d10e      	bne.n	800c52e <I2C_Slave_ISR_IT+0xb0>
 800c510:	697b      	ldr	r3, [r7, #20]
 800c512:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800c516:	d00a      	beq.n	800c52e <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	2210      	movs	r2, #16
 800c51e:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800c520:	68f8      	ldr	r0, [r7, #12]
 800c522:	f000 fcfc 	bl	800cf1e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800c526:	68f8      	ldr	r0, [r7, #12]
 800c528:	f000 f9ce 	bl	800c8c8 <I2C_ITSlaveSeqCplt>
 800c52c:	e01c      	b.n	800c568 <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	2210      	movs	r2, #16
 800c534:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800c536:	e08f      	b.n	800c658 <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	2210      	movs	r2, #16
 800c53e:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c544:	f043 0204 	orr.w	r2, r3, #4
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800c54c:	697b      	ldr	r3, [r7, #20]
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d003      	beq.n	800c55a <I2C_Slave_ISR_IT+0xdc>
 800c552:	697b      	ldr	r3, [r7, #20]
 800c554:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c558:	d17e      	bne.n	800c658 <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c55e:	4619      	mov	r1, r3
 800c560:	68f8      	ldr	r0, [r7, #12]
 800c562:	f000 fbc5 	bl	800ccf0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800c566:	e077      	b.n	800c658 <I2C_Slave_ISR_IT+0x1da>
 800c568:	e076      	b.n	800c658 <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800c56a:	693b      	ldr	r3, [r7, #16]
 800c56c:	f003 0304 	and.w	r3, r3, #4
 800c570:	2b00      	cmp	r3, #0
 800c572:	d02f      	beq.n	800c5d4 <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d02a      	beq.n	800c5d4 <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 800c57e:	68fb      	ldr	r3, [r7, #12]
 800c580:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c582:	b29b      	uxth	r3, r3
 800c584:	2b00      	cmp	r3, #0
 800c586:	d018      	beq.n	800c5ba <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c58e:	68fb      	ldr	r3, [r7, #12]
 800c590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c592:	b2d2      	uxtb	r2, r2
 800c594:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c59a:	1c5a      	adds	r2, r3, #1
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800c5a0:	68fb      	ldr	r3, [r7, #12]
 800c5a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c5a4:	3b01      	subs	r3, #1
 800c5a6:	b29a      	uxth	r2, r3
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c5b0:	b29b      	uxth	r3, r3
 800c5b2:	3b01      	subs	r3, #1
 800c5b4:	b29a      	uxth	r2, r3
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c5be:	b29b      	uxth	r3, r3
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d14b      	bne.n	800c65c <I2C_Slave_ISR_IT+0x1de>
 800c5c4:	697b      	ldr	r3, [r7, #20]
 800c5c6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800c5ca:	d047      	beq.n	800c65c <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800c5cc:	68f8      	ldr	r0, [r7, #12]
 800c5ce:	f000 f97b 	bl	800c8c8 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800c5d2:	e043      	b.n	800c65c <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800c5d4:	693b      	ldr	r3, [r7, #16]
 800c5d6:	f003 0308 	and.w	r3, r3, #8
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d009      	beq.n	800c5f2 <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	d004      	beq.n	800c5f2 <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800c5e8:	6939      	ldr	r1, [r7, #16]
 800c5ea:	68f8      	ldr	r0, [r7, #12]
 800c5ec:	f000 f8e8 	bl	800c7c0 <I2C_ITAddrCplt>
 800c5f0:	e035      	b.n	800c65e <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800c5f2:	693b      	ldr	r3, [r7, #16]
 800c5f4:	f003 0302 	and.w	r3, r3, #2
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	d030      	beq.n	800c65e <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800c602:	2b00      	cmp	r3, #0
 800c604:	d02b      	beq.n	800c65e <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800c606:	68fb      	ldr	r3, [r7, #12]
 800c608:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c60a:	b29b      	uxth	r3, r3
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d018      	beq.n	800c642 <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800c610:	68fb      	ldr	r3, [r7, #12]
 800c612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c614:	781a      	ldrb	r2, [r3, #0]
 800c616:	68fb      	ldr	r3, [r7, #12]
 800c618:	681b      	ldr	r3, [r3, #0]
 800c61a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c620:	1c5a      	adds	r2, r3, #1
 800c622:	68fb      	ldr	r3, [r7, #12]
 800c624:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800c626:	68fb      	ldr	r3, [r7, #12]
 800c628:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c62a:	b29b      	uxth	r3, r3
 800c62c:	3b01      	subs	r3, #1
 800c62e:	b29a      	uxth	r2, r3
 800c630:	68fb      	ldr	r3, [r7, #12]
 800c632:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800c634:	68fb      	ldr	r3, [r7, #12]
 800c636:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c638:	3b01      	subs	r3, #1
 800c63a:	b29a      	uxth	r2, r3
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	851a      	strh	r2, [r3, #40]	@ 0x28
 800c640:	e00d      	b.n	800c65e <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800c642:	697b      	ldr	r3, [r7, #20]
 800c644:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c648:	d002      	beq.n	800c650 <I2C_Slave_ISR_IT+0x1d2>
 800c64a:	697b      	ldr	r3, [r7, #20]
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d106      	bne.n	800c65e <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800c650:	68f8      	ldr	r0, [r7, #12]
 800c652:	f000 f939 	bl	800c8c8 <I2C_ITSlaveSeqCplt>
 800c656:	e002      	b.n	800c65e <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 800c658:	bf00      	nop
 800c65a:	e000      	b.n	800c65e <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 800c65c:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800c65e:	68fb      	ldr	r3, [r7, #12]
 800c660:	2200      	movs	r2, #0
 800c662:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800c666:	2300      	movs	r3, #0
}
 800c668:	4618      	mov	r0, r3
 800c66a:	3718      	adds	r7, #24
 800c66c:	46bd      	mov	sp, r7
 800c66e:	bd80      	pop	{r7, pc}

0800c670 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800c670:	b580      	push	{r7, lr}
 800c672:	b086      	sub	sp, #24
 800c674:	af02      	add	r7, sp, #8
 800c676:	60f8      	str	r0, [r7, #12]
 800c678:	4608      	mov	r0, r1
 800c67a:	4611      	mov	r1, r2
 800c67c:	461a      	mov	r2, r3
 800c67e:	4603      	mov	r3, r0
 800c680:	817b      	strh	r3, [r7, #10]
 800c682:	460b      	mov	r3, r1
 800c684:	813b      	strh	r3, [r7, #8]
 800c686:	4613      	mov	r3, r2
 800c688:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800c68a:	88fb      	ldrh	r3, [r7, #6]
 800c68c:	b2da      	uxtb	r2, r3
 800c68e:	8979      	ldrh	r1, [r7, #10]
 800c690:	4b20      	ldr	r3, [pc, #128]	@ (800c714 <I2C_RequestMemoryWrite+0xa4>)
 800c692:	9300      	str	r3, [sp, #0]
 800c694:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c698:	68f8      	ldr	r0, [r7, #12]
 800c69a:	f000 fe45 	bl	800d328 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c69e:	69fa      	ldr	r2, [r7, #28]
 800c6a0:	69b9      	ldr	r1, [r7, #24]
 800c6a2:	68f8      	ldr	r0, [r7, #12]
 800c6a4:	f000 fcd6 	bl	800d054 <I2C_WaitOnTXISFlagUntilTimeout>
 800c6a8:	4603      	mov	r3, r0
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	d001      	beq.n	800c6b2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800c6ae:	2301      	movs	r3, #1
 800c6b0:	e02c      	b.n	800c70c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800c6b2:	88fb      	ldrh	r3, [r7, #6]
 800c6b4:	2b01      	cmp	r3, #1
 800c6b6:	d105      	bne.n	800c6c4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c6b8:	893b      	ldrh	r3, [r7, #8]
 800c6ba:	b2da      	uxtb	r2, r3
 800c6bc:	68fb      	ldr	r3, [r7, #12]
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	629a      	str	r2, [r3, #40]	@ 0x28
 800c6c2:	e015      	b.n	800c6f0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800c6c4:	893b      	ldrh	r3, [r7, #8]
 800c6c6:	0a1b      	lsrs	r3, r3, #8
 800c6c8:	b29b      	uxth	r3, r3
 800c6ca:	b2da      	uxtb	r2, r3
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c6d2:	69fa      	ldr	r2, [r7, #28]
 800c6d4:	69b9      	ldr	r1, [r7, #24]
 800c6d6:	68f8      	ldr	r0, [r7, #12]
 800c6d8:	f000 fcbc 	bl	800d054 <I2C_WaitOnTXISFlagUntilTimeout>
 800c6dc:	4603      	mov	r3, r0
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d001      	beq.n	800c6e6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800c6e2:	2301      	movs	r3, #1
 800c6e4:	e012      	b.n	800c70c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c6e6:	893b      	ldrh	r3, [r7, #8]
 800c6e8:	b2da      	uxtb	r2, r3
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800c6f0:	69fb      	ldr	r3, [r7, #28]
 800c6f2:	9300      	str	r3, [sp, #0]
 800c6f4:	69bb      	ldr	r3, [r7, #24]
 800c6f6:	2200      	movs	r2, #0
 800c6f8:	2180      	movs	r1, #128	@ 0x80
 800c6fa:	68f8      	ldr	r0, [r7, #12]
 800c6fc:	f000 fc51 	bl	800cfa2 <I2C_WaitOnFlagUntilTimeout>
 800c700:	4603      	mov	r3, r0
 800c702:	2b00      	cmp	r3, #0
 800c704:	d001      	beq.n	800c70a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800c706:	2301      	movs	r3, #1
 800c708:	e000      	b.n	800c70c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800c70a:	2300      	movs	r3, #0
}
 800c70c:	4618      	mov	r0, r3
 800c70e:	3710      	adds	r7, #16
 800c710:	46bd      	mov	sp, r7
 800c712:	bd80      	pop	{r7, pc}
 800c714:	80002000 	.word	0x80002000

0800c718 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800c718:	b580      	push	{r7, lr}
 800c71a:	b086      	sub	sp, #24
 800c71c:	af02      	add	r7, sp, #8
 800c71e:	60f8      	str	r0, [r7, #12]
 800c720:	4608      	mov	r0, r1
 800c722:	4611      	mov	r1, r2
 800c724:	461a      	mov	r2, r3
 800c726:	4603      	mov	r3, r0
 800c728:	817b      	strh	r3, [r7, #10]
 800c72a:	460b      	mov	r3, r1
 800c72c:	813b      	strh	r3, [r7, #8]
 800c72e:	4613      	mov	r3, r2
 800c730:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800c732:	88fb      	ldrh	r3, [r7, #6]
 800c734:	b2da      	uxtb	r2, r3
 800c736:	8979      	ldrh	r1, [r7, #10]
 800c738:	4b20      	ldr	r3, [pc, #128]	@ (800c7bc <I2C_RequestMemoryRead+0xa4>)
 800c73a:	9300      	str	r3, [sp, #0]
 800c73c:	2300      	movs	r3, #0
 800c73e:	68f8      	ldr	r0, [r7, #12]
 800c740:	f000 fdf2 	bl	800d328 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c744:	69fa      	ldr	r2, [r7, #28]
 800c746:	69b9      	ldr	r1, [r7, #24]
 800c748:	68f8      	ldr	r0, [r7, #12]
 800c74a:	f000 fc83 	bl	800d054 <I2C_WaitOnTXISFlagUntilTimeout>
 800c74e:	4603      	mov	r3, r0
 800c750:	2b00      	cmp	r3, #0
 800c752:	d001      	beq.n	800c758 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800c754:	2301      	movs	r3, #1
 800c756:	e02c      	b.n	800c7b2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800c758:	88fb      	ldrh	r3, [r7, #6]
 800c75a:	2b01      	cmp	r3, #1
 800c75c:	d105      	bne.n	800c76a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c75e:	893b      	ldrh	r3, [r7, #8]
 800c760:	b2da      	uxtb	r2, r3
 800c762:	68fb      	ldr	r3, [r7, #12]
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	629a      	str	r2, [r3, #40]	@ 0x28
 800c768:	e015      	b.n	800c796 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800c76a:	893b      	ldrh	r3, [r7, #8]
 800c76c:	0a1b      	lsrs	r3, r3, #8
 800c76e:	b29b      	uxth	r3, r3
 800c770:	b2da      	uxtb	r2, r3
 800c772:	68fb      	ldr	r3, [r7, #12]
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c778:	69fa      	ldr	r2, [r7, #28]
 800c77a:	69b9      	ldr	r1, [r7, #24]
 800c77c:	68f8      	ldr	r0, [r7, #12]
 800c77e:	f000 fc69 	bl	800d054 <I2C_WaitOnTXISFlagUntilTimeout>
 800c782:	4603      	mov	r3, r0
 800c784:	2b00      	cmp	r3, #0
 800c786:	d001      	beq.n	800c78c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800c788:	2301      	movs	r3, #1
 800c78a:	e012      	b.n	800c7b2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c78c:	893b      	ldrh	r3, [r7, #8]
 800c78e:	b2da      	uxtb	r2, r3
 800c790:	68fb      	ldr	r3, [r7, #12]
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800c796:	69fb      	ldr	r3, [r7, #28]
 800c798:	9300      	str	r3, [sp, #0]
 800c79a:	69bb      	ldr	r3, [r7, #24]
 800c79c:	2200      	movs	r2, #0
 800c79e:	2140      	movs	r1, #64	@ 0x40
 800c7a0:	68f8      	ldr	r0, [r7, #12]
 800c7a2:	f000 fbfe 	bl	800cfa2 <I2C_WaitOnFlagUntilTimeout>
 800c7a6:	4603      	mov	r3, r0
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d001      	beq.n	800c7b0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800c7ac:	2301      	movs	r3, #1
 800c7ae:	e000      	b.n	800c7b2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800c7b0:	2300      	movs	r3, #0
}
 800c7b2:	4618      	mov	r0, r3
 800c7b4:	3710      	adds	r7, #16
 800c7b6:	46bd      	mov	sp, r7
 800c7b8:	bd80      	pop	{r7, pc}
 800c7ba:	bf00      	nop
 800c7bc:	80002000 	.word	0x80002000

0800c7c0 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800c7c0:	b580      	push	{r7, lr}
 800c7c2:	b084      	sub	sp, #16
 800c7c4:	af00      	add	r7, sp, #0
 800c7c6:	6078      	str	r0, [r7, #4]
 800c7c8:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c7d0:	b2db      	uxtb	r3, r3
 800c7d2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800c7d6:	2b28      	cmp	r3, #40	@ 0x28
 800c7d8:	d16a      	bne.n	800c8b0 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	699b      	ldr	r3, [r3, #24]
 800c7e0:	0c1b      	lsrs	r3, r3, #16
 800c7e2:	b2db      	uxtb	r3, r3
 800c7e4:	f003 0301 	and.w	r3, r3, #1
 800c7e8:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	699b      	ldr	r3, [r3, #24]
 800c7f0:	0c1b      	lsrs	r3, r3, #16
 800c7f2:	b29b      	uxth	r3, r3
 800c7f4:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800c7f8:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	689b      	ldr	r3, [r3, #8]
 800c800:	b29b      	uxth	r3, r3
 800c802:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c806:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	681b      	ldr	r3, [r3, #0]
 800c80c:	68db      	ldr	r3, [r3, #12]
 800c80e:	b29b      	uxth	r3, r3
 800c810:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800c814:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	68db      	ldr	r3, [r3, #12]
 800c81a:	2b02      	cmp	r3, #2
 800c81c:	d138      	bne.n	800c890 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800c81e:	897b      	ldrh	r3, [r7, #10]
 800c820:	09db      	lsrs	r3, r3, #7
 800c822:	b29a      	uxth	r2, r3
 800c824:	89bb      	ldrh	r3, [r7, #12]
 800c826:	4053      	eors	r3, r2
 800c828:	b29b      	uxth	r3, r3
 800c82a:	f003 0306 	and.w	r3, r3, #6
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d11c      	bne.n	800c86c <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800c832:	897b      	ldrh	r3, [r7, #10]
 800c834:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c83a:	1c5a      	adds	r2, r3, #1
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c844:	2b02      	cmp	r3, #2
 800c846:	d13b      	bne.n	800c8c0 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	2200      	movs	r2, #0
 800c84c:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	681b      	ldr	r3, [r3, #0]
 800c852:	2208      	movs	r2, #8
 800c854:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	2200      	movs	r2, #0
 800c85a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800c85e:	89ba      	ldrh	r2, [r7, #12]
 800c860:	7bfb      	ldrb	r3, [r7, #15]
 800c862:	4619      	mov	r1, r3
 800c864:	6878      	ldr	r0, [r7, #4]
 800c866:	f7ff fdd0 	bl	800c40a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800c86a:	e029      	b.n	800c8c0 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800c86c:	893b      	ldrh	r3, [r7, #8]
 800c86e:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800c870:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800c874:	6878      	ldr	r0, [r7, #4]
 800c876:	f000 fd89 	bl	800d38c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	2200      	movs	r2, #0
 800c87e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800c882:	89ba      	ldrh	r2, [r7, #12]
 800c884:	7bfb      	ldrb	r3, [r7, #15]
 800c886:	4619      	mov	r1, r3
 800c888:	6878      	ldr	r0, [r7, #4]
 800c88a:	f7ff fdbe 	bl	800c40a <HAL_I2C_AddrCallback>
}
 800c88e:	e017      	b.n	800c8c0 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800c890:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800c894:	6878      	ldr	r0, [r7, #4]
 800c896:	f000 fd79 	bl	800d38c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	2200      	movs	r2, #0
 800c89e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800c8a2:	89ba      	ldrh	r2, [r7, #12]
 800c8a4:	7bfb      	ldrb	r3, [r7, #15]
 800c8a6:	4619      	mov	r1, r3
 800c8a8:	6878      	ldr	r0, [r7, #4]
 800c8aa:	f7ff fdae 	bl	800c40a <HAL_I2C_AddrCallback>
}
 800c8ae:	e007      	b.n	800c8c0 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	2208      	movs	r2, #8
 800c8b6:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	2200      	movs	r2, #0
 800c8bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 800c8c0:	bf00      	nop
 800c8c2:	3710      	adds	r7, #16
 800c8c4:	46bd      	mov	sp, r7
 800c8c6:	bd80      	pop	{r7, pc}

0800c8c8 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800c8c8:	b580      	push	{r7, lr}
 800c8ca:	b084      	sub	sp, #16
 800c8cc:	af00      	add	r7, sp, #0
 800c8ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	2200      	movs	r2, #0
 800c8dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800c8e0:	68fb      	ldr	r3, [r7, #12]
 800c8e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d008      	beq.n	800c8fc <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	681b      	ldr	r3, [r3, #0]
 800c8ee:	681a      	ldr	r2, [r3, #0]
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800c8f8:	601a      	str	r2, [r3, #0]
 800c8fa:	e00c      	b.n	800c916 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c902:	2b00      	cmp	r3, #0
 800c904:	d007      	beq.n	800c916 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	681a      	ldr	r2, [r3, #0]
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c914:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c91c:	b2db      	uxtb	r3, r3
 800c91e:	2b29      	cmp	r3, #41	@ 0x29
 800c920:	d112      	bne.n	800c948 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	2228      	movs	r2, #40	@ 0x28
 800c926:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	2221      	movs	r2, #33	@ 0x21
 800c92e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800c930:	2101      	movs	r1, #1
 800c932:	6878      	ldr	r0, [r7, #4]
 800c934:	f000 fd2a 	bl	800d38c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	2200      	movs	r2, #0
 800c93c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800c940:	6878      	ldr	r0, [r7, #4]
 800c942:	f7ff fd4e 	bl	800c3e2 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800c946:	e017      	b.n	800c978 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c94e:	b2db      	uxtb	r3, r3
 800c950:	2b2a      	cmp	r3, #42	@ 0x2a
 800c952:	d111      	bne.n	800c978 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	2228      	movs	r2, #40	@ 0x28
 800c958:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	2222      	movs	r2, #34	@ 0x22
 800c960:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800c962:	2102      	movs	r1, #2
 800c964:	6878      	ldr	r0, [r7, #4]
 800c966:	f000 fd11 	bl	800d38c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	2200      	movs	r2, #0
 800c96e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800c972:	6878      	ldr	r0, [r7, #4]
 800c974:	f7ff fd3f 	bl	800c3f6 <HAL_I2C_SlaveRxCpltCallback>
}
 800c978:	bf00      	nop
 800c97a:	3710      	adds	r7, #16
 800c97c:	46bd      	mov	sp, r7
 800c97e:	bd80      	pop	{r7, pc}

0800c980 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800c980:	b580      	push	{r7, lr}
 800c982:	b086      	sub	sp, #24
 800c984:	af00      	add	r7, sp, #0
 800c986:	6078      	str	r0, [r7, #4]
 800c988:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800c992:	683b      	ldr	r3, [r7, #0]
 800c994:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c99a:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c9a2:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	2220      	movs	r2, #32
 800c9aa:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800c9ac:	7afb      	ldrb	r3, [r7, #11]
 800c9ae:	2b21      	cmp	r3, #33	@ 0x21
 800c9b0:	d002      	beq.n	800c9b8 <I2C_ITSlaveCplt+0x38>
 800c9b2:	7afb      	ldrb	r3, [r7, #11]
 800c9b4:	2b29      	cmp	r3, #41	@ 0x29
 800c9b6:	d108      	bne.n	800c9ca <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800c9b8:	f248 0101 	movw	r1, #32769	@ 0x8001
 800c9bc:	6878      	ldr	r0, [r7, #4]
 800c9be:	f000 fce5 	bl	800d38c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	2221      	movs	r2, #33	@ 0x21
 800c9c6:	631a      	str	r2, [r3, #48]	@ 0x30
 800c9c8:	e019      	b.n	800c9fe <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800c9ca:	7afb      	ldrb	r3, [r7, #11]
 800c9cc:	2b22      	cmp	r3, #34	@ 0x22
 800c9ce:	d002      	beq.n	800c9d6 <I2C_ITSlaveCplt+0x56>
 800c9d0:	7afb      	ldrb	r3, [r7, #11]
 800c9d2:	2b2a      	cmp	r3, #42	@ 0x2a
 800c9d4:	d108      	bne.n	800c9e8 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800c9d6:	f248 0102 	movw	r1, #32770	@ 0x8002
 800c9da:	6878      	ldr	r0, [r7, #4]
 800c9dc:	f000 fcd6 	bl	800d38c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	2222      	movs	r2, #34	@ 0x22
 800c9e4:	631a      	str	r2, [r3, #48]	@ 0x30
 800c9e6:	e00a      	b.n	800c9fe <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 800c9e8:	7afb      	ldrb	r3, [r7, #11]
 800c9ea:	2b28      	cmp	r3, #40	@ 0x28
 800c9ec:	d107      	bne.n	800c9fe <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800c9ee:	f248 0103 	movw	r1, #32771	@ 0x8003
 800c9f2:	6878      	ldr	r0, [r7, #4]
 800c9f4:	f000 fcca 	bl	800d38c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	2200      	movs	r2, #0
 800c9fc:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	685a      	ldr	r2, [r3, #4]
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ca0c:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	6859      	ldr	r1, [r3, #4]
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	681a      	ldr	r2, [r3, #0]
 800ca18:	4b89      	ldr	r3, [pc, #548]	@ (800cc40 <I2C_ITSlaveCplt+0x2c0>)
 800ca1a:	400b      	ands	r3, r1
 800ca1c:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800ca1e:	6878      	ldr	r0, [r7, #4]
 800ca20:	f000 fa7d 	bl	800cf1e <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800ca24:	693b      	ldr	r3, [r7, #16]
 800ca26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	d013      	beq.n	800ca56 <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	681b      	ldr	r3, [r3, #0]
 800ca32:	681a      	ldr	r2, [r3, #0]
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	681b      	ldr	r3, [r3, #0]
 800ca38:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800ca3c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d01f      	beq.n	800ca86 <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	685b      	ldr	r3, [r3, #4]
 800ca4e:	b29a      	uxth	r2, r3
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800ca54:	e017      	b.n	800ca86 <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800ca56:	693b      	ldr	r3, [r7, #16]
 800ca58:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d012      	beq.n	800ca86 <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	681a      	ldr	r2, [r3, #0]
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ca6e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d006      	beq.n	800ca86 <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	685b      	ldr	r3, [r3, #4]
 800ca80:	b29a      	uxth	r2, r3
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800ca86:	697b      	ldr	r3, [r7, #20]
 800ca88:	f003 0304 	and.w	r3, r3, #4
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d020      	beq.n	800cad2 <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800ca90:	697b      	ldr	r3, [r7, #20]
 800ca92:	f023 0304 	bic.w	r3, r3, #4
 800ca96:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800caa2:	b2d2      	uxtb	r2, r2
 800caa4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800caaa:	1c5a      	adds	r2, r3, #1
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	d00c      	beq.n	800cad2 <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800cabc:	3b01      	subs	r3, #1
 800cabe:	b29a      	uxth	r2, r3
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800cac8:	b29b      	uxth	r3, r3
 800caca:	3b01      	subs	r3, #1
 800cacc:	b29a      	uxth	r2, r3
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800cad6:	b29b      	uxth	r3, r3
 800cad8:	2b00      	cmp	r3, #0
 800cada:	d005      	beq.n	800cae8 <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cae0:	f043 0204 	orr.w	r2, r3, #4
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800cae8:	697b      	ldr	r3, [r7, #20]
 800caea:	f003 0310 	and.w	r3, r3, #16
 800caee:	2b00      	cmp	r3, #0
 800caf0:	d049      	beq.n	800cb86 <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 800caf2:	693b      	ldr	r3, [r7, #16]
 800caf4:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d044      	beq.n	800cb86 <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800cb00:	b29b      	uxth	r3, r3
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d128      	bne.n	800cb58 <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cb0c:	b2db      	uxtb	r3, r3
 800cb0e:	2b28      	cmp	r3, #40	@ 0x28
 800cb10:	d108      	bne.n	800cb24 <I2C_ITSlaveCplt+0x1a4>
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cb18:	d104      	bne.n	800cb24 <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800cb1a:	6979      	ldr	r1, [r7, #20]
 800cb1c:	6878      	ldr	r0, [r7, #4]
 800cb1e:	f000 f893 	bl	800cc48 <I2C_ITListenCplt>
 800cb22:	e030      	b.n	800cb86 <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cb2a:	b2db      	uxtb	r3, r3
 800cb2c:	2b29      	cmp	r3, #41	@ 0x29
 800cb2e:	d10e      	bne.n	800cb4e <I2C_ITSlaveCplt+0x1ce>
 800cb30:	68fb      	ldr	r3, [r7, #12]
 800cb32:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800cb36:	d00a      	beq.n	800cb4e <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	2210      	movs	r2, #16
 800cb3e:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800cb40:	6878      	ldr	r0, [r7, #4]
 800cb42:	f000 f9ec 	bl	800cf1e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800cb46:	6878      	ldr	r0, [r7, #4]
 800cb48:	f7ff febe 	bl	800c8c8 <I2C_ITSlaveSeqCplt>
 800cb4c:	e01b      	b.n	800cb86 <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	2210      	movs	r2, #16
 800cb54:	61da      	str	r2, [r3, #28]
 800cb56:	e016      	b.n	800cb86 <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	2210      	movs	r2, #16
 800cb5e:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cb64:	f043 0204 	orr.w	r2, r3, #4
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d003      	beq.n	800cb7a <I2C_ITSlaveCplt+0x1fa>
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cb78:	d105      	bne.n	800cb86 <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cb7e:	4619      	mov	r1, r3
 800cb80:	6878      	ldr	r0, [r7, #4]
 800cb82:	f000 f8b5 	bl	800ccf0 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	2200      	movs	r2, #0
 800cb8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	2200      	movs	r2, #0
 800cb92:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d010      	beq.n	800cbbe <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cba0:	4619      	mov	r1, r3
 800cba2:	6878      	ldr	r0, [r7, #4]
 800cba4:	f000 f8a4 	bl	800ccf0 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cbae:	b2db      	uxtb	r3, r3
 800cbb0:	2b28      	cmp	r3, #40	@ 0x28
 800cbb2:	d141      	bne.n	800cc38 <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800cbb4:	6979      	ldr	r1, [r7, #20]
 800cbb6:	6878      	ldr	r0, [r7, #4]
 800cbb8:	f000 f846 	bl	800cc48 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800cbbc:	e03c      	b.n	800cc38 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cbc2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800cbc6:	d014      	beq.n	800cbf2 <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 800cbc8:	6878      	ldr	r0, [r7, #4]
 800cbca:	f7ff fe7d 	bl	800c8c8 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	4a1c      	ldr	r2, [pc, #112]	@ (800cc44 <I2C_ITSlaveCplt+0x2c4>)
 800cbd2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	2220      	movs	r2, #32
 800cbd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	2200      	movs	r2, #0
 800cbe0:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	2200      	movs	r2, #0
 800cbe6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800cbea:	6878      	ldr	r0, [r7, #4]
 800cbec:	f7ff fc1b 	bl	800c426 <HAL_I2C_ListenCpltCallback>
}
 800cbf0:	e022      	b.n	800cc38 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cbf8:	b2db      	uxtb	r3, r3
 800cbfa:	2b22      	cmp	r3, #34	@ 0x22
 800cbfc:	d10e      	bne.n	800cc1c <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	2220      	movs	r2, #32
 800cc02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	2200      	movs	r2, #0
 800cc0a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	2200      	movs	r2, #0
 800cc10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800cc14:	6878      	ldr	r0, [r7, #4]
 800cc16:	f7ff fbee 	bl	800c3f6 <HAL_I2C_SlaveRxCpltCallback>
}
 800cc1a:	e00d      	b.n	800cc38 <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	2220      	movs	r2, #32
 800cc20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	2200      	movs	r2, #0
 800cc28:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	2200      	movs	r2, #0
 800cc2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800cc32:	6878      	ldr	r0, [r7, #4]
 800cc34:	f7ff fbd5 	bl	800c3e2 <HAL_I2C_SlaveTxCpltCallback>
}
 800cc38:	bf00      	nop
 800cc3a:	3718      	adds	r7, #24
 800cc3c:	46bd      	mov	sp, r7
 800cc3e:	bd80      	pop	{r7, pc}
 800cc40:	fe00e800 	.word	0xfe00e800
 800cc44:	ffff0000 	.word	0xffff0000

0800cc48 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800cc48:	b580      	push	{r7, lr}
 800cc4a:	b082      	sub	sp, #8
 800cc4c:	af00      	add	r7, sp, #0
 800cc4e:	6078      	str	r0, [r7, #4]
 800cc50:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	4a25      	ldr	r2, [pc, #148]	@ (800ccec <I2C_ITListenCplt+0xa4>)
 800cc56:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	2200      	movs	r2, #0
 800cc5c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	2220      	movs	r2, #32
 800cc62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	2200      	movs	r2, #0
 800cc6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	2200      	movs	r2, #0
 800cc72:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800cc74:	683b      	ldr	r3, [r7, #0]
 800cc76:	f003 0304 	and.w	r3, r3, #4
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d022      	beq.n	800ccc4 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	681b      	ldr	r3, [r3, #0]
 800cc82:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc88:	b2d2      	uxtb	r2, r2
 800cc8a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc90:	1c5a      	adds	r2, r3, #1
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d012      	beq.n	800ccc4 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800cca2:	3b01      	subs	r3, #1
 800cca4:	b29a      	uxth	r2, r3
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ccae:	b29b      	uxth	r3, r3
 800ccb0:	3b01      	subs	r3, #1
 800ccb2:	b29a      	uxth	r2, r3
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ccbc:	f043 0204 	orr.w	r2, r3, #4
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800ccc4:	f248 0103 	movw	r1, #32771	@ 0x8003
 800ccc8:	6878      	ldr	r0, [r7, #4]
 800ccca:	f000 fb5f 	bl	800d38c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	681b      	ldr	r3, [r3, #0]
 800ccd2:	2210      	movs	r2, #16
 800ccd4:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	2200      	movs	r2, #0
 800ccda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800ccde:	6878      	ldr	r0, [r7, #4]
 800cce0:	f7ff fba1 	bl	800c426 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800cce4:	bf00      	nop
 800cce6:	3708      	adds	r7, #8
 800cce8:	46bd      	mov	sp, r7
 800ccea:	bd80      	pop	{r7, pc}
 800ccec:	ffff0000 	.word	0xffff0000

0800ccf0 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800ccf0:	b580      	push	{r7, lr}
 800ccf2:	b084      	sub	sp, #16
 800ccf4:	af00      	add	r7, sp, #0
 800ccf6:	6078      	str	r0, [r7, #4]
 800ccf8:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cd00:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	2200      	movs	r2, #0
 800cd06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	4a6d      	ldr	r2, [pc, #436]	@ (800cec4 <I2C_ITError+0x1d4>)
 800cd0e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	2200      	movs	r2, #0
 800cd14:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cd1a:	683b      	ldr	r3, [r7, #0]
 800cd1c:	431a      	orrs	r2, r3
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800cd22:	7bfb      	ldrb	r3, [r7, #15]
 800cd24:	2b28      	cmp	r3, #40	@ 0x28
 800cd26:	d005      	beq.n	800cd34 <I2C_ITError+0x44>
 800cd28:	7bfb      	ldrb	r3, [r7, #15]
 800cd2a:	2b29      	cmp	r3, #41	@ 0x29
 800cd2c:	d002      	beq.n	800cd34 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800cd2e:	7bfb      	ldrb	r3, [r7, #15]
 800cd30:	2b2a      	cmp	r3, #42	@ 0x2a
 800cd32:	d10b      	bne.n	800cd4c <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800cd34:	2103      	movs	r1, #3
 800cd36:	6878      	ldr	r0, [r7, #4]
 800cd38:	f000 fb28 	bl	800d38c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	2228      	movs	r2, #40	@ 0x28
 800cd40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	4a60      	ldr	r2, [pc, #384]	@ (800cec8 <I2C_ITError+0x1d8>)
 800cd48:	635a      	str	r2, [r3, #52]	@ 0x34
 800cd4a:	e030      	b.n	800cdae <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800cd4c:	f248 0103 	movw	r1, #32771	@ 0x8003
 800cd50:	6878      	ldr	r0, [r7, #4]
 800cd52:	f000 fb1b 	bl	800d38c <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800cd56:	6878      	ldr	r0, [r7, #4]
 800cd58:	f000 f8e1 	bl	800cf1e <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cd62:	b2db      	uxtb	r3, r3
 800cd64:	2b60      	cmp	r3, #96	@ 0x60
 800cd66:	d01f      	beq.n	800cda8 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	2220      	movs	r2, #32
 800cd6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	699b      	ldr	r3, [r3, #24]
 800cd76:	f003 0320 	and.w	r3, r3, #32
 800cd7a:	2b20      	cmp	r3, #32
 800cd7c:	d114      	bne.n	800cda8 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	681b      	ldr	r3, [r3, #0]
 800cd82:	699b      	ldr	r3, [r3, #24]
 800cd84:	f003 0310 	and.w	r3, r3, #16
 800cd88:	2b10      	cmp	r3, #16
 800cd8a:	d109      	bne.n	800cda0 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	2210      	movs	r2, #16
 800cd92:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cd98:	f043 0204 	orr.w	r2, r3, #4
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	681b      	ldr	r3, [r3, #0]
 800cda4:	2220      	movs	r2, #32
 800cda6:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	2200      	movs	r2, #0
 800cdac:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cdb2:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d039      	beq.n	800ce30 <I2C_ITError+0x140>
 800cdbc:	68bb      	ldr	r3, [r7, #8]
 800cdbe:	2b11      	cmp	r3, #17
 800cdc0:	d002      	beq.n	800cdc8 <I2C_ITError+0xd8>
 800cdc2:	68bb      	ldr	r3, [r7, #8]
 800cdc4:	2b21      	cmp	r3, #33	@ 0x21
 800cdc6:	d133      	bne.n	800ce30 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cdd2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cdd6:	d107      	bne.n	800cde8 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	681a      	ldr	r2, [r3, #0]
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800cde6:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cdec:	4618      	mov	r0, r3
 800cdee:	f7fe f822 	bl	800ae36 <HAL_DMA_GetState>
 800cdf2:	4603      	mov	r3, r0
 800cdf4:	2b01      	cmp	r3, #1
 800cdf6:	d017      	beq.n	800ce28 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cdfc:	4a33      	ldr	r2, [pc, #204]	@ (800cecc <I2C_ITError+0x1dc>)
 800cdfe:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	2200      	movs	r2, #0
 800ce04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce0c:	4618      	mov	r0, r3
 800ce0e:	f7fd fefc 	bl	800ac0a <HAL_DMA_Abort_IT>
 800ce12:	4603      	mov	r3, r0
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	d04d      	beq.n	800ceb4 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce1e:	687a      	ldr	r2, [r7, #4]
 800ce20:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800ce22:	4610      	mov	r0, r2
 800ce24:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800ce26:	e045      	b.n	800ceb4 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800ce28:	6878      	ldr	r0, [r7, #4]
 800ce2a:	f000 f851 	bl	800ced0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800ce2e:	e041      	b.n	800ceb4 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d039      	beq.n	800ceac <I2C_ITError+0x1bc>
 800ce38:	68bb      	ldr	r3, [r7, #8]
 800ce3a:	2b12      	cmp	r3, #18
 800ce3c:	d002      	beq.n	800ce44 <I2C_ITError+0x154>
 800ce3e:	68bb      	ldr	r3, [r7, #8]
 800ce40:	2b22      	cmp	r3, #34	@ 0x22
 800ce42:	d133      	bne.n	800ceac <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ce4e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ce52:	d107      	bne.n	800ce64 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	681a      	ldr	r2, [r3, #0]
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ce62:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce68:	4618      	mov	r0, r3
 800ce6a:	f7fd ffe4 	bl	800ae36 <HAL_DMA_GetState>
 800ce6e:	4603      	mov	r3, r0
 800ce70:	2b01      	cmp	r3, #1
 800ce72:	d017      	beq.n	800cea4 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce78:	4a14      	ldr	r2, [pc, #80]	@ (800cecc <I2C_ITError+0x1dc>)
 800ce7a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	2200      	movs	r2, #0
 800ce80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce88:	4618      	mov	r0, r3
 800ce8a:	f7fd febe 	bl	800ac0a <HAL_DMA_Abort_IT>
 800ce8e:	4603      	mov	r3, r0
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	d011      	beq.n	800ceb8 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce9a:	687a      	ldr	r2, [r7, #4]
 800ce9c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800ce9e:	4610      	mov	r0, r2
 800cea0:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800cea2:	e009      	b.n	800ceb8 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800cea4:	6878      	ldr	r0, [r7, #4]
 800cea6:	f000 f813 	bl	800ced0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800ceaa:	e005      	b.n	800ceb8 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800ceac:	6878      	ldr	r0, [r7, #4]
 800ceae:	f000 f80f 	bl	800ced0 <I2C_TreatErrorCallback>
  }
}
 800ceb2:	e002      	b.n	800ceba <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800ceb4:	bf00      	nop
 800ceb6:	e000      	b.n	800ceba <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800ceb8:	bf00      	nop
}
 800ceba:	bf00      	nop
 800cebc:	3710      	adds	r7, #16
 800cebe:	46bd      	mov	sp, r7
 800cec0:	bd80      	pop	{r7, pc}
 800cec2:	bf00      	nop
 800cec4:	ffff0000 	.word	0xffff0000
 800cec8:	0800c47f 	.word	0x0800c47f
 800cecc:	0800cf67 	.word	0x0800cf67

0800ced0 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800ced0:	b580      	push	{r7, lr}
 800ced2:	b082      	sub	sp, #8
 800ced4:	af00      	add	r7, sp, #0
 800ced6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cede:	b2db      	uxtb	r3, r3
 800cee0:	2b60      	cmp	r3, #96	@ 0x60
 800cee2:	d10e      	bne.n	800cf02 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	2220      	movs	r2, #32
 800cee8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	2200      	movs	r2, #0
 800cef0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	2200      	movs	r2, #0
 800cef6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800cefa:	6878      	ldr	r0, [r7, #4]
 800cefc:	f7ff faa7 	bl	800c44e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800cf00:	e009      	b.n	800cf16 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	2200      	movs	r2, #0
 800cf06:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	2200      	movs	r2, #0
 800cf0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800cf10:	6878      	ldr	r0, [r7, #4]
 800cf12:	f7ff fa92 	bl	800c43a <HAL_I2C_ErrorCallback>
}
 800cf16:	bf00      	nop
 800cf18:	3708      	adds	r7, #8
 800cf1a:	46bd      	mov	sp, r7
 800cf1c:	bd80      	pop	{r7, pc}

0800cf1e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800cf1e:	b480      	push	{r7}
 800cf20:	b083      	sub	sp, #12
 800cf22:	af00      	add	r7, sp, #0
 800cf24:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	681b      	ldr	r3, [r3, #0]
 800cf2a:	699b      	ldr	r3, [r3, #24]
 800cf2c:	f003 0302 	and.w	r3, r3, #2
 800cf30:	2b02      	cmp	r3, #2
 800cf32:	d103      	bne.n	800cf3c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	681b      	ldr	r3, [r3, #0]
 800cf38:	2200      	movs	r2, #0
 800cf3a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	699b      	ldr	r3, [r3, #24]
 800cf42:	f003 0301 	and.w	r3, r3, #1
 800cf46:	2b01      	cmp	r3, #1
 800cf48:	d007      	beq.n	800cf5a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	681b      	ldr	r3, [r3, #0]
 800cf4e:	699a      	ldr	r2, [r3, #24]
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	f042 0201 	orr.w	r2, r2, #1
 800cf58:	619a      	str	r2, [r3, #24]
  }
}
 800cf5a:	bf00      	nop
 800cf5c:	370c      	adds	r7, #12
 800cf5e:	46bd      	mov	sp, r7
 800cf60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf64:	4770      	bx	lr

0800cf66 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800cf66:	b580      	push	{r7, lr}
 800cf68:	b084      	sub	sp, #16
 800cf6a:	af00      	add	r7, sp, #0
 800cf6c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf72:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	d003      	beq.n	800cf84 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800cf7c:	68fb      	ldr	r3, [r7, #12]
 800cf7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf80:	2200      	movs	r2, #0
 800cf82:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 800cf84:	68fb      	ldr	r3, [r7, #12]
 800cf86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d003      	beq.n	800cf94 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800cf8c:	68fb      	ldr	r3, [r7, #12]
 800cf8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cf90:	2200      	movs	r2, #0
 800cf92:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800cf94:	68f8      	ldr	r0, [r7, #12]
 800cf96:	f7ff ff9b 	bl	800ced0 <I2C_TreatErrorCallback>
}
 800cf9a:	bf00      	nop
 800cf9c:	3710      	adds	r7, #16
 800cf9e:	46bd      	mov	sp, r7
 800cfa0:	bd80      	pop	{r7, pc}

0800cfa2 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800cfa2:	b580      	push	{r7, lr}
 800cfa4:	b084      	sub	sp, #16
 800cfa6:	af00      	add	r7, sp, #0
 800cfa8:	60f8      	str	r0, [r7, #12]
 800cfaa:	60b9      	str	r1, [r7, #8]
 800cfac:	603b      	str	r3, [r7, #0]
 800cfae:	4613      	mov	r3, r2
 800cfb0:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800cfb2:	e03b      	b.n	800d02c <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800cfb4:	69ba      	ldr	r2, [r7, #24]
 800cfb6:	6839      	ldr	r1, [r7, #0]
 800cfb8:	68f8      	ldr	r0, [r7, #12]
 800cfba:	f000 f8d5 	bl	800d168 <I2C_IsErrorOccurred>
 800cfbe:	4603      	mov	r3, r0
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	d001      	beq.n	800cfc8 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800cfc4:	2301      	movs	r3, #1
 800cfc6:	e041      	b.n	800d04c <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cfc8:	683b      	ldr	r3, [r7, #0]
 800cfca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cfce:	d02d      	beq.n	800d02c <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cfd0:	f7fd fbdc 	bl	800a78c <HAL_GetTick>
 800cfd4:	4602      	mov	r2, r0
 800cfd6:	69bb      	ldr	r3, [r7, #24]
 800cfd8:	1ad3      	subs	r3, r2, r3
 800cfda:	683a      	ldr	r2, [r7, #0]
 800cfdc:	429a      	cmp	r2, r3
 800cfde:	d302      	bcc.n	800cfe6 <I2C_WaitOnFlagUntilTimeout+0x44>
 800cfe0:	683b      	ldr	r3, [r7, #0]
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d122      	bne.n	800d02c <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800cfe6:	68fb      	ldr	r3, [r7, #12]
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	699a      	ldr	r2, [r3, #24]
 800cfec:	68bb      	ldr	r3, [r7, #8]
 800cfee:	4013      	ands	r3, r2
 800cff0:	68ba      	ldr	r2, [r7, #8]
 800cff2:	429a      	cmp	r2, r3
 800cff4:	bf0c      	ite	eq
 800cff6:	2301      	moveq	r3, #1
 800cff8:	2300      	movne	r3, #0
 800cffa:	b2db      	uxtb	r3, r3
 800cffc:	461a      	mov	r2, r3
 800cffe:	79fb      	ldrb	r3, [r7, #7]
 800d000:	429a      	cmp	r2, r3
 800d002:	d113      	bne.n	800d02c <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d008:	f043 0220 	orr.w	r2, r3, #32
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	2220      	movs	r2, #32
 800d014:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	2200      	movs	r2, #0
 800d01c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800d020:	68fb      	ldr	r3, [r7, #12]
 800d022:	2200      	movs	r2, #0
 800d024:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800d028:	2301      	movs	r3, #1
 800d02a:	e00f      	b.n	800d04c <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	681b      	ldr	r3, [r3, #0]
 800d030:	699a      	ldr	r2, [r3, #24]
 800d032:	68bb      	ldr	r3, [r7, #8]
 800d034:	4013      	ands	r3, r2
 800d036:	68ba      	ldr	r2, [r7, #8]
 800d038:	429a      	cmp	r2, r3
 800d03a:	bf0c      	ite	eq
 800d03c:	2301      	moveq	r3, #1
 800d03e:	2300      	movne	r3, #0
 800d040:	b2db      	uxtb	r3, r3
 800d042:	461a      	mov	r2, r3
 800d044:	79fb      	ldrb	r3, [r7, #7]
 800d046:	429a      	cmp	r2, r3
 800d048:	d0b4      	beq.n	800cfb4 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d04a:	2300      	movs	r3, #0
}
 800d04c:	4618      	mov	r0, r3
 800d04e:	3710      	adds	r7, #16
 800d050:	46bd      	mov	sp, r7
 800d052:	bd80      	pop	{r7, pc}

0800d054 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800d054:	b580      	push	{r7, lr}
 800d056:	b084      	sub	sp, #16
 800d058:	af00      	add	r7, sp, #0
 800d05a:	60f8      	str	r0, [r7, #12]
 800d05c:	60b9      	str	r1, [r7, #8]
 800d05e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800d060:	e033      	b.n	800d0ca <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800d062:	687a      	ldr	r2, [r7, #4]
 800d064:	68b9      	ldr	r1, [r7, #8]
 800d066:	68f8      	ldr	r0, [r7, #12]
 800d068:	f000 f87e 	bl	800d168 <I2C_IsErrorOccurred>
 800d06c:	4603      	mov	r3, r0
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d001      	beq.n	800d076 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800d072:	2301      	movs	r3, #1
 800d074:	e031      	b.n	800d0da <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d076:	68bb      	ldr	r3, [r7, #8]
 800d078:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d07c:	d025      	beq.n	800d0ca <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d07e:	f7fd fb85 	bl	800a78c <HAL_GetTick>
 800d082:	4602      	mov	r2, r0
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	1ad3      	subs	r3, r2, r3
 800d088:	68ba      	ldr	r2, [r7, #8]
 800d08a:	429a      	cmp	r2, r3
 800d08c:	d302      	bcc.n	800d094 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800d08e:	68bb      	ldr	r3, [r7, #8]
 800d090:	2b00      	cmp	r3, #0
 800d092:	d11a      	bne.n	800d0ca <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800d094:	68fb      	ldr	r3, [r7, #12]
 800d096:	681b      	ldr	r3, [r3, #0]
 800d098:	699b      	ldr	r3, [r3, #24]
 800d09a:	f003 0302 	and.w	r3, r3, #2
 800d09e:	2b02      	cmp	r3, #2
 800d0a0:	d013      	beq.n	800d0ca <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d0a2:	68fb      	ldr	r3, [r7, #12]
 800d0a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d0a6:	f043 0220 	orr.w	r2, r3, #32
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800d0ae:	68fb      	ldr	r3, [r7, #12]
 800d0b0:	2220      	movs	r2, #32
 800d0b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800d0b6:	68fb      	ldr	r3, [r7, #12]
 800d0b8:	2200      	movs	r2, #0
 800d0ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800d0be:	68fb      	ldr	r3, [r7, #12]
 800d0c0:	2200      	movs	r2, #0
 800d0c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800d0c6:	2301      	movs	r3, #1
 800d0c8:	e007      	b.n	800d0da <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	699b      	ldr	r3, [r3, #24]
 800d0d0:	f003 0302 	and.w	r3, r3, #2
 800d0d4:	2b02      	cmp	r3, #2
 800d0d6:	d1c4      	bne.n	800d062 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800d0d8:	2300      	movs	r3, #0
}
 800d0da:	4618      	mov	r0, r3
 800d0dc:	3710      	adds	r7, #16
 800d0de:	46bd      	mov	sp, r7
 800d0e0:	bd80      	pop	{r7, pc}

0800d0e2 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800d0e2:	b580      	push	{r7, lr}
 800d0e4:	b084      	sub	sp, #16
 800d0e6:	af00      	add	r7, sp, #0
 800d0e8:	60f8      	str	r0, [r7, #12]
 800d0ea:	60b9      	str	r1, [r7, #8]
 800d0ec:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800d0ee:	e02f      	b.n	800d150 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800d0f0:	687a      	ldr	r2, [r7, #4]
 800d0f2:	68b9      	ldr	r1, [r7, #8]
 800d0f4:	68f8      	ldr	r0, [r7, #12]
 800d0f6:	f000 f837 	bl	800d168 <I2C_IsErrorOccurred>
 800d0fa:	4603      	mov	r3, r0
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	d001      	beq.n	800d104 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800d100:	2301      	movs	r3, #1
 800d102:	e02d      	b.n	800d160 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d104:	f7fd fb42 	bl	800a78c <HAL_GetTick>
 800d108:	4602      	mov	r2, r0
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	1ad3      	subs	r3, r2, r3
 800d10e:	68ba      	ldr	r2, [r7, #8]
 800d110:	429a      	cmp	r2, r3
 800d112:	d302      	bcc.n	800d11a <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800d114:	68bb      	ldr	r3, [r7, #8]
 800d116:	2b00      	cmp	r3, #0
 800d118:	d11a      	bne.n	800d150 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800d11a:	68fb      	ldr	r3, [r7, #12]
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	699b      	ldr	r3, [r3, #24]
 800d120:	f003 0320 	and.w	r3, r3, #32
 800d124:	2b20      	cmp	r3, #32
 800d126:	d013      	beq.n	800d150 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d12c:	f043 0220 	orr.w	r2, r3, #32
 800d130:	68fb      	ldr	r3, [r7, #12]
 800d132:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800d134:	68fb      	ldr	r3, [r7, #12]
 800d136:	2220      	movs	r2, #32
 800d138:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	2200      	movs	r2, #0
 800d140:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d144:	68fb      	ldr	r3, [r7, #12]
 800d146:	2200      	movs	r2, #0
 800d148:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800d14c:	2301      	movs	r3, #1
 800d14e:	e007      	b.n	800d160 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800d150:	68fb      	ldr	r3, [r7, #12]
 800d152:	681b      	ldr	r3, [r3, #0]
 800d154:	699b      	ldr	r3, [r3, #24]
 800d156:	f003 0320 	and.w	r3, r3, #32
 800d15a:	2b20      	cmp	r3, #32
 800d15c:	d1c8      	bne.n	800d0f0 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800d15e:	2300      	movs	r3, #0
}
 800d160:	4618      	mov	r0, r3
 800d162:	3710      	adds	r7, #16
 800d164:	46bd      	mov	sp, r7
 800d166:	bd80      	pop	{r7, pc}

0800d168 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800d168:	b580      	push	{r7, lr}
 800d16a:	b08a      	sub	sp, #40	@ 0x28
 800d16c:	af00      	add	r7, sp, #0
 800d16e:	60f8      	str	r0, [r7, #12]
 800d170:	60b9      	str	r1, [r7, #8]
 800d172:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d174:	2300      	movs	r3, #0
 800d176:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	699b      	ldr	r3, [r3, #24]
 800d180:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800d182:	2300      	movs	r3, #0
 800d184:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800d18a:	69bb      	ldr	r3, [r7, #24]
 800d18c:	f003 0310 	and.w	r3, r3, #16
 800d190:	2b00      	cmp	r3, #0
 800d192:	d068      	beq.n	800d266 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	2210      	movs	r2, #16
 800d19a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800d19c:	e049      	b.n	800d232 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800d19e:	68bb      	ldr	r3, [r7, #8]
 800d1a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d1a4:	d045      	beq.n	800d232 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800d1a6:	f7fd faf1 	bl	800a78c <HAL_GetTick>
 800d1aa:	4602      	mov	r2, r0
 800d1ac:	69fb      	ldr	r3, [r7, #28]
 800d1ae:	1ad3      	subs	r3, r2, r3
 800d1b0:	68ba      	ldr	r2, [r7, #8]
 800d1b2:	429a      	cmp	r2, r3
 800d1b4:	d302      	bcc.n	800d1bc <I2C_IsErrorOccurred+0x54>
 800d1b6:	68bb      	ldr	r3, [r7, #8]
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d13a      	bne.n	800d232 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	685b      	ldr	r3, [r3, #4]
 800d1c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d1c6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d1ce:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800d1d0:	68fb      	ldr	r3, [r7, #12]
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	699b      	ldr	r3, [r3, #24]
 800d1d6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d1da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d1de:	d121      	bne.n	800d224 <I2C_IsErrorOccurred+0xbc>
 800d1e0:	697b      	ldr	r3, [r7, #20]
 800d1e2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d1e6:	d01d      	beq.n	800d224 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800d1e8:	7cfb      	ldrb	r3, [r7, #19]
 800d1ea:	2b20      	cmp	r3, #32
 800d1ec:	d01a      	beq.n	800d224 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	681b      	ldr	r3, [r3, #0]
 800d1f2:	685a      	ldr	r2, [r3, #4]
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800d1fc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800d1fe:	f7fd fac5 	bl	800a78c <HAL_GetTick>
 800d202:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800d204:	e00e      	b.n	800d224 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800d206:	f7fd fac1 	bl	800a78c <HAL_GetTick>
 800d20a:	4602      	mov	r2, r0
 800d20c:	69fb      	ldr	r3, [r7, #28]
 800d20e:	1ad3      	subs	r3, r2, r3
 800d210:	2b19      	cmp	r3, #25
 800d212:	d907      	bls.n	800d224 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800d214:	6a3b      	ldr	r3, [r7, #32]
 800d216:	f043 0320 	orr.w	r3, r3, #32
 800d21a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800d21c:	2301      	movs	r3, #1
 800d21e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800d222:	e006      	b.n	800d232 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	699b      	ldr	r3, [r3, #24]
 800d22a:	f003 0320 	and.w	r3, r3, #32
 800d22e:	2b20      	cmp	r3, #32
 800d230:	d1e9      	bne.n	800d206 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	699b      	ldr	r3, [r3, #24]
 800d238:	f003 0320 	and.w	r3, r3, #32
 800d23c:	2b20      	cmp	r3, #32
 800d23e:	d003      	beq.n	800d248 <I2C_IsErrorOccurred+0xe0>
 800d240:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d244:	2b00      	cmp	r3, #0
 800d246:	d0aa      	beq.n	800d19e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800d248:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d103      	bne.n	800d258 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d250:	68fb      	ldr	r3, [r7, #12]
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	2220      	movs	r2, #32
 800d256:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800d258:	6a3b      	ldr	r3, [r7, #32]
 800d25a:	f043 0304 	orr.w	r3, r3, #4
 800d25e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800d260:	2301      	movs	r3, #1
 800d262:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800d266:	68fb      	ldr	r3, [r7, #12]
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	699b      	ldr	r3, [r3, #24]
 800d26c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800d26e:	69bb      	ldr	r3, [r7, #24]
 800d270:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d274:	2b00      	cmp	r3, #0
 800d276:	d00b      	beq.n	800d290 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800d278:	6a3b      	ldr	r3, [r7, #32]
 800d27a:	f043 0301 	orr.w	r3, r3, #1
 800d27e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800d280:	68fb      	ldr	r3, [r7, #12]
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d288:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800d28a:	2301      	movs	r3, #1
 800d28c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800d290:	69bb      	ldr	r3, [r7, #24]
 800d292:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d296:	2b00      	cmp	r3, #0
 800d298:	d00b      	beq.n	800d2b2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800d29a:	6a3b      	ldr	r3, [r7, #32]
 800d29c:	f043 0308 	orr.w	r3, r3, #8
 800d2a0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800d2a2:	68fb      	ldr	r3, [r7, #12]
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800d2aa:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800d2ac:	2301      	movs	r3, #1
 800d2ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800d2b2:	69bb      	ldr	r3, [r7, #24]
 800d2b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	d00b      	beq.n	800d2d4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800d2bc:	6a3b      	ldr	r3, [r7, #32]
 800d2be:	f043 0302 	orr.w	r3, r3, #2
 800d2c2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800d2c4:	68fb      	ldr	r3, [r7, #12]
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d2cc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800d2ce:	2301      	movs	r3, #1
 800d2d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800d2d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d2d8:	2b00      	cmp	r3, #0
 800d2da:	d01c      	beq.n	800d316 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800d2dc:	68f8      	ldr	r0, [r7, #12]
 800d2de:	f7ff fe1e 	bl	800cf1e <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	6859      	ldr	r1, [r3, #4]
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	681a      	ldr	r2, [r3, #0]
 800d2ec:	4b0d      	ldr	r3, [pc, #52]	@ (800d324 <I2C_IsErrorOccurred+0x1bc>)
 800d2ee:	400b      	ands	r3, r1
 800d2f0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d2f6:	6a3b      	ldr	r3, [r7, #32]
 800d2f8:	431a      	orrs	r2, r3
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	2220      	movs	r2, #32
 800d302:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800d306:	68fb      	ldr	r3, [r7, #12]
 800d308:	2200      	movs	r2, #0
 800d30a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	2200      	movs	r2, #0
 800d312:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800d316:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800d31a:	4618      	mov	r0, r3
 800d31c:	3728      	adds	r7, #40	@ 0x28
 800d31e:	46bd      	mov	sp, r7
 800d320:	bd80      	pop	{r7, pc}
 800d322:	bf00      	nop
 800d324:	fe00e800 	.word	0xfe00e800

0800d328 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800d328:	b480      	push	{r7}
 800d32a:	b087      	sub	sp, #28
 800d32c:	af00      	add	r7, sp, #0
 800d32e:	60f8      	str	r0, [r7, #12]
 800d330:	607b      	str	r3, [r7, #4]
 800d332:	460b      	mov	r3, r1
 800d334:	817b      	strh	r3, [r7, #10]
 800d336:	4613      	mov	r3, r2
 800d338:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800d33a:	897b      	ldrh	r3, [r7, #10]
 800d33c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800d340:	7a7b      	ldrb	r3, [r7, #9]
 800d342:	041b      	lsls	r3, r3, #16
 800d344:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800d348:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800d34e:	6a3b      	ldr	r3, [r7, #32]
 800d350:	4313      	orrs	r3, r2
 800d352:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d356:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800d358:	68fb      	ldr	r3, [r7, #12]
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	685a      	ldr	r2, [r3, #4]
 800d35e:	6a3b      	ldr	r3, [r7, #32]
 800d360:	0d5b      	lsrs	r3, r3, #21
 800d362:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800d366:	4b08      	ldr	r3, [pc, #32]	@ (800d388 <I2C_TransferConfig+0x60>)
 800d368:	430b      	orrs	r3, r1
 800d36a:	43db      	mvns	r3, r3
 800d36c:	ea02 0103 	and.w	r1, r2, r3
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	681b      	ldr	r3, [r3, #0]
 800d374:	697a      	ldr	r2, [r7, #20]
 800d376:	430a      	orrs	r2, r1
 800d378:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800d37a:	bf00      	nop
 800d37c:	371c      	adds	r7, #28
 800d37e:	46bd      	mov	sp, r7
 800d380:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d384:	4770      	bx	lr
 800d386:	bf00      	nop
 800d388:	03ff63ff 	.word	0x03ff63ff

0800d38c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800d38c:	b480      	push	{r7}
 800d38e:	b085      	sub	sp, #20
 800d390:	af00      	add	r7, sp, #0
 800d392:	6078      	str	r0, [r7, #4]
 800d394:	460b      	mov	r3, r1
 800d396:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800d398:	2300      	movs	r3, #0
 800d39a:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800d39c:	887b      	ldrh	r3, [r7, #2]
 800d39e:	f003 0301 	and.w	r3, r3, #1
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d00f      	beq.n	800d3c6 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800d3a6:	68fb      	ldr	r3, [r7, #12]
 800d3a8:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 800d3ac:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d3b4:	b2db      	uxtb	r3, r3
 800d3b6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800d3ba:	2b28      	cmp	r3, #40	@ 0x28
 800d3bc:	d003      	beq.n	800d3c6 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800d3be:	68fb      	ldr	r3, [r7, #12]
 800d3c0:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800d3c4:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800d3c6:	887b      	ldrh	r3, [r7, #2]
 800d3c8:	f003 0302 	and.w	r3, r3, #2
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d00f      	beq.n	800d3f0 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800d3d0:	68fb      	ldr	r3, [r7, #12]
 800d3d2:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800d3d6:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d3de:	b2db      	uxtb	r3, r3
 800d3e0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800d3e4:	2b28      	cmp	r3, #40	@ 0x28
 800d3e6:	d003      	beq.n	800d3f0 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800d3ee:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800d3f0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d3f4:	2b00      	cmp	r3, #0
 800d3f6:	da03      	bge.n	800d400 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800d3fe:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800d400:	887b      	ldrh	r3, [r7, #2]
 800d402:	2b10      	cmp	r3, #16
 800d404:	d103      	bne.n	800d40e <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800d40c:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800d40e:	887b      	ldrh	r3, [r7, #2]
 800d410:	2b20      	cmp	r3, #32
 800d412:	d103      	bne.n	800d41c <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800d414:	68fb      	ldr	r3, [r7, #12]
 800d416:	f043 0320 	orr.w	r3, r3, #32
 800d41a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800d41c:	887b      	ldrh	r3, [r7, #2]
 800d41e:	2b40      	cmp	r3, #64	@ 0x40
 800d420:	d103      	bne.n	800d42a <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800d422:	68fb      	ldr	r3, [r7, #12]
 800d424:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d428:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	6819      	ldr	r1, [r3, #0]
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	43da      	mvns	r2, r3
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	400a      	ands	r2, r1
 800d43a:	601a      	str	r2, [r3, #0]
}
 800d43c:	bf00      	nop
 800d43e:	3714      	adds	r7, #20
 800d440:	46bd      	mov	sp, r7
 800d442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d446:	4770      	bx	lr

0800d448 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800d448:	b480      	push	{r7}
 800d44a:	b083      	sub	sp, #12
 800d44c:	af00      	add	r7, sp, #0
 800d44e:	6078      	str	r0, [r7, #4]
 800d450:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d458:	b2db      	uxtb	r3, r3
 800d45a:	2b20      	cmp	r3, #32
 800d45c:	d138      	bne.n	800d4d0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d464:	2b01      	cmp	r3, #1
 800d466:	d101      	bne.n	800d46c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800d468:	2302      	movs	r3, #2
 800d46a:	e032      	b.n	800d4d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	2201      	movs	r2, #1
 800d470:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	2224      	movs	r2, #36	@ 0x24
 800d478:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	681a      	ldr	r2, [r3, #0]
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	f022 0201 	bic.w	r2, r2, #1
 800d48a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	681b      	ldr	r3, [r3, #0]
 800d490:	681a      	ldr	r2, [r3, #0]
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800d49a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	6819      	ldr	r1, [r3, #0]
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	681b      	ldr	r3, [r3, #0]
 800d4a6:	683a      	ldr	r2, [r7, #0]
 800d4a8:	430a      	orrs	r2, r1
 800d4aa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	681b      	ldr	r3, [r3, #0]
 800d4b0:	681a      	ldr	r2, [r3, #0]
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	f042 0201 	orr.w	r2, r2, #1
 800d4ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	2220      	movs	r2, #32
 800d4c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	2200      	movs	r2, #0
 800d4c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800d4cc:	2300      	movs	r3, #0
 800d4ce:	e000      	b.n	800d4d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800d4d0:	2302      	movs	r3, #2
  }
}
 800d4d2:	4618      	mov	r0, r3
 800d4d4:	370c      	adds	r7, #12
 800d4d6:	46bd      	mov	sp, r7
 800d4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4dc:	4770      	bx	lr

0800d4de <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800d4de:	b480      	push	{r7}
 800d4e0:	b085      	sub	sp, #20
 800d4e2:	af00      	add	r7, sp, #0
 800d4e4:	6078      	str	r0, [r7, #4]
 800d4e6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d4ee:	b2db      	uxtb	r3, r3
 800d4f0:	2b20      	cmp	r3, #32
 800d4f2:	d139      	bne.n	800d568 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d4fa:	2b01      	cmp	r3, #1
 800d4fc:	d101      	bne.n	800d502 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800d4fe:	2302      	movs	r3, #2
 800d500:	e033      	b.n	800d56a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	2201      	movs	r2, #1
 800d506:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	2224      	movs	r2, #36	@ 0x24
 800d50e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	681b      	ldr	r3, [r3, #0]
 800d516:	681a      	ldr	r2, [r3, #0]
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	681b      	ldr	r3, [r3, #0]
 800d51c:	f022 0201 	bic.w	r2, r2, #1
 800d520:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800d52a:	68fb      	ldr	r3, [r7, #12]
 800d52c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800d530:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800d532:	683b      	ldr	r3, [r7, #0]
 800d534:	021b      	lsls	r3, r3, #8
 800d536:	68fa      	ldr	r2, [r7, #12]
 800d538:	4313      	orrs	r3, r2
 800d53a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	68fa      	ldr	r2, [r7, #12]
 800d542:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	681b      	ldr	r3, [r3, #0]
 800d548:	681a      	ldr	r2, [r3, #0]
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	f042 0201 	orr.w	r2, r2, #1
 800d552:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	2220      	movs	r2, #32
 800d558:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	2200      	movs	r2, #0
 800d560:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800d564:	2300      	movs	r3, #0
 800d566:	e000      	b.n	800d56a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800d568:	2302      	movs	r3, #2
  }
}
 800d56a:	4618      	mov	r0, r3
 800d56c:	3714      	adds	r7, #20
 800d56e:	46bd      	mov	sp, r7
 800d570:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d574:	4770      	bx	lr
	...

0800d578 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800d578:	b480      	push	{r7}
 800d57a:	b085      	sub	sp, #20
 800d57c:	af00      	add	r7, sp, #0
 800d57e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	2b00      	cmp	r3, #0
 800d584:	d141      	bne.n	800d60a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800d586:	4b4b      	ldr	r3, [pc, #300]	@ (800d6b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d588:	681b      	ldr	r3, [r3, #0]
 800d58a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d58e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d592:	d131      	bne.n	800d5f8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d594:	4b47      	ldr	r3, [pc, #284]	@ (800d6b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d596:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d59a:	4a46      	ldr	r2, [pc, #280]	@ (800d6b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d59c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d5a0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800d5a4:	4b43      	ldr	r3, [pc, #268]	@ (800d6b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d5ac:	4a41      	ldr	r2, [pc, #260]	@ (800d6b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d5ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d5b2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800d5b4:	4b40      	ldr	r3, [pc, #256]	@ (800d6b8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800d5b6:	681b      	ldr	r3, [r3, #0]
 800d5b8:	2232      	movs	r2, #50	@ 0x32
 800d5ba:	fb02 f303 	mul.w	r3, r2, r3
 800d5be:	4a3f      	ldr	r2, [pc, #252]	@ (800d6bc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800d5c0:	fba2 2303 	umull	r2, r3, r2, r3
 800d5c4:	0c9b      	lsrs	r3, r3, #18
 800d5c6:	3301      	adds	r3, #1
 800d5c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d5ca:	e002      	b.n	800d5d2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800d5cc:	68fb      	ldr	r3, [r7, #12]
 800d5ce:	3b01      	subs	r3, #1
 800d5d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d5d2:	4b38      	ldr	r3, [pc, #224]	@ (800d6b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d5d4:	695b      	ldr	r3, [r3, #20]
 800d5d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d5da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d5de:	d102      	bne.n	800d5e6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800d5e0:	68fb      	ldr	r3, [r7, #12]
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	d1f2      	bne.n	800d5cc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800d5e6:	4b33      	ldr	r3, [pc, #204]	@ (800d6b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d5e8:	695b      	ldr	r3, [r3, #20]
 800d5ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d5ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d5f2:	d158      	bne.n	800d6a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800d5f4:	2303      	movs	r3, #3
 800d5f6:	e057      	b.n	800d6a8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d5f8:	4b2e      	ldr	r3, [pc, #184]	@ (800d6b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d5fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d5fe:	4a2d      	ldr	r2, [pc, #180]	@ (800d6b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d600:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d604:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800d608:	e04d      	b.n	800d6a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d610:	d141      	bne.n	800d696 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800d612:	4b28      	ldr	r3, [pc, #160]	@ (800d6b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d614:	681b      	ldr	r3, [r3, #0]
 800d616:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d61a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d61e:	d131      	bne.n	800d684 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d620:	4b24      	ldr	r3, [pc, #144]	@ (800d6b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d622:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d626:	4a23      	ldr	r2, [pc, #140]	@ (800d6b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d628:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d62c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800d630:	4b20      	ldr	r3, [pc, #128]	@ (800d6b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d638:	4a1e      	ldr	r2, [pc, #120]	@ (800d6b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d63a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d63e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800d640:	4b1d      	ldr	r3, [pc, #116]	@ (800d6b8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800d642:	681b      	ldr	r3, [r3, #0]
 800d644:	2232      	movs	r2, #50	@ 0x32
 800d646:	fb02 f303 	mul.w	r3, r2, r3
 800d64a:	4a1c      	ldr	r2, [pc, #112]	@ (800d6bc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800d64c:	fba2 2303 	umull	r2, r3, r2, r3
 800d650:	0c9b      	lsrs	r3, r3, #18
 800d652:	3301      	adds	r3, #1
 800d654:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d656:	e002      	b.n	800d65e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800d658:	68fb      	ldr	r3, [r7, #12]
 800d65a:	3b01      	subs	r3, #1
 800d65c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d65e:	4b15      	ldr	r3, [pc, #84]	@ (800d6b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d660:	695b      	ldr	r3, [r3, #20]
 800d662:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d666:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d66a:	d102      	bne.n	800d672 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800d66c:	68fb      	ldr	r3, [r7, #12]
 800d66e:	2b00      	cmp	r3, #0
 800d670:	d1f2      	bne.n	800d658 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800d672:	4b10      	ldr	r3, [pc, #64]	@ (800d6b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d674:	695b      	ldr	r3, [r3, #20]
 800d676:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d67a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d67e:	d112      	bne.n	800d6a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800d680:	2303      	movs	r3, #3
 800d682:	e011      	b.n	800d6a8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d684:	4b0b      	ldr	r3, [pc, #44]	@ (800d6b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d686:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d68a:	4a0a      	ldr	r2, [pc, #40]	@ (800d6b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d68c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d690:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800d694:	e007      	b.n	800d6a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800d696:	4b07      	ldr	r3, [pc, #28]	@ (800d6b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d69e:	4a05      	ldr	r2, [pc, #20]	@ (800d6b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d6a0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800d6a4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800d6a6:	2300      	movs	r3, #0
}
 800d6a8:	4618      	mov	r0, r3
 800d6aa:	3714      	adds	r7, #20
 800d6ac:	46bd      	mov	sp, r7
 800d6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6b2:	4770      	bx	lr
 800d6b4:	40007000 	.word	0x40007000
 800d6b8:	20000078 	.word	0x20000078
 800d6bc:	431bde83 	.word	0x431bde83

0800d6c0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800d6c0:	b480      	push	{r7}
 800d6c2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800d6c4:	4b05      	ldr	r3, [pc, #20]	@ (800d6dc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800d6c6:	689b      	ldr	r3, [r3, #8]
 800d6c8:	4a04      	ldr	r2, [pc, #16]	@ (800d6dc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800d6ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d6ce:	6093      	str	r3, [r2, #8]
}
 800d6d0:	bf00      	nop
 800d6d2:	46bd      	mov	sp, r7
 800d6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6d8:	4770      	bx	lr
 800d6da:	bf00      	nop
 800d6dc:	40007000 	.word	0x40007000

0800d6e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d6e0:	b580      	push	{r7, lr}
 800d6e2:	b088      	sub	sp, #32
 800d6e4:	af00      	add	r7, sp, #0
 800d6e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d101      	bne.n	800d6f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800d6ee:	2301      	movs	r3, #1
 800d6f0:	e2fe      	b.n	800dcf0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	f003 0301 	and.w	r3, r3, #1
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d075      	beq.n	800d7ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d6fe:	4b97      	ldr	r3, [pc, #604]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d700:	689b      	ldr	r3, [r3, #8]
 800d702:	f003 030c 	and.w	r3, r3, #12
 800d706:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d708:	4b94      	ldr	r3, [pc, #592]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d70a:	68db      	ldr	r3, [r3, #12]
 800d70c:	f003 0303 	and.w	r3, r3, #3
 800d710:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800d712:	69bb      	ldr	r3, [r7, #24]
 800d714:	2b0c      	cmp	r3, #12
 800d716:	d102      	bne.n	800d71e <HAL_RCC_OscConfig+0x3e>
 800d718:	697b      	ldr	r3, [r7, #20]
 800d71a:	2b03      	cmp	r3, #3
 800d71c:	d002      	beq.n	800d724 <HAL_RCC_OscConfig+0x44>
 800d71e:	69bb      	ldr	r3, [r7, #24]
 800d720:	2b08      	cmp	r3, #8
 800d722:	d10b      	bne.n	800d73c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d724:	4b8d      	ldr	r3, [pc, #564]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d05b      	beq.n	800d7e8 <HAL_RCC_OscConfig+0x108>
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	685b      	ldr	r3, [r3, #4]
 800d734:	2b00      	cmp	r3, #0
 800d736:	d157      	bne.n	800d7e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800d738:	2301      	movs	r3, #1
 800d73a:	e2d9      	b.n	800dcf0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	685b      	ldr	r3, [r3, #4]
 800d740:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d744:	d106      	bne.n	800d754 <HAL_RCC_OscConfig+0x74>
 800d746:	4b85      	ldr	r3, [pc, #532]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d748:	681b      	ldr	r3, [r3, #0]
 800d74a:	4a84      	ldr	r2, [pc, #528]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d74c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d750:	6013      	str	r3, [r2, #0]
 800d752:	e01d      	b.n	800d790 <HAL_RCC_OscConfig+0xb0>
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	685b      	ldr	r3, [r3, #4]
 800d758:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d75c:	d10c      	bne.n	800d778 <HAL_RCC_OscConfig+0x98>
 800d75e:	4b7f      	ldr	r3, [pc, #508]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	4a7e      	ldr	r2, [pc, #504]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d764:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d768:	6013      	str	r3, [r2, #0]
 800d76a:	4b7c      	ldr	r3, [pc, #496]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d76c:	681b      	ldr	r3, [r3, #0]
 800d76e:	4a7b      	ldr	r2, [pc, #492]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d770:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d774:	6013      	str	r3, [r2, #0]
 800d776:	e00b      	b.n	800d790 <HAL_RCC_OscConfig+0xb0>
 800d778:	4b78      	ldr	r3, [pc, #480]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	4a77      	ldr	r2, [pc, #476]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d77e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d782:	6013      	str	r3, [r2, #0]
 800d784:	4b75      	ldr	r3, [pc, #468]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	4a74      	ldr	r2, [pc, #464]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d78a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d78e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	685b      	ldr	r3, [r3, #4]
 800d794:	2b00      	cmp	r3, #0
 800d796:	d013      	beq.n	800d7c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d798:	f7fc fff8 	bl	800a78c <HAL_GetTick>
 800d79c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d79e:	e008      	b.n	800d7b2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d7a0:	f7fc fff4 	bl	800a78c <HAL_GetTick>
 800d7a4:	4602      	mov	r2, r0
 800d7a6:	693b      	ldr	r3, [r7, #16]
 800d7a8:	1ad3      	subs	r3, r2, r3
 800d7aa:	2b64      	cmp	r3, #100	@ 0x64
 800d7ac:	d901      	bls.n	800d7b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800d7ae:	2303      	movs	r3, #3
 800d7b0:	e29e      	b.n	800dcf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d7b2:	4b6a      	ldr	r3, [pc, #424]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	d0f0      	beq.n	800d7a0 <HAL_RCC_OscConfig+0xc0>
 800d7be:	e014      	b.n	800d7ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d7c0:	f7fc ffe4 	bl	800a78c <HAL_GetTick>
 800d7c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d7c6:	e008      	b.n	800d7da <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d7c8:	f7fc ffe0 	bl	800a78c <HAL_GetTick>
 800d7cc:	4602      	mov	r2, r0
 800d7ce:	693b      	ldr	r3, [r7, #16]
 800d7d0:	1ad3      	subs	r3, r2, r3
 800d7d2:	2b64      	cmp	r3, #100	@ 0x64
 800d7d4:	d901      	bls.n	800d7da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d7d6:	2303      	movs	r3, #3
 800d7d8:	e28a      	b.n	800dcf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d7da:	4b60      	ldr	r3, [pc, #384]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d7e2:	2b00      	cmp	r3, #0
 800d7e4:	d1f0      	bne.n	800d7c8 <HAL_RCC_OscConfig+0xe8>
 800d7e6:	e000      	b.n	800d7ea <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d7e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	f003 0302 	and.w	r3, r3, #2
 800d7f2:	2b00      	cmp	r3, #0
 800d7f4:	d075      	beq.n	800d8e2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d7f6:	4b59      	ldr	r3, [pc, #356]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d7f8:	689b      	ldr	r3, [r3, #8]
 800d7fa:	f003 030c 	and.w	r3, r3, #12
 800d7fe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d800:	4b56      	ldr	r3, [pc, #344]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d802:	68db      	ldr	r3, [r3, #12]
 800d804:	f003 0303 	and.w	r3, r3, #3
 800d808:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800d80a:	69bb      	ldr	r3, [r7, #24]
 800d80c:	2b0c      	cmp	r3, #12
 800d80e:	d102      	bne.n	800d816 <HAL_RCC_OscConfig+0x136>
 800d810:	697b      	ldr	r3, [r7, #20]
 800d812:	2b02      	cmp	r3, #2
 800d814:	d002      	beq.n	800d81c <HAL_RCC_OscConfig+0x13c>
 800d816:	69bb      	ldr	r3, [r7, #24]
 800d818:	2b04      	cmp	r3, #4
 800d81a:	d11f      	bne.n	800d85c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d81c:	4b4f      	ldr	r3, [pc, #316]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d824:	2b00      	cmp	r3, #0
 800d826:	d005      	beq.n	800d834 <HAL_RCC_OscConfig+0x154>
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	68db      	ldr	r3, [r3, #12]
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d101      	bne.n	800d834 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800d830:	2301      	movs	r3, #1
 800d832:	e25d      	b.n	800dcf0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d834:	4b49      	ldr	r3, [pc, #292]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d836:	685b      	ldr	r3, [r3, #4]
 800d838:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	691b      	ldr	r3, [r3, #16]
 800d840:	061b      	lsls	r3, r3, #24
 800d842:	4946      	ldr	r1, [pc, #280]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d844:	4313      	orrs	r3, r2
 800d846:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800d848:	4b45      	ldr	r3, [pc, #276]	@ (800d960 <HAL_RCC_OscConfig+0x280>)
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	4618      	mov	r0, r3
 800d84e:	f7fc ff51 	bl	800a6f4 <HAL_InitTick>
 800d852:	4603      	mov	r3, r0
 800d854:	2b00      	cmp	r3, #0
 800d856:	d043      	beq.n	800d8e0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800d858:	2301      	movs	r3, #1
 800d85a:	e249      	b.n	800dcf0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	68db      	ldr	r3, [r3, #12]
 800d860:	2b00      	cmp	r3, #0
 800d862:	d023      	beq.n	800d8ac <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d864:	4b3d      	ldr	r3, [pc, #244]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d866:	681b      	ldr	r3, [r3, #0]
 800d868:	4a3c      	ldr	r2, [pc, #240]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d86a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d86e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d870:	f7fc ff8c 	bl	800a78c <HAL_GetTick>
 800d874:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d876:	e008      	b.n	800d88a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d878:	f7fc ff88 	bl	800a78c <HAL_GetTick>
 800d87c:	4602      	mov	r2, r0
 800d87e:	693b      	ldr	r3, [r7, #16]
 800d880:	1ad3      	subs	r3, r2, r3
 800d882:	2b02      	cmp	r3, #2
 800d884:	d901      	bls.n	800d88a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800d886:	2303      	movs	r3, #3
 800d888:	e232      	b.n	800dcf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d88a:	4b34      	ldr	r3, [pc, #208]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d88c:	681b      	ldr	r3, [r3, #0]
 800d88e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d892:	2b00      	cmp	r3, #0
 800d894:	d0f0      	beq.n	800d878 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d896:	4b31      	ldr	r3, [pc, #196]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d898:	685b      	ldr	r3, [r3, #4]
 800d89a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	691b      	ldr	r3, [r3, #16]
 800d8a2:	061b      	lsls	r3, r3, #24
 800d8a4:	492d      	ldr	r1, [pc, #180]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d8a6:	4313      	orrs	r3, r2
 800d8a8:	604b      	str	r3, [r1, #4]
 800d8aa:	e01a      	b.n	800d8e2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d8ac:	4b2b      	ldr	r3, [pc, #172]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	4a2a      	ldr	r2, [pc, #168]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d8b2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d8b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d8b8:	f7fc ff68 	bl	800a78c <HAL_GetTick>
 800d8bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d8be:	e008      	b.n	800d8d2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d8c0:	f7fc ff64 	bl	800a78c <HAL_GetTick>
 800d8c4:	4602      	mov	r2, r0
 800d8c6:	693b      	ldr	r3, [r7, #16]
 800d8c8:	1ad3      	subs	r3, r2, r3
 800d8ca:	2b02      	cmp	r3, #2
 800d8cc:	d901      	bls.n	800d8d2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800d8ce:	2303      	movs	r3, #3
 800d8d0:	e20e      	b.n	800dcf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d8d2:	4b22      	ldr	r3, [pc, #136]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d8da:	2b00      	cmp	r3, #0
 800d8dc:	d1f0      	bne.n	800d8c0 <HAL_RCC_OscConfig+0x1e0>
 800d8de:	e000      	b.n	800d8e2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d8e0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	f003 0308 	and.w	r3, r3, #8
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	d041      	beq.n	800d972 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	695b      	ldr	r3, [r3, #20]
 800d8f2:	2b00      	cmp	r3, #0
 800d8f4:	d01c      	beq.n	800d930 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d8f6:	4b19      	ldr	r3, [pc, #100]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d8f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d8fc:	4a17      	ldr	r2, [pc, #92]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d8fe:	f043 0301 	orr.w	r3, r3, #1
 800d902:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d906:	f7fc ff41 	bl	800a78c <HAL_GetTick>
 800d90a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d90c:	e008      	b.n	800d920 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d90e:	f7fc ff3d 	bl	800a78c <HAL_GetTick>
 800d912:	4602      	mov	r2, r0
 800d914:	693b      	ldr	r3, [r7, #16]
 800d916:	1ad3      	subs	r3, r2, r3
 800d918:	2b02      	cmp	r3, #2
 800d91a:	d901      	bls.n	800d920 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800d91c:	2303      	movs	r3, #3
 800d91e:	e1e7      	b.n	800dcf0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d920:	4b0e      	ldr	r3, [pc, #56]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d922:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d926:	f003 0302 	and.w	r3, r3, #2
 800d92a:	2b00      	cmp	r3, #0
 800d92c:	d0ef      	beq.n	800d90e <HAL_RCC_OscConfig+0x22e>
 800d92e:	e020      	b.n	800d972 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d930:	4b0a      	ldr	r3, [pc, #40]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d932:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d936:	4a09      	ldr	r2, [pc, #36]	@ (800d95c <HAL_RCC_OscConfig+0x27c>)
 800d938:	f023 0301 	bic.w	r3, r3, #1
 800d93c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d940:	f7fc ff24 	bl	800a78c <HAL_GetTick>
 800d944:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d946:	e00d      	b.n	800d964 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d948:	f7fc ff20 	bl	800a78c <HAL_GetTick>
 800d94c:	4602      	mov	r2, r0
 800d94e:	693b      	ldr	r3, [r7, #16]
 800d950:	1ad3      	subs	r3, r2, r3
 800d952:	2b02      	cmp	r3, #2
 800d954:	d906      	bls.n	800d964 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800d956:	2303      	movs	r3, #3
 800d958:	e1ca      	b.n	800dcf0 <HAL_RCC_OscConfig+0x610>
 800d95a:	bf00      	nop
 800d95c:	40021000 	.word	0x40021000
 800d960:	2000007c 	.word	0x2000007c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d964:	4b8c      	ldr	r3, [pc, #560]	@ (800db98 <HAL_RCC_OscConfig+0x4b8>)
 800d966:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d96a:	f003 0302 	and.w	r3, r3, #2
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d1ea      	bne.n	800d948 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	681b      	ldr	r3, [r3, #0]
 800d976:	f003 0304 	and.w	r3, r3, #4
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	f000 80a6 	beq.w	800dacc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d980:	2300      	movs	r3, #0
 800d982:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800d984:	4b84      	ldr	r3, [pc, #528]	@ (800db98 <HAL_RCC_OscConfig+0x4b8>)
 800d986:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d988:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d101      	bne.n	800d994 <HAL_RCC_OscConfig+0x2b4>
 800d990:	2301      	movs	r3, #1
 800d992:	e000      	b.n	800d996 <HAL_RCC_OscConfig+0x2b6>
 800d994:	2300      	movs	r3, #0
 800d996:	2b00      	cmp	r3, #0
 800d998:	d00d      	beq.n	800d9b6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d99a:	4b7f      	ldr	r3, [pc, #508]	@ (800db98 <HAL_RCC_OscConfig+0x4b8>)
 800d99c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d99e:	4a7e      	ldr	r2, [pc, #504]	@ (800db98 <HAL_RCC_OscConfig+0x4b8>)
 800d9a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d9a4:	6593      	str	r3, [r2, #88]	@ 0x58
 800d9a6:	4b7c      	ldr	r3, [pc, #496]	@ (800db98 <HAL_RCC_OscConfig+0x4b8>)
 800d9a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d9aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d9ae:	60fb      	str	r3, [r7, #12]
 800d9b0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800d9b2:	2301      	movs	r3, #1
 800d9b4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d9b6:	4b79      	ldr	r3, [pc, #484]	@ (800db9c <HAL_RCC_OscConfig+0x4bc>)
 800d9b8:	681b      	ldr	r3, [r3, #0]
 800d9ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	d118      	bne.n	800d9f4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d9c2:	4b76      	ldr	r3, [pc, #472]	@ (800db9c <HAL_RCC_OscConfig+0x4bc>)
 800d9c4:	681b      	ldr	r3, [r3, #0]
 800d9c6:	4a75      	ldr	r2, [pc, #468]	@ (800db9c <HAL_RCC_OscConfig+0x4bc>)
 800d9c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d9cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800d9ce:	f7fc fedd 	bl	800a78c <HAL_GetTick>
 800d9d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d9d4:	e008      	b.n	800d9e8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d9d6:	f7fc fed9 	bl	800a78c <HAL_GetTick>
 800d9da:	4602      	mov	r2, r0
 800d9dc:	693b      	ldr	r3, [r7, #16]
 800d9de:	1ad3      	subs	r3, r2, r3
 800d9e0:	2b02      	cmp	r3, #2
 800d9e2:	d901      	bls.n	800d9e8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800d9e4:	2303      	movs	r3, #3
 800d9e6:	e183      	b.n	800dcf0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d9e8:	4b6c      	ldr	r3, [pc, #432]	@ (800db9c <HAL_RCC_OscConfig+0x4bc>)
 800d9ea:	681b      	ldr	r3, [r3, #0]
 800d9ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	d0f0      	beq.n	800d9d6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	689b      	ldr	r3, [r3, #8]
 800d9f8:	2b01      	cmp	r3, #1
 800d9fa:	d108      	bne.n	800da0e <HAL_RCC_OscConfig+0x32e>
 800d9fc:	4b66      	ldr	r3, [pc, #408]	@ (800db98 <HAL_RCC_OscConfig+0x4b8>)
 800d9fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da02:	4a65      	ldr	r2, [pc, #404]	@ (800db98 <HAL_RCC_OscConfig+0x4b8>)
 800da04:	f043 0301 	orr.w	r3, r3, #1
 800da08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800da0c:	e024      	b.n	800da58 <HAL_RCC_OscConfig+0x378>
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	689b      	ldr	r3, [r3, #8]
 800da12:	2b05      	cmp	r3, #5
 800da14:	d110      	bne.n	800da38 <HAL_RCC_OscConfig+0x358>
 800da16:	4b60      	ldr	r3, [pc, #384]	@ (800db98 <HAL_RCC_OscConfig+0x4b8>)
 800da18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da1c:	4a5e      	ldr	r2, [pc, #376]	@ (800db98 <HAL_RCC_OscConfig+0x4b8>)
 800da1e:	f043 0304 	orr.w	r3, r3, #4
 800da22:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800da26:	4b5c      	ldr	r3, [pc, #368]	@ (800db98 <HAL_RCC_OscConfig+0x4b8>)
 800da28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da2c:	4a5a      	ldr	r2, [pc, #360]	@ (800db98 <HAL_RCC_OscConfig+0x4b8>)
 800da2e:	f043 0301 	orr.w	r3, r3, #1
 800da32:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800da36:	e00f      	b.n	800da58 <HAL_RCC_OscConfig+0x378>
 800da38:	4b57      	ldr	r3, [pc, #348]	@ (800db98 <HAL_RCC_OscConfig+0x4b8>)
 800da3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da3e:	4a56      	ldr	r2, [pc, #344]	@ (800db98 <HAL_RCC_OscConfig+0x4b8>)
 800da40:	f023 0301 	bic.w	r3, r3, #1
 800da44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800da48:	4b53      	ldr	r3, [pc, #332]	@ (800db98 <HAL_RCC_OscConfig+0x4b8>)
 800da4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da4e:	4a52      	ldr	r2, [pc, #328]	@ (800db98 <HAL_RCC_OscConfig+0x4b8>)
 800da50:	f023 0304 	bic.w	r3, r3, #4
 800da54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	689b      	ldr	r3, [r3, #8]
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	d016      	beq.n	800da8e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800da60:	f7fc fe94 	bl	800a78c <HAL_GetTick>
 800da64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800da66:	e00a      	b.n	800da7e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800da68:	f7fc fe90 	bl	800a78c <HAL_GetTick>
 800da6c:	4602      	mov	r2, r0
 800da6e:	693b      	ldr	r3, [r7, #16]
 800da70:	1ad3      	subs	r3, r2, r3
 800da72:	f241 3288 	movw	r2, #5000	@ 0x1388
 800da76:	4293      	cmp	r3, r2
 800da78:	d901      	bls.n	800da7e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800da7a:	2303      	movs	r3, #3
 800da7c:	e138      	b.n	800dcf0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800da7e:	4b46      	ldr	r3, [pc, #280]	@ (800db98 <HAL_RCC_OscConfig+0x4b8>)
 800da80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da84:	f003 0302 	and.w	r3, r3, #2
 800da88:	2b00      	cmp	r3, #0
 800da8a:	d0ed      	beq.n	800da68 <HAL_RCC_OscConfig+0x388>
 800da8c:	e015      	b.n	800daba <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800da8e:	f7fc fe7d 	bl	800a78c <HAL_GetTick>
 800da92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800da94:	e00a      	b.n	800daac <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800da96:	f7fc fe79 	bl	800a78c <HAL_GetTick>
 800da9a:	4602      	mov	r2, r0
 800da9c:	693b      	ldr	r3, [r7, #16]
 800da9e:	1ad3      	subs	r3, r2, r3
 800daa0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800daa4:	4293      	cmp	r3, r2
 800daa6:	d901      	bls.n	800daac <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800daa8:	2303      	movs	r3, #3
 800daaa:	e121      	b.n	800dcf0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800daac:	4b3a      	ldr	r3, [pc, #232]	@ (800db98 <HAL_RCC_OscConfig+0x4b8>)
 800daae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dab2:	f003 0302 	and.w	r3, r3, #2
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d1ed      	bne.n	800da96 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800daba:	7ffb      	ldrb	r3, [r7, #31]
 800dabc:	2b01      	cmp	r3, #1
 800dabe:	d105      	bne.n	800dacc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800dac0:	4b35      	ldr	r3, [pc, #212]	@ (800db98 <HAL_RCC_OscConfig+0x4b8>)
 800dac2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dac4:	4a34      	ldr	r2, [pc, #208]	@ (800db98 <HAL_RCC_OscConfig+0x4b8>)
 800dac6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800daca:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	681b      	ldr	r3, [r3, #0]
 800dad0:	f003 0320 	and.w	r3, r3, #32
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d03c      	beq.n	800db52 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	699b      	ldr	r3, [r3, #24]
 800dadc:	2b00      	cmp	r3, #0
 800dade:	d01c      	beq.n	800db1a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800dae0:	4b2d      	ldr	r3, [pc, #180]	@ (800db98 <HAL_RCC_OscConfig+0x4b8>)
 800dae2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800dae6:	4a2c      	ldr	r2, [pc, #176]	@ (800db98 <HAL_RCC_OscConfig+0x4b8>)
 800dae8:	f043 0301 	orr.w	r3, r3, #1
 800daec:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800daf0:	f7fc fe4c 	bl	800a78c <HAL_GetTick>
 800daf4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800daf6:	e008      	b.n	800db0a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800daf8:	f7fc fe48 	bl	800a78c <HAL_GetTick>
 800dafc:	4602      	mov	r2, r0
 800dafe:	693b      	ldr	r3, [r7, #16]
 800db00:	1ad3      	subs	r3, r2, r3
 800db02:	2b02      	cmp	r3, #2
 800db04:	d901      	bls.n	800db0a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800db06:	2303      	movs	r3, #3
 800db08:	e0f2      	b.n	800dcf0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800db0a:	4b23      	ldr	r3, [pc, #140]	@ (800db98 <HAL_RCC_OscConfig+0x4b8>)
 800db0c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800db10:	f003 0302 	and.w	r3, r3, #2
 800db14:	2b00      	cmp	r3, #0
 800db16:	d0ef      	beq.n	800daf8 <HAL_RCC_OscConfig+0x418>
 800db18:	e01b      	b.n	800db52 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800db1a:	4b1f      	ldr	r3, [pc, #124]	@ (800db98 <HAL_RCC_OscConfig+0x4b8>)
 800db1c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800db20:	4a1d      	ldr	r2, [pc, #116]	@ (800db98 <HAL_RCC_OscConfig+0x4b8>)
 800db22:	f023 0301 	bic.w	r3, r3, #1
 800db26:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800db2a:	f7fc fe2f 	bl	800a78c <HAL_GetTick>
 800db2e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800db30:	e008      	b.n	800db44 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800db32:	f7fc fe2b 	bl	800a78c <HAL_GetTick>
 800db36:	4602      	mov	r2, r0
 800db38:	693b      	ldr	r3, [r7, #16]
 800db3a:	1ad3      	subs	r3, r2, r3
 800db3c:	2b02      	cmp	r3, #2
 800db3e:	d901      	bls.n	800db44 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800db40:	2303      	movs	r3, #3
 800db42:	e0d5      	b.n	800dcf0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800db44:	4b14      	ldr	r3, [pc, #80]	@ (800db98 <HAL_RCC_OscConfig+0x4b8>)
 800db46:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800db4a:	f003 0302 	and.w	r3, r3, #2
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d1ef      	bne.n	800db32 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	69db      	ldr	r3, [r3, #28]
 800db56:	2b00      	cmp	r3, #0
 800db58:	f000 80c9 	beq.w	800dcee <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800db5c:	4b0e      	ldr	r3, [pc, #56]	@ (800db98 <HAL_RCC_OscConfig+0x4b8>)
 800db5e:	689b      	ldr	r3, [r3, #8]
 800db60:	f003 030c 	and.w	r3, r3, #12
 800db64:	2b0c      	cmp	r3, #12
 800db66:	f000 8083 	beq.w	800dc70 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	69db      	ldr	r3, [r3, #28]
 800db6e:	2b02      	cmp	r3, #2
 800db70:	d15e      	bne.n	800dc30 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800db72:	4b09      	ldr	r3, [pc, #36]	@ (800db98 <HAL_RCC_OscConfig+0x4b8>)
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	4a08      	ldr	r2, [pc, #32]	@ (800db98 <HAL_RCC_OscConfig+0x4b8>)
 800db78:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800db7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800db7e:	f7fc fe05 	bl	800a78c <HAL_GetTick>
 800db82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800db84:	e00c      	b.n	800dba0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800db86:	f7fc fe01 	bl	800a78c <HAL_GetTick>
 800db8a:	4602      	mov	r2, r0
 800db8c:	693b      	ldr	r3, [r7, #16]
 800db8e:	1ad3      	subs	r3, r2, r3
 800db90:	2b02      	cmp	r3, #2
 800db92:	d905      	bls.n	800dba0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800db94:	2303      	movs	r3, #3
 800db96:	e0ab      	b.n	800dcf0 <HAL_RCC_OscConfig+0x610>
 800db98:	40021000 	.word	0x40021000
 800db9c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800dba0:	4b55      	ldr	r3, [pc, #340]	@ (800dcf8 <HAL_RCC_OscConfig+0x618>)
 800dba2:	681b      	ldr	r3, [r3, #0]
 800dba4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dba8:	2b00      	cmp	r3, #0
 800dbaa:	d1ec      	bne.n	800db86 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800dbac:	4b52      	ldr	r3, [pc, #328]	@ (800dcf8 <HAL_RCC_OscConfig+0x618>)
 800dbae:	68da      	ldr	r2, [r3, #12]
 800dbb0:	4b52      	ldr	r3, [pc, #328]	@ (800dcfc <HAL_RCC_OscConfig+0x61c>)
 800dbb2:	4013      	ands	r3, r2
 800dbb4:	687a      	ldr	r2, [r7, #4]
 800dbb6:	6a11      	ldr	r1, [r2, #32]
 800dbb8:	687a      	ldr	r2, [r7, #4]
 800dbba:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800dbbc:	3a01      	subs	r2, #1
 800dbbe:	0112      	lsls	r2, r2, #4
 800dbc0:	4311      	orrs	r1, r2
 800dbc2:	687a      	ldr	r2, [r7, #4]
 800dbc4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800dbc6:	0212      	lsls	r2, r2, #8
 800dbc8:	4311      	orrs	r1, r2
 800dbca:	687a      	ldr	r2, [r7, #4]
 800dbcc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800dbce:	0852      	lsrs	r2, r2, #1
 800dbd0:	3a01      	subs	r2, #1
 800dbd2:	0552      	lsls	r2, r2, #21
 800dbd4:	4311      	orrs	r1, r2
 800dbd6:	687a      	ldr	r2, [r7, #4]
 800dbd8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800dbda:	0852      	lsrs	r2, r2, #1
 800dbdc:	3a01      	subs	r2, #1
 800dbde:	0652      	lsls	r2, r2, #25
 800dbe0:	4311      	orrs	r1, r2
 800dbe2:	687a      	ldr	r2, [r7, #4]
 800dbe4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800dbe6:	06d2      	lsls	r2, r2, #27
 800dbe8:	430a      	orrs	r2, r1
 800dbea:	4943      	ldr	r1, [pc, #268]	@ (800dcf8 <HAL_RCC_OscConfig+0x618>)
 800dbec:	4313      	orrs	r3, r2
 800dbee:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800dbf0:	4b41      	ldr	r3, [pc, #260]	@ (800dcf8 <HAL_RCC_OscConfig+0x618>)
 800dbf2:	681b      	ldr	r3, [r3, #0]
 800dbf4:	4a40      	ldr	r2, [pc, #256]	@ (800dcf8 <HAL_RCC_OscConfig+0x618>)
 800dbf6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800dbfa:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800dbfc:	4b3e      	ldr	r3, [pc, #248]	@ (800dcf8 <HAL_RCC_OscConfig+0x618>)
 800dbfe:	68db      	ldr	r3, [r3, #12]
 800dc00:	4a3d      	ldr	r2, [pc, #244]	@ (800dcf8 <HAL_RCC_OscConfig+0x618>)
 800dc02:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800dc06:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dc08:	f7fc fdc0 	bl	800a78c <HAL_GetTick>
 800dc0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800dc0e:	e008      	b.n	800dc22 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800dc10:	f7fc fdbc 	bl	800a78c <HAL_GetTick>
 800dc14:	4602      	mov	r2, r0
 800dc16:	693b      	ldr	r3, [r7, #16]
 800dc18:	1ad3      	subs	r3, r2, r3
 800dc1a:	2b02      	cmp	r3, #2
 800dc1c:	d901      	bls.n	800dc22 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800dc1e:	2303      	movs	r3, #3
 800dc20:	e066      	b.n	800dcf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800dc22:	4b35      	ldr	r3, [pc, #212]	@ (800dcf8 <HAL_RCC_OscConfig+0x618>)
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d0f0      	beq.n	800dc10 <HAL_RCC_OscConfig+0x530>
 800dc2e:	e05e      	b.n	800dcee <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800dc30:	4b31      	ldr	r3, [pc, #196]	@ (800dcf8 <HAL_RCC_OscConfig+0x618>)
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	4a30      	ldr	r2, [pc, #192]	@ (800dcf8 <HAL_RCC_OscConfig+0x618>)
 800dc36:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800dc3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dc3c:	f7fc fda6 	bl	800a78c <HAL_GetTick>
 800dc40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800dc42:	e008      	b.n	800dc56 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800dc44:	f7fc fda2 	bl	800a78c <HAL_GetTick>
 800dc48:	4602      	mov	r2, r0
 800dc4a:	693b      	ldr	r3, [r7, #16]
 800dc4c:	1ad3      	subs	r3, r2, r3
 800dc4e:	2b02      	cmp	r3, #2
 800dc50:	d901      	bls.n	800dc56 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800dc52:	2303      	movs	r3, #3
 800dc54:	e04c      	b.n	800dcf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800dc56:	4b28      	ldr	r3, [pc, #160]	@ (800dcf8 <HAL_RCC_OscConfig+0x618>)
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	d1f0      	bne.n	800dc44 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800dc62:	4b25      	ldr	r3, [pc, #148]	@ (800dcf8 <HAL_RCC_OscConfig+0x618>)
 800dc64:	68da      	ldr	r2, [r3, #12]
 800dc66:	4924      	ldr	r1, [pc, #144]	@ (800dcf8 <HAL_RCC_OscConfig+0x618>)
 800dc68:	4b25      	ldr	r3, [pc, #148]	@ (800dd00 <HAL_RCC_OscConfig+0x620>)
 800dc6a:	4013      	ands	r3, r2
 800dc6c:	60cb      	str	r3, [r1, #12]
 800dc6e:	e03e      	b.n	800dcee <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	69db      	ldr	r3, [r3, #28]
 800dc74:	2b01      	cmp	r3, #1
 800dc76:	d101      	bne.n	800dc7c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800dc78:	2301      	movs	r3, #1
 800dc7a:	e039      	b.n	800dcf0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800dc7c:	4b1e      	ldr	r3, [pc, #120]	@ (800dcf8 <HAL_RCC_OscConfig+0x618>)
 800dc7e:	68db      	ldr	r3, [r3, #12]
 800dc80:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800dc82:	697b      	ldr	r3, [r7, #20]
 800dc84:	f003 0203 	and.w	r2, r3, #3
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	6a1b      	ldr	r3, [r3, #32]
 800dc8c:	429a      	cmp	r2, r3
 800dc8e:	d12c      	bne.n	800dcea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800dc90:	697b      	ldr	r3, [r7, #20]
 800dc92:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dc9a:	3b01      	subs	r3, #1
 800dc9c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800dc9e:	429a      	cmp	r2, r3
 800dca0:	d123      	bne.n	800dcea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800dca2:	697b      	ldr	r3, [r7, #20]
 800dca4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dcac:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800dcae:	429a      	cmp	r2, r3
 800dcb0:	d11b      	bne.n	800dcea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800dcb2:	697b      	ldr	r3, [r7, #20]
 800dcb4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dcbc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800dcbe:	429a      	cmp	r2, r3
 800dcc0:	d113      	bne.n	800dcea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800dcc2:	697b      	ldr	r3, [r7, #20]
 800dcc4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dccc:	085b      	lsrs	r3, r3, #1
 800dcce:	3b01      	subs	r3, #1
 800dcd0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800dcd2:	429a      	cmp	r2, r3
 800dcd4:	d109      	bne.n	800dcea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800dcd6:	697b      	ldr	r3, [r7, #20]
 800dcd8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dce0:	085b      	lsrs	r3, r3, #1
 800dce2:	3b01      	subs	r3, #1
 800dce4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800dce6:	429a      	cmp	r2, r3
 800dce8:	d001      	beq.n	800dcee <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800dcea:	2301      	movs	r3, #1
 800dcec:	e000      	b.n	800dcf0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800dcee:	2300      	movs	r3, #0
}
 800dcf0:	4618      	mov	r0, r3
 800dcf2:	3720      	adds	r7, #32
 800dcf4:	46bd      	mov	sp, r7
 800dcf6:	bd80      	pop	{r7, pc}
 800dcf8:	40021000 	.word	0x40021000
 800dcfc:	019f800c 	.word	0x019f800c
 800dd00:	feeefffc 	.word	0xfeeefffc

0800dd04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800dd04:	b580      	push	{r7, lr}
 800dd06:	b086      	sub	sp, #24
 800dd08:	af00      	add	r7, sp, #0
 800dd0a:	6078      	str	r0, [r7, #4]
 800dd0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800dd0e:	2300      	movs	r3, #0
 800dd10:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d101      	bne.n	800dd1c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800dd18:	2301      	movs	r3, #1
 800dd1a:	e11e      	b.n	800df5a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800dd1c:	4b91      	ldr	r3, [pc, #580]	@ (800df64 <HAL_RCC_ClockConfig+0x260>)
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	f003 030f 	and.w	r3, r3, #15
 800dd24:	683a      	ldr	r2, [r7, #0]
 800dd26:	429a      	cmp	r2, r3
 800dd28:	d910      	bls.n	800dd4c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800dd2a:	4b8e      	ldr	r3, [pc, #568]	@ (800df64 <HAL_RCC_ClockConfig+0x260>)
 800dd2c:	681b      	ldr	r3, [r3, #0]
 800dd2e:	f023 020f 	bic.w	r2, r3, #15
 800dd32:	498c      	ldr	r1, [pc, #560]	@ (800df64 <HAL_RCC_ClockConfig+0x260>)
 800dd34:	683b      	ldr	r3, [r7, #0]
 800dd36:	4313      	orrs	r3, r2
 800dd38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800dd3a:	4b8a      	ldr	r3, [pc, #552]	@ (800df64 <HAL_RCC_ClockConfig+0x260>)
 800dd3c:	681b      	ldr	r3, [r3, #0]
 800dd3e:	f003 030f 	and.w	r3, r3, #15
 800dd42:	683a      	ldr	r2, [r7, #0]
 800dd44:	429a      	cmp	r2, r3
 800dd46:	d001      	beq.n	800dd4c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800dd48:	2301      	movs	r3, #1
 800dd4a:	e106      	b.n	800df5a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	681b      	ldr	r3, [r3, #0]
 800dd50:	f003 0301 	and.w	r3, r3, #1
 800dd54:	2b00      	cmp	r3, #0
 800dd56:	d073      	beq.n	800de40 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	685b      	ldr	r3, [r3, #4]
 800dd5c:	2b03      	cmp	r3, #3
 800dd5e:	d129      	bne.n	800ddb4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800dd60:	4b81      	ldr	r3, [pc, #516]	@ (800df68 <HAL_RCC_ClockConfig+0x264>)
 800dd62:	681b      	ldr	r3, [r3, #0]
 800dd64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d101      	bne.n	800dd70 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800dd6c:	2301      	movs	r3, #1
 800dd6e:	e0f4      	b.n	800df5a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800dd70:	f000 f99e 	bl	800e0b0 <RCC_GetSysClockFreqFromPLLSource>
 800dd74:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800dd76:	693b      	ldr	r3, [r7, #16]
 800dd78:	4a7c      	ldr	r2, [pc, #496]	@ (800df6c <HAL_RCC_ClockConfig+0x268>)
 800dd7a:	4293      	cmp	r3, r2
 800dd7c:	d93f      	bls.n	800ddfe <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800dd7e:	4b7a      	ldr	r3, [pc, #488]	@ (800df68 <HAL_RCC_ClockConfig+0x264>)
 800dd80:	689b      	ldr	r3, [r3, #8]
 800dd82:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800dd86:	2b00      	cmp	r3, #0
 800dd88:	d009      	beq.n	800dd9e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	681b      	ldr	r3, [r3, #0]
 800dd8e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d033      	beq.n	800ddfe <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800dd9a:	2b00      	cmp	r3, #0
 800dd9c:	d12f      	bne.n	800ddfe <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800dd9e:	4b72      	ldr	r3, [pc, #456]	@ (800df68 <HAL_RCC_ClockConfig+0x264>)
 800dda0:	689b      	ldr	r3, [r3, #8]
 800dda2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800dda6:	4a70      	ldr	r2, [pc, #448]	@ (800df68 <HAL_RCC_ClockConfig+0x264>)
 800dda8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ddac:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800ddae:	2380      	movs	r3, #128	@ 0x80
 800ddb0:	617b      	str	r3, [r7, #20]
 800ddb2:	e024      	b.n	800ddfe <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	685b      	ldr	r3, [r3, #4]
 800ddb8:	2b02      	cmp	r3, #2
 800ddba:	d107      	bne.n	800ddcc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ddbc:	4b6a      	ldr	r3, [pc, #424]	@ (800df68 <HAL_RCC_ClockConfig+0x264>)
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d109      	bne.n	800dddc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800ddc8:	2301      	movs	r3, #1
 800ddca:	e0c6      	b.n	800df5a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ddcc:	4b66      	ldr	r3, [pc, #408]	@ (800df68 <HAL_RCC_ClockConfig+0x264>)
 800ddce:	681b      	ldr	r3, [r3, #0]
 800ddd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	d101      	bne.n	800dddc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800ddd8:	2301      	movs	r3, #1
 800ddda:	e0be      	b.n	800df5a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800dddc:	f000 f8ce 	bl	800df7c <HAL_RCC_GetSysClockFreq>
 800dde0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800dde2:	693b      	ldr	r3, [r7, #16]
 800dde4:	4a61      	ldr	r2, [pc, #388]	@ (800df6c <HAL_RCC_ClockConfig+0x268>)
 800dde6:	4293      	cmp	r3, r2
 800dde8:	d909      	bls.n	800ddfe <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800ddea:	4b5f      	ldr	r3, [pc, #380]	@ (800df68 <HAL_RCC_ClockConfig+0x264>)
 800ddec:	689b      	ldr	r3, [r3, #8]
 800ddee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ddf2:	4a5d      	ldr	r2, [pc, #372]	@ (800df68 <HAL_RCC_ClockConfig+0x264>)
 800ddf4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ddf8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800ddfa:	2380      	movs	r3, #128	@ 0x80
 800ddfc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ddfe:	4b5a      	ldr	r3, [pc, #360]	@ (800df68 <HAL_RCC_ClockConfig+0x264>)
 800de00:	689b      	ldr	r3, [r3, #8]
 800de02:	f023 0203 	bic.w	r2, r3, #3
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	685b      	ldr	r3, [r3, #4]
 800de0a:	4957      	ldr	r1, [pc, #348]	@ (800df68 <HAL_RCC_ClockConfig+0x264>)
 800de0c:	4313      	orrs	r3, r2
 800de0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800de10:	f7fc fcbc 	bl	800a78c <HAL_GetTick>
 800de14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800de16:	e00a      	b.n	800de2e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800de18:	f7fc fcb8 	bl	800a78c <HAL_GetTick>
 800de1c:	4602      	mov	r2, r0
 800de1e:	68fb      	ldr	r3, [r7, #12]
 800de20:	1ad3      	subs	r3, r2, r3
 800de22:	f241 3288 	movw	r2, #5000	@ 0x1388
 800de26:	4293      	cmp	r3, r2
 800de28:	d901      	bls.n	800de2e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800de2a:	2303      	movs	r3, #3
 800de2c:	e095      	b.n	800df5a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800de2e:	4b4e      	ldr	r3, [pc, #312]	@ (800df68 <HAL_RCC_ClockConfig+0x264>)
 800de30:	689b      	ldr	r3, [r3, #8]
 800de32:	f003 020c 	and.w	r2, r3, #12
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	685b      	ldr	r3, [r3, #4]
 800de3a:	009b      	lsls	r3, r3, #2
 800de3c:	429a      	cmp	r2, r3
 800de3e:	d1eb      	bne.n	800de18 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	681b      	ldr	r3, [r3, #0]
 800de44:	f003 0302 	and.w	r3, r3, #2
 800de48:	2b00      	cmp	r3, #0
 800de4a:	d023      	beq.n	800de94 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	f003 0304 	and.w	r3, r3, #4
 800de54:	2b00      	cmp	r3, #0
 800de56:	d005      	beq.n	800de64 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800de58:	4b43      	ldr	r3, [pc, #268]	@ (800df68 <HAL_RCC_ClockConfig+0x264>)
 800de5a:	689b      	ldr	r3, [r3, #8]
 800de5c:	4a42      	ldr	r2, [pc, #264]	@ (800df68 <HAL_RCC_ClockConfig+0x264>)
 800de5e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800de62:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	681b      	ldr	r3, [r3, #0]
 800de68:	f003 0308 	and.w	r3, r3, #8
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	d007      	beq.n	800de80 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800de70:	4b3d      	ldr	r3, [pc, #244]	@ (800df68 <HAL_RCC_ClockConfig+0x264>)
 800de72:	689b      	ldr	r3, [r3, #8]
 800de74:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800de78:	4a3b      	ldr	r2, [pc, #236]	@ (800df68 <HAL_RCC_ClockConfig+0x264>)
 800de7a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800de7e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800de80:	4b39      	ldr	r3, [pc, #228]	@ (800df68 <HAL_RCC_ClockConfig+0x264>)
 800de82:	689b      	ldr	r3, [r3, #8]
 800de84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	689b      	ldr	r3, [r3, #8]
 800de8c:	4936      	ldr	r1, [pc, #216]	@ (800df68 <HAL_RCC_ClockConfig+0x264>)
 800de8e:	4313      	orrs	r3, r2
 800de90:	608b      	str	r3, [r1, #8]
 800de92:	e008      	b.n	800dea6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800de94:	697b      	ldr	r3, [r7, #20]
 800de96:	2b80      	cmp	r3, #128	@ 0x80
 800de98:	d105      	bne.n	800dea6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800de9a:	4b33      	ldr	r3, [pc, #204]	@ (800df68 <HAL_RCC_ClockConfig+0x264>)
 800de9c:	689b      	ldr	r3, [r3, #8]
 800de9e:	4a32      	ldr	r2, [pc, #200]	@ (800df68 <HAL_RCC_ClockConfig+0x264>)
 800dea0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800dea4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800dea6:	4b2f      	ldr	r3, [pc, #188]	@ (800df64 <HAL_RCC_ClockConfig+0x260>)
 800dea8:	681b      	ldr	r3, [r3, #0]
 800deaa:	f003 030f 	and.w	r3, r3, #15
 800deae:	683a      	ldr	r2, [r7, #0]
 800deb0:	429a      	cmp	r2, r3
 800deb2:	d21d      	bcs.n	800def0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800deb4:	4b2b      	ldr	r3, [pc, #172]	@ (800df64 <HAL_RCC_ClockConfig+0x260>)
 800deb6:	681b      	ldr	r3, [r3, #0]
 800deb8:	f023 020f 	bic.w	r2, r3, #15
 800debc:	4929      	ldr	r1, [pc, #164]	@ (800df64 <HAL_RCC_ClockConfig+0x260>)
 800debe:	683b      	ldr	r3, [r7, #0]
 800dec0:	4313      	orrs	r3, r2
 800dec2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800dec4:	f7fc fc62 	bl	800a78c <HAL_GetTick>
 800dec8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800deca:	e00a      	b.n	800dee2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800decc:	f7fc fc5e 	bl	800a78c <HAL_GetTick>
 800ded0:	4602      	mov	r2, r0
 800ded2:	68fb      	ldr	r3, [r7, #12]
 800ded4:	1ad3      	subs	r3, r2, r3
 800ded6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800deda:	4293      	cmp	r3, r2
 800dedc:	d901      	bls.n	800dee2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800dede:	2303      	movs	r3, #3
 800dee0:	e03b      	b.n	800df5a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800dee2:	4b20      	ldr	r3, [pc, #128]	@ (800df64 <HAL_RCC_ClockConfig+0x260>)
 800dee4:	681b      	ldr	r3, [r3, #0]
 800dee6:	f003 030f 	and.w	r3, r3, #15
 800deea:	683a      	ldr	r2, [r7, #0]
 800deec:	429a      	cmp	r2, r3
 800deee:	d1ed      	bne.n	800decc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	681b      	ldr	r3, [r3, #0]
 800def4:	f003 0304 	and.w	r3, r3, #4
 800def8:	2b00      	cmp	r3, #0
 800defa:	d008      	beq.n	800df0e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800defc:	4b1a      	ldr	r3, [pc, #104]	@ (800df68 <HAL_RCC_ClockConfig+0x264>)
 800defe:	689b      	ldr	r3, [r3, #8]
 800df00:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	68db      	ldr	r3, [r3, #12]
 800df08:	4917      	ldr	r1, [pc, #92]	@ (800df68 <HAL_RCC_ClockConfig+0x264>)
 800df0a:	4313      	orrs	r3, r2
 800df0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	681b      	ldr	r3, [r3, #0]
 800df12:	f003 0308 	and.w	r3, r3, #8
 800df16:	2b00      	cmp	r3, #0
 800df18:	d009      	beq.n	800df2e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800df1a:	4b13      	ldr	r3, [pc, #76]	@ (800df68 <HAL_RCC_ClockConfig+0x264>)
 800df1c:	689b      	ldr	r3, [r3, #8]
 800df1e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	691b      	ldr	r3, [r3, #16]
 800df26:	00db      	lsls	r3, r3, #3
 800df28:	490f      	ldr	r1, [pc, #60]	@ (800df68 <HAL_RCC_ClockConfig+0x264>)
 800df2a:	4313      	orrs	r3, r2
 800df2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800df2e:	f000 f825 	bl	800df7c <HAL_RCC_GetSysClockFreq>
 800df32:	4602      	mov	r2, r0
 800df34:	4b0c      	ldr	r3, [pc, #48]	@ (800df68 <HAL_RCC_ClockConfig+0x264>)
 800df36:	689b      	ldr	r3, [r3, #8]
 800df38:	091b      	lsrs	r3, r3, #4
 800df3a:	f003 030f 	and.w	r3, r3, #15
 800df3e:	490c      	ldr	r1, [pc, #48]	@ (800df70 <HAL_RCC_ClockConfig+0x26c>)
 800df40:	5ccb      	ldrb	r3, [r1, r3]
 800df42:	f003 031f 	and.w	r3, r3, #31
 800df46:	fa22 f303 	lsr.w	r3, r2, r3
 800df4a:	4a0a      	ldr	r2, [pc, #40]	@ (800df74 <HAL_RCC_ClockConfig+0x270>)
 800df4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800df4e:	4b0a      	ldr	r3, [pc, #40]	@ (800df78 <HAL_RCC_ClockConfig+0x274>)
 800df50:	681b      	ldr	r3, [r3, #0]
 800df52:	4618      	mov	r0, r3
 800df54:	f7fc fbce 	bl	800a6f4 <HAL_InitTick>
 800df58:	4603      	mov	r3, r0
}
 800df5a:	4618      	mov	r0, r3
 800df5c:	3718      	adds	r7, #24
 800df5e:	46bd      	mov	sp, r7
 800df60:	bd80      	pop	{r7, pc}
 800df62:	bf00      	nop
 800df64:	40022000 	.word	0x40022000
 800df68:	40021000 	.word	0x40021000
 800df6c:	04c4b400 	.word	0x04c4b400
 800df70:	08018b50 	.word	0x08018b50
 800df74:	20000078 	.word	0x20000078
 800df78:	2000007c 	.word	0x2000007c

0800df7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800df7c:	b480      	push	{r7}
 800df7e:	b087      	sub	sp, #28
 800df80:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800df82:	4b2c      	ldr	r3, [pc, #176]	@ (800e034 <HAL_RCC_GetSysClockFreq+0xb8>)
 800df84:	689b      	ldr	r3, [r3, #8]
 800df86:	f003 030c 	and.w	r3, r3, #12
 800df8a:	2b04      	cmp	r3, #4
 800df8c:	d102      	bne.n	800df94 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800df8e:	4b2a      	ldr	r3, [pc, #168]	@ (800e038 <HAL_RCC_GetSysClockFreq+0xbc>)
 800df90:	613b      	str	r3, [r7, #16]
 800df92:	e047      	b.n	800e024 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800df94:	4b27      	ldr	r3, [pc, #156]	@ (800e034 <HAL_RCC_GetSysClockFreq+0xb8>)
 800df96:	689b      	ldr	r3, [r3, #8]
 800df98:	f003 030c 	and.w	r3, r3, #12
 800df9c:	2b08      	cmp	r3, #8
 800df9e:	d102      	bne.n	800dfa6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800dfa0:	4b26      	ldr	r3, [pc, #152]	@ (800e03c <HAL_RCC_GetSysClockFreq+0xc0>)
 800dfa2:	613b      	str	r3, [r7, #16]
 800dfa4:	e03e      	b.n	800e024 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800dfa6:	4b23      	ldr	r3, [pc, #140]	@ (800e034 <HAL_RCC_GetSysClockFreq+0xb8>)
 800dfa8:	689b      	ldr	r3, [r3, #8]
 800dfaa:	f003 030c 	and.w	r3, r3, #12
 800dfae:	2b0c      	cmp	r3, #12
 800dfb0:	d136      	bne.n	800e020 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800dfb2:	4b20      	ldr	r3, [pc, #128]	@ (800e034 <HAL_RCC_GetSysClockFreq+0xb8>)
 800dfb4:	68db      	ldr	r3, [r3, #12]
 800dfb6:	f003 0303 	and.w	r3, r3, #3
 800dfba:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800dfbc:	4b1d      	ldr	r3, [pc, #116]	@ (800e034 <HAL_RCC_GetSysClockFreq+0xb8>)
 800dfbe:	68db      	ldr	r3, [r3, #12]
 800dfc0:	091b      	lsrs	r3, r3, #4
 800dfc2:	f003 030f 	and.w	r3, r3, #15
 800dfc6:	3301      	adds	r3, #1
 800dfc8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800dfca:	68fb      	ldr	r3, [r7, #12]
 800dfcc:	2b03      	cmp	r3, #3
 800dfce:	d10c      	bne.n	800dfea <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800dfd0:	4a1a      	ldr	r2, [pc, #104]	@ (800e03c <HAL_RCC_GetSysClockFreq+0xc0>)
 800dfd2:	68bb      	ldr	r3, [r7, #8]
 800dfd4:	fbb2 f3f3 	udiv	r3, r2, r3
 800dfd8:	4a16      	ldr	r2, [pc, #88]	@ (800e034 <HAL_RCC_GetSysClockFreq+0xb8>)
 800dfda:	68d2      	ldr	r2, [r2, #12]
 800dfdc:	0a12      	lsrs	r2, r2, #8
 800dfde:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800dfe2:	fb02 f303 	mul.w	r3, r2, r3
 800dfe6:	617b      	str	r3, [r7, #20]
      break;
 800dfe8:	e00c      	b.n	800e004 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800dfea:	4a13      	ldr	r2, [pc, #76]	@ (800e038 <HAL_RCC_GetSysClockFreq+0xbc>)
 800dfec:	68bb      	ldr	r3, [r7, #8]
 800dfee:	fbb2 f3f3 	udiv	r3, r2, r3
 800dff2:	4a10      	ldr	r2, [pc, #64]	@ (800e034 <HAL_RCC_GetSysClockFreq+0xb8>)
 800dff4:	68d2      	ldr	r2, [r2, #12]
 800dff6:	0a12      	lsrs	r2, r2, #8
 800dff8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800dffc:	fb02 f303 	mul.w	r3, r2, r3
 800e000:	617b      	str	r3, [r7, #20]
      break;
 800e002:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800e004:	4b0b      	ldr	r3, [pc, #44]	@ (800e034 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e006:	68db      	ldr	r3, [r3, #12]
 800e008:	0e5b      	lsrs	r3, r3, #25
 800e00a:	f003 0303 	and.w	r3, r3, #3
 800e00e:	3301      	adds	r3, #1
 800e010:	005b      	lsls	r3, r3, #1
 800e012:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800e014:	697a      	ldr	r2, [r7, #20]
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	fbb2 f3f3 	udiv	r3, r2, r3
 800e01c:	613b      	str	r3, [r7, #16]
 800e01e:	e001      	b.n	800e024 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800e020:	2300      	movs	r3, #0
 800e022:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800e024:	693b      	ldr	r3, [r7, #16]
}
 800e026:	4618      	mov	r0, r3
 800e028:	371c      	adds	r7, #28
 800e02a:	46bd      	mov	sp, r7
 800e02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e030:	4770      	bx	lr
 800e032:	bf00      	nop
 800e034:	40021000 	.word	0x40021000
 800e038:	00f42400 	.word	0x00f42400
 800e03c:	007a1200 	.word	0x007a1200

0800e040 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800e040:	b480      	push	{r7}
 800e042:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800e044:	4b03      	ldr	r3, [pc, #12]	@ (800e054 <HAL_RCC_GetHCLKFreq+0x14>)
 800e046:	681b      	ldr	r3, [r3, #0]
}
 800e048:	4618      	mov	r0, r3
 800e04a:	46bd      	mov	sp, r7
 800e04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e050:	4770      	bx	lr
 800e052:	bf00      	nop
 800e054:	20000078 	.word	0x20000078

0800e058 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800e058:	b580      	push	{r7, lr}
 800e05a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800e05c:	f7ff fff0 	bl	800e040 <HAL_RCC_GetHCLKFreq>
 800e060:	4602      	mov	r2, r0
 800e062:	4b06      	ldr	r3, [pc, #24]	@ (800e07c <HAL_RCC_GetPCLK1Freq+0x24>)
 800e064:	689b      	ldr	r3, [r3, #8]
 800e066:	0a1b      	lsrs	r3, r3, #8
 800e068:	f003 0307 	and.w	r3, r3, #7
 800e06c:	4904      	ldr	r1, [pc, #16]	@ (800e080 <HAL_RCC_GetPCLK1Freq+0x28>)
 800e06e:	5ccb      	ldrb	r3, [r1, r3]
 800e070:	f003 031f 	and.w	r3, r3, #31
 800e074:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e078:	4618      	mov	r0, r3
 800e07a:	bd80      	pop	{r7, pc}
 800e07c:	40021000 	.word	0x40021000
 800e080:	08018b60 	.word	0x08018b60

0800e084 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800e084:	b580      	push	{r7, lr}
 800e086:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800e088:	f7ff ffda 	bl	800e040 <HAL_RCC_GetHCLKFreq>
 800e08c:	4602      	mov	r2, r0
 800e08e:	4b06      	ldr	r3, [pc, #24]	@ (800e0a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800e090:	689b      	ldr	r3, [r3, #8]
 800e092:	0adb      	lsrs	r3, r3, #11
 800e094:	f003 0307 	and.w	r3, r3, #7
 800e098:	4904      	ldr	r1, [pc, #16]	@ (800e0ac <HAL_RCC_GetPCLK2Freq+0x28>)
 800e09a:	5ccb      	ldrb	r3, [r1, r3]
 800e09c:	f003 031f 	and.w	r3, r3, #31
 800e0a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e0a4:	4618      	mov	r0, r3
 800e0a6:	bd80      	pop	{r7, pc}
 800e0a8:	40021000 	.word	0x40021000
 800e0ac:	08018b60 	.word	0x08018b60

0800e0b0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800e0b0:	b480      	push	{r7}
 800e0b2:	b087      	sub	sp, #28
 800e0b4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800e0b6:	4b1e      	ldr	r3, [pc, #120]	@ (800e130 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e0b8:	68db      	ldr	r3, [r3, #12]
 800e0ba:	f003 0303 	and.w	r3, r3, #3
 800e0be:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800e0c0:	4b1b      	ldr	r3, [pc, #108]	@ (800e130 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e0c2:	68db      	ldr	r3, [r3, #12]
 800e0c4:	091b      	lsrs	r3, r3, #4
 800e0c6:	f003 030f 	and.w	r3, r3, #15
 800e0ca:	3301      	adds	r3, #1
 800e0cc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800e0ce:	693b      	ldr	r3, [r7, #16]
 800e0d0:	2b03      	cmp	r3, #3
 800e0d2:	d10c      	bne.n	800e0ee <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e0d4:	4a17      	ldr	r2, [pc, #92]	@ (800e134 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800e0d6:	68fb      	ldr	r3, [r7, #12]
 800e0d8:	fbb2 f3f3 	udiv	r3, r2, r3
 800e0dc:	4a14      	ldr	r2, [pc, #80]	@ (800e130 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e0de:	68d2      	ldr	r2, [r2, #12]
 800e0e0:	0a12      	lsrs	r2, r2, #8
 800e0e2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e0e6:	fb02 f303 	mul.w	r3, r2, r3
 800e0ea:	617b      	str	r3, [r7, #20]
    break;
 800e0ec:	e00c      	b.n	800e108 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e0ee:	4a12      	ldr	r2, [pc, #72]	@ (800e138 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800e0f0:	68fb      	ldr	r3, [r7, #12]
 800e0f2:	fbb2 f3f3 	udiv	r3, r2, r3
 800e0f6:	4a0e      	ldr	r2, [pc, #56]	@ (800e130 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e0f8:	68d2      	ldr	r2, [r2, #12]
 800e0fa:	0a12      	lsrs	r2, r2, #8
 800e0fc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e100:	fb02 f303 	mul.w	r3, r2, r3
 800e104:	617b      	str	r3, [r7, #20]
    break;
 800e106:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800e108:	4b09      	ldr	r3, [pc, #36]	@ (800e130 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e10a:	68db      	ldr	r3, [r3, #12]
 800e10c:	0e5b      	lsrs	r3, r3, #25
 800e10e:	f003 0303 	and.w	r3, r3, #3
 800e112:	3301      	adds	r3, #1
 800e114:	005b      	lsls	r3, r3, #1
 800e116:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800e118:	697a      	ldr	r2, [r7, #20]
 800e11a:	68bb      	ldr	r3, [r7, #8]
 800e11c:	fbb2 f3f3 	udiv	r3, r2, r3
 800e120:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800e122:	687b      	ldr	r3, [r7, #4]
}
 800e124:	4618      	mov	r0, r3
 800e126:	371c      	adds	r7, #28
 800e128:	46bd      	mov	sp, r7
 800e12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e12e:	4770      	bx	lr
 800e130:	40021000 	.word	0x40021000
 800e134:	007a1200 	.word	0x007a1200
 800e138:	00f42400 	.word	0x00f42400

0800e13c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800e13c:	b580      	push	{r7, lr}
 800e13e:	b086      	sub	sp, #24
 800e140:	af00      	add	r7, sp, #0
 800e142:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800e144:	2300      	movs	r3, #0
 800e146:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800e148:	2300      	movs	r3, #0
 800e14a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800e154:	2b00      	cmp	r3, #0
 800e156:	f000 8098 	beq.w	800e28a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800e15a:	2300      	movs	r3, #0
 800e15c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800e15e:	4b43      	ldr	r3, [pc, #268]	@ (800e26c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e160:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e162:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e166:	2b00      	cmp	r3, #0
 800e168:	d10d      	bne.n	800e186 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800e16a:	4b40      	ldr	r3, [pc, #256]	@ (800e26c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e16c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e16e:	4a3f      	ldr	r2, [pc, #252]	@ (800e26c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e170:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e174:	6593      	str	r3, [r2, #88]	@ 0x58
 800e176:	4b3d      	ldr	r3, [pc, #244]	@ (800e26c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e17a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e17e:	60bb      	str	r3, [r7, #8]
 800e180:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800e182:	2301      	movs	r3, #1
 800e184:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800e186:	4b3a      	ldr	r3, [pc, #232]	@ (800e270 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e188:	681b      	ldr	r3, [r3, #0]
 800e18a:	4a39      	ldr	r2, [pc, #228]	@ (800e270 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e18c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e190:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800e192:	f7fc fafb 	bl	800a78c <HAL_GetTick>
 800e196:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e198:	e009      	b.n	800e1ae <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e19a:	f7fc faf7 	bl	800a78c <HAL_GetTick>
 800e19e:	4602      	mov	r2, r0
 800e1a0:	68fb      	ldr	r3, [r7, #12]
 800e1a2:	1ad3      	subs	r3, r2, r3
 800e1a4:	2b02      	cmp	r3, #2
 800e1a6:	d902      	bls.n	800e1ae <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800e1a8:	2303      	movs	r3, #3
 800e1aa:	74fb      	strb	r3, [r7, #19]
        break;
 800e1ac:	e005      	b.n	800e1ba <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e1ae:	4b30      	ldr	r3, [pc, #192]	@ (800e270 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e1b0:	681b      	ldr	r3, [r3, #0]
 800e1b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	d0ef      	beq.n	800e19a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800e1ba:	7cfb      	ldrb	r3, [r7, #19]
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d159      	bne.n	800e274 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800e1c0:	4b2a      	ldr	r3, [pc, #168]	@ (800e26c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e1c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e1c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e1ca:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800e1cc:	697b      	ldr	r3, [r7, #20]
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d01e      	beq.n	800e210 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e1d6:	697a      	ldr	r2, [r7, #20]
 800e1d8:	429a      	cmp	r2, r3
 800e1da:	d019      	beq.n	800e210 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800e1dc:	4b23      	ldr	r3, [pc, #140]	@ (800e26c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e1de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e1e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e1e6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800e1e8:	4b20      	ldr	r3, [pc, #128]	@ (800e26c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e1ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e1ee:	4a1f      	ldr	r2, [pc, #124]	@ (800e26c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e1f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e1f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800e1f8:	4b1c      	ldr	r3, [pc, #112]	@ (800e26c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e1fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e1fe:	4a1b      	ldr	r2, [pc, #108]	@ (800e26c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e200:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e204:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800e208:	4a18      	ldr	r2, [pc, #96]	@ (800e26c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e20a:	697b      	ldr	r3, [r7, #20]
 800e20c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800e210:	697b      	ldr	r3, [r7, #20]
 800e212:	f003 0301 	and.w	r3, r3, #1
 800e216:	2b00      	cmp	r3, #0
 800e218:	d016      	beq.n	800e248 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e21a:	f7fc fab7 	bl	800a78c <HAL_GetTick>
 800e21e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e220:	e00b      	b.n	800e23a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e222:	f7fc fab3 	bl	800a78c <HAL_GetTick>
 800e226:	4602      	mov	r2, r0
 800e228:	68fb      	ldr	r3, [r7, #12]
 800e22a:	1ad3      	subs	r3, r2, r3
 800e22c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e230:	4293      	cmp	r3, r2
 800e232:	d902      	bls.n	800e23a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800e234:	2303      	movs	r3, #3
 800e236:	74fb      	strb	r3, [r7, #19]
            break;
 800e238:	e006      	b.n	800e248 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e23a:	4b0c      	ldr	r3, [pc, #48]	@ (800e26c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e23c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e240:	f003 0302 	and.w	r3, r3, #2
 800e244:	2b00      	cmp	r3, #0
 800e246:	d0ec      	beq.n	800e222 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800e248:	7cfb      	ldrb	r3, [r7, #19]
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	d10b      	bne.n	800e266 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800e24e:	4b07      	ldr	r3, [pc, #28]	@ (800e26c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e250:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e254:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e25c:	4903      	ldr	r1, [pc, #12]	@ (800e26c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e25e:	4313      	orrs	r3, r2
 800e260:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800e264:	e008      	b.n	800e278 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800e266:	7cfb      	ldrb	r3, [r7, #19]
 800e268:	74bb      	strb	r3, [r7, #18]
 800e26a:	e005      	b.n	800e278 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800e26c:	40021000 	.word	0x40021000
 800e270:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e274:	7cfb      	ldrb	r3, [r7, #19]
 800e276:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800e278:	7c7b      	ldrb	r3, [r7, #17]
 800e27a:	2b01      	cmp	r3, #1
 800e27c:	d105      	bne.n	800e28a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800e27e:	4ba7      	ldr	r3, [pc, #668]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e280:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e282:	4aa6      	ldr	r2, [pc, #664]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e284:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e288:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	681b      	ldr	r3, [r3, #0]
 800e28e:	f003 0301 	and.w	r3, r3, #1
 800e292:	2b00      	cmp	r3, #0
 800e294:	d00a      	beq.n	800e2ac <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800e296:	4ba1      	ldr	r3, [pc, #644]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e298:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e29c:	f023 0203 	bic.w	r2, r3, #3
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	685b      	ldr	r3, [r3, #4]
 800e2a4:	499d      	ldr	r1, [pc, #628]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e2a6:	4313      	orrs	r3, r2
 800e2a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	f003 0302 	and.w	r3, r3, #2
 800e2b4:	2b00      	cmp	r3, #0
 800e2b6:	d00a      	beq.n	800e2ce <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800e2b8:	4b98      	ldr	r3, [pc, #608]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e2ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e2be:	f023 020c 	bic.w	r2, r3, #12
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	689b      	ldr	r3, [r3, #8]
 800e2c6:	4995      	ldr	r1, [pc, #596]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e2c8:	4313      	orrs	r3, r2
 800e2ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	681b      	ldr	r3, [r3, #0]
 800e2d2:	f003 0304 	and.w	r3, r3, #4
 800e2d6:	2b00      	cmp	r3, #0
 800e2d8:	d00a      	beq.n	800e2f0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800e2da:	4b90      	ldr	r3, [pc, #576]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e2dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e2e0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	68db      	ldr	r3, [r3, #12]
 800e2e8:	498c      	ldr	r1, [pc, #560]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e2ea:	4313      	orrs	r3, r2
 800e2ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	681b      	ldr	r3, [r3, #0]
 800e2f4:	f003 0308 	and.w	r3, r3, #8
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	d00a      	beq.n	800e312 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800e2fc:	4b87      	ldr	r3, [pc, #540]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e2fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e302:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	691b      	ldr	r3, [r3, #16]
 800e30a:	4984      	ldr	r1, [pc, #528]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e30c:	4313      	orrs	r3, r2
 800e30e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	681b      	ldr	r3, [r3, #0]
 800e316:	f003 0310 	and.w	r3, r3, #16
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	d00a      	beq.n	800e334 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800e31e:	4b7f      	ldr	r3, [pc, #508]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e320:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e324:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	695b      	ldr	r3, [r3, #20]
 800e32c:	497b      	ldr	r1, [pc, #492]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e32e:	4313      	orrs	r3, r2
 800e330:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	681b      	ldr	r3, [r3, #0]
 800e338:	f003 0320 	and.w	r3, r3, #32
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	d00a      	beq.n	800e356 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800e340:	4b76      	ldr	r3, [pc, #472]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e342:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e346:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	699b      	ldr	r3, [r3, #24]
 800e34e:	4973      	ldr	r1, [pc, #460]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e350:	4313      	orrs	r3, r2
 800e352:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	681b      	ldr	r3, [r3, #0]
 800e35a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e35e:	2b00      	cmp	r3, #0
 800e360:	d00a      	beq.n	800e378 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800e362:	4b6e      	ldr	r3, [pc, #440]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e364:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e368:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	69db      	ldr	r3, [r3, #28]
 800e370:	496a      	ldr	r1, [pc, #424]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e372:	4313      	orrs	r3, r2
 800e374:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	681b      	ldr	r3, [r3, #0]
 800e37c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e380:	2b00      	cmp	r3, #0
 800e382:	d00a      	beq.n	800e39a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800e384:	4b65      	ldr	r3, [pc, #404]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e386:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e38a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	6a1b      	ldr	r3, [r3, #32]
 800e392:	4962      	ldr	r1, [pc, #392]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e394:	4313      	orrs	r3, r2
 800e396:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	681b      	ldr	r3, [r3, #0]
 800e39e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d00a      	beq.n	800e3bc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800e3a6:	4b5d      	ldr	r3, [pc, #372]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e3a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e3ac:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e3b4:	4959      	ldr	r1, [pc, #356]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e3b6:	4313      	orrs	r3, r2
 800e3b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e3c4:	2b00      	cmp	r3, #0
 800e3c6:	d00a      	beq.n	800e3de <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800e3c8:	4b54      	ldr	r3, [pc, #336]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e3ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800e3ce:	f023 0203 	bic.w	r2, r3, #3
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e3d6:	4951      	ldr	r1, [pc, #324]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e3d8:	4313      	orrs	r3, r2
 800e3da:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	681b      	ldr	r3, [r3, #0]
 800e3e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	d00a      	beq.n	800e400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800e3ea:	4b4c      	ldr	r3, [pc, #304]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e3ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e3f0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e3f8:	4948      	ldr	r1, [pc, #288]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e3fa:	4313      	orrs	r3, r2
 800e3fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	681b      	ldr	r3, [r3, #0]
 800e404:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e408:	2b00      	cmp	r3, #0
 800e40a:	d015      	beq.n	800e438 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800e40c:	4b43      	ldr	r3, [pc, #268]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e40e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e412:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e41a:	4940      	ldr	r1, [pc, #256]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e41c:	4313      	orrs	r3, r2
 800e41e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e426:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e42a:	d105      	bne.n	800e438 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e42c:	4b3b      	ldr	r3, [pc, #236]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e42e:	68db      	ldr	r3, [r3, #12]
 800e430:	4a3a      	ldr	r2, [pc, #232]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e432:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e436:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	681b      	ldr	r3, [r3, #0]
 800e43c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e440:	2b00      	cmp	r3, #0
 800e442:	d015      	beq.n	800e470 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800e444:	4b35      	ldr	r3, [pc, #212]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e446:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e44a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e452:	4932      	ldr	r1, [pc, #200]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e454:	4313      	orrs	r3, r2
 800e456:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e45e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e462:	d105      	bne.n	800e470 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e464:	4b2d      	ldr	r3, [pc, #180]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e466:	68db      	ldr	r3, [r3, #12]
 800e468:	4a2c      	ldr	r2, [pc, #176]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e46a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e46e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	681b      	ldr	r3, [r3, #0]
 800e474:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800e478:	2b00      	cmp	r3, #0
 800e47a:	d015      	beq.n	800e4a8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800e47c:	4b27      	ldr	r3, [pc, #156]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e47e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e482:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e48a:	4924      	ldr	r1, [pc, #144]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e48c:	4313      	orrs	r3, r2
 800e48e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e496:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e49a:	d105      	bne.n	800e4a8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e49c:	4b1f      	ldr	r3, [pc, #124]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e49e:	68db      	ldr	r3, [r3, #12]
 800e4a0:	4a1e      	ldr	r2, [pc, #120]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e4a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e4a6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	681b      	ldr	r3, [r3, #0]
 800e4ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e4b0:	2b00      	cmp	r3, #0
 800e4b2:	d015      	beq.n	800e4e0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800e4b4:	4b19      	ldr	r3, [pc, #100]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e4b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e4ba:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e4c2:	4916      	ldr	r1, [pc, #88]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e4c4:	4313      	orrs	r3, r2
 800e4c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800e4ca:	687b      	ldr	r3, [r7, #4]
 800e4cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e4ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e4d2:	d105      	bne.n	800e4e0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e4d4:	4b11      	ldr	r3, [pc, #68]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e4d6:	68db      	ldr	r3, [r3, #12]
 800e4d8:	4a10      	ldr	r2, [pc, #64]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e4da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e4de:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e4e8:	2b00      	cmp	r3, #0
 800e4ea:	d019      	beq.n	800e520 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800e4ec:	4b0b      	ldr	r3, [pc, #44]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e4ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e4f2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e4fa:	4908      	ldr	r1, [pc, #32]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e4fc:	4313      	orrs	r3, r2
 800e4fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e506:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e50a:	d109      	bne.n	800e520 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e50c:	4b03      	ldr	r3, [pc, #12]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e50e:	68db      	ldr	r3, [r3, #12]
 800e510:	4a02      	ldr	r2, [pc, #8]	@ (800e51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e512:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e516:	60d3      	str	r3, [r2, #12]
 800e518:	e002      	b.n	800e520 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800e51a:	bf00      	nop
 800e51c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	681b      	ldr	r3, [r3, #0]
 800e524:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e528:	2b00      	cmp	r3, #0
 800e52a:	d015      	beq.n	800e558 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800e52c:	4b29      	ldr	r3, [pc, #164]	@ (800e5d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e52e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e532:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800e536:	687b      	ldr	r3, [r7, #4]
 800e538:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e53a:	4926      	ldr	r1, [pc, #152]	@ (800e5d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e53c:	4313      	orrs	r3, r2
 800e53e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e546:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e54a:	d105      	bne.n	800e558 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800e54c:	4b21      	ldr	r3, [pc, #132]	@ (800e5d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e54e:	68db      	ldr	r3, [r3, #12]
 800e550:	4a20      	ldr	r2, [pc, #128]	@ (800e5d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e552:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e556:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	681b      	ldr	r3, [r3, #0]
 800e55c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e560:	2b00      	cmp	r3, #0
 800e562:	d015      	beq.n	800e590 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800e564:	4b1b      	ldr	r3, [pc, #108]	@ (800e5d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e566:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e56a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e572:	4918      	ldr	r1, [pc, #96]	@ (800e5d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e574:	4313      	orrs	r3, r2
 800e576:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800e57a:	687b      	ldr	r3, [r7, #4]
 800e57c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e57e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e582:	d105      	bne.n	800e590 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800e584:	4b13      	ldr	r3, [pc, #76]	@ (800e5d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e586:	68db      	ldr	r3, [r3, #12]
 800e588:	4a12      	ldr	r2, [pc, #72]	@ (800e5d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e58a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e58e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800e590:	687b      	ldr	r3, [r7, #4]
 800e592:	681b      	ldr	r3, [r3, #0]
 800e594:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e598:	2b00      	cmp	r3, #0
 800e59a:	d015      	beq.n	800e5c8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800e59c:	4b0d      	ldr	r3, [pc, #52]	@ (800e5d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e59e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800e5a2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e5a6:	687b      	ldr	r3, [r7, #4]
 800e5a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e5aa:	490a      	ldr	r1, [pc, #40]	@ (800e5d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e5ac:	4313      	orrs	r3, r2
 800e5ae:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e5b6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e5ba:	d105      	bne.n	800e5c8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e5bc:	4b05      	ldr	r3, [pc, #20]	@ (800e5d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e5be:	68db      	ldr	r3, [r3, #12]
 800e5c0:	4a04      	ldr	r2, [pc, #16]	@ (800e5d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e5c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e5c6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800e5c8:	7cbb      	ldrb	r3, [r7, #18]
}
 800e5ca:	4618      	mov	r0, r3
 800e5cc:	3718      	adds	r7, #24
 800e5ce:	46bd      	mov	sp, r7
 800e5d0:	bd80      	pop	{r7, pc}
 800e5d2:	bf00      	nop
 800e5d4:	40021000 	.word	0x40021000

0800e5d8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e5d8:	b580      	push	{r7, lr}
 800e5da:	b084      	sub	sp, #16
 800e5dc:	af00      	add	r7, sp, #0
 800e5de:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	2b00      	cmp	r3, #0
 800e5e4:	d101      	bne.n	800e5ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e5e6:	2301      	movs	r3, #1
 800e5e8:	e09d      	b.n	800e726 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	d108      	bne.n	800e604 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	685b      	ldr	r3, [r3, #4]
 800e5f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e5fa:	d009      	beq.n	800e610 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	2200      	movs	r2, #0
 800e600:	61da      	str	r2, [r3, #28]
 800e602:	e005      	b.n	800e610 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	2200      	movs	r2, #0
 800e608:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	2200      	movs	r2, #0
 800e60e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	2200      	movs	r2, #0
 800e614:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e61c:	b2db      	uxtb	r3, r3
 800e61e:	2b00      	cmp	r3, #0
 800e620:	d106      	bne.n	800e630 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	2200      	movs	r2, #0
 800e626:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e62a:	6878      	ldr	r0, [r7, #4]
 800e62c:	f7fb f824 	bl	8009678 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	2202      	movs	r2, #2
 800e634:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	681b      	ldr	r3, [r3, #0]
 800e63c:	681a      	ldr	r2, [r3, #0]
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	681b      	ldr	r3, [r3, #0]
 800e642:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e646:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	68db      	ldr	r3, [r3, #12]
 800e64c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e650:	d902      	bls.n	800e658 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800e652:	2300      	movs	r3, #0
 800e654:	60fb      	str	r3, [r7, #12]
 800e656:	e002      	b.n	800e65e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800e658:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e65c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	68db      	ldr	r3, [r3, #12]
 800e662:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800e666:	d007      	beq.n	800e678 <HAL_SPI_Init+0xa0>
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	68db      	ldr	r3, [r3, #12]
 800e66c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e670:	d002      	beq.n	800e678 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	2200      	movs	r2, #0
 800e676:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	685b      	ldr	r3, [r3, #4]
 800e67c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	689b      	ldr	r3, [r3, #8]
 800e684:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800e688:	431a      	orrs	r2, r3
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	691b      	ldr	r3, [r3, #16]
 800e68e:	f003 0302 	and.w	r3, r3, #2
 800e692:	431a      	orrs	r2, r3
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	695b      	ldr	r3, [r3, #20]
 800e698:	f003 0301 	and.w	r3, r3, #1
 800e69c:	431a      	orrs	r2, r3
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	699b      	ldr	r3, [r3, #24]
 800e6a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e6a6:	431a      	orrs	r2, r3
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	69db      	ldr	r3, [r3, #28]
 800e6ac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e6b0:	431a      	orrs	r2, r3
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	6a1b      	ldr	r3, [r3, #32]
 800e6b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e6ba:	ea42 0103 	orr.w	r1, r2, r3
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e6c2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	681b      	ldr	r3, [r3, #0]
 800e6ca:	430a      	orrs	r2, r1
 800e6cc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	699b      	ldr	r3, [r3, #24]
 800e6d2:	0c1b      	lsrs	r3, r3, #16
 800e6d4:	f003 0204 	and.w	r2, r3, #4
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e6dc:	f003 0310 	and.w	r3, r3, #16
 800e6e0:	431a      	orrs	r2, r3
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e6e6:	f003 0308 	and.w	r3, r3, #8
 800e6ea:	431a      	orrs	r2, r3
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	68db      	ldr	r3, [r3, #12]
 800e6f0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800e6f4:	ea42 0103 	orr.w	r1, r2, r3
 800e6f8:	68fb      	ldr	r3, [r7, #12]
 800e6fa:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	681b      	ldr	r3, [r3, #0]
 800e702:	430a      	orrs	r2, r1
 800e704:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	681b      	ldr	r3, [r3, #0]
 800e70a:	69da      	ldr	r2, [r3, #28]
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800e714:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	2200      	movs	r2, #0
 800e71a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	2201      	movs	r2, #1
 800e720:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800e724:	2300      	movs	r3, #0
}
 800e726:	4618      	mov	r0, r3
 800e728:	3710      	adds	r7, #16
 800e72a:	46bd      	mov	sp, r7
 800e72c:	bd80      	pop	{r7, pc}

0800e72e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e72e:	b580      	push	{r7, lr}
 800e730:	b088      	sub	sp, #32
 800e732:	af00      	add	r7, sp, #0
 800e734:	60f8      	str	r0, [r7, #12]
 800e736:	60b9      	str	r1, [r7, #8]
 800e738:	603b      	str	r3, [r7, #0]
 800e73a:	4613      	mov	r3, r2
 800e73c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e73e:	2300      	movs	r3, #0
 800e740:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e742:	68fb      	ldr	r3, [r7, #12]
 800e744:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800e748:	2b01      	cmp	r3, #1
 800e74a:	d101      	bne.n	800e750 <HAL_SPI_Transmit+0x22>
 800e74c:	2302      	movs	r3, #2
 800e74e:	e15f      	b.n	800ea10 <HAL_SPI_Transmit+0x2e2>
 800e750:	68fb      	ldr	r3, [r7, #12]
 800e752:	2201      	movs	r2, #1
 800e754:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e758:	f7fc f818 	bl	800a78c <HAL_GetTick>
 800e75c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800e75e:	88fb      	ldrh	r3, [r7, #6]
 800e760:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e762:	68fb      	ldr	r3, [r7, #12]
 800e764:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e768:	b2db      	uxtb	r3, r3
 800e76a:	2b01      	cmp	r3, #1
 800e76c:	d002      	beq.n	800e774 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800e76e:	2302      	movs	r3, #2
 800e770:	77fb      	strb	r3, [r7, #31]
    goto error;
 800e772:	e148      	b.n	800ea06 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 800e774:	68bb      	ldr	r3, [r7, #8]
 800e776:	2b00      	cmp	r3, #0
 800e778:	d002      	beq.n	800e780 <HAL_SPI_Transmit+0x52>
 800e77a:	88fb      	ldrh	r3, [r7, #6]
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	d102      	bne.n	800e786 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800e780:	2301      	movs	r3, #1
 800e782:	77fb      	strb	r3, [r7, #31]
    goto error;
 800e784:	e13f      	b.n	800ea06 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800e786:	68fb      	ldr	r3, [r7, #12]
 800e788:	2203      	movs	r2, #3
 800e78a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e78e:	68fb      	ldr	r3, [r7, #12]
 800e790:	2200      	movs	r2, #0
 800e792:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800e794:	68fb      	ldr	r3, [r7, #12]
 800e796:	68ba      	ldr	r2, [r7, #8]
 800e798:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800e79a:	68fb      	ldr	r3, [r7, #12]
 800e79c:	88fa      	ldrh	r2, [r7, #6]
 800e79e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800e7a0:	68fb      	ldr	r3, [r7, #12]
 800e7a2:	88fa      	ldrh	r2, [r7, #6]
 800e7a4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800e7a6:	68fb      	ldr	r3, [r7, #12]
 800e7a8:	2200      	movs	r2, #0
 800e7aa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800e7ac:	68fb      	ldr	r3, [r7, #12]
 800e7ae:	2200      	movs	r2, #0
 800e7b0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800e7b4:	68fb      	ldr	r3, [r7, #12]
 800e7b6:	2200      	movs	r2, #0
 800e7b8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800e7bc:	68fb      	ldr	r3, [r7, #12]
 800e7be:	2200      	movs	r2, #0
 800e7c0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800e7c2:	68fb      	ldr	r3, [r7, #12]
 800e7c4:	2200      	movs	r2, #0
 800e7c6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e7c8:	68fb      	ldr	r3, [r7, #12]
 800e7ca:	689b      	ldr	r3, [r3, #8]
 800e7cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e7d0:	d10f      	bne.n	800e7f2 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800e7d2:	68fb      	ldr	r3, [r7, #12]
 800e7d4:	681b      	ldr	r3, [r3, #0]
 800e7d6:	681a      	ldr	r2, [r3, #0]
 800e7d8:	68fb      	ldr	r3, [r7, #12]
 800e7da:	681b      	ldr	r3, [r3, #0]
 800e7dc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e7e0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800e7e2:	68fb      	ldr	r3, [r7, #12]
 800e7e4:	681b      	ldr	r3, [r3, #0]
 800e7e6:	681a      	ldr	r2, [r3, #0]
 800e7e8:	68fb      	ldr	r3, [r7, #12]
 800e7ea:	681b      	ldr	r3, [r3, #0]
 800e7ec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e7f0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e7f2:	68fb      	ldr	r3, [r7, #12]
 800e7f4:	681b      	ldr	r3, [r3, #0]
 800e7f6:	681b      	ldr	r3, [r3, #0]
 800e7f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e7fc:	2b40      	cmp	r3, #64	@ 0x40
 800e7fe:	d007      	beq.n	800e810 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e800:	68fb      	ldr	r3, [r7, #12]
 800e802:	681b      	ldr	r3, [r3, #0]
 800e804:	681a      	ldr	r2, [r3, #0]
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e80e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e810:	68fb      	ldr	r3, [r7, #12]
 800e812:	68db      	ldr	r3, [r3, #12]
 800e814:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e818:	d94f      	bls.n	800e8ba <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e81a:	68fb      	ldr	r3, [r7, #12]
 800e81c:	685b      	ldr	r3, [r3, #4]
 800e81e:	2b00      	cmp	r3, #0
 800e820:	d002      	beq.n	800e828 <HAL_SPI_Transmit+0xfa>
 800e822:	8afb      	ldrh	r3, [r7, #22]
 800e824:	2b01      	cmp	r3, #1
 800e826:	d142      	bne.n	800e8ae <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e828:	68fb      	ldr	r3, [r7, #12]
 800e82a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e82c:	881a      	ldrh	r2, [r3, #0]
 800e82e:	68fb      	ldr	r3, [r7, #12]
 800e830:	681b      	ldr	r3, [r3, #0]
 800e832:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e834:	68fb      	ldr	r3, [r7, #12]
 800e836:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e838:	1c9a      	adds	r2, r3, #2
 800e83a:	68fb      	ldr	r3, [r7, #12]
 800e83c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800e83e:	68fb      	ldr	r3, [r7, #12]
 800e840:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e842:	b29b      	uxth	r3, r3
 800e844:	3b01      	subs	r3, #1
 800e846:	b29a      	uxth	r2, r3
 800e848:	68fb      	ldr	r3, [r7, #12]
 800e84a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800e84c:	e02f      	b.n	800e8ae <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e84e:	68fb      	ldr	r3, [r7, #12]
 800e850:	681b      	ldr	r3, [r3, #0]
 800e852:	689b      	ldr	r3, [r3, #8]
 800e854:	f003 0302 	and.w	r3, r3, #2
 800e858:	2b02      	cmp	r3, #2
 800e85a:	d112      	bne.n	800e882 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e85c:	68fb      	ldr	r3, [r7, #12]
 800e85e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e860:	881a      	ldrh	r2, [r3, #0]
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	681b      	ldr	r3, [r3, #0]
 800e866:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e868:	68fb      	ldr	r3, [r7, #12]
 800e86a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e86c:	1c9a      	adds	r2, r3, #2
 800e86e:	68fb      	ldr	r3, [r7, #12]
 800e870:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e872:	68fb      	ldr	r3, [r7, #12]
 800e874:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e876:	b29b      	uxth	r3, r3
 800e878:	3b01      	subs	r3, #1
 800e87a:	b29a      	uxth	r2, r3
 800e87c:	68fb      	ldr	r3, [r7, #12]
 800e87e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e880:	e015      	b.n	800e8ae <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e882:	f7fb ff83 	bl	800a78c <HAL_GetTick>
 800e886:	4602      	mov	r2, r0
 800e888:	69bb      	ldr	r3, [r7, #24]
 800e88a:	1ad3      	subs	r3, r2, r3
 800e88c:	683a      	ldr	r2, [r7, #0]
 800e88e:	429a      	cmp	r2, r3
 800e890:	d803      	bhi.n	800e89a <HAL_SPI_Transmit+0x16c>
 800e892:	683b      	ldr	r3, [r7, #0]
 800e894:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e898:	d102      	bne.n	800e8a0 <HAL_SPI_Transmit+0x172>
 800e89a:	683b      	ldr	r3, [r7, #0]
 800e89c:	2b00      	cmp	r3, #0
 800e89e:	d106      	bne.n	800e8ae <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 800e8a0:	2303      	movs	r3, #3
 800e8a2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800e8a4:	68fb      	ldr	r3, [r7, #12]
 800e8a6:	2201      	movs	r2, #1
 800e8a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800e8ac:	e0ab      	b.n	800ea06 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800e8ae:	68fb      	ldr	r3, [r7, #12]
 800e8b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e8b2:	b29b      	uxth	r3, r3
 800e8b4:	2b00      	cmp	r3, #0
 800e8b6:	d1ca      	bne.n	800e84e <HAL_SPI_Transmit+0x120>
 800e8b8:	e080      	b.n	800e9bc <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e8ba:	68fb      	ldr	r3, [r7, #12]
 800e8bc:	685b      	ldr	r3, [r3, #4]
 800e8be:	2b00      	cmp	r3, #0
 800e8c0:	d002      	beq.n	800e8c8 <HAL_SPI_Transmit+0x19a>
 800e8c2:	8afb      	ldrh	r3, [r7, #22]
 800e8c4:	2b01      	cmp	r3, #1
 800e8c6:	d174      	bne.n	800e9b2 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 800e8c8:	68fb      	ldr	r3, [r7, #12]
 800e8ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e8cc:	b29b      	uxth	r3, r3
 800e8ce:	2b01      	cmp	r3, #1
 800e8d0:	d912      	bls.n	800e8f8 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e8d2:	68fb      	ldr	r3, [r7, #12]
 800e8d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e8d6:	881a      	ldrh	r2, [r3, #0]
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	681b      	ldr	r3, [r3, #0]
 800e8dc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e8de:	68fb      	ldr	r3, [r7, #12]
 800e8e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e8e2:	1c9a      	adds	r2, r3, #2
 800e8e4:	68fb      	ldr	r3, [r7, #12]
 800e8e6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800e8e8:	68fb      	ldr	r3, [r7, #12]
 800e8ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e8ec:	b29b      	uxth	r3, r3
 800e8ee:	3b02      	subs	r3, #2
 800e8f0:	b29a      	uxth	r2, r3
 800e8f2:	68fb      	ldr	r3, [r7, #12]
 800e8f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e8f6:	e05c      	b.n	800e9b2 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800e8f8:	68fb      	ldr	r3, [r7, #12]
 800e8fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e8fc:	68fb      	ldr	r3, [r7, #12]
 800e8fe:	681b      	ldr	r3, [r3, #0]
 800e900:	330c      	adds	r3, #12
 800e902:	7812      	ldrb	r2, [r2, #0]
 800e904:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800e906:	68fb      	ldr	r3, [r7, #12]
 800e908:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e90a:	1c5a      	adds	r2, r3, #1
 800e90c:	68fb      	ldr	r3, [r7, #12]
 800e90e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e910:	68fb      	ldr	r3, [r7, #12]
 800e912:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e914:	b29b      	uxth	r3, r3
 800e916:	3b01      	subs	r3, #1
 800e918:	b29a      	uxth	r2, r3
 800e91a:	68fb      	ldr	r3, [r7, #12]
 800e91c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800e91e:	e048      	b.n	800e9b2 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e920:	68fb      	ldr	r3, [r7, #12]
 800e922:	681b      	ldr	r3, [r3, #0]
 800e924:	689b      	ldr	r3, [r3, #8]
 800e926:	f003 0302 	and.w	r3, r3, #2
 800e92a:	2b02      	cmp	r3, #2
 800e92c:	d12b      	bne.n	800e986 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 800e92e:	68fb      	ldr	r3, [r7, #12]
 800e930:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e932:	b29b      	uxth	r3, r3
 800e934:	2b01      	cmp	r3, #1
 800e936:	d912      	bls.n	800e95e <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e938:	68fb      	ldr	r3, [r7, #12]
 800e93a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e93c:	881a      	ldrh	r2, [r3, #0]
 800e93e:	68fb      	ldr	r3, [r7, #12]
 800e940:	681b      	ldr	r3, [r3, #0]
 800e942:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e944:	68fb      	ldr	r3, [r7, #12]
 800e946:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e948:	1c9a      	adds	r2, r3, #2
 800e94a:	68fb      	ldr	r3, [r7, #12]
 800e94c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800e94e:	68fb      	ldr	r3, [r7, #12]
 800e950:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e952:	b29b      	uxth	r3, r3
 800e954:	3b02      	subs	r3, #2
 800e956:	b29a      	uxth	r2, r3
 800e958:	68fb      	ldr	r3, [r7, #12]
 800e95a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e95c:	e029      	b.n	800e9b2 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800e95e:	68fb      	ldr	r3, [r7, #12]
 800e960:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e962:	68fb      	ldr	r3, [r7, #12]
 800e964:	681b      	ldr	r3, [r3, #0]
 800e966:	330c      	adds	r3, #12
 800e968:	7812      	ldrb	r2, [r2, #0]
 800e96a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800e96c:	68fb      	ldr	r3, [r7, #12]
 800e96e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e970:	1c5a      	adds	r2, r3, #1
 800e972:	68fb      	ldr	r3, [r7, #12]
 800e974:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800e976:	68fb      	ldr	r3, [r7, #12]
 800e978:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e97a:	b29b      	uxth	r3, r3
 800e97c:	3b01      	subs	r3, #1
 800e97e:	b29a      	uxth	r2, r3
 800e980:	68fb      	ldr	r3, [r7, #12]
 800e982:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e984:	e015      	b.n	800e9b2 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e986:	f7fb ff01 	bl	800a78c <HAL_GetTick>
 800e98a:	4602      	mov	r2, r0
 800e98c:	69bb      	ldr	r3, [r7, #24]
 800e98e:	1ad3      	subs	r3, r2, r3
 800e990:	683a      	ldr	r2, [r7, #0]
 800e992:	429a      	cmp	r2, r3
 800e994:	d803      	bhi.n	800e99e <HAL_SPI_Transmit+0x270>
 800e996:	683b      	ldr	r3, [r7, #0]
 800e998:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e99c:	d102      	bne.n	800e9a4 <HAL_SPI_Transmit+0x276>
 800e99e:	683b      	ldr	r3, [r7, #0]
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	d106      	bne.n	800e9b2 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 800e9a4:	2303      	movs	r3, #3
 800e9a6:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800e9a8:	68fb      	ldr	r3, [r7, #12]
 800e9aa:	2201      	movs	r2, #1
 800e9ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800e9b0:	e029      	b.n	800ea06 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800e9b2:	68fb      	ldr	r3, [r7, #12]
 800e9b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e9b6:	b29b      	uxth	r3, r3
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d1b1      	bne.n	800e920 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e9bc:	69ba      	ldr	r2, [r7, #24]
 800e9be:	6839      	ldr	r1, [r7, #0]
 800e9c0:	68f8      	ldr	r0, [r7, #12]
 800e9c2:	f000 fc7d 	bl	800f2c0 <SPI_EndRxTxTransaction>
 800e9c6:	4603      	mov	r3, r0
 800e9c8:	2b00      	cmp	r3, #0
 800e9ca:	d002      	beq.n	800e9d2 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e9cc:	68fb      	ldr	r3, [r7, #12]
 800e9ce:	2220      	movs	r2, #32
 800e9d0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800e9d2:	68fb      	ldr	r3, [r7, #12]
 800e9d4:	689b      	ldr	r3, [r3, #8]
 800e9d6:	2b00      	cmp	r3, #0
 800e9d8:	d10a      	bne.n	800e9f0 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e9da:	2300      	movs	r3, #0
 800e9dc:	613b      	str	r3, [r7, #16]
 800e9de:	68fb      	ldr	r3, [r7, #12]
 800e9e0:	681b      	ldr	r3, [r3, #0]
 800e9e2:	68db      	ldr	r3, [r3, #12]
 800e9e4:	613b      	str	r3, [r7, #16]
 800e9e6:	68fb      	ldr	r3, [r7, #12]
 800e9e8:	681b      	ldr	r3, [r3, #0]
 800e9ea:	689b      	ldr	r3, [r3, #8]
 800e9ec:	613b      	str	r3, [r7, #16]
 800e9ee:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e9f0:	68fb      	ldr	r3, [r7, #12]
 800e9f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e9f4:	2b00      	cmp	r3, #0
 800e9f6:	d002      	beq.n	800e9fe <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 800e9f8:	2301      	movs	r3, #1
 800e9fa:	77fb      	strb	r3, [r7, #31]
 800e9fc:	e003      	b.n	800ea06 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800e9fe:	68fb      	ldr	r3, [r7, #12]
 800ea00:	2201      	movs	r2, #1
 800ea02:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ea06:	68fb      	ldr	r3, [r7, #12]
 800ea08:	2200      	movs	r2, #0
 800ea0a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800ea0e:	7ffb      	ldrb	r3, [r7, #31]
}
 800ea10:	4618      	mov	r0, r3
 800ea12:	3720      	adds	r7, #32
 800ea14:	46bd      	mov	sp, r7
 800ea16:	bd80      	pop	{r7, pc}

0800ea18 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800ea18:	b580      	push	{r7, lr}
 800ea1a:	b08a      	sub	sp, #40	@ 0x28
 800ea1c:	af00      	add	r7, sp, #0
 800ea1e:	60f8      	str	r0, [r7, #12]
 800ea20:	60b9      	str	r1, [r7, #8]
 800ea22:	607a      	str	r2, [r7, #4]
 800ea24:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800ea26:	2301      	movs	r3, #1
 800ea28:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800ea2a:	2300      	movs	r3, #0
 800ea2c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ea30:	68fb      	ldr	r3, [r7, #12]
 800ea32:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800ea36:	2b01      	cmp	r3, #1
 800ea38:	d101      	bne.n	800ea3e <HAL_SPI_TransmitReceive+0x26>
 800ea3a:	2302      	movs	r3, #2
 800ea3c:	e20a      	b.n	800ee54 <HAL_SPI_TransmitReceive+0x43c>
 800ea3e:	68fb      	ldr	r3, [r7, #12]
 800ea40:	2201      	movs	r2, #1
 800ea42:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ea46:	f7fb fea1 	bl	800a78c <HAL_GetTick>
 800ea4a:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800ea4c:	68fb      	ldr	r3, [r7, #12]
 800ea4e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ea52:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800ea54:	68fb      	ldr	r3, [r7, #12]
 800ea56:	685b      	ldr	r3, [r3, #4]
 800ea58:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800ea5a:	887b      	ldrh	r3, [r7, #2]
 800ea5c:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800ea5e:	887b      	ldrh	r3, [r7, #2]
 800ea60:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800ea62:	7efb      	ldrb	r3, [r7, #27]
 800ea64:	2b01      	cmp	r3, #1
 800ea66:	d00e      	beq.n	800ea86 <HAL_SPI_TransmitReceive+0x6e>
 800ea68:	697b      	ldr	r3, [r7, #20]
 800ea6a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ea6e:	d106      	bne.n	800ea7e <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800ea70:	68fb      	ldr	r3, [r7, #12]
 800ea72:	689b      	ldr	r3, [r3, #8]
 800ea74:	2b00      	cmp	r3, #0
 800ea76:	d102      	bne.n	800ea7e <HAL_SPI_TransmitReceive+0x66>
 800ea78:	7efb      	ldrb	r3, [r7, #27]
 800ea7a:	2b04      	cmp	r3, #4
 800ea7c:	d003      	beq.n	800ea86 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800ea7e:	2302      	movs	r3, #2
 800ea80:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800ea84:	e1e0      	b.n	800ee48 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800ea86:	68bb      	ldr	r3, [r7, #8]
 800ea88:	2b00      	cmp	r3, #0
 800ea8a:	d005      	beq.n	800ea98 <HAL_SPI_TransmitReceive+0x80>
 800ea8c:	687b      	ldr	r3, [r7, #4]
 800ea8e:	2b00      	cmp	r3, #0
 800ea90:	d002      	beq.n	800ea98 <HAL_SPI_TransmitReceive+0x80>
 800ea92:	887b      	ldrh	r3, [r7, #2]
 800ea94:	2b00      	cmp	r3, #0
 800ea96:	d103      	bne.n	800eaa0 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800ea98:	2301      	movs	r3, #1
 800ea9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800ea9e:	e1d3      	b.n	800ee48 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800eaa0:	68fb      	ldr	r3, [r7, #12]
 800eaa2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800eaa6:	b2db      	uxtb	r3, r3
 800eaa8:	2b04      	cmp	r3, #4
 800eaaa:	d003      	beq.n	800eab4 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800eaac:	68fb      	ldr	r3, [r7, #12]
 800eaae:	2205      	movs	r2, #5
 800eab0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800eab4:	68fb      	ldr	r3, [r7, #12]
 800eab6:	2200      	movs	r2, #0
 800eab8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800eaba:	68fb      	ldr	r3, [r7, #12]
 800eabc:	687a      	ldr	r2, [r7, #4]
 800eabe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800eac0:	68fb      	ldr	r3, [r7, #12]
 800eac2:	887a      	ldrh	r2, [r7, #2]
 800eac4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800eac8:	68fb      	ldr	r3, [r7, #12]
 800eaca:	887a      	ldrh	r2, [r7, #2]
 800eacc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800ead0:	68fb      	ldr	r3, [r7, #12]
 800ead2:	68ba      	ldr	r2, [r7, #8]
 800ead4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800ead6:	68fb      	ldr	r3, [r7, #12]
 800ead8:	887a      	ldrh	r2, [r7, #2]
 800eada:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800eadc:	68fb      	ldr	r3, [r7, #12]
 800eade:	887a      	ldrh	r2, [r7, #2]
 800eae0:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800eae2:	68fb      	ldr	r3, [r7, #12]
 800eae4:	2200      	movs	r2, #0
 800eae6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800eae8:	68fb      	ldr	r3, [r7, #12]
 800eaea:	2200      	movs	r2, #0
 800eaec:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800eaee:	68fb      	ldr	r3, [r7, #12]
 800eaf0:	68db      	ldr	r3, [r3, #12]
 800eaf2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800eaf6:	d802      	bhi.n	800eafe <HAL_SPI_TransmitReceive+0xe6>
 800eaf8:	8a3b      	ldrh	r3, [r7, #16]
 800eafa:	2b01      	cmp	r3, #1
 800eafc:	d908      	bls.n	800eb10 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800eafe:	68fb      	ldr	r3, [r7, #12]
 800eb00:	681b      	ldr	r3, [r3, #0]
 800eb02:	685a      	ldr	r2, [r3, #4]
 800eb04:	68fb      	ldr	r3, [r7, #12]
 800eb06:	681b      	ldr	r3, [r3, #0]
 800eb08:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800eb0c:	605a      	str	r2, [r3, #4]
 800eb0e:	e007      	b.n	800eb20 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800eb10:	68fb      	ldr	r3, [r7, #12]
 800eb12:	681b      	ldr	r3, [r3, #0]
 800eb14:	685a      	ldr	r2, [r3, #4]
 800eb16:	68fb      	ldr	r3, [r7, #12]
 800eb18:	681b      	ldr	r3, [r3, #0]
 800eb1a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800eb1e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800eb20:	68fb      	ldr	r3, [r7, #12]
 800eb22:	681b      	ldr	r3, [r3, #0]
 800eb24:	681b      	ldr	r3, [r3, #0]
 800eb26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eb2a:	2b40      	cmp	r3, #64	@ 0x40
 800eb2c:	d007      	beq.n	800eb3e <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800eb2e:	68fb      	ldr	r3, [r7, #12]
 800eb30:	681b      	ldr	r3, [r3, #0]
 800eb32:	681a      	ldr	r2, [r3, #0]
 800eb34:	68fb      	ldr	r3, [r7, #12]
 800eb36:	681b      	ldr	r3, [r3, #0]
 800eb38:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800eb3c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800eb3e:	68fb      	ldr	r3, [r7, #12]
 800eb40:	68db      	ldr	r3, [r3, #12]
 800eb42:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800eb46:	f240 8081 	bls.w	800ec4c <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800eb4a:	68fb      	ldr	r3, [r7, #12]
 800eb4c:	685b      	ldr	r3, [r3, #4]
 800eb4e:	2b00      	cmp	r3, #0
 800eb50:	d002      	beq.n	800eb58 <HAL_SPI_TransmitReceive+0x140>
 800eb52:	8a7b      	ldrh	r3, [r7, #18]
 800eb54:	2b01      	cmp	r3, #1
 800eb56:	d16d      	bne.n	800ec34 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800eb58:	68fb      	ldr	r3, [r7, #12]
 800eb5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb5c:	881a      	ldrh	r2, [r3, #0]
 800eb5e:	68fb      	ldr	r3, [r7, #12]
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800eb64:	68fb      	ldr	r3, [r7, #12]
 800eb66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb68:	1c9a      	adds	r2, r3, #2
 800eb6a:	68fb      	ldr	r3, [r7, #12]
 800eb6c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800eb6e:	68fb      	ldr	r3, [r7, #12]
 800eb70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800eb72:	b29b      	uxth	r3, r3
 800eb74:	3b01      	subs	r3, #1
 800eb76:	b29a      	uxth	r2, r3
 800eb78:	68fb      	ldr	r3, [r7, #12]
 800eb7a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800eb7c:	e05a      	b.n	800ec34 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800eb7e:	68fb      	ldr	r3, [r7, #12]
 800eb80:	681b      	ldr	r3, [r3, #0]
 800eb82:	689b      	ldr	r3, [r3, #8]
 800eb84:	f003 0302 	and.w	r3, r3, #2
 800eb88:	2b02      	cmp	r3, #2
 800eb8a:	d11b      	bne.n	800ebc4 <HAL_SPI_TransmitReceive+0x1ac>
 800eb8c:	68fb      	ldr	r3, [r7, #12]
 800eb8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800eb90:	b29b      	uxth	r3, r3
 800eb92:	2b00      	cmp	r3, #0
 800eb94:	d016      	beq.n	800ebc4 <HAL_SPI_TransmitReceive+0x1ac>
 800eb96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb98:	2b01      	cmp	r3, #1
 800eb9a:	d113      	bne.n	800ebc4 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800eb9c:	68fb      	ldr	r3, [r7, #12]
 800eb9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eba0:	881a      	ldrh	r2, [r3, #0]
 800eba2:	68fb      	ldr	r3, [r7, #12]
 800eba4:	681b      	ldr	r3, [r3, #0]
 800eba6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800eba8:	68fb      	ldr	r3, [r7, #12]
 800ebaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ebac:	1c9a      	adds	r2, r3, #2
 800ebae:	68fb      	ldr	r3, [r7, #12]
 800ebb0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800ebb2:	68fb      	ldr	r3, [r7, #12]
 800ebb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ebb6:	b29b      	uxth	r3, r3
 800ebb8:	3b01      	subs	r3, #1
 800ebba:	b29a      	uxth	r2, r3
 800ebbc:	68fb      	ldr	r3, [r7, #12]
 800ebbe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ebc0:	2300      	movs	r3, #0
 800ebc2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ebc4:	68fb      	ldr	r3, [r7, #12]
 800ebc6:	681b      	ldr	r3, [r3, #0]
 800ebc8:	689b      	ldr	r3, [r3, #8]
 800ebca:	f003 0301 	and.w	r3, r3, #1
 800ebce:	2b01      	cmp	r3, #1
 800ebd0:	d11c      	bne.n	800ec0c <HAL_SPI_TransmitReceive+0x1f4>
 800ebd2:	68fb      	ldr	r3, [r7, #12]
 800ebd4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ebd8:	b29b      	uxth	r3, r3
 800ebda:	2b00      	cmp	r3, #0
 800ebdc:	d016      	beq.n	800ec0c <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ebde:	68fb      	ldr	r3, [r7, #12]
 800ebe0:	681b      	ldr	r3, [r3, #0]
 800ebe2:	68da      	ldr	r2, [r3, #12]
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ebe8:	b292      	uxth	r2, r2
 800ebea:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ebec:	68fb      	ldr	r3, [r7, #12]
 800ebee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ebf0:	1c9a      	adds	r2, r3, #2
 800ebf2:	68fb      	ldr	r3, [r7, #12]
 800ebf4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800ebf6:	68fb      	ldr	r3, [r7, #12]
 800ebf8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ebfc:	b29b      	uxth	r3, r3
 800ebfe:	3b01      	subs	r3, #1
 800ec00:	b29a      	uxth	r2, r3
 800ec02:	68fb      	ldr	r3, [r7, #12]
 800ec04:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ec08:	2301      	movs	r3, #1
 800ec0a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800ec0c:	f7fb fdbe 	bl	800a78c <HAL_GetTick>
 800ec10:	4602      	mov	r2, r0
 800ec12:	69fb      	ldr	r3, [r7, #28]
 800ec14:	1ad3      	subs	r3, r2, r3
 800ec16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ec18:	429a      	cmp	r2, r3
 800ec1a:	d80b      	bhi.n	800ec34 <HAL_SPI_TransmitReceive+0x21c>
 800ec1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec22:	d007      	beq.n	800ec34 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 800ec24:	2303      	movs	r3, #3
 800ec26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800ec2a:	68fb      	ldr	r3, [r7, #12]
 800ec2c:	2201      	movs	r2, #1
 800ec2e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800ec32:	e109      	b.n	800ee48 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ec34:	68fb      	ldr	r3, [r7, #12]
 800ec36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ec38:	b29b      	uxth	r3, r3
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	d19f      	bne.n	800eb7e <HAL_SPI_TransmitReceive+0x166>
 800ec3e:	68fb      	ldr	r3, [r7, #12]
 800ec40:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ec44:	b29b      	uxth	r3, r3
 800ec46:	2b00      	cmp	r3, #0
 800ec48:	d199      	bne.n	800eb7e <HAL_SPI_TransmitReceive+0x166>
 800ec4a:	e0e3      	b.n	800ee14 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ec4c:	68fb      	ldr	r3, [r7, #12]
 800ec4e:	685b      	ldr	r3, [r3, #4]
 800ec50:	2b00      	cmp	r3, #0
 800ec52:	d003      	beq.n	800ec5c <HAL_SPI_TransmitReceive+0x244>
 800ec54:	8a7b      	ldrh	r3, [r7, #18]
 800ec56:	2b01      	cmp	r3, #1
 800ec58:	f040 80cf 	bne.w	800edfa <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 800ec5c:	68fb      	ldr	r3, [r7, #12]
 800ec5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ec60:	b29b      	uxth	r3, r3
 800ec62:	2b01      	cmp	r3, #1
 800ec64:	d912      	bls.n	800ec8c <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ec66:	68fb      	ldr	r3, [r7, #12]
 800ec68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ec6a:	881a      	ldrh	r2, [r3, #0]
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	681b      	ldr	r3, [r3, #0]
 800ec70:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ec72:	68fb      	ldr	r3, [r7, #12]
 800ec74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ec76:	1c9a      	adds	r2, r3, #2
 800ec78:	68fb      	ldr	r3, [r7, #12]
 800ec7a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800ec7c:	68fb      	ldr	r3, [r7, #12]
 800ec7e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ec80:	b29b      	uxth	r3, r3
 800ec82:	3b02      	subs	r3, #2
 800ec84:	b29a      	uxth	r2, r3
 800ec86:	68fb      	ldr	r3, [r7, #12]
 800ec88:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ec8a:	e0b6      	b.n	800edfa <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800ec8c:	68fb      	ldr	r3, [r7, #12]
 800ec8e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ec90:	68fb      	ldr	r3, [r7, #12]
 800ec92:	681b      	ldr	r3, [r3, #0]
 800ec94:	330c      	adds	r3, #12
 800ec96:	7812      	ldrb	r2, [r2, #0]
 800ec98:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800ec9a:	68fb      	ldr	r3, [r7, #12]
 800ec9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ec9e:	1c5a      	adds	r2, r3, #1
 800eca0:	68fb      	ldr	r3, [r7, #12]
 800eca2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800eca4:	68fb      	ldr	r3, [r7, #12]
 800eca6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800eca8:	b29b      	uxth	r3, r3
 800ecaa:	3b01      	subs	r3, #1
 800ecac:	b29a      	uxth	r2, r3
 800ecae:	68fb      	ldr	r3, [r7, #12]
 800ecb0:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ecb2:	e0a2      	b.n	800edfa <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ecb4:	68fb      	ldr	r3, [r7, #12]
 800ecb6:	681b      	ldr	r3, [r3, #0]
 800ecb8:	689b      	ldr	r3, [r3, #8]
 800ecba:	f003 0302 	and.w	r3, r3, #2
 800ecbe:	2b02      	cmp	r3, #2
 800ecc0:	d134      	bne.n	800ed2c <HAL_SPI_TransmitReceive+0x314>
 800ecc2:	68fb      	ldr	r3, [r7, #12]
 800ecc4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ecc6:	b29b      	uxth	r3, r3
 800ecc8:	2b00      	cmp	r3, #0
 800ecca:	d02f      	beq.n	800ed2c <HAL_SPI_TransmitReceive+0x314>
 800eccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecce:	2b01      	cmp	r3, #1
 800ecd0:	d12c      	bne.n	800ed2c <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 800ecd2:	68fb      	ldr	r3, [r7, #12]
 800ecd4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ecd6:	b29b      	uxth	r3, r3
 800ecd8:	2b01      	cmp	r3, #1
 800ecda:	d912      	bls.n	800ed02 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ecdc:	68fb      	ldr	r3, [r7, #12]
 800ecde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ece0:	881a      	ldrh	r2, [r3, #0]
 800ece2:	68fb      	ldr	r3, [r7, #12]
 800ece4:	681b      	ldr	r3, [r3, #0]
 800ece6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800ece8:	68fb      	ldr	r3, [r7, #12]
 800ecea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ecec:	1c9a      	adds	r2, r3, #2
 800ecee:	68fb      	ldr	r3, [r7, #12]
 800ecf0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800ecf2:	68fb      	ldr	r3, [r7, #12]
 800ecf4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ecf6:	b29b      	uxth	r3, r3
 800ecf8:	3b02      	subs	r3, #2
 800ecfa:	b29a      	uxth	r2, r3
 800ecfc:	68fb      	ldr	r3, [r7, #12]
 800ecfe:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ed00:	e012      	b.n	800ed28 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800ed02:	68fb      	ldr	r3, [r7, #12]
 800ed04:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ed06:	68fb      	ldr	r3, [r7, #12]
 800ed08:	681b      	ldr	r3, [r3, #0]
 800ed0a:	330c      	adds	r3, #12
 800ed0c:	7812      	ldrb	r2, [r2, #0]
 800ed0e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800ed10:	68fb      	ldr	r3, [r7, #12]
 800ed12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed14:	1c5a      	adds	r2, r3, #1
 800ed16:	68fb      	ldr	r3, [r7, #12]
 800ed18:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800ed1a:	68fb      	ldr	r3, [r7, #12]
 800ed1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ed1e:	b29b      	uxth	r3, r3
 800ed20:	3b01      	subs	r3, #1
 800ed22:	b29a      	uxth	r2, r3
 800ed24:	68fb      	ldr	r3, [r7, #12]
 800ed26:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ed28:	2300      	movs	r3, #0
 800ed2a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ed2c:	68fb      	ldr	r3, [r7, #12]
 800ed2e:	681b      	ldr	r3, [r3, #0]
 800ed30:	689b      	ldr	r3, [r3, #8]
 800ed32:	f003 0301 	and.w	r3, r3, #1
 800ed36:	2b01      	cmp	r3, #1
 800ed38:	d148      	bne.n	800edcc <HAL_SPI_TransmitReceive+0x3b4>
 800ed3a:	68fb      	ldr	r3, [r7, #12]
 800ed3c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ed40:	b29b      	uxth	r3, r3
 800ed42:	2b00      	cmp	r3, #0
 800ed44:	d042      	beq.n	800edcc <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 800ed46:	68fb      	ldr	r3, [r7, #12]
 800ed48:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ed4c:	b29b      	uxth	r3, r3
 800ed4e:	2b01      	cmp	r3, #1
 800ed50:	d923      	bls.n	800ed9a <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ed52:	68fb      	ldr	r3, [r7, #12]
 800ed54:	681b      	ldr	r3, [r3, #0]
 800ed56:	68da      	ldr	r2, [r3, #12]
 800ed58:	68fb      	ldr	r3, [r7, #12]
 800ed5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ed5c:	b292      	uxth	r2, r2
 800ed5e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800ed60:	68fb      	ldr	r3, [r7, #12]
 800ed62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ed64:	1c9a      	adds	r2, r3, #2
 800ed66:	68fb      	ldr	r3, [r7, #12]
 800ed68:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800ed6a:	68fb      	ldr	r3, [r7, #12]
 800ed6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ed70:	b29b      	uxth	r3, r3
 800ed72:	3b02      	subs	r3, #2
 800ed74:	b29a      	uxth	r2, r3
 800ed76:	68fb      	ldr	r3, [r7, #12]
 800ed78:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800ed7c:	68fb      	ldr	r3, [r7, #12]
 800ed7e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ed82:	b29b      	uxth	r3, r3
 800ed84:	2b01      	cmp	r3, #1
 800ed86:	d81f      	bhi.n	800edc8 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ed88:	68fb      	ldr	r3, [r7, #12]
 800ed8a:	681b      	ldr	r3, [r3, #0]
 800ed8c:	685a      	ldr	r2, [r3, #4]
 800ed8e:	68fb      	ldr	r3, [r7, #12]
 800ed90:	681b      	ldr	r3, [r3, #0]
 800ed92:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800ed96:	605a      	str	r2, [r3, #4]
 800ed98:	e016      	b.n	800edc8 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800ed9a:	68fb      	ldr	r3, [r7, #12]
 800ed9c:	681b      	ldr	r3, [r3, #0]
 800ed9e:	f103 020c 	add.w	r2, r3, #12
 800eda2:	68fb      	ldr	r3, [r7, #12]
 800eda4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eda6:	7812      	ldrb	r2, [r2, #0]
 800eda8:	b2d2      	uxtb	r2, r2
 800edaa:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800edac:	68fb      	ldr	r3, [r7, #12]
 800edae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800edb0:	1c5a      	adds	r2, r3, #1
 800edb2:	68fb      	ldr	r3, [r7, #12]
 800edb4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800edb6:	68fb      	ldr	r3, [r7, #12]
 800edb8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800edbc:	b29b      	uxth	r3, r3
 800edbe:	3b01      	subs	r3, #1
 800edc0:	b29a      	uxth	r2, r3
 800edc2:	68fb      	ldr	r3, [r7, #12]
 800edc4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800edc8:	2301      	movs	r3, #1
 800edca:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800edcc:	f7fb fcde 	bl	800a78c <HAL_GetTick>
 800edd0:	4602      	mov	r2, r0
 800edd2:	69fb      	ldr	r3, [r7, #28]
 800edd4:	1ad3      	subs	r3, r2, r3
 800edd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800edd8:	429a      	cmp	r2, r3
 800edda:	d803      	bhi.n	800ede4 <HAL_SPI_TransmitReceive+0x3cc>
 800eddc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800edde:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ede2:	d102      	bne.n	800edea <HAL_SPI_TransmitReceive+0x3d2>
 800ede4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d107      	bne.n	800edfa <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 800edea:	2303      	movs	r3, #3
 800edec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800edf0:	68fb      	ldr	r3, [r7, #12]
 800edf2:	2201      	movs	r2, #1
 800edf4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800edf8:	e026      	b.n	800ee48 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800edfa:	68fb      	ldr	r3, [r7, #12]
 800edfc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800edfe:	b29b      	uxth	r3, r3
 800ee00:	2b00      	cmp	r3, #0
 800ee02:	f47f af57 	bne.w	800ecb4 <HAL_SPI_TransmitReceive+0x29c>
 800ee06:	68fb      	ldr	r3, [r7, #12]
 800ee08:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ee0c:	b29b      	uxth	r3, r3
 800ee0e:	2b00      	cmp	r3, #0
 800ee10:	f47f af50 	bne.w	800ecb4 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ee14:	69fa      	ldr	r2, [r7, #28]
 800ee16:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ee18:	68f8      	ldr	r0, [r7, #12]
 800ee1a:	f000 fa51 	bl	800f2c0 <SPI_EndRxTxTransaction>
 800ee1e:	4603      	mov	r3, r0
 800ee20:	2b00      	cmp	r3, #0
 800ee22:	d005      	beq.n	800ee30 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 800ee24:	2301      	movs	r3, #1
 800ee26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ee2a:	68fb      	ldr	r3, [r7, #12]
 800ee2c:	2220      	movs	r2, #32
 800ee2e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	d003      	beq.n	800ee40 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 800ee38:	2301      	movs	r3, #1
 800ee3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ee3e:	e003      	b.n	800ee48 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800ee40:	68fb      	ldr	r3, [r7, #12]
 800ee42:	2201      	movs	r2, #1
 800ee44:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 800ee48:	68fb      	ldr	r3, [r7, #12]
 800ee4a:	2200      	movs	r2, #0
 800ee4c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800ee50:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 800ee54:	4618      	mov	r0, r3
 800ee56:	3728      	adds	r7, #40	@ 0x28
 800ee58:	46bd      	mov	sp, r7
 800ee5a:	bd80      	pop	{r7, pc}

0800ee5c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800ee5c:	b580      	push	{r7, lr}
 800ee5e:	b088      	sub	sp, #32
 800ee60:	af00      	add	r7, sp, #0
 800ee62:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	681b      	ldr	r3, [r3, #0]
 800ee68:	685b      	ldr	r3, [r3, #4]
 800ee6a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	681b      	ldr	r3, [r3, #0]
 800ee70:	689b      	ldr	r3, [r3, #8]
 800ee72:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800ee74:	69bb      	ldr	r3, [r7, #24]
 800ee76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ee7a:	2b00      	cmp	r3, #0
 800ee7c:	d10e      	bne.n	800ee9c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800ee7e:	69bb      	ldr	r3, [r7, #24]
 800ee80:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800ee84:	2b00      	cmp	r3, #0
 800ee86:	d009      	beq.n	800ee9c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800ee88:	69fb      	ldr	r3, [r7, #28]
 800ee8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ee8e:	2b00      	cmp	r3, #0
 800ee90:	d004      	beq.n	800ee9c <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800ee92:	687b      	ldr	r3, [r7, #4]
 800ee94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ee96:	6878      	ldr	r0, [r7, #4]
 800ee98:	4798      	blx	r3
    return;
 800ee9a:	e0ce      	b.n	800f03a <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800ee9c:	69bb      	ldr	r3, [r7, #24]
 800ee9e:	f003 0302 	and.w	r3, r3, #2
 800eea2:	2b00      	cmp	r3, #0
 800eea4:	d009      	beq.n	800eeba <HAL_SPI_IRQHandler+0x5e>
 800eea6:	69fb      	ldr	r3, [r7, #28]
 800eea8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	d004      	beq.n	800eeba <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800eeb4:	6878      	ldr	r0, [r7, #4]
 800eeb6:	4798      	blx	r3
    return;
 800eeb8:	e0bf      	b.n	800f03a <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800eeba:	69bb      	ldr	r3, [r7, #24]
 800eebc:	f003 0320 	and.w	r3, r3, #32
 800eec0:	2b00      	cmp	r3, #0
 800eec2:	d10a      	bne.n	800eeda <HAL_SPI_IRQHandler+0x7e>
 800eec4:	69bb      	ldr	r3, [r7, #24]
 800eec6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eeca:	2b00      	cmp	r3, #0
 800eecc:	d105      	bne.n	800eeda <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800eece:	69bb      	ldr	r3, [r7, #24]
 800eed0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	f000 80b0 	beq.w	800f03a <HAL_SPI_IRQHandler+0x1de>
 800eeda:	69fb      	ldr	r3, [r7, #28]
 800eedc:	f003 0320 	and.w	r3, r3, #32
 800eee0:	2b00      	cmp	r3, #0
 800eee2:	f000 80aa 	beq.w	800f03a <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800eee6:	69bb      	ldr	r3, [r7, #24]
 800eee8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eeec:	2b00      	cmp	r3, #0
 800eeee:	d023      	beq.n	800ef38 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800eef6:	b2db      	uxtb	r3, r3
 800eef8:	2b03      	cmp	r3, #3
 800eefa:	d011      	beq.n	800ef20 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ef00:	f043 0204 	orr.w	r2, r3, #4
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ef08:	2300      	movs	r3, #0
 800ef0a:	617b      	str	r3, [r7, #20]
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	68db      	ldr	r3, [r3, #12]
 800ef12:	617b      	str	r3, [r7, #20]
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	681b      	ldr	r3, [r3, #0]
 800ef18:	689b      	ldr	r3, [r3, #8]
 800ef1a:	617b      	str	r3, [r7, #20]
 800ef1c:	697b      	ldr	r3, [r7, #20]
 800ef1e:	e00b      	b.n	800ef38 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ef20:	2300      	movs	r3, #0
 800ef22:	613b      	str	r3, [r7, #16]
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	681b      	ldr	r3, [r3, #0]
 800ef28:	68db      	ldr	r3, [r3, #12]
 800ef2a:	613b      	str	r3, [r7, #16]
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	681b      	ldr	r3, [r3, #0]
 800ef30:	689b      	ldr	r3, [r3, #8]
 800ef32:	613b      	str	r3, [r7, #16]
 800ef34:	693b      	ldr	r3, [r7, #16]
        return;
 800ef36:	e080      	b.n	800f03a <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800ef38:	69bb      	ldr	r3, [r7, #24]
 800ef3a:	f003 0320 	and.w	r3, r3, #32
 800ef3e:	2b00      	cmp	r3, #0
 800ef40:	d014      	beq.n	800ef6c <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800ef42:	687b      	ldr	r3, [r7, #4]
 800ef44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ef46:	f043 0201 	orr.w	r2, r3, #1
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800ef4e:	2300      	movs	r3, #0
 800ef50:	60fb      	str	r3, [r7, #12]
 800ef52:	687b      	ldr	r3, [r7, #4]
 800ef54:	681b      	ldr	r3, [r3, #0]
 800ef56:	689b      	ldr	r3, [r3, #8]
 800ef58:	60fb      	str	r3, [r7, #12]
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	681b      	ldr	r3, [r3, #0]
 800ef5e:	681a      	ldr	r2, [r3, #0]
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	681b      	ldr	r3, [r3, #0]
 800ef64:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ef68:	601a      	str	r2, [r3, #0]
 800ef6a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800ef6c:	69bb      	ldr	r3, [r7, #24]
 800ef6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ef72:	2b00      	cmp	r3, #0
 800ef74:	d00c      	beq.n	800ef90 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ef7a:	f043 0208 	orr.w	r2, r3, #8
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800ef82:	2300      	movs	r3, #0
 800ef84:	60bb      	str	r3, [r7, #8]
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	681b      	ldr	r3, [r3, #0]
 800ef8a:	689b      	ldr	r3, [r3, #8]
 800ef8c:	60bb      	str	r3, [r7, #8]
 800ef8e:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ef94:	2b00      	cmp	r3, #0
 800ef96:	d04f      	beq.n	800f038 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	681b      	ldr	r3, [r3, #0]
 800ef9c:	685a      	ldr	r2, [r3, #4]
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	681b      	ldr	r3, [r3, #0]
 800efa2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800efa6:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800efa8:	687b      	ldr	r3, [r7, #4]
 800efaa:	2201      	movs	r2, #1
 800efac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800efb0:	69fb      	ldr	r3, [r7, #28]
 800efb2:	f003 0302 	and.w	r3, r3, #2
 800efb6:	2b00      	cmp	r3, #0
 800efb8:	d104      	bne.n	800efc4 <HAL_SPI_IRQHandler+0x168>
 800efba:	69fb      	ldr	r3, [r7, #28]
 800efbc:	f003 0301 	and.w	r3, r3, #1
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	d034      	beq.n	800f02e <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	681b      	ldr	r3, [r3, #0]
 800efc8:	685a      	ldr	r2, [r3, #4]
 800efca:	687b      	ldr	r3, [r7, #4]
 800efcc:	681b      	ldr	r3, [r3, #0]
 800efce:	f022 0203 	bic.w	r2, r2, #3
 800efd2:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800efd8:	2b00      	cmp	r3, #0
 800efda:	d011      	beq.n	800f000 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800efe0:	4a17      	ldr	r2, [pc, #92]	@ (800f040 <HAL_SPI_IRQHandler+0x1e4>)
 800efe2:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800efe8:	4618      	mov	r0, r3
 800efea:	f7fb fe0e 	bl	800ac0a <HAL_DMA_Abort_IT>
 800efee:	4603      	mov	r3, r0
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	d005      	beq.n	800f000 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800eff8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f004:	2b00      	cmp	r3, #0
 800f006:	d016      	beq.n	800f036 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f00c:	4a0c      	ldr	r2, [pc, #48]	@ (800f040 <HAL_SPI_IRQHandler+0x1e4>)
 800f00e:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800f010:	687b      	ldr	r3, [r7, #4]
 800f012:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f014:	4618      	mov	r0, r3
 800f016:	f7fb fdf8 	bl	800ac0a <HAL_DMA_Abort_IT>
 800f01a:	4603      	mov	r3, r0
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d00a      	beq.n	800f036 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f024:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800f02c:	e003      	b.n	800f036 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800f02e:	6878      	ldr	r0, [r7, #4]
 800f030:	f000 f808 	bl	800f044 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800f034:	e000      	b.n	800f038 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 800f036:	bf00      	nop
    return;
 800f038:	bf00      	nop
  }
}
 800f03a:	3720      	adds	r7, #32
 800f03c:	46bd      	mov	sp, r7
 800f03e:	bd80      	pop	{r7, pc}
 800f040:	0800f059 	.word	0x0800f059

0800f044 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800f044:	b480      	push	{r7}
 800f046:	b083      	sub	sp, #12
 800f048:	af00      	add	r7, sp, #0
 800f04a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800f04c:	bf00      	nop
 800f04e:	370c      	adds	r7, #12
 800f050:	46bd      	mov	sp, r7
 800f052:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f056:	4770      	bx	lr

0800f058 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f058:	b580      	push	{r7, lr}
 800f05a:	b084      	sub	sp, #16
 800f05c:	af00      	add	r7, sp, #0
 800f05e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f064:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800f066:	68fb      	ldr	r3, [r7, #12]
 800f068:	2200      	movs	r2, #0
 800f06a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800f06e:	68fb      	ldr	r3, [r7, #12]
 800f070:	2200      	movs	r2, #0
 800f072:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800f074:	68f8      	ldr	r0, [r7, #12]
 800f076:	f7ff ffe5 	bl	800f044 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800f07a:	bf00      	nop
 800f07c:	3710      	adds	r7, #16
 800f07e:	46bd      	mov	sp, r7
 800f080:	bd80      	pop	{r7, pc}
	...

0800f084 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800f084:	b580      	push	{r7, lr}
 800f086:	b088      	sub	sp, #32
 800f088:	af00      	add	r7, sp, #0
 800f08a:	60f8      	str	r0, [r7, #12]
 800f08c:	60b9      	str	r1, [r7, #8]
 800f08e:	603b      	str	r3, [r7, #0]
 800f090:	4613      	mov	r3, r2
 800f092:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800f094:	f7fb fb7a 	bl	800a78c <HAL_GetTick>
 800f098:	4602      	mov	r2, r0
 800f09a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f09c:	1a9b      	subs	r3, r3, r2
 800f09e:	683a      	ldr	r2, [r7, #0]
 800f0a0:	4413      	add	r3, r2
 800f0a2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800f0a4:	f7fb fb72 	bl	800a78c <HAL_GetTick>
 800f0a8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800f0aa:	4b39      	ldr	r3, [pc, #228]	@ (800f190 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800f0ac:	681b      	ldr	r3, [r3, #0]
 800f0ae:	015b      	lsls	r3, r3, #5
 800f0b0:	0d1b      	lsrs	r3, r3, #20
 800f0b2:	69fa      	ldr	r2, [r7, #28]
 800f0b4:	fb02 f303 	mul.w	r3, r2, r3
 800f0b8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f0ba:	e054      	b.n	800f166 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800f0bc:	683b      	ldr	r3, [r7, #0]
 800f0be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f0c2:	d050      	beq.n	800f166 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800f0c4:	f7fb fb62 	bl	800a78c <HAL_GetTick>
 800f0c8:	4602      	mov	r2, r0
 800f0ca:	69bb      	ldr	r3, [r7, #24]
 800f0cc:	1ad3      	subs	r3, r2, r3
 800f0ce:	69fa      	ldr	r2, [r7, #28]
 800f0d0:	429a      	cmp	r2, r3
 800f0d2:	d902      	bls.n	800f0da <SPI_WaitFlagStateUntilTimeout+0x56>
 800f0d4:	69fb      	ldr	r3, [r7, #28]
 800f0d6:	2b00      	cmp	r3, #0
 800f0d8:	d13d      	bne.n	800f156 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f0da:	68fb      	ldr	r3, [r7, #12]
 800f0dc:	681b      	ldr	r3, [r3, #0]
 800f0de:	685a      	ldr	r2, [r3, #4]
 800f0e0:	68fb      	ldr	r3, [r7, #12]
 800f0e2:	681b      	ldr	r3, [r3, #0]
 800f0e4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800f0e8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f0ea:	68fb      	ldr	r3, [r7, #12]
 800f0ec:	685b      	ldr	r3, [r3, #4]
 800f0ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f0f2:	d111      	bne.n	800f118 <SPI_WaitFlagStateUntilTimeout+0x94>
 800f0f4:	68fb      	ldr	r3, [r7, #12]
 800f0f6:	689b      	ldr	r3, [r3, #8]
 800f0f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f0fc:	d004      	beq.n	800f108 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f0fe:	68fb      	ldr	r3, [r7, #12]
 800f100:	689b      	ldr	r3, [r3, #8]
 800f102:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f106:	d107      	bne.n	800f118 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800f108:	68fb      	ldr	r3, [r7, #12]
 800f10a:	681b      	ldr	r3, [r3, #0]
 800f10c:	681a      	ldr	r2, [r3, #0]
 800f10e:	68fb      	ldr	r3, [r7, #12]
 800f110:	681b      	ldr	r3, [r3, #0]
 800f112:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f116:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f118:	68fb      	ldr	r3, [r7, #12]
 800f11a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f11c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f120:	d10f      	bne.n	800f142 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800f122:	68fb      	ldr	r3, [r7, #12]
 800f124:	681b      	ldr	r3, [r3, #0]
 800f126:	681a      	ldr	r2, [r3, #0]
 800f128:	68fb      	ldr	r3, [r7, #12]
 800f12a:	681b      	ldr	r3, [r3, #0]
 800f12c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800f130:	601a      	str	r2, [r3, #0]
 800f132:	68fb      	ldr	r3, [r7, #12]
 800f134:	681b      	ldr	r3, [r3, #0]
 800f136:	681a      	ldr	r2, [r3, #0]
 800f138:	68fb      	ldr	r3, [r7, #12]
 800f13a:	681b      	ldr	r3, [r3, #0]
 800f13c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800f140:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800f142:	68fb      	ldr	r3, [r7, #12]
 800f144:	2201      	movs	r2, #1
 800f146:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800f14a:	68fb      	ldr	r3, [r7, #12]
 800f14c:	2200      	movs	r2, #0
 800f14e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800f152:	2303      	movs	r3, #3
 800f154:	e017      	b.n	800f186 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800f156:	697b      	ldr	r3, [r7, #20]
 800f158:	2b00      	cmp	r3, #0
 800f15a:	d101      	bne.n	800f160 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800f15c:	2300      	movs	r3, #0
 800f15e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800f160:	697b      	ldr	r3, [r7, #20]
 800f162:	3b01      	subs	r3, #1
 800f164:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f166:	68fb      	ldr	r3, [r7, #12]
 800f168:	681b      	ldr	r3, [r3, #0]
 800f16a:	689a      	ldr	r2, [r3, #8]
 800f16c:	68bb      	ldr	r3, [r7, #8]
 800f16e:	4013      	ands	r3, r2
 800f170:	68ba      	ldr	r2, [r7, #8]
 800f172:	429a      	cmp	r2, r3
 800f174:	bf0c      	ite	eq
 800f176:	2301      	moveq	r3, #1
 800f178:	2300      	movne	r3, #0
 800f17a:	b2db      	uxtb	r3, r3
 800f17c:	461a      	mov	r2, r3
 800f17e:	79fb      	ldrb	r3, [r7, #7]
 800f180:	429a      	cmp	r2, r3
 800f182:	d19b      	bne.n	800f0bc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800f184:	2300      	movs	r3, #0
}
 800f186:	4618      	mov	r0, r3
 800f188:	3720      	adds	r7, #32
 800f18a:	46bd      	mov	sp, r7
 800f18c:	bd80      	pop	{r7, pc}
 800f18e:	bf00      	nop
 800f190:	20000078 	.word	0x20000078

0800f194 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800f194:	b580      	push	{r7, lr}
 800f196:	b08a      	sub	sp, #40	@ 0x28
 800f198:	af00      	add	r7, sp, #0
 800f19a:	60f8      	str	r0, [r7, #12]
 800f19c:	60b9      	str	r1, [r7, #8]
 800f19e:	607a      	str	r2, [r7, #4]
 800f1a0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800f1a2:	2300      	movs	r3, #0
 800f1a4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800f1a6:	f7fb faf1 	bl	800a78c <HAL_GetTick>
 800f1aa:	4602      	mov	r2, r0
 800f1ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f1ae:	1a9b      	subs	r3, r3, r2
 800f1b0:	683a      	ldr	r2, [r7, #0]
 800f1b2:	4413      	add	r3, r2
 800f1b4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800f1b6:	f7fb fae9 	bl	800a78c <HAL_GetTick>
 800f1ba:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800f1bc:	68fb      	ldr	r3, [r7, #12]
 800f1be:	681b      	ldr	r3, [r3, #0]
 800f1c0:	330c      	adds	r3, #12
 800f1c2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800f1c4:	4b3d      	ldr	r3, [pc, #244]	@ (800f2bc <SPI_WaitFifoStateUntilTimeout+0x128>)
 800f1c6:	681a      	ldr	r2, [r3, #0]
 800f1c8:	4613      	mov	r3, r2
 800f1ca:	009b      	lsls	r3, r3, #2
 800f1cc:	4413      	add	r3, r2
 800f1ce:	00da      	lsls	r2, r3, #3
 800f1d0:	1ad3      	subs	r3, r2, r3
 800f1d2:	0d1b      	lsrs	r3, r3, #20
 800f1d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f1d6:	fb02 f303 	mul.w	r3, r2, r3
 800f1da:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800f1dc:	e060      	b.n	800f2a0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800f1de:	68bb      	ldr	r3, [r7, #8]
 800f1e0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800f1e4:	d107      	bne.n	800f1f6 <SPI_WaitFifoStateUntilTimeout+0x62>
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	2b00      	cmp	r3, #0
 800f1ea:	d104      	bne.n	800f1f6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800f1ec:	69fb      	ldr	r3, [r7, #28]
 800f1ee:	781b      	ldrb	r3, [r3, #0]
 800f1f0:	b2db      	uxtb	r3, r3
 800f1f2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800f1f4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800f1f6:	683b      	ldr	r3, [r7, #0]
 800f1f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f1fc:	d050      	beq.n	800f2a0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800f1fe:	f7fb fac5 	bl	800a78c <HAL_GetTick>
 800f202:	4602      	mov	r2, r0
 800f204:	6a3b      	ldr	r3, [r7, #32]
 800f206:	1ad3      	subs	r3, r2, r3
 800f208:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f20a:	429a      	cmp	r2, r3
 800f20c:	d902      	bls.n	800f214 <SPI_WaitFifoStateUntilTimeout+0x80>
 800f20e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f210:	2b00      	cmp	r3, #0
 800f212:	d13d      	bne.n	800f290 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f214:	68fb      	ldr	r3, [r7, #12]
 800f216:	681b      	ldr	r3, [r3, #0]
 800f218:	685a      	ldr	r2, [r3, #4]
 800f21a:	68fb      	ldr	r3, [r7, #12]
 800f21c:	681b      	ldr	r3, [r3, #0]
 800f21e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800f222:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f224:	68fb      	ldr	r3, [r7, #12]
 800f226:	685b      	ldr	r3, [r3, #4]
 800f228:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f22c:	d111      	bne.n	800f252 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800f22e:	68fb      	ldr	r3, [r7, #12]
 800f230:	689b      	ldr	r3, [r3, #8]
 800f232:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f236:	d004      	beq.n	800f242 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f238:	68fb      	ldr	r3, [r7, #12]
 800f23a:	689b      	ldr	r3, [r3, #8]
 800f23c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f240:	d107      	bne.n	800f252 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800f242:	68fb      	ldr	r3, [r7, #12]
 800f244:	681b      	ldr	r3, [r3, #0]
 800f246:	681a      	ldr	r2, [r3, #0]
 800f248:	68fb      	ldr	r3, [r7, #12]
 800f24a:	681b      	ldr	r3, [r3, #0]
 800f24c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f250:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f252:	68fb      	ldr	r3, [r7, #12]
 800f254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f256:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f25a:	d10f      	bne.n	800f27c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800f25c:	68fb      	ldr	r3, [r7, #12]
 800f25e:	681b      	ldr	r3, [r3, #0]
 800f260:	681a      	ldr	r2, [r3, #0]
 800f262:	68fb      	ldr	r3, [r7, #12]
 800f264:	681b      	ldr	r3, [r3, #0]
 800f266:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800f26a:	601a      	str	r2, [r3, #0]
 800f26c:	68fb      	ldr	r3, [r7, #12]
 800f26e:	681b      	ldr	r3, [r3, #0]
 800f270:	681a      	ldr	r2, [r3, #0]
 800f272:	68fb      	ldr	r3, [r7, #12]
 800f274:	681b      	ldr	r3, [r3, #0]
 800f276:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800f27a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800f27c:	68fb      	ldr	r3, [r7, #12]
 800f27e:	2201      	movs	r2, #1
 800f280:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800f284:	68fb      	ldr	r3, [r7, #12]
 800f286:	2200      	movs	r2, #0
 800f288:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800f28c:	2303      	movs	r3, #3
 800f28e:	e010      	b.n	800f2b2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800f290:	69bb      	ldr	r3, [r7, #24]
 800f292:	2b00      	cmp	r3, #0
 800f294:	d101      	bne.n	800f29a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800f296:	2300      	movs	r3, #0
 800f298:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800f29a:	69bb      	ldr	r3, [r7, #24]
 800f29c:	3b01      	subs	r3, #1
 800f29e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800f2a0:	68fb      	ldr	r3, [r7, #12]
 800f2a2:	681b      	ldr	r3, [r3, #0]
 800f2a4:	689a      	ldr	r2, [r3, #8]
 800f2a6:	68bb      	ldr	r3, [r7, #8]
 800f2a8:	4013      	ands	r3, r2
 800f2aa:	687a      	ldr	r2, [r7, #4]
 800f2ac:	429a      	cmp	r2, r3
 800f2ae:	d196      	bne.n	800f1de <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800f2b0:	2300      	movs	r3, #0
}
 800f2b2:	4618      	mov	r0, r3
 800f2b4:	3728      	adds	r7, #40	@ 0x28
 800f2b6:	46bd      	mov	sp, r7
 800f2b8:	bd80      	pop	{r7, pc}
 800f2ba:	bf00      	nop
 800f2bc:	20000078 	.word	0x20000078

0800f2c0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800f2c0:	b580      	push	{r7, lr}
 800f2c2:	b086      	sub	sp, #24
 800f2c4:	af02      	add	r7, sp, #8
 800f2c6:	60f8      	str	r0, [r7, #12]
 800f2c8:	60b9      	str	r1, [r7, #8]
 800f2ca:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	9300      	str	r3, [sp, #0]
 800f2d0:	68bb      	ldr	r3, [r7, #8]
 800f2d2:	2200      	movs	r2, #0
 800f2d4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800f2d8:	68f8      	ldr	r0, [r7, #12]
 800f2da:	f7ff ff5b 	bl	800f194 <SPI_WaitFifoStateUntilTimeout>
 800f2de:	4603      	mov	r3, r0
 800f2e0:	2b00      	cmp	r3, #0
 800f2e2:	d007      	beq.n	800f2f4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f2e4:	68fb      	ldr	r3, [r7, #12]
 800f2e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f2e8:	f043 0220 	orr.w	r2, r3, #32
 800f2ec:	68fb      	ldr	r3, [r7, #12]
 800f2ee:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800f2f0:	2303      	movs	r3, #3
 800f2f2:	e027      	b.n	800f344 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	9300      	str	r3, [sp, #0]
 800f2f8:	68bb      	ldr	r3, [r7, #8]
 800f2fa:	2200      	movs	r2, #0
 800f2fc:	2180      	movs	r1, #128	@ 0x80
 800f2fe:	68f8      	ldr	r0, [r7, #12]
 800f300:	f7ff fec0 	bl	800f084 <SPI_WaitFlagStateUntilTimeout>
 800f304:	4603      	mov	r3, r0
 800f306:	2b00      	cmp	r3, #0
 800f308:	d007      	beq.n	800f31a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f30a:	68fb      	ldr	r3, [r7, #12]
 800f30c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f30e:	f043 0220 	orr.w	r2, r3, #32
 800f312:	68fb      	ldr	r3, [r7, #12]
 800f314:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800f316:	2303      	movs	r3, #3
 800f318:	e014      	b.n	800f344 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	9300      	str	r3, [sp, #0]
 800f31e:	68bb      	ldr	r3, [r7, #8]
 800f320:	2200      	movs	r2, #0
 800f322:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800f326:	68f8      	ldr	r0, [r7, #12]
 800f328:	f7ff ff34 	bl	800f194 <SPI_WaitFifoStateUntilTimeout>
 800f32c:	4603      	mov	r3, r0
 800f32e:	2b00      	cmp	r3, #0
 800f330:	d007      	beq.n	800f342 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f332:	68fb      	ldr	r3, [r7, #12]
 800f334:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f336:	f043 0220 	orr.w	r2, r3, #32
 800f33a:	68fb      	ldr	r3, [r7, #12]
 800f33c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800f33e:	2303      	movs	r3, #3
 800f340:	e000      	b.n	800f344 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800f342:	2300      	movs	r3, #0
}
 800f344:	4618      	mov	r0, r3
 800f346:	3710      	adds	r7, #16
 800f348:	46bd      	mov	sp, r7
 800f34a:	bd80      	pop	{r7, pc}

0800f34c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800f34c:	b580      	push	{r7, lr}
 800f34e:	b086      	sub	sp, #24
 800f350:	af00      	add	r7, sp, #0
 800f352:	6078      	str	r0, [r7, #4]
 800f354:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	2b00      	cmp	r3, #0
 800f35a:	d101      	bne.n	800f360 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800f35c:	2301      	movs	r3, #1
 800f35e:	e097      	b.n	800f490 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f366:	b2db      	uxtb	r3, r3
 800f368:	2b00      	cmp	r3, #0
 800f36a:	d106      	bne.n	800f37a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f36c:	687b      	ldr	r3, [r7, #4]
 800f36e:	2200      	movs	r2, #0
 800f370:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800f374:	6878      	ldr	r0, [r7, #4]
 800f376:	f7fa fbbf 	bl	8009af8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	2202      	movs	r2, #2
 800f37e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800f382:	687b      	ldr	r3, [r7, #4]
 800f384:	681b      	ldr	r3, [r3, #0]
 800f386:	689b      	ldr	r3, [r3, #8]
 800f388:	687a      	ldr	r2, [r7, #4]
 800f38a:	6812      	ldr	r2, [r2, #0]
 800f38c:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800f390:	f023 0307 	bic.w	r3, r3, #7
 800f394:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	681a      	ldr	r2, [r3, #0]
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	3304      	adds	r3, #4
 800f39e:	4619      	mov	r1, r3
 800f3a0:	4610      	mov	r0, r2
 800f3a2:	f000 f879 	bl	800f498 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	681b      	ldr	r3, [r3, #0]
 800f3aa:	689b      	ldr	r3, [r3, #8]
 800f3ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	681b      	ldr	r3, [r3, #0]
 800f3b2:	699b      	ldr	r3, [r3, #24]
 800f3b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	681b      	ldr	r3, [r3, #0]
 800f3ba:	6a1b      	ldr	r3, [r3, #32]
 800f3bc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800f3be:	683b      	ldr	r3, [r7, #0]
 800f3c0:	681b      	ldr	r3, [r3, #0]
 800f3c2:	697a      	ldr	r2, [r7, #20]
 800f3c4:	4313      	orrs	r3, r2
 800f3c6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800f3c8:	693b      	ldr	r3, [r7, #16]
 800f3ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f3ce:	f023 0303 	bic.w	r3, r3, #3
 800f3d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800f3d4:	683b      	ldr	r3, [r7, #0]
 800f3d6:	689a      	ldr	r2, [r3, #8]
 800f3d8:	683b      	ldr	r3, [r7, #0]
 800f3da:	699b      	ldr	r3, [r3, #24]
 800f3dc:	021b      	lsls	r3, r3, #8
 800f3de:	4313      	orrs	r3, r2
 800f3e0:	693a      	ldr	r2, [r7, #16]
 800f3e2:	4313      	orrs	r3, r2
 800f3e4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800f3e6:	693b      	ldr	r3, [r7, #16]
 800f3e8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800f3ec:	f023 030c 	bic.w	r3, r3, #12
 800f3f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800f3f2:	693b      	ldr	r3, [r7, #16]
 800f3f4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800f3f8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800f3fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800f3fe:	683b      	ldr	r3, [r7, #0]
 800f400:	68da      	ldr	r2, [r3, #12]
 800f402:	683b      	ldr	r3, [r7, #0]
 800f404:	69db      	ldr	r3, [r3, #28]
 800f406:	021b      	lsls	r3, r3, #8
 800f408:	4313      	orrs	r3, r2
 800f40a:	693a      	ldr	r2, [r7, #16]
 800f40c:	4313      	orrs	r3, r2
 800f40e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800f410:	683b      	ldr	r3, [r7, #0]
 800f412:	691b      	ldr	r3, [r3, #16]
 800f414:	011a      	lsls	r2, r3, #4
 800f416:	683b      	ldr	r3, [r7, #0]
 800f418:	6a1b      	ldr	r3, [r3, #32]
 800f41a:	031b      	lsls	r3, r3, #12
 800f41c:	4313      	orrs	r3, r2
 800f41e:	693a      	ldr	r2, [r7, #16]
 800f420:	4313      	orrs	r3, r2
 800f422:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800f424:	68fb      	ldr	r3, [r7, #12]
 800f426:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800f42a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800f42c:	68fb      	ldr	r3, [r7, #12]
 800f42e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800f432:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800f434:	683b      	ldr	r3, [r7, #0]
 800f436:	685a      	ldr	r2, [r3, #4]
 800f438:	683b      	ldr	r3, [r7, #0]
 800f43a:	695b      	ldr	r3, [r3, #20]
 800f43c:	011b      	lsls	r3, r3, #4
 800f43e:	4313      	orrs	r3, r2
 800f440:	68fa      	ldr	r2, [r7, #12]
 800f442:	4313      	orrs	r3, r2
 800f444:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	681b      	ldr	r3, [r3, #0]
 800f44a:	697a      	ldr	r2, [r7, #20]
 800f44c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	693a      	ldr	r2, [r7, #16]
 800f454:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	681b      	ldr	r3, [r3, #0]
 800f45a:	68fa      	ldr	r2, [r7, #12]
 800f45c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	2201      	movs	r2, #1
 800f462:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	2201      	movs	r2, #1
 800f46a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	2201      	movs	r2, #1
 800f472:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	2201      	movs	r2, #1
 800f47a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	2201      	movs	r2, #1
 800f482:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	2201      	movs	r2, #1
 800f48a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800f48e:	2300      	movs	r3, #0
}
 800f490:	4618      	mov	r0, r3
 800f492:	3718      	adds	r7, #24
 800f494:	46bd      	mov	sp, r7
 800f496:	bd80      	pop	{r7, pc}

0800f498 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800f498:	b480      	push	{r7}
 800f49a:	b085      	sub	sp, #20
 800f49c:	af00      	add	r7, sp, #0
 800f49e:	6078      	str	r0, [r7, #4]
 800f4a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	681b      	ldr	r3, [r3, #0]
 800f4a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	4a4c      	ldr	r2, [pc, #304]	@ (800f5dc <TIM_Base_SetConfig+0x144>)
 800f4ac:	4293      	cmp	r3, r2
 800f4ae:	d017      	beq.n	800f4e0 <TIM_Base_SetConfig+0x48>
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f4b6:	d013      	beq.n	800f4e0 <TIM_Base_SetConfig+0x48>
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	4a49      	ldr	r2, [pc, #292]	@ (800f5e0 <TIM_Base_SetConfig+0x148>)
 800f4bc:	4293      	cmp	r3, r2
 800f4be:	d00f      	beq.n	800f4e0 <TIM_Base_SetConfig+0x48>
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	4a48      	ldr	r2, [pc, #288]	@ (800f5e4 <TIM_Base_SetConfig+0x14c>)
 800f4c4:	4293      	cmp	r3, r2
 800f4c6:	d00b      	beq.n	800f4e0 <TIM_Base_SetConfig+0x48>
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	4a47      	ldr	r2, [pc, #284]	@ (800f5e8 <TIM_Base_SetConfig+0x150>)
 800f4cc:	4293      	cmp	r3, r2
 800f4ce:	d007      	beq.n	800f4e0 <TIM_Base_SetConfig+0x48>
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	4a46      	ldr	r2, [pc, #280]	@ (800f5ec <TIM_Base_SetConfig+0x154>)
 800f4d4:	4293      	cmp	r3, r2
 800f4d6:	d003      	beq.n	800f4e0 <TIM_Base_SetConfig+0x48>
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	4a45      	ldr	r2, [pc, #276]	@ (800f5f0 <TIM_Base_SetConfig+0x158>)
 800f4dc:	4293      	cmp	r3, r2
 800f4de:	d108      	bne.n	800f4f2 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f4e0:	68fb      	ldr	r3, [r7, #12]
 800f4e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f4e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f4e8:	683b      	ldr	r3, [r7, #0]
 800f4ea:	685b      	ldr	r3, [r3, #4]
 800f4ec:	68fa      	ldr	r2, [r7, #12]
 800f4ee:	4313      	orrs	r3, r2
 800f4f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f4f2:	687b      	ldr	r3, [r7, #4]
 800f4f4:	4a39      	ldr	r2, [pc, #228]	@ (800f5dc <TIM_Base_SetConfig+0x144>)
 800f4f6:	4293      	cmp	r3, r2
 800f4f8:	d023      	beq.n	800f542 <TIM_Base_SetConfig+0xaa>
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f500:	d01f      	beq.n	800f542 <TIM_Base_SetConfig+0xaa>
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	4a36      	ldr	r2, [pc, #216]	@ (800f5e0 <TIM_Base_SetConfig+0x148>)
 800f506:	4293      	cmp	r3, r2
 800f508:	d01b      	beq.n	800f542 <TIM_Base_SetConfig+0xaa>
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	4a35      	ldr	r2, [pc, #212]	@ (800f5e4 <TIM_Base_SetConfig+0x14c>)
 800f50e:	4293      	cmp	r3, r2
 800f510:	d017      	beq.n	800f542 <TIM_Base_SetConfig+0xaa>
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	4a34      	ldr	r2, [pc, #208]	@ (800f5e8 <TIM_Base_SetConfig+0x150>)
 800f516:	4293      	cmp	r3, r2
 800f518:	d013      	beq.n	800f542 <TIM_Base_SetConfig+0xaa>
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	4a33      	ldr	r2, [pc, #204]	@ (800f5ec <TIM_Base_SetConfig+0x154>)
 800f51e:	4293      	cmp	r3, r2
 800f520:	d00f      	beq.n	800f542 <TIM_Base_SetConfig+0xaa>
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	4a33      	ldr	r2, [pc, #204]	@ (800f5f4 <TIM_Base_SetConfig+0x15c>)
 800f526:	4293      	cmp	r3, r2
 800f528:	d00b      	beq.n	800f542 <TIM_Base_SetConfig+0xaa>
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	4a32      	ldr	r2, [pc, #200]	@ (800f5f8 <TIM_Base_SetConfig+0x160>)
 800f52e:	4293      	cmp	r3, r2
 800f530:	d007      	beq.n	800f542 <TIM_Base_SetConfig+0xaa>
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	4a31      	ldr	r2, [pc, #196]	@ (800f5fc <TIM_Base_SetConfig+0x164>)
 800f536:	4293      	cmp	r3, r2
 800f538:	d003      	beq.n	800f542 <TIM_Base_SetConfig+0xaa>
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	4a2c      	ldr	r2, [pc, #176]	@ (800f5f0 <TIM_Base_SetConfig+0x158>)
 800f53e:	4293      	cmp	r3, r2
 800f540:	d108      	bne.n	800f554 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f542:	68fb      	ldr	r3, [r7, #12]
 800f544:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f548:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f54a:	683b      	ldr	r3, [r7, #0]
 800f54c:	68db      	ldr	r3, [r3, #12]
 800f54e:	68fa      	ldr	r2, [r7, #12]
 800f550:	4313      	orrs	r3, r2
 800f552:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f554:	68fb      	ldr	r3, [r7, #12]
 800f556:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800f55a:	683b      	ldr	r3, [r7, #0]
 800f55c:	695b      	ldr	r3, [r3, #20]
 800f55e:	4313      	orrs	r3, r2
 800f560:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	68fa      	ldr	r2, [r7, #12]
 800f566:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f568:	683b      	ldr	r3, [r7, #0]
 800f56a:	689a      	ldr	r2, [r3, #8]
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f570:	683b      	ldr	r3, [r7, #0]
 800f572:	681a      	ldr	r2, [r3, #0]
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f578:	687b      	ldr	r3, [r7, #4]
 800f57a:	4a18      	ldr	r2, [pc, #96]	@ (800f5dc <TIM_Base_SetConfig+0x144>)
 800f57c:	4293      	cmp	r3, r2
 800f57e:	d013      	beq.n	800f5a8 <TIM_Base_SetConfig+0x110>
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	4a1a      	ldr	r2, [pc, #104]	@ (800f5ec <TIM_Base_SetConfig+0x154>)
 800f584:	4293      	cmp	r3, r2
 800f586:	d00f      	beq.n	800f5a8 <TIM_Base_SetConfig+0x110>
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	4a1a      	ldr	r2, [pc, #104]	@ (800f5f4 <TIM_Base_SetConfig+0x15c>)
 800f58c:	4293      	cmp	r3, r2
 800f58e:	d00b      	beq.n	800f5a8 <TIM_Base_SetConfig+0x110>
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	4a19      	ldr	r2, [pc, #100]	@ (800f5f8 <TIM_Base_SetConfig+0x160>)
 800f594:	4293      	cmp	r3, r2
 800f596:	d007      	beq.n	800f5a8 <TIM_Base_SetConfig+0x110>
 800f598:	687b      	ldr	r3, [r7, #4]
 800f59a:	4a18      	ldr	r2, [pc, #96]	@ (800f5fc <TIM_Base_SetConfig+0x164>)
 800f59c:	4293      	cmp	r3, r2
 800f59e:	d003      	beq.n	800f5a8 <TIM_Base_SetConfig+0x110>
 800f5a0:	687b      	ldr	r3, [r7, #4]
 800f5a2:	4a13      	ldr	r2, [pc, #76]	@ (800f5f0 <TIM_Base_SetConfig+0x158>)
 800f5a4:	4293      	cmp	r3, r2
 800f5a6:	d103      	bne.n	800f5b0 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f5a8:	683b      	ldr	r3, [r7, #0]
 800f5aa:	691a      	ldr	r2, [r3, #16]
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	2201      	movs	r2, #1
 800f5b4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	691b      	ldr	r3, [r3, #16]
 800f5ba:	f003 0301 	and.w	r3, r3, #1
 800f5be:	2b01      	cmp	r3, #1
 800f5c0:	d105      	bne.n	800f5ce <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800f5c2:	687b      	ldr	r3, [r7, #4]
 800f5c4:	691b      	ldr	r3, [r3, #16]
 800f5c6:	f023 0201 	bic.w	r2, r3, #1
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	611a      	str	r2, [r3, #16]
  }
}
 800f5ce:	bf00      	nop
 800f5d0:	3714      	adds	r7, #20
 800f5d2:	46bd      	mov	sp, r7
 800f5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5d8:	4770      	bx	lr
 800f5da:	bf00      	nop
 800f5dc:	40012c00 	.word	0x40012c00
 800f5e0:	40000400 	.word	0x40000400
 800f5e4:	40000800 	.word	0x40000800
 800f5e8:	40000c00 	.word	0x40000c00
 800f5ec:	40013400 	.word	0x40013400
 800f5f0:	40015000 	.word	0x40015000
 800f5f4:	40014000 	.word	0x40014000
 800f5f8:	40014400 	.word	0x40014400
 800f5fc:	40014800 	.word	0x40014800

0800f600 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f600:	b480      	push	{r7}
 800f602:	b085      	sub	sp, #20
 800f604:	af00      	add	r7, sp, #0
 800f606:	6078      	str	r0, [r7, #4]
 800f608:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f60a:	687b      	ldr	r3, [r7, #4]
 800f60c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f610:	2b01      	cmp	r3, #1
 800f612:	d101      	bne.n	800f618 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f614:	2302      	movs	r3, #2
 800f616:	e074      	b.n	800f702 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	2201      	movs	r2, #1
 800f61c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f620:	687b      	ldr	r3, [r7, #4]
 800f622:	2202      	movs	r2, #2
 800f624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	681b      	ldr	r3, [r3, #0]
 800f62c:	685b      	ldr	r3, [r3, #4]
 800f62e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	681b      	ldr	r3, [r3, #0]
 800f634:	689b      	ldr	r3, [r3, #8]
 800f636:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	681b      	ldr	r3, [r3, #0]
 800f63c:	4a34      	ldr	r2, [pc, #208]	@ (800f710 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800f63e:	4293      	cmp	r3, r2
 800f640:	d009      	beq.n	800f656 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	681b      	ldr	r3, [r3, #0]
 800f646:	4a33      	ldr	r2, [pc, #204]	@ (800f714 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800f648:	4293      	cmp	r3, r2
 800f64a:	d004      	beq.n	800f656 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	681b      	ldr	r3, [r3, #0]
 800f650:	4a31      	ldr	r2, [pc, #196]	@ (800f718 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800f652:	4293      	cmp	r3, r2
 800f654:	d108      	bne.n	800f668 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800f656:	68fb      	ldr	r3, [r7, #12]
 800f658:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800f65c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800f65e:	683b      	ldr	r3, [r7, #0]
 800f660:	685b      	ldr	r3, [r3, #4]
 800f662:	68fa      	ldr	r2, [r7, #12]
 800f664:	4313      	orrs	r3, r2
 800f666:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f668:	68fb      	ldr	r3, [r7, #12]
 800f66a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800f66e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f672:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f674:	683b      	ldr	r3, [r7, #0]
 800f676:	681b      	ldr	r3, [r3, #0]
 800f678:	68fa      	ldr	r2, [r7, #12]
 800f67a:	4313      	orrs	r3, r2
 800f67c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	681b      	ldr	r3, [r3, #0]
 800f682:	68fa      	ldr	r2, [r7, #12]
 800f684:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	681b      	ldr	r3, [r3, #0]
 800f68a:	4a21      	ldr	r2, [pc, #132]	@ (800f710 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800f68c:	4293      	cmp	r3, r2
 800f68e:	d022      	beq.n	800f6d6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	681b      	ldr	r3, [r3, #0]
 800f694:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f698:	d01d      	beq.n	800f6d6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	681b      	ldr	r3, [r3, #0]
 800f69e:	4a1f      	ldr	r2, [pc, #124]	@ (800f71c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800f6a0:	4293      	cmp	r3, r2
 800f6a2:	d018      	beq.n	800f6d6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	681b      	ldr	r3, [r3, #0]
 800f6a8:	4a1d      	ldr	r2, [pc, #116]	@ (800f720 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800f6aa:	4293      	cmp	r3, r2
 800f6ac:	d013      	beq.n	800f6d6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	681b      	ldr	r3, [r3, #0]
 800f6b2:	4a1c      	ldr	r2, [pc, #112]	@ (800f724 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800f6b4:	4293      	cmp	r3, r2
 800f6b6:	d00e      	beq.n	800f6d6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	681b      	ldr	r3, [r3, #0]
 800f6bc:	4a15      	ldr	r2, [pc, #84]	@ (800f714 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800f6be:	4293      	cmp	r3, r2
 800f6c0:	d009      	beq.n	800f6d6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	681b      	ldr	r3, [r3, #0]
 800f6c6:	4a18      	ldr	r2, [pc, #96]	@ (800f728 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800f6c8:	4293      	cmp	r3, r2
 800f6ca:	d004      	beq.n	800f6d6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	681b      	ldr	r3, [r3, #0]
 800f6d0:	4a11      	ldr	r2, [pc, #68]	@ (800f718 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800f6d2:	4293      	cmp	r3, r2
 800f6d4:	d10c      	bne.n	800f6f0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f6d6:	68bb      	ldr	r3, [r7, #8]
 800f6d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f6dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f6de:	683b      	ldr	r3, [r7, #0]
 800f6e0:	689b      	ldr	r3, [r3, #8]
 800f6e2:	68ba      	ldr	r2, [r7, #8]
 800f6e4:	4313      	orrs	r3, r2
 800f6e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	681b      	ldr	r3, [r3, #0]
 800f6ec:	68ba      	ldr	r2, [r7, #8]
 800f6ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	2201      	movs	r2, #1
 800f6f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	2200      	movs	r2, #0
 800f6fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f700:	2300      	movs	r3, #0
}
 800f702:	4618      	mov	r0, r3
 800f704:	3714      	adds	r7, #20
 800f706:	46bd      	mov	sp, r7
 800f708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f70c:	4770      	bx	lr
 800f70e:	bf00      	nop
 800f710:	40012c00 	.word	0x40012c00
 800f714:	40013400 	.word	0x40013400
 800f718:	40015000 	.word	0x40015000
 800f71c:	40000400 	.word	0x40000400
 800f720:	40000800 	.word	0x40000800
 800f724:	40000c00 	.word	0x40000c00
 800f728:	40014000 	.word	0x40014000

0800f72c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f72c:	b580      	push	{r7, lr}
 800f72e:	b082      	sub	sp, #8
 800f730:	af00      	add	r7, sp, #0
 800f732:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	2b00      	cmp	r3, #0
 800f738:	d101      	bne.n	800f73e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f73a:	2301      	movs	r3, #1
 800f73c:	e042      	b.n	800f7c4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f744:	2b00      	cmp	r3, #0
 800f746:	d106      	bne.n	800f756 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	2200      	movs	r2, #0
 800f74c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f750:	6878      	ldr	r0, [r7, #4]
 800f752:	f7fa fe9d 	bl	800a490 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f756:	687b      	ldr	r3, [r7, #4]
 800f758:	2224      	movs	r2, #36	@ 0x24
 800f75a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	681b      	ldr	r3, [r3, #0]
 800f762:	681a      	ldr	r2, [r3, #0]
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	681b      	ldr	r3, [r3, #0]
 800f768:	f022 0201 	bic.w	r2, r2, #1
 800f76c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f772:	2b00      	cmp	r3, #0
 800f774:	d002      	beq.n	800f77c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800f776:	6878      	ldr	r0, [r7, #4]
 800f778:	f000 fe68 	bl	801044c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f77c:	6878      	ldr	r0, [r7, #4]
 800f77e:	f000 fb69 	bl	800fe54 <UART_SetConfig>
 800f782:	4603      	mov	r3, r0
 800f784:	2b01      	cmp	r3, #1
 800f786:	d101      	bne.n	800f78c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800f788:	2301      	movs	r3, #1
 800f78a:	e01b      	b.n	800f7c4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	681b      	ldr	r3, [r3, #0]
 800f790:	685a      	ldr	r2, [r3, #4]
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	681b      	ldr	r3, [r3, #0]
 800f796:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800f79a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	681b      	ldr	r3, [r3, #0]
 800f7a0:	689a      	ldr	r2, [r3, #8]
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	681b      	ldr	r3, [r3, #0]
 800f7a6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800f7aa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	681b      	ldr	r3, [r3, #0]
 800f7b0:	681a      	ldr	r2, [r3, #0]
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	681b      	ldr	r3, [r3, #0]
 800f7b6:	f042 0201 	orr.w	r2, r2, #1
 800f7ba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800f7bc:	6878      	ldr	r0, [r7, #4]
 800f7be:	f000 fee7 	bl	8010590 <UART_CheckIdleState>
 800f7c2:	4603      	mov	r3, r0
}
 800f7c4:	4618      	mov	r0, r3
 800f7c6:	3708      	adds	r7, #8
 800f7c8:	46bd      	mov	sp, r7
 800f7ca:	bd80      	pop	{r7, pc}

0800f7cc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f7cc:	b580      	push	{r7, lr}
 800f7ce:	b0ba      	sub	sp, #232	@ 0xe8
 800f7d0:	af00      	add	r7, sp, #0
 800f7d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	681b      	ldr	r3, [r3, #0]
 800f7d8:	69db      	ldr	r3, [r3, #28]
 800f7da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	681b      	ldr	r3, [r3, #0]
 800f7e2:	681b      	ldr	r3, [r3, #0]
 800f7e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	681b      	ldr	r3, [r3, #0]
 800f7ec:	689b      	ldr	r3, [r3, #8]
 800f7ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800f7f2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800f7f6:	f640 030f 	movw	r3, #2063	@ 0x80f
 800f7fa:	4013      	ands	r3, r2
 800f7fc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800f800:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f804:	2b00      	cmp	r3, #0
 800f806:	d11b      	bne.n	800f840 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f808:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f80c:	f003 0320 	and.w	r3, r3, #32
 800f810:	2b00      	cmp	r3, #0
 800f812:	d015      	beq.n	800f840 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f814:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f818:	f003 0320 	and.w	r3, r3, #32
 800f81c:	2b00      	cmp	r3, #0
 800f81e:	d105      	bne.n	800f82c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f820:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f824:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f828:	2b00      	cmp	r3, #0
 800f82a:	d009      	beq.n	800f840 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f830:	2b00      	cmp	r3, #0
 800f832:	f000 82e3 	beq.w	800fdfc <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f83a:	6878      	ldr	r0, [r7, #4]
 800f83c:	4798      	blx	r3
      }
      return;
 800f83e:	e2dd      	b.n	800fdfc <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800f840:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f844:	2b00      	cmp	r3, #0
 800f846:	f000 8123 	beq.w	800fa90 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800f84a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f84e:	4b8d      	ldr	r3, [pc, #564]	@ (800fa84 <HAL_UART_IRQHandler+0x2b8>)
 800f850:	4013      	ands	r3, r2
 800f852:	2b00      	cmp	r3, #0
 800f854:	d106      	bne.n	800f864 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800f856:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800f85a:	4b8b      	ldr	r3, [pc, #556]	@ (800fa88 <HAL_UART_IRQHandler+0x2bc>)
 800f85c:	4013      	ands	r3, r2
 800f85e:	2b00      	cmp	r3, #0
 800f860:	f000 8116 	beq.w	800fa90 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f864:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f868:	f003 0301 	and.w	r3, r3, #1
 800f86c:	2b00      	cmp	r3, #0
 800f86e:	d011      	beq.n	800f894 <HAL_UART_IRQHandler+0xc8>
 800f870:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f874:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f878:	2b00      	cmp	r3, #0
 800f87a:	d00b      	beq.n	800f894 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	681b      	ldr	r3, [r3, #0]
 800f880:	2201      	movs	r2, #1
 800f882:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f884:	687b      	ldr	r3, [r7, #4]
 800f886:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f88a:	f043 0201 	orr.w	r2, r3, #1
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f894:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f898:	f003 0302 	and.w	r3, r3, #2
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	d011      	beq.n	800f8c4 <HAL_UART_IRQHandler+0xf8>
 800f8a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f8a4:	f003 0301 	and.w	r3, r3, #1
 800f8a8:	2b00      	cmp	r3, #0
 800f8aa:	d00b      	beq.n	800f8c4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	681b      	ldr	r3, [r3, #0]
 800f8b0:	2202      	movs	r2, #2
 800f8b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f8ba:	f043 0204 	orr.w	r2, r3, #4
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f8c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f8c8:	f003 0304 	and.w	r3, r3, #4
 800f8cc:	2b00      	cmp	r3, #0
 800f8ce:	d011      	beq.n	800f8f4 <HAL_UART_IRQHandler+0x128>
 800f8d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f8d4:	f003 0301 	and.w	r3, r3, #1
 800f8d8:	2b00      	cmp	r3, #0
 800f8da:	d00b      	beq.n	800f8f4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	681b      	ldr	r3, [r3, #0]
 800f8e0:	2204      	movs	r2, #4
 800f8e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f8ea:	f043 0202 	orr.w	r2, r3, #2
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800f8f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f8f8:	f003 0308 	and.w	r3, r3, #8
 800f8fc:	2b00      	cmp	r3, #0
 800f8fe:	d017      	beq.n	800f930 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f900:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f904:	f003 0320 	and.w	r3, r3, #32
 800f908:	2b00      	cmp	r3, #0
 800f90a:	d105      	bne.n	800f918 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800f90c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f910:	4b5c      	ldr	r3, [pc, #368]	@ (800fa84 <HAL_UART_IRQHandler+0x2b8>)
 800f912:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f914:	2b00      	cmp	r3, #0
 800f916:	d00b      	beq.n	800f930 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	681b      	ldr	r3, [r3, #0]
 800f91c:	2208      	movs	r2, #8
 800f91e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f926:	f043 0208 	orr.w	r2, r3, #8
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800f930:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f934:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f938:	2b00      	cmp	r3, #0
 800f93a:	d012      	beq.n	800f962 <HAL_UART_IRQHandler+0x196>
 800f93c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f940:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800f944:	2b00      	cmp	r3, #0
 800f946:	d00c      	beq.n	800f962 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	681b      	ldr	r3, [r3, #0]
 800f94c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f950:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800f952:	687b      	ldr	r3, [r7, #4]
 800f954:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f958:	f043 0220 	orr.w	r2, r3, #32
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f962:	687b      	ldr	r3, [r7, #4]
 800f964:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f968:	2b00      	cmp	r3, #0
 800f96a:	f000 8249 	beq.w	800fe00 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f96e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f972:	f003 0320 	and.w	r3, r3, #32
 800f976:	2b00      	cmp	r3, #0
 800f978:	d013      	beq.n	800f9a2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f97a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f97e:	f003 0320 	and.w	r3, r3, #32
 800f982:	2b00      	cmp	r3, #0
 800f984:	d105      	bne.n	800f992 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f986:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f98a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f98e:	2b00      	cmp	r3, #0
 800f990:	d007      	beq.n	800f9a2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800f992:	687b      	ldr	r3, [r7, #4]
 800f994:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f996:	2b00      	cmp	r3, #0
 800f998:	d003      	beq.n	800f9a2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f99e:	6878      	ldr	r0, [r7, #4]
 800f9a0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f9a8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	681b      	ldr	r3, [r3, #0]
 800f9b0:	689b      	ldr	r3, [r3, #8]
 800f9b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f9b6:	2b40      	cmp	r3, #64	@ 0x40
 800f9b8:	d005      	beq.n	800f9c6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800f9ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f9be:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f9c2:	2b00      	cmp	r3, #0
 800f9c4:	d054      	beq.n	800fa70 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f9c6:	6878      	ldr	r0, [r7, #4]
 800f9c8:	f000 fef9 	bl	80107be <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	681b      	ldr	r3, [r3, #0]
 800f9d0:	689b      	ldr	r3, [r3, #8]
 800f9d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f9d6:	2b40      	cmp	r3, #64	@ 0x40
 800f9d8:	d146      	bne.n	800fa68 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	681b      	ldr	r3, [r3, #0]
 800f9de:	3308      	adds	r3, #8
 800f9e0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f9e8:	e853 3f00 	ldrex	r3, [r3]
 800f9ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800f9f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f9f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f9f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	681b      	ldr	r3, [r3, #0]
 800fa00:	3308      	adds	r3, #8
 800fa02:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800fa06:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800fa0a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa0e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800fa12:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800fa16:	e841 2300 	strex	r3, r2, [r1]
 800fa1a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800fa1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800fa22:	2b00      	cmp	r3, #0
 800fa24:	d1d9      	bne.n	800f9da <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800fa26:	687b      	ldr	r3, [r7, #4]
 800fa28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	d017      	beq.n	800fa60 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fa36:	4a15      	ldr	r2, [pc, #84]	@ (800fa8c <HAL_UART_IRQHandler+0x2c0>)
 800fa38:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fa40:	4618      	mov	r0, r3
 800fa42:	f7fb f8e2 	bl	800ac0a <HAL_DMA_Abort_IT>
 800fa46:	4603      	mov	r3, r0
 800fa48:	2b00      	cmp	r3, #0
 800fa4a:	d019      	beq.n	800fa80 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fa52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fa54:	687a      	ldr	r2, [r7, #4]
 800fa56:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800fa5a:	4610      	mov	r0, r2
 800fa5c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fa5e:	e00f      	b.n	800fa80 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800fa60:	6878      	ldr	r0, [r7, #4]
 800fa62:	f000 f9e1 	bl	800fe28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fa66:	e00b      	b.n	800fa80 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800fa68:	6878      	ldr	r0, [r7, #4]
 800fa6a:	f000 f9dd 	bl	800fe28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fa6e:	e007      	b.n	800fa80 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800fa70:	6878      	ldr	r0, [r7, #4]
 800fa72:	f000 f9d9 	bl	800fe28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	2200      	movs	r2, #0
 800fa7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800fa7e:	e1bf      	b.n	800fe00 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fa80:	bf00      	nop
    return;
 800fa82:	e1bd      	b.n	800fe00 <HAL_UART_IRQHandler+0x634>
 800fa84:	10000001 	.word	0x10000001
 800fa88:	04000120 	.word	0x04000120
 800fa8c:	0801088b 	.word	0x0801088b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fa90:	687b      	ldr	r3, [r7, #4]
 800fa92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fa94:	2b01      	cmp	r3, #1
 800fa96:	f040 8153 	bne.w	800fd40 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800fa9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fa9e:	f003 0310 	and.w	r3, r3, #16
 800faa2:	2b00      	cmp	r3, #0
 800faa4:	f000 814c 	beq.w	800fd40 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800faa8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800faac:	f003 0310 	and.w	r3, r3, #16
 800fab0:	2b00      	cmp	r3, #0
 800fab2:	f000 8145 	beq.w	800fd40 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	681b      	ldr	r3, [r3, #0]
 800faba:	2210      	movs	r2, #16
 800fabc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	681b      	ldr	r3, [r3, #0]
 800fac2:	689b      	ldr	r3, [r3, #8]
 800fac4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fac8:	2b40      	cmp	r3, #64	@ 0x40
 800faca:	f040 80bb 	bne.w	800fc44 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800face:	687b      	ldr	r3, [r7, #4]
 800fad0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fad4:	681b      	ldr	r3, [r3, #0]
 800fad6:	685b      	ldr	r3, [r3, #4]
 800fad8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800fadc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800fae0:	2b00      	cmp	r3, #0
 800fae2:	f000 818f 	beq.w	800fe04 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800faec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800faf0:	429a      	cmp	r2, r3
 800faf2:	f080 8187 	bcs.w	800fe04 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800faf6:	687b      	ldr	r3, [r7, #4]
 800faf8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fafc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb06:	681b      	ldr	r3, [r3, #0]
 800fb08:	681b      	ldr	r3, [r3, #0]
 800fb0a:	f003 0320 	and.w	r3, r3, #32
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	f040 8087 	bne.w	800fc22 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	681b      	ldr	r3, [r3, #0]
 800fb18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb1c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800fb20:	e853 3f00 	ldrex	r3, [r3]
 800fb24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800fb28:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800fb2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fb30:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	681b      	ldr	r3, [r3, #0]
 800fb38:	461a      	mov	r2, r3
 800fb3a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800fb3e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800fb42:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb46:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800fb4a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800fb4e:	e841 2300 	strex	r3, r2, [r1]
 800fb52:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800fb56:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fb5a:	2b00      	cmp	r3, #0
 800fb5c:	d1da      	bne.n	800fb14 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	681b      	ldr	r3, [r3, #0]
 800fb62:	3308      	adds	r3, #8
 800fb64:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800fb68:	e853 3f00 	ldrex	r3, [r3]
 800fb6c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800fb6e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800fb70:	f023 0301 	bic.w	r3, r3, #1
 800fb74:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	681b      	ldr	r3, [r3, #0]
 800fb7c:	3308      	adds	r3, #8
 800fb7e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800fb82:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800fb86:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb88:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800fb8a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800fb8e:	e841 2300 	strex	r3, r2, [r1]
 800fb92:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800fb94:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fb96:	2b00      	cmp	r3, #0
 800fb98:	d1e1      	bne.n	800fb5e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	681b      	ldr	r3, [r3, #0]
 800fb9e:	3308      	adds	r3, #8
 800fba0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fba2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fba4:	e853 3f00 	ldrex	r3, [r3]
 800fba8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800fbaa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fbac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fbb0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	681b      	ldr	r3, [r3, #0]
 800fbb8:	3308      	adds	r3, #8
 800fbba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800fbbe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800fbc0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbc2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800fbc4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800fbc6:	e841 2300 	strex	r3, r2, [r1]
 800fbca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800fbcc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fbce:	2b00      	cmp	r3, #0
 800fbd0:	d1e3      	bne.n	800fb9a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	2220      	movs	r2, #32
 800fbd6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	2200      	movs	r2, #0
 800fbde:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	681b      	ldr	r3, [r3, #0]
 800fbe4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbe6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fbe8:	e853 3f00 	ldrex	r3, [r3]
 800fbec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800fbee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fbf0:	f023 0310 	bic.w	r3, r3, #16
 800fbf4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	681b      	ldr	r3, [r3, #0]
 800fbfc:	461a      	mov	r2, r3
 800fbfe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fc02:	65bb      	str	r3, [r7, #88]	@ 0x58
 800fc04:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc06:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800fc08:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fc0a:	e841 2300 	strex	r3, r2, [r1]
 800fc0e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800fc10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fc12:	2b00      	cmp	r3, #0
 800fc14:	d1e4      	bne.n	800fbe0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800fc16:	687b      	ldr	r3, [r7, #4]
 800fc18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fc1c:	4618      	mov	r0, r3
 800fc1e:	f7fa ff9b 	bl	800ab58 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fc22:	687b      	ldr	r3, [r7, #4]
 800fc24:	2202      	movs	r2, #2
 800fc26:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800fc28:	687b      	ldr	r3, [r7, #4]
 800fc2a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fc34:	b29b      	uxth	r3, r3
 800fc36:	1ad3      	subs	r3, r2, r3
 800fc38:	b29b      	uxth	r3, r3
 800fc3a:	4619      	mov	r1, r3
 800fc3c:	6878      	ldr	r0, [r7, #4]
 800fc3e:	f000 f8fd 	bl	800fe3c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800fc42:	e0df      	b.n	800fe04 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fc50:	b29b      	uxth	r3, r3
 800fc52:	1ad3      	subs	r3, r2, r3
 800fc54:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fc5e:	b29b      	uxth	r3, r3
 800fc60:	2b00      	cmp	r3, #0
 800fc62:	f000 80d1 	beq.w	800fe08 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 800fc66:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800fc6a:	2b00      	cmp	r3, #0
 800fc6c:	f000 80cc 	beq.w	800fe08 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	681b      	ldr	r3, [r3, #0]
 800fc74:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc78:	e853 3f00 	ldrex	r3, [r3]
 800fc7c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fc7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fc80:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fc84:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	681b      	ldr	r3, [r3, #0]
 800fc8c:	461a      	mov	r2, r3
 800fc8e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800fc92:	647b      	str	r3, [r7, #68]	@ 0x44
 800fc94:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc96:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fc98:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fc9a:	e841 2300 	strex	r3, r2, [r1]
 800fc9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fca0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fca2:	2b00      	cmp	r3, #0
 800fca4:	d1e4      	bne.n	800fc70 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fca6:	687b      	ldr	r3, [r7, #4]
 800fca8:	681b      	ldr	r3, [r3, #0]
 800fcaa:	3308      	adds	r3, #8
 800fcac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fcae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fcb0:	e853 3f00 	ldrex	r3, [r3]
 800fcb4:	623b      	str	r3, [r7, #32]
   return(result);
 800fcb6:	6a3b      	ldr	r3, [r7, #32]
 800fcb8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800fcbc:	f023 0301 	bic.w	r3, r3, #1
 800fcc0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800fcc4:	687b      	ldr	r3, [r7, #4]
 800fcc6:	681b      	ldr	r3, [r3, #0]
 800fcc8:	3308      	adds	r3, #8
 800fcca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800fcce:	633a      	str	r2, [r7, #48]	@ 0x30
 800fcd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcd2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fcd4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fcd6:	e841 2300 	strex	r3, r2, [r1]
 800fcda:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fcdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fcde:	2b00      	cmp	r3, #0
 800fce0:	d1e1      	bne.n	800fca6 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	2220      	movs	r2, #32
 800fce6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fcea:	687b      	ldr	r3, [r7, #4]
 800fcec:	2200      	movs	r2, #0
 800fcee:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	2200      	movs	r2, #0
 800fcf4:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	681b      	ldr	r3, [r3, #0]
 800fcfa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fcfc:	693b      	ldr	r3, [r7, #16]
 800fcfe:	e853 3f00 	ldrex	r3, [r3]
 800fd02:	60fb      	str	r3, [r7, #12]
   return(result);
 800fd04:	68fb      	ldr	r3, [r7, #12]
 800fd06:	f023 0310 	bic.w	r3, r3, #16
 800fd0a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	681b      	ldr	r3, [r3, #0]
 800fd12:	461a      	mov	r2, r3
 800fd14:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800fd18:	61fb      	str	r3, [r7, #28]
 800fd1a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd1c:	69b9      	ldr	r1, [r7, #24]
 800fd1e:	69fa      	ldr	r2, [r7, #28]
 800fd20:	e841 2300 	strex	r3, r2, [r1]
 800fd24:	617b      	str	r3, [r7, #20]
   return(result);
 800fd26:	697b      	ldr	r3, [r7, #20]
 800fd28:	2b00      	cmp	r3, #0
 800fd2a:	d1e4      	bne.n	800fcf6 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	2202      	movs	r2, #2
 800fd30:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800fd32:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800fd36:	4619      	mov	r1, r3
 800fd38:	6878      	ldr	r0, [r7, #4]
 800fd3a:	f000 f87f 	bl	800fe3c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800fd3e:	e063      	b.n	800fe08 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800fd40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fd44:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800fd48:	2b00      	cmp	r3, #0
 800fd4a:	d00e      	beq.n	800fd6a <HAL_UART_IRQHandler+0x59e>
 800fd4c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fd50:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800fd54:	2b00      	cmp	r3, #0
 800fd56:	d008      	beq.n	800fd6a <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	681b      	ldr	r3, [r3, #0]
 800fd5c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800fd60:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800fd62:	6878      	ldr	r0, [r7, #4]
 800fd64:	f000 fdd2 	bl	801090c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800fd68:	e051      	b.n	800fe0e <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800fd6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fd6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fd72:	2b00      	cmp	r3, #0
 800fd74:	d014      	beq.n	800fda0 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800fd76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fd7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fd7e:	2b00      	cmp	r3, #0
 800fd80:	d105      	bne.n	800fd8e <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800fd82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fd86:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fd8a:	2b00      	cmp	r3, #0
 800fd8c:	d008      	beq.n	800fda0 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 800fd8e:	687b      	ldr	r3, [r7, #4]
 800fd90:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fd92:	2b00      	cmp	r3, #0
 800fd94:	d03a      	beq.n	800fe0c <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fd9a:	6878      	ldr	r0, [r7, #4]
 800fd9c:	4798      	blx	r3
    }
    return;
 800fd9e:	e035      	b.n	800fe0c <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800fda0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fda4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fda8:	2b00      	cmp	r3, #0
 800fdaa:	d009      	beq.n	800fdc0 <HAL_UART_IRQHandler+0x5f4>
 800fdac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fdb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fdb4:	2b00      	cmp	r3, #0
 800fdb6:	d003      	beq.n	800fdc0 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 800fdb8:	6878      	ldr	r0, [r7, #4]
 800fdba:	f000 fd7c 	bl	80108b6 <UART_EndTransmit_IT>
    return;
 800fdbe:	e026      	b.n	800fe0e <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800fdc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fdc4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fdc8:	2b00      	cmp	r3, #0
 800fdca:	d009      	beq.n	800fde0 <HAL_UART_IRQHandler+0x614>
 800fdcc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fdd0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800fdd4:	2b00      	cmp	r3, #0
 800fdd6:	d003      	beq.n	800fde0 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800fdd8:	6878      	ldr	r0, [r7, #4]
 800fdda:	f000 fdab 	bl	8010934 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800fdde:	e016      	b.n	800fe0e <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800fde0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fde4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800fde8:	2b00      	cmp	r3, #0
 800fdea:	d010      	beq.n	800fe0e <HAL_UART_IRQHandler+0x642>
 800fdec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fdf0:	2b00      	cmp	r3, #0
 800fdf2:	da0c      	bge.n	800fe0e <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800fdf4:	6878      	ldr	r0, [r7, #4]
 800fdf6:	f000 fd93 	bl	8010920 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800fdfa:	e008      	b.n	800fe0e <HAL_UART_IRQHandler+0x642>
      return;
 800fdfc:	bf00      	nop
 800fdfe:	e006      	b.n	800fe0e <HAL_UART_IRQHandler+0x642>
    return;
 800fe00:	bf00      	nop
 800fe02:	e004      	b.n	800fe0e <HAL_UART_IRQHandler+0x642>
      return;
 800fe04:	bf00      	nop
 800fe06:	e002      	b.n	800fe0e <HAL_UART_IRQHandler+0x642>
      return;
 800fe08:	bf00      	nop
 800fe0a:	e000      	b.n	800fe0e <HAL_UART_IRQHandler+0x642>
    return;
 800fe0c:	bf00      	nop
  }
}
 800fe0e:	37e8      	adds	r7, #232	@ 0xe8
 800fe10:	46bd      	mov	sp, r7
 800fe12:	bd80      	pop	{r7, pc}

0800fe14 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800fe14:	b480      	push	{r7}
 800fe16:	b083      	sub	sp, #12
 800fe18:	af00      	add	r7, sp, #0
 800fe1a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800fe1c:	bf00      	nop
 800fe1e:	370c      	adds	r7, #12
 800fe20:	46bd      	mov	sp, r7
 800fe22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe26:	4770      	bx	lr

0800fe28 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800fe28:	b480      	push	{r7}
 800fe2a:	b083      	sub	sp, #12
 800fe2c:	af00      	add	r7, sp, #0
 800fe2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800fe30:	bf00      	nop
 800fe32:	370c      	adds	r7, #12
 800fe34:	46bd      	mov	sp, r7
 800fe36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe3a:	4770      	bx	lr

0800fe3c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800fe3c:	b480      	push	{r7}
 800fe3e:	b083      	sub	sp, #12
 800fe40:	af00      	add	r7, sp, #0
 800fe42:	6078      	str	r0, [r7, #4]
 800fe44:	460b      	mov	r3, r1
 800fe46:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800fe48:	bf00      	nop
 800fe4a:	370c      	adds	r7, #12
 800fe4c:	46bd      	mov	sp, r7
 800fe4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe52:	4770      	bx	lr

0800fe54 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800fe54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800fe58:	b08c      	sub	sp, #48	@ 0x30
 800fe5a:	af00      	add	r7, sp, #0
 800fe5c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800fe5e:	2300      	movs	r3, #0
 800fe60:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800fe64:	697b      	ldr	r3, [r7, #20]
 800fe66:	689a      	ldr	r2, [r3, #8]
 800fe68:	697b      	ldr	r3, [r7, #20]
 800fe6a:	691b      	ldr	r3, [r3, #16]
 800fe6c:	431a      	orrs	r2, r3
 800fe6e:	697b      	ldr	r3, [r7, #20]
 800fe70:	695b      	ldr	r3, [r3, #20]
 800fe72:	431a      	orrs	r2, r3
 800fe74:	697b      	ldr	r3, [r7, #20]
 800fe76:	69db      	ldr	r3, [r3, #28]
 800fe78:	4313      	orrs	r3, r2
 800fe7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800fe7c:	697b      	ldr	r3, [r7, #20]
 800fe7e:	681b      	ldr	r3, [r3, #0]
 800fe80:	681a      	ldr	r2, [r3, #0]
 800fe82:	4baa      	ldr	r3, [pc, #680]	@ (801012c <UART_SetConfig+0x2d8>)
 800fe84:	4013      	ands	r3, r2
 800fe86:	697a      	ldr	r2, [r7, #20]
 800fe88:	6812      	ldr	r2, [r2, #0]
 800fe8a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fe8c:	430b      	orrs	r3, r1
 800fe8e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800fe90:	697b      	ldr	r3, [r7, #20]
 800fe92:	681b      	ldr	r3, [r3, #0]
 800fe94:	685b      	ldr	r3, [r3, #4]
 800fe96:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800fe9a:	697b      	ldr	r3, [r7, #20]
 800fe9c:	68da      	ldr	r2, [r3, #12]
 800fe9e:	697b      	ldr	r3, [r7, #20]
 800fea0:	681b      	ldr	r3, [r3, #0]
 800fea2:	430a      	orrs	r2, r1
 800fea4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800fea6:	697b      	ldr	r3, [r7, #20]
 800fea8:	699b      	ldr	r3, [r3, #24]
 800feaa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800feac:	697b      	ldr	r3, [r7, #20]
 800feae:	681b      	ldr	r3, [r3, #0]
 800feb0:	4a9f      	ldr	r2, [pc, #636]	@ (8010130 <UART_SetConfig+0x2dc>)
 800feb2:	4293      	cmp	r3, r2
 800feb4:	d004      	beq.n	800fec0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800feb6:	697b      	ldr	r3, [r7, #20]
 800feb8:	6a1b      	ldr	r3, [r3, #32]
 800feba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800febc:	4313      	orrs	r3, r2
 800febe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800fec0:	697b      	ldr	r3, [r7, #20]
 800fec2:	681b      	ldr	r3, [r3, #0]
 800fec4:	689b      	ldr	r3, [r3, #8]
 800fec6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800feca:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800fece:	697a      	ldr	r2, [r7, #20]
 800fed0:	6812      	ldr	r2, [r2, #0]
 800fed2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fed4:	430b      	orrs	r3, r1
 800fed6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800fed8:	697b      	ldr	r3, [r7, #20]
 800feda:	681b      	ldr	r3, [r3, #0]
 800fedc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fede:	f023 010f 	bic.w	r1, r3, #15
 800fee2:	697b      	ldr	r3, [r7, #20]
 800fee4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fee6:	697b      	ldr	r3, [r7, #20]
 800fee8:	681b      	ldr	r3, [r3, #0]
 800feea:	430a      	orrs	r2, r1
 800feec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800feee:	697b      	ldr	r3, [r7, #20]
 800fef0:	681b      	ldr	r3, [r3, #0]
 800fef2:	4a90      	ldr	r2, [pc, #576]	@ (8010134 <UART_SetConfig+0x2e0>)
 800fef4:	4293      	cmp	r3, r2
 800fef6:	d125      	bne.n	800ff44 <UART_SetConfig+0xf0>
 800fef8:	4b8f      	ldr	r3, [pc, #572]	@ (8010138 <UART_SetConfig+0x2e4>)
 800fefa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fefe:	f003 0303 	and.w	r3, r3, #3
 800ff02:	2b03      	cmp	r3, #3
 800ff04:	d81a      	bhi.n	800ff3c <UART_SetConfig+0xe8>
 800ff06:	a201      	add	r2, pc, #4	@ (adr r2, 800ff0c <UART_SetConfig+0xb8>)
 800ff08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff0c:	0800ff1d 	.word	0x0800ff1d
 800ff10:	0800ff2d 	.word	0x0800ff2d
 800ff14:	0800ff25 	.word	0x0800ff25
 800ff18:	0800ff35 	.word	0x0800ff35
 800ff1c:	2301      	movs	r3, #1
 800ff1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff22:	e116      	b.n	8010152 <UART_SetConfig+0x2fe>
 800ff24:	2302      	movs	r3, #2
 800ff26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff2a:	e112      	b.n	8010152 <UART_SetConfig+0x2fe>
 800ff2c:	2304      	movs	r3, #4
 800ff2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff32:	e10e      	b.n	8010152 <UART_SetConfig+0x2fe>
 800ff34:	2308      	movs	r3, #8
 800ff36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff3a:	e10a      	b.n	8010152 <UART_SetConfig+0x2fe>
 800ff3c:	2310      	movs	r3, #16
 800ff3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff42:	e106      	b.n	8010152 <UART_SetConfig+0x2fe>
 800ff44:	697b      	ldr	r3, [r7, #20]
 800ff46:	681b      	ldr	r3, [r3, #0]
 800ff48:	4a7c      	ldr	r2, [pc, #496]	@ (801013c <UART_SetConfig+0x2e8>)
 800ff4a:	4293      	cmp	r3, r2
 800ff4c:	d138      	bne.n	800ffc0 <UART_SetConfig+0x16c>
 800ff4e:	4b7a      	ldr	r3, [pc, #488]	@ (8010138 <UART_SetConfig+0x2e4>)
 800ff50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ff54:	f003 030c 	and.w	r3, r3, #12
 800ff58:	2b0c      	cmp	r3, #12
 800ff5a:	d82d      	bhi.n	800ffb8 <UART_SetConfig+0x164>
 800ff5c:	a201      	add	r2, pc, #4	@ (adr r2, 800ff64 <UART_SetConfig+0x110>)
 800ff5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff62:	bf00      	nop
 800ff64:	0800ff99 	.word	0x0800ff99
 800ff68:	0800ffb9 	.word	0x0800ffb9
 800ff6c:	0800ffb9 	.word	0x0800ffb9
 800ff70:	0800ffb9 	.word	0x0800ffb9
 800ff74:	0800ffa9 	.word	0x0800ffa9
 800ff78:	0800ffb9 	.word	0x0800ffb9
 800ff7c:	0800ffb9 	.word	0x0800ffb9
 800ff80:	0800ffb9 	.word	0x0800ffb9
 800ff84:	0800ffa1 	.word	0x0800ffa1
 800ff88:	0800ffb9 	.word	0x0800ffb9
 800ff8c:	0800ffb9 	.word	0x0800ffb9
 800ff90:	0800ffb9 	.word	0x0800ffb9
 800ff94:	0800ffb1 	.word	0x0800ffb1
 800ff98:	2300      	movs	r3, #0
 800ff9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff9e:	e0d8      	b.n	8010152 <UART_SetConfig+0x2fe>
 800ffa0:	2302      	movs	r3, #2
 800ffa2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ffa6:	e0d4      	b.n	8010152 <UART_SetConfig+0x2fe>
 800ffa8:	2304      	movs	r3, #4
 800ffaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ffae:	e0d0      	b.n	8010152 <UART_SetConfig+0x2fe>
 800ffb0:	2308      	movs	r3, #8
 800ffb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ffb6:	e0cc      	b.n	8010152 <UART_SetConfig+0x2fe>
 800ffb8:	2310      	movs	r3, #16
 800ffba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ffbe:	e0c8      	b.n	8010152 <UART_SetConfig+0x2fe>
 800ffc0:	697b      	ldr	r3, [r7, #20]
 800ffc2:	681b      	ldr	r3, [r3, #0]
 800ffc4:	4a5e      	ldr	r2, [pc, #376]	@ (8010140 <UART_SetConfig+0x2ec>)
 800ffc6:	4293      	cmp	r3, r2
 800ffc8:	d125      	bne.n	8010016 <UART_SetConfig+0x1c2>
 800ffca:	4b5b      	ldr	r3, [pc, #364]	@ (8010138 <UART_SetConfig+0x2e4>)
 800ffcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ffd0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800ffd4:	2b30      	cmp	r3, #48	@ 0x30
 800ffd6:	d016      	beq.n	8010006 <UART_SetConfig+0x1b2>
 800ffd8:	2b30      	cmp	r3, #48	@ 0x30
 800ffda:	d818      	bhi.n	801000e <UART_SetConfig+0x1ba>
 800ffdc:	2b20      	cmp	r3, #32
 800ffde:	d00a      	beq.n	800fff6 <UART_SetConfig+0x1a2>
 800ffe0:	2b20      	cmp	r3, #32
 800ffe2:	d814      	bhi.n	801000e <UART_SetConfig+0x1ba>
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	d002      	beq.n	800ffee <UART_SetConfig+0x19a>
 800ffe8:	2b10      	cmp	r3, #16
 800ffea:	d008      	beq.n	800fffe <UART_SetConfig+0x1aa>
 800ffec:	e00f      	b.n	801000e <UART_SetConfig+0x1ba>
 800ffee:	2300      	movs	r3, #0
 800fff0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fff4:	e0ad      	b.n	8010152 <UART_SetConfig+0x2fe>
 800fff6:	2302      	movs	r3, #2
 800fff8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fffc:	e0a9      	b.n	8010152 <UART_SetConfig+0x2fe>
 800fffe:	2304      	movs	r3, #4
 8010000:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010004:	e0a5      	b.n	8010152 <UART_SetConfig+0x2fe>
 8010006:	2308      	movs	r3, #8
 8010008:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801000c:	e0a1      	b.n	8010152 <UART_SetConfig+0x2fe>
 801000e:	2310      	movs	r3, #16
 8010010:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010014:	e09d      	b.n	8010152 <UART_SetConfig+0x2fe>
 8010016:	697b      	ldr	r3, [r7, #20]
 8010018:	681b      	ldr	r3, [r3, #0]
 801001a:	4a4a      	ldr	r2, [pc, #296]	@ (8010144 <UART_SetConfig+0x2f0>)
 801001c:	4293      	cmp	r3, r2
 801001e:	d125      	bne.n	801006c <UART_SetConfig+0x218>
 8010020:	4b45      	ldr	r3, [pc, #276]	@ (8010138 <UART_SetConfig+0x2e4>)
 8010022:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010026:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 801002a:	2bc0      	cmp	r3, #192	@ 0xc0
 801002c:	d016      	beq.n	801005c <UART_SetConfig+0x208>
 801002e:	2bc0      	cmp	r3, #192	@ 0xc0
 8010030:	d818      	bhi.n	8010064 <UART_SetConfig+0x210>
 8010032:	2b80      	cmp	r3, #128	@ 0x80
 8010034:	d00a      	beq.n	801004c <UART_SetConfig+0x1f8>
 8010036:	2b80      	cmp	r3, #128	@ 0x80
 8010038:	d814      	bhi.n	8010064 <UART_SetConfig+0x210>
 801003a:	2b00      	cmp	r3, #0
 801003c:	d002      	beq.n	8010044 <UART_SetConfig+0x1f0>
 801003e:	2b40      	cmp	r3, #64	@ 0x40
 8010040:	d008      	beq.n	8010054 <UART_SetConfig+0x200>
 8010042:	e00f      	b.n	8010064 <UART_SetConfig+0x210>
 8010044:	2300      	movs	r3, #0
 8010046:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801004a:	e082      	b.n	8010152 <UART_SetConfig+0x2fe>
 801004c:	2302      	movs	r3, #2
 801004e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010052:	e07e      	b.n	8010152 <UART_SetConfig+0x2fe>
 8010054:	2304      	movs	r3, #4
 8010056:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801005a:	e07a      	b.n	8010152 <UART_SetConfig+0x2fe>
 801005c:	2308      	movs	r3, #8
 801005e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010062:	e076      	b.n	8010152 <UART_SetConfig+0x2fe>
 8010064:	2310      	movs	r3, #16
 8010066:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801006a:	e072      	b.n	8010152 <UART_SetConfig+0x2fe>
 801006c:	697b      	ldr	r3, [r7, #20]
 801006e:	681b      	ldr	r3, [r3, #0]
 8010070:	4a35      	ldr	r2, [pc, #212]	@ (8010148 <UART_SetConfig+0x2f4>)
 8010072:	4293      	cmp	r3, r2
 8010074:	d12a      	bne.n	80100cc <UART_SetConfig+0x278>
 8010076:	4b30      	ldr	r3, [pc, #192]	@ (8010138 <UART_SetConfig+0x2e4>)
 8010078:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801007c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8010080:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010084:	d01a      	beq.n	80100bc <UART_SetConfig+0x268>
 8010086:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801008a:	d81b      	bhi.n	80100c4 <UART_SetConfig+0x270>
 801008c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010090:	d00c      	beq.n	80100ac <UART_SetConfig+0x258>
 8010092:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010096:	d815      	bhi.n	80100c4 <UART_SetConfig+0x270>
 8010098:	2b00      	cmp	r3, #0
 801009a:	d003      	beq.n	80100a4 <UART_SetConfig+0x250>
 801009c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80100a0:	d008      	beq.n	80100b4 <UART_SetConfig+0x260>
 80100a2:	e00f      	b.n	80100c4 <UART_SetConfig+0x270>
 80100a4:	2300      	movs	r3, #0
 80100a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80100aa:	e052      	b.n	8010152 <UART_SetConfig+0x2fe>
 80100ac:	2302      	movs	r3, #2
 80100ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80100b2:	e04e      	b.n	8010152 <UART_SetConfig+0x2fe>
 80100b4:	2304      	movs	r3, #4
 80100b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80100ba:	e04a      	b.n	8010152 <UART_SetConfig+0x2fe>
 80100bc:	2308      	movs	r3, #8
 80100be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80100c2:	e046      	b.n	8010152 <UART_SetConfig+0x2fe>
 80100c4:	2310      	movs	r3, #16
 80100c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80100ca:	e042      	b.n	8010152 <UART_SetConfig+0x2fe>
 80100cc:	697b      	ldr	r3, [r7, #20]
 80100ce:	681b      	ldr	r3, [r3, #0]
 80100d0:	4a17      	ldr	r2, [pc, #92]	@ (8010130 <UART_SetConfig+0x2dc>)
 80100d2:	4293      	cmp	r3, r2
 80100d4:	d13a      	bne.n	801014c <UART_SetConfig+0x2f8>
 80100d6:	4b18      	ldr	r3, [pc, #96]	@ (8010138 <UART_SetConfig+0x2e4>)
 80100d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80100dc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80100e0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80100e4:	d01a      	beq.n	801011c <UART_SetConfig+0x2c8>
 80100e6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80100ea:	d81b      	bhi.n	8010124 <UART_SetConfig+0x2d0>
 80100ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80100f0:	d00c      	beq.n	801010c <UART_SetConfig+0x2b8>
 80100f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80100f6:	d815      	bhi.n	8010124 <UART_SetConfig+0x2d0>
 80100f8:	2b00      	cmp	r3, #0
 80100fa:	d003      	beq.n	8010104 <UART_SetConfig+0x2b0>
 80100fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010100:	d008      	beq.n	8010114 <UART_SetConfig+0x2c0>
 8010102:	e00f      	b.n	8010124 <UART_SetConfig+0x2d0>
 8010104:	2300      	movs	r3, #0
 8010106:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801010a:	e022      	b.n	8010152 <UART_SetConfig+0x2fe>
 801010c:	2302      	movs	r3, #2
 801010e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010112:	e01e      	b.n	8010152 <UART_SetConfig+0x2fe>
 8010114:	2304      	movs	r3, #4
 8010116:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801011a:	e01a      	b.n	8010152 <UART_SetConfig+0x2fe>
 801011c:	2308      	movs	r3, #8
 801011e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010122:	e016      	b.n	8010152 <UART_SetConfig+0x2fe>
 8010124:	2310      	movs	r3, #16
 8010126:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801012a:	e012      	b.n	8010152 <UART_SetConfig+0x2fe>
 801012c:	cfff69f3 	.word	0xcfff69f3
 8010130:	40008000 	.word	0x40008000
 8010134:	40013800 	.word	0x40013800
 8010138:	40021000 	.word	0x40021000
 801013c:	40004400 	.word	0x40004400
 8010140:	40004800 	.word	0x40004800
 8010144:	40004c00 	.word	0x40004c00
 8010148:	40005000 	.word	0x40005000
 801014c:	2310      	movs	r3, #16
 801014e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010152:	697b      	ldr	r3, [r7, #20]
 8010154:	681b      	ldr	r3, [r3, #0]
 8010156:	4aae      	ldr	r2, [pc, #696]	@ (8010410 <UART_SetConfig+0x5bc>)
 8010158:	4293      	cmp	r3, r2
 801015a:	f040 8097 	bne.w	801028c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801015e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010162:	2b08      	cmp	r3, #8
 8010164:	d823      	bhi.n	80101ae <UART_SetConfig+0x35a>
 8010166:	a201      	add	r2, pc, #4	@ (adr r2, 801016c <UART_SetConfig+0x318>)
 8010168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801016c:	08010191 	.word	0x08010191
 8010170:	080101af 	.word	0x080101af
 8010174:	08010199 	.word	0x08010199
 8010178:	080101af 	.word	0x080101af
 801017c:	0801019f 	.word	0x0801019f
 8010180:	080101af 	.word	0x080101af
 8010184:	080101af 	.word	0x080101af
 8010188:	080101af 	.word	0x080101af
 801018c:	080101a7 	.word	0x080101a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010190:	f7fd ff62 	bl	800e058 <HAL_RCC_GetPCLK1Freq>
 8010194:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010196:	e010      	b.n	80101ba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010198:	4b9e      	ldr	r3, [pc, #632]	@ (8010414 <UART_SetConfig+0x5c0>)
 801019a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 801019c:	e00d      	b.n	80101ba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801019e:	f7fd feed 	bl	800df7c <HAL_RCC_GetSysClockFreq>
 80101a2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80101a4:	e009      	b.n	80101ba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80101a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80101aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80101ac:	e005      	b.n	80101ba <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80101ae:	2300      	movs	r3, #0
 80101b0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80101b2:	2301      	movs	r3, #1
 80101b4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80101b8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80101ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80101bc:	2b00      	cmp	r3, #0
 80101be:	f000 8130 	beq.w	8010422 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80101c2:	697b      	ldr	r3, [r7, #20]
 80101c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80101c6:	4a94      	ldr	r2, [pc, #592]	@ (8010418 <UART_SetConfig+0x5c4>)
 80101c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80101cc:	461a      	mov	r2, r3
 80101ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80101d0:	fbb3 f3f2 	udiv	r3, r3, r2
 80101d4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80101d6:	697b      	ldr	r3, [r7, #20]
 80101d8:	685a      	ldr	r2, [r3, #4]
 80101da:	4613      	mov	r3, r2
 80101dc:	005b      	lsls	r3, r3, #1
 80101de:	4413      	add	r3, r2
 80101e0:	69ba      	ldr	r2, [r7, #24]
 80101e2:	429a      	cmp	r2, r3
 80101e4:	d305      	bcc.n	80101f2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80101e6:	697b      	ldr	r3, [r7, #20]
 80101e8:	685b      	ldr	r3, [r3, #4]
 80101ea:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80101ec:	69ba      	ldr	r2, [r7, #24]
 80101ee:	429a      	cmp	r2, r3
 80101f0:	d903      	bls.n	80101fa <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80101f2:	2301      	movs	r3, #1
 80101f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80101f8:	e113      	b.n	8010422 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80101fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80101fc:	2200      	movs	r2, #0
 80101fe:	60bb      	str	r3, [r7, #8]
 8010200:	60fa      	str	r2, [r7, #12]
 8010202:	697b      	ldr	r3, [r7, #20]
 8010204:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010206:	4a84      	ldr	r2, [pc, #528]	@ (8010418 <UART_SetConfig+0x5c4>)
 8010208:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801020c:	b29b      	uxth	r3, r3
 801020e:	2200      	movs	r2, #0
 8010210:	603b      	str	r3, [r7, #0]
 8010212:	607a      	str	r2, [r7, #4]
 8010214:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010218:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801021c:	f7f0 fd5c 	bl	8000cd8 <__aeabi_uldivmod>
 8010220:	4602      	mov	r2, r0
 8010222:	460b      	mov	r3, r1
 8010224:	4610      	mov	r0, r2
 8010226:	4619      	mov	r1, r3
 8010228:	f04f 0200 	mov.w	r2, #0
 801022c:	f04f 0300 	mov.w	r3, #0
 8010230:	020b      	lsls	r3, r1, #8
 8010232:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8010236:	0202      	lsls	r2, r0, #8
 8010238:	6979      	ldr	r1, [r7, #20]
 801023a:	6849      	ldr	r1, [r1, #4]
 801023c:	0849      	lsrs	r1, r1, #1
 801023e:	2000      	movs	r0, #0
 8010240:	460c      	mov	r4, r1
 8010242:	4605      	mov	r5, r0
 8010244:	eb12 0804 	adds.w	r8, r2, r4
 8010248:	eb43 0905 	adc.w	r9, r3, r5
 801024c:	697b      	ldr	r3, [r7, #20]
 801024e:	685b      	ldr	r3, [r3, #4]
 8010250:	2200      	movs	r2, #0
 8010252:	469a      	mov	sl, r3
 8010254:	4693      	mov	fp, r2
 8010256:	4652      	mov	r2, sl
 8010258:	465b      	mov	r3, fp
 801025a:	4640      	mov	r0, r8
 801025c:	4649      	mov	r1, r9
 801025e:	f7f0 fd3b 	bl	8000cd8 <__aeabi_uldivmod>
 8010262:	4602      	mov	r2, r0
 8010264:	460b      	mov	r3, r1
 8010266:	4613      	mov	r3, r2
 8010268:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 801026a:	6a3b      	ldr	r3, [r7, #32]
 801026c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010270:	d308      	bcc.n	8010284 <UART_SetConfig+0x430>
 8010272:	6a3b      	ldr	r3, [r7, #32]
 8010274:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010278:	d204      	bcs.n	8010284 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 801027a:	697b      	ldr	r3, [r7, #20]
 801027c:	681b      	ldr	r3, [r3, #0]
 801027e:	6a3a      	ldr	r2, [r7, #32]
 8010280:	60da      	str	r2, [r3, #12]
 8010282:	e0ce      	b.n	8010422 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8010284:	2301      	movs	r3, #1
 8010286:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 801028a:	e0ca      	b.n	8010422 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801028c:	697b      	ldr	r3, [r7, #20]
 801028e:	69db      	ldr	r3, [r3, #28]
 8010290:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010294:	d166      	bne.n	8010364 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8010296:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801029a:	2b08      	cmp	r3, #8
 801029c:	d827      	bhi.n	80102ee <UART_SetConfig+0x49a>
 801029e:	a201      	add	r2, pc, #4	@ (adr r2, 80102a4 <UART_SetConfig+0x450>)
 80102a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80102a4:	080102c9 	.word	0x080102c9
 80102a8:	080102d1 	.word	0x080102d1
 80102ac:	080102d9 	.word	0x080102d9
 80102b0:	080102ef 	.word	0x080102ef
 80102b4:	080102df 	.word	0x080102df
 80102b8:	080102ef 	.word	0x080102ef
 80102bc:	080102ef 	.word	0x080102ef
 80102c0:	080102ef 	.word	0x080102ef
 80102c4:	080102e7 	.word	0x080102e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80102c8:	f7fd fec6 	bl	800e058 <HAL_RCC_GetPCLK1Freq>
 80102cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80102ce:	e014      	b.n	80102fa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80102d0:	f7fd fed8 	bl	800e084 <HAL_RCC_GetPCLK2Freq>
 80102d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80102d6:	e010      	b.n	80102fa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80102d8:	4b4e      	ldr	r3, [pc, #312]	@ (8010414 <UART_SetConfig+0x5c0>)
 80102da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80102dc:	e00d      	b.n	80102fa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80102de:	f7fd fe4d 	bl	800df7c <HAL_RCC_GetSysClockFreq>
 80102e2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80102e4:	e009      	b.n	80102fa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80102e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80102ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80102ec:	e005      	b.n	80102fa <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80102ee:	2300      	movs	r3, #0
 80102f0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80102f2:	2301      	movs	r3, #1
 80102f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80102f8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80102fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102fc:	2b00      	cmp	r3, #0
 80102fe:	f000 8090 	beq.w	8010422 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010302:	697b      	ldr	r3, [r7, #20]
 8010304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010306:	4a44      	ldr	r2, [pc, #272]	@ (8010418 <UART_SetConfig+0x5c4>)
 8010308:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801030c:	461a      	mov	r2, r3
 801030e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010310:	fbb3 f3f2 	udiv	r3, r3, r2
 8010314:	005a      	lsls	r2, r3, #1
 8010316:	697b      	ldr	r3, [r7, #20]
 8010318:	685b      	ldr	r3, [r3, #4]
 801031a:	085b      	lsrs	r3, r3, #1
 801031c:	441a      	add	r2, r3
 801031e:	697b      	ldr	r3, [r7, #20]
 8010320:	685b      	ldr	r3, [r3, #4]
 8010322:	fbb2 f3f3 	udiv	r3, r2, r3
 8010326:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010328:	6a3b      	ldr	r3, [r7, #32]
 801032a:	2b0f      	cmp	r3, #15
 801032c:	d916      	bls.n	801035c <UART_SetConfig+0x508>
 801032e:	6a3b      	ldr	r3, [r7, #32]
 8010330:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010334:	d212      	bcs.n	801035c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010336:	6a3b      	ldr	r3, [r7, #32]
 8010338:	b29b      	uxth	r3, r3
 801033a:	f023 030f 	bic.w	r3, r3, #15
 801033e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010340:	6a3b      	ldr	r3, [r7, #32]
 8010342:	085b      	lsrs	r3, r3, #1
 8010344:	b29b      	uxth	r3, r3
 8010346:	f003 0307 	and.w	r3, r3, #7
 801034a:	b29a      	uxth	r2, r3
 801034c:	8bfb      	ldrh	r3, [r7, #30]
 801034e:	4313      	orrs	r3, r2
 8010350:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8010352:	697b      	ldr	r3, [r7, #20]
 8010354:	681b      	ldr	r3, [r3, #0]
 8010356:	8bfa      	ldrh	r2, [r7, #30]
 8010358:	60da      	str	r2, [r3, #12]
 801035a:	e062      	b.n	8010422 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 801035c:	2301      	movs	r3, #1
 801035e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8010362:	e05e      	b.n	8010422 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8010364:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010368:	2b08      	cmp	r3, #8
 801036a:	d828      	bhi.n	80103be <UART_SetConfig+0x56a>
 801036c:	a201      	add	r2, pc, #4	@ (adr r2, 8010374 <UART_SetConfig+0x520>)
 801036e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010372:	bf00      	nop
 8010374:	08010399 	.word	0x08010399
 8010378:	080103a1 	.word	0x080103a1
 801037c:	080103a9 	.word	0x080103a9
 8010380:	080103bf 	.word	0x080103bf
 8010384:	080103af 	.word	0x080103af
 8010388:	080103bf 	.word	0x080103bf
 801038c:	080103bf 	.word	0x080103bf
 8010390:	080103bf 	.word	0x080103bf
 8010394:	080103b7 	.word	0x080103b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010398:	f7fd fe5e 	bl	800e058 <HAL_RCC_GetPCLK1Freq>
 801039c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 801039e:	e014      	b.n	80103ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80103a0:	f7fd fe70 	bl	800e084 <HAL_RCC_GetPCLK2Freq>
 80103a4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80103a6:	e010      	b.n	80103ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80103a8:	4b1a      	ldr	r3, [pc, #104]	@ (8010414 <UART_SetConfig+0x5c0>)
 80103aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80103ac:	e00d      	b.n	80103ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80103ae:	f7fd fde5 	bl	800df7c <HAL_RCC_GetSysClockFreq>
 80103b2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80103b4:	e009      	b.n	80103ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80103b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80103ba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80103bc:	e005      	b.n	80103ca <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80103be:	2300      	movs	r3, #0
 80103c0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80103c2:	2301      	movs	r3, #1
 80103c4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80103c8:	bf00      	nop
    }

    if (pclk != 0U)
 80103ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103cc:	2b00      	cmp	r3, #0
 80103ce:	d028      	beq.n	8010422 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80103d0:	697b      	ldr	r3, [r7, #20]
 80103d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80103d4:	4a10      	ldr	r2, [pc, #64]	@ (8010418 <UART_SetConfig+0x5c4>)
 80103d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80103da:	461a      	mov	r2, r3
 80103dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103de:	fbb3 f2f2 	udiv	r2, r3, r2
 80103e2:	697b      	ldr	r3, [r7, #20]
 80103e4:	685b      	ldr	r3, [r3, #4]
 80103e6:	085b      	lsrs	r3, r3, #1
 80103e8:	441a      	add	r2, r3
 80103ea:	697b      	ldr	r3, [r7, #20]
 80103ec:	685b      	ldr	r3, [r3, #4]
 80103ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80103f2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80103f4:	6a3b      	ldr	r3, [r7, #32]
 80103f6:	2b0f      	cmp	r3, #15
 80103f8:	d910      	bls.n	801041c <UART_SetConfig+0x5c8>
 80103fa:	6a3b      	ldr	r3, [r7, #32]
 80103fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010400:	d20c      	bcs.n	801041c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8010402:	6a3b      	ldr	r3, [r7, #32]
 8010404:	b29a      	uxth	r2, r3
 8010406:	697b      	ldr	r3, [r7, #20]
 8010408:	681b      	ldr	r3, [r3, #0]
 801040a:	60da      	str	r2, [r3, #12]
 801040c:	e009      	b.n	8010422 <UART_SetConfig+0x5ce>
 801040e:	bf00      	nop
 8010410:	40008000 	.word	0x40008000
 8010414:	00f42400 	.word	0x00f42400
 8010418:	08018b78 	.word	0x08018b78
      }
      else
      {
        ret = HAL_ERROR;
 801041c:	2301      	movs	r3, #1
 801041e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8010422:	697b      	ldr	r3, [r7, #20]
 8010424:	2201      	movs	r2, #1
 8010426:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 801042a:	697b      	ldr	r3, [r7, #20]
 801042c:	2201      	movs	r2, #1
 801042e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010432:	697b      	ldr	r3, [r7, #20]
 8010434:	2200      	movs	r2, #0
 8010436:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8010438:	697b      	ldr	r3, [r7, #20]
 801043a:	2200      	movs	r2, #0
 801043c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 801043e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8010442:	4618      	mov	r0, r3
 8010444:	3730      	adds	r7, #48	@ 0x30
 8010446:	46bd      	mov	sp, r7
 8010448:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0801044c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 801044c:	b480      	push	{r7}
 801044e:	b083      	sub	sp, #12
 8010450:	af00      	add	r7, sp, #0
 8010452:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010454:	687b      	ldr	r3, [r7, #4]
 8010456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010458:	f003 0308 	and.w	r3, r3, #8
 801045c:	2b00      	cmp	r3, #0
 801045e:	d00a      	beq.n	8010476 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010460:	687b      	ldr	r3, [r7, #4]
 8010462:	681b      	ldr	r3, [r3, #0]
 8010464:	685b      	ldr	r3, [r3, #4]
 8010466:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 801046a:	687b      	ldr	r3, [r7, #4]
 801046c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801046e:	687b      	ldr	r3, [r7, #4]
 8010470:	681b      	ldr	r3, [r3, #0]
 8010472:	430a      	orrs	r2, r1
 8010474:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010476:	687b      	ldr	r3, [r7, #4]
 8010478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801047a:	f003 0301 	and.w	r3, r3, #1
 801047e:	2b00      	cmp	r3, #0
 8010480:	d00a      	beq.n	8010498 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8010482:	687b      	ldr	r3, [r7, #4]
 8010484:	681b      	ldr	r3, [r3, #0]
 8010486:	685b      	ldr	r3, [r3, #4]
 8010488:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 801048c:	687b      	ldr	r3, [r7, #4]
 801048e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010490:	687b      	ldr	r3, [r7, #4]
 8010492:	681b      	ldr	r3, [r3, #0]
 8010494:	430a      	orrs	r2, r1
 8010496:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010498:	687b      	ldr	r3, [r7, #4]
 801049a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801049c:	f003 0302 	and.w	r3, r3, #2
 80104a0:	2b00      	cmp	r3, #0
 80104a2:	d00a      	beq.n	80104ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	681b      	ldr	r3, [r3, #0]
 80104a8:	685b      	ldr	r3, [r3, #4]
 80104aa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80104b2:	687b      	ldr	r3, [r7, #4]
 80104b4:	681b      	ldr	r3, [r3, #0]
 80104b6:	430a      	orrs	r2, r1
 80104b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80104be:	f003 0304 	and.w	r3, r3, #4
 80104c2:	2b00      	cmp	r3, #0
 80104c4:	d00a      	beq.n	80104dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	681b      	ldr	r3, [r3, #0]
 80104ca:	685b      	ldr	r3, [r3, #4]
 80104cc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80104d0:	687b      	ldr	r3, [r7, #4]
 80104d2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	681b      	ldr	r3, [r3, #0]
 80104d8:	430a      	orrs	r2, r1
 80104da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80104dc:	687b      	ldr	r3, [r7, #4]
 80104de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80104e0:	f003 0310 	and.w	r3, r3, #16
 80104e4:	2b00      	cmp	r3, #0
 80104e6:	d00a      	beq.n	80104fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80104e8:	687b      	ldr	r3, [r7, #4]
 80104ea:	681b      	ldr	r3, [r3, #0]
 80104ec:	689b      	ldr	r3, [r3, #8]
 80104ee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80104f2:	687b      	ldr	r3, [r7, #4]
 80104f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80104f6:	687b      	ldr	r3, [r7, #4]
 80104f8:	681b      	ldr	r3, [r3, #0]
 80104fa:	430a      	orrs	r2, r1
 80104fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010502:	f003 0320 	and.w	r3, r3, #32
 8010506:	2b00      	cmp	r3, #0
 8010508:	d00a      	beq.n	8010520 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	681b      	ldr	r3, [r3, #0]
 801050e:	689b      	ldr	r3, [r3, #8]
 8010510:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8010514:	687b      	ldr	r3, [r7, #4]
 8010516:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010518:	687b      	ldr	r3, [r7, #4]
 801051a:	681b      	ldr	r3, [r3, #0]
 801051c:	430a      	orrs	r2, r1
 801051e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010520:	687b      	ldr	r3, [r7, #4]
 8010522:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010524:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010528:	2b00      	cmp	r3, #0
 801052a:	d01a      	beq.n	8010562 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	681b      	ldr	r3, [r3, #0]
 8010530:	685b      	ldr	r3, [r3, #4]
 8010532:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8010536:	687b      	ldr	r3, [r7, #4]
 8010538:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	681b      	ldr	r3, [r3, #0]
 801053e:	430a      	orrs	r2, r1
 8010540:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8010542:	687b      	ldr	r3, [r7, #4]
 8010544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010546:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801054a:	d10a      	bne.n	8010562 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	681b      	ldr	r3, [r3, #0]
 8010550:	685b      	ldr	r3, [r3, #4]
 8010552:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8010556:	687b      	ldr	r3, [r7, #4]
 8010558:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	681b      	ldr	r3, [r3, #0]
 801055e:	430a      	orrs	r2, r1
 8010560:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010566:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801056a:	2b00      	cmp	r3, #0
 801056c:	d00a      	beq.n	8010584 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801056e:	687b      	ldr	r3, [r7, #4]
 8010570:	681b      	ldr	r3, [r3, #0]
 8010572:	685b      	ldr	r3, [r3, #4]
 8010574:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	681b      	ldr	r3, [r3, #0]
 8010580:	430a      	orrs	r2, r1
 8010582:	605a      	str	r2, [r3, #4]
  }
}
 8010584:	bf00      	nop
 8010586:	370c      	adds	r7, #12
 8010588:	46bd      	mov	sp, r7
 801058a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801058e:	4770      	bx	lr

08010590 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8010590:	b580      	push	{r7, lr}
 8010592:	b098      	sub	sp, #96	@ 0x60
 8010594:	af02      	add	r7, sp, #8
 8010596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010598:	687b      	ldr	r3, [r7, #4]
 801059a:	2200      	movs	r2, #0
 801059c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80105a0:	f7fa f8f4 	bl	800a78c <HAL_GetTick>
 80105a4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80105a6:	687b      	ldr	r3, [r7, #4]
 80105a8:	681b      	ldr	r3, [r3, #0]
 80105aa:	681b      	ldr	r3, [r3, #0]
 80105ac:	f003 0308 	and.w	r3, r3, #8
 80105b0:	2b08      	cmp	r3, #8
 80105b2:	d12f      	bne.n	8010614 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80105b4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80105b8:	9300      	str	r3, [sp, #0]
 80105ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80105bc:	2200      	movs	r2, #0
 80105be:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80105c2:	6878      	ldr	r0, [r7, #4]
 80105c4:	f000 f88e 	bl	80106e4 <UART_WaitOnFlagUntilTimeout>
 80105c8:	4603      	mov	r3, r0
 80105ca:	2b00      	cmp	r3, #0
 80105cc:	d022      	beq.n	8010614 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	681b      	ldr	r3, [r3, #0]
 80105d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105d6:	e853 3f00 	ldrex	r3, [r3]
 80105da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80105dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80105de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80105e2:	653b      	str	r3, [r7, #80]	@ 0x50
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	681b      	ldr	r3, [r3, #0]
 80105e8:	461a      	mov	r2, r3
 80105ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80105ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80105ee:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80105f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80105f4:	e841 2300 	strex	r3, r2, [r1]
 80105f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80105fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80105fc:	2b00      	cmp	r3, #0
 80105fe:	d1e6      	bne.n	80105ce <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8010600:	687b      	ldr	r3, [r7, #4]
 8010602:	2220      	movs	r2, #32
 8010604:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8010608:	687b      	ldr	r3, [r7, #4]
 801060a:	2200      	movs	r2, #0
 801060c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010610:	2303      	movs	r3, #3
 8010612:	e063      	b.n	80106dc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	681b      	ldr	r3, [r3, #0]
 8010618:	681b      	ldr	r3, [r3, #0]
 801061a:	f003 0304 	and.w	r3, r3, #4
 801061e:	2b04      	cmp	r3, #4
 8010620:	d149      	bne.n	80106b6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010622:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010626:	9300      	str	r3, [sp, #0]
 8010628:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801062a:	2200      	movs	r2, #0
 801062c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8010630:	6878      	ldr	r0, [r7, #4]
 8010632:	f000 f857 	bl	80106e4 <UART_WaitOnFlagUntilTimeout>
 8010636:	4603      	mov	r3, r0
 8010638:	2b00      	cmp	r3, #0
 801063a:	d03c      	beq.n	80106b6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801063c:	687b      	ldr	r3, [r7, #4]
 801063e:	681b      	ldr	r3, [r3, #0]
 8010640:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010644:	e853 3f00 	ldrex	r3, [r3]
 8010648:	623b      	str	r3, [r7, #32]
   return(result);
 801064a:	6a3b      	ldr	r3, [r7, #32]
 801064c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010650:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010652:	687b      	ldr	r3, [r7, #4]
 8010654:	681b      	ldr	r3, [r3, #0]
 8010656:	461a      	mov	r2, r3
 8010658:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801065a:	633b      	str	r3, [r7, #48]	@ 0x30
 801065c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801065e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010660:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010662:	e841 2300 	strex	r3, r2, [r1]
 8010666:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801066a:	2b00      	cmp	r3, #0
 801066c:	d1e6      	bne.n	801063c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	681b      	ldr	r3, [r3, #0]
 8010672:	3308      	adds	r3, #8
 8010674:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010676:	693b      	ldr	r3, [r7, #16]
 8010678:	e853 3f00 	ldrex	r3, [r3]
 801067c:	60fb      	str	r3, [r7, #12]
   return(result);
 801067e:	68fb      	ldr	r3, [r7, #12]
 8010680:	f023 0301 	bic.w	r3, r3, #1
 8010684:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	681b      	ldr	r3, [r3, #0]
 801068a:	3308      	adds	r3, #8
 801068c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801068e:	61fa      	str	r2, [r7, #28]
 8010690:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010692:	69b9      	ldr	r1, [r7, #24]
 8010694:	69fa      	ldr	r2, [r7, #28]
 8010696:	e841 2300 	strex	r3, r2, [r1]
 801069a:	617b      	str	r3, [r7, #20]
   return(result);
 801069c:	697b      	ldr	r3, [r7, #20]
 801069e:	2b00      	cmp	r3, #0
 80106a0:	d1e5      	bne.n	801066e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80106a2:	687b      	ldr	r3, [r7, #4]
 80106a4:	2220      	movs	r2, #32
 80106a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80106aa:	687b      	ldr	r3, [r7, #4]
 80106ac:	2200      	movs	r2, #0
 80106ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80106b2:	2303      	movs	r3, #3
 80106b4:	e012      	b.n	80106dc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80106b6:	687b      	ldr	r3, [r7, #4]
 80106b8:	2220      	movs	r2, #32
 80106ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80106be:	687b      	ldr	r3, [r7, #4]
 80106c0:	2220      	movs	r2, #32
 80106c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80106c6:	687b      	ldr	r3, [r7, #4]
 80106c8:	2200      	movs	r2, #0
 80106ca:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80106cc:	687b      	ldr	r3, [r7, #4]
 80106ce:	2200      	movs	r2, #0
 80106d0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	2200      	movs	r2, #0
 80106d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80106da:	2300      	movs	r3, #0
}
 80106dc:	4618      	mov	r0, r3
 80106de:	3758      	adds	r7, #88	@ 0x58
 80106e0:	46bd      	mov	sp, r7
 80106e2:	bd80      	pop	{r7, pc}

080106e4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80106e4:	b580      	push	{r7, lr}
 80106e6:	b084      	sub	sp, #16
 80106e8:	af00      	add	r7, sp, #0
 80106ea:	60f8      	str	r0, [r7, #12]
 80106ec:	60b9      	str	r1, [r7, #8]
 80106ee:	603b      	str	r3, [r7, #0]
 80106f0:	4613      	mov	r3, r2
 80106f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80106f4:	e04f      	b.n	8010796 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80106f6:	69bb      	ldr	r3, [r7, #24]
 80106f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80106fc:	d04b      	beq.n	8010796 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80106fe:	f7fa f845 	bl	800a78c <HAL_GetTick>
 8010702:	4602      	mov	r2, r0
 8010704:	683b      	ldr	r3, [r7, #0]
 8010706:	1ad3      	subs	r3, r2, r3
 8010708:	69ba      	ldr	r2, [r7, #24]
 801070a:	429a      	cmp	r2, r3
 801070c:	d302      	bcc.n	8010714 <UART_WaitOnFlagUntilTimeout+0x30>
 801070e:	69bb      	ldr	r3, [r7, #24]
 8010710:	2b00      	cmp	r3, #0
 8010712:	d101      	bne.n	8010718 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010714:	2303      	movs	r3, #3
 8010716:	e04e      	b.n	80107b6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010718:	68fb      	ldr	r3, [r7, #12]
 801071a:	681b      	ldr	r3, [r3, #0]
 801071c:	681b      	ldr	r3, [r3, #0]
 801071e:	f003 0304 	and.w	r3, r3, #4
 8010722:	2b00      	cmp	r3, #0
 8010724:	d037      	beq.n	8010796 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010726:	68bb      	ldr	r3, [r7, #8]
 8010728:	2b80      	cmp	r3, #128	@ 0x80
 801072a:	d034      	beq.n	8010796 <UART_WaitOnFlagUntilTimeout+0xb2>
 801072c:	68bb      	ldr	r3, [r7, #8]
 801072e:	2b40      	cmp	r3, #64	@ 0x40
 8010730:	d031      	beq.n	8010796 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010732:	68fb      	ldr	r3, [r7, #12]
 8010734:	681b      	ldr	r3, [r3, #0]
 8010736:	69db      	ldr	r3, [r3, #28]
 8010738:	f003 0308 	and.w	r3, r3, #8
 801073c:	2b08      	cmp	r3, #8
 801073e:	d110      	bne.n	8010762 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010740:	68fb      	ldr	r3, [r7, #12]
 8010742:	681b      	ldr	r3, [r3, #0]
 8010744:	2208      	movs	r2, #8
 8010746:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010748:	68f8      	ldr	r0, [r7, #12]
 801074a:	f000 f838 	bl	80107be <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801074e:	68fb      	ldr	r3, [r7, #12]
 8010750:	2208      	movs	r2, #8
 8010752:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010756:	68fb      	ldr	r3, [r7, #12]
 8010758:	2200      	movs	r2, #0
 801075a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 801075e:	2301      	movs	r3, #1
 8010760:	e029      	b.n	80107b6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010762:	68fb      	ldr	r3, [r7, #12]
 8010764:	681b      	ldr	r3, [r3, #0]
 8010766:	69db      	ldr	r3, [r3, #28]
 8010768:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801076c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010770:	d111      	bne.n	8010796 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010772:	68fb      	ldr	r3, [r7, #12]
 8010774:	681b      	ldr	r3, [r3, #0]
 8010776:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801077a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801077c:	68f8      	ldr	r0, [r7, #12]
 801077e:	f000 f81e 	bl	80107be <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010782:	68fb      	ldr	r3, [r7, #12]
 8010784:	2220      	movs	r2, #32
 8010786:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801078a:	68fb      	ldr	r3, [r7, #12]
 801078c:	2200      	movs	r2, #0
 801078e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8010792:	2303      	movs	r3, #3
 8010794:	e00f      	b.n	80107b6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010796:	68fb      	ldr	r3, [r7, #12]
 8010798:	681b      	ldr	r3, [r3, #0]
 801079a:	69da      	ldr	r2, [r3, #28]
 801079c:	68bb      	ldr	r3, [r7, #8]
 801079e:	4013      	ands	r3, r2
 80107a0:	68ba      	ldr	r2, [r7, #8]
 80107a2:	429a      	cmp	r2, r3
 80107a4:	bf0c      	ite	eq
 80107a6:	2301      	moveq	r3, #1
 80107a8:	2300      	movne	r3, #0
 80107aa:	b2db      	uxtb	r3, r3
 80107ac:	461a      	mov	r2, r3
 80107ae:	79fb      	ldrb	r3, [r7, #7]
 80107b0:	429a      	cmp	r2, r3
 80107b2:	d0a0      	beq.n	80106f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80107b4:	2300      	movs	r3, #0
}
 80107b6:	4618      	mov	r0, r3
 80107b8:	3710      	adds	r7, #16
 80107ba:	46bd      	mov	sp, r7
 80107bc:	bd80      	pop	{r7, pc}

080107be <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80107be:	b480      	push	{r7}
 80107c0:	b095      	sub	sp, #84	@ 0x54
 80107c2:	af00      	add	r7, sp, #0
 80107c4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80107c6:	687b      	ldr	r3, [r7, #4]
 80107c8:	681b      	ldr	r3, [r3, #0]
 80107ca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80107ce:	e853 3f00 	ldrex	r3, [r3]
 80107d2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80107d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107d6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80107da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80107dc:	687b      	ldr	r3, [r7, #4]
 80107de:	681b      	ldr	r3, [r3, #0]
 80107e0:	461a      	mov	r2, r3
 80107e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80107e4:	643b      	str	r3, [r7, #64]	@ 0x40
 80107e6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107e8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80107ea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80107ec:	e841 2300 	strex	r3, r2, [r1]
 80107f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80107f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	d1e6      	bne.n	80107c6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	681b      	ldr	r3, [r3, #0]
 80107fc:	3308      	adds	r3, #8
 80107fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010800:	6a3b      	ldr	r3, [r7, #32]
 8010802:	e853 3f00 	ldrex	r3, [r3]
 8010806:	61fb      	str	r3, [r7, #28]
   return(result);
 8010808:	69fb      	ldr	r3, [r7, #28]
 801080a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801080e:	f023 0301 	bic.w	r3, r3, #1
 8010812:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	681b      	ldr	r3, [r3, #0]
 8010818:	3308      	adds	r3, #8
 801081a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801081c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801081e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010820:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010822:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010824:	e841 2300 	strex	r3, r2, [r1]
 8010828:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801082a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801082c:	2b00      	cmp	r3, #0
 801082e:	d1e3      	bne.n	80107f8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010834:	2b01      	cmp	r3, #1
 8010836:	d118      	bne.n	801086a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010838:	687b      	ldr	r3, [r7, #4]
 801083a:	681b      	ldr	r3, [r3, #0]
 801083c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801083e:	68fb      	ldr	r3, [r7, #12]
 8010840:	e853 3f00 	ldrex	r3, [r3]
 8010844:	60bb      	str	r3, [r7, #8]
   return(result);
 8010846:	68bb      	ldr	r3, [r7, #8]
 8010848:	f023 0310 	bic.w	r3, r3, #16
 801084c:	647b      	str	r3, [r7, #68]	@ 0x44
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	681b      	ldr	r3, [r3, #0]
 8010852:	461a      	mov	r2, r3
 8010854:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010856:	61bb      	str	r3, [r7, #24]
 8010858:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801085a:	6979      	ldr	r1, [r7, #20]
 801085c:	69ba      	ldr	r2, [r7, #24]
 801085e:	e841 2300 	strex	r3, r2, [r1]
 8010862:	613b      	str	r3, [r7, #16]
   return(result);
 8010864:	693b      	ldr	r3, [r7, #16]
 8010866:	2b00      	cmp	r3, #0
 8010868:	d1e6      	bne.n	8010838 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	2220      	movs	r2, #32
 801086e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	2200      	movs	r2, #0
 8010876:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	2200      	movs	r2, #0
 801087c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 801087e:	bf00      	nop
 8010880:	3754      	adds	r7, #84	@ 0x54
 8010882:	46bd      	mov	sp, r7
 8010884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010888:	4770      	bx	lr

0801088a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801088a:	b580      	push	{r7, lr}
 801088c:	b084      	sub	sp, #16
 801088e:	af00      	add	r7, sp, #0
 8010890:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010892:	687b      	ldr	r3, [r7, #4]
 8010894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010896:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8010898:	68fb      	ldr	r3, [r7, #12]
 801089a:	2200      	movs	r2, #0
 801089c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80108a0:	68fb      	ldr	r3, [r7, #12]
 80108a2:	2200      	movs	r2, #0
 80108a4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80108a8:	68f8      	ldr	r0, [r7, #12]
 80108aa:	f7ff fabd 	bl	800fe28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80108ae:	bf00      	nop
 80108b0:	3710      	adds	r7, #16
 80108b2:	46bd      	mov	sp, r7
 80108b4:	bd80      	pop	{r7, pc}

080108b6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80108b6:	b580      	push	{r7, lr}
 80108b8:	b088      	sub	sp, #32
 80108ba:	af00      	add	r7, sp, #0
 80108bc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	681b      	ldr	r3, [r3, #0]
 80108c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80108c4:	68fb      	ldr	r3, [r7, #12]
 80108c6:	e853 3f00 	ldrex	r3, [r3]
 80108ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80108cc:	68bb      	ldr	r3, [r7, #8]
 80108ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80108d2:	61fb      	str	r3, [r7, #28]
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	681b      	ldr	r3, [r3, #0]
 80108d8:	461a      	mov	r2, r3
 80108da:	69fb      	ldr	r3, [r7, #28]
 80108dc:	61bb      	str	r3, [r7, #24]
 80108de:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80108e0:	6979      	ldr	r1, [r7, #20]
 80108e2:	69ba      	ldr	r2, [r7, #24]
 80108e4:	e841 2300 	strex	r3, r2, [r1]
 80108e8:	613b      	str	r3, [r7, #16]
   return(result);
 80108ea:	693b      	ldr	r3, [r7, #16]
 80108ec:	2b00      	cmp	r3, #0
 80108ee:	d1e6      	bne.n	80108be <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80108f0:	687b      	ldr	r3, [r7, #4]
 80108f2:	2220      	movs	r2, #32
 80108f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80108f8:	687b      	ldr	r3, [r7, #4]
 80108fa:	2200      	movs	r2, #0
 80108fc:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80108fe:	6878      	ldr	r0, [r7, #4]
 8010900:	f7ff fa88 	bl	800fe14 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010904:	bf00      	nop
 8010906:	3720      	adds	r7, #32
 8010908:	46bd      	mov	sp, r7
 801090a:	bd80      	pop	{r7, pc}

0801090c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 801090c:	b480      	push	{r7}
 801090e:	b083      	sub	sp, #12
 8010910:	af00      	add	r7, sp, #0
 8010912:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8010914:	bf00      	nop
 8010916:	370c      	adds	r7, #12
 8010918:	46bd      	mov	sp, r7
 801091a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801091e:	4770      	bx	lr

08010920 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8010920:	b480      	push	{r7}
 8010922:	b083      	sub	sp, #12
 8010924:	af00      	add	r7, sp, #0
 8010926:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8010928:	bf00      	nop
 801092a:	370c      	adds	r7, #12
 801092c:	46bd      	mov	sp, r7
 801092e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010932:	4770      	bx	lr

08010934 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8010934:	b480      	push	{r7}
 8010936:	b083      	sub	sp, #12
 8010938:	af00      	add	r7, sp, #0
 801093a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 801093c:	bf00      	nop
 801093e:	370c      	adds	r7, #12
 8010940:	46bd      	mov	sp, r7
 8010942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010946:	4770      	bx	lr

08010948 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8010948:	b480      	push	{r7}
 801094a:	b085      	sub	sp, #20
 801094c:	af00      	add	r7, sp, #0
 801094e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010956:	2b01      	cmp	r3, #1
 8010958:	d101      	bne.n	801095e <HAL_UARTEx_DisableFifoMode+0x16>
 801095a:	2302      	movs	r3, #2
 801095c:	e027      	b.n	80109ae <HAL_UARTEx_DisableFifoMode+0x66>
 801095e:	687b      	ldr	r3, [r7, #4]
 8010960:	2201      	movs	r2, #1
 8010962:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	2224      	movs	r2, #36	@ 0x24
 801096a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801096e:	687b      	ldr	r3, [r7, #4]
 8010970:	681b      	ldr	r3, [r3, #0]
 8010972:	681b      	ldr	r3, [r3, #0]
 8010974:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010976:	687b      	ldr	r3, [r7, #4]
 8010978:	681b      	ldr	r3, [r3, #0]
 801097a:	681a      	ldr	r2, [r3, #0]
 801097c:	687b      	ldr	r3, [r7, #4]
 801097e:	681b      	ldr	r3, [r3, #0]
 8010980:	f022 0201 	bic.w	r2, r2, #1
 8010984:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8010986:	68fb      	ldr	r3, [r7, #12]
 8010988:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 801098c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 801098e:	687b      	ldr	r3, [r7, #4]
 8010990:	2200      	movs	r2, #0
 8010992:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	681b      	ldr	r3, [r3, #0]
 8010998:	68fa      	ldr	r2, [r7, #12]
 801099a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	2220      	movs	r2, #32
 80109a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	2200      	movs	r2, #0
 80109a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80109ac:	2300      	movs	r3, #0
}
 80109ae:	4618      	mov	r0, r3
 80109b0:	3714      	adds	r7, #20
 80109b2:	46bd      	mov	sp, r7
 80109b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109b8:	4770      	bx	lr

080109ba <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80109ba:	b580      	push	{r7, lr}
 80109bc:	b084      	sub	sp, #16
 80109be:	af00      	add	r7, sp, #0
 80109c0:	6078      	str	r0, [r7, #4]
 80109c2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80109ca:	2b01      	cmp	r3, #1
 80109cc:	d101      	bne.n	80109d2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80109ce:	2302      	movs	r3, #2
 80109d0:	e02d      	b.n	8010a2e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80109d2:	687b      	ldr	r3, [r7, #4]
 80109d4:	2201      	movs	r2, #1
 80109d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80109da:	687b      	ldr	r3, [r7, #4]
 80109dc:	2224      	movs	r2, #36	@ 0x24
 80109de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	681b      	ldr	r3, [r3, #0]
 80109e6:	681b      	ldr	r3, [r3, #0]
 80109e8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80109ea:	687b      	ldr	r3, [r7, #4]
 80109ec:	681b      	ldr	r3, [r3, #0]
 80109ee:	681a      	ldr	r2, [r3, #0]
 80109f0:	687b      	ldr	r3, [r7, #4]
 80109f2:	681b      	ldr	r3, [r3, #0]
 80109f4:	f022 0201 	bic.w	r2, r2, #1
 80109f8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80109fa:	687b      	ldr	r3, [r7, #4]
 80109fc:	681b      	ldr	r3, [r3, #0]
 80109fe:	689b      	ldr	r3, [r3, #8]
 8010a00:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8010a04:	687b      	ldr	r3, [r7, #4]
 8010a06:	681b      	ldr	r3, [r3, #0]
 8010a08:	683a      	ldr	r2, [r7, #0]
 8010a0a:	430a      	orrs	r2, r1
 8010a0c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010a0e:	6878      	ldr	r0, [r7, #4]
 8010a10:	f000 f850 	bl	8010ab4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	681b      	ldr	r3, [r3, #0]
 8010a18:	68fa      	ldr	r2, [r7, #12]
 8010a1a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010a1c:	687b      	ldr	r3, [r7, #4]
 8010a1e:	2220      	movs	r2, #32
 8010a20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	2200      	movs	r2, #0
 8010a28:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010a2c:	2300      	movs	r3, #0
}
 8010a2e:	4618      	mov	r0, r3
 8010a30:	3710      	adds	r7, #16
 8010a32:	46bd      	mov	sp, r7
 8010a34:	bd80      	pop	{r7, pc}

08010a36 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010a36:	b580      	push	{r7, lr}
 8010a38:	b084      	sub	sp, #16
 8010a3a:	af00      	add	r7, sp, #0
 8010a3c:	6078      	str	r0, [r7, #4]
 8010a3e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010a40:	687b      	ldr	r3, [r7, #4]
 8010a42:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010a46:	2b01      	cmp	r3, #1
 8010a48:	d101      	bne.n	8010a4e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8010a4a:	2302      	movs	r3, #2
 8010a4c:	e02d      	b.n	8010aaa <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8010a4e:	687b      	ldr	r3, [r7, #4]
 8010a50:	2201      	movs	r2, #1
 8010a52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010a56:	687b      	ldr	r3, [r7, #4]
 8010a58:	2224      	movs	r2, #36	@ 0x24
 8010a5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	681b      	ldr	r3, [r3, #0]
 8010a62:	681b      	ldr	r3, [r3, #0]
 8010a64:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010a66:	687b      	ldr	r3, [r7, #4]
 8010a68:	681b      	ldr	r3, [r3, #0]
 8010a6a:	681a      	ldr	r2, [r3, #0]
 8010a6c:	687b      	ldr	r3, [r7, #4]
 8010a6e:	681b      	ldr	r3, [r3, #0]
 8010a70:	f022 0201 	bic.w	r2, r2, #1
 8010a74:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8010a76:	687b      	ldr	r3, [r7, #4]
 8010a78:	681b      	ldr	r3, [r3, #0]
 8010a7a:	689b      	ldr	r3, [r3, #8]
 8010a7c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8010a80:	687b      	ldr	r3, [r7, #4]
 8010a82:	681b      	ldr	r3, [r3, #0]
 8010a84:	683a      	ldr	r2, [r7, #0]
 8010a86:	430a      	orrs	r2, r1
 8010a88:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010a8a:	6878      	ldr	r0, [r7, #4]
 8010a8c:	f000 f812 	bl	8010ab4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010a90:	687b      	ldr	r3, [r7, #4]
 8010a92:	681b      	ldr	r3, [r3, #0]
 8010a94:	68fa      	ldr	r2, [r7, #12]
 8010a96:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010a98:	687b      	ldr	r3, [r7, #4]
 8010a9a:	2220      	movs	r2, #32
 8010a9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010aa0:	687b      	ldr	r3, [r7, #4]
 8010aa2:	2200      	movs	r2, #0
 8010aa4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010aa8:	2300      	movs	r3, #0
}
 8010aaa:	4618      	mov	r0, r3
 8010aac:	3710      	adds	r7, #16
 8010aae:	46bd      	mov	sp, r7
 8010ab0:	bd80      	pop	{r7, pc}
	...

08010ab4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8010ab4:	b480      	push	{r7}
 8010ab6:	b085      	sub	sp, #20
 8010ab8:	af00      	add	r7, sp, #0
 8010aba:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8010abc:	687b      	ldr	r3, [r7, #4]
 8010abe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	d108      	bne.n	8010ad6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8010ac4:	687b      	ldr	r3, [r7, #4]
 8010ac6:	2201      	movs	r2, #1
 8010ac8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8010acc:	687b      	ldr	r3, [r7, #4]
 8010ace:	2201      	movs	r2, #1
 8010ad0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8010ad4:	e031      	b.n	8010b3a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8010ad6:	2308      	movs	r3, #8
 8010ad8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8010ada:	2308      	movs	r3, #8
 8010adc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8010ade:	687b      	ldr	r3, [r7, #4]
 8010ae0:	681b      	ldr	r3, [r3, #0]
 8010ae2:	689b      	ldr	r3, [r3, #8]
 8010ae4:	0e5b      	lsrs	r3, r3, #25
 8010ae6:	b2db      	uxtb	r3, r3
 8010ae8:	f003 0307 	and.w	r3, r3, #7
 8010aec:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8010aee:	687b      	ldr	r3, [r7, #4]
 8010af0:	681b      	ldr	r3, [r3, #0]
 8010af2:	689b      	ldr	r3, [r3, #8]
 8010af4:	0f5b      	lsrs	r3, r3, #29
 8010af6:	b2db      	uxtb	r3, r3
 8010af8:	f003 0307 	and.w	r3, r3, #7
 8010afc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010afe:	7bbb      	ldrb	r3, [r7, #14]
 8010b00:	7b3a      	ldrb	r2, [r7, #12]
 8010b02:	4911      	ldr	r1, [pc, #68]	@ (8010b48 <UARTEx_SetNbDataToProcess+0x94>)
 8010b04:	5c8a      	ldrb	r2, [r1, r2]
 8010b06:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8010b0a:	7b3a      	ldrb	r2, [r7, #12]
 8010b0c:	490f      	ldr	r1, [pc, #60]	@ (8010b4c <UARTEx_SetNbDataToProcess+0x98>)
 8010b0e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010b10:	fb93 f3f2 	sdiv	r3, r3, r2
 8010b14:	b29a      	uxth	r2, r3
 8010b16:	687b      	ldr	r3, [r7, #4]
 8010b18:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010b1c:	7bfb      	ldrb	r3, [r7, #15]
 8010b1e:	7b7a      	ldrb	r2, [r7, #13]
 8010b20:	4909      	ldr	r1, [pc, #36]	@ (8010b48 <UARTEx_SetNbDataToProcess+0x94>)
 8010b22:	5c8a      	ldrb	r2, [r1, r2]
 8010b24:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8010b28:	7b7a      	ldrb	r2, [r7, #13]
 8010b2a:	4908      	ldr	r1, [pc, #32]	@ (8010b4c <UARTEx_SetNbDataToProcess+0x98>)
 8010b2c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010b2e:	fb93 f3f2 	sdiv	r3, r3, r2
 8010b32:	b29a      	uxth	r2, r3
 8010b34:	687b      	ldr	r3, [r7, #4]
 8010b36:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8010b3a:	bf00      	nop
 8010b3c:	3714      	adds	r7, #20
 8010b3e:	46bd      	mov	sp, r7
 8010b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b44:	4770      	bx	lr
 8010b46:	bf00      	nop
 8010b48:	08018b90 	.word	0x08018b90
 8010b4c:	08018b98 	.word	0x08018b98

08010b50 <_ZN17AbstractAllocatorD1Ev>:
    virtual void* allocate(CanardInstance* ins, size_t amount) = 0;
    virtual void free(CanardInstance* ins, void* pointer) = 0;
    virtual ~AbstractAllocator() {}
 8010b50:	b480      	push	{r7}
 8010b52:	b083      	sub	sp, #12
 8010b54:	af00      	add	r7, sp, #0
 8010b56:	6078      	str	r0, [r7, #4]
 8010b58:	4a04      	ldr	r2, [pc, #16]	@ (8010b6c <_ZN17AbstractAllocatorD1Ev+0x1c>)
 8010b5a:	687b      	ldr	r3, [r7, #4]
 8010b5c:	601a      	str	r2, [r3, #0]
 8010b5e:	687b      	ldr	r3, [r7, #4]
 8010b60:	4618      	mov	r0, r3
 8010b62:	370c      	adds	r7, #12
 8010b64:	46bd      	mov	sp, r7
 8010b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b6a:	4770      	bx	lr
 8010b6c:	08018b24 	.word	0x08018b24

08010b70 <_ZN17AbstractAllocatorD0Ev>:
 8010b70:	b580      	push	{r7, lr}
 8010b72:	b082      	sub	sp, #8
 8010b74:	af00      	add	r7, sp, #0
 8010b76:	6078      	str	r0, [r7, #4]
 8010b78:	6878      	ldr	r0, [r7, #4]
 8010b7a:	f7ff ffe9 	bl	8010b50 <_ZN17AbstractAllocatorD1Ev>
 8010b7e:	2108      	movs	r1, #8
 8010b80:	6878      	ldr	r0, [r7, #4]
 8010b82:	f002 fe7a 	bl	801387a <_ZdlPvj>
 8010b86:	687b      	ldr	r3, [r7, #4]
 8010b88:	4618      	mov	r0, r3
 8010b8a:	3708      	adds	r7, #8
 8010b8c:	46bd      	mov	sp, r7
 8010b8e:	bd80      	pop	{r7, pc}

08010b90 <_ZN15SystemAllocator8allocateEP14CanardInstancej>:
#include <cyphal/allocators/sys/sys_allocator.h>
#include <cstdlib>

void* SystemAllocator::allocate(CanardInstance* const ins, const size_t amount) {
 8010b90:	b580      	push	{r7, lr}
 8010b92:	b086      	sub	sp, #24
 8010b94:	af00      	add	r7, sp, #0
 8010b96:	60f8      	str	r0, [r7, #12]
 8010b98:	60b9      	str	r1, [r7, #8]
 8010b9a:	607a      	str	r2, [r7, #4]
    (void)ins;
    void* mem;

    CRITICAL_SECTION({ mem = std::malloc(amount); })
 8010b9c:	6878      	ldr	r0, [r7, #4]
 8010b9e:	f002 fec5 	bl	801392c <malloc>
 8010ba2:	4603      	mov	r3, r0
 8010ba4:	617b      	str	r3, [r7, #20]
    if (mem == nullptr) {
 8010ba6:	697b      	ldr	r3, [r7, #20]
 8010ba8:	2b00      	cmp	r3, #0
 8010baa:	d105      	bne.n	8010bb8 <_ZN15SystemAllocator8allocateEP14CanardInstancej+0x28>
        utilities.error_handler();
 8010bac:	68fb      	ldr	r3, [r7, #12]
 8010bae:	685b      	ldr	r3, [r3, #4]
 8010bb0:	3310      	adds	r3, #16
 8010bb2:	4618      	mov	r0, r3
 8010bb4:	f7f7 fac6 	bl	8008144 <_ZNKSt8functionIFvvEEclEv>
    }
    return mem;
 8010bb8:	697b      	ldr	r3, [r7, #20]
}
 8010bba:	4618      	mov	r0, r3
 8010bbc:	3718      	adds	r7, #24
 8010bbe:	46bd      	mov	sp, r7
 8010bc0:	bd80      	pop	{r7, pc}

08010bc2 <_ZN15SystemAllocator4freeEP14CanardInstancePv>:

void SystemAllocator::free(CanardInstance* const ins, void* const pointer) {
 8010bc2:	b580      	push	{r7, lr}
 8010bc4:	b084      	sub	sp, #16
 8010bc6:	af00      	add	r7, sp, #0
 8010bc8:	60f8      	str	r0, [r7, #12]
 8010bca:	60b9      	str	r1, [r7, #8]
 8010bcc:	607a      	str	r2, [r7, #4]
    (void)ins;
    CRITICAL_SECTION({ std::free(pointer); })
 8010bce:	6878      	ldr	r0, [r7, #4]
 8010bd0:	f002 feb4 	bl	801393c <free>
}
 8010bd4:	bf00      	nop
 8010bd6:	3710      	adds	r7, #16
 8010bd8:	46bd      	mov	sp, r7
 8010bda:	bd80      	pop	{r7, pc}

08010bdc <_ZN15SystemAllocatorD1Ev>:
class SystemAllocator : public AbstractAllocator {
 8010bdc:	b580      	push	{r7, lr}
 8010bde:	b082      	sub	sp, #8
 8010be0:	af00      	add	r7, sp, #0
 8010be2:	6078      	str	r0, [r7, #4]
 8010be4:	4a05      	ldr	r2, [pc, #20]	@ (8010bfc <_ZN15SystemAllocatorD1Ev+0x20>)
 8010be6:	687b      	ldr	r3, [r7, #4]
 8010be8:	601a      	str	r2, [r3, #0]
 8010bea:	687b      	ldr	r3, [r7, #4]
 8010bec:	4618      	mov	r0, r3
 8010bee:	f7ff ffaf 	bl	8010b50 <_ZN17AbstractAllocatorD1Ev>
 8010bf2:	687b      	ldr	r3, [r7, #4]
 8010bf4:	4618      	mov	r0, r3
 8010bf6:	3708      	adds	r7, #8
 8010bf8:	46bd      	mov	sp, r7
 8010bfa:	bd80      	pop	{r7, pc}
 8010bfc:	08018ba8 	.word	0x08018ba8

08010c00 <_ZN15SystemAllocatorD0Ev>:
 8010c00:	b580      	push	{r7, lr}
 8010c02:	b082      	sub	sp, #8
 8010c04:	af00      	add	r7, sp, #0
 8010c06:	6078      	str	r0, [r7, #4]
 8010c08:	6878      	ldr	r0, [r7, #4]
 8010c0a:	f7ff ffe7 	bl	8010bdc <_ZN15SystemAllocatorD1Ev>
 8010c0e:	2108      	movs	r1, #8
 8010c10:	6878      	ldr	r0, [r7, #4]
 8010c12:	f002 fe32 	bl	801387a <_ZdlPvj>
 8010c16:	687b      	ldr	r3, [r7, #4]
 8010c18:	4618      	mov	r0, r3
 8010c1a:	3708      	adds	r7, #8
 8010c1c:	46bd      	mov	sp, r7
 8010c1e:	bd80      	pop	{r7, pc}

08010c20 <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv>:
void CyphalInterface::push(
    const CanardMicrosecond tx_deadline_usec,
    const CanardTransferMetadata* const metadata,
    const size_t payload_size,
    const void* const payload
) const {
 8010c20:	b590      	push	{r4, r7, lr}
 8010c22:	b08b      	sub	sp, #44	@ 0x2c
 8010c24:	af04      	add	r7, sp, #16
 8010c26:	60f8      	str	r0, [r7, #12]
 8010c28:	e9c7 2300 	strd	r2, r3, [r7]
    int32_t push_state = canardTxPush(
        &provider->queue,
 8010c2c:	68fb      	ldr	r3, [r7, #12]
 8010c2e:	3308      	adds	r3, #8
 8010c30:	4618      	mov	r0, r3
 8010c32:	f000 f876 	bl	8010d22 <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEptEv>
 8010c36:	4603      	mov	r3, r0
    int32_t push_state = canardTxPush(
 8010c38:	f103 040c 	add.w	r4, r3, #12
        &provider->canard,
 8010c3c:	68fb      	ldr	r3, [r7, #12]
 8010c3e:	3308      	adds	r3, #8
 8010c40:	4618      	mov	r0, r3
 8010c42:	f000 f86e 	bl	8010d22 <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEptEv>
 8010c46:	4603      	mov	r3, r0
    int32_t push_state = canardTxPush(
 8010c48:	f103 0120 	add.w	r1, r3, #32
 8010c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c4e:	9302      	str	r3, [sp, #8]
 8010c50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c52:	9301      	str	r3, [sp, #4]
 8010c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c56:	9300      	str	r3, [sp, #0]
 8010c58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010c5c:	4620      	mov	r0, r4
 8010c5e:	f002 fb65 	bl	801332c <canardTxPush>
 8010c62:	6178      	str	r0, [r7, #20]
        tx_deadline_usec,
        metadata,
        payload_size,
        payload
    );
    if (push_state == -CANARD_ERROR_OUT_OF_MEMORY) {
 8010c64:	697b      	ldr	r3, [r7, #20]
 8010c66:	f113 0f03 	cmn.w	r3, #3
 8010c6a:	d106      	bne.n	8010c7a <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv+0x5a>
#ifdef __linux__
        std::cerr << "[Error: OOM] Tried to send to port: " << metadata->port_id << ", node: " << +metadata->remote_node_id << std::endl;
#else
        utilities.error_handler();
 8010c6c:	68fb      	ldr	r3, [r7, #12]
 8010c6e:	685b      	ldr	r3, [r3, #4]
 8010c70:	3310      	adds	r3, #16
 8010c72:	4618      	mov	r0, r3
 8010c74:	f7f7 fa66 	bl	8008144 <_ZNKSt8functionIFvvEEclEv>
#endif
        return;
 8010c78:	e008      	b.n	8010c8c <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv+0x6c>
    }
    if (push_state < 0) {
 8010c7a:	697b      	ldr	r3, [r7, #20]
 8010c7c:	2b00      	cmp	r3, #0
 8010c7e:	da05      	bge.n	8010c8c <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv+0x6c>
        utilities.error_handler();
 8010c80:	68fb      	ldr	r3, [r7, #12]
 8010c82:	685b      	ldr	r3, [r3, #4]
 8010c84:	3310      	adds	r3, #16
 8010c86:	4618      	mov	r0, r3
 8010c88:	f7f7 fa5c 	bl	8008144 <_ZNKSt8functionIFvvEEclEv>
    }
}
 8010c8c:	371c      	adds	r7, #28
 8010c8e:	46bd      	mov	sp, r7
 8010c90:	bd90      	pop	{r4, r7, pc}
	...

08010c94 <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription>:
void CyphalInterface::subscribe(
    CanardPortID port_id,
    size_t extent,
    CanardTransferKind kind,
    CanardRxSubscription* subscription
) const {
 8010c94:	b590      	push	{r4, r7, lr}
 8010c96:	b089      	sub	sp, #36	@ 0x24
 8010c98:	af04      	add	r7, sp, #16
 8010c9a:	60f8      	str	r0, [r7, #12]
 8010c9c:	607a      	str	r2, [r7, #4]
 8010c9e:	461a      	mov	r2, r3
 8010ca0:	460b      	mov	r3, r1
 8010ca2:	817b      	strh	r3, [r7, #10]
 8010ca4:	4613      	mov	r3, r2
 8010ca6:	727b      	strb	r3, [r7, #9]
    if (canardRxSubscribe(
            (CanardInstance* const)&provider->canard,
 8010ca8:	68fb      	ldr	r3, [r7, #12]
 8010caa:	3308      	adds	r3, #8
 8010cac:	4618      	mov	r0, r3
 8010cae:	f000 f838 	bl	8010d22 <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEptEv>
 8010cb2:	4603      	mov	r3, r0
    if (canardRxSubscribe(
 8010cb4:	f103 0020 	add.w	r0, r3, #32
 8010cb8:	897c      	ldrh	r4, [r7, #10]
 8010cba:	7a79      	ldrb	r1, [r7, #9]
 8010cbc:	6a3b      	ldr	r3, [r7, #32]
 8010cbe:	9302      	str	r3, [sp, #8]
 8010cc0:	4a0d      	ldr	r2, [pc, #52]	@ (8010cf8 <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription+0x64>)
 8010cc2:	f04f 0300 	mov.w	r3, #0
 8010cc6:	e9cd 2300 	strd	r2, r3, [sp]
 8010cca:	687b      	ldr	r3, [r7, #4]
 8010ccc:	4622      	mov	r2, r4
 8010cce:	f002 fc7d 	bl	80135cc <canardRxSubscribe>
 8010cd2:	4603      	mov	r3, r0
            kind,
            port_id,
            extent,
            CANARD_DEFAULT_TRANSFER_ID_TIMEOUT_USEC,
            subscription
        ) != 1) {
 8010cd4:	2b01      	cmp	r3, #1
 8010cd6:	bf14      	ite	ne
 8010cd8:	2301      	movne	r3, #1
 8010cda:	2300      	moveq	r3, #0
 8010cdc:	b2db      	uxtb	r3, r3
    if (canardRxSubscribe(
 8010cde:	2b00      	cmp	r3, #0
 8010ce0:	d005      	beq.n	8010cee <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription+0x5a>
        utilities.error_handler();
 8010ce2:	68fb      	ldr	r3, [r7, #12]
 8010ce4:	685b      	ldr	r3, [r3, #4]
 8010ce6:	3310      	adds	r3, #16
 8010ce8:	4618      	mov	r0, r3
 8010cea:	f7f7 fa2b 	bl	8008144 <_ZNKSt8functionIFvvEEclEv>
    }
}
 8010cee:	bf00      	nop
 8010cf0:	3714      	adds	r7, #20
 8010cf2:	46bd      	mov	sp, r7
 8010cf4:	bd90      	pop	{r4, r7, pc}
 8010cf6:	bf00      	nop
 8010cf8:	001e8480 	.word	0x001e8480

08010cfc <_ZN15CyphalInterface4loopEv>:

void CyphalInterface::loop() {
 8010cfc:	b580      	push	{r7, lr}
 8010cfe:	b082      	sub	sp, #8
 8010d00:	af00      	add	r7, sp, #0
 8010d02:	6078      	str	r0, [r7, #4]
    provider->can_loop();
 8010d04:	687b      	ldr	r3, [r7, #4]
 8010d06:	3308      	adds	r3, #8
 8010d08:	4618      	mov	r0, r3
 8010d0a:	f000 f80a 	bl	8010d22 <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEptEv>
 8010d0e:	4603      	mov	r3, r0
 8010d10:	681a      	ldr	r2, [r3, #0]
 8010d12:	3208      	adds	r2, #8
 8010d14:	6812      	ldr	r2, [r2, #0]
 8010d16:	4618      	mov	r0, r3
 8010d18:	4790      	blx	r2
}
 8010d1a:	bf00      	nop
 8010d1c:	3708      	adds	r7, #8
 8010d1e:	46bd      	mov	sp, r7
 8010d20:	bd80      	pop	{r7, pc}

08010d22 <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEptEv>:
      }

      /// Return the stored pointer.
      _GLIBCXX23_CONSTEXPR
      pointer
      operator->() const noexcept
 8010d22:	b580      	push	{r7, lr}
 8010d24:	b082      	sub	sp, #8
 8010d26:	af00      	add	r7, sp, #0
 8010d28:	6078      	str	r0, [r7, #4]
      {
	_GLIBCXX_DEBUG_PEDASSERT(get() != pointer());
	return get();
 8010d2a:	6878      	ldr	r0, [r7, #4]
 8010d2c:	f000 f805 	bl	8010d3a <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EE3getEv>
 8010d30:	4603      	mov	r3, r0
      }
 8010d32:	4618      	mov	r0, r3
 8010d34:	3708      	adds	r7, #8
 8010d36:	46bd      	mov	sp, r7
 8010d38:	bd80      	pop	{r7, pc}

08010d3a <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EE3getEv>:

      /// Return the stored pointer.
      _GLIBCXX23_CONSTEXPR
      pointer
      get() const noexcept
 8010d3a:	b580      	push	{r7, lr}
 8010d3c:	b082      	sub	sp, #8
 8010d3e:	af00      	add	r7, sp, #0
 8010d40:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 8010d42:	687b      	ldr	r3, [r7, #4]
 8010d44:	4618      	mov	r0, r3
 8010d46:	f000 f805 	bl	8010d54 <_ZNKSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE6_M_ptrEv>
 8010d4a:	4603      	mov	r3, r0
 8010d4c:	4618      	mov	r0, r3
 8010d4e:	3708      	adds	r7, #8
 8010d50:	46bd      	mov	sp, r7
 8010d52:	bd80      	pop	{r7, pc}

08010d54 <_ZNKSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer    _M_ptr() const noexcept { return std::get<0>(_M_t); }
 8010d54:	b580      	push	{r7, lr}
 8010d56:	b082      	sub	sp, #8
 8010d58:	af00      	add	r7, sp, #0
 8010d5a:	6078      	str	r0, [r7, #4]
 8010d5c:	687b      	ldr	r3, [r7, #4]
 8010d5e:	4618      	mov	r0, r3
 8010d60:	f000 f806 	bl	8010d70 <_ZSt3getILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>
 8010d64:	4603      	mov	r3, r0
 8010d66:	681b      	ldr	r3, [r3, #0]
 8010d68:	4618      	mov	r0, r3
 8010d6a:	3708      	adds	r7, #8
 8010d6c:	46bd      	mov	sp, r7
 8010d6e:	bd80      	pop	{r7, pc}

08010d70 <_ZSt3getILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>:
    { return std::__get_helper<__i>(__t); }

  /// Return a const reference to the ith element of a const tuple.
  template<size_t __i, typename... _Elements>
    constexpr const __tuple_element_t<__i, tuple<_Elements...>>&
    get(const tuple<_Elements...>& __t) noexcept
 8010d70:	b580      	push	{r7, lr}
 8010d72:	b082      	sub	sp, #8
 8010d74:	af00      	add	r7, sp, #0
 8010d76:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8010d78:	687b      	ldr	r3, [r7, #4]
 8010d7a:	4618      	mov	r0, r3
 8010d7c:	f000 f805 	bl	8010d8a <_ZSt12__get_helperILj0EP19AbstractCANProviderJSt14default_deleteIS0_EEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>
 8010d80:	4603      	mov	r3, r0
 8010d82:	4618      	mov	r0, r3
 8010d84:	3708      	adds	r7, #8
 8010d86:	46bd      	mov	sp, r7
 8010d88:	bd80      	pop	{r7, pc}

08010d8a <_ZSt12__get_helperILj0EP19AbstractCANProviderJSt14default_deleteIS0_EEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8010d8a:	b580      	push	{r7, lr}
 8010d8c:	b082      	sub	sp, #8
 8010d8e:	af00      	add	r7, sp, #0
 8010d90:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8010d92:	6878      	ldr	r0, [r7, #4]
 8010d94:	f000 f805 	bl	8010da2 <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEE7_M_headERKS4_>
 8010d98:	4603      	mov	r3, r0
 8010d9a:	4618      	mov	r0, r3
 8010d9c:	3708      	adds	r7, #8
 8010d9e:	46bd      	mov	sp, r7
 8010da0:	bd80      	pop	{r7, pc}

08010da2 <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEE7_M_headERKS4_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8010da2:	b580      	push	{r7, lr}
 8010da4:	b082      	sub	sp, #8
 8010da6:	af00      	add	r7, sp, #0
 8010da8:	6078      	str	r0, [r7, #4]
 8010daa:	687b      	ldr	r3, [r7, #4]
 8010dac:	4618      	mov	r0, r3
 8010dae:	f000 f805 	bl	8010dbc <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EE7_M_headERKS2_>
 8010db2:	4603      	mov	r3, r0
 8010db4:	4618      	mov	r0, r3
 8010db6:	3708      	adds	r7, #8
 8010db8:	46bd      	mov	sp, r7
 8010dba:	bd80      	pop	{r7, pc}

08010dbc <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EE7_M_headERKS2_>:
      _M_head(const _Head_base& __b) noexcept { return __b._M_head_impl; }
 8010dbc:	b480      	push	{r7}
 8010dbe:	b083      	sub	sp, #12
 8010dc0:	af00      	add	r7, sp, #0
 8010dc2:	6078      	str	r0, [r7, #4]
 8010dc4:	687b      	ldr	r3, [r7, #4]
 8010dc6:	4618      	mov	r0, r3
 8010dc8:	370c      	adds	r7, #12
 8010dca:	46bd      	mov	sp, r7
 8010dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dd0:	4770      	bx	lr

08010dd2 <_Z16fdcan_dlc_to_lenm>:
    FDCAN_DLC_BYTES_64,
    FDCAN_DLC_BYTES_64,
    FDCAN_DLC_BYTES_64,
};

size_t fdcan_dlc_to_len(uint32_t dlc) {
 8010dd2:	b480      	push	{r7}
 8010dd4:	b085      	sub	sp, #20
 8010dd6:	af00      	add	r7, sp, #0
 8010dd8:	6078      	str	r0, [r7, #4]
    auto dlc_index = (uint8_t)(dlc / 65536);
 8010dda:	687b      	ldr	r3, [r7, #4]
 8010ddc:	0c1b      	lsrs	r3, r3, #16
 8010dde:	73fb      	strb	r3, [r7, #15]
    if (dlc_index <= 8) {
 8010de0:	7bfb      	ldrb	r3, [r7, #15]
 8010de2:	2b08      	cmp	r3, #8
 8010de4:	d801      	bhi.n	8010dea <_Z16fdcan_dlc_to_lenm+0x18>
        return dlc_index;
 8010de6:	7bfb      	ldrb	r3, [r7, #15]
 8010de8:	e009      	b.n	8010dfe <_Z16fdcan_dlc_to_lenm+0x2c>
    }
    if (dlc_index <= 12) {
 8010dea:	7bfb      	ldrb	r3, [r7, #15]
 8010dec:	2b0c      	cmp	r3, #12
 8010dee:	d803      	bhi.n	8010df8 <_Z16fdcan_dlc_to_lenm+0x26>
        return 8 + 4 * (dlc_index - 8);
 8010df0:	7bfb      	ldrb	r3, [r7, #15]
 8010df2:	3b06      	subs	r3, #6
 8010df4:	009b      	lsls	r3, r3, #2
 8010df6:	e002      	b.n	8010dfe <_Z16fdcan_dlc_to_lenm+0x2c>
    }
    return 32 + 16 * (dlc_index - 13);
 8010df8:	7bfb      	ldrb	r3, [r7, #15]
 8010dfa:	3b0b      	subs	r3, #11
 8010dfc:	011b      	lsls	r3, r3, #4
}
 8010dfe:	4618      	mov	r0, r3
 8010e00:	3714      	adds	r7, #20
 8010e02:	46bd      	mov	sp, r7
 8010e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e08:	4770      	bx	lr
	...

08010e0c <_ZL12delay_cyclest>:
       bne     .L3               // 1 + 1-3 такта, в среднем 2(3?)
     *
     * Всего 5 тактов на цикл + 8 в начале.
     */

    uint8_t real_cycles = (cycles - 8) / 5;
 8010e0c:	f1a0 0308 	sub.w	r3, r0, #8
 8010e10:	4a07      	ldr	r2, [pc, #28]	@ (8010e30 <_ZL12delay_cyclest+0x24>)
 8010e12:	fb82 1203 	smull	r1, r2, r2, r3
 8010e16:	17db      	asrs	r3, r3, #31
 8010e18:	ebc3 0362 	rsb	r3, r3, r2, asr #1
    while (real_cycles--) {
 8010e1c:	f013 03ff 	ands.w	r3, r3, #255	@ 0xff
 8010e20:	d004      	beq.n	8010e2c <_ZL12delay_cyclest+0x20>
        __asm__("nop");
 8010e22:	bf00      	nop
    while (real_cycles--) {
 8010e24:	3b01      	subs	r3, #1
 8010e26:	f013 03ff 	ands.w	r3, r3, #255	@ 0xff
 8010e2a:	d1fa      	bne.n	8010e22 <_ZL12delay_cyclest+0x16>
    }
}
 8010e2c:	4770      	bx	lr
 8010e2e:	bf00      	nop
 8010e30:	66666667 	.word	0x66666667

08010e34 <_ZN5G4CAN10len_to_dlcEj>:
#if (defined(STM32G474xx) || defined(STM32_G)) && defined(HAL_FDCAN_MODULE_ENABLED)
#include <cstring>

#include <cyphal/providers/FDCAN_generic.h>

uint32_t G4CAN::len_to_dlc(size_t len) {
 8010e34:	b480      	push	{r7}
 8010e36:	b083      	sub	sp, #12
 8010e38:	af00      	add	r7, sp, #0
 8010e3a:	6078      	str	r0, [r7, #4]
 8010e3c:	6039      	str	r1, [r7, #0]
    return CanardFDCANLengthToDLC[len];
 8010e3e:	4a05      	ldr	r2, [pc, #20]	@ (8010e54 <_ZN5G4CAN10len_to_dlcEj+0x20>)
 8010e40:	683b      	ldr	r3, [r7, #0]
 8010e42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8010e46:	4618      	mov	r0, r3
 8010e48:	370c      	adds	r7, #12
 8010e4a:	46bd      	mov	sp, r7
 8010e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e50:	4770      	bx	lr
 8010e52:	bf00      	nop
 8010e54:	08018bb8 	.word	0x08018bb8

08010e58 <_ZN5G4CAN10dlc_to_lenEm>:

size_t G4CAN::dlc_to_len(uint32_t dlc) {
 8010e58:	b580      	push	{r7, lr}
 8010e5a:	b082      	sub	sp, #8
 8010e5c:	af00      	add	r7, sp, #0
 8010e5e:	6078      	str	r0, [r7, #4]
 8010e60:	6039      	str	r1, [r7, #0]
    return fdcan_dlc_to_len(dlc);
 8010e62:	6838      	ldr	r0, [r7, #0]
 8010e64:	f7ff ffb5 	bl	8010dd2 <_Z16fdcan_dlc_to_lenm>
 8010e68:	4603      	mov	r3, r0
}
 8010e6a:	4618      	mov	r0, r3
 8010e6c:	3708      	adds	r7, #8
 8010e6e:	46bd      	mov	sp, r7
 8010e70:	bd80      	pop	{r7, pc}

08010e72 <_ZN5G4CAN8can_loopEv>:

void G4CAN::can_loop() {
 8010e72:	b580      	push	{r7, lr}
 8010e74:	b086      	sub	sp, #24
 8010e76:	af00      	add	r7, sp, #0
 8010e78:	6078      	str	r0, [r7, #4]
    while (HAL_FDCAN_GetRxFifoFillLevel(handler, FDCAN_RX_FIFO0) != 0) {
 8010e7a:	e017      	b.n	8010eac <_ZN5G4CAN8can_loopEv+0x3a>
        CanardFrame frame;
        bool has_read = read_frame(&frame);
 8010e7c:	687b      	ldr	r3, [r7, #4]
 8010e7e:	681b      	ldr	r3, [r3, #0]
 8010e80:	330c      	adds	r3, #12
 8010e82:	681b      	ldr	r3, [r3, #0]
 8010e84:	f107 0208 	add.w	r2, r7, #8
 8010e88:	4611      	mov	r1, r2
 8010e8a:	6878      	ldr	r0, [r7, #4]
 8010e8c:	4798      	blx	r3
 8010e8e:	4603      	mov	r3, r0
 8010e90:	75fb      	strb	r3, [r7, #23]
        if (!has_read)
 8010e92:	7dfb      	ldrb	r3, [r7, #23]
 8010e94:	f083 0301 	eor.w	r3, r3, #1
 8010e98:	b2db      	uxtb	r3, r3
 8010e9a:	2b00      	cmp	r3, #0
 8010e9c:	d115      	bne.n	8010eca <_ZN5G4CAN8can_loopEv+0x58>
            break;
        process_canard_rx(&frame);
 8010e9e:	687b      	ldr	r3, [r7, #4]
 8010ea0:	f107 0208 	add.w	r2, r7, #8
 8010ea4:	4611      	mov	r1, r2
 8010ea6:	4618      	mov	r0, r3
 8010ea8:	f000 f904 	bl	80110b4 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame>
    while (HAL_FDCAN_GetRxFifoFillLevel(handler, FDCAN_RX_FIFO0) != 0) {
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010eb0:	2140      	movs	r1, #64	@ 0x40
 8010eb2:	4618      	mov	r0, r3
 8010eb4:	f7fa fb9e 	bl	800b5f4 <HAL_FDCAN_GetRxFifoFillLevel>
 8010eb8:	4603      	mov	r3, r0
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	bf14      	ite	ne
 8010ebe:	2301      	movne	r3, #1
 8010ec0:	2300      	moveq	r3, #0
 8010ec2:	b2db      	uxtb	r3, r3
 8010ec4:	2b00      	cmp	r3, #0
 8010ec6:	d1d9      	bne.n	8010e7c <_ZN5G4CAN8can_loopEv+0xa>
 8010ec8:	e000      	b.n	8010ecc <_ZN5G4CAN8can_loopEv+0x5a>
            break;
 8010eca:	bf00      	nop
    }

    process_canard_tx();
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	4618      	mov	r0, r3
 8010ed0:	f000 f944 	bl	801115c <_ZN19AbstractCANProvider17process_canard_txEv>
}
 8010ed4:	bf00      	nop
 8010ed6:	3718      	adds	r7, #24
 8010ed8:	46bd      	mov	sp, r7
 8010eda:	bd80      	pop	{r7, pc}

08010edc <_ZN5G4CAN10read_frameEP11CanardFrame>:

static uint8_t RxData[64] = {};
bool G4CAN::read_frame(CanardFrame* rxf) {
 8010edc:	b580      	push	{r7, lr}
 8010ede:	b08e      	sub	sp, #56	@ 0x38
 8010ee0:	af00      	add	r7, sp, #0
 8010ee2:	6078      	str	r0, [r7, #4]
 8010ee4:	6039      	str	r1, [r7, #0]
    uint32_t rx_fifo = -1;
 8010ee6:	f04f 33ff 	mov.w	r3, #4294967295
 8010eea:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_FDCAN_GetRxFifoFillLevel(handler, FDCAN_RX_FIFO0)) {
 8010eec:	687b      	ldr	r3, [r7, #4]
 8010eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010ef0:	2140      	movs	r1, #64	@ 0x40
 8010ef2:	4618      	mov	r0, r3
 8010ef4:	f7fa fb7e 	bl	800b5f4 <HAL_FDCAN_GetRxFifoFillLevel>
 8010ef8:	4603      	mov	r3, r0
 8010efa:	2b00      	cmp	r3, #0
 8010efc:	bf14      	ite	ne
 8010efe:	2301      	movne	r3, #1
 8010f00:	2300      	moveq	r3, #0
 8010f02:	b2db      	uxtb	r3, r3
 8010f04:	2b00      	cmp	r3, #0
 8010f06:	d002      	beq.n	8010f0e <_ZN5G4CAN10read_frameEP11CanardFrame+0x32>
        rx_fifo = FDCAN_RX_FIFO0;
 8010f08:	2340      	movs	r3, #64	@ 0x40
 8010f0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8010f0c:	e00f      	b.n	8010f2e <_ZN5G4CAN10read_frameEP11CanardFrame+0x52>
    } else if (HAL_FDCAN_GetRxFifoFillLevel(handler, FDCAN_RX_FIFO1)) {
 8010f0e:	687b      	ldr	r3, [r7, #4]
 8010f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010f12:	2141      	movs	r1, #65	@ 0x41
 8010f14:	4618      	mov	r0, r3
 8010f16:	f7fa fb6d 	bl	800b5f4 <HAL_FDCAN_GetRxFifoFillLevel>
 8010f1a:	4603      	mov	r3, r0
 8010f1c:	2b00      	cmp	r3, #0
 8010f1e:	bf14      	ite	ne
 8010f20:	2301      	movne	r3, #1
 8010f22:	2300      	moveq	r3, #0
 8010f24:	b2db      	uxtb	r3, r3
 8010f26:	2b00      	cmp	r3, #0
 8010f28:	d001      	beq.n	8010f2e <_ZN5G4CAN10read_frameEP11CanardFrame+0x52>
        rx_fifo = FDCAN_RX_FIFO1;
 8010f2a:	2341      	movs	r3, #65	@ 0x41
 8010f2c:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if (rx_fifo == (uint32_t)-1) {
 8010f2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010f34:	d101      	bne.n	8010f3a <_ZN5G4CAN10read_frameEP11CanardFrame+0x5e>
        return false;
 8010f36:	2300      	movs	r3, #0
 8010f38:	e02e      	b.n	8010f98 <_ZN5G4CAN10read_frameEP11CanardFrame+0xbc>
    }

    FDCAN_RxHeaderTypeDef RxHeader = {};
 8010f3a:	f107 030c 	add.w	r3, r7, #12
 8010f3e:	2228      	movs	r2, #40	@ 0x28
 8010f40:	2100      	movs	r1, #0
 8010f42:	4618      	mov	r0, r3
 8010f44:	f003 fd7d 	bl	8014a42 <memset>
    if (HAL_FDCAN_GetRxMessage(handler, rx_fifo, &RxHeader, RxData) != HAL_OK) {
 8010f48:	687b      	ldr	r3, [r7, #4]
 8010f4a:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8010f4c:	f107 020c 	add.w	r2, r7, #12
 8010f50:	4b13      	ldr	r3, [pc, #76]	@ (8010fa0 <_ZN5G4CAN10read_frameEP11CanardFrame+0xc4>)
 8010f52:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8010f54:	f7fa fa74 	bl	800b440 <HAL_FDCAN_GetRxMessage>
 8010f58:	4603      	mov	r3, r0
 8010f5a:	2b00      	cmp	r3, #0
 8010f5c:	bf14      	ite	ne
 8010f5e:	2301      	movne	r3, #1
 8010f60:	2300      	moveq	r3, #0
 8010f62:	b2db      	uxtb	r3, r3
 8010f64:	2b00      	cmp	r3, #0
 8010f66:	d005      	beq.n	8010f74 <_ZN5G4CAN10read_frameEP11CanardFrame+0x98>
        utilities.error_handler();
 8010f68:	687b      	ldr	r3, [r7, #4]
 8010f6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010f6c:	3310      	adds	r3, #16
 8010f6e:	4618      	mov	r0, r3
 8010f70:	f7f7 f8e8 	bl	8008144 <_ZNKSt8functionIFvvEEclEv>
    }

    rxf->extended_can_id = RxHeader.Identifier;
 8010f74:	68fa      	ldr	r2, [r7, #12]
 8010f76:	683b      	ldr	r3, [r7, #0]
 8010f78:	601a      	str	r2, [r3, #0]
    rxf->payload_size = dlc_to_len(RxHeader.DataLength);
 8010f7a:	687b      	ldr	r3, [r7, #4]
 8010f7c:	681b      	ldr	r3, [r3, #0]
 8010f7e:	3304      	adds	r3, #4
 8010f80:	681b      	ldr	r3, [r3, #0]
 8010f82:	69ba      	ldr	r2, [r7, #24]
 8010f84:	4611      	mov	r1, r2
 8010f86:	6878      	ldr	r0, [r7, #4]
 8010f88:	4798      	blx	r3
 8010f8a:	4602      	mov	r2, r0
 8010f8c:	683b      	ldr	r3, [r7, #0]
 8010f8e:	605a      	str	r2, [r3, #4]
    rxf->payload = (void*)RxData;
 8010f90:	683b      	ldr	r3, [r7, #0]
 8010f92:	4a03      	ldr	r2, [pc, #12]	@ (8010fa0 <_ZN5G4CAN10read_frameEP11CanardFrame+0xc4>)
 8010f94:	609a      	str	r2, [r3, #8]
    return true;
 8010f96:	2301      	movs	r3, #1
}
 8010f98:	4618      	mov	r0, r3
 8010f9a:	3738      	adds	r7, #56	@ 0x38
 8010f9c:	46bd      	mov	sp, r7
 8010f9e:	bd80      	pop	{r7, pc}
 8010fa0:	20000980 	.word	0x20000980

08010fa4 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem>:

int G4CAN::write_frame(const CanardTxQueueItem* ti) {
 8010fa4:	b580      	push	{r7, lr}
 8010fa6:	b08c      	sub	sp, #48	@ 0x30
 8010fa8:	af00      	add	r7, sp, #0
 8010faa:	6078      	str	r0, [r7, #4]
 8010fac:	6039      	str	r1, [r7, #0]
    FDCAN_TxHeaderTypeDef TxHeader;

    TxHeader.Identifier = ti->frame.extended_can_id;
 8010fae:	683b      	ldr	r3, [r7, #0]
 8010fb0:	6a1b      	ldr	r3, [r3, #32]
 8010fb2:	60bb      	str	r3, [r7, #8]
    TxHeader.IdType = FDCAN_EXTENDED_ID;
 8010fb4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8010fb8:	60fb      	str	r3, [r7, #12]
    TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8010fba:	2300      	movs	r3, #0
 8010fbc:	613b      	str	r3, [r7, #16]
    TxHeader.DataLength = CanardFDCANLengthToDLC[ti->frame.payload_size];
 8010fbe:	683b      	ldr	r3, [r7, #0]
 8010fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010fc2:	4a2a      	ldr	r2, [pc, #168]	@ (801106c <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0xc8>)
 8010fc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010fc8:	617b      	str	r3, [r7, #20]
    TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8010fca:	2300      	movs	r3, #0
 8010fcc:	61bb      	str	r3, [r7, #24]
    TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 8010fce:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8010fd2:	61fb      	str	r3, [r7, #28]
    TxHeader.FDFormat = FDCAN_FD_CAN;
 8010fd4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8010fd8:	623b      	str	r3, [r7, #32]
    TxHeader.TxEventFifoControl = FDCAN_STORE_TX_EVENTS;
 8010fda:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8010fde:	627b      	str	r3, [r7, #36]	@ 0x24
    TxHeader.MessageMarker = 0x0;
 8010fe0:	2300      	movs	r3, #0
 8010fe2:	62bb      	str	r3, [r7, #40]	@ 0x28

    // all mailboxes should be free -
    // https://forum.opencyphal.org/t/uavcan-v0-found-data-transfer-reversal/1476/6
    // "Reduce the number of enqueued frames to 1" - fix to inner priority inversion
    for (int i = 0; HAL_FDCAN_GetTxFifoFreeLevel(handler) != 3 && i < 3; i++) {
 8010fe4:	2300      	movs	r3, #0
 8010fe6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010fe8:	e006      	b.n	8010ff8 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x54>
        delay_cycles(ONE_FULL_FRAME_CYCLES);
 8010fea:	f44f 70d2 	mov.w	r0, #420	@ 0x1a4
 8010fee:	f7ff ff0d 	bl	8010e0c <_ZL12delay_cyclest>
    for (int i = 0; HAL_FDCAN_GetTxFifoFreeLevel(handler) != 3 && i < 3; i++) {
 8010ff2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ff4:	3301      	adds	r3, #1
 8010ff6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010ff8:	687b      	ldr	r3, [r7, #4]
 8010ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010ffc:	4618      	mov	r0, r3
 8010ffe:	f7fa fb17 	bl	800b630 <HAL_FDCAN_GetTxFifoFreeLevel>
 8011002:	4603      	mov	r3, r0
 8011004:	2b03      	cmp	r3, #3
 8011006:	d004      	beq.n	8011012 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x6e>
 8011008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801100a:	2b02      	cmp	r3, #2
 801100c:	dc01      	bgt.n	8011012 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x6e>
 801100e:	2301      	movs	r3, #1
 8011010:	e000      	b.n	8011014 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x70>
 8011012:	2300      	movs	r3, #0
 8011014:	2b00      	cmp	r3, #0
 8011016:	d1e8      	bne.n	8010fea <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x46>
    } // wait for message to transmit
    if (HAL_FDCAN_GetTxFifoFreeLevel(handler) != 3) {
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801101c:	4618      	mov	r0, r3
 801101e:	f7fa fb07 	bl	800b630 <HAL_FDCAN_GetTxFifoFreeLevel>
 8011022:	4603      	mov	r3, r0
 8011024:	2b03      	cmp	r3, #3
 8011026:	bf14      	ite	ne
 8011028:	2301      	movne	r3, #1
 801102a:	2300      	moveq	r3, #0
 801102c:	b2db      	uxtb	r3, r3
 801102e:	2b00      	cmp	r3, #0
 8011030:	d002      	beq.n	8011038 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x94>
        return -1;
 8011032:	f04f 33ff 	mov.w	r3, #4294967295
 8011036:	e014      	b.n	8011062 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0xbe>
    }

    if (HAL_FDCAN_AddMessageToTxFifoQ(handler, &TxHeader, (uint8_t *)ti->frame.payload) != HAL_OK) {
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 801103c:	683b      	ldr	r3, [r7, #0]
 801103e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8011040:	f107 0308 	add.w	r3, r7, #8
 8011044:	4619      	mov	r1, r3
 8011046:	f7fa f9b7 	bl	800b3b8 <HAL_FDCAN_AddMessageToTxFifoQ>
 801104a:	4603      	mov	r3, r0
 801104c:	2b00      	cmp	r3, #0
 801104e:	bf14      	ite	ne
 8011050:	2301      	movne	r3, #1
 8011052:	2300      	moveq	r3, #0
 8011054:	b2db      	uxtb	r3, r3
 8011056:	2b00      	cmp	r3, #0
 8011058:	d002      	beq.n	8011060 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0xbc>
        return -1;
 801105a:	f04f 33ff 	mov.w	r3, #4294967295
 801105e:	e000      	b.n	8011062 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0xbe>
    }
    return TxHeader.DataLength;
 8011060:	697b      	ldr	r3, [r7, #20]
}
 8011062:	4618      	mov	r0, r3
 8011064:	3730      	adds	r7, #48	@ 0x30
 8011066:	46bd      	mov	sp, r7
 8011068:	bd80      	pop	{r7, pc}
 801106a:	bf00      	nop
 801106c:	08018bb8 	.word	0x08018bb8

08011070 <_ZN5G4CAND1Ev>:
class G4CAN : public AbstractCANProvider {
 8011070:	b580      	push	{r7, lr}
 8011072:	b082      	sub	sp, #8
 8011074:	af00      	add	r7, sp, #0
 8011076:	6078      	str	r0, [r7, #4]
 8011078:	4a05      	ldr	r2, [pc, #20]	@ (8011090 <_ZN5G4CAND1Ev+0x20>)
 801107a:	687b      	ldr	r3, [r7, #4]
 801107c:	601a      	str	r2, [r3, #0]
 801107e:	687b      	ldr	r3, [r7, #4]
 8011080:	4618      	mov	r0, r3
 8011082:	f000 f8b1 	bl	80111e8 <_ZN19AbstractCANProviderD1Ev>
 8011086:	687b      	ldr	r3, [r7, #4]
 8011088:	4618      	mov	r0, r3
 801108a:	3708      	adds	r7, #8
 801108c:	46bd      	mov	sp, r7
 801108e:	bd80      	pop	{r7, pc}
 8011090:	08018cc4 	.word	0x08018cc4

08011094 <_ZN5G4CAND0Ev>:
 8011094:	b580      	push	{r7, lr}
 8011096:	b082      	sub	sp, #8
 8011098:	af00      	add	r7, sp, #0
 801109a:	6078      	str	r0, [r7, #4]
 801109c:	6878      	ldr	r0, [r7, #4]
 801109e:	f7ff ffe7 	bl	8011070 <_ZN5G4CAND1Ev>
 80110a2:	2144      	movs	r1, #68	@ 0x44
 80110a4:	6878      	ldr	r0, [r7, #4]
 80110a6:	f002 fbe8 	bl	801387a <_ZdlPvj>
 80110aa:	687b      	ldr	r3, [r7, #4]
 80110ac:	4618      	mov	r0, r3
 80110ae:	3708      	adds	r7, #8
 80110b0:	46bd      	mov	sp, r7
 80110b2:	bd80      	pop	{r7, pc}

080110b4 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame>:
CanardInstance canard{};

std::unique_ptr<AbstractAllocator> _alloc_ptr;


void AbstractCANProvider::process_canard_rx(CanardFrame* frame) {
 80110b4:	b590      	push	{r4, r7, lr}
 80110b6:	b091      	sub	sp, #68	@ 0x44
 80110b8:	af04      	add	r7, sp, #16
 80110ba:	6078      	str	r0, [r7, #4]
 80110bc:	6039      	str	r1, [r7, #0]
    CanardRxTransfer transfer = {.payload = nullptr};
 80110be:	f107 0310 	add.w	r3, r7, #16
 80110c2:	2200      	movs	r2, #0
 80110c4:	601a      	str	r2, [r3, #0]
 80110c6:	605a      	str	r2, [r3, #4]
 80110c8:	609a      	str	r2, [r3, #8]
 80110ca:	60da      	str	r2, [r3, #12]
 80110cc:	611a      	str	r2, [r3, #16]
 80110ce:	615a      	str	r2, [r3, #20]
    CanardRxSubscription* subscription = nullptr;
 80110d0:	2300      	movs	r3, #0
 80110d2:	60fb      	str	r3, [r7, #12]

    const int8_t accept_result = canardRxAccept(
 80110d4:	687b      	ldr	r3, [r7, #4]
 80110d6:	f103 0420 	add.w	r4, r3, #32
        (CanardInstance* const)&canard,
        utilities.micros_64(),
 80110da:	687b      	ldr	r3, [r7, #4]
 80110dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    const int8_t accept_result = canardRxAccept(
 80110de:	4618      	mov	r0, r3
 80110e0:	f7f7 f846 	bl	8008170 <_ZNKSt8functionIFyvEEclEv>
 80110e4:	4602      	mov	r2, r0
 80110e6:	460b      	mov	r3, r1
 80110e8:	f107 010c 	add.w	r1, r7, #12
 80110ec:	9103      	str	r1, [sp, #12]
 80110ee:	f107 0110 	add.w	r1, r7, #16
 80110f2:	9102      	str	r1, [sp, #8]
 80110f4:	2100      	movs	r1, #0
 80110f6:	9101      	str	r1, [sp, #4]
 80110f8:	6839      	ldr	r1, [r7, #0]
 80110fa:	9100      	str	r1, [sp, #0]
 80110fc:	4620      	mov	r0, r4
 80110fe:	f002 f9d5 	bl	80134ac <canardRxAccept>
 8011102:	4603      	mov	r3, r0
 8011104:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        frame,
        0,
        &transfer,
        &subscription
    );
    if (accept_result == 1) {
 8011108:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 801110c:	2b01      	cmp	r3, #1
 801110e:	d10e      	bne.n	801112e <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0x7a>
        IListener<CanardRxTransfer*>* listener = reinterpret_cast<IListener<CanardRxTransfer*>*>(subscription->user_reference);
 8011110:	68fb      	ldr	r3, [r7, #12]
 8011112:	6a1b      	ldr	r3, [r3, #32]
 8011114:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (listener != nullptr) {
 8011116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011118:	2b00      	cmp	r3, #0
 801111a:	d010      	beq.n	801113e <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0x8a>
            listener->accept(&transfer);
 801111c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801111e:	681b      	ldr	r3, [r3, #0]
 8011120:	681b      	ldr	r3, [r3, #0]
 8011122:	f107 0210 	add.w	r2, r7, #16
 8011126:	4611      	mov	r1, r2
 8011128:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801112a:	4798      	blx	r3
 801112c:	e007      	b.n	801113e <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0x8a>
        }
    }
    else if (accept_result == 0 || accept_result > 1) {
 801112e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8011132:	2b00      	cmp	r3, #0
 8011134:	d00e      	beq.n	8011154 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0xa0>
 8011136:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 801113a:	2b01      	cmp	r3, #1
 801113c:	dc0a      	bgt.n	8011154 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0xa0>
        // The received frame is either invalid or it's a non-last frame of a multi-frame transfer.
        return;
    }

    if (transfer.payload != nullptr) {
 801113e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011140:	2b00      	cmp	r3, #0
 8011142:	d008      	beq.n	8011156 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0xa2>
        canard.memory_free(&canard, transfer.payload);
 8011144:	687b      	ldr	r3, [r7, #4]
 8011146:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011148:	687a      	ldr	r2, [r7, #4]
 801114a:	3220      	adds	r2, #32
 801114c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801114e:	4610      	mov	r0, r2
 8011150:	4798      	blx	r3
 8011152:	e000      	b.n	8011156 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0xa2>
        return;
 8011154:	bf00      	nop
    }
}
 8011156:	3734      	adds	r7, #52	@ 0x34
 8011158:	46bd      	mov	sp, r7
 801115a:	bd90      	pop	{r4, r7, pc}

0801115c <_ZN19AbstractCANProvider17process_canard_txEv>:

void AbstractCANProvider::process_canard_tx() {
 801115c:	b5b0      	push	{r4, r5, r7, lr}
 801115e:	b084      	sub	sp, #16
 8011160:	af00      	add	r7, sp, #0
 8011162:	6078      	str	r0, [r7, #4]
    // Look at top of the TX queue of individual CAN frames
    while (queue.size != 0) {
 8011164:	e036      	b.n	80111d4 <_ZN19AbstractCANProvider17process_canard_txEv+0x78>
        const CanardTxQueueItem* ti = canardTxPeek(&queue);
 8011166:	687b      	ldr	r3, [r7, #4]
 8011168:	330c      	adds	r3, #12
 801116a:	4618      	mov	r0, r3
 801116c:	f002 f968 	bl	8013440 <canardTxPeek>
 8011170:	60f8      	str	r0, [r7, #12]

        if (0U == ti->tx_deadline_usec || ti->tx_deadline_usec > utilities.micros_64()) {
 8011172:	68fb      	ldr	r3, [r7, #12]
 8011174:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8011178:	4313      	orrs	r3, r2
 801117a:	d00c      	beq.n	8011196 <_ZN19AbstractCANProvider17process_canard_txEv+0x3a>
 801117c:	68fb      	ldr	r3, [r7, #12]
 801117e:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8011182:	687b      	ldr	r3, [r7, #4]
 8011184:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011186:	4618      	mov	r0, r3
 8011188:	f7f6 fff2 	bl	8008170 <_ZNKSt8functionIFyvEEclEv>
 801118c:	4602      	mov	r2, r0
 801118e:	460b      	mov	r3, r1
 8011190:	42a2      	cmp	r2, r4
 8011192:	41ab      	sbcs	r3, r5
 8011194:	d201      	bcs.n	801119a <_ZN19AbstractCANProvider17process_canard_txEv+0x3e>
 8011196:	2301      	movs	r3, #1
 8011198:	e000      	b.n	801119c <_ZN19AbstractCANProvider17process_canard_txEv+0x40>
 801119a:	2300      	movs	r3, #0
 801119c:	2b00      	cmp	r3, #0
 801119e:	d00a      	beq.n	80111b6 <_ZN19AbstractCANProvider17process_canard_txEv+0x5a>
            int written = write_frame(ti);
 80111a0:	687b      	ldr	r3, [r7, #4]
 80111a2:	681b      	ldr	r3, [r3, #0]
 80111a4:	3310      	adds	r3, #16
 80111a6:	681b      	ldr	r3, [r3, #0]
 80111a8:	68f9      	ldr	r1, [r7, #12]
 80111aa:	6878      	ldr	r0, [r7, #4]
 80111ac:	4798      	blx	r3
 80111ae:	60b8      	str	r0, [r7, #8]
            if (written < 0) {
 80111b0:	68bb      	ldr	r3, [r7, #8]
 80111b2:	2b00      	cmp	r3, #0
 80111b4:	db13      	blt.n	80111de <_ZN19AbstractCANProvider17process_canard_txEv+0x82>
                break;
            }
        }
        // After the frame is transmitted or if it has timed out while waiting,
        // pop it from the queue and deallocate:
        canard.memory_free(&canard, canardTxPop(&queue, ti));
 80111b6:	687b      	ldr	r3, [r7, #4]
 80111b8:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 80111ba:	687b      	ldr	r3, [r7, #4]
 80111bc:	f103 0520 	add.w	r5, r3, #32
 80111c0:	687b      	ldr	r3, [r7, #4]
 80111c2:	330c      	adds	r3, #12
 80111c4:	68f9      	ldr	r1, [r7, #12]
 80111c6:	4618      	mov	r0, r3
 80111c8:	f002 f94f 	bl	801346a <canardTxPop>
 80111cc:	4603      	mov	r3, r0
 80111ce:	4619      	mov	r1, r3
 80111d0:	4628      	mov	r0, r5
 80111d2:	47a0      	blx	r4
    while (queue.size != 0) {
 80111d4:	687b      	ldr	r3, [r7, #4]
 80111d6:	695b      	ldr	r3, [r3, #20]
 80111d8:	2b00      	cmp	r3, #0
 80111da:	d1c4      	bne.n	8011166 <_ZN19AbstractCANProvider17process_canard_txEv+0xa>
    }
}
 80111dc:	e000      	b.n	80111e0 <_ZN19AbstractCANProvider17process_canard_txEv+0x84>
                break;
 80111de:	bf00      	nop
}
 80111e0:	bf00      	nop
 80111e2:	3710      	adds	r7, #16
 80111e4:	46bd      	mov	sp, r7
 80111e6:	bdb0      	pop	{r4, r5, r7, pc}

080111e8 <_ZN19AbstractCANProviderD1Ev>:

AbstractCANProvider::~AbstractCANProvider() {
 80111e8:	b480      	push	{r7}
 80111ea:	b083      	sub	sp, #12
 80111ec:	af00      	add	r7, sp, #0
 80111ee:	6078      	str	r0, [r7, #4]
 80111f0:	4a04      	ldr	r2, [pc, #16]	@ (8011204 <_ZN19AbstractCANProviderD1Ev+0x1c>)
 80111f2:	687b      	ldr	r3, [r7, #4]
 80111f4:	601a      	str	r2, [r3, #0]

}
 80111f6:	687b      	ldr	r3, [r7, #4]
 80111f8:	4618      	mov	r0, r3
 80111fa:	370c      	adds	r7, #12
 80111fc:	46bd      	mov	sp, r7
 80111fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011202:	4770      	bx	lr
 8011204:	08018ce8 	.word	0x08018ce8

08011208 <_Z41__static_initialization_and_destruction_0ii>:
 8011208:	b580      	push	{r7, lr}
 801120a:	b082      	sub	sp, #8
 801120c:	af00      	add	r7, sp, #0
 801120e:	6078      	str	r0, [r7, #4]
 8011210:	6039      	str	r1, [r7, #0]
std::unique_ptr<AbstractAllocator> _alloc_ptr;
 8011212:	687b      	ldr	r3, [r7, #4]
 8011214:	2b00      	cmp	r3, #0
 8011216:	d107      	bne.n	8011228 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8011218:	683b      	ldr	r3, [r7, #0]
 801121a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801121e:	4293      	cmp	r3, r2
 8011220:	d102      	bne.n	8011228 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8011222:	4803      	ldr	r0, [pc, #12]	@ (8011230 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8011224:	f000 f806 	bl	8011234 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EED1Ev>
}
 8011228:	bf00      	nop
 801122a:	3708      	adds	r7, #8
 801122c:	46bd      	mov	sp, r7
 801122e:	bd80      	pop	{r7, pc}
 8011230:	200009c0 	.word	0x200009c0

08011234 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EED1Ev>:
      ~unique_ptr() noexcept
 8011234:	b590      	push	{r4, r7, lr}
 8011236:	b085      	sub	sp, #20
 8011238:	af00      	add	r7, sp, #0
 801123a:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 801123c:	687b      	ldr	r3, [r7, #4]
 801123e:	4618      	mov	r0, r3
 8011240:	f7f7 fef2 	bl	8009028 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8011244:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 8011246:	68fb      	ldr	r3, [r7, #12]
 8011248:	681b      	ldr	r3, [r3, #0]
 801124a:	2b00      	cmp	r3, #0
 801124c:	d00c      	beq.n	8011268 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 801124e:	6878      	ldr	r0, [r7, #4]
 8011250:	f7f7 fdae 	bl	8008db0 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE11get_deleterEv>
 8011254:	4604      	mov	r4, r0
 8011256:	68f8      	ldr	r0, [r7, #12]
 8011258:	f7f7 fe45 	bl	8008ee6 <_ZSt4moveIRP17AbstractAllocatorEONSt16remove_referenceIT_E4typeEOS4_>
 801125c:	4603      	mov	r3, r0
 801125e:	681b      	ldr	r3, [r3, #0]
 8011260:	4619      	mov	r1, r3
 8011262:	4620      	mov	r0, r4
 8011264:	f7f7 feed 	bl	8009042 <_ZNKSt14default_deleteI17AbstractAllocatorEclEPS0_>
	__ptr = pointer();
 8011268:	68fb      	ldr	r3, [r7, #12]
 801126a:	2200      	movs	r2, #0
 801126c:	601a      	str	r2, [r3, #0]
      }
 801126e:	687b      	ldr	r3, [r7, #4]
 8011270:	4618      	mov	r0, r3
 8011272:	3714      	adds	r7, #20
 8011274:	46bd      	mov	sp, r7
 8011276:	bd90      	pop	{r4, r7, pc}

08011278 <_GLOBAL__sub_I_queue>:
 8011278:	b580      	push	{r7, lr}
 801127a:	af00      	add	r7, sp, #0
 801127c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8011280:	2001      	movs	r0, #1
 8011282:	f7ff ffc1 	bl	8011208 <_Z41__static_initialization_and_destruction_0ii>
 8011286:	bd80      	pop	{r7, pc}

08011288 <_GLOBAL__sub_D_queue>:
 8011288:	b580      	push	{r7, lr}
 801128a:	af00      	add	r7, sp, #0
 801128c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8011290:	2000      	movs	r0, #0
 8011292:	f7ff ffb9 	bl	8011208 <_Z41__static_initialization_and_destruction_0ii>
 8011296:	bd80      	pop	{r7, pc}

08011298 <cavlFindExtremum>:
static inline void cavlRemove(Cavl** const root, const Cavl* const node);

/// Return the min-/max-valued node stored in the tree, depending on the flag. This is an extremely fast query.
/// Returns NULL iff the argument is NULL (i.e., the tree is empty). The worst-case complexity is O(log n).
static inline Cavl* cavlFindExtremum(Cavl* const root, const bool maximum)
{
 8011298:	b480      	push	{r7}
 801129a:	b085      	sub	sp, #20
 801129c:	af00      	add	r7, sp, #0
 801129e:	6078      	str	r0, [r7, #4]
 80112a0:	460b      	mov	r3, r1
 80112a2:	70fb      	strb	r3, [r7, #3]
    Cavl* result = NULL;
 80112a4:	2300      	movs	r3, #0
 80112a6:	60fb      	str	r3, [r7, #12]
    Cavl* c      = root;
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	60bb      	str	r3, [r7, #8]
    while (c != NULL)
 80112ac:	e007      	b.n	80112be <cavlFindExtremum+0x26>
    {
        result = c;
 80112ae:	68bb      	ldr	r3, [r7, #8]
 80112b0:	60fb      	str	r3, [r7, #12]
        c      = c->lr[maximum];
 80112b2:	78fb      	ldrb	r3, [r7, #3]
 80112b4:	68ba      	ldr	r2, [r7, #8]
 80112b6:	009b      	lsls	r3, r3, #2
 80112b8:	4413      	add	r3, r2
 80112ba:	685b      	ldr	r3, [r3, #4]
 80112bc:	60bb      	str	r3, [r7, #8]
    while (c != NULL)
 80112be:	68bb      	ldr	r3, [r7, #8]
 80112c0:	2b00      	cmp	r3, #0
 80112c2:	d1f4      	bne.n	80112ae <cavlFindExtremum+0x16>
    }
    return result;
 80112c4:	68fb      	ldr	r3, [r7, #12]
}
 80112c6:	4618      	mov	r0, r3
 80112c8:	3714      	adds	r7, #20
 80112ca:	46bd      	mov	sp, r7
 80112cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112d0:	4770      	bx	lr
	...

080112d4 <cavlPrivateRotate>:
// ----------------------------------------     END OF PUBLIC API SECTION      ----------------------------------------
// ----------------------------------------      POLICE LINE DO NOT CROSS      ----------------------------------------

/// INTERNAL USE ONLY. Makes the '!r' child of node 'x' its parent; i.e., rotates 'x' toward 'r'.
static inline void cavlPrivateRotate(Cavl* const x, const bool r)
{
 80112d4:	b580      	push	{r7, lr}
 80112d6:	b084      	sub	sp, #16
 80112d8:	af00      	add	r7, sp, #0
 80112da:	6078      	str	r0, [r7, #4]
 80112dc:	460b      	mov	r3, r1
 80112de:	70fb      	strb	r3, [r7, #3]
    CAVL_ASSERT((x != NULL) && (x->lr[!r] != NULL) && ((x->bf >= -1) && (x->bf <= +1)));
 80112e0:	687b      	ldr	r3, [r7, #4]
 80112e2:	2b00      	cmp	r3, #0
 80112e4:	d014      	beq.n	8011310 <cavlPrivateRotate+0x3c>
 80112e6:	78fb      	ldrb	r3, [r7, #3]
 80112e8:	f083 0301 	eor.w	r3, r3, #1
 80112ec:	b2db      	uxtb	r3, r3
 80112ee:	687a      	ldr	r2, [r7, #4]
 80112f0:	009b      	lsls	r3, r3, #2
 80112f2:	4413      	add	r3, r2
 80112f4:	685b      	ldr	r3, [r3, #4]
 80112f6:	2b00      	cmp	r3, #0
 80112f8:	d00a      	beq.n	8011310 <cavlPrivateRotate+0x3c>
 80112fa:	687b      	ldr	r3, [r7, #4]
 80112fc:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8011300:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011304:	db04      	blt.n	8011310 <cavlPrivateRotate+0x3c>
 8011306:	687b      	ldr	r3, [r7, #4]
 8011308:	f993 300c 	ldrsb.w	r3, [r3, #12]
 801130c:	2b01      	cmp	r3, #1
 801130e:	dd05      	ble.n	801131c <cavlPrivateRotate+0x48>
 8011310:	4b2a      	ldr	r3, [pc, #168]	@ (80113bc <cavlPrivateRotate+0xe8>)
 8011312:	4a2b      	ldr	r2, [pc, #172]	@ (80113c0 <cavlPrivateRotate+0xec>)
 8011314:	2162      	movs	r1, #98	@ 0x62
 8011316:	482b      	ldr	r0, [pc, #172]	@ (80113c4 <cavlPrivateRotate+0xf0>)
 8011318:	f002 fad8 	bl	80138cc <__assert_func>
    Cavl* const z = x->lr[!r];
 801131c:	78fb      	ldrb	r3, [r7, #3]
 801131e:	f083 0301 	eor.w	r3, r3, #1
 8011322:	b2db      	uxtb	r3, r3
 8011324:	687a      	ldr	r2, [r7, #4]
 8011326:	009b      	lsls	r3, r3, #2
 8011328:	4413      	add	r3, r2
 801132a:	685b      	ldr	r3, [r3, #4]
 801132c:	60fb      	str	r3, [r7, #12]
    if (x->up != NULL)
 801132e:	687b      	ldr	r3, [r7, #4]
 8011330:	681b      	ldr	r3, [r3, #0]
 8011332:	2b00      	cmp	r3, #0
 8011334:	d00e      	beq.n	8011354 <cavlPrivateRotate+0x80>
    {
        x->up->lr[x->up->lr[1] == x] = z;
 8011336:	687b      	ldr	r3, [r7, #4]
 8011338:	681a      	ldr	r2, [r3, #0]
 801133a:	687b      	ldr	r3, [r7, #4]
 801133c:	681b      	ldr	r3, [r3, #0]
 801133e:	689b      	ldr	r3, [r3, #8]
 8011340:	6879      	ldr	r1, [r7, #4]
 8011342:	4299      	cmp	r1, r3
 8011344:	bf0c      	ite	eq
 8011346:	2301      	moveq	r3, #1
 8011348:	2300      	movne	r3, #0
 801134a:	b2db      	uxtb	r3, r3
 801134c:	009b      	lsls	r3, r3, #2
 801134e:	4413      	add	r3, r2
 8011350:	68fa      	ldr	r2, [r7, #12]
 8011352:	605a      	str	r2, [r3, #4]
    }
    z->up     = x->up;
 8011354:	687b      	ldr	r3, [r7, #4]
 8011356:	681a      	ldr	r2, [r3, #0]
 8011358:	68fb      	ldr	r3, [r7, #12]
 801135a:	601a      	str	r2, [r3, #0]
    x->up     = z;
 801135c:	687b      	ldr	r3, [r7, #4]
 801135e:	68fa      	ldr	r2, [r7, #12]
 8011360:	601a      	str	r2, [r3, #0]
    x->lr[!r] = z->lr[r];
 8011362:	78fb      	ldrb	r3, [r7, #3]
 8011364:	78fa      	ldrb	r2, [r7, #3]
 8011366:	f082 0201 	eor.w	r2, r2, #1
 801136a:	b2d2      	uxtb	r2, r2
 801136c:	4610      	mov	r0, r2
 801136e:	68fa      	ldr	r2, [r7, #12]
 8011370:	009b      	lsls	r3, r3, #2
 8011372:	4413      	add	r3, r2
 8011374:	685a      	ldr	r2, [r3, #4]
 8011376:	6879      	ldr	r1, [r7, #4]
 8011378:	0083      	lsls	r3, r0, #2
 801137a:	440b      	add	r3, r1
 801137c:	605a      	str	r2, [r3, #4]
    if (x->lr[!r] != NULL)
 801137e:	78fb      	ldrb	r3, [r7, #3]
 8011380:	f083 0301 	eor.w	r3, r3, #1
 8011384:	b2db      	uxtb	r3, r3
 8011386:	687a      	ldr	r2, [r7, #4]
 8011388:	009b      	lsls	r3, r3, #2
 801138a:	4413      	add	r3, r2
 801138c:	685b      	ldr	r3, [r3, #4]
 801138e:	2b00      	cmp	r3, #0
 8011390:	d009      	beq.n	80113a6 <cavlPrivateRotate+0xd2>
    {
        x->lr[!r]->up = x;
 8011392:	78fb      	ldrb	r3, [r7, #3]
 8011394:	f083 0301 	eor.w	r3, r3, #1
 8011398:	b2db      	uxtb	r3, r3
 801139a:	687a      	ldr	r2, [r7, #4]
 801139c:	009b      	lsls	r3, r3, #2
 801139e:	4413      	add	r3, r2
 80113a0:	685b      	ldr	r3, [r3, #4]
 80113a2:	687a      	ldr	r2, [r7, #4]
 80113a4:	601a      	str	r2, [r3, #0]
    }
    z->lr[r] = x;
 80113a6:	78fb      	ldrb	r3, [r7, #3]
 80113a8:	68fa      	ldr	r2, [r7, #12]
 80113aa:	009b      	lsls	r3, r3, #2
 80113ac:	4413      	add	r3, r2
 80113ae:	687a      	ldr	r2, [r7, #4]
 80113b0:	605a      	str	r2, [r3, #4]
}
 80113b2:	bf00      	nop
 80113b4:	3710      	adds	r7, #16
 80113b6:	46bd      	mov	sp, r7
 80113b8:	bd80      	pop	{r7, pc}
 80113ba:	bf00      	nop
 80113bc:	08018030 	.word	0x08018030
 80113c0:	08019070 	.word	0x08019070
 80113c4:	08018078 	.word	0x08018078

080113c8 <cavlPrivateAdjustBalance>:

/// INTERNAL USE ONLY.
/// Accepts a node and how its balance factor needs to be changed -- either +1 or -1.
/// Returns the new node to replace the old one if tree rotation took place, same node otherwise.
static inline Cavl* cavlPrivateAdjustBalance(Cavl* const x, const bool increment)
{
 80113c8:	b580      	push	{r7, lr}
 80113ca:	b086      	sub	sp, #24
 80113cc:	af00      	add	r7, sp, #0
 80113ce:	6078      	str	r0, [r7, #4]
 80113d0:	460b      	mov	r3, r1
 80113d2:	70fb      	strb	r3, [r7, #3]
    CAVL_ASSERT((x != NULL) && ((x->bf >= -1) && (x->bf <= +1)));
 80113d4:	687b      	ldr	r3, [r7, #4]
 80113d6:	2b00      	cmp	r3, #0
 80113d8:	d00a      	beq.n	80113f0 <cavlPrivateAdjustBalance+0x28>
 80113da:	687b      	ldr	r3, [r7, #4]
 80113dc:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80113e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80113e4:	db04      	blt.n	80113f0 <cavlPrivateAdjustBalance+0x28>
 80113e6:	687b      	ldr	r3, [r7, #4]
 80113e8:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80113ec:	2b01      	cmp	r3, #1
 80113ee:	dd05      	ble.n	80113fc <cavlPrivateAdjustBalance+0x34>
 80113f0:	4b61      	ldr	r3, [pc, #388]	@ (8011578 <cavlPrivateAdjustBalance+0x1b0>)
 80113f2:	4a62      	ldr	r2, [pc, #392]	@ (801157c <cavlPrivateAdjustBalance+0x1b4>)
 80113f4:	2177      	movs	r1, #119	@ 0x77
 80113f6:	4862      	ldr	r0, [pc, #392]	@ (8011580 <cavlPrivateAdjustBalance+0x1b8>)
 80113f8:	f002 fa68 	bl	80138cc <__assert_func>
    Cavl*        out    = x;
 80113fc:	687b      	ldr	r3, [r7, #4]
 80113fe:	617b      	str	r3, [r7, #20]
    const int8_t new_bf = (int8_t) (x->bf + (increment ? +1 : -1));
 8011400:	687b      	ldr	r3, [r7, #4]
 8011402:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8011406:	b2db      	uxtb	r3, r3
 8011408:	78fa      	ldrb	r2, [r7, #3]
 801140a:	2a00      	cmp	r2, #0
 801140c:	d001      	beq.n	8011412 <cavlPrivateAdjustBalance+0x4a>
 801140e:	2201      	movs	r2, #1
 8011410:	e000      	b.n	8011414 <cavlPrivateAdjustBalance+0x4c>
 8011412:	22ff      	movs	r2, #255	@ 0xff
 8011414:	4413      	add	r3, r2
 8011416:	b2db      	uxtb	r3, r3
 8011418:	74fb      	strb	r3, [r7, #19]
    if ((new_bf < -1) || (new_bf > 1))
 801141a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801141e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011422:	db04      	blt.n	801142e <cavlPrivateAdjustBalance+0x66>
 8011424:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8011428:	2b01      	cmp	r3, #1
 801142a:	f340 809c 	ble.w	8011566 <cavlPrivateAdjustBalance+0x19e>
    {
        const bool   r    = new_bf < 0;   // bf<0 if left-heavy --> right rotation is needed.
 801142e:	7cfb      	ldrb	r3, [r7, #19]
 8011430:	09db      	lsrs	r3, r3, #7
 8011432:	74bb      	strb	r3, [r7, #18]
        const int8_t sign = r ? +1 : -1;  // Positive if we are rotating right.
 8011434:	7cbb      	ldrb	r3, [r7, #18]
 8011436:	2b00      	cmp	r3, #0
 8011438:	d001      	beq.n	801143e <cavlPrivateAdjustBalance+0x76>
 801143a:	2301      	movs	r3, #1
 801143c:	e001      	b.n	8011442 <cavlPrivateAdjustBalance+0x7a>
 801143e:	f04f 33ff 	mov.w	r3, #4294967295
 8011442:	747b      	strb	r3, [r7, #17]
        Cavl* const  z    = x->lr[!r];
 8011444:	7cbb      	ldrb	r3, [r7, #18]
 8011446:	f083 0301 	eor.w	r3, r3, #1
 801144a:	b2db      	uxtb	r3, r3
 801144c:	687a      	ldr	r2, [r7, #4]
 801144e:	009b      	lsls	r3, r3, #2
 8011450:	4413      	add	r3, r2
 8011452:	685b      	ldr	r3, [r3, #4]
 8011454:	60fb      	str	r3, [r7, #12]
        CAVL_ASSERT(z != NULL);   // Heavy side cannot be empty.
 8011456:	68fb      	ldr	r3, [r7, #12]
 8011458:	2b00      	cmp	r3, #0
 801145a:	d105      	bne.n	8011468 <cavlPrivateAdjustBalance+0xa0>
 801145c:	4b49      	ldr	r3, [pc, #292]	@ (8011584 <cavlPrivateAdjustBalance+0x1bc>)
 801145e:	4a47      	ldr	r2, [pc, #284]	@ (801157c <cavlPrivateAdjustBalance+0x1b4>)
 8011460:	217f      	movs	r1, #127	@ 0x7f
 8011462:	4847      	ldr	r0, [pc, #284]	@ (8011580 <cavlPrivateAdjustBalance+0x1b8>)
 8011464:	f002 fa32 	bl	80138cc <__assert_func>
        if ((z->bf * sign) <= 0)  // Parent and child are heavy on the same side or the child is balanced.
 8011468:	68fb      	ldr	r3, [r7, #12]
 801146a:	f993 300c 	ldrsb.w	r3, [r3, #12]
 801146e:	461a      	mov	r2, r3
 8011470:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8011474:	fb02 f303 	mul.w	r3, r2, r3
 8011478:	2b00      	cmp	r3, #0
 801147a:	dc1c      	bgt.n	80114b6 <cavlPrivateAdjustBalance+0xee>
        {
            out = z;
 801147c:	68fb      	ldr	r3, [r7, #12]
 801147e:	617b      	str	r3, [r7, #20]
            cavlPrivateRotate(x, r);
 8011480:	7cbb      	ldrb	r3, [r7, #18]
 8011482:	4619      	mov	r1, r3
 8011484:	6878      	ldr	r0, [r7, #4]
 8011486:	f7ff ff25 	bl	80112d4 <cavlPrivateRotate>
            if (0 == z->bf)
 801148a:	68fb      	ldr	r3, [r7, #12]
 801148c:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8011490:	2b00      	cmp	r3, #0
 8011492:	d109      	bne.n	80114a8 <cavlPrivateAdjustBalance+0xe0>
            {
                x->bf = (int8_t) (-sign);
 8011494:	7c7b      	ldrb	r3, [r7, #17]
 8011496:	425b      	negs	r3, r3
 8011498:	b2db      	uxtb	r3, r3
 801149a:	b25a      	sxtb	r2, r3
 801149c:	687b      	ldr	r3, [r7, #4]
 801149e:	731a      	strb	r2, [r3, #12]
                z->bf = (int8_t) (+sign);
 80114a0:	68fb      	ldr	r3, [r7, #12]
 80114a2:	7c7a      	ldrb	r2, [r7, #17]
 80114a4:	731a      	strb	r2, [r3, #12]
    {
 80114a6:	e061      	b.n	801156c <cavlPrivateAdjustBalance+0x1a4>
            }
            else
            {
                x->bf = 0;
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	2200      	movs	r2, #0
 80114ac:	731a      	strb	r2, [r3, #12]
                z->bf = 0;
 80114ae:	68fb      	ldr	r3, [r7, #12]
 80114b0:	2200      	movs	r2, #0
 80114b2:	731a      	strb	r2, [r3, #12]
    {
 80114b4:	e05a      	b.n	801156c <cavlPrivateAdjustBalance+0x1a4>
            }
        }
        else  // Otherwise, the child needs to be rotated in the opposite direction first.
        {
            Cavl* const y = z->lr[r];
 80114b6:	7cbb      	ldrb	r3, [r7, #18]
 80114b8:	68fa      	ldr	r2, [r7, #12]
 80114ba:	009b      	lsls	r3, r3, #2
 80114bc:	4413      	add	r3, r2
 80114be:	685b      	ldr	r3, [r3, #4]
 80114c0:	60bb      	str	r3, [r7, #8]
            CAVL_ASSERT(y != NULL);  // Heavy side cannot be empty.
 80114c2:	68bb      	ldr	r3, [r7, #8]
 80114c4:	2b00      	cmp	r3, #0
 80114c6:	d105      	bne.n	80114d4 <cavlPrivateAdjustBalance+0x10c>
 80114c8:	4b2f      	ldr	r3, [pc, #188]	@ (8011588 <cavlPrivateAdjustBalance+0x1c0>)
 80114ca:	4a2c      	ldr	r2, [pc, #176]	@ (801157c <cavlPrivateAdjustBalance+0x1b4>)
 80114cc:	2192      	movs	r1, #146	@ 0x92
 80114ce:	482c      	ldr	r0, [pc, #176]	@ (8011580 <cavlPrivateAdjustBalance+0x1b8>)
 80114d0:	f002 f9fc 	bl	80138cc <__assert_func>
            out = y;
 80114d4:	68bb      	ldr	r3, [r7, #8]
 80114d6:	617b      	str	r3, [r7, #20]
            cavlPrivateRotate(z, !r);
 80114d8:	7cbb      	ldrb	r3, [r7, #18]
 80114da:	2b00      	cmp	r3, #0
 80114dc:	bf14      	ite	ne
 80114de:	2301      	movne	r3, #1
 80114e0:	2300      	moveq	r3, #0
 80114e2:	b2db      	uxtb	r3, r3
 80114e4:	f083 0301 	eor.w	r3, r3, #1
 80114e8:	b2db      	uxtb	r3, r3
 80114ea:	f003 0301 	and.w	r3, r3, #1
 80114ee:	b2db      	uxtb	r3, r3
 80114f0:	4619      	mov	r1, r3
 80114f2:	68f8      	ldr	r0, [r7, #12]
 80114f4:	f7ff feee 	bl	80112d4 <cavlPrivateRotate>
            cavlPrivateRotate(x, r);
 80114f8:	7cbb      	ldrb	r3, [r7, #18]
 80114fa:	4619      	mov	r1, r3
 80114fc:	6878      	ldr	r0, [r7, #4]
 80114fe:	f7ff fee9 	bl	80112d4 <cavlPrivateRotate>
            if ((y->bf * sign) < 0)
 8011502:	68bb      	ldr	r3, [r7, #8]
 8011504:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8011508:	461a      	mov	r2, r3
 801150a:	f997 3011 	ldrsb.w	r3, [r7, #17]
 801150e:	fb02 f303 	mul.w	r3, r2, r3
 8011512:	2b00      	cmp	r3, #0
 8011514:	da09      	bge.n	801152a <cavlPrivateAdjustBalance+0x162>
            {
                x->bf = (int8_t) (+sign);
 8011516:	687b      	ldr	r3, [r7, #4]
 8011518:	7c7a      	ldrb	r2, [r7, #17]
 801151a:	731a      	strb	r2, [r3, #12]
                y->bf = 0;
 801151c:	68bb      	ldr	r3, [r7, #8]
 801151e:	2200      	movs	r2, #0
 8011520:	731a      	strb	r2, [r3, #12]
                z->bf = 0;
 8011522:	68fb      	ldr	r3, [r7, #12]
 8011524:	2200      	movs	r2, #0
 8011526:	731a      	strb	r2, [r3, #12]
    {
 8011528:	e020      	b.n	801156c <cavlPrivateAdjustBalance+0x1a4>
            }
            else if ((y->bf * sign) > 0)
 801152a:	68bb      	ldr	r3, [r7, #8]
 801152c:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8011530:	461a      	mov	r2, r3
 8011532:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8011536:	fb02 f303 	mul.w	r3, r2, r3
 801153a:	2b00      	cmp	r3, #0
 801153c:	dd0c      	ble.n	8011558 <cavlPrivateAdjustBalance+0x190>
            {
                x->bf = 0;
 801153e:	687b      	ldr	r3, [r7, #4]
 8011540:	2200      	movs	r2, #0
 8011542:	731a      	strb	r2, [r3, #12]
                y->bf = 0;
 8011544:	68bb      	ldr	r3, [r7, #8]
 8011546:	2200      	movs	r2, #0
 8011548:	731a      	strb	r2, [r3, #12]
                z->bf = (int8_t) (-sign);
 801154a:	7c7b      	ldrb	r3, [r7, #17]
 801154c:	425b      	negs	r3, r3
 801154e:	b2db      	uxtb	r3, r3
 8011550:	b25a      	sxtb	r2, r3
 8011552:	68fb      	ldr	r3, [r7, #12]
 8011554:	731a      	strb	r2, [r3, #12]
    {
 8011556:	e009      	b.n	801156c <cavlPrivateAdjustBalance+0x1a4>
            }
            else
            {
                x->bf = 0;
 8011558:	687b      	ldr	r3, [r7, #4]
 801155a:	2200      	movs	r2, #0
 801155c:	731a      	strb	r2, [r3, #12]
                z->bf = 0;
 801155e:	68fb      	ldr	r3, [r7, #12]
 8011560:	2200      	movs	r2, #0
 8011562:	731a      	strb	r2, [r3, #12]
    {
 8011564:	e002      	b.n	801156c <cavlPrivateAdjustBalance+0x1a4>
            }
        }
    }
    else
    {
        x->bf = new_bf;  // Balancing not needed, just update the balance factor and call it a day.
 8011566:	687b      	ldr	r3, [r7, #4]
 8011568:	7cfa      	ldrb	r2, [r7, #19]
 801156a:	731a      	strb	r2, [r3, #12]
    }
    return out;
 801156c:	697b      	ldr	r3, [r7, #20]
}
 801156e:	4618      	mov	r0, r3
 8011570:	3718      	adds	r7, #24
 8011572:	46bd      	mov	sp, r7
 8011574:	bd80      	pop	{r7, pc}
 8011576:	bf00      	nop
 8011578:	080180a4 	.word	0x080180a4
 801157c:	08019054 	.word	0x08019054
 8011580:	08018078 	.word	0x08018078
 8011584:	080180d4 	.word	0x080180d4
 8011588:	080180e0 	.word	0x080180e0

0801158c <cavlPrivateRetraceOnGrowth>:

/// INTERNAL USE ONLY.
/// Takes the culprit node (the one that is added); returns NULL or the root of the tree (possibly new one).
/// When adding a new node, set its balance factor to zero and call this function to propagate the changes upward.
static inline Cavl* cavlPrivateRetraceOnGrowth(Cavl* const added)
{
 801158c:	b580      	push	{r7, lr}
 801158e:	b086      	sub	sp, #24
 8011590:	af00      	add	r7, sp, #0
 8011592:	6078      	str	r0, [r7, #4]
    CAVL_ASSERT((added != NULL) && (0 == added->bf));
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	2b00      	cmp	r3, #0
 8011598:	d004      	beq.n	80115a4 <cavlPrivateRetraceOnGrowth+0x18>
 801159a:	687b      	ldr	r3, [r7, #4]
 801159c:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80115a0:	2b00      	cmp	r3, #0
 80115a2:	d005      	beq.n	80115b0 <cavlPrivateRetraceOnGrowth+0x24>
 80115a4:	4b23      	ldr	r3, [pc, #140]	@ (8011634 <cavlPrivateRetraceOnGrowth+0xa8>)
 80115a6:	4a24      	ldr	r2, [pc, #144]	@ (8011638 <cavlPrivateRetraceOnGrowth+0xac>)
 80115a8:	21b5      	movs	r1, #181	@ 0xb5
 80115aa:	4824      	ldr	r0, [pc, #144]	@ (801163c <cavlPrivateRetraceOnGrowth+0xb0>)
 80115ac:	f002 f98e 	bl	80138cc <__assert_func>
    Cavl* c = added;      // Child
 80115b0:	687b      	ldr	r3, [r7, #4]
 80115b2:	617b      	str	r3, [r7, #20]
    Cavl* p = added->up;  // Parent
 80115b4:	687b      	ldr	r3, [r7, #4]
 80115b6:	681b      	ldr	r3, [r3, #0]
 80115b8:	613b      	str	r3, [r7, #16]
    while (p != NULL)
 80115ba:	e023      	b.n	8011604 <cavlPrivateRetraceOnGrowth+0x78>
    {
        const bool r = p->lr[1] == c;  // c is the right child of parent
 80115bc:	693b      	ldr	r3, [r7, #16]
 80115be:	689b      	ldr	r3, [r3, #8]
 80115c0:	697a      	ldr	r2, [r7, #20]
 80115c2:	429a      	cmp	r2, r3
 80115c4:	bf0c      	ite	eq
 80115c6:	2301      	moveq	r3, #1
 80115c8:	2300      	movne	r3, #0
 80115ca:	73fb      	strb	r3, [r7, #15]
        CAVL_ASSERT(p->lr[r] == c);
 80115cc:	7bfb      	ldrb	r3, [r7, #15]
 80115ce:	693a      	ldr	r2, [r7, #16]
 80115d0:	009b      	lsls	r3, r3, #2
 80115d2:	4413      	add	r3, r2
 80115d4:	685b      	ldr	r3, [r3, #4]
 80115d6:	697a      	ldr	r2, [r7, #20]
 80115d8:	429a      	cmp	r2, r3
 80115da:	d005      	beq.n	80115e8 <cavlPrivateRetraceOnGrowth+0x5c>
 80115dc:	4b18      	ldr	r3, [pc, #96]	@ (8011640 <cavlPrivateRetraceOnGrowth+0xb4>)
 80115de:	4a16      	ldr	r2, [pc, #88]	@ (8011638 <cavlPrivateRetraceOnGrowth+0xac>)
 80115e0:	21bb      	movs	r1, #187	@ 0xbb
 80115e2:	4816      	ldr	r0, [pc, #88]	@ (801163c <cavlPrivateRetraceOnGrowth+0xb0>)
 80115e4:	f002 f972 	bl	80138cc <__assert_func>
        c = cavlPrivateAdjustBalance(p, r);
 80115e8:	7bfb      	ldrb	r3, [r7, #15]
 80115ea:	4619      	mov	r1, r3
 80115ec:	6938      	ldr	r0, [r7, #16]
 80115ee:	f7ff feeb 	bl	80113c8 <cavlPrivateAdjustBalance>
 80115f2:	6178      	str	r0, [r7, #20]
        p = c->up;
 80115f4:	697b      	ldr	r3, [r7, #20]
 80115f6:	681b      	ldr	r3, [r3, #0]
 80115f8:	613b      	str	r3, [r7, #16]
        if (0 == c->bf)
 80115fa:	697b      	ldr	r3, [r7, #20]
 80115fc:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8011600:	2b00      	cmp	r3, #0
 8011602:	d003      	beq.n	801160c <cavlPrivateRetraceOnGrowth+0x80>
    while (p != NULL)
 8011604:	693b      	ldr	r3, [r7, #16]
 8011606:	2b00      	cmp	r3, #0
 8011608:	d1d8      	bne.n	80115bc <cavlPrivateRetraceOnGrowth+0x30>
 801160a:	e000      	b.n	801160e <cavlPrivateRetraceOnGrowth+0x82>
        {           // The height change of the subtree made this parent perfectly balanced (as all things should be),
            break;  // hence, the height of the outer subtree is unchanged, so upper balance factors are unchanged.
 801160c:	bf00      	nop
        }
    }
    CAVL_ASSERT(c != NULL);
 801160e:	697b      	ldr	r3, [r7, #20]
 8011610:	2b00      	cmp	r3, #0
 8011612:	d105      	bne.n	8011620 <cavlPrivateRetraceOnGrowth+0x94>
 8011614:	4b0b      	ldr	r3, [pc, #44]	@ (8011644 <cavlPrivateRetraceOnGrowth+0xb8>)
 8011616:	4a08      	ldr	r2, [pc, #32]	@ (8011638 <cavlPrivateRetraceOnGrowth+0xac>)
 8011618:	21c3      	movs	r1, #195	@ 0xc3
 801161a:	4808      	ldr	r0, [pc, #32]	@ (801163c <cavlPrivateRetraceOnGrowth+0xb0>)
 801161c:	f002 f956 	bl	80138cc <__assert_func>
    return (NULL == p) ? c : NULL;  // New root or nothing.
 8011620:	693b      	ldr	r3, [r7, #16]
 8011622:	2b00      	cmp	r3, #0
 8011624:	d101      	bne.n	801162a <cavlPrivateRetraceOnGrowth+0x9e>
 8011626:	697b      	ldr	r3, [r7, #20]
 8011628:	e000      	b.n	801162c <cavlPrivateRetraceOnGrowth+0xa0>
 801162a:	2300      	movs	r3, #0
}
 801162c:	4618      	mov	r0, r3
 801162e:	3718      	adds	r7, #24
 8011630:	46bd      	mov	sp, r7
 8011632:	bd80      	pop	{r7, pc}
 8011634:	080180ec 	.word	0x080180ec
 8011638:	08019038 	.word	0x08019038
 801163c:	08018078 	.word	0x08018078
 8011640:	08018110 	.word	0x08018110
 8011644:	08018120 	.word	0x08018120

08011648 <cavlSearch>:

static inline Cavl* cavlSearch(Cavl** const        root,
                               void* const         user_reference,
                               const CavlPredicate predicate,
                               const CavlFactory   factory)
{
 8011648:	b580      	push	{r7, lr}
 801164a:	b08a      	sub	sp, #40	@ 0x28
 801164c:	af00      	add	r7, sp, #0
 801164e:	60f8      	str	r0, [r7, #12]
 8011650:	60b9      	str	r1, [r7, #8]
 8011652:	607a      	str	r2, [r7, #4]
 8011654:	603b      	str	r3, [r7, #0]
    Cavl* out = NULL;
 8011656:	2300      	movs	r3, #0
 8011658:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((root != NULL) && (predicate != NULL))
 801165a:	68fb      	ldr	r3, [r7, #12]
 801165c:	2b00      	cmp	r3, #0
 801165e:	d065      	beq.n	801172c <cavlSearch+0xe4>
 8011660:	687b      	ldr	r3, [r7, #4]
 8011662:	2b00      	cmp	r3, #0
 8011664:	d062      	beq.n	801172c <cavlSearch+0xe4>
    {
        Cavl*  up = *root;
 8011666:	68fb      	ldr	r3, [r7, #12]
 8011668:	681b      	ldr	r3, [r3, #0]
 801166a:	623b      	str	r3, [r7, #32]
        Cavl** n  = root;
 801166c:	68fb      	ldr	r3, [r7, #12]
 801166e:	61fb      	str	r3, [r7, #28]
        while (*n != NULL)
 8011670:	e02f      	b.n	80116d2 <cavlSearch+0x8a>
        {
            const int8_t cmp = predicate(user_reference, *n);
 8011672:	69fb      	ldr	r3, [r7, #28]
 8011674:	681a      	ldr	r2, [r3, #0]
 8011676:	687b      	ldr	r3, [r7, #4]
 8011678:	4611      	mov	r1, r2
 801167a:	68b8      	ldr	r0, [r7, #8]
 801167c:	4798      	blx	r3
 801167e:	4603      	mov	r3, r0
 8011680:	76fb      	strb	r3, [r7, #27]
            if (0 == cmp)
 8011682:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8011686:	2b00      	cmp	r3, #0
 8011688:	d103      	bne.n	8011692 <cavlSearch+0x4a>
            {
                out = *n;
 801168a:	69fb      	ldr	r3, [r7, #28]
 801168c:	681b      	ldr	r3, [r3, #0]
 801168e:	627b      	str	r3, [r7, #36]	@ 0x24
                break;
 8011690:	e023      	b.n	80116da <cavlSearch+0x92>
            }
            up = *n;
 8011692:	69fb      	ldr	r3, [r7, #28]
 8011694:	681b      	ldr	r3, [r3, #0]
 8011696:	623b      	str	r3, [r7, #32]
            n  = &(*n)->lr[cmp > 0];
 8011698:	69fb      	ldr	r3, [r7, #28]
 801169a:	681a      	ldr	r2, [r3, #0]
 801169c:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80116a0:	2b00      	cmp	r3, #0
 80116a2:	bfcc      	ite	gt
 80116a4:	2301      	movgt	r3, #1
 80116a6:	2300      	movle	r3, #0
 80116a8:	b2db      	uxtb	r3, r3
 80116aa:	009b      	lsls	r3, r3, #2
 80116ac:	4413      	add	r3, r2
 80116ae:	3304      	adds	r3, #4
 80116b0:	61fb      	str	r3, [r7, #28]
            CAVL_ASSERT((NULL == *n) || ((*n)->up == up));
 80116b2:	69fb      	ldr	r3, [r7, #28]
 80116b4:	681b      	ldr	r3, [r3, #0]
 80116b6:	2b00      	cmp	r3, #0
 80116b8:	d00b      	beq.n	80116d2 <cavlSearch+0x8a>
 80116ba:	69fb      	ldr	r3, [r7, #28]
 80116bc:	681b      	ldr	r3, [r3, #0]
 80116be:	681b      	ldr	r3, [r3, #0]
 80116c0:	6a3a      	ldr	r2, [r7, #32]
 80116c2:	429a      	cmp	r2, r3
 80116c4:	d005      	beq.n	80116d2 <cavlSearch+0x8a>
 80116c6:	4b1c      	ldr	r3, [pc, #112]	@ (8011738 <cavlSearch+0xf0>)
 80116c8:	4a1c      	ldr	r2, [pc, #112]	@ (801173c <cavlSearch+0xf4>)
 80116ca:	21db      	movs	r1, #219	@ 0xdb
 80116cc:	481c      	ldr	r0, [pc, #112]	@ (8011740 <cavlSearch+0xf8>)
 80116ce:	f002 f8fd 	bl	80138cc <__assert_func>
        while (*n != NULL)
 80116d2:	69fb      	ldr	r3, [r7, #28]
 80116d4:	681b      	ldr	r3, [r3, #0]
 80116d6:	2b00      	cmp	r3, #0
 80116d8:	d1cb      	bne.n	8011672 <cavlSearch+0x2a>
        }
        if (NULL == out)
 80116da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116dc:	2b00      	cmp	r3, #0
 80116de:	d125      	bne.n	801172c <cavlSearch+0xe4>
        {
            out = (NULL == factory) ? NULL : factory(user_reference);
 80116e0:	683b      	ldr	r3, [r7, #0]
 80116e2:	2b00      	cmp	r3, #0
 80116e4:	d004      	beq.n	80116f0 <cavlSearch+0xa8>
 80116e6:	683b      	ldr	r3, [r7, #0]
 80116e8:	68b8      	ldr	r0, [r7, #8]
 80116ea:	4798      	blx	r3
 80116ec:	4603      	mov	r3, r0
 80116ee:	e000      	b.n	80116f2 <cavlSearch+0xaa>
 80116f0:	2300      	movs	r3, #0
 80116f2:	627b      	str	r3, [r7, #36]	@ 0x24
            if (out != NULL)
 80116f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116f6:	2b00      	cmp	r3, #0
 80116f8:	d018      	beq.n	801172c <cavlSearch+0xe4>
            {
                *n             = out;  // Overwrite the pointer to the new node in the parent node.
 80116fa:	69fb      	ldr	r3, [r7, #28]
 80116fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80116fe:	601a      	str	r2, [r3, #0]
                out->lr[0]     = NULL;
 8011700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011702:	2200      	movs	r2, #0
 8011704:	605a      	str	r2, [r3, #4]
                out->lr[1]     = NULL;
 8011706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011708:	2200      	movs	r2, #0
 801170a:	609a      	str	r2, [r3, #8]
                out->up        = up;
 801170c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801170e:	6a3a      	ldr	r2, [r7, #32]
 8011710:	601a      	str	r2, [r3, #0]
                out->bf        = 0;
 8011712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011714:	2200      	movs	r2, #0
 8011716:	731a      	strb	r2, [r3, #12]
                Cavl* const rt = cavlPrivateRetraceOnGrowth(out);
 8011718:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801171a:	f7ff ff37 	bl	801158c <cavlPrivateRetraceOnGrowth>
 801171e:	6178      	str	r0, [r7, #20]
                if (rt != NULL)
 8011720:	697b      	ldr	r3, [r7, #20]
 8011722:	2b00      	cmp	r3, #0
 8011724:	d002      	beq.n	801172c <cavlSearch+0xe4>
                {
                    *root = rt;
 8011726:	68fb      	ldr	r3, [r7, #12]
 8011728:	697a      	ldr	r2, [r7, #20]
 801172a:	601a      	str	r2, [r3, #0]
                }
            }
        }
    }
    return out;
 801172c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801172e:	4618      	mov	r0, r3
 8011730:	3728      	adds	r7, #40	@ 0x28
 8011732:	46bd      	mov	sp, r7
 8011734:	bd80      	pop	{r7, pc}
 8011736:	bf00      	nop
 8011738:	0801812c 	.word	0x0801812c
 801173c:	0801902c 	.word	0x0801902c
 8011740:	08018078 	.word	0x08018078

08011744 <cavlRemove>:

static inline void cavlRemove(Cavl** const root, const Cavl* const node)
{
 8011744:	b580      	push	{r7, lr}
 8011746:	b088      	sub	sp, #32
 8011748:	af00      	add	r7, sp, #0
 801174a:	6078      	str	r0, [r7, #4]
 801174c:	6039      	str	r1, [r7, #0]
    if ((root != NULL) && (node != NULL))
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	2b00      	cmp	r3, #0
 8011752:	f000 8116 	beq.w	8011982 <cavlRemove+0x23e>
 8011756:	683b      	ldr	r3, [r7, #0]
 8011758:	2b00      	cmp	r3, #0
 801175a:	f000 8112 	beq.w	8011982 <cavlRemove+0x23e>
    {
        CAVL_ASSERT(*root != NULL);  // Otherwise, the node would have to be NULL.
 801175e:	687b      	ldr	r3, [r7, #4]
 8011760:	681b      	ldr	r3, [r3, #0]
 8011762:	2b00      	cmp	r3, #0
 8011764:	d105      	bne.n	8011772 <cavlRemove+0x2e>
 8011766:	4b89      	ldr	r3, [pc, #548]	@ (801198c <cavlRemove+0x248>)
 8011768:	4a89      	ldr	r2, [pc, #548]	@ (8011990 <cavlRemove+0x24c>)
 801176a:	21f6      	movs	r1, #246	@ 0xf6
 801176c:	4889      	ldr	r0, [pc, #548]	@ (8011994 <cavlRemove+0x250>)
 801176e:	f002 f8ad 	bl	80138cc <__assert_func>
        CAVL_ASSERT((node->up != NULL) || (node == *root));
 8011772:	683b      	ldr	r3, [r7, #0]
 8011774:	681b      	ldr	r3, [r3, #0]
 8011776:	2b00      	cmp	r3, #0
 8011778:	d10a      	bne.n	8011790 <cavlRemove+0x4c>
 801177a:	687b      	ldr	r3, [r7, #4]
 801177c:	681b      	ldr	r3, [r3, #0]
 801177e:	683a      	ldr	r2, [r7, #0]
 8011780:	429a      	cmp	r2, r3
 8011782:	d005      	beq.n	8011790 <cavlRemove+0x4c>
 8011784:	4b84      	ldr	r3, [pc, #528]	@ (8011998 <cavlRemove+0x254>)
 8011786:	4a82      	ldr	r2, [pc, #520]	@ (8011990 <cavlRemove+0x24c>)
 8011788:	21f7      	movs	r1, #247	@ 0xf7
 801178a:	4882      	ldr	r0, [pc, #520]	@ (8011994 <cavlRemove+0x250>)
 801178c:	f002 f89e 	bl	80138cc <__assert_func>
        Cavl* p = NULL;   // The lowest parent node that suffered a shortening of its subtree.
 8011790:	2300      	movs	r3, #0
 8011792:	61fb      	str	r3, [r7, #28]
        bool  r = false;  // Which side of the above was shortened.
 8011794:	2300      	movs	r3, #0
 8011796:	76fb      	strb	r3, [r7, #27]
        // The first step is to update the topology and remember the node where to start the retracing from later.
        // Balancing is not performed yet so we may end up with an unbalanced tree.
        if ((node->lr[0] != NULL) && (node->lr[1] != NULL))
 8011798:	683b      	ldr	r3, [r7, #0]
 801179a:	685b      	ldr	r3, [r3, #4]
 801179c:	2b00      	cmp	r3, #0
 801179e:	d073      	beq.n	8011888 <cavlRemove+0x144>
 80117a0:	683b      	ldr	r3, [r7, #0]
 80117a2:	689b      	ldr	r3, [r3, #8]
 80117a4:	2b00      	cmp	r3, #0
 80117a6:	d06f      	beq.n	8011888 <cavlRemove+0x144>
        {
            Cavl* const re = cavlFindExtremum(node->lr[1], false);
 80117a8:	683b      	ldr	r3, [r7, #0]
 80117aa:	689b      	ldr	r3, [r3, #8]
 80117ac:	2100      	movs	r1, #0
 80117ae:	4618      	mov	r0, r3
 80117b0:	f7ff fd72 	bl	8011298 <cavlFindExtremum>
 80117b4:	6178      	str	r0, [r7, #20]
            CAVL_ASSERT((re != NULL) && (NULL == re->lr[0]) && (re->up != NULL));
 80117b6:	697b      	ldr	r3, [r7, #20]
 80117b8:	2b00      	cmp	r3, #0
 80117ba:	d007      	beq.n	80117cc <cavlRemove+0x88>
 80117bc:	697b      	ldr	r3, [r7, #20]
 80117be:	685b      	ldr	r3, [r3, #4]
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	d103      	bne.n	80117cc <cavlRemove+0x88>
 80117c4:	697b      	ldr	r3, [r7, #20]
 80117c6:	681b      	ldr	r3, [r3, #0]
 80117c8:	2b00      	cmp	r3, #0
 80117ca:	d105      	bne.n	80117d8 <cavlRemove+0x94>
 80117cc:	4b73      	ldr	r3, [pc, #460]	@ (801199c <cavlRemove+0x258>)
 80117ce:	4a70      	ldr	r2, [pc, #448]	@ (8011990 <cavlRemove+0x24c>)
 80117d0:	21ff      	movs	r1, #255	@ 0xff
 80117d2:	4870      	ldr	r0, [pc, #448]	@ (8011994 <cavlRemove+0x250>)
 80117d4:	f002 f87a 	bl	80138cc <__assert_func>
            re->bf        = node->bf;
 80117d8:	683b      	ldr	r3, [r7, #0]
 80117da:	f993 200c 	ldrsb.w	r2, [r3, #12]
 80117de:	697b      	ldr	r3, [r7, #20]
 80117e0:	731a      	strb	r2, [r3, #12]
            re->lr[0]     = node->lr[0];
 80117e2:	683b      	ldr	r3, [r7, #0]
 80117e4:	685a      	ldr	r2, [r3, #4]
 80117e6:	697b      	ldr	r3, [r7, #20]
 80117e8:	605a      	str	r2, [r3, #4]
            re->lr[0]->up = re;
 80117ea:	697b      	ldr	r3, [r7, #20]
 80117ec:	685b      	ldr	r3, [r3, #4]
 80117ee:	697a      	ldr	r2, [r7, #20]
 80117f0:	601a      	str	r2, [r3, #0]
            if (re->up != node)
 80117f2:	697b      	ldr	r3, [r7, #20]
 80117f4:	681b      	ldr	r3, [r3, #0]
 80117f6:	683a      	ldr	r2, [r7, #0]
 80117f8:	429a      	cmp	r2, r3
 80117fa:	d025      	beq.n	8011848 <cavlRemove+0x104>
            {
                p = re->up;  // Retracing starts with the ex-parent of our replacement node.
 80117fc:	697b      	ldr	r3, [r7, #20]
 80117fe:	681b      	ldr	r3, [r3, #0]
 8011800:	61fb      	str	r3, [r7, #28]
                CAVL_ASSERT(p->lr[0] == re);
 8011802:	69fb      	ldr	r3, [r7, #28]
 8011804:	685b      	ldr	r3, [r3, #4]
 8011806:	697a      	ldr	r2, [r7, #20]
 8011808:	429a      	cmp	r2, r3
 801180a:	d006      	beq.n	801181a <cavlRemove+0xd6>
 801180c:	4b64      	ldr	r3, [pc, #400]	@ (80119a0 <cavlRemove+0x25c>)
 801180e:	4a60      	ldr	r2, [pc, #384]	@ (8011990 <cavlRemove+0x24c>)
 8011810:	f44f 7183 	mov.w	r1, #262	@ 0x106
 8011814:	485f      	ldr	r0, [pc, #380]	@ (8011994 <cavlRemove+0x250>)
 8011816:	f002 f859 	bl	80138cc <__assert_func>
                p->lr[0] = re->lr[1];  // Reducing the height of the left subtree here.
 801181a:	697b      	ldr	r3, [r7, #20]
 801181c:	689a      	ldr	r2, [r3, #8]
 801181e:	69fb      	ldr	r3, [r7, #28]
 8011820:	605a      	str	r2, [r3, #4]
                if (p->lr[0] != NULL)
 8011822:	69fb      	ldr	r3, [r7, #28]
 8011824:	685b      	ldr	r3, [r3, #4]
 8011826:	2b00      	cmp	r3, #0
 8011828:	d003      	beq.n	8011832 <cavlRemove+0xee>
                {
                    p->lr[0]->up = p;
 801182a:	69fb      	ldr	r3, [r7, #28]
 801182c:	685b      	ldr	r3, [r3, #4]
 801182e:	69fa      	ldr	r2, [r7, #28]
 8011830:	601a      	str	r2, [r3, #0]
                }
                re->lr[1]     = node->lr[1];
 8011832:	683b      	ldr	r3, [r7, #0]
 8011834:	689a      	ldr	r2, [r3, #8]
 8011836:	697b      	ldr	r3, [r7, #20]
 8011838:	609a      	str	r2, [r3, #8]
                re->lr[1]->up = re;
 801183a:	697b      	ldr	r3, [r7, #20]
 801183c:	689b      	ldr	r3, [r3, #8]
 801183e:	697a      	ldr	r2, [r7, #20]
 8011840:	601a      	str	r2, [r3, #0]
                r             = false;
 8011842:	2300      	movs	r3, #0
 8011844:	76fb      	strb	r3, [r7, #27]
 8011846:	e003      	b.n	8011850 <cavlRemove+0x10c>
            }
            else  // In this case, we are reducing the height of the right subtree, so r=1.
            {
                p = re;    // Retracing starts with the replacement node itself as we are deleting its parent.
 8011848:	697b      	ldr	r3, [r7, #20]
 801184a:	61fb      	str	r3, [r7, #28]
                r = true;  // The right child of the replacement node remains the same so we don't bother relinking it.
 801184c:	2301      	movs	r3, #1
 801184e:	76fb      	strb	r3, [r7, #27]
            }
            re->up = node->up;
 8011850:	683b      	ldr	r3, [r7, #0]
 8011852:	681a      	ldr	r2, [r3, #0]
 8011854:	697b      	ldr	r3, [r7, #20]
 8011856:	601a      	str	r2, [r3, #0]
            if (re->up != NULL)
 8011858:	697b      	ldr	r3, [r7, #20]
 801185a:	681b      	ldr	r3, [r3, #0]
 801185c:	2b00      	cmp	r3, #0
 801185e:	d00f      	beq.n	8011880 <cavlRemove+0x13c>
            {
                re->up->lr[re->up->lr[1] == node] = re;  // Replace link in the parent of node.
 8011860:	697b      	ldr	r3, [r7, #20]
 8011862:	681a      	ldr	r2, [r3, #0]
 8011864:	697b      	ldr	r3, [r7, #20]
 8011866:	681b      	ldr	r3, [r3, #0]
 8011868:	689b      	ldr	r3, [r3, #8]
 801186a:	6839      	ldr	r1, [r7, #0]
 801186c:	4299      	cmp	r1, r3
 801186e:	bf0c      	ite	eq
 8011870:	2301      	moveq	r3, #1
 8011872:	2300      	movne	r3, #0
 8011874:	b2db      	uxtb	r3, r3
 8011876:	009b      	lsls	r3, r3, #2
 8011878:	4413      	add	r3, r2
 801187a:	697a      	ldr	r2, [r7, #20]
 801187c:	605a      	str	r2, [r3, #4]
        {
 801187e:	e046      	b.n	801190e <cavlRemove+0x1ca>
            }
            else
            {
                *root = re;
 8011880:	687b      	ldr	r3, [r7, #4]
 8011882:	697a      	ldr	r2, [r7, #20]
 8011884:	601a      	str	r2, [r3, #0]
        {
 8011886:	e042      	b.n	801190e <cavlRemove+0x1ca>
            }
        }
        else  // Either or both of the children are NULL.
        {
            p             = node->up;
 8011888:	683b      	ldr	r3, [r7, #0]
 801188a:	681b      	ldr	r3, [r3, #0]
 801188c:	61fb      	str	r3, [r7, #28]
            const bool rr = node->lr[1] != NULL;
 801188e:	683b      	ldr	r3, [r7, #0]
 8011890:	689b      	ldr	r3, [r3, #8]
 8011892:	2b00      	cmp	r3, #0
 8011894:	bf14      	ite	ne
 8011896:	2301      	movne	r3, #1
 8011898:	2300      	moveq	r3, #0
 801189a:	74fb      	strb	r3, [r7, #19]
            if (node->lr[rr] != NULL)
 801189c:	7cfb      	ldrb	r3, [r7, #19]
 801189e:	683a      	ldr	r2, [r7, #0]
 80118a0:	009b      	lsls	r3, r3, #2
 80118a2:	4413      	add	r3, r2
 80118a4:	685b      	ldr	r3, [r3, #4]
 80118a6:	2b00      	cmp	r3, #0
 80118a8:	d006      	beq.n	80118b8 <cavlRemove+0x174>
            {
                node->lr[rr]->up = p;
 80118aa:	7cfb      	ldrb	r3, [r7, #19]
 80118ac:	683a      	ldr	r2, [r7, #0]
 80118ae:	009b      	lsls	r3, r3, #2
 80118b0:	4413      	add	r3, r2
 80118b2:	685b      	ldr	r3, [r3, #4]
 80118b4:	69fa      	ldr	r2, [r7, #28]
 80118b6:	601a      	str	r2, [r3, #0]
            }
            if (p != NULL)
 80118b8:	69fb      	ldr	r3, [r7, #28]
 80118ba:	2b00      	cmp	r3, #0
 80118bc:	d020      	beq.n	8011900 <cavlRemove+0x1bc>
            {
                r        = p->lr[1] == node;
 80118be:	69fb      	ldr	r3, [r7, #28]
 80118c0:	689b      	ldr	r3, [r3, #8]
 80118c2:	683a      	ldr	r2, [r7, #0]
 80118c4:	429a      	cmp	r2, r3
 80118c6:	bf0c      	ite	eq
 80118c8:	2301      	moveq	r3, #1
 80118ca:	2300      	movne	r3, #0
 80118cc:	76fb      	strb	r3, [r7, #27]
                p->lr[r] = node->lr[rr];
 80118ce:	7cfb      	ldrb	r3, [r7, #19]
 80118d0:	7ef8      	ldrb	r0, [r7, #27]
 80118d2:	683a      	ldr	r2, [r7, #0]
 80118d4:	009b      	lsls	r3, r3, #2
 80118d6:	4413      	add	r3, r2
 80118d8:	685a      	ldr	r2, [r3, #4]
 80118da:	69f9      	ldr	r1, [r7, #28]
 80118dc:	0083      	lsls	r3, r0, #2
 80118de:	440b      	add	r3, r1
 80118e0:	605a      	str	r2, [r3, #4]
                if (p->lr[r] != NULL)
 80118e2:	7efb      	ldrb	r3, [r7, #27]
 80118e4:	69fa      	ldr	r2, [r7, #28]
 80118e6:	009b      	lsls	r3, r3, #2
 80118e8:	4413      	add	r3, r2
 80118ea:	685b      	ldr	r3, [r3, #4]
 80118ec:	2b00      	cmp	r3, #0
 80118ee:	d00e      	beq.n	801190e <cavlRemove+0x1ca>
                {
                    p->lr[r]->up = p;
 80118f0:	7efb      	ldrb	r3, [r7, #27]
 80118f2:	69fa      	ldr	r2, [r7, #28]
 80118f4:	009b      	lsls	r3, r3, #2
 80118f6:	4413      	add	r3, r2
 80118f8:	685b      	ldr	r3, [r3, #4]
 80118fa:	69fa      	ldr	r2, [r7, #28]
 80118fc:	601a      	str	r2, [r3, #0]
 80118fe:	e006      	b.n	801190e <cavlRemove+0x1ca>
                }
            }
            else
            {
                *root = node->lr[rr];
 8011900:	7cfb      	ldrb	r3, [r7, #19]
 8011902:	683a      	ldr	r2, [r7, #0]
 8011904:	009b      	lsls	r3, r3, #2
 8011906:	4413      	add	r3, r2
 8011908:	685a      	ldr	r2, [r3, #4]
 801190a:	687b      	ldr	r3, [r7, #4]
 801190c:	601a      	str	r2, [r3, #0]
        }
        // Now that the topology is updated, perform the retracing to restore balance. We climb up adjusting the
        // balance factors until we reach the root or a parent whose balance factor becomes plus/minus one, which
        // means that that parent was able to absorb the balance delta; in other words, the height of the outer
        // subtree is unchanged, so upper balance factors shall be kept unchanged.
        if (p != NULL)
 801190e:	69fb      	ldr	r3, [r7, #28]
 8011910:	2b00      	cmp	r3, #0
 8011912:	d036      	beq.n	8011982 <cavlRemove+0x23e>
        {
            Cavl* c = NULL;
 8011914:	2300      	movs	r3, #0
 8011916:	60fb      	str	r3, [r7, #12]
            for (;;)
            {
                c = cavlPrivateAdjustBalance(p, !r);
 8011918:	7efb      	ldrb	r3, [r7, #27]
 801191a:	2b00      	cmp	r3, #0
 801191c:	bf14      	ite	ne
 801191e:	2301      	movne	r3, #1
 8011920:	2300      	moveq	r3, #0
 8011922:	b2db      	uxtb	r3, r3
 8011924:	f083 0301 	eor.w	r3, r3, #1
 8011928:	b2db      	uxtb	r3, r3
 801192a:	f003 0301 	and.w	r3, r3, #1
 801192e:	b2db      	uxtb	r3, r3
 8011930:	4619      	mov	r1, r3
 8011932:	69f8      	ldr	r0, [r7, #28]
 8011934:	f7ff fd48 	bl	80113c8 <cavlPrivateAdjustBalance>
 8011938:	60f8      	str	r0, [r7, #12]
                p = c->up;
 801193a:	68fb      	ldr	r3, [r7, #12]
 801193c:	681b      	ldr	r3, [r3, #0]
 801193e:	61fb      	str	r3, [r7, #28]
                if ((c->bf != 0) || (NULL == p))  // Reached the root or the height difference is absorbed by c.
 8011940:	68fb      	ldr	r3, [r7, #12]
 8011942:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8011946:	2b00      	cmp	r3, #0
 8011948:	d10b      	bne.n	8011962 <cavlRemove+0x21e>
 801194a:	69fb      	ldr	r3, [r7, #28]
 801194c:	2b00      	cmp	r3, #0
 801194e:	d008      	beq.n	8011962 <cavlRemove+0x21e>
                {
                    break;
                }
                r = p->lr[1] == c;
 8011950:	69fb      	ldr	r3, [r7, #28]
 8011952:	689b      	ldr	r3, [r3, #8]
 8011954:	68fa      	ldr	r2, [r7, #12]
 8011956:	429a      	cmp	r2, r3
 8011958:	bf0c      	ite	eq
 801195a:	2301      	moveq	r3, #1
 801195c:	2300      	movne	r3, #0
 801195e:	76fb      	strb	r3, [r7, #27]
                c = cavlPrivateAdjustBalance(p, !r);
 8011960:	e7da      	b.n	8011918 <cavlRemove+0x1d4>
            }
            if (NULL == p)
 8011962:	69fb      	ldr	r3, [r7, #28]
 8011964:	2b00      	cmp	r3, #0
 8011966:	d10c      	bne.n	8011982 <cavlRemove+0x23e>
            {
                CAVL_ASSERT(c != NULL);
 8011968:	68fb      	ldr	r3, [r7, #12]
 801196a:	2b00      	cmp	r3, #0
 801196c:	d106      	bne.n	801197c <cavlRemove+0x238>
 801196e:	4b0d      	ldr	r3, [pc, #52]	@ (80119a4 <cavlRemove+0x260>)
 8011970:	4a07      	ldr	r2, [pc, #28]	@ (8011990 <cavlRemove+0x24c>)
 8011972:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 8011976:	4807      	ldr	r0, [pc, #28]	@ (8011994 <cavlRemove+0x250>)
 8011978:	f001 ffa8 	bl	80138cc <__assert_func>
                *root = c;
 801197c:	687b      	ldr	r3, [r7, #4]
 801197e:	68fa      	ldr	r2, [r7, #12]
 8011980:	601a      	str	r2, [r3, #0]
            }
        }
    }
}
 8011982:	bf00      	nop
 8011984:	3720      	adds	r7, #32
 8011986:	46bd      	mov	sp, r7
 8011988:	bd80      	pop	{r7, pc}
 801198a:	bf00      	nop
 801198c:	08018150 	.word	0x08018150
 8011990:	080190b4 	.word	0x080190b4
 8011994:	08018078 	.word	0x08018078
 8011998:	08018160 	.word	0x08018160
 801199c:	08018188 	.word	0x08018188
 80119a0:	080181c0 	.word	0x080181c0
 80119a4:	08018120 	.word	0x08018120

080119a8 <avlTrivialFactory>:

#define INITIAL_TOGGLE_STATE true

/// Used for inserting new items into AVL trees.
CANARD_PRIVATE CanardTreeNode* avlTrivialFactory(void* const user_reference)
{
 80119a8:	b480      	push	{r7}
 80119aa:	b083      	sub	sp, #12
 80119ac:	af00      	add	r7, sp, #0
 80119ae:	6078      	str	r0, [r7, #4]
    return (CanardTreeNode*) user_reference;
 80119b0:	687b      	ldr	r3, [r7, #4]
}
 80119b2:	4618      	mov	r0, r3
 80119b4:	370c      	adds	r7, #12
 80119b6:	46bd      	mov	sp, r7
 80119b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119bc:	4770      	bx	lr
	...

080119c0 <crcAddByte>:
    0x9FF8U, 0x6E17U, 0x7E36U, 0x4E55U, 0x5E74U, 0x2E93U, 0x3EB2U, 0x0ED1U, 0x1EF0U,
};
#endif

CANARD_PRIVATE TransferCRC crcAddByte(const TransferCRC crc, const uint8_t byte)
{
 80119c0:	b480      	push	{r7}
 80119c2:	b083      	sub	sp, #12
 80119c4:	af00      	add	r7, sp, #0
 80119c6:	4603      	mov	r3, r0
 80119c8:	460a      	mov	r2, r1
 80119ca:	80fb      	strh	r3, [r7, #6]
 80119cc:	4613      	mov	r3, r2
 80119ce:	717b      	strb	r3, [r7, #5]
#if (CANARD_CRC_TABLE != 0)
    return (uint16_t) ((uint16_t) (crc << BITS_PER_BYTE) ^
 80119d0:	88fb      	ldrh	r3, [r7, #6]
 80119d2:	021b      	lsls	r3, r3, #8
 80119d4:	b29a      	uxth	r2, r3
                       CRCTable[(uint16_t) ((uint16_t) (crc >> BITS_PER_BYTE) ^ byte) & BYTE_MAX]);
 80119d6:	88fb      	ldrh	r3, [r7, #6]
 80119d8:	0a1b      	lsrs	r3, r3, #8
 80119da:	b299      	uxth	r1, r3
 80119dc:	797b      	ldrb	r3, [r7, #5]
 80119de:	b29b      	uxth	r3, r3
 80119e0:	404b      	eors	r3, r1
 80119e2:	b29b      	uxth	r3, r3
 80119e4:	b2db      	uxtb	r3, r3
 80119e6:	4905      	ldr	r1, [pc, #20]	@ (80119fc <crcAddByte+0x3c>)
 80119e8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
    return (uint16_t) ((uint16_t) (crc << BITS_PER_BYTE) ^
 80119ec:	4053      	eors	r3, r2
 80119ee:	b29b      	uxth	r3, r3
    out = (uint16_t) ((uint16_t) (out << 1U) ^ (((out & Top) != 0U) ? Poly : 0U));
    out = (uint16_t) ((uint16_t) (out << 1U) ^ (((out & Top) != 0U) ? Poly : 0U));
    out = (uint16_t) ((uint16_t) (out << 1U) ^ (((out & Top) != 0U) ? Poly : 0U));
    return out;
#endif
}
 80119f0:	4618      	mov	r0, r3
 80119f2:	370c      	adds	r7, #12
 80119f4:	46bd      	mov	sp, r7
 80119f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119fa:	4770      	bx	lr
 80119fc:	08018d04 	.word	0x08018d04

08011a00 <crcAdd>:

CANARD_PRIVATE TransferCRC crcAdd(const TransferCRC crc, const size_t size, const void* const data)
{
 8011a00:	b580      	push	{r7, lr}
 8011a02:	b088      	sub	sp, #32
 8011a04:	af00      	add	r7, sp, #0
 8011a06:	4603      	mov	r3, r0
 8011a08:	60b9      	str	r1, [r7, #8]
 8011a0a:	607a      	str	r2, [r7, #4]
 8011a0c:	81fb      	strh	r3, [r7, #14]
    CANARD_ASSERT((data != NULL) || (size == 0U));
 8011a0e:	687b      	ldr	r3, [r7, #4]
 8011a10:	2b00      	cmp	r3, #0
 8011a12:	d108      	bne.n	8011a26 <crcAdd+0x26>
 8011a14:	68bb      	ldr	r3, [r7, #8]
 8011a16:	2b00      	cmp	r3, #0
 8011a18:	d005      	beq.n	8011a26 <crcAdd+0x26>
 8011a1a:	4b12      	ldr	r3, [pc, #72]	@ (8011a64 <crcAdd+0x64>)
 8011a1c:	4a12      	ldr	r2, [pc, #72]	@ (8011a68 <crcAdd+0x68>)
 8011a1e:	2185      	movs	r1, #133	@ 0x85
 8011a20:	4812      	ldr	r0, [pc, #72]	@ (8011a6c <crcAdd+0x6c>)
 8011a22:	f001 ff53 	bl	80138cc <__assert_func>
    TransferCRC    out = crc;
 8011a26:	89fb      	ldrh	r3, [r7, #14]
 8011a28:	83fb      	strh	r3, [r7, #30]
    const uint8_t* p   = (const uint8_t*) data;
 8011a2a:	687b      	ldr	r3, [r7, #4]
 8011a2c:	61bb      	str	r3, [r7, #24]
    for (size_t i = 0; i < size; i++)
 8011a2e:	2300      	movs	r3, #0
 8011a30:	617b      	str	r3, [r7, #20]
 8011a32:	e00e      	b.n	8011a52 <crcAdd+0x52>
    {
        out = crcAddByte(out, *p);
 8011a34:	69bb      	ldr	r3, [r7, #24]
 8011a36:	781a      	ldrb	r2, [r3, #0]
 8011a38:	8bfb      	ldrh	r3, [r7, #30]
 8011a3a:	4611      	mov	r1, r2
 8011a3c:	4618      	mov	r0, r3
 8011a3e:	f7ff ffbf 	bl	80119c0 <crcAddByte>
 8011a42:	4603      	mov	r3, r0
 8011a44:	83fb      	strh	r3, [r7, #30]
        ++p;
 8011a46:	69bb      	ldr	r3, [r7, #24]
 8011a48:	3301      	adds	r3, #1
 8011a4a:	61bb      	str	r3, [r7, #24]
    for (size_t i = 0; i < size; i++)
 8011a4c:	697b      	ldr	r3, [r7, #20]
 8011a4e:	3301      	adds	r3, #1
 8011a50:	617b      	str	r3, [r7, #20]
 8011a52:	697a      	ldr	r2, [r7, #20]
 8011a54:	68bb      	ldr	r3, [r7, #8]
 8011a56:	429a      	cmp	r2, r3
 8011a58:	d3ec      	bcc.n	8011a34 <crcAdd+0x34>
    }
    return out;
 8011a5a:	8bfb      	ldrh	r3, [r7, #30]
}
 8011a5c:	4618      	mov	r0, r3
 8011a5e:	3720      	adds	r7, #32
 8011a60:	46bd      	mov	sp, r7
 8011a62:	bd80      	pop	{r7, pc}
 8011a64:	080181d0 	.word	0x080181d0
 8011a68:	08018f80 	.word	0x08018f80
 8011a6c:	080181f8 	.word	0x080181f8

08011a70 <txMakeMessageSessionSpecifier>:
    TxItem* tail;
    size_t  size;
} TxChain;

CANARD_PRIVATE uint32_t txMakeMessageSessionSpecifier(const CanardPortID subject_id, const CanardNodeID src_node_id)
{
 8011a70:	b580      	push	{r7, lr}
 8011a72:	b084      	sub	sp, #16
 8011a74:	af00      	add	r7, sp, #0
 8011a76:	4603      	mov	r3, r0
 8011a78:	460a      	mov	r2, r1
 8011a7a:	80fb      	strh	r3, [r7, #6]
 8011a7c:	4613      	mov	r3, r2
 8011a7e:	717b      	strb	r3, [r7, #5]
    CANARD_ASSERT(src_node_id <= CANARD_NODE_ID_MAX);
 8011a80:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8011a84:	2b00      	cmp	r3, #0
 8011a86:	da05      	bge.n	8011a94 <txMakeMessageSessionSpecifier+0x24>
 8011a88:	4b0e      	ldr	r3, [pc, #56]	@ (8011ac4 <txMakeMessageSessionSpecifier+0x54>)
 8011a8a:	4a0f      	ldr	r2, [pc, #60]	@ (8011ac8 <txMakeMessageSessionSpecifier+0x58>)
 8011a8c:	21ac      	movs	r1, #172	@ 0xac
 8011a8e:	480f      	ldr	r0, [pc, #60]	@ (8011acc <txMakeMessageSessionSpecifier+0x5c>)
 8011a90:	f001 ff1c 	bl	80138cc <__assert_func>
    CANARD_ASSERT(subject_id <= CANARD_SUBJECT_ID_MAX);
 8011a94:	88fb      	ldrh	r3, [r7, #6]
 8011a96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8011a9a:	d305      	bcc.n	8011aa8 <txMakeMessageSessionSpecifier+0x38>
 8011a9c:	4b0c      	ldr	r3, [pc, #48]	@ (8011ad0 <txMakeMessageSessionSpecifier+0x60>)
 8011a9e:	4a0a      	ldr	r2, [pc, #40]	@ (8011ac8 <txMakeMessageSessionSpecifier+0x58>)
 8011aa0:	21ad      	movs	r1, #173	@ 0xad
 8011aa2:	480a      	ldr	r0, [pc, #40]	@ (8011acc <txMakeMessageSessionSpecifier+0x5c>)
 8011aa4:	f001 ff12 	bl	80138cc <__assert_func>
    const uint32_t tmp = subject_id | (CANARD_SUBJECT_ID_MAX + 1) | ((CANARD_SUBJECT_ID_MAX + 1) * 2);
 8011aa8:	88fb      	ldrh	r3, [r7, #6]
 8011aaa:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 8011aae:	b29b      	uxth	r3, r3
 8011ab0:	60fb      	str	r3, [r7, #12]
    return src_node_id | (tmp << OFFSET_SUBJECT_ID);
 8011ab2:	797a      	ldrb	r2, [r7, #5]
 8011ab4:	68fb      	ldr	r3, [r7, #12]
 8011ab6:	021b      	lsls	r3, r3, #8
 8011ab8:	4313      	orrs	r3, r2
}
 8011aba:	4618      	mov	r0, r3
 8011abc:	3710      	adds	r7, #16
 8011abe:	46bd      	mov	sp, r7
 8011ac0:	bd80      	pop	{r7, pc}
 8011ac2:	bf00      	nop
 8011ac4:	08018228 	.word	0x08018228
 8011ac8:	08018f88 	.word	0x08018f88
 8011acc:	080181f8 	.word	0x080181f8
 8011ad0:	0801823c 	.word	0x0801823c

08011ad4 <txMakeServiceSessionSpecifier>:

CANARD_PRIVATE uint32_t txMakeServiceSessionSpecifier(const CanardPortID service_id,
                                                      const bool         request_not_response,
                                                      const CanardNodeID src_node_id,
                                                      const CanardNodeID dst_node_id)
{
 8011ad4:	b590      	push	{r4, r7, lr}
 8011ad6:	b083      	sub	sp, #12
 8011ad8:	af00      	add	r7, sp, #0
 8011ada:	4604      	mov	r4, r0
 8011adc:	4608      	mov	r0, r1
 8011ade:	4611      	mov	r1, r2
 8011ae0:	461a      	mov	r2, r3
 8011ae2:	4623      	mov	r3, r4
 8011ae4:	80fb      	strh	r3, [r7, #6]
 8011ae6:	4603      	mov	r3, r0
 8011ae8:	717b      	strb	r3, [r7, #5]
 8011aea:	460b      	mov	r3, r1
 8011aec:	713b      	strb	r3, [r7, #4]
 8011aee:	4613      	mov	r3, r2
 8011af0:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(src_node_id <= CANARD_NODE_ID_MAX);
 8011af2:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8011af6:	2b00      	cmp	r3, #0
 8011af8:	da05      	bge.n	8011b06 <txMakeServiceSessionSpecifier+0x32>
 8011afa:	4b17      	ldr	r3, [pc, #92]	@ (8011b58 <txMakeServiceSessionSpecifier+0x84>)
 8011afc:	4a17      	ldr	r2, [pc, #92]	@ (8011b5c <txMakeServiceSessionSpecifier+0x88>)
 8011afe:	21b7      	movs	r1, #183	@ 0xb7
 8011b00:	4817      	ldr	r0, [pc, #92]	@ (8011b60 <txMakeServiceSessionSpecifier+0x8c>)
 8011b02:	f001 fee3 	bl	80138cc <__assert_func>
    CANARD_ASSERT(dst_node_id <= CANARD_NODE_ID_MAX);
 8011b06:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011b0a:	2b00      	cmp	r3, #0
 8011b0c:	da05      	bge.n	8011b1a <txMakeServiceSessionSpecifier+0x46>
 8011b0e:	4b15      	ldr	r3, [pc, #84]	@ (8011b64 <txMakeServiceSessionSpecifier+0x90>)
 8011b10:	4a12      	ldr	r2, [pc, #72]	@ (8011b5c <txMakeServiceSessionSpecifier+0x88>)
 8011b12:	21b8      	movs	r1, #184	@ 0xb8
 8011b14:	4812      	ldr	r0, [pc, #72]	@ (8011b60 <txMakeServiceSessionSpecifier+0x8c>)
 8011b16:	f001 fed9 	bl	80138cc <__assert_func>
    CANARD_ASSERT(service_id <= CANARD_SERVICE_ID_MAX);
 8011b1a:	88fb      	ldrh	r3, [r7, #6]
 8011b1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011b20:	d305      	bcc.n	8011b2e <txMakeServiceSessionSpecifier+0x5a>
 8011b22:	4b11      	ldr	r3, [pc, #68]	@ (8011b68 <txMakeServiceSessionSpecifier+0x94>)
 8011b24:	4a0d      	ldr	r2, [pc, #52]	@ (8011b5c <txMakeServiceSessionSpecifier+0x88>)
 8011b26:	21b9      	movs	r1, #185	@ 0xb9
 8011b28:	480d      	ldr	r0, [pc, #52]	@ (8011b60 <txMakeServiceSessionSpecifier+0x8c>)
 8011b2a:	f001 fecf 	bl	80138cc <__assert_func>
    return src_node_id | (((uint32_t) dst_node_id) << OFFSET_DST_NODE_ID) |  //
 8011b2e:	793a      	ldrb	r2, [r7, #4]
 8011b30:	78fb      	ldrb	r3, [r7, #3]
 8011b32:	01db      	lsls	r3, r3, #7
 8011b34:	431a      	orrs	r2, r3
           (((uint32_t) service_id) << OFFSET_SERVICE_ID) |                  //
 8011b36:	88fb      	ldrh	r3, [r7, #6]
 8011b38:	039b      	lsls	r3, r3, #14
    return src_node_id | (((uint32_t) dst_node_id) << OFFSET_DST_NODE_ID) |  //
 8011b3a:	4313      	orrs	r3, r2
           (request_not_response ? FLAG_REQUEST_NOT_RESPONSE : 0U) | FLAG_SERVICE_NOT_MESSAGE;
 8011b3c:	797a      	ldrb	r2, [r7, #5]
 8011b3e:	2a00      	cmp	r2, #0
 8011b40:	d002      	beq.n	8011b48 <txMakeServiceSessionSpecifier+0x74>
 8011b42:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8011b46:	e000      	b.n	8011b4a <txMakeServiceSessionSpecifier+0x76>
 8011b48:	2200      	movs	r2, #0
           (((uint32_t) service_id) << OFFSET_SERVICE_ID) |                  //
 8011b4a:	4313      	orrs	r3, r2
           (request_not_response ? FLAG_REQUEST_NOT_RESPONSE : 0U) | FLAG_SERVICE_NOT_MESSAGE;
 8011b4c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
}
 8011b50:	4618      	mov	r0, r3
 8011b52:	370c      	adds	r7, #12
 8011b54:	46bd      	mov	sp, r7
 8011b56:	bd90      	pop	{r4, r7, pc}
 8011b58:	08018228 	.word	0x08018228
 8011b5c:	08018fa8 	.word	0x08018fa8
 8011b60:	080181f8 	.word	0x080181f8
 8011b64:	08018250 	.word	0x08018250
 8011b68:	08018264 	.word	0x08018264

08011b6c <adjustPresentationLayerMTU>:

/// This is the transport MTU rounded up to next full DLC minus the tail byte.
CANARD_PRIVATE size_t adjustPresentationLayerMTU(const size_t mtu_bytes)
{
 8011b6c:	b480      	push	{r7}
 8011b6e:	b085      	sub	sp, #20
 8011b70:	af00      	add	r7, sp, #0
 8011b72:	6078      	str	r0, [r7, #4]
    const size_t max_index = (sizeof(CanardCANLengthToDLC) / sizeof(CanardCANLengthToDLC[0])) - 1U;
 8011b74:	2340      	movs	r3, #64	@ 0x40
 8011b76:	60bb      	str	r3, [r7, #8]
    size_t       mtu       = 0U;
 8011b78:	2300      	movs	r3, #0
 8011b7a:	60fb      	str	r3, [r7, #12]
    if (mtu_bytes < CANARD_MTU_CAN_CLASSIC)
 8011b7c:	687b      	ldr	r3, [r7, #4]
 8011b7e:	2b07      	cmp	r3, #7
 8011b80:	d802      	bhi.n	8011b88 <adjustPresentationLayerMTU+0x1c>
    {
        mtu = CANARD_MTU_CAN_CLASSIC;
 8011b82:	2308      	movs	r3, #8
 8011b84:	60fb      	str	r3, [r7, #12]
 8011b86:	e014      	b.n	8011bb2 <adjustPresentationLayerMTU+0x46>
    }
    else if (mtu_bytes <= max_index)
 8011b88:	687a      	ldr	r2, [r7, #4]
 8011b8a:	68bb      	ldr	r3, [r7, #8]
 8011b8c:	429a      	cmp	r2, r3
 8011b8e:	d808      	bhi.n	8011ba2 <adjustPresentationLayerMTU+0x36>
    {
        mtu = CanardCANDLCToLength[CanardCANLengthToDLC[mtu_bytes]];  // Round up to nearest valid length.
 8011b90:	4a0c      	ldr	r2, [pc, #48]	@ (8011bc4 <adjustPresentationLayerMTU+0x58>)
 8011b92:	687b      	ldr	r3, [r7, #4]
 8011b94:	4413      	add	r3, r2
 8011b96:	781b      	ldrb	r3, [r3, #0]
 8011b98:	461a      	mov	r2, r3
 8011b9a:	4b0b      	ldr	r3, [pc, #44]	@ (8011bc8 <adjustPresentationLayerMTU+0x5c>)
 8011b9c:	5c9b      	ldrb	r3, [r3, r2]
 8011b9e:	60fb      	str	r3, [r7, #12]
 8011ba0:	e007      	b.n	8011bb2 <adjustPresentationLayerMTU+0x46>
    }
    else
    {
        mtu = CanardCANDLCToLength[CanardCANLengthToDLC[max_index]];
 8011ba2:	4a08      	ldr	r2, [pc, #32]	@ (8011bc4 <adjustPresentationLayerMTU+0x58>)
 8011ba4:	68bb      	ldr	r3, [r7, #8]
 8011ba6:	4413      	add	r3, r2
 8011ba8:	781b      	ldrb	r3, [r3, #0]
 8011baa:	461a      	mov	r2, r3
 8011bac:	4b06      	ldr	r3, [pc, #24]	@ (8011bc8 <adjustPresentationLayerMTU+0x5c>)
 8011bae:	5c9b      	ldrb	r3, [r3, r2]
 8011bb0:	60fb      	str	r3, [r7, #12]
    }
    return mtu - 1U;
 8011bb2:	68fb      	ldr	r3, [r7, #12]
 8011bb4:	3b01      	subs	r3, #1
}
 8011bb6:	4618      	mov	r0, r3
 8011bb8:	3714      	adds	r7, #20
 8011bba:	46bd      	mov	sp, r7
 8011bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bc0:	4770      	bx	lr
 8011bc2:	bf00      	nop
 8011bc4:	08018f14 	.word	0x08018f14
 8011bc8:	08018f04 	.word	0x08018f04

08011bcc <txMakeCANID>:
CANARD_PRIVATE int32_t txMakeCANID(const CanardTransferMetadata* const tr,
                                   const size_t                        payload_size,
                                   const void* const                   payload,
                                   const CanardNodeID                  local_node_id,
                                   const size_t                        presentation_layer_mtu)
{
 8011bcc:	b580      	push	{r7, lr}
 8011bce:	b08a      	sub	sp, #40	@ 0x28
 8011bd0:	af00      	add	r7, sp, #0
 8011bd2:	60f8      	str	r0, [r7, #12]
 8011bd4:	60b9      	str	r1, [r7, #8]
 8011bd6:	607a      	str	r2, [r7, #4]
 8011bd8:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(tr != NULL);
 8011bda:	68fb      	ldr	r3, [r7, #12]
 8011bdc:	2b00      	cmp	r3, #0
 8011bde:	d105      	bne.n	8011bec <txMakeCANID+0x20>
 8011be0:	4b60      	ldr	r3, [pc, #384]	@ (8011d64 <txMakeCANID+0x198>)
 8011be2:	4a61      	ldr	r2, [pc, #388]	@ (8011d68 <txMakeCANID+0x19c>)
 8011be4:	21d9      	movs	r1, #217	@ 0xd9
 8011be6:	4861      	ldr	r0, [pc, #388]	@ (8011d6c <txMakeCANID+0x1a0>)
 8011be8:	f001 fe70 	bl	80138cc <__assert_func>
    CANARD_ASSERT(presentation_layer_mtu > 0);
 8011bec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011bee:	2b00      	cmp	r3, #0
 8011bf0:	d105      	bne.n	8011bfe <txMakeCANID+0x32>
 8011bf2:	4b5f      	ldr	r3, [pc, #380]	@ (8011d70 <txMakeCANID+0x1a4>)
 8011bf4:	4a5c      	ldr	r2, [pc, #368]	@ (8011d68 <txMakeCANID+0x19c>)
 8011bf6:	21da      	movs	r1, #218	@ 0xda
 8011bf8:	485c      	ldr	r0, [pc, #368]	@ (8011d6c <txMakeCANID+0x1a0>)
 8011bfa:	f001 fe67 	bl	80138cc <__assert_func>
    int32_t out = -CANARD_ERROR_INVALID_ARGUMENT;
 8011bfe:	f06f 0301 	mvn.w	r3, #1
 8011c02:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((tr->transfer_kind == CanardTransferKindMessage) && (CANARD_NODE_ID_UNSET == tr->remote_node_id) &&
 8011c04:	68fb      	ldr	r3, [r7, #12]
 8011c06:	785b      	ldrb	r3, [r3, #1]
 8011c08:	2b00      	cmp	r3, #0
 8011c0a:	d157      	bne.n	8011cbc <txMakeCANID+0xf0>
 8011c0c:	68fb      	ldr	r3, [r7, #12]
 8011c0e:	791b      	ldrb	r3, [r3, #4]
 8011c10:	2bff      	cmp	r3, #255	@ 0xff
 8011c12:	d153      	bne.n	8011cbc <txMakeCANID+0xf0>
        (tr->port_id <= CANARD_SUBJECT_ID_MAX))
 8011c14:	68fb      	ldr	r3, [r7, #12]
 8011c16:	885b      	ldrh	r3, [r3, #2]
    if ((tr->transfer_kind == CanardTransferKindMessage) && (CANARD_NODE_ID_UNSET == tr->remote_node_id) &&
 8011c18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8011c1c:	d24e      	bcs.n	8011cbc <txMakeCANID+0xf0>
    {
        if (local_node_id <= CANARD_NODE_ID_MAX)
 8011c1e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011c22:	2b00      	cmp	r3, #0
 8011c24:	db11      	blt.n	8011c4a <txMakeCANID+0x7e>
        {
            out = (int32_t) txMakeMessageSessionSpecifier(tr->port_id, local_node_id);
 8011c26:	68fb      	ldr	r3, [r7, #12]
 8011c28:	885b      	ldrh	r3, [r3, #2]
 8011c2a:	78fa      	ldrb	r2, [r7, #3]
 8011c2c:	4611      	mov	r1, r2
 8011c2e:	4618      	mov	r0, r3
 8011c30:	f7ff ff1e 	bl	8011a70 <txMakeMessageSessionSpecifier>
 8011c34:	4603      	mov	r3, r0
 8011c36:	627b      	str	r3, [r7, #36]	@ 0x24
            CANARD_ASSERT(out >= 0);
 8011c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c3a:	2b00      	cmp	r3, #0
 8011c3c:	da75      	bge.n	8011d2a <txMakeCANID+0x15e>
 8011c3e:	4b4d      	ldr	r3, [pc, #308]	@ (8011d74 <txMakeCANID+0x1a8>)
 8011c40:	4a49      	ldr	r2, [pc, #292]	@ (8011d68 <txMakeCANID+0x19c>)
 8011c42:	21e2      	movs	r1, #226	@ 0xe2
 8011c44:	4849      	ldr	r0, [pc, #292]	@ (8011d6c <txMakeCANID+0x1a0>)
 8011c46:	f001 fe41 	bl	80138cc <__assert_func>
        }
        else if (payload_size <= presentation_layer_mtu)
 8011c4a:	68ba      	ldr	r2, [r7, #8]
 8011c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c4e:	429a      	cmp	r2, r3
 8011c50:	d830      	bhi.n	8011cb4 <txMakeCANID+0xe8>
        {
            CANARD_ASSERT((payload != NULL) || (payload_size == 0U));
 8011c52:	687b      	ldr	r3, [r7, #4]
 8011c54:	2b00      	cmp	r3, #0
 8011c56:	d108      	bne.n	8011c6a <txMakeCANID+0x9e>
 8011c58:	68bb      	ldr	r3, [r7, #8]
 8011c5a:	2b00      	cmp	r3, #0
 8011c5c:	d005      	beq.n	8011c6a <txMakeCANID+0x9e>
 8011c5e:	4b46      	ldr	r3, [pc, #280]	@ (8011d78 <txMakeCANID+0x1ac>)
 8011c60:	4a41      	ldr	r2, [pc, #260]	@ (8011d68 <txMakeCANID+0x19c>)
 8011c62:	21e6      	movs	r1, #230	@ 0xe6
 8011c64:	4841      	ldr	r0, [pc, #260]	@ (8011d6c <txMakeCANID+0x1a0>)
 8011c66:	f001 fe31 	bl	80138cc <__assert_func>
            const CanardNodeID c    = (CanardNodeID) (crcAdd(CRC_INITIAL, payload_size, payload) & CANARD_NODE_ID_MAX);
 8011c6a:	687a      	ldr	r2, [r7, #4]
 8011c6c:	68b9      	ldr	r1, [r7, #8]
 8011c6e:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8011c72:	f7ff fec5 	bl	8011a00 <crcAdd>
 8011c76:	4603      	mov	r3, r0
 8011c78:	b2db      	uxtb	r3, r3
 8011c7a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011c7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            const uint32_t     spec = txMakeMessageSessionSpecifier(tr->port_id, c) | FLAG_ANONYMOUS_MESSAGE;
 8011c82:	68fb      	ldr	r3, [r7, #12]
 8011c84:	885b      	ldrh	r3, [r3, #2]
 8011c86:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8011c8a:	4611      	mov	r1, r2
 8011c8c:	4618      	mov	r0, r3
 8011c8e:	f7ff feef 	bl	8011a70 <txMakeMessageSessionSpecifier>
 8011c92:	4603      	mov	r3, r0
 8011c94:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8011c98:	61fb      	str	r3, [r7, #28]
            CANARD_ASSERT(spec <= CAN_EXT_ID_MASK);
 8011c9a:	69fb      	ldr	r3, [r7, #28]
 8011c9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8011ca0:	d305      	bcc.n	8011cae <txMakeCANID+0xe2>
 8011ca2:	4b36      	ldr	r3, [pc, #216]	@ (8011d7c <txMakeCANID+0x1b0>)
 8011ca4:	4a30      	ldr	r2, [pc, #192]	@ (8011d68 <txMakeCANID+0x19c>)
 8011ca6:	21e9      	movs	r1, #233	@ 0xe9
 8011ca8:	4830      	ldr	r0, [pc, #192]	@ (8011d6c <txMakeCANID+0x1a0>)
 8011caa:	f001 fe0f 	bl	80138cc <__assert_func>
            out = (int32_t) spec;
 8011cae:	69fb      	ldr	r3, [r7, #28]
 8011cb0:	627b      	str	r3, [r7, #36]	@ 0x24
        if (local_node_id <= CANARD_NODE_ID_MAX)
 8011cb2:	e03a      	b.n	8011d2a <txMakeCANID+0x15e>
        }
        else
        {
            out = -CANARD_ERROR_INVALID_ARGUMENT;  // Anonymous multi-frame message trs are not allowed.
 8011cb4:	f06f 0301 	mvn.w	r3, #1
 8011cb8:	627b      	str	r3, [r7, #36]	@ 0x24
        if (local_node_id <= CANARD_NODE_ID_MAX)
 8011cba:	e036      	b.n	8011d2a <txMakeCANID+0x15e>
        }
    }
    else if (((tr->transfer_kind == CanardTransferKindRequest) || (tr->transfer_kind == CanardTransferKindResponse)) &&
 8011cbc:	68fb      	ldr	r3, [r7, #12]
 8011cbe:	785b      	ldrb	r3, [r3, #1]
 8011cc0:	2b02      	cmp	r3, #2
 8011cc2:	d003      	beq.n	8011ccc <txMakeCANID+0x100>
 8011cc4:	68fb      	ldr	r3, [r7, #12]
 8011cc6:	785b      	ldrb	r3, [r3, #1]
 8011cc8:	2b01      	cmp	r3, #1
 8011cca:	d12a      	bne.n	8011d22 <txMakeCANID+0x156>
             (tr->remote_node_id <= CANARD_NODE_ID_MAX) && (tr->port_id <= CANARD_SERVICE_ID_MAX))
 8011ccc:	68fb      	ldr	r3, [r7, #12]
 8011cce:	791b      	ldrb	r3, [r3, #4]
 8011cd0:	b25b      	sxtb	r3, r3
    else if (((tr->transfer_kind == CanardTransferKindRequest) || (tr->transfer_kind == CanardTransferKindResponse)) &&
 8011cd2:	2b00      	cmp	r3, #0
 8011cd4:	db25      	blt.n	8011d22 <txMakeCANID+0x156>
             (tr->remote_node_id <= CANARD_NODE_ID_MAX) && (tr->port_id <= CANARD_SERVICE_ID_MAX))
 8011cd6:	68fb      	ldr	r3, [r7, #12]
 8011cd8:	885b      	ldrh	r3, [r3, #2]
 8011cda:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011cde:	d220      	bcs.n	8011d22 <txMakeCANID+0x156>
    {
        if (local_node_id <= CANARD_NODE_ID_MAX)
 8011ce0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011ce4:	2b00      	cmp	r3, #0
 8011ce6:	db18      	blt.n	8011d1a <txMakeCANID+0x14e>
        {
            out = (int32_t) txMakeServiceSessionSpecifier(tr->port_id,
 8011ce8:	68fb      	ldr	r3, [r7, #12]
 8011cea:	8858      	ldrh	r0, [r3, #2]
                                                          tr->transfer_kind == CanardTransferKindRequest,
 8011cec:	68fb      	ldr	r3, [r7, #12]
 8011cee:	785b      	ldrb	r3, [r3, #1]
            out = (int32_t) txMakeServiceSessionSpecifier(tr->port_id,
 8011cf0:	2b02      	cmp	r3, #2
 8011cf2:	bf0c      	ite	eq
 8011cf4:	2301      	moveq	r3, #1
 8011cf6:	2300      	movne	r3, #0
 8011cf8:	b2d9      	uxtb	r1, r3
                                                          local_node_id,
                                                          tr->remote_node_id);
 8011cfa:	68fb      	ldr	r3, [r7, #12]
 8011cfc:	791b      	ldrb	r3, [r3, #4]
            out = (int32_t) txMakeServiceSessionSpecifier(tr->port_id,
 8011cfe:	78fa      	ldrb	r2, [r7, #3]
 8011d00:	f7ff fee8 	bl	8011ad4 <txMakeServiceSessionSpecifier>
 8011d04:	4603      	mov	r3, r0
 8011d06:	627b      	str	r3, [r7, #36]	@ 0x24
            CANARD_ASSERT(out >= 0);
 8011d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d0a:	2b00      	cmp	r3, #0
 8011d0c:	da0f      	bge.n	8011d2e <txMakeCANID+0x162>
 8011d0e:	4b19      	ldr	r3, [pc, #100]	@ (8011d74 <txMakeCANID+0x1a8>)
 8011d10:	4a15      	ldr	r2, [pc, #84]	@ (8011d68 <txMakeCANID+0x19c>)
 8011d12:	21fa      	movs	r1, #250	@ 0xfa
 8011d14:	4815      	ldr	r0, [pc, #84]	@ (8011d6c <txMakeCANID+0x1a0>)
 8011d16:	f001 fdd9 	bl	80138cc <__assert_func>
        }
        else
        {
            out = -CANARD_ERROR_INVALID_ARGUMENT;  // Anonymous service transfers are not allowed.
 8011d1a:	f06f 0301 	mvn.w	r3, #1
 8011d1e:	627b      	str	r3, [r7, #36]	@ 0x24
        if (local_node_id <= CANARD_NODE_ID_MAX)
 8011d20:	e005      	b.n	8011d2e <txMakeCANID+0x162>
        }
    }
    else
    {
        out = -CANARD_ERROR_INVALID_ARGUMENT;
 8011d22:	f06f 0301 	mvn.w	r3, #1
 8011d26:	627b      	str	r3, [r7, #36]	@ 0x24
 8011d28:	e002      	b.n	8011d30 <txMakeCANID+0x164>
        if (local_node_id <= CANARD_NODE_ID_MAX)
 8011d2a:	bf00      	nop
 8011d2c:	e000      	b.n	8011d30 <txMakeCANID+0x164>
        if (local_node_id <= CANARD_NODE_ID_MAX)
 8011d2e:	bf00      	nop
    }

    if (out >= 0)
 8011d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d32:	2b00      	cmp	r3, #0
 8011d34:	db10      	blt.n	8011d58 <txMakeCANID+0x18c>
    {
        const uint32_t prio = (uint32_t) tr->priority;
 8011d36:	68fb      	ldr	r3, [r7, #12]
 8011d38:	781b      	ldrb	r3, [r3, #0]
 8011d3a:	61bb      	str	r3, [r7, #24]
        if (prio <= CANARD_PRIORITY_MAX)
 8011d3c:	69bb      	ldr	r3, [r7, #24]
 8011d3e:	2b07      	cmp	r3, #7
 8011d40:	d807      	bhi.n	8011d52 <txMakeCANID+0x186>
        {
            const uint32_t id = ((uint32_t) out) | (prio << OFFSET_PRIORITY);
 8011d42:	69bb      	ldr	r3, [r7, #24]
 8011d44:	069a      	lsls	r2, r3, #26
 8011d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d48:	4313      	orrs	r3, r2
 8011d4a:	617b      	str	r3, [r7, #20]
            out               = (int32_t) id;
 8011d4c:	697b      	ldr	r3, [r7, #20]
 8011d4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8011d50:	e002      	b.n	8011d58 <txMakeCANID+0x18c>
        }
        else
        {
            out = -CANARD_ERROR_INVALID_ARGUMENT;
 8011d52:	f06f 0301 	mvn.w	r3, #1
 8011d56:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
    return out;
 8011d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8011d5a:	4618      	mov	r0, r3
 8011d5c:	3728      	adds	r7, #40	@ 0x28
 8011d5e:	46bd      	mov	sp, r7
 8011d60:	bd80      	pop	{r7, pc}
 8011d62:	bf00      	nop
 8011d64:	08018278 	.word	0x08018278
 8011d68:	08018f74 	.word	0x08018f74
 8011d6c:	080181f8 	.word	0x080181f8
 8011d70:	0801828c 	.word	0x0801828c
 8011d74:	080182a8 	.word	0x080182a8
 8011d78:	080182b4 	.word	0x080182b4
 8011d7c:	080182e8 	.word	0x080182e8

08011d80 <txMakeTailByte>:

CANARD_PRIVATE uint8_t txMakeTailByte(const bool             start_of_transfer,
                                      const bool             end_of_transfer,
                                      const bool             toggle,
                                      const CanardTransferID transfer_id)
{
 8011d80:	b590      	push	{r4, r7, lr}
 8011d82:	b083      	sub	sp, #12
 8011d84:	af00      	add	r7, sp, #0
 8011d86:	4604      	mov	r4, r0
 8011d88:	4608      	mov	r0, r1
 8011d8a:	4611      	mov	r1, r2
 8011d8c:	461a      	mov	r2, r3
 8011d8e:	4623      	mov	r3, r4
 8011d90:	71fb      	strb	r3, [r7, #7]
 8011d92:	4603      	mov	r3, r0
 8011d94:	71bb      	strb	r3, [r7, #6]
 8011d96:	460b      	mov	r3, r1
 8011d98:	717b      	strb	r3, [r7, #5]
 8011d9a:	4613      	mov	r3, r2
 8011d9c:	713b      	strb	r3, [r7, #4]
    CANARD_ASSERT(start_of_transfer ? (toggle == INITIAL_TOGGLE_STATE) : true);
 8011d9e:	79fb      	ldrb	r3, [r7, #7]
 8011da0:	2b00      	cmp	r3, #0
 8011da2:	d009      	beq.n	8011db8 <txMakeTailByte+0x38>
 8011da4:	797b      	ldrb	r3, [r7, #5]
 8011da6:	2b01      	cmp	r3, #1
 8011da8:	d006      	beq.n	8011db8 <txMakeTailByte+0x38>
 8011daa:	4b13      	ldr	r3, [pc, #76]	@ (8011df8 <txMakeTailByte+0x78>)
 8011dac:	4a13      	ldr	r2, [pc, #76]	@ (8011dfc <txMakeTailByte+0x7c>)
 8011dae:	f240 111b 	movw	r1, #283	@ 0x11b
 8011db2:	4813      	ldr	r0, [pc, #76]	@ (8011e00 <txMakeTailByte+0x80>)
 8011db4:	f001 fd8a 	bl	80138cc <__assert_func>
    return (uint8_t) ((start_of_transfer ? TAIL_START_OF_TRANSFER : 0U) |
 8011db8:	79fb      	ldrb	r3, [r7, #7]
 8011dba:	2b00      	cmp	r3, #0
 8011dbc:	d001      	beq.n	8011dc2 <txMakeTailByte+0x42>
 8011dbe:	2280      	movs	r2, #128	@ 0x80
 8011dc0:	e000      	b.n	8011dc4 <txMakeTailByte+0x44>
 8011dc2:	2200      	movs	r2, #0
 8011dc4:	79bb      	ldrb	r3, [r7, #6]
 8011dc6:	2b00      	cmp	r3, #0
 8011dc8:	d001      	beq.n	8011dce <txMakeTailByte+0x4e>
 8011dca:	2340      	movs	r3, #64	@ 0x40
 8011dcc:	e000      	b.n	8011dd0 <txMakeTailByte+0x50>
 8011dce:	2300      	movs	r3, #0
 8011dd0:	4313      	orrs	r3, r2
 8011dd2:	b2db      	uxtb	r3, r3
                      (end_of_transfer ? TAIL_END_OF_TRANSFER : 0U) | (toggle ? TAIL_TOGGLE : 0U) |
 8011dd4:	797a      	ldrb	r2, [r7, #5]
 8011dd6:	2a00      	cmp	r2, #0
 8011dd8:	d001      	beq.n	8011dde <txMakeTailByte+0x5e>
 8011dda:	2220      	movs	r2, #32
 8011ddc:	e000      	b.n	8011de0 <txMakeTailByte+0x60>
 8011dde:	2200      	movs	r2, #0
 8011de0:	4313      	orrs	r3, r2
 8011de2:	b2da      	uxtb	r2, r3
                      (transfer_id & CANARD_TRANSFER_ID_MAX));
 8011de4:	793b      	ldrb	r3, [r7, #4]
 8011de6:	f003 031f 	and.w	r3, r3, #31
 8011dea:	b2db      	uxtb	r3, r3
    return (uint8_t) ((start_of_transfer ? TAIL_START_OF_TRANSFER : 0U) |
 8011dec:	4313      	orrs	r3, r2
 8011dee:	b2db      	uxtb	r3, r3
}
 8011df0:	4618      	mov	r0, r3
 8011df2:	370c      	adds	r7, #12
 8011df4:	46bd      	mov	sp, r7
 8011df6:	bd90      	pop	{r4, r7, pc}
 8011df8:	08018304 	.word	0x08018304
 8011dfc:	0801901c 	.word	0x0801901c
 8011e00:	080181f8 	.word	0x080181f8

08011e04 <txRoundFramePayloadSizeUp>:

/// Takes a frame payload size, returns a new size that is >=x and is rounded up to the nearest valid DLC.
CANARD_PRIVATE size_t txRoundFramePayloadSizeUp(const size_t x)
{
 8011e04:	b580      	push	{r7, lr}
 8011e06:	b084      	sub	sp, #16
 8011e08:	af00      	add	r7, sp, #0
 8011e0a:	6078      	str	r0, [r7, #4]
    CANARD_ASSERT(x < (sizeof(CanardCANLengthToDLC) / sizeof(CanardCANLengthToDLC[0])));
 8011e0c:	687b      	ldr	r3, [r7, #4]
 8011e0e:	2b40      	cmp	r3, #64	@ 0x40
 8011e10:	d906      	bls.n	8011e20 <txRoundFramePayloadSizeUp+0x1c>
 8011e12:	4b0f      	ldr	r3, [pc, #60]	@ (8011e50 <txRoundFramePayloadSizeUp+0x4c>)
 8011e14:	4a0f      	ldr	r2, [pc, #60]	@ (8011e54 <txRoundFramePayloadSizeUp+0x50>)
 8011e16:	f44f 7192 	mov.w	r1, #292	@ 0x124
 8011e1a:	480f      	ldr	r0, [pc, #60]	@ (8011e58 <txRoundFramePayloadSizeUp+0x54>)
 8011e1c:	f001 fd56 	bl	80138cc <__assert_func>
    // Suppressing a false-positive out-of-bounds access error from Sonar. Its control flow analyser is misbehaving.
    const size_t y = CanardCANLengthToDLC[x];  // NOSONAR
 8011e20:	4a0e      	ldr	r2, [pc, #56]	@ (8011e5c <txRoundFramePayloadSizeUp+0x58>)
 8011e22:	687b      	ldr	r3, [r7, #4]
 8011e24:	4413      	add	r3, r2
 8011e26:	781b      	ldrb	r3, [r3, #0]
 8011e28:	60fb      	str	r3, [r7, #12]
    CANARD_ASSERT(y < (sizeof(CanardCANDLCToLength) / sizeof(CanardCANDLCToLength[0])));
 8011e2a:	68fb      	ldr	r3, [r7, #12]
 8011e2c:	2b0f      	cmp	r3, #15
 8011e2e:	d906      	bls.n	8011e3e <txRoundFramePayloadSizeUp+0x3a>
 8011e30:	4b0b      	ldr	r3, [pc, #44]	@ (8011e60 <txRoundFramePayloadSizeUp+0x5c>)
 8011e32:	4a08      	ldr	r2, [pc, #32]	@ (8011e54 <txRoundFramePayloadSizeUp+0x50>)
 8011e34:	f240 1127 	movw	r1, #295	@ 0x127
 8011e38:	4807      	ldr	r0, [pc, #28]	@ (8011e58 <txRoundFramePayloadSizeUp+0x54>)
 8011e3a:	f001 fd47 	bl	80138cc <__assert_func>
    return CanardCANDLCToLength[y];
 8011e3e:	4a09      	ldr	r2, [pc, #36]	@ (8011e64 <txRoundFramePayloadSizeUp+0x60>)
 8011e40:	68fb      	ldr	r3, [r7, #12]
 8011e42:	4413      	add	r3, r2
 8011e44:	781b      	ldrb	r3, [r3, #0]
}
 8011e46:	4618      	mov	r0, r3
 8011e48:	3710      	adds	r7, #16
 8011e4a:	46bd      	mov	sp, r7
 8011e4c:	bd80      	pop	{r7, pc}
 8011e4e:	bf00      	nop
 8011e50:	0801832c 	.word	0x0801832c
 8011e54:	08018fec 	.word	0x08018fec
 8011e58:	080181f8 	.word	0x080181f8
 8011e5c:	08018f14 	.word	0x08018f14
 8011e60:	08018374 	.word	0x08018374
 8011e64:	08018f04 	.word	0x08018f04

08011e68 <txAllocateQueueItem>:
/// The item is only allocated and initialized, but NOT included into the queue! The caller needs to do that.
CANARD_PRIVATE TxItem* txAllocateQueueItem(CanardInstance* const   ins,
                                           const uint32_t          id,
                                           const CanardMicrosecond deadline_usec,
                                           const size_t            payload_size)
{
 8011e68:	b580      	push	{r7, lr}
 8011e6a:	b086      	sub	sp, #24
 8011e6c:	af00      	add	r7, sp, #0
 8011e6e:	60f8      	str	r0, [r7, #12]
 8011e70:	60b9      	str	r1, [r7, #8]
 8011e72:	e9c7 2300 	strd	r2, r3, [r7]
    CANARD_ASSERT(ins != NULL);
 8011e76:	68fb      	ldr	r3, [r7, #12]
 8011e78:	2b00      	cmp	r3, #0
 8011e7a:	d106      	bne.n	8011e8a <txAllocateQueueItem+0x22>
 8011e7c:	4b1f      	ldr	r3, [pc, #124]	@ (8011efc <txAllocateQueueItem+0x94>)
 8011e7e:	4a20      	ldr	r2, [pc, #128]	@ (8011f00 <txAllocateQueueItem+0x98>)
 8011e80:	f240 1131 	movw	r1, #305	@ 0x131
 8011e84:	481f      	ldr	r0, [pc, #124]	@ (8011f04 <txAllocateQueueItem+0x9c>)
 8011e86:	f001 fd21 	bl	80138cc <__assert_func>
    CANARD_ASSERT(payload_size > 0U);
 8011e8a:	6a3b      	ldr	r3, [r7, #32]
 8011e8c:	2b00      	cmp	r3, #0
 8011e8e:	d106      	bne.n	8011e9e <txAllocateQueueItem+0x36>
 8011e90:	4b1d      	ldr	r3, [pc, #116]	@ (8011f08 <txAllocateQueueItem+0xa0>)
 8011e92:	4a1b      	ldr	r2, [pc, #108]	@ (8011f00 <txAllocateQueueItem+0x98>)
 8011e94:	f44f 7199 	mov.w	r1, #306	@ 0x132
 8011e98:	481a      	ldr	r0, [pc, #104]	@ (8011f04 <txAllocateQueueItem+0x9c>)
 8011e9a:	f001 fd17 	bl	80138cc <__assert_func>
    TxItem* const out = (TxItem*) ins->memory_allocate(ins, sizeof(TxItem) + payload_size);
 8011e9e:	68fb      	ldr	r3, [r7, #12]
 8011ea0:	689b      	ldr	r3, [r3, #8]
 8011ea2:	6a3a      	ldr	r2, [r7, #32]
 8011ea4:	3230      	adds	r2, #48	@ 0x30
 8011ea6:	4611      	mov	r1, r2
 8011ea8:	68f8      	ldr	r0, [r7, #12]
 8011eaa:	4798      	blx	r3
 8011eac:	6178      	str	r0, [r7, #20]
    if (out != NULL)
 8011eae:	697b      	ldr	r3, [r7, #20]
 8011eb0:	2b00      	cmp	r3, #0
 8011eb2:	d01e      	beq.n	8011ef2 <txAllocateQueueItem+0x8a>
    {
        out->base.base.up    = NULL;
 8011eb4:	697b      	ldr	r3, [r7, #20]
 8011eb6:	2200      	movs	r2, #0
 8011eb8:	601a      	str	r2, [r3, #0]
        out->base.base.lr[0] = NULL;
 8011eba:	697b      	ldr	r3, [r7, #20]
 8011ebc:	2200      	movs	r2, #0
 8011ebe:	605a      	str	r2, [r3, #4]
        out->base.base.lr[1] = NULL;
 8011ec0:	697b      	ldr	r3, [r7, #20]
 8011ec2:	2200      	movs	r2, #0
 8011ec4:	609a      	str	r2, [r3, #8]
        out->base.base.bf    = 0;
 8011ec6:	697b      	ldr	r3, [r7, #20]
 8011ec8:	2200      	movs	r2, #0
 8011eca:	731a      	strb	r2, [r3, #12]

        out->base.next_in_transfer = NULL;  // Last by default.
 8011ecc:	697b      	ldr	r3, [r7, #20]
 8011ece:	2200      	movs	r2, #0
 8011ed0:	611a      	str	r2, [r3, #16]
        out->base.tx_deadline_usec = deadline_usec;
 8011ed2:	6979      	ldr	r1, [r7, #20]
 8011ed4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011ed8:	e9c1 2306 	strd	r2, r3, [r1, #24]

        out->base.frame.payload_size    = payload_size;
 8011edc:	697b      	ldr	r3, [r7, #20]
 8011ede:	6a3a      	ldr	r2, [r7, #32]
 8011ee0:	625a      	str	r2, [r3, #36]	@ 0x24
        out->base.frame.payload         = out->payload_buffer;
 8011ee2:	697b      	ldr	r3, [r7, #20]
 8011ee4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011ee8:	697b      	ldr	r3, [r7, #20]
 8011eea:	629a      	str	r2, [r3, #40]	@ 0x28
        out->base.frame.extended_can_id = id;
 8011eec:	697b      	ldr	r3, [r7, #20]
 8011eee:	68ba      	ldr	r2, [r7, #8]
 8011ef0:	621a      	str	r2, [r3, #32]
    }
    return out;
 8011ef2:	697b      	ldr	r3, [r7, #20]
}
 8011ef4:	4618      	mov	r0, r3
 8011ef6:	3718      	adds	r7, #24
 8011ef8:	46bd      	mov	sp, r7
 8011efa:	bd80      	pop	{r7, pc}
 8011efc:	080183bc 	.word	0x080183bc
 8011f00:	08019008 	.word	0x08019008
 8011f04:	080181f8 	.word	0x080181f8
 8011f08:	080183d0 	.word	0x080183d0

08011f0c <txAVLPredicate>:
/// Frames with identical CAN ID that are added later always compare greater than their counterparts with same CAN ID.
/// This ensures that CAN frames with the same CAN ID are transmitted in the FIFO order.
/// Frames that should be transmitted earlier compare smaller (i.e., put on the left side of the tree).
CANARD_PRIVATE int8_t txAVLPredicate(void* const user_reference,  // NOSONAR Cavl API requires pointer to non-const.
                                     const CanardTreeNode* const node)
{
 8011f0c:	b580      	push	{r7, lr}
 8011f0e:	b084      	sub	sp, #16
 8011f10:	af00      	add	r7, sp, #0
 8011f12:	6078      	str	r0, [r7, #4]
 8011f14:	6039      	str	r1, [r7, #0]
    const CanardTxQueueItem* const target = (const CanardTxQueueItem*) user_reference;
 8011f16:	687b      	ldr	r3, [r7, #4]
 8011f18:	60fb      	str	r3, [r7, #12]
    const CanardTxQueueItem* const other  = (const CanardTxQueueItem*) node;
 8011f1a:	683b      	ldr	r3, [r7, #0]
 8011f1c:	60bb      	str	r3, [r7, #8]
    CANARD_ASSERT((target != NULL) && (other != NULL));
 8011f1e:	68fb      	ldr	r3, [r7, #12]
 8011f20:	2b00      	cmp	r3, #0
 8011f22:	d002      	beq.n	8011f2a <txAVLPredicate+0x1e>
 8011f24:	68bb      	ldr	r3, [r7, #8]
 8011f26:	2b00      	cmp	r3, #0
 8011f28:	d106      	bne.n	8011f38 <txAVLPredicate+0x2c>
 8011f2a:	4b0a      	ldr	r3, [pc, #40]	@ (8011f54 <txAVLPredicate+0x48>)
 8011f2c:	4a0a      	ldr	r2, [pc, #40]	@ (8011f58 <txAVLPredicate+0x4c>)
 8011f2e:	f240 114d 	movw	r1, #333	@ 0x14d
 8011f32:	480a      	ldr	r0, [pc, #40]	@ (8011f5c <txAVLPredicate+0x50>)
 8011f34:	f001 fcca 	bl	80138cc <__assert_func>
    return (target->frame.extended_can_id >= other->frame.extended_can_id) ? +1 : -1;
 8011f38:	68fb      	ldr	r3, [r7, #12]
 8011f3a:	6a1a      	ldr	r2, [r3, #32]
 8011f3c:	68bb      	ldr	r3, [r7, #8]
 8011f3e:	6a1b      	ldr	r3, [r3, #32]
 8011f40:	429a      	cmp	r2, r3
 8011f42:	d301      	bcc.n	8011f48 <txAVLPredicate+0x3c>
 8011f44:	2301      	movs	r3, #1
 8011f46:	e001      	b.n	8011f4c <txAVLPredicate+0x40>
 8011f48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8011f4c:	4618      	mov	r0, r3
 8011f4e:	3710      	adds	r7, #16
 8011f50:	46bd      	mov	sp, r7
 8011f52:	bd80      	pop	{r7, pc}
 8011f54:	080183e4 	.word	0x080183e4
 8011f58:	08018fdc 	.word	0x08018fdc
 8011f5c:	080181f8 	.word	0x080181f8

08011f60 <txPushSingleFrame>:
                                         const CanardMicrosecond deadline_usec,
                                         const uint32_t          can_id,
                                         const CanardTransferID  transfer_id,
                                         const size_t            payload_size,
                                         const void* const       payload)
{
 8011f60:	b590      	push	{r4, r7, lr}
 8011f62:	b08d      	sub	sp, #52	@ 0x34
 8011f64:	af02      	add	r7, sp, #8
 8011f66:	60f8      	str	r0, [r7, #12]
 8011f68:	60b9      	str	r1, [r7, #8]
 8011f6a:	e9c7 2300 	strd	r2, r3, [r7]
    CANARD_ASSERT(ins != NULL);
 8011f6e:	68bb      	ldr	r3, [r7, #8]
 8011f70:	2b00      	cmp	r3, #0
 8011f72:	d106      	bne.n	8011f82 <txPushSingleFrame+0x22>
 8011f74:	4b5c      	ldr	r3, [pc, #368]	@ (80120e8 <txPushSingleFrame+0x188>)
 8011f76:	4a5d      	ldr	r2, [pc, #372]	@ (80120ec <txPushSingleFrame+0x18c>)
 8011f78:	f44f 71ad 	mov.w	r1, #346	@ 0x15a
 8011f7c:	485c      	ldr	r0, [pc, #368]	@ (80120f0 <txPushSingleFrame+0x190>)
 8011f7e:	f001 fca5 	bl	80138cc <__assert_func>
    CANARD_ASSERT((payload != NULL) || (payload_size == 0));
 8011f82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011f84:	2b00      	cmp	r3, #0
 8011f86:	d109      	bne.n	8011f9c <txPushSingleFrame+0x3c>
 8011f88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011f8a:	2b00      	cmp	r3, #0
 8011f8c:	d006      	beq.n	8011f9c <txPushSingleFrame+0x3c>
 8011f8e:	4b59      	ldr	r3, [pc, #356]	@ (80120f4 <txPushSingleFrame+0x194>)
 8011f90:	4a56      	ldr	r2, [pc, #344]	@ (80120ec <txPushSingleFrame+0x18c>)
 8011f92:	f240 115b 	movw	r1, #347	@ 0x15b
 8011f96:	4856      	ldr	r0, [pc, #344]	@ (80120f0 <txPushSingleFrame+0x190>)
 8011f98:	f001 fc98 	bl	80138cc <__assert_func>
    const size_t frame_payload_size = txRoundFramePayloadSizeUp(payload_size + 1U);
 8011f9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011f9e:	3301      	adds	r3, #1
 8011fa0:	4618      	mov	r0, r3
 8011fa2:	f7ff ff2f 	bl	8011e04 <txRoundFramePayloadSizeUp>
 8011fa6:	6238      	str	r0, [r7, #32]
    CANARD_ASSERT(frame_payload_size > payload_size);
 8011fa8:	6a3a      	ldr	r2, [r7, #32]
 8011faa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011fac:	429a      	cmp	r2, r3
 8011fae:	d806      	bhi.n	8011fbe <txPushSingleFrame+0x5e>
 8011fb0:	4b51      	ldr	r3, [pc, #324]	@ (80120f8 <txPushSingleFrame+0x198>)
 8011fb2:	4a4e      	ldr	r2, [pc, #312]	@ (80120ec <txPushSingleFrame+0x18c>)
 8011fb4:	f240 115d 	movw	r1, #349	@ 0x15d
 8011fb8:	484d      	ldr	r0, [pc, #308]	@ (80120f0 <txPushSingleFrame+0x190>)
 8011fba:	f001 fc87 	bl	80138cc <__assert_func>
    const size_t padding_size = frame_payload_size - payload_size - 1U;
 8011fbe:	6a3a      	ldr	r2, [r7, #32]
 8011fc0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011fc2:	1ad3      	subs	r3, r2, r3
 8011fc4:	3b01      	subs	r3, #1
 8011fc6:	61fb      	str	r3, [r7, #28]
    CANARD_ASSERT((padding_size + payload_size + 1U) == frame_payload_size);
 8011fc8:	69fa      	ldr	r2, [r7, #28]
 8011fca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011fcc:	4413      	add	r3, r2
 8011fce:	3301      	adds	r3, #1
 8011fd0:	6a3a      	ldr	r2, [r7, #32]
 8011fd2:	429a      	cmp	r2, r3
 8011fd4:	d006      	beq.n	8011fe4 <txPushSingleFrame+0x84>
 8011fd6:	4b49      	ldr	r3, [pc, #292]	@ (80120fc <txPushSingleFrame+0x19c>)
 8011fd8:	4a44      	ldr	r2, [pc, #272]	@ (80120ec <txPushSingleFrame+0x18c>)
 8011fda:	f240 115f 	movw	r1, #351	@ 0x15f
 8011fde:	4844      	ldr	r0, [pc, #272]	@ (80120f0 <txPushSingleFrame+0x190>)
 8011fe0:	f001 fc74 	bl	80138cc <__assert_func>
    int32_t       out = 0;
 8011fe4:	2300      	movs	r3, #0
 8011fe6:	627b      	str	r3, [r7, #36]	@ 0x24
    TxItem* const tqi =
        (que->size < que->capacity) ? txAllocateQueueItem(ins, can_id, deadline_usec, frame_payload_size) : NULL;
 8011fe8:	68fb      	ldr	r3, [r7, #12]
 8011fea:	689a      	ldr	r2, [r3, #8]
 8011fec:	68fb      	ldr	r3, [r7, #12]
 8011fee:	681b      	ldr	r3, [r3, #0]
 8011ff0:	429a      	cmp	r2, r3
 8011ff2:	d209      	bcs.n	8012008 <txPushSingleFrame+0xa8>
 8011ff4:	6a3b      	ldr	r3, [r7, #32]
 8011ff6:	9300      	str	r3, [sp, #0]
 8011ff8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011ffc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8011ffe:	68b8      	ldr	r0, [r7, #8]
 8012000:	f7ff ff32 	bl	8011e68 <txAllocateQueueItem>
 8012004:	4603      	mov	r3, r0
 8012006:	e000      	b.n	801200a <txPushSingleFrame+0xaa>
 8012008:	2300      	movs	r3, #0
    TxItem* const tqi =
 801200a:	61bb      	str	r3, [r7, #24]
    if (tqi != NULL)
 801200c:	69bb      	ldr	r3, [r7, #24]
 801200e:	2b00      	cmp	r3, #0
 8012010:	d054      	beq.n	80120bc <txPushSingleFrame+0x15c>
    {
        if (payload_size > 0U)  // The check is needed to avoid calling memcpy() with a NULL pointer, it's an UB.
 8012012:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012014:	2b00      	cmp	r3, #0
 8012016:	d010      	beq.n	801203a <txPushSingleFrame+0xda>
        {
            CANARD_ASSERT(payload != NULL);
 8012018:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801201a:	2b00      	cmp	r3, #0
 801201c:	d106      	bne.n	801202c <txPushSingleFrame+0xcc>
 801201e:	4b38      	ldr	r3, [pc, #224]	@ (8012100 <txPushSingleFrame+0x1a0>)
 8012020:	4a32      	ldr	r2, [pc, #200]	@ (80120ec <txPushSingleFrame+0x18c>)
 8012022:	f240 1167 	movw	r1, #359	@ 0x167
 8012026:	4832      	ldr	r0, [pc, #200]	@ (80120f0 <txPushSingleFrame+0x190>)
 8012028:	f001 fc50 	bl	80138cc <__assert_func>
            // Clang-Tidy raises an error recommending the use of memcpy_s() instead.
            // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
            (void) memcpy(&tqi->payload_buffer[0], payload, payload_size);  // NOLINT
 801202c:	69bb      	ldr	r3, [r7, #24]
 801202e:	3330      	adds	r3, #48	@ 0x30
 8012030:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012032:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8012034:	4618      	mov	r0, r3
 8012036:	f002 fdea 	bl	8014c0e <memcpy>
        }
        // Clang-Tidy raises an error recommending the use of memset_s() instead.
        // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
        (void) memset(&tqi->payload_buffer[payload_size], PADDING_BYTE_VALUE, padding_size);  // NOLINT
 801203a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801203c:	3330      	adds	r3, #48	@ 0x30
 801203e:	69ba      	ldr	r2, [r7, #24]
 8012040:	4413      	add	r3, r2
 8012042:	69fa      	ldr	r2, [r7, #28]
 8012044:	2100      	movs	r1, #0
 8012046:	4618      	mov	r0, r3
 8012048:	f002 fcfb 	bl	8014a42 <memset>
        tqi->payload_buffer[frame_payload_size - 1U] = txMakeTailByte(true, true, true, transfer_id);
 801204c:	6a3b      	ldr	r3, [r7, #32]
 801204e:	1e5c      	subs	r4, r3, #1
 8012050:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8012054:	2201      	movs	r2, #1
 8012056:	2101      	movs	r1, #1
 8012058:	2001      	movs	r0, #1
 801205a:	f7ff fe91 	bl	8011d80 <txMakeTailByte>
 801205e:	4603      	mov	r3, r0
 8012060:	461a      	mov	r2, r3
 8012062:	69bb      	ldr	r3, [r7, #24]
 8012064:	4423      	add	r3, r4
 8012066:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        // Insert the newly created TX item into the queue.
        const CanardTreeNode* const res = cavlSearch(&que->root, &tqi->base.base, &txAVLPredicate, &avlTrivialFactory);
 801206a:	68fb      	ldr	r3, [r7, #12]
 801206c:	f103 000c 	add.w	r0, r3, #12
 8012070:	69b9      	ldr	r1, [r7, #24]
 8012072:	4b24      	ldr	r3, [pc, #144]	@ (8012104 <txPushSingleFrame+0x1a4>)
 8012074:	4a24      	ldr	r2, [pc, #144]	@ (8012108 <txPushSingleFrame+0x1a8>)
 8012076:	f7ff fae7 	bl	8011648 <cavlSearch>
 801207a:	6178      	str	r0, [r7, #20]
        (void) res;
        CANARD_ASSERT(res == &tqi->base.base);
 801207c:	69bb      	ldr	r3, [r7, #24]
 801207e:	697a      	ldr	r2, [r7, #20]
 8012080:	429a      	cmp	r2, r3
 8012082:	d006      	beq.n	8012092 <txPushSingleFrame+0x132>
 8012084:	4b21      	ldr	r3, [pc, #132]	@ (801210c <txPushSingleFrame+0x1ac>)
 8012086:	4a19      	ldr	r2, [pc, #100]	@ (80120ec <txPushSingleFrame+0x18c>)
 8012088:	f240 1173 	movw	r1, #371	@ 0x173
 801208c:	4818      	ldr	r0, [pc, #96]	@ (80120f0 <txPushSingleFrame+0x190>)
 801208e:	f001 fc1d 	bl	80138cc <__assert_func>
        que->size++;
 8012092:	68fb      	ldr	r3, [r7, #12]
 8012094:	689b      	ldr	r3, [r3, #8]
 8012096:	1c5a      	adds	r2, r3, #1
 8012098:	68fb      	ldr	r3, [r7, #12]
 801209a:	609a      	str	r2, [r3, #8]
        CANARD_ASSERT(que->size <= que->capacity);
 801209c:	68fb      	ldr	r3, [r7, #12]
 801209e:	689a      	ldr	r2, [r3, #8]
 80120a0:	68fb      	ldr	r3, [r7, #12]
 80120a2:	681b      	ldr	r3, [r3, #0]
 80120a4:	429a      	cmp	r2, r3
 80120a6:	d906      	bls.n	80120b6 <txPushSingleFrame+0x156>
 80120a8:	4b19      	ldr	r3, [pc, #100]	@ (8012110 <txPushSingleFrame+0x1b0>)
 80120aa:	4a10      	ldr	r2, [pc, #64]	@ (80120ec <txPushSingleFrame+0x18c>)
 80120ac:	f240 1175 	movw	r1, #373	@ 0x175
 80120b0:	480f      	ldr	r0, [pc, #60]	@ (80120f0 <txPushSingleFrame+0x190>)
 80120b2:	f001 fc0b 	bl	80138cc <__assert_func>
        out = 1;  // One frame enqueued.
 80120b6:	2301      	movs	r3, #1
 80120b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80120ba:	e002      	b.n	80120c2 <txPushSingleFrame+0x162>
    }
    else
    {
        out = -CANARD_ERROR_OUT_OF_MEMORY;
 80120bc:	f06f 0302 	mvn.w	r3, #2
 80120c0:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    CANARD_ASSERT((out < 0) || (out == 1));
 80120c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120c4:	2b00      	cmp	r3, #0
 80120c6:	db09      	blt.n	80120dc <txPushSingleFrame+0x17c>
 80120c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120ca:	2b01      	cmp	r3, #1
 80120cc:	d006      	beq.n	80120dc <txPushSingleFrame+0x17c>
 80120ce:	4b11      	ldr	r3, [pc, #68]	@ (8012114 <txPushSingleFrame+0x1b4>)
 80120d0:	4a06      	ldr	r2, [pc, #24]	@ (80120ec <txPushSingleFrame+0x18c>)
 80120d2:	f44f 71be 	mov.w	r1, #380	@ 0x17c
 80120d6:	4806      	ldr	r0, [pc, #24]	@ (80120f0 <txPushSingleFrame+0x190>)
 80120d8:	f001 fbf8 	bl	80138cc <__assert_func>
    return out;
 80120dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80120de:	4618      	mov	r0, r3
 80120e0:	372c      	adds	r7, #44	@ 0x2c
 80120e2:	46bd      	mov	sp, r7
 80120e4:	bd90      	pop	{r4, r7, pc}
 80120e6:	bf00      	nop
 80120e8:	080183bc 	.word	0x080183bc
 80120ec:	08018fc8 	.word	0x08018fc8
 80120f0:	080181f8 	.word	0x080181f8
 80120f4:	08018418 	.word	0x08018418
 80120f8:	08018448 	.word	0x08018448
 80120fc:	0801846c 	.word	0x0801846c
 8012100:	080184a8 	.word	0x080184a8
 8012104:	080119a9 	.word	0x080119a9
 8012108:	08011f0d 	.word	0x08011f0d
 801210c:	080184c0 	.word	0x080184c0
 8012110:	080184d8 	.word	0x080184d8
 8012114:	080184f4 	.word	0x080184f4

08012118 <txGenerateMultiFrameChain>:
                                                 const CanardMicrosecond deadline_usec,
                                                 const uint32_t          can_id,
                                                 const CanardTransferID  transfer_id,
                                                 const size_t            payload_size,
                                                 const void* const       payload)
{
 8012118:	b590      	push	{r4, r7, lr}
 801211a:	b093      	sub	sp, #76	@ 0x4c
 801211c:	af02      	add	r7, sp, #8
 801211e:	60f8      	str	r0, [r7, #12]
 8012120:	60b9      	str	r1, [r7, #8]
 8012122:	607a      	str	r2, [r7, #4]
    CANARD_ASSERT(ins != NULL);
 8012124:	68bb      	ldr	r3, [r7, #8]
 8012126:	2b00      	cmp	r3, #0
 8012128:	d106      	bne.n	8012138 <txGenerateMultiFrameChain+0x20>
 801212a:	4b93      	ldr	r3, [pc, #588]	@ (8012378 <txGenerateMultiFrameChain+0x260>)
 801212c:	4a93      	ldr	r2, [pc, #588]	@ (801237c <txGenerateMultiFrameChain+0x264>)
 801212e:	f240 1189 	movw	r1, #393	@ 0x189
 8012132:	4893      	ldr	r0, [pc, #588]	@ (8012380 <txGenerateMultiFrameChain+0x268>)
 8012134:	f001 fbca 	bl	80138cc <__assert_func>
    CANARD_ASSERT(presentation_layer_mtu > 0U);
 8012138:	687b      	ldr	r3, [r7, #4]
 801213a:	2b00      	cmp	r3, #0
 801213c:	d106      	bne.n	801214c <txGenerateMultiFrameChain+0x34>
 801213e:	4b91      	ldr	r3, [pc, #580]	@ (8012384 <txGenerateMultiFrameChain+0x26c>)
 8012140:	4a8e      	ldr	r2, [pc, #568]	@ (801237c <txGenerateMultiFrameChain+0x264>)
 8012142:	f44f 71c5 	mov.w	r1, #394	@ 0x18a
 8012146:	488e      	ldr	r0, [pc, #568]	@ (8012380 <txGenerateMultiFrameChain+0x268>)
 8012148:	f001 fbc0 	bl	80138cc <__assert_func>
    CANARD_ASSERT(payload_size > presentation_layer_mtu);  // Otherwise, a single-frame transfer should be used.
 801214c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801214e:	687b      	ldr	r3, [r7, #4]
 8012150:	429a      	cmp	r2, r3
 8012152:	d806      	bhi.n	8012162 <txGenerateMultiFrameChain+0x4a>
 8012154:	4b8c      	ldr	r3, [pc, #560]	@ (8012388 <txGenerateMultiFrameChain+0x270>)
 8012156:	4a89      	ldr	r2, [pc, #548]	@ (801237c <txGenerateMultiFrameChain+0x264>)
 8012158:	f240 118b 	movw	r1, #395	@ 0x18b
 801215c:	4888      	ldr	r0, [pc, #544]	@ (8012380 <txGenerateMultiFrameChain+0x268>)
 801215e:	f001 fbb5 	bl	80138cc <__assert_func>
    CANARD_ASSERT(payload != NULL);
 8012162:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012164:	2b00      	cmp	r3, #0
 8012166:	d106      	bne.n	8012176 <txGenerateMultiFrameChain+0x5e>
 8012168:	4b88      	ldr	r3, [pc, #544]	@ (801238c <txGenerateMultiFrameChain+0x274>)
 801216a:	4a84      	ldr	r2, [pc, #528]	@ (801237c <txGenerateMultiFrameChain+0x264>)
 801216c:	f44f 71c6 	mov.w	r1, #396	@ 0x18c
 8012170:	4883      	ldr	r0, [pc, #524]	@ (8012380 <txGenerateMultiFrameChain+0x268>)
 8012172:	f001 fbab 	bl	80138cc <__assert_func>

    TxChain        out                   = {NULL, NULL, 0};
 8012176:	2300      	movs	r3, #0
 8012178:	613b      	str	r3, [r7, #16]
 801217a:	2300      	movs	r3, #0
 801217c:	617b      	str	r3, [r7, #20]
 801217e:	2300      	movs	r3, #0
 8012180:	61bb      	str	r3, [r7, #24]
    const size_t   payload_size_with_crc = payload_size + CRC_SIZE_BYTES;
 8012182:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012184:	3302      	adds	r3, #2
 8012186:	62bb      	str	r3, [r7, #40]	@ 0x28
    size_t         offset                = 0U;
 8012188:	2300      	movs	r3, #0
 801218a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    TransferCRC    crc                   = crcAdd(CRC_INITIAL, payload_size, payload);
 801218c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801218e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8012190:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8012194:	f7ff fc34 	bl	8011a00 <crcAdd>
 8012198:	4603      	mov	r3, r0
 801219a:	877b      	strh	r3, [r7, #58]	@ 0x3a
    bool           toggle                = INITIAL_TOGGLE_STATE;
 801219c:	2301      	movs	r3, #1
 801219e:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    const uint8_t* payload_ptr           = (const uint8_t*) payload;
 80121a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80121a4:	637b      	str	r3, [r7, #52]	@ 0x34
    while (offset < payload_size_with_crc)
 80121a6:	e0d4      	b.n	8012352 <txGenerateMultiFrameChain+0x23a>
    {
        out.size++;
 80121a8:	69bb      	ldr	r3, [r7, #24]
 80121aa:	3301      	adds	r3, #1
 80121ac:	61bb      	str	r3, [r7, #24]
        const size_t frame_payload_size_with_tail =
            ((payload_size_with_crc - offset) < presentation_layer_mtu)
 80121ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80121b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80121b2:	1ad3      	subs	r3, r2, r3
                ? txRoundFramePayloadSizeUp((payload_size_with_crc - offset) + 1U)  // Padding in the last frame only.
                : (presentation_layer_mtu + 1U);
 80121b4:	687a      	ldr	r2, [r7, #4]
 80121b6:	429a      	cmp	r2, r3
 80121b8:	d908      	bls.n	80121cc <txGenerateMultiFrameChain+0xb4>
                ? txRoundFramePayloadSizeUp((payload_size_with_crc - offset) + 1U)  // Padding in the last frame only.
 80121ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80121bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80121be:	1ad3      	subs	r3, r2, r3
 80121c0:	3301      	adds	r3, #1
 80121c2:	4618      	mov	r0, r3
 80121c4:	f7ff fe1e 	bl	8011e04 <txRoundFramePayloadSizeUp>
 80121c8:	4603      	mov	r3, r0
 80121ca:	e001      	b.n	80121d0 <txGenerateMultiFrameChain+0xb8>
                : (presentation_layer_mtu + 1U);
 80121cc:	687b      	ldr	r3, [r7, #4]
 80121ce:	3301      	adds	r3, #1
        const size_t frame_payload_size_with_tail =
 80121d0:	627b      	str	r3, [r7, #36]	@ 0x24
        TxItem* const tqi = txAllocateQueueItem(ins, can_id, deadline_usec, frame_payload_size_with_tail);
 80121d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80121d4:	9300      	str	r3, [sp, #0]
 80121d6:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80121da:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80121dc:	68b8      	ldr	r0, [r7, #8]
 80121de:	f7ff fe43 	bl	8011e68 <txAllocateQueueItem>
 80121e2:	6238      	str	r0, [r7, #32]
        if (NULL == out.head)
 80121e4:	693b      	ldr	r3, [r7, #16]
 80121e6:	2b00      	cmp	r3, #0
 80121e8:	d102      	bne.n	80121f0 <txGenerateMultiFrameChain+0xd8>
        {
            out.head = tqi;
 80121ea:	6a3b      	ldr	r3, [r7, #32]
 80121ec:	613b      	str	r3, [r7, #16]
 80121ee:	e002      	b.n	80121f6 <txGenerateMultiFrameChain+0xde>
        }
        else
        {
            out.tail->base.next_in_transfer = &tqi->base;
 80121f0:	697b      	ldr	r3, [r7, #20]
 80121f2:	6a3a      	ldr	r2, [r7, #32]
 80121f4:	611a      	str	r2, [r3, #16]
        }
        out.tail = tqi;
 80121f6:	6a3b      	ldr	r3, [r7, #32]
 80121f8:	617b      	str	r3, [r7, #20]
        if (NULL == out.tail)
 80121fa:	697b      	ldr	r3, [r7, #20]
 80121fc:	2b00      	cmp	r3, #0
 80121fe:	f000 80ae 	beq.w	801235e <txGenerateMultiFrameChain+0x246>
        {
            break;
        }

        // Copy the payload into the frame.
        const size_t frame_payload_size = frame_payload_size_with_tail - 1U;
 8012202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012204:	3b01      	subs	r3, #1
 8012206:	61fb      	str	r3, [r7, #28]
        size_t       frame_offset       = 0U;
 8012208:	2300      	movs	r3, #0
 801220a:	633b      	str	r3, [r7, #48]	@ 0x30
        if (offset < payload_size)
 801220c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801220e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012210:	429a      	cmp	r2, r3
 8012212:	d21c      	bcs.n	801224e <txGenerateMultiFrameChain+0x136>
        {
            size_t move_size = payload_size - offset;
 8012214:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8012216:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012218:	1ad3      	subs	r3, r2, r3
 801221a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            if (move_size > frame_payload_size)
 801221c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801221e:	69fb      	ldr	r3, [r7, #28]
 8012220:	429a      	cmp	r2, r3
 8012222:	d901      	bls.n	8012228 <txGenerateMultiFrameChain+0x110>
            {
                move_size = frame_payload_size;
 8012224:	69fb      	ldr	r3, [r7, #28]
 8012226:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            // Clang-Tidy raises an error recommending the use of memcpy_s() instead.
            // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
            // SonarQube incorrectly detects a buffer overflow here.
            (void) memcpy(&out.tail->payload_buffer[0], payload_ptr, move_size);  // NOLINT NOSONAR
 8012228:	697b      	ldr	r3, [r7, #20]
 801222a:	3330      	adds	r3, #48	@ 0x30
 801222c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801222e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8012230:	4618      	mov	r0, r3
 8012232:	f002 fcec 	bl	8014c0e <memcpy>
            frame_offset = frame_offset + move_size;
 8012236:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801223a:	4413      	add	r3, r2
 801223c:	633b      	str	r3, [r7, #48]	@ 0x30
            offset += move_size;
 801223e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8012240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012242:	4413      	add	r3, r2
 8012244:	63fb      	str	r3, [r7, #60]	@ 0x3c
            payload_ptr += move_size;
 8012246:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801224a:	4413      	add	r3, r2
 801224c:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        // Handle the last frame of the transfer: it is special because it also contains padding and CRC.
        if (offset >= payload_size)
 801224e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8012250:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012252:	429a      	cmp	r2, r3
 8012254:	d343      	bcc.n	80122de <txGenerateMultiFrameChain+0x1c6>
        {
            // Insert padding -- only in the last frame. Don't forget to include padding into the CRC.
            while ((frame_offset + CRC_SIZE_BYTES) < frame_payload_size)
 8012256:	e00f      	b.n	8012278 <txGenerateMultiFrameChain+0x160>
            {
                out.tail->payload_buffer[frame_offset] = PADDING_BYTE_VALUE;
 8012258:	697a      	ldr	r2, [r7, #20]
 801225a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801225c:	4413      	add	r3, r2
 801225e:	3330      	adds	r3, #48	@ 0x30
 8012260:	2200      	movs	r2, #0
 8012262:	701a      	strb	r2, [r3, #0]
                ++frame_offset;
 8012264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012266:	3301      	adds	r3, #1
 8012268:	633b      	str	r3, [r7, #48]	@ 0x30
                crc = crcAddByte(crc, PADDING_BYTE_VALUE);
 801226a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801226c:	2100      	movs	r1, #0
 801226e:	4618      	mov	r0, r3
 8012270:	f7ff fba6 	bl	80119c0 <crcAddByte>
 8012274:	4603      	mov	r3, r0
 8012276:	877b      	strh	r3, [r7, #58]	@ 0x3a
            while ((frame_offset + CRC_SIZE_BYTES) < frame_payload_size)
 8012278:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801227a:	3302      	adds	r3, #2
 801227c:	69fa      	ldr	r2, [r7, #28]
 801227e:	429a      	cmp	r2, r3
 8012280:	d8ea      	bhi.n	8012258 <txGenerateMultiFrameChain+0x140>
            }

            // Insert the CRC.
            if ((frame_offset < frame_payload_size) && (offset == payload_size))
 8012282:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012284:	69fb      	ldr	r3, [r7, #28]
 8012286:	429a      	cmp	r2, r3
 8012288:	d213      	bcs.n	80122b2 <txGenerateMultiFrameChain+0x19a>
 801228a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801228c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801228e:	429a      	cmp	r2, r3
 8012290:	d10f      	bne.n	80122b2 <txGenerateMultiFrameChain+0x19a>
            {
                // SonarQube incorrectly detects a buffer overflow here.
                out.tail->payload_buffer[frame_offset] = (uint8_t) (crc >> BITS_PER_BYTE);  // NOSONAR
 8012292:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8012294:	0a1b      	lsrs	r3, r3, #8
 8012296:	b29b      	uxth	r3, r3
 8012298:	697a      	ldr	r2, [r7, #20]
 801229a:	b2d9      	uxtb	r1, r3
 801229c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801229e:	4413      	add	r3, r2
 80122a0:	3330      	adds	r3, #48	@ 0x30
 80122a2:	460a      	mov	r2, r1
 80122a4:	701a      	strb	r2, [r3, #0]
                ++frame_offset;
 80122a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80122a8:	3301      	adds	r3, #1
 80122aa:	633b      	str	r3, [r7, #48]	@ 0x30
                ++offset;
 80122ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80122ae:	3301      	adds	r3, #1
 80122b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
            if ((frame_offset < frame_payload_size) && (offset > payload_size))
 80122b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80122b4:	69fb      	ldr	r3, [r7, #28]
 80122b6:	429a      	cmp	r2, r3
 80122b8:	d211      	bcs.n	80122de <txGenerateMultiFrameChain+0x1c6>
 80122ba:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80122bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80122be:	429a      	cmp	r2, r3
 80122c0:	d90d      	bls.n	80122de <txGenerateMultiFrameChain+0x1c6>
            {
                out.tail->payload_buffer[frame_offset] = (uint8_t) (crc & BYTE_MAX);
 80122c2:	697a      	ldr	r2, [r7, #20]
 80122c4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80122c6:	b2d9      	uxtb	r1, r3
 80122c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80122ca:	4413      	add	r3, r2
 80122cc:	3330      	adds	r3, #48	@ 0x30
 80122ce:	460a      	mov	r2, r1
 80122d0:	701a      	strb	r2, [r3, #0]
                ++frame_offset;
 80122d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80122d4:	3301      	adds	r3, #1
 80122d6:	633b      	str	r3, [r7, #48]	@ 0x30
                ++offset;
 80122d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80122da:	3301      	adds	r3, #1
 80122dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
        }

        // Finalize the frame.
        CANARD_ASSERT((frame_offset + 1U) == out.tail->base.frame.payload_size);
 80122de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80122e0:	1c5a      	adds	r2, r3, #1
 80122e2:	697b      	ldr	r3, [r7, #20]
 80122e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80122e6:	429a      	cmp	r2, r3
 80122e8:	d006      	beq.n	80122f8 <txGenerateMultiFrameChain+0x1e0>
 80122ea:	4b29      	ldr	r3, [pc, #164]	@ (8012390 <txGenerateMultiFrameChain+0x278>)
 80122ec:	4a23      	ldr	r2, [pc, #140]	@ (801237c <txGenerateMultiFrameChain+0x264>)
 80122ee:	f240 11d9 	movw	r1, #473	@ 0x1d9
 80122f2:	4823      	ldr	r0, [pc, #140]	@ (8012380 <txGenerateMultiFrameChain+0x268>)
 80122f4:	f001 faea 	bl	80138cc <__assert_func>
        // SonarQube incorrectly detects a buffer overflow here.
        out.tail->payload_buffer[frame_offset] =  // NOSONAR
            txMakeTailByte(out.head == out.tail, offset >= payload_size_with_crc, toggle, transfer_id);
 80122f8:	693a      	ldr	r2, [r7, #16]
 80122fa:	697b      	ldr	r3, [r7, #20]
 80122fc:	429a      	cmp	r2, r3
 80122fe:	bf0c      	ite	eq
 8012300:	2301      	moveq	r3, #1
 8012302:	2300      	movne	r3, #0
 8012304:	b2d8      	uxtb	r0, r3
 8012306:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8012308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801230a:	429a      	cmp	r2, r3
 801230c:	bf2c      	ite	cs
 801230e:	2301      	movcs	r3, #1
 8012310:	2300      	movcc	r3, #0
 8012312:	b2d9      	uxtb	r1, r3
        out.tail->payload_buffer[frame_offset] =  // NOSONAR
 8012314:	697c      	ldr	r4, [r7, #20]
            txMakeTailByte(out.head == out.tail, offset >= payload_size_with_crc, toggle, transfer_id);
 8012316:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 801231a:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 801231e:	f7ff fd2f 	bl	8011d80 <txMakeTailByte>
 8012322:	4603      	mov	r3, r0
 8012324:	461a      	mov	r2, r3
        out.tail->payload_buffer[frame_offset] =  // NOSONAR
 8012326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012328:	4423      	add	r3, r4
 801232a:	3330      	adds	r3, #48	@ 0x30
 801232c:	701a      	strb	r2, [r3, #0]
        toggle = !toggle;
 801232e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8012332:	2b00      	cmp	r3, #0
 8012334:	bf14      	ite	ne
 8012336:	2301      	movne	r3, #1
 8012338:	2300      	moveq	r3, #0
 801233a:	b2db      	uxtb	r3, r3
 801233c:	f083 0301 	eor.w	r3, r3, #1
 8012340:	b2db      	uxtb	r3, r3
 8012342:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
 8012346:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 801234a:	f003 0301 	and.w	r3, r3, #1
 801234e:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    while (offset < payload_size_with_crc)
 8012352:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8012354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012356:	429a      	cmp	r2, r3
 8012358:	f4ff af26 	bcc.w	80121a8 <txGenerateMultiFrameChain+0x90>
 801235c:	e000      	b.n	8012360 <txGenerateMultiFrameChain+0x248>
            break;
 801235e:	bf00      	nop
    }
    return out;
 8012360:	68fb      	ldr	r3, [r7, #12]
 8012362:	461c      	mov	r4, r3
 8012364:	f107 0310 	add.w	r3, r7, #16
 8012368:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801236c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8012370:	68f8      	ldr	r0, [r7, #12]
 8012372:	3744      	adds	r7, #68	@ 0x44
 8012374:	46bd      	mov	sp, r7
 8012376:	bd90      	pop	{r4, r7, pc}
 8012378:	080183bc 	.word	0x080183bc
 801237c:	08019098 	.word	0x08019098
 8012380:	080181f8 	.word	0x080181f8
 8012384:	0801850c 	.word	0x0801850c
 8012388:	08018528 	.word	0x08018528
 801238c:	080184a8 	.word	0x080184a8
 8012390:	08018550 	.word	0x08018550

08012394 <txPushMultiFrame>:
                                        const CanardMicrosecond deadline_usec,
                                        const uint32_t          can_id,
                                        const CanardTransferID  transfer_id,
                                        const size_t            payload_size,
                                        const void* const       payload)
{
 8012394:	b580      	push	{r7, lr}
 8012396:	b094      	sub	sp, #80	@ 0x50
 8012398:	af06      	add	r7, sp, #24
 801239a:	60f8      	str	r0, [r7, #12]
 801239c:	60b9      	str	r1, [r7, #8]
 801239e:	607a      	str	r2, [r7, #4]
    CANARD_ASSERT((ins != NULL) && (que != NULL));
 80123a0:	68bb      	ldr	r3, [r7, #8]
 80123a2:	2b00      	cmp	r3, #0
 80123a4:	d002      	beq.n	80123ac <txPushMultiFrame+0x18>
 80123a6:	68fb      	ldr	r3, [r7, #12]
 80123a8:	2b00      	cmp	r3, #0
 80123aa:	d106      	bne.n	80123ba <txPushMultiFrame+0x26>
 80123ac:	4b65      	ldr	r3, [pc, #404]	@ (8012544 <txPushMultiFrame+0x1b0>)
 80123ae:	4a66      	ldr	r2, [pc, #408]	@ (8012548 <txPushMultiFrame+0x1b4>)
 80123b0:	f44f 71f6 	mov.w	r1, #492	@ 0x1ec
 80123b4:	4865      	ldr	r0, [pc, #404]	@ (801254c <txPushMultiFrame+0x1b8>)
 80123b6:	f001 fa89 	bl	80138cc <__assert_func>
    CANARD_ASSERT(presentation_layer_mtu > 0U);
 80123ba:	687b      	ldr	r3, [r7, #4]
 80123bc:	2b00      	cmp	r3, #0
 80123be:	d106      	bne.n	80123ce <txPushMultiFrame+0x3a>
 80123c0:	4b63      	ldr	r3, [pc, #396]	@ (8012550 <txPushMultiFrame+0x1bc>)
 80123c2:	4a61      	ldr	r2, [pc, #388]	@ (8012548 <txPushMultiFrame+0x1b4>)
 80123c4:	f240 11ed 	movw	r1, #493	@ 0x1ed
 80123c8:	4860      	ldr	r0, [pc, #384]	@ (801254c <txPushMultiFrame+0x1b8>)
 80123ca:	f001 fa7f 	bl	80138cc <__assert_func>
    CANARD_ASSERT(payload_size > presentation_layer_mtu);  // Otherwise, a single-frame transfer should be used.
 80123ce:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80123d0:	687b      	ldr	r3, [r7, #4]
 80123d2:	429a      	cmp	r2, r3
 80123d4:	d806      	bhi.n	80123e4 <txPushMultiFrame+0x50>
 80123d6:	4b5f      	ldr	r3, [pc, #380]	@ (8012554 <txPushMultiFrame+0x1c0>)
 80123d8:	4a5b      	ldr	r2, [pc, #364]	@ (8012548 <txPushMultiFrame+0x1b4>)
 80123da:	f44f 71f7 	mov.w	r1, #494	@ 0x1ee
 80123de:	485b      	ldr	r0, [pc, #364]	@ (801254c <txPushMultiFrame+0x1b8>)
 80123e0:	f001 fa74 	bl	80138cc <__assert_func>

    int32_t      out                   = 0;  // The number of frames enqueued or negated error.
 80123e4:	2300      	movs	r3, #0
 80123e6:	637b      	str	r3, [r7, #52]	@ 0x34
    const size_t payload_size_with_crc = payload_size + CRC_SIZE_BYTES;
 80123e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80123ea:	3302      	adds	r3, #2
 80123ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    const size_t num_frames = ((payload_size_with_crc + presentation_layer_mtu) - 1U) / presentation_layer_mtu;
 80123ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80123f0:	687b      	ldr	r3, [r7, #4]
 80123f2:	4413      	add	r3, r2
 80123f4:	1e5a      	subs	r2, r3, #1
 80123f6:	687b      	ldr	r3, [r7, #4]
 80123f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80123fc:	627b      	str	r3, [r7, #36]	@ 0x24
    CANARD_ASSERT(num_frames >= 2);
 80123fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012400:	2b01      	cmp	r3, #1
 8012402:	d806      	bhi.n	8012412 <txPushMultiFrame+0x7e>
 8012404:	4b54      	ldr	r3, [pc, #336]	@ (8012558 <txPushMultiFrame+0x1c4>)
 8012406:	4a50      	ldr	r2, [pc, #320]	@ (8012548 <txPushMultiFrame+0x1b4>)
 8012408:	f240 11f3 	movw	r1, #499	@ 0x1f3
 801240c:	484f      	ldr	r0, [pc, #316]	@ (801254c <txPushMultiFrame+0x1b8>)
 801240e:	f001 fa5d 	bl	80138cc <__assert_func>
    if ((que->size + num_frames) <= que->capacity)  // Bail early if we can see that we won't fit anyway.
 8012412:	68fb      	ldr	r3, [r7, #12]
 8012414:	689a      	ldr	r2, [r3, #8]
 8012416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012418:	441a      	add	r2, r3
 801241a:	68fb      	ldr	r3, [r7, #12]
 801241c:	681b      	ldr	r3, [r3, #0]
 801241e:	429a      	cmp	r2, r3
 8012420:	d87b      	bhi.n	801251a <txPushMultiFrame+0x186>
    {
        const TxChain sq = txGenerateMultiFrameChain(ins,
 8012422:	f107 0010 	add.w	r0, r7, #16
 8012426:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012428:	9305      	str	r3, [sp, #20]
 801242a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801242c:	9304      	str	r3, [sp, #16]
 801242e:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8012432:	9303      	str	r3, [sp, #12]
 8012434:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012436:	9302      	str	r3, [sp, #8]
 8012438:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 801243c:	e9cd 2300 	strd	r2, r3, [sp]
 8012440:	687a      	ldr	r2, [r7, #4]
 8012442:	68b9      	ldr	r1, [r7, #8]
 8012444:	f7ff fe68 	bl	8012118 <txGenerateMultiFrameChain>
                                                     deadline_usec,
                                                     can_id,
                                                     transfer_id,
                                                     payload_size,
                                                     payload);
        if (sq.tail != NULL)
 8012448:	697b      	ldr	r3, [r7, #20]
 801244a:	2b00      	cmp	r3, #0
 801244c:	d051      	beq.n	80124f2 <txPushMultiFrame+0x15e>
        {
            CanardTxQueueItem* next = &sq.head->base;
 801244e:	693b      	ldr	r3, [r7, #16]
 8012450:	633b      	str	r3, [r7, #48]	@ 0x30
            do
            {
                const CanardTreeNode* const res =
                    cavlSearch(&que->root, &next->base, &txAVLPredicate, &avlTrivialFactory);
 8012452:	68fb      	ldr	r3, [r7, #12]
 8012454:	f103 000c 	add.w	r0, r3, #12
 8012458:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801245a:	4b40      	ldr	r3, [pc, #256]	@ (801255c <txPushMultiFrame+0x1c8>)
 801245c:	4a40      	ldr	r2, [pc, #256]	@ (8012560 <txPushMultiFrame+0x1cc>)
 801245e:	f7ff f8f3 	bl	8011648 <cavlSearch>
 8012462:	61f8      	str	r0, [r7, #28]
                (void) res;
                CANARD_ASSERT(res == &next->base);
 8012464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012466:	69fa      	ldr	r2, [r7, #28]
 8012468:	429a      	cmp	r2, r3
 801246a:	d006      	beq.n	801247a <txPushMultiFrame+0xe6>
 801246c:	4b3d      	ldr	r3, [pc, #244]	@ (8012564 <txPushMultiFrame+0x1d0>)
 801246e:	4a36      	ldr	r2, [pc, #216]	@ (8012548 <txPushMultiFrame+0x1b4>)
 8012470:	f240 2105 	movw	r1, #517	@ 0x205
 8012474:	4835      	ldr	r0, [pc, #212]	@ (801254c <txPushMultiFrame+0x1b8>)
 8012476:	f001 fa29 	bl	80138cc <__assert_func>
                CANARD_ASSERT(que->root != NULL);
 801247a:	68fb      	ldr	r3, [r7, #12]
 801247c:	68db      	ldr	r3, [r3, #12]
 801247e:	2b00      	cmp	r3, #0
 8012480:	d106      	bne.n	8012490 <txPushMultiFrame+0xfc>
 8012482:	4b39      	ldr	r3, [pc, #228]	@ (8012568 <txPushMultiFrame+0x1d4>)
 8012484:	4a30      	ldr	r2, [pc, #192]	@ (8012548 <txPushMultiFrame+0x1b4>)
 8012486:	f240 2106 	movw	r1, #518	@ 0x206
 801248a:	4830      	ldr	r0, [pc, #192]	@ (801254c <txPushMultiFrame+0x1b8>)
 801248c:	f001 fa1e 	bl	80138cc <__assert_func>
                next = next->next_in_transfer;
 8012490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012492:	691b      	ldr	r3, [r3, #16]
 8012494:	633b      	str	r3, [r7, #48]	@ 0x30
            } while (next != NULL);
 8012496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012498:	2b00      	cmp	r3, #0
 801249a:	d1da      	bne.n	8012452 <txPushMultiFrame+0xbe>
            CANARD_ASSERT(num_frames == sq.size);
 801249c:	69bb      	ldr	r3, [r7, #24]
 801249e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80124a0:	429a      	cmp	r2, r3
 80124a2:	d006      	beq.n	80124b2 <txPushMultiFrame+0x11e>
 80124a4:	4b31      	ldr	r3, [pc, #196]	@ (801256c <txPushMultiFrame+0x1d8>)
 80124a6:	4a28      	ldr	r2, [pc, #160]	@ (8012548 <txPushMultiFrame+0x1b4>)
 80124a8:	f240 2109 	movw	r1, #521	@ 0x209
 80124ac:	4827      	ldr	r0, [pc, #156]	@ (801254c <txPushMultiFrame+0x1b8>)
 80124ae:	f001 fa0d 	bl	80138cc <__assert_func>
            que->size += sq.size;
 80124b2:	68fb      	ldr	r3, [r7, #12]
 80124b4:	689a      	ldr	r2, [r3, #8]
 80124b6:	69bb      	ldr	r3, [r7, #24]
 80124b8:	441a      	add	r2, r3
 80124ba:	68fb      	ldr	r3, [r7, #12]
 80124bc:	609a      	str	r2, [r3, #8]
            CANARD_ASSERT(que->size <= que->capacity);
 80124be:	68fb      	ldr	r3, [r7, #12]
 80124c0:	689a      	ldr	r2, [r3, #8]
 80124c2:	68fb      	ldr	r3, [r7, #12]
 80124c4:	681b      	ldr	r3, [r3, #0]
 80124c6:	429a      	cmp	r2, r3
 80124c8:	d906      	bls.n	80124d8 <txPushMultiFrame+0x144>
 80124ca:	4b29      	ldr	r3, [pc, #164]	@ (8012570 <txPushMultiFrame+0x1dc>)
 80124cc:	4a1e      	ldr	r2, [pc, #120]	@ (8012548 <txPushMultiFrame+0x1b4>)
 80124ce:	f240 210b 	movw	r1, #523	@ 0x20b
 80124d2:	481e      	ldr	r0, [pc, #120]	@ (801254c <txPushMultiFrame+0x1b8>)
 80124d4:	f001 f9fa 	bl	80138cc <__assert_func>
            CANARD_ASSERT((sq.size + 0ULL) <= INT32_MAX);  // +0 is to suppress warning.
 80124d8:	69bb      	ldr	r3, [r7, #24]
 80124da:	2b00      	cmp	r3, #0
 80124dc:	da06      	bge.n	80124ec <txPushMultiFrame+0x158>
 80124de:	4b25      	ldr	r3, [pc, #148]	@ (8012574 <txPushMultiFrame+0x1e0>)
 80124e0:	4a19      	ldr	r2, [pc, #100]	@ (8012548 <txPushMultiFrame+0x1b4>)
 80124e2:	f44f 7103 	mov.w	r1, #524	@ 0x20c
 80124e6:	4819      	ldr	r0, [pc, #100]	@ (801254c <txPushMultiFrame+0x1b8>)
 80124e8:	f001 f9f0 	bl	80138cc <__assert_func>
            out = (int32_t) sq.size;
 80124ec:	69bb      	ldr	r3, [r7, #24]
 80124ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80124f0:	e016      	b.n	8012520 <txPushMultiFrame+0x18c>
        }
        else
        {
            out                     = -CANARD_ERROR_OUT_OF_MEMORY;
 80124f2:	f06f 0302 	mvn.w	r3, #2
 80124f6:	637b      	str	r3, [r7, #52]	@ 0x34
            CanardTxQueueItem* head = &sq.head->base;
 80124f8:	693b      	ldr	r3, [r7, #16]
 80124fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
            while (head != NULL)
 80124fc:	e009      	b.n	8012512 <txPushMultiFrame+0x17e>
            {
                CanardTxQueueItem* const next = head->next_in_transfer;
 80124fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012500:	691b      	ldr	r3, [r3, #16]
 8012502:	623b      	str	r3, [r7, #32]
                ins->memory_free(ins, head);
 8012504:	68bb      	ldr	r3, [r7, #8]
 8012506:	68db      	ldr	r3, [r3, #12]
 8012508:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801250a:	68b8      	ldr	r0, [r7, #8]
 801250c:	4798      	blx	r3
                head = next;
 801250e:	6a3b      	ldr	r3, [r7, #32]
 8012510:	62fb      	str	r3, [r7, #44]	@ 0x2c
            while (head != NULL)
 8012512:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012514:	2b00      	cmp	r3, #0
 8012516:	d1f2      	bne.n	80124fe <txPushMultiFrame+0x16a>
 8012518:	e002      	b.n	8012520 <txPushMultiFrame+0x18c>
            }
        }
    }
    else  // We predict that we're going to run out of queue, don't bother serializing the transfer.
    {
        out = -CANARD_ERROR_OUT_OF_MEMORY;
 801251a:	f06f 0302 	mvn.w	r3, #2
 801251e:	637b      	str	r3, [r7, #52]	@ 0x34
    }
    CANARD_ASSERT((out < 0) || (out >= 2));
 8012520:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012522:	2b00      	cmp	r3, #0
 8012524:	db09      	blt.n	801253a <txPushMultiFrame+0x1a6>
 8012526:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012528:	2b01      	cmp	r3, #1
 801252a:	dc06      	bgt.n	801253a <txPushMultiFrame+0x1a6>
 801252c:	4b12      	ldr	r3, [pc, #72]	@ (8012578 <txPushMultiFrame+0x1e4>)
 801252e:	4a06      	ldr	r2, [pc, #24]	@ (8012548 <txPushMultiFrame+0x1b4>)
 8012530:	f240 211f 	movw	r1, #543	@ 0x21f
 8012534:	4805      	ldr	r0, [pc, #20]	@ (801254c <txPushMultiFrame+0x1b8>)
 8012536:	f001 f9c9 	bl	80138cc <__assert_func>
    return out;
 801253a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 801253c:	4618      	mov	r0, r3
 801253e:	3738      	adds	r7, #56	@ 0x38
 8012540:	46bd      	mov	sp, r7
 8012542:	bd80      	pop	{r7, pc}
 8012544:	0801858c 	.word	0x0801858c
 8012548:	08019084 	.word	0x08019084
 801254c:	080181f8 	.word	0x080181f8
 8012550:	0801850c 	.word	0x0801850c
 8012554:	08018528 	.word	0x08018528
 8012558:	080185bc 	.word	0x080185bc
 801255c:	080119a9 	.word	0x080119a9
 8012560:	08011f0d 	.word	0x08011f0d
 8012564:	080185cc 	.word	0x080185cc
 8012568:	080185e0 	.word	0x080185e0
 801256c:	080185fc 	.word	0x080185fc
 8012570:	080184d8 	.word	0x080184d8
 8012574:	08018614 	.word	0x08018614
 8012578:	08018638 	.word	0x08018638

0801257c <rxTryParseFrame>:

/// Returns truth if the frame is valid and parsed successfully. False if the frame is not a valid UAVCAN/CAN frame.
CANARD_PRIVATE bool rxTryParseFrame(const CanardMicrosecond  timestamp_usec,
                                    const CanardFrame* const frame,
                                    RxFrameModel* const      out)
{
 801257c:	b580      	push	{r7, lr}
 801257e:	b088      	sub	sp, #32
 8012580:	af00      	add	r7, sp, #0
 8012582:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8012586:	607a      	str	r2, [r7, #4]
 8012588:	603b      	str	r3, [r7, #0]
    CANARD_ASSERT(frame != NULL);
 801258a:	687b      	ldr	r3, [r7, #4]
 801258c:	2b00      	cmp	r3, #0
 801258e:	d106      	bne.n	801259e <rxTryParseFrame+0x22>
 8012590:	4b96      	ldr	r3, [pc, #600]	@ (80127ec <rxTryParseFrame+0x270>)
 8012592:	4a97      	ldr	r2, [pc, #604]	@ (80127f0 <rxTryParseFrame+0x274>)
 8012594:	f240 214e 	movw	r1, #590	@ 0x24e
 8012598:	4896      	ldr	r0, [pc, #600]	@ (80127f4 <rxTryParseFrame+0x278>)
 801259a:	f001 f997 	bl	80138cc <__assert_func>
    CANARD_ASSERT(frame->extended_can_id <= CAN_EXT_ID_MASK);
 801259e:	687b      	ldr	r3, [r7, #4]
 80125a0:	681b      	ldr	r3, [r3, #0]
 80125a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80125a6:	d306      	bcc.n	80125b6 <rxTryParseFrame+0x3a>
 80125a8:	4b93      	ldr	r3, [pc, #588]	@ (80127f8 <rxTryParseFrame+0x27c>)
 80125aa:	4a91      	ldr	r2, [pc, #580]	@ (80127f0 <rxTryParseFrame+0x274>)
 80125ac:	f240 214f 	movw	r1, #591	@ 0x24f
 80125b0:	4890      	ldr	r0, [pc, #576]	@ (80127f4 <rxTryParseFrame+0x278>)
 80125b2:	f001 f98b 	bl	80138cc <__assert_func>
    CANARD_ASSERT(out != NULL);
 80125b6:	683b      	ldr	r3, [r7, #0]
 80125b8:	2b00      	cmp	r3, #0
 80125ba:	d106      	bne.n	80125ca <rxTryParseFrame+0x4e>
 80125bc:	4b8f      	ldr	r3, [pc, #572]	@ (80127fc <rxTryParseFrame+0x280>)
 80125be:	4a8c      	ldr	r2, [pc, #560]	@ (80127f0 <rxTryParseFrame+0x274>)
 80125c0:	f44f 7114 	mov.w	r1, #592	@ 0x250
 80125c4:	488b      	ldr	r0, [pc, #556]	@ (80127f4 <rxTryParseFrame+0x278>)
 80125c6:	f001 f981 	bl	80138cc <__assert_func>
    bool valid = false;
 80125ca:	2300      	movs	r3, #0
 80125cc:	77fb      	strb	r3, [r7, #31]
    if (frame->payload_size > 0)
 80125ce:	687b      	ldr	r3, [r7, #4]
 80125d0:	685b      	ldr	r3, [r3, #4]
 80125d2:	2b00      	cmp	r3, #0
 80125d4:	f000 8105 	beq.w	80127e2 <rxTryParseFrame+0x266>
    {
        CANARD_ASSERT(frame->payload != NULL);
 80125d8:	687b      	ldr	r3, [r7, #4]
 80125da:	689b      	ldr	r3, [r3, #8]
 80125dc:	2b00      	cmp	r3, #0
 80125de:	d106      	bne.n	80125ee <rxTryParseFrame+0x72>
 80125e0:	4b87      	ldr	r3, [pc, #540]	@ (8012800 <rxTryParseFrame+0x284>)
 80125e2:	4a83      	ldr	r2, [pc, #524]	@ (80127f0 <rxTryParseFrame+0x274>)
 80125e4:	f44f 7115 	mov.w	r1, #596	@ 0x254
 80125e8:	4882      	ldr	r0, [pc, #520]	@ (80127f4 <rxTryParseFrame+0x278>)
 80125ea:	f001 f96f 	bl	80138cc <__assert_func>
        out->timestamp_usec = timestamp_usec;
 80125ee:	6839      	ldr	r1, [r7, #0]
 80125f0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80125f4:	e9c1 2300 	strd	r2, r3, [r1]

        // CAN ID parsing.
        const uint32_t can_id = frame->extended_can_id;
 80125f8:	687b      	ldr	r3, [r7, #4]
 80125fa:	681b      	ldr	r3, [r3, #0]
 80125fc:	61bb      	str	r3, [r7, #24]
        out->priority         = (CanardPriority) ((can_id >> OFFSET_PRIORITY) & CANARD_PRIORITY_MAX);
 80125fe:	69bb      	ldr	r3, [r7, #24]
 8012600:	0e9b      	lsrs	r3, r3, #26
 8012602:	b2db      	uxtb	r3, r3
 8012604:	f003 0307 	and.w	r3, r3, #7
 8012608:	b2da      	uxtb	r2, r3
 801260a:	683b      	ldr	r3, [r7, #0]
 801260c:	721a      	strb	r2, [r3, #8]
        out->source_node_id   = (CanardNodeID) (can_id & CANARD_NODE_ID_MAX);
 801260e:	69bb      	ldr	r3, [r7, #24]
 8012610:	b2db      	uxtb	r3, r3
 8012612:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012616:	b2da      	uxtb	r2, r3
 8012618:	683b      	ldr	r3, [r7, #0]
 801261a:	731a      	strb	r2, [r3, #12]
        if (0 == (can_id & FLAG_SERVICE_NOT_MESSAGE))
 801261c:	69bb      	ldr	r3, [r7, #24]
 801261e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8012622:	2b00      	cmp	r3, #0
 8012624:	d128      	bne.n	8012678 <rxTryParseFrame+0xfc>
        {
            out->transfer_kind = CanardTransferKindMessage;
 8012626:	683b      	ldr	r3, [r7, #0]
 8012628:	2200      	movs	r2, #0
 801262a:	725a      	strb	r2, [r3, #9]
            out->port_id       = (CanardPortID) ((can_id >> OFFSET_SUBJECT_ID) & CANARD_SUBJECT_ID_MAX);
 801262c:	69bb      	ldr	r3, [r7, #24]
 801262e:	0a1b      	lsrs	r3, r3, #8
 8012630:	b29b      	uxth	r3, r3
 8012632:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8012636:	b29a      	uxth	r2, r3
 8012638:	683b      	ldr	r3, [r7, #0]
 801263a:	815a      	strh	r2, [r3, #10]
            if ((can_id & FLAG_ANONYMOUS_MESSAGE) != 0)
 801263c:	69bb      	ldr	r3, [r7, #24]
 801263e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8012642:	2b00      	cmp	r3, #0
 8012644:	d002      	beq.n	801264c <rxTryParseFrame+0xd0>
            {
                out->source_node_id = CANARD_NODE_ID_UNSET;
 8012646:	683b      	ldr	r3, [r7, #0]
 8012648:	22ff      	movs	r2, #255	@ 0xff
 801264a:	731a      	strb	r2, [r3, #12]
            }
            out->destination_node_id = CANARD_NODE_ID_UNSET;
 801264c:	683b      	ldr	r3, [r7, #0]
 801264e:	22ff      	movs	r2, #255	@ 0xff
 8012650:	735a      	strb	r2, [r3, #13]
            // Reserved bits may be unreserved in the future.
            valid = (0 == (can_id & FLAG_RESERVED_23)) && (0 == (can_id & FLAG_RESERVED_07));
 8012652:	69bb      	ldr	r3, [r7, #24]
 8012654:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8012658:	2b00      	cmp	r3, #0
 801265a:	d106      	bne.n	801266a <rxTryParseFrame+0xee>
 801265c:	69bb      	ldr	r3, [r7, #24]
 801265e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012662:	2b00      	cmp	r3, #0
 8012664:	d101      	bne.n	801266a <rxTryParseFrame+0xee>
 8012666:	2301      	movs	r3, #1
 8012668:	e000      	b.n	801266c <rxTryParseFrame+0xf0>
 801266a:	2300      	movs	r3, #0
 801266c:	77fb      	strb	r3, [r7, #31]
 801266e:	7ffb      	ldrb	r3, [r7, #31]
 8012670:	f003 0301 	and.w	r3, r3, #1
 8012674:	77fb      	strb	r3, [r7, #31]
 8012676:	e02c      	b.n	80126d2 <rxTryParseFrame+0x156>
        }
        else
        {
            out->transfer_kind =
                ((can_id & FLAG_REQUEST_NOT_RESPONSE) != 0) ? CanardTransferKindRequest : CanardTransferKindResponse;
 8012678:	69bb      	ldr	r3, [r7, #24]
 801267a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 801267e:	2b00      	cmp	r3, #0
 8012680:	d001      	beq.n	8012686 <rxTryParseFrame+0x10a>
 8012682:	2202      	movs	r2, #2
 8012684:	e000      	b.n	8012688 <rxTryParseFrame+0x10c>
 8012686:	2201      	movs	r2, #1
            out->transfer_kind =
 8012688:	683b      	ldr	r3, [r7, #0]
 801268a:	725a      	strb	r2, [r3, #9]
            out->port_id             = (CanardPortID) ((can_id >> OFFSET_SERVICE_ID) & CANARD_SERVICE_ID_MAX);
 801268c:	69bb      	ldr	r3, [r7, #24]
 801268e:	0b9b      	lsrs	r3, r3, #14
 8012690:	b29b      	uxth	r3, r3
 8012692:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012696:	b29a      	uxth	r2, r3
 8012698:	683b      	ldr	r3, [r7, #0]
 801269a:	815a      	strh	r2, [r3, #10]
            out->destination_node_id = (CanardNodeID) ((can_id >> OFFSET_DST_NODE_ID) & CANARD_NODE_ID_MAX);
 801269c:	69bb      	ldr	r3, [r7, #24]
 801269e:	09db      	lsrs	r3, r3, #7
 80126a0:	b2db      	uxtb	r3, r3
 80126a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80126a6:	b2da      	uxtb	r2, r3
 80126a8:	683b      	ldr	r3, [r7, #0]
 80126aa:	735a      	strb	r2, [r3, #13]
            // The reserved bit may be unreserved in the future. It may be used to extend the service-ID to 10 bits.
            // Per Specification, source cannot be the same as the destination.
            valid = (0 == (can_id & FLAG_RESERVED_23)) && (out->source_node_id != out->destination_node_id);
 80126ac:	69bb      	ldr	r3, [r7, #24]
 80126ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80126b2:	2b00      	cmp	r3, #0
 80126b4:	d107      	bne.n	80126c6 <rxTryParseFrame+0x14a>
 80126b6:	683b      	ldr	r3, [r7, #0]
 80126b8:	7b1a      	ldrb	r2, [r3, #12]
 80126ba:	683b      	ldr	r3, [r7, #0]
 80126bc:	7b5b      	ldrb	r3, [r3, #13]
 80126be:	429a      	cmp	r2, r3
 80126c0:	d001      	beq.n	80126c6 <rxTryParseFrame+0x14a>
 80126c2:	2301      	movs	r3, #1
 80126c4:	e000      	b.n	80126c8 <rxTryParseFrame+0x14c>
 80126c6:	2300      	movs	r3, #0
 80126c8:	77fb      	strb	r3, [r7, #31]
 80126ca:	7ffb      	ldrb	r3, [r7, #31]
 80126cc:	f003 0301 	and.w	r3, r3, #1
 80126d0:	77fb      	strb	r3, [r7, #31]
        }

        // Payload parsing.
        out->payload_size = frame->payload_size - 1U;  // Cut off the tail byte.
 80126d2:	687b      	ldr	r3, [r7, #4]
 80126d4:	685b      	ldr	r3, [r3, #4]
 80126d6:	1e5a      	subs	r2, r3, #1
 80126d8:	683b      	ldr	r3, [r7, #0]
 80126da:	615a      	str	r2, [r3, #20]
        out->payload      = frame->payload;
 80126dc:	687b      	ldr	r3, [r7, #4]
 80126de:	689a      	ldr	r2, [r3, #8]
 80126e0:	683b      	ldr	r3, [r7, #0]
 80126e2:	619a      	str	r2, [r3, #24]

        // Tail byte parsing.
        // Intentional violation of MISRA: pointer arithmetics is required to locate the tail byte. Unavoidable.
        const uint8_t tail     = *(((const uint8_t*) out->payload) + out->payload_size);  // NOSONAR
 80126e4:	683b      	ldr	r3, [r7, #0]
 80126e6:	699a      	ldr	r2, [r3, #24]
 80126e8:	683b      	ldr	r3, [r7, #0]
 80126ea:	695b      	ldr	r3, [r3, #20]
 80126ec:	4413      	add	r3, r2
 80126ee:	781b      	ldrb	r3, [r3, #0]
 80126f0:	75fb      	strb	r3, [r7, #23]
        out->transfer_id       = tail & CANARD_TRANSFER_ID_MAX;
 80126f2:	7dfb      	ldrb	r3, [r7, #23]
 80126f4:	f003 031f 	and.w	r3, r3, #31
 80126f8:	b2da      	uxtb	r2, r3
 80126fa:	683b      	ldr	r3, [r7, #0]
 80126fc:	739a      	strb	r2, [r3, #14]
        out->start_of_transfer = ((tail & TAIL_START_OF_TRANSFER) != 0);
 80126fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012702:	b2db      	uxtb	r3, r3
 8012704:	09db      	lsrs	r3, r3, #7
 8012706:	b2da      	uxtb	r2, r3
 8012708:	683b      	ldr	r3, [r7, #0]
 801270a:	73da      	strb	r2, [r3, #15]
        out->end_of_transfer   = ((tail & TAIL_END_OF_TRANSFER) != 0);
 801270c:	7dfb      	ldrb	r3, [r7, #23]
 801270e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012712:	2b00      	cmp	r3, #0
 8012714:	bf14      	ite	ne
 8012716:	2301      	movne	r3, #1
 8012718:	2300      	moveq	r3, #0
 801271a:	b2da      	uxtb	r2, r3
 801271c:	683b      	ldr	r3, [r7, #0]
 801271e:	741a      	strb	r2, [r3, #16]
        out->toggle            = ((tail & TAIL_TOGGLE) != 0);
 8012720:	7dfb      	ldrb	r3, [r7, #23]
 8012722:	f003 0320 	and.w	r3, r3, #32
 8012726:	2b00      	cmp	r3, #0
 8012728:	bf14      	ite	ne
 801272a:	2301      	movne	r3, #1
 801272c:	2300      	moveq	r3, #0
 801272e:	b2da      	uxtb	r2, r3
 8012730:	683b      	ldr	r3, [r7, #0]
 8012732:	745a      	strb	r2, [r3, #17]

        // Final validation.
        // Protocol version check: if SOT is set, then the toggle shall also be set.
        valid = valid && ((!out->start_of_transfer) || (INITIAL_TOGGLE_STATE == out->toggle));
 8012734:	7ffb      	ldrb	r3, [r7, #31]
 8012736:	2b00      	cmp	r3, #0
 8012738:	d00c      	beq.n	8012754 <rxTryParseFrame+0x1d8>
 801273a:	683b      	ldr	r3, [r7, #0]
 801273c:	7bdb      	ldrb	r3, [r3, #15]
 801273e:	f083 0301 	eor.w	r3, r3, #1
 8012742:	b2db      	uxtb	r3, r3
 8012744:	2b00      	cmp	r3, #0
 8012746:	d103      	bne.n	8012750 <rxTryParseFrame+0x1d4>
 8012748:	683b      	ldr	r3, [r7, #0]
 801274a:	7c5b      	ldrb	r3, [r3, #17]
 801274c:	2b00      	cmp	r3, #0
 801274e:	d001      	beq.n	8012754 <rxTryParseFrame+0x1d8>
 8012750:	2301      	movs	r3, #1
 8012752:	e000      	b.n	8012756 <rxTryParseFrame+0x1da>
 8012754:	2300      	movs	r3, #0
 8012756:	77fb      	strb	r3, [r7, #31]
 8012758:	7ffb      	ldrb	r3, [r7, #31]
 801275a:	f003 0301 	and.w	r3, r3, #1
 801275e:	77fb      	strb	r3, [r7, #31]
        // Anonymous transfers can be only single-frame transfers.
        valid = valid &&
 8012760:	7ffb      	ldrb	r3, [r7, #31]
 8012762:	2b00      	cmp	r3, #0
 8012764:	d00d      	beq.n	8012782 <rxTryParseFrame+0x206>
                ((out->start_of_transfer && out->end_of_transfer) || (CANARD_NODE_ID_UNSET != out->source_node_id));
 8012766:	683b      	ldr	r3, [r7, #0]
 8012768:	7bdb      	ldrb	r3, [r3, #15]
        valid = valid &&
 801276a:	2b00      	cmp	r3, #0
 801276c:	d003      	beq.n	8012776 <rxTryParseFrame+0x1fa>
                ((out->start_of_transfer && out->end_of_transfer) || (CANARD_NODE_ID_UNSET != out->source_node_id));
 801276e:	683b      	ldr	r3, [r7, #0]
 8012770:	7c1b      	ldrb	r3, [r3, #16]
 8012772:	2b00      	cmp	r3, #0
 8012774:	d103      	bne.n	801277e <rxTryParseFrame+0x202>
 8012776:	683b      	ldr	r3, [r7, #0]
 8012778:	7b1b      	ldrb	r3, [r3, #12]
 801277a:	2bff      	cmp	r3, #255	@ 0xff
 801277c:	d001      	beq.n	8012782 <rxTryParseFrame+0x206>
        valid = valid &&
 801277e:	2301      	movs	r3, #1
 8012780:	e000      	b.n	8012784 <rxTryParseFrame+0x208>
 8012782:	2300      	movs	r3, #0
 8012784:	77fb      	strb	r3, [r7, #31]
 8012786:	7ffb      	ldrb	r3, [r7, #31]
 8012788:	f003 0301 	and.w	r3, r3, #1
 801278c:	77fb      	strb	r3, [r7, #31]
        // Non-last frames of a multi-frame transfer shall utilize the MTU fully.
        valid = valid && ((out->payload_size >= MFT_NON_LAST_FRAME_PAYLOAD_MIN) || out->end_of_transfer);
 801278e:	7ffb      	ldrb	r3, [r7, #31]
 8012790:	2b00      	cmp	r3, #0
 8012792:	d009      	beq.n	80127a8 <rxTryParseFrame+0x22c>
 8012794:	683b      	ldr	r3, [r7, #0]
 8012796:	695b      	ldr	r3, [r3, #20]
 8012798:	2b06      	cmp	r3, #6
 801279a:	d803      	bhi.n	80127a4 <rxTryParseFrame+0x228>
 801279c:	683b      	ldr	r3, [r7, #0]
 801279e:	7c1b      	ldrb	r3, [r3, #16]
 80127a0:	2b00      	cmp	r3, #0
 80127a2:	d001      	beq.n	80127a8 <rxTryParseFrame+0x22c>
 80127a4:	2301      	movs	r3, #1
 80127a6:	e000      	b.n	80127aa <rxTryParseFrame+0x22e>
 80127a8:	2300      	movs	r3, #0
 80127aa:	77fb      	strb	r3, [r7, #31]
 80127ac:	7ffb      	ldrb	r3, [r7, #31]
 80127ae:	f003 0301 	and.w	r3, r3, #1
 80127b2:	77fb      	strb	r3, [r7, #31]
        // A frame that is a part of a multi-frame transfer cannot be empty (tail byte not included).
        valid = valid && ((out->payload_size > 0) || (out->start_of_transfer && out->end_of_transfer));
 80127b4:	7ffb      	ldrb	r3, [r7, #31]
 80127b6:	2b00      	cmp	r3, #0
 80127b8:	d00d      	beq.n	80127d6 <rxTryParseFrame+0x25a>
 80127ba:	683b      	ldr	r3, [r7, #0]
 80127bc:	695b      	ldr	r3, [r3, #20]
 80127be:	2b00      	cmp	r3, #0
 80127c0:	d107      	bne.n	80127d2 <rxTryParseFrame+0x256>
 80127c2:	683b      	ldr	r3, [r7, #0]
 80127c4:	7bdb      	ldrb	r3, [r3, #15]
 80127c6:	2b00      	cmp	r3, #0
 80127c8:	d005      	beq.n	80127d6 <rxTryParseFrame+0x25a>
 80127ca:	683b      	ldr	r3, [r7, #0]
 80127cc:	7c1b      	ldrb	r3, [r3, #16]
 80127ce:	2b00      	cmp	r3, #0
 80127d0:	d001      	beq.n	80127d6 <rxTryParseFrame+0x25a>
 80127d2:	2301      	movs	r3, #1
 80127d4:	e000      	b.n	80127d8 <rxTryParseFrame+0x25c>
 80127d6:	2300      	movs	r3, #0
 80127d8:	77fb      	strb	r3, [r7, #31]
 80127da:	7ffb      	ldrb	r3, [r7, #31]
 80127dc:	f003 0301 	and.w	r3, r3, #1
 80127e0:	77fb      	strb	r3, [r7, #31]
    }
    return valid;
 80127e2:	7ffb      	ldrb	r3, [r7, #31]
}
 80127e4:	4618      	mov	r0, r3
 80127e6:	3720      	adds	r7, #32
 80127e8:	46bd      	mov	sp, r7
 80127ea:	bd80      	pop	{r7, pc}
 80127ec:	08018650 	.word	0x08018650
 80127f0:	080190d4 	.word	0x080190d4
 80127f4:	080181f8 	.word	0x080181f8
 80127f8:	08018668 	.word	0x08018668
 80127fc:	08018698 	.word	0x08018698
 8012800:	080186ac 	.word	0x080186ac

08012804 <rxInitTransferMetadataFromFrame>:

CANARD_PRIVATE void rxInitTransferMetadataFromFrame(const RxFrameModel* const     frame,
                                                    CanardTransferMetadata* const out_transfer)
{
 8012804:	b580      	push	{r7, lr}
 8012806:	b082      	sub	sp, #8
 8012808:	af00      	add	r7, sp, #0
 801280a:	6078      	str	r0, [r7, #4]
 801280c:	6039      	str	r1, [r7, #0]
    CANARD_ASSERT(frame != NULL);
 801280e:	687b      	ldr	r3, [r7, #4]
 8012810:	2b00      	cmp	r3, #0
 8012812:	d106      	bne.n	8012822 <rxInitTransferMetadataFromFrame+0x1e>
 8012814:	4b19      	ldr	r3, [pc, #100]	@ (801287c <rxInitTransferMetadataFromFrame+0x78>)
 8012816:	4a1a      	ldr	r2, [pc, #104]	@ (8012880 <rxInitTransferMetadataFromFrame+0x7c>)
 8012818:	f240 218f 	movw	r1, #655	@ 0x28f
 801281c:	4819      	ldr	r0, [pc, #100]	@ (8012884 <rxInitTransferMetadataFromFrame+0x80>)
 801281e:	f001 f855 	bl	80138cc <__assert_func>
    CANARD_ASSERT(frame->payload != NULL);
 8012822:	687b      	ldr	r3, [r7, #4]
 8012824:	699b      	ldr	r3, [r3, #24]
 8012826:	2b00      	cmp	r3, #0
 8012828:	d106      	bne.n	8012838 <rxInitTransferMetadataFromFrame+0x34>
 801282a:	4b17      	ldr	r3, [pc, #92]	@ (8012888 <rxInitTransferMetadataFromFrame+0x84>)
 801282c:	4a14      	ldr	r2, [pc, #80]	@ (8012880 <rxInitTransferMetadataFromFrame+0x7c>)
 801282e:	f44f 7124 	mov.w	r1, #656	@ 0x290
 8012832:	4814      	ldr	r0, [pc, #80]	@ (8012884 <rxInitTransferMetadataFromFrame+0x80>)
 8012834:	f001 f84a 	bl	80138cc <__assert_func>
    CANARD_ASSERT(out_transfer != NULL);
 8012838:	683b      	ldr	r3, [r7, #0]
 801283a:	2b00      	cmp	r3, #0
 801283c:	d106      	bne.n	801284c <rxInitTransferMetadataFromFrame+0x48>
 801283e:	4b13      	ldr	r3, [pc, #76]	@ (801288c <rxInitTransferMetadataFromFrame+0x88>)
 8012840:	4a0f      	ldr	r2, [pc, #60]	@ (8012880 <rxInitTransferMetadataFromFrame+0x7c>)
 8012842:	f240 2191 	movw	r1, #657	@ 0x291
 8012846:	480f      	ldr	r0, [pc, #60]	@ (8012884 <rxInitTransferMetadataFromFrame+0x80>)
 8012848:	f001 f840 	bl	80138cc <__assert_func>
    out_transfer->priority       = frame->priority;
 801284c:	687b      	ldr	r3, [r7, #4]
 801284e:	7a1a      	ldrb	r2, [r3, #8]
 8012850:	683b      	ldr	r3, [r7, #0]
 8012852:	701a      	strb	r2, [r3, #0]
    out_transfer->transfer_kind  = frame->transfer_kind;
 8012854:	687b      	ldr	r3, [r7, #4]
 8012856:	7a5a      	ldrb	r2, [r3, #9]
 8012858:	683b      	ldr	r3, [r7, #0]
 801285a:	705a      	strb	r2, [r3, #1]
    out_transfer->port_id        = frame->port_id;
 801285c:	687b      	ldr	r3, [r7, #4]
 801285e:	895a      	ldrh	r2, [r3, #10]
 8012860:	683b      	ldr	r3, [r7, #0]
 8012862:	805a      	strh	r2, [r3, #2]
    out_transfer->remote_node_id = frame->source_node_id;
 8012864:	687b      	ldr	r3, [r7, #4]
 8012866:	7b1a      	ldrb	r2, [r3, #12]
 8012868:	683b      	ldr	r3, [r7, #0]
 801286a:	711a      	strb	r2, [r3, #4]
    out_transfer->transfer_id    = frame->transfer_id;
 801286c:	687b      	ldr	r3, [r7, #4]
 801286e:	7b9a      	ldrb	r2, [r3, #14]
 8012870:	683b      	ldr	r3, [r7, #0]
 8012872:	715a      	strb	r2, [r3, #5]
}
 8012874:	bf00      	nop
 8012876:	3708      	adds	r7, #8
 8012878:	46bd      	mov	sp, r7
 801287a:	bd80      	pop	{r7, pc}
 801287c:	08018650 	.word	0x08018650
 8012880:	08019168 	.word	0x08019168
 8012884:	080181f8 	.word	0x080181f8
 8012888:	080186ac 	.word	0x080186ac
 801288c:	080186cc 	.word	0x080186cc

08012890 <rxComputeTransferIDDifference>:

/// The implementation is borrowed from the Specification.
CANARD_PRIVATE uint8_t rxComputeTransferIDDifference(const uint8_t a, const uint8_t b)
{
 8012890:	b580      	push	{r7, lr}
 8012892:	b084      	sub	sp, #16
 8012894:	af00      	add	r7, sp, #0
 8012896:	4603      	mov	r3, r0
 8012898:	460a      	mov	r2, r1
 801289a:	71fb      	strb	r3, [r7, #7]
 801289c:	4613      	mov	r3, r2
 801289e:	71bb      	strb	r3, [r7, #6]
    CANARD_ASSERT(a <= CANARD_TRANSFER_ID_MAX);
 80128a0:	79fb      	ldrb	r3, [r7, #7]
 80128a2:	2b1f      	cmp	r3, #31
 80128a4:	d906      	bls.n	80128b4 <rxComputeTransferIDDifference+0x24>
 80128a6:	4b15      	ldr	r3, [pc, #84]	@ (80128fc <rxComputeTransferIDDifference+0x6c>)
 80128a8:	4a15      	ldr	r2, [pc, #84]	@ (8012900 <rxComputeTransferIDDifference+0x70>)
 80128aa:	f44f 7127 	mov.w	r1, #668	@ 0x29c
 80128ae:	4815      	ldr	r0, [pc, #84]	@ (8012904 <rxComputeTransferIDDifference+0x74>)
 80128b0:	f001 f80c 	bl	80138cc <__assert_func>
    CANARD_ASSERT(b <= CANARD_TRANSFER_ID_MAX);
 80128b4:	79bb      	ldrb	r3, [r7, #6]
 80128b6:	2b1f      	cmp	r3, #31
 80128b8:	d906      	bls.n	80128c8 <rxComputeTransferIDDifference+0x38>
 80128ba:	4b13      	ldr	r3, [pc, #76]	@ (8012908 <rxComputeTransferIDDifference+0x78>)
 80128bc:	4a10      	ldr	r2, [pc, #64]	@ (8012900 <rxComputeTransferIDDifference+0x70>)
 80128be:	f240 219d 	movw	r1, #669	@ 0x29d
 80128c2:	4810      	ldr	r0, [pc, #64]	@ (8012904 <rxComputeTransferIDDifference+0x74>)
 80128c4:	f001 f802 	bl	80138cc <__assert_func>
    int16_t diff = (int16_t) (((int16_t) a) - ((int16_t) b));
 80128c8:	79fb      	ldrb	r3, [r7, #7]
 80128ca:	b29a      	uxth	r2, r3
 80128cc:	79bb      	ldrb	r3, [r7, #6]
 80128ce:	b29b      	uxth	r3, r3
 80128d0:	1ad3      	subs	r3, r2, r3
 80128d2:	b29b      	uxth	r3, r3
 80128d4:	81fb      	strh	r3, [r7, #14]
    if (diff < 0)
 80128d6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80128da:	2b00      	cmp	r3, #0
 80128dc:	da07      	bge.n	80128ee <rxComputeTransferIDDifference+0x5e>
    {
        const uint8_t modulo = 1U << CANARD_TRANSFER_ID_BIT_LENGTH;
 80128de:	2320      	movs	r3, #32
 80128e0:	737b      	strb	r3, [r7, #13]
        diff                 = (int16_t) (diff + (int16_t) modulo);
 80128e2:	7b7b      	ldrb	r3, [r7, #13]
 80128e4:	b29a      	uxth	r2, r3
 80128e6:	89fb      	ldrh	r3, [r7, #14]
 80128e8:	4413      	add	r3, r2
 80128ea:	b29b      	uxth	r3, r3
 80128ec:	81fb      	strh	r3, [r7, #14]
    }
    return (uint8_t) diff;
 80128ee:	89fb      	ldrh	r3, [r7, #14]
 80128f0:	b2db      	uxtb	r3, r3
}
 80128f2:	4618      	mov	r0, r3
 80128f4:	3710      	adds	r7, #16
 80128f6:	46bd      	mov	sp, r7
 80128f8:	bd80      	pop	{r7, pc}
 80128fa:	bf00      	nop
 80128fc:	080186e8 	.word	0x080186e8
 8012900:	08019104 	.word	0x08019104
 8012904:	080181f8 	.word	0x080181f8
 8012908:	08018700 	.word	0x08018700

0801290c <rxSessionWritePayload>:
CANARD_PRIVATE int8_t rxSessionWritePayload(CanardInstance* const          ins,
                                            CanardInternalRxSession* const rxs,
                                            const size_t                   extent,
                                            const size_t                   payload_size,
                                            const void* const              payload)
{
 801290c:	b580      	push	{r7, lr}
 801290e:	b086      	sub	sp, #24
 8012910:	af00      	add	r7, sp, #0
 8012912:	60f8      	str	r0, [r7, #12]
 8012914:	60b9      	str	r1, [r7, #8]
 8012916:	607a      	str	r2, [r7, #4]
 8012918:	603b      	str	r3, [r7, #0]
    CANARD_ASSERT(ins != NULL);
 801291a:	68fb      	ldr	r3, [r7, #12]
 801291c:	2b00      	cmp	r3, #0
 801291e:	d106      	bne.n	801292e <rxSessionWritePayload+0x22>
 8012920:	4b67      	ldr	r3, [pc, #412]	@ (8012ac0 <rxSessionWritePayload+0x1b4>)
 8012922:	4a68      	ldr	r2, [pc, #416]	@ (8012ac4 <rxSessionWritePayload+0x1b8>)
 8012924:	f240 21ad 	movw	r1, #685	@ 0x2ad
 8012928:	4867      	ldr	r0, [pc, #412]	@ (8012ac8 <rxSessionWritePayload+0x1bc>)
 801292a:	f000 ffcf 	bl	80138cc <__assert_func>
    CANARD_ASSERT(rxs != NULL);
 801292e:	68bb      	ldr	r3, [r7, #8]
 8012930:	2b00      	cmp	r3, #0
 8012932:	d106      	bne.n	8012942 <rxSessionWritePayload+0x36>
 8012934:	4b65      	ldr	r3, [pc, #404]	@ (8012acc <rxSessionWritePayload+0x1c0>)
 8012936:	4a63      	ldr	r2, [pc, #396]	@ (8012ac4 <rxSessionWritePayload+0x1b8>)
 8012938:	f240 21ae 	movw	r1, #686	@ 0x2ae
 801293c:	4862      	ldr	r0, [pc, #392]	@ (8012ac8 <rxSessionWritePayload+0x1bc>)
 801293e:	f000 ffc5 	bl	80138cc <__assert_func>
    CANARD_ASSERT((payload != NULL) || (payload_size == 0U));
 8012942:	6a3b      	ldr	r3, [r7, #32]
 8012944:	2b00      	cmp	r3, #0
 8012946:	d109      	bne.n	801295c <rxSessionWritePayload+0x50>
 8012948:	683b      	ldr	r3, [r7, #0]
 801294a:	2b00      	cmp	r3, #0
 801294c:	d006      	beq.n	801295c <rxSessionWritePayload+0x50>
 801294e:	4b60      	ldr	r3, [pc, #384]	@ (8012ad0 <rxSessionWritePayload+0x1c4>)
 8012950:	4a5c      	ldr	r2, [pc, #368]	@ (8012ac4 <rxSessionWritePayload+0x1b8>)
 8012952:	f240 21af 	movw	r1, #687	@ 0x2af
 8012956:	485c      	ldr	r0, [pc, #368]	@ (8012ac8 <rxSessionWritePayload+0x1bc>)
 8012958:	f000 ffb8 	bl	80138cc <__assert_func>
    CANARD_ASSERT(rxs->payload_size <= extent);  // This invariant is enforced by the subscription logic.
 801295c:	68bb      	ldr	r3, [r7, #8]
 801295e:	68db      	ldr	r3, [r3, #12]
 8012960:	687a      	ldr	r2, [r7, #4]
 8012962:	429a      	cmp	r2, r3
 8012964:	d206      	bcs.n	8012974 <rxSessionWritePayload+0x68>
 8012966:	4b5b      	ldr	r3, [pc, #364]	@ (8012ad4 <rxSessionWritePayload+0x1c8>)
 8012968:	4a56      	ldr	r2, [pc, #344]	@ (8012ac4 <rxSessionWritePayload+0x1b8>)
 801296a:	f44f 712c 	mov.w	r1, #688	@ 0x2b0
 801296e:	4856      	ldr	r0, [pc, #344]	@ (8012ac8 <rxSessionWritePayload+0x1bc>)
 8012970:	f000 ffac 	bl	80138cc <__assert_func>
    CANARD_ASSERT(rxs->payload_size <= rxs->total_payload_size);
 8012974:	68bb      	ldr	r3, [r7, #8]
 8012976:	68da      	ldr	r2, [r3, #12]
 8012978:	68bb      	ldr	r3, [r7, #8]
 801297a:	689b      	ldr	r3, [r3, #8]
 801297c:	429a      	cmp	r2, r3
 801297e:	d906      	bls.n	801298e <rxSessionWritePayload+0x82>
 8012980:	4b55      	ldr	r3, [pc, #340]	@ (8012ad8 <rxSessionWritePayload+0x1cc>)
 8012982:	4a50      	ldr	r2, [pc, #320]	@ (8012ac4 <rxSessionWritePayload+0x1b8>)
 8012984:	f240 21b1 	movw	r1, #689	@ 0x2b1
 8012988:	484f      	ldr	r0, [pc, #316]	@ (8012ac8 <rxSessionWritePayload+0x1bc>)
 801298a:	f000 ff9f 	bl	80138cc <__assert_func>

    rxs->total_payload_size += payload_size;
 801298e:	68bb      	ldr	r3, [r7, #8]
 8012990:	689a      	ldr	r2, [r3, #8]
 8012992:	683b      	ldr	r3, [r7, #0]
 8012994:	441a      	add	r2, r3
 8012996:	68bb      	ldr	r3, [r7, #8]
 8012998:	609a      	str	r2, [r3, #8]

    // Allocate the payload lazily, as late as possible.
    if ((NULL == rxs->payload) && (extent > 0U))
 801299a:	68bb      	ldr	r3, [r7, #8]
 801299c:	691b      	ldr	r3, [r3, #16]
 801299e:	2b00      	cmp	r3, #0
 80129a0:	d115      	bne.n	80129ce <rxSessionWritePayload+0xc2>
 80129a2:	687b      	ldr	r3, [r7, #4]
 80129a4:	2b00      	cmp	r3, #0
 80129a6:	d012      	beq.n	80129ce <rxSessionWritePayload+0xc2>
    {
        CANARD_ASSERT(rxs->payload_size == 0);
 80129a8:	68bb      	ldr	r3, [r7, #8]
 80129aa:	68db      	ldr	r3, [r3, #12]
 80129ac:	2b00      	cmp	r3, #0
 80129ae:	d006      	beq.n	80129be <rxSessionWritePayload+0xb2>
 80129b0:	4b4a      	ldr	r3, [pc, #296]	@ (8012adc <rxSessionWritePayload+0x1d0>)
 80129b2:	4a44      	ldr	r2, [pc, #272]	@ (8012ac4 <rxSessionWritePayload+0x1b8>)
 80129b4:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80129b8:	4843      	ldr	r0, [pc, #268]	@ (8012ac8 <rxSessionWritePayload+0x1bc>)
 80129ba:	f000 ff87 	bl	80138cc <__assert_func>
        rxs->payload = ins->memory_allocate(ins, extent);
 80129be:	68fb      	ldr	r3, [r7, #12]
 80129c0:	689b      	ldr	r3, [r3, #8]
 80129c2:	6879      	ldr	r1, [r7, #4]
 80129c4:	68f8      	ldr	r0, [r7, #12]
 80129c6:	4798      	blx	r3
 80129c8:	4602      	mov	r2, r0
 80129ca:	68bb      	ldr	r3, [r7, #8]
 80129cc:	611a      	str	r2, [r3, #16]
    }

    int8_t out = 0;
 80129ce:	2300      	movs	r3, #0
 80129d0:	75fb      	strb	r3, [r7, #23]
    if (rxs->payload != NULL)
 80129d2:	68bb      	ldr	r3, [r7, #8]
 80129d4:	691b      	ldr	r3, [r3, #16]
 80129d6:	2b00      	cmp	r3, #0
 80129d8:	d04e      	beq.n	8012a78 <rxSessionWritePayload+0x16c>
    {
        // Copy the payload into the contiguous buffer. Apply the implicit truncation rule if necessary.
        size_t bytes_to_copy = payload_size;
 80129da:	683b      	ldr	r3, [r7, #0]
 80129dc:	613b      	str	r3, [r7, #16]
        if ((rxs->payload_size + bytes_to_copy) > extent)
 80129de:	68bb      	ldr	r3, [r7, #8]
 80129e0:	68da      	ldr	r2, [r3, #12]
 80129e2:	693b      	ldr	r3, [r7, #16]
 80129e4:	4413      	add	r3, r2
 80129e6:	687a      	ldr	r2, [r7, #4]
 80129e8:	429a      	cmp	r2, r3
 80129ea:	d229      	bcs.n	8012a40 <rxSessionWritePayload+0x134>
        {
            CANARD_ASSERT(rxs->payload_size <= extent);
 80129ec:	68bb      	ldr	r3, [r7, #8]
 80129ee:	68db      	ldr	r3, [r3, #12]
 80129f0:	687a      	ldr	r2, [r7, #4]
 80129f2:	429a      	cmp	r2, r3
 80129f4:	d206      	bcs.n	8012a04 <rxSessionWritePayload+0xf8>
 80129f6:	4b37      	ldr	r3, [pc, #220]	@ (8012ad4 <rxSessionWritePayload+0x1c8>)
 80129f8:	4a32      	ldr	r2, [pc, #200]	@ (8012ac4 <rxSessionWritePayload+0x1b8>)
 80129fa:	f240 21c3 	movw	r1, #707	@ 0x2c3
 80129fe:	4832      	ldr	r0, [pc, #200]	@ (8012ac8 <rxSessionWritePayload+0x1bc>)
 8012a00:	f000 ff64 	bl	80138cc <__assert_func>
            bytes_to_copy = extent - rxs->payload_size;
 8012a04:	68bb      	ldr	r3, [r7, #8]
 8012a06:	68db      	ldr	r3, [r3, #12]
 8012a08:	687a      	ldr	r2, [r7, #4]
 8012a0a:	1ad3      	subs	r3, r2, r3
 8012a0c:	613b      	str	r3, [r7, #16]
            CANARD_ASSERT((rxs->payload_size + bytes_to_copy) == extent);
 8012a0e:	68bb      	ldr	r3, [r7, #8]
 8012a10:	68da      	ldr	r2, [r3, #12]
 8012a12:	693b      	ldr	r3, [r7, #16]
 8012a14:	4413      	add	r3, r2
 8012a16:	687a      	ldr	r2, [r7, #4]
 8012a18:	429a      	cmp	r2, r3
 8012a1a:	d006      	beq.n	8012a2a <rxSessionWritePayload+0x11e>
 8012a1c:	4b30      	ldr	r3, [pc, #192]	@ (8012ae0 <rxSessionWritePayload+0x1d4>)
 8012a1e:	4a29      	ldr	r2, [pc, #164]	@ (8012ac4 <rxSessionWritePayload+0x1b8>)
 8012a20:	f240 21c5 	movw	r1, #709	@ 0x2c5
 8012a24:	4828      	ldr	r0, [pc, #160]	@ (8012ac8 <rxSessionWritePayload+0x1bc>)
 8012a26:	f000 ff51 	bl	80138cc <__assert_func>
            CANARD_ASSERT(bytes_to_copy < payload_size);
 8012a2a:	693a      	ldr	r2, [r7, #16]
 8012a2c:	683b      	ldr	r3, [r7, #0]
 8012a2e:	429a      	cmp	r2, r3
 8012a30:	d306      	bcc.n	8012a40 <rxSessionWritePayload+0x134>
 8012a32:	4b2c      	ldr	r3, [pc, #176]	@ (8012ae4 <rxSessionWritePayload+0x1d8>)
 8012a34:	4a23      	ldr	r2, [pc, #140]	@ (8012ac4 <rxSessionWritePayload+0x1b8>)
 8012a36:	f240 21c6 	movw	r1, #710	@ 0x2c6
 8012a3a:	4823      	ldr	r0, [pc, #140]	@ (8012ac8 <rxSessionWritePayload+0x1bc>)
 8012a3c:	f000 ff46 	bl	80138cc <__assert_func>
        // the other one is the search of the matching subscription state.
        // Excepting these two cases, the entire RX pipeline contains neither loops nor recursion.
        // Intentional violation of MISRA: indexing on a pointer. This is done to avoid pointer arithmetics.
        // Clang-Tidy raises an error recommending the use of memcpy_s() instead.
        // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
        (void) memcpy(&rxs->payload[rxs->payload_size], payload, bytes_to_copy);  // NOLINT NOSONAR
 8012a40:	68bb      	ldr	r3, [r7, #8]
 8012a42:	691a      	ldr	r2, [r3, #16]
 8012a44:	68bb      	ldr	r3, [r7, #8]
 8012a46:	68db      	ldr	r3, [r3, #12]
 8012a48:	4413      	add	r3, r2
 8012a4a:	693a      	ldr	r2, [r7, #16]
 8012a4c:	6a39      	ldr	r1, [r7, #32]
 8012a4e:	4618      	mov	r0, r3
 8012a50:	f002 f8dd 	bl	8014c0e <memcpy>
        rxs->payload_size += bytes_to_copy;
 8012a54:	68bb      	ldr	r3, [r7, #8]
 8012a56:	68da      	ldr	r2, [r3, #12]
 8012a58:	693b      	ldr	r3, [r7, #16]
 8012a5a:	441a      	add	r2, r3
 8012a5c:	68bb      	ldr	r3, [r7, #8]
 8012a5e:	60da      	str	r2, [r3, #12]
        CANARD_ASSERT(rxs->payload_size <= extent);
 8012a60:	68bb      	ldr	r3, [r7, #8]
 8012a62:	68db      	ldr	r3, [r3, #12]
 8012a64:	687a      	ldr	r2, [r7, #4]
 8012a66:	429a      	cmp	r2, r3
 8012a68:	d219      	bcs.n	8012a9e <rxSessionWritePayload+0x192>
 8012a6a:	4b1a      	ldr	r3, [pc, #104]	@ (8012ad4 <rxSessionWritePayload+0x1c8>)
 8012a6c:	4a15      	ldr	r2, [pc, #84]	@ (8012ac4 <rxSessionWritePayload+0x1b8>)
 8012a6e:	f44f 7134 	mov.w	r1, #720	@ 0x2d0
 8012a72:	4815      	ldr	r0, [pc, #84]	@ (8012ac8 <rxSessionWritePayload+0x1bc>)
 8012a74:	f000 ff2a 	bl	80138cc <__assert_func>
    }
    else
    {
        CANARD_ASSERT(rxs->payload_size == 0);
 8012a78:	68bb      	ldr	r3, [r7, #8]
 8012a7a:	68db      	ldr	r3, [r3, #12]
 8012a7c:	2b00      	cmp	r3, #0
 8012a7e:	d006      	beq.n	8012a8e <rxSessionWritePayload+0x182>
 8012a80:	4b16      	ldr	r3, [pc, #88]	@ (8012adc <rxSessionWritePayload+0x1d0>)
 8012a82:	4a10      	ldr	r2, [pc, #64]	@ (8012ac4 <rxSessionWritePayload+0x1b8>)
 8012a84:	f44f 7135 	mov.w	r1, #724	@ 0x2d4
 8012a88:	480f      	ldr	r0, [pc, #60]	@ (8012ac8 <rxSessionWritePayload+0x1bc>)
 8012a8a:	f000 ff1f 	bl	80138cc <__assert_func>
        out = (extent > 0U) ? -CANARD_ERROR_OUT_OF_MEMORY : 0;
 8012a8e:	687b      	ldr	r3, [r7, #4]
 8012a90:	2b00      	cmp	r3, #0
 8012a92:	d002      	beq.n	8012a9a <rxSessionWritePayload+0x18e>
 8012a94:	f06f 0302 	mvn.w	r3, #2
 8012a98:	e000      	b.n	8012a9c <rxSessionWritePayload+0x190>
 8012a9a:	2300      	movs	r3, #0
 8012a9c:	75fb      	strb	r3, [r7, #23]
    }
    CANARD_ASSERT(out <= 0);
 8012a9e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012aa2:	2b00      	cmp	r3, #0
 8012aa4:	dd06      	ble.n	8012ab4 <rxSessionWritePayload+0x1a8>
 8012aa6:	4b10      	ldr	r3, [pc, #64]	@ (8012ae8 <rxSessionWritePayload+0x1dc>)
 8012aa8:	4a06      	ldr	r2, [pc, #24]	@ (8012ac4 <rxSessionWritePayload+0x1b8>)
 8012aaa:	f240 21d7 	movw	r1, #727	@ 0x2d7
 8012aae:	4806      	ldr	r0, [pc, #24]	@ (8012ac8 <rxSessionWritePayload+0x1bc>)
 8012ab0:	f000 ff0c 	bl	80138cc <__assert_func>
    return out;
 8012ab4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012ab8:	4618      	mov	r0, r3
 8012aba:	3718      	adds	r7, #24
 8012abc:	46bd      	mov	sp, r7
 8012abe:	bd80      	pop	{r7, pc}
 8012ac0:	080183bc 	.word	0x080183bc
 8012ac4:	08019150 	.word	0x08019150
 8012ac8:	080181f8 	.word	0x080181f8
 8012acc:	08018718 	.word	0x08018718
 8012ad0:	080182b4 	.word	0x080182b4
 8012ad4:	0801872c 	.word	0x0801872c
 8012ad8:	08018748 	.word	0x08018748
 8012adc:	08018778 	.word	0x08018778
 8012ae0:	08018790 	.word	0x08018790
 8012ae4:	080187c0 	.word	0x080187c0
 8012ae8:	080187e0 	.word	0x080187e0

08012aec <rxSessionRestart>:

CANARD_PRIVATE void rxSessionRestart(CanardInstance* const ins, CanardInternalRxSession* const rxs)
{
 8012aec:	b580      	push	{r7, lr}
 8012aee:	b082      	sub	sp, #8
 8012af0:	af00      	add	r7, sp, #0
 8012af2:	6078      	str	r0, [r7, #4]
 8012af4:	6039      	str	r1, [r7, #0]
    CANARD_ASSERT(ins != NULL);
 8012af6:	687b      	ldr	r3, [r7, #4]
 8012af8:	2b00      	cmp	r3, #0
 8012afa:	d106      	bne.n	8012b0a <rxSessionRestart+0x1e>
 8012afc:	4b1a      	ldr	r3, [pc, #104]	@ (8012b68 <rxSessionRestart+0x7c>)
 8012afe:	4a1b      	ldr	r2, [pc, #108]	@ (8012b6c <rxSessionRestart+0x80>)
 8012b00:	f240 21dd 	movw	r1, #733	@ 0x2dd
 8012b04:	481a      	ldr	r0, [pc, #104]	@ (8012b70 <rxSessionRestart+0x84>)
 8012b06:	f000 fee1 	bl	80138cc <__assert_func>
    CANARD_ASSERT(rxs != NULL);
 8012b0a:	683b      	ldr	r3, [r7, #0]
 8012b0c:	2b00      	cmp	r3, #0
 8012b0e:	d106      	bne.n	8012b1e <rxSessionRestart+0x32>
 8012b10:	4b18      	ldr	r3, [pc, #96]	@ (8012b74 <rxSessionRestart+0x88>)
 8012b12:	4a16      	ldr	r2, [pc, #88]	@ (8012b6c <rxSessionRestart+0x80>)
 8012b14:	f240 21de 	movw	r1, #734	@ 0x2de
 8012b18:	4815      	ldr	r0, [pc, #84]	@ (8012b70 <rxSessionRestart+0x84>)
 8012b1a:	f000 fed7 	bl	80138cc <__assert_func>
    ins->memory_free(ins, rxs->payload);  // May be NULL, which is OK.
 8012b1e:	687b      	ldr	r3, [r7, #4]
 8012b20:	68db      	ldr	r3, [r3, #12]
 8012b22:	683a      	ldr	r2, [r7, #0]
 8012b24:	6912      	ldr	r2, [r2, #16]
 8012b26:	4611      	mov	r1, r2
 8012b28:	6878      	ldr	r0, [r7, #4]
 8012b2a:	4798      	blx	r3
    rxs->total_payload_size = 0U;
 8012b2c:	683b      	ldr	r3, [r7, #0]
 8012b2e:	2200      	movs	r2, #0
 8012b30:	609a      	str	r2, [r3, #8]
    rxs->payload_size       = 0U;
 8012b32:	683b      	ldr	r3, [r7, #0]
 8012b34:	2200      	movs	r2, #0
 8012b36:	60da      	str	r2, [r3, #12]
    rxs->payload            = NULL;
 8012b38:	683b      	ldr	r3, [r7, #0]
 8012b3a:	2200      	movs	r2, #0
 8012b3c:	611a      	str	r2, [r3, #16]
    rxs->calculated_crc     = CRC_INITIAL;
 8012b3e:	683b      	ldr	r3, [r7, #0]
 8012b40:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8012b44:	829a      	strh	r2, [r3, #20]
    rxs->transfer_id        = (CanardTransferID) ((rxs->transfer_id + 1U) & CANARD_TRANSFER_ID_MAX);
 8012b46:	683b      	ldr	r3, [r7, #0]
 8012b48:	7d9b      	ldrb	r3, [r3, #22]
 8012b4a:	3301      	adds	r3, #1
 8012b4c:	b2db      	uxtb	r3, r3
 8012b4e:	f003 031f 	and.w	r3, r3, #31
 8012b52:	b2da      	uxtb	r2, r3
 8012b54:	683b      	ldr	r3, [r7, #0]
 8012b56:	759a      	strb	r2, [r3, #22]
    // The transport index is retained.
    rxs->toggle = INITIAL_TOGGLE_STATE;
 8012b58:	683b      	ldr	r3, [r7, #0]
 8012b5a:	2201      	movs	r2, #1
 8012b5c:	761a      	strb	r2, [r3, #24]
}
 8012b5e:	bf00      	nop
 8012b60:	3708      	adds	r7, #8
 8012b62:	46bd      	mov	sp, r7
 8012b64:	bd80      	pop	{r7, pc}
 8012b66:	bf00      	nop
 8012b68:	080183bc 	.word	0x080183bc
 8012b6c:	08019124 	.word	0x08019124
 8012b70:	080181f8 	.word	0x080181f8
 8012b74:	08018718 	.word	0x08018718

08012b78 <rxSessionAcceptFrame>:
CANARD_PRIVATE int8_t rxSessionAcceptFrame(CanardInstance* const          ins,
                                           CanardInternalRxSession* const rxs,
                                           const RxFrameModel* const      frame,
                                           const size_t                   extent,
                                           CanardRxTransfer* const        out_transfer)
{
 8012b78:	b580      	push	{r7, lr}
 8012b7a:	b088      	sub	sp, #32
 8012b7c:	af02      	add	r7, sp, #8
 8012b7e:	60f8      	str	r0, [r7, #12]
 8012b80:	60b9      	str	r1, [r7, #8]
 8012b82:	607a      	str	r2, [r7, #4]
 8012b84:	603b      	str	r3, [r7, #0]
    CANARD_ASSERT(ins != NULL);
 8012b86:	68fb      	ldr	r3, [r7, #12]
 8012b88:	2b00      	cmp	r3, #0
 8012b8a:	d106      	bne.n	8012b9a <rxSessionAcceptFrame+0x22>
 8012b8c:	4b81      	ldr	r3, [pc, #516]	@ (8012d94 <rxSessionAcceptFrame+0x21c>)
 8012b8e:	4a82      	ldr	r2, [pc, #520]	@ (8012d98 <rxSessionAcceptFrame+0x220>)
 8012b90:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8012b94:	4881      	ldr	r0, [pc, #516]	@ (8012d9c <rxSessionAcceptFrame+0x224>)
 8012b96:	f000 fe99 	bl	80138cc <__assert_func>
    CANARD_ASSERT(rxs != NULL);
 8012b9a:	68bb      	ldr	r3, [r7, #8]
 8012b9c:	2b00      	cmp	r3, #0
 8012b9e:	d106      	bne.n	8012bae <rxSessionAcceptFrame+0x36>
 8012ba0:	4b7f      	ldr	r3, [pc, #508]	@ (8012da0 <rxSessionAcceptFrame+0x228>)
 8012ba2:	4a7d      	ldr	r2, [pc, #500]	@ (8012d98 <rxSessionAcceptFrame+0x220>)
 8012ba4:	f44f 713c 	mov.w	r1, #752	@ 0x2f0
 8012ba8:	487c      	ldr	r0, [pc, #496]	@ (8012d9c <rxSessionAcceptFrame+0x224>)
 8012baa:	f000 fe8f 	bl	80138cc <__assert_func>
    CANARD_ASSERT(frame != NULL);
 8012bae:	687b      	ldr	r3, [r7, #4]
 8012bb0:	2b00      	cmp	r3, #0
 8012bb2:	d106      	bne.n	8012bc2 <rxSessionAcceptFrame+0x4a>
 8012bb4:	4b7b      	ldr	r3, [pc, #492]	@ (8012da4 <rxSessionAcceptFrame+0x22c>)
 8012bb6:	4a78      	ldr	r2, [pc, #480]	@ (8012d98 <rxSessionAcceptFrame+0x220>)
 8012bb8:	f240 21f1 	movw	r1, #753	@ 0x2f1
 8012bbc:	4877      	ldr	r0, [pc, #476]	@ (8012d9c <rxSessionAcceptFrame+0x224>)
 8012bbe:	f000 fe85 	bl	80138cc <__assert_func>
    CANARD_ASSERT(frame->payload != NULL);
 8012bc2:	687b      	ldr	r3, [r7, #4]
 8012bc4:	699b      	ldr	r3, [r3, #24]
 8012bc6:	2b00      	cmp	r3, #0
 8012bc8:	d106      	bne.n	8012bd8 <rxSessionAcceptFrame+0x60>
 8012bca:	4b77      	ldr	r3, [pc, #476]	@ (8012da8 <rxSessionAcceptFrame+0x230>)
 8012bcc:	4a72      	ldr	r2, [pc, #456]	@ (8012d98 <rxSessionAcceptFrame+0x220>)
 8012bce:	f240 21f2 	movw	r1, #754	@ 0x2f2
 8012bd2:	4872      	ldr	r0, [pc, #456]	@ (8012d9c <rxSessionAcceptFrame+0x224>)
 8012bd4:	f000 fe7a 	bl	80138cc <__assert_func>
    CANARD_ASSERT(frame->transfer_id <= CANARD_TRANSFER_ID_MAX);
 8012bd8:	687b      	ldr	r3, [r7, #4]
 8012bda:	7b9b      	ldrb	r3, [r3, #14]
 8012bdc:	2b1f      	cmp	r3, #31
 8012bde:	d906      	bls.n	8012bee <rxSessionAcceptFrame+0x76>
 8012be0:	4b72      	ldr	r3, [pc, #456]	@ (8012dac <rxSessionAcceptFrame+0x234>)
 8012be2:	4a6d      	ldr	r2, [pc, #436]	@ (8012d98 <rxSessionAcceptFrame+0x220>)
 8012be4:	f240 21f3 	movw	r1, #755	@ 0x2f3
 8012be8:	486c      	ldr	r0, [pc, #432]	@ (8012d9c <rxSessionAcceptFrame+0x224>)
 8012bea:	f000 fe6f 	bl	80138cc <__assert_func>
    CANARD_ASSERT(out_transfer != NULL);
 8012bee:	6a3b      	ldr	r3, [r7, #32]
 8012bf0:	2b00      	cmp	r3, #0
 8012bf2:	d106      	bne.n	8012c02 <rxSessionAcceptFrame+0x8a>
 8012bf4:	4b6e      	ldr	r3, [pc, #440]	@ (8012db0 <rxSessionAcceptFrame+0x238>)
 8012bf6:	4a68      	ldr	r2, [pc, #416]	@ (8012d98 <rxSessionAcceptFrame+0x220>)
 8012bf8:	f44f 713d 	mov.w	r1, #756	@ 0x2f4
 8012bfc:	4867      	ldr	r0, [pc, #412]	@ (8012d9c <rxSessionAcceptFrame+0x224>)
 8012bfe:	f000 fe65 	bl	80138cc <__assert_func>

    if (frame->start_of_transfer)  // The transfer timestamp is the timestamp of its first frame.
 8012c02:	687b      	ldr	r3, [r7, #4]
 8012c04:	7bdb      	ldrb	r3, [r3, #15]
 8012c06:	2b00      	cmp	r3, #0
 8012c08:	d005      	beq.n	8012c16 <rxSessionAcceptFrame+0x9e>
    {
        rxs->transfer_timestamp_usec = frame->timestamp_usec;
 8012c0a:	687b      	ldr	r3, [r7, #4]
 8012c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c10:	68b9      	ldr	r1, [r7, #8]
 8012c12:	e9c1 2300 	strd	r2, r3, [r1]
    }

    const bool single_frame = frame->start_of_transfer && frame->end_of_transfer;
 8012c16:	687b      	ldr	r3, [r7, #4]
 8012c18:	7bdb      	ldrb	r3, [r3, #15]
 8012c1a:	2b00      	cmp	r3, #0
 8012c1c:	d005      	beq.n	8012c2a <rxSessionAcceptFrame+0xb2>
 8012c1e:	687b      	ldr	r3, [r7, #4]
 8012c20:	7c1b      	ldrb	r3, [r3, #16]
 8012c22:	2b00      	cmp	r3, #0
 8012c24:	d001      	beq.n	8012c2a <rxSessionAcceptFrame+0xb2>
 8012c26:	2301      	movs	r3, #1
 8012c28:	e000      	b.n	8012c2c <rxSessionAcceptFrame+0xb4>
 8012c2a:	2300      	movs	r3, #0
 8012c2c:	75bb      	strb	r3, [r7, #22]
 8012c2e:	7dbb      	ldrb	r3, [r7, #22]
 8012c30:	f003 0301 	and.w	r3, r3, #1
 8012c34:	75bb      	strb	r3, [r7, #22]
    if (!single_frame)
 8012c36:	7dbb      	ldrb	r3, [r7, #22]
 8012c38:	f083 0301 	eor.w	r3, r3, #1
 8012c3c:	b2db      	uxtb	r3, r3
 8012c3e:	2b00      	cmp	r3, #0
 8012c40:	d00c      	beq.n	8012c5c <rxSessionAcceptFrame+0xe4>
    {
        // Update the CRC. Observe that the implicit truncation rule may apply here: the payload may be
        // truncated, but its CRC is validated always anyway.
        rxs->calculated_crc = crcAdd(rxs->calculated_crc, frame->payload_size, frame->payload);
 8012c42:	68bb      	ldr	r3, [r7, #8]
 8012c44:	8a98      	ldrh	r0, [r3, #20]
 8012c46:	687b      	ldr	r3, [r7, #4]
 8012c48:	6959      	ldr	r1, [r3, #20]
 8012c4a:	687b      	ldr	r3, [r7, #4]
 8012c4c:	699b      	ldr	r3, [r3, #24]
 8012c4e:	461a      	mov	r2, r3
 8012c50:	f7fe fed6 	bl	8011a00 <crcAdd>
 8012c54:	4603      	mov	r3, r0
 8012c56:	461a      	mov	r2, r3
 8012c58:	68bb      	ldr	r3, [r7, #8]
 8012c5a:	829a      	strh	r2, [r3, #20]
    }

    int8_t out = rxSessionWritePayload(ins, rxs, extent, frame->payload_size, frame->payload);
 8012c5c:	687b      	ldr	r3, [r7, #4]
 8012c5e:	695a      	ldr	r2, [r3, #20]
 8012c60:	687b      	ldr	r3, [r7, #4]
 8012c62:	699b      	ldr	r3, [r3, #24]
 8012c64:	9300      	str	r3, [sp, #0]
 8012c66:	4613      	mov	r3, r2
 8012c68:	683a      	ldr	r2, [r7, #0]
 8012c6a:	68b9      	ldr	r1, [r7, #8]
 8012c6c:	68f8      	ldr	r0, [r7, #12]
 8012c6e:	f7ff fe4d 	bl	801290c <rxSessionWritePayload>
 8012c72:	4603      	mov	r3, r0
 8012c74:	75fb      	strb	r3, [r7, #23]
    if (out < 0)
 8012c76:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012c7a:	2b00      	cmp	r3, #0
 8012c7c:	da10      	bge.n	8012ca0 <rxSessionAcceptFrame+0x128>
    {
        CANARD_ASSERT(-CANARD_ERROR_OUT_OF_MEMORY == out);
 8012c7e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012c82:	f113 0f03 	cmn.w	r3, #3
 8012c86:	d006      	beq.n	8012c96 <rxSessionAcceptFrame+0x11e>
 8012c88:	4b4a      	ldr	r3, [pc, #296]	@ (8012db4 <rxSessionAcceptFrame+0x23c>)
 8012c8a:	4a43      	ldr	r2, [pc, #268]	@ (8012d98 <rxSessionAcceptFrame+0x220>)
 8012c8c:	f240 3106 	movw	r1, #774	@ 0x306
 8012c90:	4842      	ldr	r0, [pc, #264]	@ (8012d9c <rxSessionAcceptFrame+0x224>)
 8012c92:	f000 fe1b 	bl	80138cc <__assert_func>
        rxSessionRestart(ins, rxs);  // Out-of-memory.
 8012c96:	68b9      	ldr	r1, [r7, #8]
 8012c98:	68f8      	ldr	r0, [r7, #12]
 8012c9a:	f7ff ff27 	bl	8012aec <rxSessionRestart>
 8012c9e:	e072      	b.n	8012d86 <rxSessionAcceptFrame+0x20e>
    }
    else if (frame->end_of_transfer)
 8012ca0:	687b      	ldr	r3, [r7, #4]
 8012ca2:	7c1b      	ldrb	r3, [r3, #16]
 8012ca4:	2b00      	cmp	r3, #0
 8012ca6:	d05f      	beq.n	8012d68 <rxSessionAcceptFrame+0x1f0>
    {
        CANARD_ASSERT(0 == out);
 8012ca8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012cac:	2b00      	cmp	r3, #0
 8012cae:	d006      	beq.n	8012cbe <rxSessionAcceptFrame+0x146>
 8012cb0:	4b41      	ldr	r3, [pc, #260]	@ (8012db8 <rxSessionAcceptFrame+0x240>)
 8012cb2:	4a39      	ldr	r2, [pc, #228]	@ (8012d98 <rxSessionAcceptFrame+0x220>)
 8012cb4:	f240 310b 	movw	r1, #779	@ 0x30b
 8012cb8:	4838      	ldr	r0, [pc, #224]	@ (8012d9c <rxSessionAcceptFrame+0x224>)
 8012cba:	f000 fe07 	bl	80138cc <__assert_func>
        if (single_frame || (CRC_RESIDUE == rxs->calculated_crc))
 8012cbe:	7dbb      	ldrb	r3, [r7, #22]
 8012cc0:	2b00      	cmp	r3, #0
 8012cc2:	d103      	bne.n	8012ccc <rxSessionAcceptFrame+0x154>
 8012cc4:	68bb      	ldr	r3, [r7, #8]
 8012cc6:	8a9b      	ldrh	r3, [r3, #20]
 8012cc8:	2b00      	cmp	r3, #0
 8012cca:	d148      	bne.n	8012d5e <rxSessionAcceptFrame+0x1e6>
        {
            out = 1;  // One transfer received, notify the application.
 8012ccc:	2301      	movs	r3, #1
 8012cce:	75fb      	strb	r3, [r7, #23]
            rxInitTransferMetadataFromFrame(frame, &out_transfer->metadata);
 8012cd0:	6a3b      	ldr	r3, [r7, #32]
 8012cd2:	4619      	mov	r1, r3
 8012cd4:	6878      	ldr	r0, [r7, #4]
 8012cd6:	f7ff fd95 	bl	8012804 <rxInitTransferMetadataFromFrame>
            out_transfer->timestamp_usec = rxs->transfer_timestamp_usec;
 8012cda:	68bb      	ldr	r3, [r7, #8]
 8012cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ce0:	6a39      	ldr	r1, [r7, #32]
 8012ce2:	e9c1 2302 	strd	r2, r3, [r1, #8]
            out_transfer->payload_size   = rxs->payload_size;
 8012ce6:	68bb      	ldr	r3, [r7, #8]
 8012ce8:	68da      	ldr	r2, [r3, #12]
 8012cea:	6a3b      	ldr	r3, [r7, #32]
 8012cec:	611a      	str	r2, [r3, #16]
            out_transfer->payload        = rxs->payload;
 8012cee:	68bb      	ldr	r3, [r7, #8]
 8012cf0:	691a      	ldr	r2, [r3, #16]
 8012cf2:	6a3b      	ldr	r3, [r7, #32]
 8012cf4:	615a      	str	r2, [r3, #20]

            // Cut off the CRC from the payload if it's there -- we don't want to expose it to the user.
            CANARD_ASSERT(rxs->total_payload_size >= rxs->payload_size);
 8012cf6:	68bb      	ldr	r3, [r7, #8]
 8012cf8:	689a      	ldr	r2, [r3, #8]
 8012cfa:	68bb      	ldr	r3, [r7, #8]
 8012cfc:	68db      	ldr	r3, [r3, #12]
 8012cfe:	429a      	cmp	r2, r3
 8012d00:	d206      	bcs.n	8012d10 <rxSessionAcceptFrame+0x198>
 8012d02:	4b2e      	ldr	r3, [pc, #184]	@ (8012dbc <rxSessionAcceptFrame+0x244>)
 8012d04:	4a24      	ldr	r2, [pc, #144]	@ (8012d98 <rxSessionAcceptFrame+0x220>)
 8012d06:	f240 3115 	movw	r1, #789	@ 0x315
 8012d0a:	4824      	ldr	r0, [pc, #144]	@ (8012d9c <rxSessionAcceptFrame+0x224>)
 8012d0c:	f000 fdde 	bl	80138cc <__assert_func>
            const size_t truncated_amount = rxs->total_payload_size - rxs->payload_size;
 8012d10:	68bb      	ldr	r3, [r7, #8]
 8012d12:	689a      	ldr	r2, [r3, #8]
 8012d14:	68bb      	ldr	r3, [r7, #8]
 8012d16:	68db      	ldr	r3, [r3, #12]
 8012d18:	1ad3      	subs	r3, r2, r3
 8012d1a:	613b      	str	r3, [r7, #16]
            if ((!single_frame) && (CRC_SIZE_BYTES > truncated_amount))  // Single-frame transfers don't have CRC.
 8012d1c:	7dbb      	ldrb	r3, [r7, #22]
 8012d1e:	f083 0301 	eor.w	r3, r3, #1
 8012d22:	b2db      	uxtb	r3, r3
 8012d24:	2b00      	cmp	r3, #0
 8012d26:	d017      	beq.n	8012d58 <rxSessionAcceptFrame+0x1e0>
 8012d28:	693b      	ldr	r3, [r7, #16]
 8012d2a:	2b01      	cmp	r3, #1
 8012d2c:	d814      	bhi.n	8012d58 <rxSessionAcceptFrame+0x1e0>
            {
                CANARD_ASSERT(out_transfer->payload_size >= (CRC_SIZE_BYTES - truncated_amount));
 8012d2e:	6a3b      	ldr	r3, [r7, #32]
 8012d30:	691a      	ldr	r2, [r3, #16]
 8012d32:	693b      	ldr	r3, [r7, #16]
 8012d34:	f1c3 0302 	rsb	r3, r3, #2
 8012d38:	429a      	cmp	r2, r3
 8012d3a:	d206      	bcs.n	8012d4a <rxSessionAcceptFrame+0x1d2>
 8012d3c:	4b20      	ldr	r3, [pc, #128]	@ (8012dc0 <rxSessionAcceptFrame+0x248>)
 8012d3e:	4a16      	ldr	r2, [pc, #88]	@ (8012d98 <rxSessionAcceptFrame+0x220>)
 8012d40:	f240 3119 	movw	r1, #793	@ 0x319
 8012d44:	4815      	ldr	r0, [pc, #84]	@ (8012d9c <rxSessionAcceptFrame+0x224>)
 8012d46:	f000 fdc1 	bl	80138cc <__assert_func>
                out_transfer->payload_size -= CRC_SIZE_BYTES - truncated_amount;
 8012d4a:	6a3b      	ldr	r3, [r7, #32]
 8012d4c:	691a      	ldr	r2, [r3, #16]
 8012d4e:	693b      	ldr	r3, [r7, #16]
 8012d50:	4413      	add	r3, r2
 8012d52:	1e9a      	subs	r2, r3, #2
 8012d54:	6a3b      	ldr	r3, [r7, #32]
 8012d56:	611a      	str	r2, [r3, #16]
            }

            rxs->payload = NULL;  // Ownership passed over to the application, nullify to prevent freeing.
 8012d58:	68bb      	ldr	r3, [r7, #8]
 8012d5a:	2200      	movs	r2, #0
 8012d5c:	611a      	str	r2, [r3, #16]
        }
        rxSessionRestart(ins, rxs);  // Successful completion.
 8012d5e:	68b9      	ldr	r1, [r7, #8]
 8012d60:	68f8      	ldr	r0, [r7, #12]
 8012d62:	f7ff fec3 	bl	8012aec <rxSessionRestart>
 8012d66:	e00e      	b.n	8012d86 <rxSessionAcceptFrame+0x20e>
    }
    else
    {
        rxs->toggle = !rxs->toggle;
 8012d68:	68bb      	ldr	r3, [r7, #8]
 8012d6a:	7e1b      	ldrb	r3, [r3, #24]
 8012d6c:	2b00      	cmp	r3, #0
 8012d6e:	bf14      	ite	ne
 8012d70:	2301      	movne	r3, #1
 8012d72:	2300      	moveq	r3, #0
 8012d74:	b2db      	uxtb	r3, r3
 8012d76:	f083 0301 	eor.w	r3, r3, #1
 8012d7a:	b2db      	uxtb	r3, r3
 8012d7c:	f003 0301 	and.w	r3, r3, #1
 8012d80:	b2da      	uxtb	r2, r3
 8012d82:	68bb      	ldr	r3, [r7, #8]
 8012d84:	761a      	strb	r2, [r3, #24]
    }
    return out;
 8012d86:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012d8a:	4618      	mov	r0, r3
 8012d8c:	3718      	adds	r7, #24
 8012d8e:	46bd      	mov	sp, r7
 8012d90:	bd80      	pop	{r7, pc}
 8012d92:	bf00      	nop
 8012d94:	080183bc 	.word	0x080183bc
 8012d98:	08019138 	.word	0x08019138
 8012d9c:	080181f8 	.word	0x080181f8
 8012da0:	08018718 	.word	0x08018718
 8012da4:	08018650 	.word	0x08018650
 8012da8:	080186ac 	.word	0x080186ac
 8012dac:	080187ec 	.word	0x080187ec
 8012db0:	080186cc 	.word	0x080186cc
 8012db4:	08018814 	.word	0x08018814
 8012db8:	08018820 	.word	0x08018820
 8012dbc:	0801882c 	.word	0x0801882c
 8012dc0:	0801885c 	.word	0x0801885c

08012dc4 <rxSessionUpdate>:
                                      const RxFrameModel* const      frame,
                                      const uint8_t                  redundant_transport_index,
                                      const CanardMicrosecond        transfer_id_timeout_usec,
                                      const size_t                   extent,
                                      CanardRxTransfer* const        out_transfer)
{
 8012dc4:	b5b0      	push	{r4, r5, r7, lr}
 8012dc6:	b088      	sub	sp, #32
 8012dc8:	af02      	add	r7, sp, #8
 8012dca:	60f8      	str	r0, [r7, #12]
 8012dcc:	60b9      	str	r1, [r7, #8]
 8012dce:	607a      	str	r2, [r7, #4]
 8012dd0:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(ins != NULL);
 8012dd2:	68fb      	ldr	r3, [r7, #12]
 8012dd4:	2b00      	cmp	r3, #0
 8012dd6:	d106      	bne.n	8012de6 <rxSessionUpdate+0x22>
 8012dd8:	4b6d      	ldr	r3, [pc, #436]	@ (8012f90 <rxSessionUpdate+0x1cc>)
 8012dda:	4a6e      	ldr	r2, [pc, #440]	@ (8012f94 <rxSessionUpdate+0x1d0>)
 8012ddc:	f240 3137 	movw	r1, #823	@ 0x337
 8012de0:	486d      	ldr	r0, [pc, #436]	@ (8012f98 <rxSessionUpdate+0x1d4>)
 8012de2:	f000 fd73 	bl	80138cc <__assert_func>
    CANARD_ASSERT(rxs != NULL);
 8012de6:	68bb      	ldr	r3, [r7, #8]
 8012de8:	2b00      	cmp	r3, #0
 8012dea:	d106      	bne.n	8012dfa <rxSessionUpdate+0x36>
 8012dec:	4b6b      	ldr	r3, [pc, #428]	@ (8012f9c <rxSessionUpdate+0x1d8>)
 8012dee:	4a69      	ldr	r2, [pc, #420]	@ (8012f94 <rxSessionUpdate+0x1d0>)
 8012df0:	f44f 714e 	mov.w	r1, #824	@ 0x338
 8012df4:	4868      	ldr	r0, [pc, #416]	@ (8012f98 <rxSessionUpdate+0x1d4>)
 8012df6:	f000 fd69 	bl	80138cc <__assert_func>
    CANARD_ASSERT(frame != NULL);
 8012dfa:	687b      	ldr	r3, [r7, #4]
 8012dfc:	2b00      	cmp	r3, #0
 8012dfe:	d106      	bne.n	8012e0e <rxSessionUpdate+0x4a>
 8012e00:	4b67      	ldr	r3, [pc, #412]	@ (8012fa0 <rxSessionUpdate+0x1dc>)
 8012e02:	4a64      	ldr	r2, [pc, #400]	@ (8012f94 <rxSessionUpdate+0x1d0>)
 8012e04:	f240 3139 	movw	r1, #825	@ 0x339
 8012e08:	4863      	ldr	r0, [pc, #396]	@ (8012f98 <rxSessionUpdate+0x1d4>)
 8012e0a:	f000 fd5f 	bl	80138cc <__assert_func>
    CANARD_ASSERT(out_transfer != NULL);
 8012e0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012e10:	2b00      	cmp	r3, #0
 8012e12:	d106      	bne.n	8012e22 <rxSessionUpdate+0x5e>
 8012e14:	4b63      	ldr	r3, [pc, #396]	@ (8012fa4 <rxSessionUpdate+0x1e0>)
 8012e16:	4a5f      	ldr	r2, [pc, #380]	@ (8012f94 <rxSessionUpdate+0x1d0>)
 8012e18:	f240 313a 	movw	r1, #826	@ 0x33a
 8012e1c:	485e      	ldr	r0, [pc, #376]	@ (8012f98 <rxSessionUpdate+0x1d4>)
 8012e1e:	f000 fd55 	bl	80138cc <__assert_func>
    CANARD_ASSERT(rxs->transfer_id <= CANARD_TRANSFER_ID_MAX);
 8012e22:	68bb      	ldr	r3, [r7, #8]
 8012e24:	7d9b      	ldrb	r3, [r3, #22]
 8012e26:	2b1f      	cmp	r3, #31
 8012e28:	d906      	bls.n	8012e38 <rxSessionUpdate+0x74>
 8012e2a:	4b5f      	ldr	r3, [pc, #380]	@ (8012fa8 <rxSessionUpdate+0x1e4>)
 8012e2c:	4a59      	ldr	r2, [pc, #356]	@ (8012f94 <rxSessionUpdate+0x1d0>)
 8012e2e:	f240 313b 	movw	r1, #827	@ 0x33b
 8012e32:	4859      	ldr	r0, [pc, #356]	@ (8012f98 <rxSessionUpdate+0x1d4>)
 8012e34:	f000 fd4a 	bl	80138cc <__assert_func>
    CANARD_ASSERT(frame->transfer_id <= CANARD_TRANSFER_ID_MAX);
 8012e38:	687b      	ldr	r3, [r7, #4]
 8012e3a:	7b9b      	ldrb	r3, [r3, #14]
 8012e3c:	2b1f      	cmp	r3, #31
 8012e3e:	d906      	bls.n	8012e4e <rxSessionUpdate+0x8a>
 8012e40:	4b5a      	ldr	r3, [pc, #360]	@ (8012fac <rxSessionUpdate+0x1e8>)
 8012e42:	4a54      	ldr	r2, [pc, #336]	@ (8012f94 <rxSessionUpdate+0x1d0>)
 8012e44:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 8012e48:	4853      	ldr	r0, [pc, #332]	@ (8012f98 <rxSessionUpdate+0x1d4>)
 8012e4a:	f000 fd3f 	bl	80138cc <__assert_func>

    const bool tid_timed_out = (frame->timestamp_usec > rxs->transfer_timestamp_usec) &&
 8012e4e:	687b      	ldr	r3, [r7, #4]
 8012e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e54:	68b9      	ldr	r1, [r7, #8]
 8012e56:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012e5a:	4290      	cmp	r0, r2
 8012e5c:	eb71 0303 	sbcs.w	r3, r1, r3
 8012e60:	d20f      	bcs.n	8012e82 <rxSessionUpdate+0xbe>
                               ((frame->timestamp_usec - rxs->transfer_timestamp_usec) > transfer_id_timeout_usec);
 8012e62:	687b      	ldr	r3, [r7, #4]
 8012e64:	e9d3 0100 	ldrd	r0, r1, [r3]
 8012e68:	68bb      	ldr	r3, [r7, #8]
 8012e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e6e:	1a84      	subs	r4, r0, r2
 8012e70:	eb61 0503 	sbc.w	r5, r1, r3
    const bool tid_timed_out = (frame->timestamp_usec > rxs->transfer_timestamp_usec) &&
 8012e74:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8012e78:	42a2      	cmp	r2, r4
 8012e7a:	41ab      	sbcs	r3, r5
 8012e7c:	d201      	bcs.n	8012e82 <rxSessionUpdate+0xbe>
 8012e7e:	2301      	movs	r3, #1
 8012e80:	e000      	b.n	8012e84 <rxSessionUpdate+0xc0>
 8012e82:	2300      	movs	r3, #0
 8012e84:	75bb      	strb	r3, [r7, #22]
 8012e86:	7dbb      	ldrb	r3, [r7, #22]
 8012e88:	f003 0301 	and.w	r3, r3, #1
 8012e8c:	75bb      	strb	r3, [r7, #22]

    const bool not_previous_tid = rxComputeTransferIDDifference(rxs->transfer_id, frame->transfer_id) > 1;
 8012e8e:	68bb      	ldr	r3, [r7, #8]
 8012e90:	7d9a      	ldrb	r2, [r3, #22]
 8012e92:	687b      	ldr	r3, [r7, #4]
 8012e94:	7b9b      	ldrb	r3, [r3, #14]
 8012e96:	4619      	mov	r1, r3
 8012e98:	4610      	mov	r0, r2
 8012e9a:	f7ff fcf9 	bl	8012890 <rxComputeTransferIDDifference>
 8012e9e:	4603      	mov	r3, r0
 8012ea0:	2b01      	cmp	r3, #1
 8012ea2:	bf8c      	ite	hi
 8012ea4:	2301      	movhi	r3, #1
 8012ea6:	2300      	movls	r3, #0
 8012ea8:	757b      	strb	r3, [r7, #21]

    const bool need_restart = tid_timed_out || ((rxs->redundant_transport_index == redundant_transport_index) &&
 8012eaa:	7dbb      	ldrb	r3, [r7, #22]
 8012eac:	2b00      	cmp	r3, #0
 8012eae:	d10b      	bne.n	8012ec8 <rxSessionUpdate+0x104>
 8012eb0:	68bb      	ldr	r3, [r7, #8]
 8012eb2:	7ddb      	ldrb	r3, [r3, #23]
 8012eb4:	78fa      	ldrb	r2, [r7, #3]
 8012eb6:	429a      	cmp	r2, r3
 8012eb8:	d108      	bne.n	8012ecc <rxSessionUpdate+0x108>
                                                frame->start_of_transfer && not_previous_tid);
 8012eba:	687b      	ldr	r3, [r7, #4]
 8012ebc:	7bdb      	ldrb	r3, [r3, #15]
    const bool need_restart = tid_timed_out || ((rxs->redundant_transport_index == redundant_transport_index) &&
 8012ebe:	2b00      	cmp	r3, #0
 8012ec0:	d004      	beq.n	8012ecc <rxSessionUpdate+0x108>
                                                frame->start_of_transfer && not_previous_tid);
 8012ec2:	7d7b      	ldrb	r3, [r7, #21]
 8012ec4:	2b00      	cmp	r3, #0
 8012ec6:	d001      	beq.n	8012ecc <rxSessionUpdate+0x108>
    const bool need_restart = tid_timed_out || ((rxs->redundant_transport_index == redundant_transport_index) &&
 8012ec8:	2301      	movs	r3, #1
 8012eca:	e000      	b.n	8012ece <rxSessionUpdate+0x10a>
 8012ecc:	2300      	movs	r3, #0
 8012ece:	753b      	strb	r3, [r7, #20]
 8012ed0:	7d3b      	ldrb	r3, [r7, #20]
 8012ed2:	f003 0301 	and.w	r3, r3, #1
 8012ed6:	753b      	strb	r3, [r7, #20]

    if (need_restart)
 8012ed8:	7d3b      	ldrb	r3, [r7, #20]
 8012eda:	2b00      	cmp	r3, #0
 8012edc:	d013      	beq.n	8012f06 <rxSessionUpdate+0x142>
    {
        rxs->total_payload_size        = 0U;
 8012ede:	68bb      	ldr	r3, [r7, #8]
 8012ee0:	2200      	movs	r2, #0
 8012ee2:	609a      	str	r2, [r3, #8]
        rxs->payload_size              = 0U;
 8012ee4:	68bb      	ldr	r3, [r7, #8]
 8012ee6:	2200      	movs	r2, #0
 8012ee8:	60da      	str	r2, [r3, #12]
        rxs->calculated_crc            = CRC_INITIAL;
 8012eea:	68bb      	ldr	r3, [r7, #8]
 8012eec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8012ef0:	829a      	strh	r2, [r3, #20]
        rxs->transfer_id               = frame->transfer_id;
 8012ef2:	687b      	ldr	r3, [r7, #4]
 8012ef4:	7b9a      	ldrb	r2, [r3, #14]
 8012ef6:	68bb      	ldr	r3, [r7, #8]
 8012ef8:	759a      	strb	r2, [r3, #22]
        rxs->toggle                    = INITIAL_TOGGLE_STATE;
 8012efa:	68bb      	ldr	r3, [r7, #8]
 8012efc:	2201      	movs	r2, #1
 8012efe:	761a      	strb	r2, [r3, #24]
        rxs->redundant_transport_index = redundant_transport_index;
 8012f00:	68bb      	ldr	r3, [r7, #8]
 8012f02:	78fa      	ldrb	r2, [r7, #3]
 8012f04:	75da      	strb	r2, [r3, #23]
    }

    int8_t out = 0;
 8012f06:	2300      	movs	r3, #0
 8012f08:	75fb      	strb	r3, [r7, #23]
    if (need_restart && (!frame->start_of_transfer))
 8012f0a:	7d3b      	ldrb	r3, [r7, #20]
 8012f0c:	2b00      	cmp	r3, #0
 8012f0e:	d00b      	beq.n	8012f28 <rxSessionUpdate+0x164>
 8012f10:	687b      	ldr	r3, [r7, #4]
 8012f12:	7bdb      	ldrb	r3, [r3, #15]
 8012f14:	f083 0301 	eor.w	r3, r3, #1
 8012f18:	b2db      	uxtb	r3, r3
 8012f1a:	2b00      	cmp	r3, #0
 8012f1c:	d004      	beq.n	8012f28 <rxSessionUpdate+0x164>
    {
        rxSessionRestart(ins, rxs);  // SOT-miss, no point going further.
 8012f1e:	68b9      	ldr	r1, [r7, #8]
 8012f20:	68f8      	ldr	r0, [r7, #12]
 8012f22:	f7ff fde3 	bl	8012aec <rxSessionRestart>
 8012f26:	e02c      	b.n	8012f82 <rxSessionUpdate+0x1be>
    }
    else
    {
        const bool correct_transport = (rxs->redundant_transport_index == redundant_transport_index);
 8012f28:	68bb      	ldr	r3, [r7, #8]
 8012f2a:	7ddb      	ldrb	r3, [r3, #23]
 8012f2c:	78fa      	ldrb	r2, [r7, #3]
 8012f2e:	429a      	cmp	r2, r3
 8012f30:	bf0c      	ite	eq
 8012f32:	2301      	moveq	r3, #1
 8012f34:	2300      	movne	r3, #0
 8012f36:	74fb      	strb	r3, [r7, #19]
        const bool correct_toggle    = (frame->toggle == rxs->toggle);
 8012f38:	687b      	ldr	r3, [r7, #4]
 8012f3a:	7c5a      	ldrb	r2, [r3, #17]
 8012f3c:	68bb      	ldr	r3, [r7, #8]
 8012f3e:	7e1b      	ldrb	r3, [r3, #24]
 8012f40:	429a      	cmp	r2, r3
 8012f42:	bf0c      	ite	eq
 8012f44:	2301      	moveq	r3, #1
 8012f46:	2300      	movne	r3, #0
 8012f48:	74bb      	strb	r3, [r7, #18]
        const bool correct_tid       = (frame->transfer_id == rxs->transfer_id);
 8012f4a:	687b      	ldr	r3, [r7, #4]
 8012f4c:	7b9a      	ldrb	r2, [r3, #14]
 8012f4e:	68bb      	ldr	r3, [r7, #8]
 8012f50:	7d9b      	ldrb	r3, [r3, #22]
 8012f52:	429a      	cmp	r2, r3
 8012f54:	bf0c      	ite	eq
 8012f56:	2301      	moveq	r3, #1
 8012f58:	2300      	movne	r3, #0
 8012f5a:	747b      	strb	r3, [r7, #17]
        if (correct_transport && correct_toggle && correct_tid)
 8012f5c:	7cfb      	ldrb	r3, [r7, #19]
 8012f5e:	2b00      	cmp	r3, #0
 8012f60:	d00f      	beq.n	8012f82 <rxSessionUpdate+0x1be>
 8012f62:	7cbb      	ldrb	r3, [r7, #18]
 8012f64:	2b00      	cmp	r3, #0
 8012f66:	d00c      	beq.n	8012f82 <rxSessionUpdate+0x1be>
 8012f68:	7c7b      	ldrb	r3, [r7, #17]
 8012f6a:	2b00      	cmp	r3, #0
 8012f6c:	d009      	beq.n	8012f82 <rxSessionUpdate+0x1be>
        {
            out = rxSessionAcceptFrame(ins, rxs, frame, extent, out_transfer);
 8012f6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012f70:	9300      	str	r3, [sp, #0]
 8012f72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f74:	687a      	ldr	r2, [r7, #4]
 8012f76:	68b9      	ldr	r1, [r7, #8]
 8012f78:	68f8      	ldr	r0, [r7, #12]
 8012f7a:	f7ff fdfd 	bl	8012b78 <rxSessionAcceptFrame>
 8012f7e:	4603      	mov	r3, r0
 8012f80:	75fb      	strb	r3, [r7, #23]
        }
    }
    return out;
 8012f82:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012f86:	4618      	mov	r0, r3
 8012f88:	3718      	adds	r7, #24
 8012f8a:	46bd      	mov	sp, r7
 8012f8c:	bdb0      	pop	{r4, r5, r7, pc}
 8012f8e:	bf00      	nop
 8012f90:	080183bc 	.word	0x080183bc
 8012f94:	080190f4 	.word	0x080190f4
 8012f98:	080181f8 	.word	0x080181f8
 8012f9c:	08018718 	.word	0x08018718
 8012fa0:	08018650 	.word	0x08018650
 8012fa4:	080186cc 	.word	0x080186cc
 8012fa8:	08018894 	.word	0x08018894
 8012fac:	080187ec 	.word	0x080187ec

08012fb0 <rxAcceptFrame>:
CANARD_PRIVATE int8_t rxAcceptFrame(CanardInstance* const       ins,
                                    CanardRxSubscription* const subscription,
                                    const RxFrameModel* const   frame,
                                    const uint8_t               redundant_transport_index,
                                    CanardRxTransfer* const     out_transfer)
{
 8012fb0:	b5b0      	push	{r4, r5, r7, lr}
 8012fb2:	b08c      	sub	sp, #48	@ 0x30
 8012fb4:	af04      	add	r7, sp, #16
 8012fb6:	60f8      	str	r0, [r7, #12]
 8012fb8:	60b9      	str	r1, [r7, #8]
 8012fba:	607a      	str	r2, [r7, #4]
 8012fbc:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(ins != NULL);
 8012fbe:	68fb      	ldr	r3, [r7, #12]
 8012fc0:	2b00      	cmp	r3, #0
 8012fc2:	d106      	bne.n	8012fd2 <rxAcceptFrame+0x22>
 8012fc4:	4b85      	ldr	r3, [pc, #532]	@ (80131dc <rxAcceptFrame+0x22c>)
 8012fc6:	4a86      	ldr	r2, [pc, #536]	@ (80131e0 <rxAcceptFrame+0x230>)
 8012fc8:	f44f 715a 	mov.w	r1, #872	@ 0x368
 8012fcc:	4885      	ldr	r0, [pc, #532]	@ (80131e4 <rxAcceptFrame+0x234>)
 8012fce:	f000 fc7d 	bl	80138cc <__assert_func>
    CANARD_ASSERT(subscription != NULL);
 8012fd2:	68bb      	ldr	r3, [r7, #8]
 8012fd4:	2b00      	cmp	r3, #0
 8012fd6:	d106      	bne.n	8012fe6 <rxAcceptFrame+0x36>
 8012fd8:	4b83      	ldr	r3, [pc, #524]	@ (80131e8 <rxAcceptFrame+0x238>)
 8012fda:	4a81      	ldr	r2, [pc, #516]	@ (80131e0 <rxAcceptFrame+0x230>)
 8012fdc:	f240 3169 	movw	r1, #873	@ 0x369
 8012fe0:	4880      	ldr	r0, [pc, #512]	@ (80131e4 <rxAcceptFrame+0x234>)
 8012fe2:	f000 fc73 	bl	80138cc <__assert_func>
    CANARD_ASSERT(subscription->port_id == frame->port_id);
 8012fe6:	68bb      	ldr	r3, [r7, #8]
 8012fe8:	8b9a      	ldrh	r2, [r3, #28]
 8012fea:	687b      	ldr	r3, [r7, #4]
 8012fec:	895b      	ldrh	r3, [r3, #10]
 8012fee:	429a      	cmp	r2, r3
 8012ff0:	d006      	beq.n	8013000 <rxAcceptFrame+0x50>
 8012ff2:	4b7e      	ldr	r3, [pc, #504]	@ (80131ec <rxAcceptFrame+0x23c>)
 8012ff4:	4a7a      	ldr	r2, [pc, #488]	@ (80131e0 <rxAcceptFrame+0x230>)
 8012ff6:	f240 316a 	movw	r1, #874	@ 0x36a
 8012ffa:	487a      	ldr	r0, [pc, #488]	@ (80131e4 <rxAcceptFrame+0x234>)
 8012ffc:	f000 fc66 	bl	80138cc <__assert_func>
    CANARD_ASSERT(frame != NULL);
 8013000:	687b      	ldr	r3, [r7, #4]
 8013002:	2b00      	cmp	r3, #0
 8013004:	d106      	bne.n	8013014 <rxAcceptFrame+0x64>
 8013006:	4b7a      	ldr	r3, [pc, #488]	@ (80131f0 <rxAcceptFrame+0x240>)
 8013008:	4a75      	ldr	r2, [pc, #468]	@ (80131e0 <rxAcceptFrame+0x230>)
 801300a:	f240 316b 	movw	r1, #875	@ 0x36b
 801300e:	4875      	ldr	r0, [pc, #468]	@ (80131e4 <rxAcceptFrame+0x234>)
 8013010:	f000 fc5c 	bl	80138cc <__assert_func>
    CANARD_ASSERT(frame->payload != NULL);
 8013014:	687b      	ldr	r3, [r7, #4]
 8013016:	699b      	ldr	r3, [r3, #24]
 8013018:	2b00      	cmp	r3, #0
 801301a:	d106      	bne.n	801302a <rxAcceptFrame+0x7a>
 801301c:	4b75      	ldr	r3, [pc, #468]	@ (80131f4 <rxAcceptFrame+0x244>)
 801301e:	4a70      	ldr	r2, [pc, #448]	@ (80131e0 <rxAcceptFrame+0x230>)
 8013020:	f44f 715b 	mov.w	r1, #876	@ 0x36c
 8013024:	486f      	ldr	r0, [pc, #444]	@ (80131e4 <rxAcceptFrame+0x234>)
 8013026:	f000 fc51 	bl	80138cc <__assert_func>
    CANARD_ASSERT(frame->transfer_id <= CANARD_TRANSFER_ID_MAX);
 801302a:	687b      	ldr	r3, [r7, #4]
 801302c:	7b9b      	ldrb	r3, [r3, #14]
 801302e:	2b1f      	cmp	r3, #31
 8013030:	d906      	bls.n	8013040 <rxAcceptFrame+0x90>
 8013032:	4b71      	ldr	r3, [pc, #452]	@ (80131f8 <rxAcceptFrame+0x248>)
 8013034:	4a6a      	ldr	r2, [pc, #424]	@ (80131e0 <rxAcceptFrame+0x230>)
 8013036:	f240 316d 	movw	r1, #877	@ 0x36d
 801303a:	486a      	ldr	r0, [pc, #424]	@ (80131e4 <rxAcceptFrame+0x234>)
 801303c:	f000 fc46 	bl	80138cc <__assert_func>
    CANARD_ASSERT((CANARD_NODE_ID_UNSET == frame->destination_node_id) || (ins->node_id == frame->destination_node_id));
 8013040:	687b      	ldr	r3, [r7, #4]
 8013042:	7b5b      	ldrb	r3, [r3, #13]
 8013044:	2bff      	cmp	r3, #255	@ 0xff
 8013046:	d00c      	beq.n	8013062 <rxAcceptFrame+0xb2>
 8013048:	68fb      	ldr	r3, [r7, #12]
 801304a:	791a      	ldrb	r2, [r3, #4]
 801304c:	687b      	ldr	r3, [r7, #4]
 801304e:	7b5b      	ldrb	r3, [r3, #13]
 8013050:	429a      	cmp	r2, r3
 8013052:	d006      	beq.n	8013062 <rxAcceptFrame+0xb2>
 8013054:	4b69      	ldr	r3, [pc, #420]	@ (80131fc <rxAcceptFrame+0x24c>)
 8013056:	4a62      	ldr	r2, [pc, #392]	@ (80131e0 <rxAcceptFrame+0x230>)
 8013058:	f240 316e 	movw	r1, #878	@ 0x36e
 801305c:	4861      	ldr	r0, [pc, #388]	@ (80131e4 <rxAcceptFrame+0x234>)
 801305e:	f000 fc35 	bl	80138cc <__assert_func>
    CANARD_ASSERT(out_transfer != NULL);
 8013062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013064:	2b00      	cmp	r3, #0
 8013066:	d106      	bne.n	8013076 <rxAcceptFrame+0xc6>
 8013068:	4b65      	ldr	r3, [pc, #404]	@ (8013200 <rxAcceptFrame+0x250>)
 801306a:	4a5d      	ldr	r2, [pc, #372]	@ (80131e0 <rxAcceptFrame+0x230>)
 801306c:	f240 316f 	movw	r1, #879	@ 0x36f
 8013070:	485c      	ldr	r0, [pc, #368]	@ (80131e4 <rxAcceptFrame+0x234>)
 8013072:	f000 fc2b 	bl	80138cc <__assert_func>

    int8_t out = 0;
 8013076:	2300      	movs	r3, #0
 8013078:	77fb      	strb	r3, [r7, #31]
    if (frame->source_node_id <= CANARD_NODE_ID_MAX)
 801307a:	687b      	ldr	r3, [r7, #4]
 801307c:	7b1b      	ldrb	r3, [r3, #12]
 801307e:	b25b      	sxtb	r3, r3
 8013080:	2b00      	cmp	r3, #0
 8013082:	db6c      	blt.n	801315e <rxAcceptFrame+0x1ae>
    {
        // If such session does not exist, create it. This only makes sense if this is the first frame of a
        // transfer, otherwise, we won't be able to receive the transfer anyway so we don't bother.
        if ((NULL == subscription->sessions[frame->source_node_id]) && frame->start_of_transfer)
 8013084:	687b      	ldr	r3, [r7, #4]
 8013086:	7b1b      	ldrb	r3, [r3, #12]
 8013088:	68ba      	ldr	r2, [r7, #8]
 801308a:	3308      	adds	r3, #8
 801308c:	009b      	lsls	r3, r3, #2
 801308e:	4413      	add	r3, r2
 8013090:	685b      	ldr	r3, [r3, #4]
 8013092:	2b00      	cmp	r3, #0
 8013094:	d134      	bne.n	8013100 <rxAcceptFrame+0x150>
 8013096:	687b      	ldr	r3, [r7, #4]
 8013098:	7bdb      	ldrb	r3, [r3, #15]
 801309a:	2b00      	cmp	r3, #0
 801309c:	d030      	beq.n	8013100 <rxAcceptFrame+0x150>
        {
            CanardInternalRxSession* const rxs =
                (CanardInternalRxSession*) ins->memory_allocate(ins, sizeof(CanardInternalRxSession));
 801309e:	68fb      	ldr	r3, [r7, #12]
 80130a0:	689b      	ldr	r3, [r3, #8]
 80130a2:	2120      	movs	r1, #32
 80130a4:	68f8      	ldr	r0, [r7, #12]
 80130a6:	4798      	blx	r3
 80130a8:	6138      	str	r0, [r7, #16]
            subscription->sessions[frame->source_node_id] = rxs;
 80130aa:	687b      	ldr	r3, [r7, #4]
 80130ac:	7b1b      	ldrb	r3, [r3, #12]
 80130ae:	68ba      	ldr	r2, [r7, #8]
 80130b0:	3308      	adds	r3, #8
 80130b2:	009b      	lsls	r3, r3, #2
 80130b4:	4413      	add	r3, r2
 80130b6:	693a      	ldr	r2, [r7, #16]
 80130b8:	605a      	str	r2, [r3, #4]
            if (rxs != NULL)
 80130ba:	693b      	ldr	r3, [r7, #16]
 80130bc:	2b00      	cmp	r3, #0
 80130be:	d01d      	beq.n	80130fc <rxAcceptFrame+0x14c>
            {
                rxs->transfer_timestamp_usec   = frame->timestamp_usec;
 80130c0:	687b      	ldr	r3, [r7, #4]
 80130c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130c6:	6939      	ldr	r1, [r7, #16]
 80130c8:	e9c1 2300 	strd	r2, r3, [r1]
                rxs->total_payload_size        = 0U;
 80130cc:	693b      	ldr	r3, [r7, #16]
 80130ce:	2200      	movs	r2, #0
 80130d0:	609a      	str	r2, [r3, #8]
                rxs->payload_size              = 0U;
 80130d2:	693b      	ldr	r3, [r7, #16]
 80130d4:	2200      	movs	r2, #0
 80130d6:	60da      	str	r2, [r3, #12]
                rxs->payload                   = NULL;
 80130d8:	693b      	ldr	r3, [r7, #16]
 80130da:	2200      	movs	r2, #0
 80130dc:	611a      	str	r2, [r3, #16]
                rxs->calculated_crc            = CRC_INITIAL;
 80130de:	693b      	ldr	r3, [r7, #16]
 80130e0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80130e4:	829a      	strh	r2, [r3, #20]
                rxs->transfer_id               = frame->transfer_id;
 80130e6:	687b      	ldr	r3, [r7, #4]
 80130e8:	7b9a      	ldrb	r2, [r3, #14]
 80130ea:	693b      	ldr	r3, [r7, #16]
 80130ec:	759a      	strb	r2, [r3, #22]
                rxs->redundant_transport_index = redundant_transport_index;
 80130ee:	693b      	ldr	r3, [r7, #16]
 80130f0:	78fa      	ldrb	r2, [r7, #3]
 80130f2:	75da      	strb	r2, [r3, #23]
                rxs->toggle                    = INITIAL_TOGGLE_STATE;
 80130f4:	693b      	ldr	r3, [r7, #16]
 80130f6:	2201      	movs	r2, #1
 80130f8:	761a      	strb	r2, [r3, #24]
 80130fa:	e001      	b.n	8013100 <rxAcceptFrame+0x150>
            }
            else
            {
                out = -CANARD_ERROR_OUT_OF_MEMORY;
 80130fc:	23fd      	movs	r3, #253	@ 0xfd
 80130fe:	77fb      	strb	r3, [r7, #31]
            }
        }
        // There are two possible reasons why the session may not exist: 1. OOM; 2. SOT-miss.
        if (subscription->sessions[frame->source_node_id] != NULL)
 8013100:	687b      	ldr	r3, [r7, #4]
 8013102:	7b1b      	ldrb	r3, [r3, #12]
 8013104:	68ba      	ldr	r2, [r7, #8]
 8013106:	3308      	adds	r3, #8
 8013108:	009b      	lsls	r3, r3, #2
 801310a:	4413      	add	r3, r2
 801310c:	685b      	ldr	r3, [r3, #4]
 801310e:	2b00      	cmp	r3, #0
 8013110:	d05e      	beq.n	80131d0 <rxAcceptFrame+0x220>
        {
            CANARD_ASSERT(out == 0);
 8013112:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8013116:	2b00      	cmp	r3, #0
 8013118:	d006      	beq.n	8013128 <rxAcceptFrame+0x178>
 801311a:	4b3a      	ldr	r3, [pc, #232]	@ (8013204 <rxAcceptFrame+0x254>)
 801311c:	4a30      	ldr	r2, [pc, #192]	@ (80131e0 <rxAcceptFrame+0x230>)
 801311e:	f240 318e 	movw	r1, #910	@ 0x38e
 8013122:	4830      	ldr	r0, [pc, #192]	@ (80131e4 <rxAcceptFrame+0x234>)
 8013124:	f000 fbd2 	bl	80138cc <__assert_func>
            out = rxSessionUpdate(ins,
                                  subscription->sessions[frame->source_node_id],
 8013128:	687b      	ldr	r3, [r7, #4]
 801312a:	7b1b      	ldrb	r3, [r3, #12]
 801312c:	68ba      	ldr	r2, [r7, #8]
 801312e:	3308      	adds	r3, #8
 8013130:	009b      	lsls	r3, r3, #2
 8013132:	4413      	add	r3, r2
 8013134:	685c      	ldr	r4, [r3, #4]
            out = rxSessionUpdate(ins,
 8013136:	68bb      	ldr	r3, [r7, #8]
 8013138:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 801313c:	68b9      	ldr	r1, [r7, #8]
 801313e:	6989      	ldr	r1, [r1, #24]
 8013140:	78fd      	ldrb	r5, [r7, #3]
 8013142:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8013144:	9003      	str	r0, [sp, #12]
 8013146:	9102      	str	r1, [sp, #8]
 8013148:	e9cd 2300 	strd	r2, r3, [sp]
 801314c:	462b      	mov	r3, r5
 801314e:	687a      	ldr	r2, [r7, #4]
 8013150:	4621      	mov	r1, r4
 8013152:	68f8      	ldr	r0, [r7, #12]
 8013154:	f7ff fe36 	bl	8012dc4 <rxSessionUpdate>
 8013158:	4603      	mov	r3, r0
 801315a:	77fb      	strb	r3, [r7, #31]
 801315c:	e038      	b.n	80131d0 <rxAcceptFrame+0x220>
                                  out_transfer);
        }
    }
    else
    {
        CANARD_ASSERT(frame->source_node_id == CANARD_NODE_ID_UNSET);
 801315e:	687b      	ldr	r3, [r7, #4]
 8013160:	7b1b      	ldrb	r3, [r3, #12]
 8013162:	2bff      	cmp	r3, #255	@ 0xff
 8013164:	d006      	beq.n	8013174 <rxAcceptFrame+0x1c4>
 8013166:	4b28      	ldr	r3, [pc, #160]	@ (8013208 <rxAcceptFrame+0x258>)
 8013168:	4a1d      	ldr	r2, [pc, #116]	@ (80131e0 <rxAcceptFrame+0x230>)
 801316a:	f240 319a 	movw	r1, #922	@ 0x39a
 801316e:	481d      	ldr	r0, [pc, #116]	@ (80131e4 <rxAcceptFrame+0x234>)
 8013170:	f000 fbac 	bl	80138cc <__assert_func>
        // Anonymous transfers are stateless. No need to update the state machine, just blindly accept it.
        // We have to copy the data into an allocated storage because the API expects it: the lifetime shall be
        // independent of the input data and the memory shall be free-able.
        const size_t payload_size =
            (subscription->extent < frame->payload_size) ? subscription->extent : frame->payload_size;
 8013174:	687b      	ldr	r3, [r7, #4]
 8013176:	695a      	ldr	r2, [r3, #20]
 8013178:	68bb      	ldr	r3, [r7, #8]
 801317a:	699b      	ldr	r3, [r3, #24]
        const size_t payload_size =
 801317c:	4293      	cmp	r3, r2
 801317e:	bf28      	it	cs
 8013180:	4613      	movcs	r3, r2
 8013182:	61bb      	str	r3, [r7, #24]
        void* const payload = ins->memory_allocate(ins, payload_size);
 8013184:	68fb      	ldr	r3, [r7, #12]
 8013186:	689b      	ldr	r3, [r3, #8]
 8013188:	69b9      	ldr	r1, [r7, #24]
 801318a:	68f8      	ldr	r0, [r7, #12]
 801318c:	4798      	blx	r3
 801318e:	6178      	str	r0, [r7, #20]
        if (payload != NULL)
 8013190:	697b      	ldr	r3, [r7, #20]
 8013192:	2b00      	cmp	r3, #0
 8013194:	d01a      	beq.n	80131cc <rxAcceptFrame+0x21c>
        {
            rxInitTransferMetadataFromFrame(frame, &out_transfer->metadata);
 8013196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013198:	4619      	mov	r1, r3
 801319a:	6878      	ldr	r0, [r7, #4]
 801319c:	f7ff fb32 	bl	8012804 <rxInitTransferMetadataFromFrame>
            out_transfer->timestamp_usec = frame->timestamp_usec;
 80131a0:	687b      	ldr	r3, [r7, #4]
 80131a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131a6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80131a8:	e9c1 2302 	strd	r2, r3, [r1, #8]
            out_transfer->payload_size   = payload_size;
 80131ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80131ae:	69ba      	ldr	r2, [r7, #24]
 80131b0:	611a      	str	r2, [r3, #16]
            out_transfer->payload        = payload;
 80131b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80131b4:	697a      	ldr	r2, [r7, #20]
 80131b6:	615a      	str	r2, [r3, #20]
            // Clang-Tidy raises an error recommending the use of memcpy_s() instead.
            // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
            (void) memcpy(payload, frame->payload, payload_size);  // NOLINT
 80131b8:	687b      	ldr	r3, [r7, #4]
 80131ba:	699b      	ldr	r3, [r3, #24]
 80131bc:	69ba      	ldr	r2, [r7, #24]
 80131be:	4619      	mov	r1, r3
 80131c0:	6978      	ldr	r0, [r7, #20]
 80131c2:	f001 fd24 	bl	8014c0e <memcpy>
            out = 1;
 80131c6:	2301      	movs	r3, #1
 80131c8:	77fb      	strb	r3, [r7, #31]
 80131ca:	e001      	b.n	80131d0 <rxAcceptFrame+0x220>
        }
        else
        {
            out = -CANARD_ERROR_OUT_OF_MEMORY;
 80131cc:	23fd      	movs	r3, #253	@ 0xfd
 80131ce:	77fb      	strb	r3, [r7, #31]
        }
    }
    return out;
 80131d0:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80131d4:	4618      	mov	r0, r3
 80131d6:	3720      	adds	r7, #32
 80131d8:	46bd      	mov	sp, r7
 80131da:	bdb0      	pop	{r4, r5, r7, pc}
 80131dc:	080183bc 	.word	0x080183bc
 80131e0:	080190e4 	.word	0x080190e4
 80131e4:	080181f8 	.word	0x080181f8
 80131e8:	080188bc 	.word	0x080188bc
 80131ec:	080188d8 	.word	0x080188d8
 80131f0:	08018650 	.word	0x08018650
 80131f4:	080186ac 	.word	0x080186ac
 80131f8:	080187ec 	.word	0x080187ec
 80131fc:	08018900 	.word	0x08018900
 8013200:	080186cc 	.word	0x080186cc
 8013204:	08018958 	.word	0x08018958
 8013208:	08018964 	.word	0x08018964

0801320c <rxSubscriptionPredicateOnPortID>:

CANARD_PRIVATE int8_t
rxSubscriptionPredicateOnPortID(void* const user_reference,  // NOSONAR Cavl API requires pointer to non-const.
                                const CanardTreeNode* const node)
{
 801320c:	b480      	push	{r7}
 801320e:	b085      	sub	sp, #20
 8013210:	af00      	add	r7, sp, #0
 8013212:	6078      	str	r0, [r7, #4]
 8013214:	6039      	str	r1, [r7, #0]
    const CanardPortID  sought    = *((const CanardPortID*) user_reference);
 8013216:	687b      	ldr	r3, [r7, #4]
 8013218:	881b      	ldrh	r3, [r3, #0]
 801321a:	81fb      	strh	r3, [r7, #14]
    const CanardPortID  other     = ((const CanardRxSubscription*) node)->port_id;
 801321c:	683b      	ldr	r3, [r7, #0]
 801321e:	8b9b      	ldrh	r3, [r3, #28]
 8013220:	81bb      	strh	r3, [r7, #12]
    static const int8_t NegPos[2] = {-1, +1};
    // Clang-Tidy mistakenly identifies a narrowing cast to int8_t here, which is incorrect.
    return (sought == other) ? 0 : NegPos[sought > other];  // NOLINT no narrowing conversion is taking place here
 8013222:	89fa      	ldrh	r2, [r7, #14]
 8013224:	89bb      	ldrh	r3, [r7, #12]
 8013226:	429a      	cmp	r2, r3
 8013228:	d00a      	beq.n	8013240 <rxSubscriptionPredicateOnPortID+0x34>
 801322a:	89fa      	ldrh	r2, [r7, #14]
 801322c:	89bb      	ldrh	r3, [r7, #12]
 801322e:	429a      	cmp	r2, r3
 8013230:	bf8c      	ite	hi
 8013232:	2301      	movhi	r3, #1
 8013234:	2300      	movls	r3, #0
 8013236:	b2db      	uxtb	r3, r3
 8013238:	461a      	mov	r2, r3
 801323a:	4b05      	ldr	r3, [pc, #20]	@ (8013250 <rxSubscriptionPredicateOnPortID+0x44>)
 801323c:	569b      	ldrsb	r3, [r3, r2]
 801323e:	e000      	b.n	8013242 <rxSubscriptionPredicateOnPortID+0x36>
 8013240:	2300      	movs	r3, #0
}
 8013242:	4618      	mov	r0, r3
 8013244:	3714      	adds	r7, #20
 8013246:	46bd      	mov	sp, r7
 8013248:	f85d 7b04 	ldr.w	r7, [sp], #4
 801324c:	4770      	bx	lr
 801324e:	bf00      	nop
 8013250:	080190d0 	.word	0x080190d0

08013254 <rxSubscriptionPredicateOnStruct>:

CANARD_PRIVATE int8_t
rxSubscriptionPredicateOnStruct(void* const user_reference,  // NOSONAR Cavl API requires pointer to non-const.
                                const CanardTreeNode* const node)
{
 8013254:	b580      	push	{r7, lr}
 8013256:	b082      	sub	sp, #8
 8013258:	af00      	add	r7, sp, #0
 801325a:	6078      	str	r0, [r7, #4]
 801325c:	6039      	str	r1, [r7, #0]
    return rxSubscriptionPredicateOnPortID(&((CanardRxSubscription*) user_reference)->port_id, node);
 801325e:	687b      	ldr	r3, [r7, #4]
 8013260:	331c      	adds	r3, #28
 8013262:	6839      	ldr	r1, [r7, #0]
 8013264:	4618      	mov	r0, r3
 8013266:	f7ff ffd1 	bl	801320c <rxSubscriptionPredicateOnPortID>
 801326a:	4603      	mov	r3, r0
}
 801326c:	4618      	mov	r0, r3
 801326e:	3708      	adds	r7, #8
 8013270:	46bd      	mov	sp, r7
 8013272:	bd80      	pop	{r7, pc}

08013274 <canardInit>:
    14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14,  // 33-48
    15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15,  // 49-64
};

CanardInstance canardInit(const CanardMemoryAllocate memory_allocate, const CanardMemoryFree memory_free)
{
 8013274:	b5b0      	push	{r4, r5, r7, lr}
 8013276:	b08c      	sub	sp, #48	@ 0x30
 8013278:	af00      	add	r7, sp, #0
 801327a:	60f8      	str	r0, [r7, #12]
 801327c:	60b9      	str	r1, [r7, #8]
 801327e:	607a      	str	r2, [r7, #4]
    CANARD_ASSERT(memory_allocate != NULL);
 8013280:	68bb      	ldr	r3, [r7, #8]
 8013282:	2b00      	cmp	r3, #0
 8013284:	d106      	bne.n	8013294 <canardInit+0x20>
 8013286:	4b16      	ldr	r3, [pc, #88]	@ (80132e0 <canardInit+0x6c>)
 8013288:	4a16      	ldr	r2, [pc, #88]	@ (80132e4 <canardInit+0x70>)
 801328a:	f240 31d6 	movw	r1, #982	@ 0x3d6
 801328e:	4816      	ldr	r0, [pc, #88]	@ (80132e8 <canardInit+0x74>)
 8013290:	f000 fb1c 	bl	80138cc <__assert_func>
    CANARD_ASSERT(memory_free != NULL);
 8013294:	687b      	ldr	r3, [r7, #4]
 8013296:	2b00      	cmp	r3, #0
 8013298:	d106      	bne.n	80132a8 <canardInit+0x34>
 801329a:	4b14      	ldr	r3, [pc, #80]	@ (80132ec <canardInit+0x78>)
 801329c:	4a11      	ldr	r2, [pc, #68]	@ (80132e4 <canardInit+0x70>)
 801329e:	f240 31d7 	movw	r1, #983	@ 0x3d7
 80132a2:	4811      	ldr	r0, [pc, #68]	@ (80132e8 <canardInit+0x74>)
 80132a4:	f000 fb12 	bl	80138cc <__assert_func>
    const CanardInstance out = {
 80132a8:	2300      	movs	r3, #0
 80132aa:	617b      	str	r3, [r7, #20]
 80132ac:	23ff      	movs	r3, #255	@ 0xff
 80132ae:	763b      	strb	r3, [r7, #24]
 80132b0:	68bb      	ldr	r3, [r7, #8]
 80132b2:	61fb      	str	r3, [r7, #28]
 80132b4:	687b      	ldr	r3, [r7, #4]
 80132b6:	623b      	str	r3, [r7, #32]
 80132b8:	2300      	movs	r3, #0
 80132ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80132bc:	2300      	movs	r3, #0
 80132be:	62bb      	str	r3, [r7, #40]	@ 0x28
 80132c0:	2300      	movs	r3, #0
 80132c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        .node_id          = CANARD_NODE_ID_UNSET,
        .memory_allocate  = memory_allocate,
        .memory_free      = memory_free,
        .rx_subscriptions = {NULL, NULL, NULL},
    };
    return out;
 80132c4:	68fb      	ldr	r3, [r7, #12]
 80132c6:	461d      	mov	r5, r3
 80132c8:	f107 0414 	add.w	r4, r7, #20
 80132cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80132ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80132d0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80132d4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80132d8:	68f8      	ldr	r0, [r7, #12]
 80132da:	3730      	adds	r7, #48	@ 0x30
 80132dc:	46bd      	mov	sp, r7
 80132de:	bdb0      	pop	{r4, r5, r7, pc}
 80132e0:	08018984 	.word	0x08018984
 80132e4:	08018f58 	.word	0x08018f58
 80132e8:	080181f8 	.word	0x080181f8
 80132ec:	080189a4 	.word	0x080189a4

080132f0 <canardTxInit>:

CanardTxQueue canardTxInit(const size_t capacity, const size_t mtu_bytes)
{
 80132f0:	b4b0      	push	{r4, r5, r7}
 80132f2:	b08b      	sub	sp, #44	@ 0x2c
 80132f4:	af00      	add	r7, sp, #0
 80132f6:	60f8      	str	r0, [r7, #12]
 80132f8:	60b9      	str	r1, [r7, #8]
 80132fa:	607a      	str	r2, [r7, #4]
    CanardTxQueue out = {
 80132fc:	68bb      	ldr	r3, [r7, #8]
 80132fe:	617b      	str	r3, [r7, #20]
 8013300:	687b      	ldr	r3, [r7, #4]
 8013302:	61bb      	str	r3, [r7, #24]
 8013304:	2300      	movs	r3, #0
 8013306:	61fb      	str	r3, [r7, #28]
 8013308:	2300      	movs	r3, #0
 801330a:	623b      	str	r3, [r7, #32]
 801330c:	2300      	movs	r3, #0
 801330e:	627b      	str	r3, [r7, #36]	@ 0x24
        .mtu_bytes      = mtu_bytes,
        .size           = 0,
        .root           = NULL,
        .user_reference = NULL,
    };
    return out;
 8013310:	68fb      	ldr	r3, [r7, #12]
 8013312:	461d      	mov	r5, r3
 8013314:	f107 0414 	add.w	r4, r7, #20
 8013318:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801331a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801331c:	6823      	ldr	r3, [r4, #0]
 801331e:	602b      	str	r3, [r5, #0]
}
 8013320:	68f8      	ldr	r0, [r7, #12]
 8013322:	372c      	adds	r7, #44	@ 0x2c
 8013324:	46bd      	mov	sp, r7
 8013326:	bcb0      	pop	{r4, r5, r7}
 8013328:	4770      	bx	lr
	...

0801332c <canardTxPush>:
                     CanardInstance* const               ins,
                     const CanardMicrosecond             tx_deadline_usec,
                     const CanardTransferMetadata* const metadata,
                     const size_t                        payload_size,
                     const void* const                   payload)
{
 801332c:	b580      	push	{r7, lr}
 801332e:	b08e      	sub	sp, #56	@ 0x38
 8013330:	af06      	add	r7, sp, #24
 8013332:	60f8      	str	r0, [r7, #12]
 8013334:	60b9      	str	r1, [r7, #8]
 8013336:	e9c7 2300 	strd	r2, r3, [r7]
    int32_t out = -CANARD_ERROR_INVALID_ARGUMENT;
 801333a:	f06f 0301 	mvn.w	r3, #1
 801333e:	61fb      	str	r3, [r7, #28]
    if ((ins != NULL) && (que != NULL) && (metadata != NULL) && ((payload != NULL) || (0U == payload_size)))
 8013340:	68bb      	ldr	r3, [r7, #8]
 8013342:	2b00      	cmp	r3, #0
 8013344:	d062      	beq.n	801340c <canardTxPush+0xe0>
 8013346:	68fb      	ldr	r3, [r7, #12]
 8013348:	2b00      	cmp	r3, #0
 801334a:	d05f      	beq.n	801340c <canardTxPush+0xe0>
 801334c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801334e:	2b00      	cmp	r3, #0
 8013350:	d05c      	beq.n	801340c <canardTxPush+0xe0>
 8013352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013354:	2b00      	cmp	r3, #0
 8013356:	d102      	bne.n	801335e <canardTxPush+0x32>
 8013358:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801335a:	2b00      	cmp	r3, #0
 801335c:	d156      	bne.n	801340c <canardTxPush+0xe0>
    {
        const size_t  pl_mtu       = adjustPresentationLayerMTU(que->mtu_bytes);
 801335e:	68fb      	ldr	r3, [r7, #12]
 8013360:	685b      	ldr	r3, [r3, #4]
 8013362:	4618      	mov	r0, r3
 8013364:	f7fe fc02 	bl	8011b6c <adjustPresentationLayerMTU>
 8013368:	61b8      	str	r0, [r7, #24]
        const int32_t maybe_can_id = txMakeCANID(metadata, payload_size, payload, ins->node_id, pl_mtu);
 801336a:	68bb      	ldr	r3, [r7, #8]
 801336c:	791a      	ldrb	r2, [r3, #4]
 801336e:	69bb      	ldr	r3, [r7, #24]
 8013370:	9300      	str	r3, [sp, #0]
 8013372:	4613      	mov	r3, r2
 8013374:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013376:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013378:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801337a:	f7fe fc27 	bl	8011bcc <txMakeCANID>
 801337e:	6178      	str	r0, [r7, #20]
        if (maybe_can_id >= 0)
 8013380:	697b      	ldr	r3, [r7, #20]
 8013382:	2b00      	cmp	r3, #0
 8013384:	db40      	blt.n	8013408 <canardTxPush+0xdc>
        {
            if (payload_size <= pl_mtu)
 8013386:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013388:	69bb      	ldr	r3, [r7, #24]
 801338a:	429a      	cmp	r2, r3
 801338c:	d81c      	bhi.n	80133c8 <canardTxPush+0x9c>
            {
                out = txPushSingleFrame(que,
 801338e:	697b      	ldr	r3, [r7, #20]
                                        ins,
                                        tx_deadline_usec,
                                        (uint32_t) maybe_can_id,
                                        metadata->transfer_id,
 8013390:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013392:	7952      	ldrb	r2, [r2, #5]
                out = txPushSingleFrame(que,
 8013394:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8013396:	9103      	str	r1, [sp, #12]
 8013398:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801339a:	9102      	str	r1, [sp, #8]
 801339c:	9201      	str	r2, [sp, #4]
 801339e:	9300      	str	r3, [sp, #0]
 80133a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80133a4:	68b9      	ldr	r1, [r7, #8]
 80133a6:	68f8      	ldr	r0, [r7, #12]
 80133a8:	f7fe fdda 	bl	8011f60 <txPushSingleFrame>
 80133ac:	61f8      	str	r0, [r7, #28]
                                        payload_size,
                                        payload);
                CANARD_ASSERT((out < 0) || (out == 1));
 80133ae:	69fb      	ldr	r3, [r7, #28]
 80133b0:	2b00      	cmp	r3, #0
 80133b2:	db2b      	blt.n	801340c <canardTxPush+0xe0>
 80133b4:	69fb      	ldr	r3, [r7, #28]
 80133b6:	2b01      	cmp	r3, #1
 80133b8:	d028      	beq.n	801340c <canardTxPush+0xe0>
 80133ba:	4b1c      	ldr	r3, [pc, #112]	@ (801342c <canardTxPush+0x100>)
 80133bc:	4a1c      	ldr	r2, [pc, #112]	@ (8013430 <canardTxPush+0x104>)
 80133be:	f240 4105 	movw	r1, #1029	@ 0x405
 80133c2:	481c      	ldr	r0, [pc, #112]	@ (8013434 <canardTxPush+0x108>)
 80133c4:	f000 fa82 	bl	80138cc <__assert_func>
            }
            else
            {
                out = txPushMultiFrame(que,
 80133c8:	697b      	ldr	r3, [r7, #20]
                                       ins,
                                       pl_mtu,
                                       tx_deadline_usec,
                                       (uint32_t) maybe_can_id,
                                       metadata->transfer_id,
 80133ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80133cc:	7952      	ldrb	r2, [r2, #5]
                out = txPushMultiFrame(que,
 80133ce:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80133d0:	9105      	str	r1, [sp, #20]
 80133d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80133d4:	9104      	str	r1, [sp, #16]
 80133d6:	9203      	str	r2, [sp, #12]
 80133d8:	9302      	str	r3, [sp, #8]
 80133da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80133de:	e9cd 2300 	strd	r2, r3, [sp]
 80133e2:	69ba      	ldr	r2, [r7, #24]
 80133e4:	68b9      	ldr	r1, [r7, #8]
 80133e6:	68f8      	ldr	r0, [r7, #12]
 80133e8:	f7fe ffd4 	bl	8012394 <txPushMultiFrame>
 80133ec:	61f8      	str	r0, [r7, #28]
                                       payload_size,
                                       payload);
                CANARD_ASSERT((out < 0) || (out >= 2));
 80133ee:	69fb      	ldr	r3, [r7, #28]
 80133f0:	2b00      	cmp	r3, #0
 80133f2:	db0b      	blt.n	801340c <canardTxPush+0xe0>
 80133f4:	69fb      	ldr	r3, [r7, #28]
 80133f6:	2b01      	cmp	r3, #1
 80133f8:	dc08      	bgt.n	801340c <canardTxPush+0xe0>
 80133fa:	4b0f      	ldr	r3, [pc, #60]	@ (8013438 <canardTxPush+0x10c>)
 80133fc:	4a0c      	ldr	r2, [pc, #48]	@ (8013430 <canardTxPush+0x104>)
 80133fe:	f240 4111 	movw	r1, #1041	@ 0x411
 8013402:	480c      	ldr	r0, [pc, #48]	@ (8013434 <canardTxPush+0x108>)
 8013404:	f000 fa62 	bl	80138cc <__assert_func>
            }
        }
        else
        {
            out = maybe_can_id;
 8013408:	697b      	ldr	r3, [r7, #20]
 801340a:	61fb      	str	r3, [r7, #28]
        }
    }
    CANARD_ASSERT(out != 0);
 801340c:	69fb      	ldr	r3, [r7, #28]
 801340e:	2b00      	cmp	r3, #0
 8013410:	d106      	bne.n	8013420 <canardTxPush+0xf4>
 8013412:	4b0a      	ldr	r3, [pc, #40]	@ (801343c <canardTxPush+0x110>)
 8013414:	4a06      	ldr	r2, [pc, #24]	@ (8013430 <canardTxPush+0x104>)
 8013416:	f240 4119 	movw	r1, #1049	@ 0x419
 801341a:	4806      	ldr	r0, [pc, #24]	@ (8013434 <canardTxPush+0x108>)
 801341c:	f000 fa56 	bl	80138cc <__assert_func>
    return out;
 8013420:	69fb      	ldr	r3, [r7, #28]
}
 8013422:	4618      	mov	r0, r3
 8013424:	3720      	adds	r7, #32
 8013426:	46bd      	mov	sp, r7
 8013428:	bd80      	pop	{r7, pc}
 801342a:	bf00      	nop
 801342c:	080184f4 	.word	0x080184f4
 8013430:	08018f64 	.word	0x08018f64
 8013434:	080181f8 	.word	0x080181f8
 8013438:	08018638 	.word	0x08018638
 801343c:	080189c0 	.word	0x080189c0

08013440 <canardTxPeek>:

const CanardTxQueueItem* canardTxPeek(const CanardTxQueue* const que)
{
 8013440:	b580      	push	{r7, lr}
 8013442:	b084      	sub	sp, #16
 8013444:	af00      	add	r7, sp, #0
 8013446:	6078      	str	r0, [r7, #4]
    const CanardTxQueueItem* out = NULL;
 8013448:	2300      	movs	r3, #0
 801344a:	60fb      	str	r3, [r7, #12]
    if (que != NULL)
 801344c:	687b      	ldr	r3, [r7, #4]
 801344e:	2b00      	cmp	r3, #0
 8013450:	d006      	beq.n	8013460 <canardTxPeek+0x20>
    {
        // Paragraph 6.7.2.1.15 of the C standard says:
        //     A pointer to a structure object, suitably converted, points to its initial member, and vice versa.
        out = (const CanardTxQueueItem*) cavlFindExtremum(que->root, false);
 8013452:	687b      	ldr	r3, [r7, #4]
 8013454:	68db      	ldr	r3, [r3, #12]
 8013456:	2100      	movs	r1, #0
 8013458:	4618      	mov	r0, r3
 801345a:	f7fd ff1d 	bl	8011298 <cavlFindExtremum>
 801345e:	60f8      	str	r0, [r7, #12]
    }
    return out;
 8013460:	68fb      	ldr	r3, [r7, #12]
}
 8013462:	4618      	mov	r0, r3
 8013464:	3710      	adds	r7, #16
 8013466:	46bd      	mov	sp, r7
 8013468:	bd80      	pop	{r7, pc}

0801346a <canardTxPop>:

CanardTxQueueItem* canardTxPop(CanardTxQueue* const que, const CanardTxQueueItem* const item)
{
 801346a:	b580      	push	{r7, lr}
 801346c:	b084      	sub	sp, #16
 801346e:	af00      	add	r7, sp, #0
 8013470:	6078      	str	r0, [r7, #4]
 8013472:	6039      	str	r1, [r7, #0]
    CanardTxQueueItem* out = NULL;
 8013474:	2300      	movs	r3, #0
 8013476:	60fb      	str	r3, [r7, #12]
    if ((que != NULL) && (item != NULL))
 8013478:	687b      	ldr	r3, [r7, #4]
 801347a:	2b00      	cmp	r3, #0
 801347c:	d010      	beq.n	80134a0 <canardTxPop+0x36>
 801347e:	683b      	ldr	r3, [r7, #0]
 8013480:	2b00      	cmp	r3, #0
 8013482:	d00d      	beq.n	80134a0 <canardTxPop+0x36>
    {
        // Intentional violation of MISRA: casting away const qualifier. This is considered safe because the API
        // contract dictates that the pointer shall point to a mutable entity in RAM previously allocated by the
        // memory manager. It is difficult to avoid this cast in this context.
        out = (CanardTxQueueItem*) item;  // NOSONAR casting away const qualifier.
 8013484:	683b      	ldr	r3, [r7, #0]
 8013486:	60fb      	str	r3, [r7, #12]
        // Paragraph 6.7.2.1.15 of the C standard says:
        //     A pointer to a structure object, suitably converted, points to its initial member, and vice versa.
        // Note that the highest-priority frame is always a leaf node in the AVL tree, which means that it is very
        // cheap to remove.
        cavlRemove(&que->root, &item->base);
 8013488:	687b      	ldr	r3, [r7, #4]
 801348a:	330c      	adds	r3, #12
 801348c:	683a      	ldr	r2, [r7, #0]
 801348e:	4611      	mov	r1, r2
 8013490:	4618      	mov	r0, r3
 8013492:	f7fe f957 	bl	8011744 <cavlRemove>
        que->size--;
 8013496:	687b      	ldr	r3, [r7, #4]
 8013498:	689b      	ldr	r3, [r3, #8]
 801349a:	1e5a      	subs	r2, r3, #1
 801349c:	687b      	ldr	r3, [r7, #4]
 801349e:	609a      	str	r2, [r3, #8]
    }
    return out;
 80134a0:	68fb      	ldr	r3, [r7, #12]
}
 80134a2:	4618      	mov	r0, r3
 80134a4:	3710      	adds	r7, #16
 80134a6:	46bd      	mov	sp, r7
 80134a8:	bd80      	pop	{r7, pc}
	...

080134ac <canardRxAccept>:
                      const CanardMicrosecond      timestamp_usec,
                      const CanardFrame* const     frame,
                      const uint8_t                redundant_transport_index,
                      CanardRxTransfer* const      out_transfer,
                      CanardRxSubscription** const out_subscription)
{
 80134ac:	b580      	push	{r7, lr}
 80134ae:	b090      	sub	sp, #64	@ 0x40
 80134b0:	af02      	add	r7, sp, #8
 80134b2:	60f8      	str	r0, [r7, #12]
 80134b4:	e9c7 2300 	strd	r2, r3, [r7]
    int8_t out = -CANARD_ERROR_INVALID_ARGUMENT;
 80134b8:	23fe      	movs	r3, #254	@ 0xfe
 80134ba:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if ((ins != NULL) && (out_transfer != NULL) && (frame != NULL) && (frame->extended_can_id <= CAN_EXT_ID_MASK) &&
 80134be:	68fb      	ldr	r3, [r7, #12]
 80134c0:	2b00      	cmp	r3, #0
 80134c2:	d068      	beq.n	8013596 <canardRxAccept+0xea>
 80134c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80134c6:	2b00      	cmp	r3, #0
 80134c8:	d065      	beq.n	8013596 <canardRxAccept+0xea>
 80134ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80134cc:	2b00      	cmp	r3, #0
 80134ce:	d062      	beq.n	8013596 <canardRxAccept+0xea>
 80134d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80134d2:	681b      	ldr	r3, [r3, #0]
 80134d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80134d8:	d25d      	bcs.n	8013596 <canardRxAccept+0xea>
        ((frame->payload != NULL) || (0 == frame->payload_size)))
 80134da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80134dc:	689b      	ldr	r3, [r3, #8]
    if ((ins != NULL) && (out_transfer != NULL) && (frame != NULL) && (frame->extended_can_id <= CAN_EXT_ID_MASK) &&
 80134de:	2b00      	cmp	r3, #0
 80134e0:	d103      	bne.n	80134ea <canardRxAccept+0x3e>
        ((frame->payload != NULL) || (0 == frame->payload_size)))
 80134e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80134e4:	685b      	ldr	r3, [r3, #4]
 80134e6:	2b00      	cmp	r3, #0
 80134e8:	d155      	bne.n	8013596 <canardRxAccept+0xea>
    {
        RxFrameModel model = {0};
 80134ea:	f107 0310 	add.w	r3, r7, #16
 80134ee:	2220      	movs	r2, #32
 80134f0:	2100      	movs	r1, #0
 80134f2:	4618      	mov	r0, r3
 80134f4:	f001 faa5 	bl	8014a42 <memset>
        if (rxTryParseFrame(timestamp_usec, frame, &model))
 80134f8:	f107 0310 	add.w	r3, r7, #16
 80134fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80134fe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8013502:	f7ff f83b 	bl	801257c <rxTryParseFrame>
 8013506:	4603      	mov	r3, r0
 8013508:	2b00      	cmp	r3, #0
 801350a:	d041      	beq.n	8013590 <canardRxAccept+0xe4>
        {
            if ((CANARD_NODE_ID_UNSET == model.destination_node_id) || (ins->node_id == model.destination_node_id))
 801350c:	7f7b      	ldrb	r3, [r7, #29]
 801350e:	2bff      	cmp	r3, #255	@ 0xff
 8013510:	d004      	beq.n	801351c <canardRxAccept+0x70>
 8013512:	68fb      	ldr	r3, [r7, #12]
 8013514:	791a      	ldrb	r2, [r3, #4]
 8013516:	7f7b      	ldrb	r3, [r7, #29]
 8013518:	429a      	cmp	r2, r3
 801351a:	d135      	bne.n	8013588 <canardRxAccept+0xdc>
            {
                // This is the reason the function has a logarithmic time complexity of the number of subscriptions.
                // Note also that this one of the two variable-complexity operations in the RX pipeline; the other one
                // is memcpy(). Excepting these two cases, the entire RX pipeline contains neither loops nor recursion.
                CanardRxSubscription* const sub =
                    (CanardRxSubscription*) cavlSearch(&ins->rx_subscriptions[(size_t) model.transfer_kind],
 801351c:	7e7b      	ldrb	r3, [r7, #25]
 801351e:	3304      	adds	r3, #4
 8013520:	009b      	lsls	r3, r3, #2
 8013522:	68fa      	ldr	r2, [r7, #12]
 8013524:	18d0      	adds	r0, r2, r3
 8013526:	f107 0310 	add.w	r3, r7, #16
 801352a:	f103 010a 	add.w	r1, r3, #10
 801352e:	2300      	movs	r3, #0
 8013530:	4a21      	ldr	r2, [pc, #132]	@ (80135b8 <canardRxAccept+0x10c>)
 8013532:	f7fe f889 	bl	8011648 <cavlSearch>
 8013536:	6338      	str	r0, [r7, #48]	@ 0x30
                                                       &model.port_id,
                                                       &rxSubscriptionPredicateOnPortID,
                                                       NULL);
                if (out_subscription != NULL)
 8013538:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801353a:	2b00      	cmp	r3, #0
 801353c:	d002      	beq.n	8013544 <canardRxAccept+0x98>
                {
                    *out_subscription = sub;  // Expose selected instance to the caller.
 801353e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013540:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013542:	601a      	str	r2, [r3, #0]
                }
                if (sub != NULL)
 8013544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013546:	2b00      	cmp	r3, #0
 8013548:	d01a      	beq.n	8013580 <canardRxAccept+0xd4>
                {
                    CANARD_ASSERT(sub->port_id == model.port_id);
 801354a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801354c:	8b9a      	ldrh	r2, [r3, #28]
 801354e:	8b7b      	ldrh	r3, [r7, #26]
 8013550:	429a      	cmp	r2, r3
 8013552:	d006      	beq.n	8013562 <canardRxAccept+0xb6>
 8013554:	4b19      	ldr	r3, [pc, #100]	@ (80135bc <canardRxAccept+0x110>)
 8013556:	4a1a      	ldr	r2, [pc, #104]	@ (80135c0 <canardRxAccept+0x114>)
 8013558:	f240 415a 	movw	r1, #1114	@ 0x45a
 801355c:	4819      	ldr	r0, [pc, #100]	@ (80135c4 <canardRxAccept+0x118>)
 801355e:	f000 f9b5 	bl	80138cc <__assert_func>
                    out = rxAcceptFrame(ins, sub, &model, redundant_transport_index, out_transfer);
 8013562:	f897 1044 	ldrb.w	r1, [r7, #68]	@ 0x44
 8013566:	f107 0210 	add.w	r2, r7, #16
 801356a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801356c:	9300      	str	r3, [sp, #0]
 801356e:	460b      	mov	r3, r1
 8013570:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8013572:	68f8      	ldr	r0, [r7, #12]
 8013574:	f7ff fd1c 	bl	8012fb0 <rxAcceptFrame>
 8013578:	4603      	mov	r3, r0
 801357a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            {
 801357e:	e00a      	b.n	8013596 <canardRxAccept+0xea>
                }
                else
                {
                    out = 0;  // No matching subscription.
 8013580:	2300      	movs	r3, #0
 8013582:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            {
 8013586:	e006      	b.n	8013596 <canardRxAccept+0xea>
                }
            }
            else
            {
                out = 0;  // Mis-addressed frame (normally it should be filtered out by the hardware).
 8013588:	2300      	movs	r3, #0
 801358a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801358e:	e002      	b.n	8013596 <canardRxAccept+0xea>
            }
        }
        else
        {
            out = 0;  // A non-UAVCAN/CAN input frame.
 8013590:	2300      	movs	r3, #0
 8013592:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
    }
    CANARD_ASSERT(out <= 1);
 8013596:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 801359a:	2b01      	cmp	r3, #1
 801359c:	dd06      	ble.n	80135ac <canardRxAccept+0x100>
 801359e:	4b0a      	ldr	r3, [pc, #40]	@ (80135c8 <canardRxAccept+0x11c>)
 80135a0:	4a07      	ldr	r2, [pc, #28]	@ (80135c0 <canardRxAccept+0x114>)
 80135a2:	f240 416c 	movw	r1, #1132	@ 0x46c
 80135a6:	4807      	ldr	r0, [pc, #28]	@ (80135c4 <canardRxAccept+0x118>)
 80135a8:	f000 f990 	bl	80138cc <__assert_func>
    return out;
 80135ac:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 80135b0:	4618      	mov	r0, r3
 80135b2:	3738      	adds	r7, #56	@ 0x38
 80135b4:	46bd      	mov	sp, r7
 80135b6:	bd80      	pop	{r7, pc}
 80135b8:	0801320d 	.word	0x0801320d
 80135bc:	080189cc 	.word	0x080189cc
 80135c0:	080190c0 	.word	0x080190c0
 80135c4:	080181f8 	.word	0x080181f8
 80135c8:	080189ec 	.word	0x080189ec

080135cc <canardRxSubscribe>:
                         const CanardTransferKind    transfer_kind,
                         const CanardPortID          port_id,
                         const size_t                extent,
                         const CanardMicrosecond     transfer_id_timeout_usec,
                         CanardRxSubscription* const out_subscription)
{
 80135cc:	b580      	push	{r7, lr}
 80135ce:	b088      	sub	sp, #32
 80135d0:	af00      	add	r7, sp, #0
 80135d2:	60f8      	str	r0, [r7, #12]
 80135d4:	607b      	str	r3, [r7, #4]
 80135d6:	460b      	mov	r3, r1
 80135d8:	72fb      	strb	r3, [r7, #11]
 80135da:	4613      	mov	r3, r2
 80135dc:	813b      	strh	r3, [r7, #8]
    int8_t       out = -CANARD_ERROR_INVALID_ARGUMENT;
 80135de:	23fe      	movs	r3, #254	@ 0xfe
 80135e0:	77fb      	strb	r3, [r7, #31]
    const size_t tk  = (size_t) transfer_kind;
 80135e2:	7afb      	ldrb	r3, [r7, #11]
 80135e4:	617b      	str	r3, [r7, #20]
    if ((ins != NULL) && (out_subscription != NULL) && (tk < CANARD_NUM_TRANSFER_KINDS))
 80135e6:	68fb      	ldr	r3, [r7, #12]
 80135e8:	2b00      	cmp	r3, #0
 80135ea:	d04a      	beq.n	8013682 <canardRxSubscribe+0xb6>
 80135ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80135ee:	2b00      	cmp	r3, #0
 80135f0:	d047      	beq.n	8013682 <canardRxSubscribe+0xb6>
 80135f2:	697b      	ldr	r3, [r7, #20]
 80135f4:	2b02      	cmp	r3, #2
 80135f6:	d844      	bhi.n	8013682 <canardRxSubscribe+0xb6>
    {
        // Reset to the initial state. This is absolutely critical because the new payload size limit may be larger
        // than the old value; if there are any payload buffers allocated, we may overrun them because they are shorter
        // than the new payload limit. So we clear the subscription and thus ensure that no overrun may occur.
        out = canardRxUnsubscribe(ins, transfer_kind, port_id);
 80135f8:	893a      	ldrh	r2, [r7, #8]
 80135fa:	7afb      	ldrb	r3, [r7, #11]
 80135fc:	4619      	mov	r1, r3
 80135fe:	68f8      	ldr	r0, [r7, #12]
 8013600:	f000 f850 	bl	80136a4 <canardRxUnsubscribe>
 8013604:	4603      	mov	r3, r0
 8013606:	77fb      	strb	r3, [r7, #31]
        if (out >= 0)
 8013608:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801360c:	2b00      	cmp	r3, #0
 801360e:	db38      	blt.n	8013682 <canardRxSubscribe+0xb6>
        {
            out_subscription->transfer_id_timeout_usec = transfer_id_timeout_usec;
 8013610:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8013612:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8013616:	e9c1 2304 	strd	r2, r3, [r1, #16]
            out_subscription->extent                   = extent;
 801361a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801361c:	687a      	ldr	r2, [r7, #4]
 801361e:	619a      	str	r2, [r3, #24]
            out_subscription->port_id                  = port_id;
 8013620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013622:	893a      	ldrh	r2, [r7, #8]
 8013624:	839a      	strh	r2, [r3, #28]
            for (size_t i = 0; i < RX_SESSIONS_PER_SUBSCRIPTION; i++)
 8013626:	2300      	movs	r3, #0
 8013628:	61bb      	str	r3, [r7, #24]
 801362a:	e009      	b.n	8013640 <canardRxSubscribe+0x74>
            {
                // The sessions will be created ad-hoc. Normally, for a low-jitter deterministic system,
                // we could have pre-allocated sessions here, but that requires too much memory to be feasible.
                // We could accept an extra argument that would instruct us to pre-allocate sessions here?
                out_subscription->sessions[i] = NULL;
 801362c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801362e:	69bb      	ldr	r3, [r7, #24]
 8013630:	3308      	adds	r3, #8
 8013632:	009b      	lsls	r3, r3, #2
 8013634:	4413      	add	r3, r2
 8013636:	2200      	movs	r2, #0
 8013638:	605a      	str	r2, [r3, #4]
            for (size_t i = 0; i < RX_SESSIONS_PER_SUBSCRIPTION; i++)
 801363a:	69bb      	ldr	r3, [r7, #24]
 801363c:	3301      	adds	r3, #1
 801363e:	61bb      	str	r3, [r7, #24]
 8013640:	69bb      	ldr	r3, [r7, #24]
 8013642:	2b7f      	cmp	r3, #127	@ 0x7f
 8013644:	d9f2      	bls.n	801362c <canardRxSubscribe+0x60>
            }
            const CanardTreeNode* const res = cavlSearch(&ins->rx_subscriptions[tk],
 8013646:	697b      	ldr	r3, [r7, #20]
 8013648:	3304      	adds	r3, #4
 801364a:	009b      	lsls	r3, r3, #2
 801364c:	68fa      	ldr	r2, [r7, #12]
 801364e:	18d0      	adds	r0, r2, r3
 8013650:	4b0f      	ldr	r3, [pc, #60]	@ (8013690 <canardRxSubscribe+0xc4>)
 8013652:	4a10      	ldr	r2, [pc, #64]	@ (8013694 <canardRxSubscribe+0xc8>)
 8013654:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8013656:	f7fd fff7 	bl	8011648 <cavlSearch>
 801365a:	6138      	str	r0, [r7, #16]
                                                         out_subscription,
                                                         &rxSubscriptionPredicateOnStruct,
                                                         &avlTrivialFactory);
            (void) res;
            CANARD_ASSERT(res == &out_subscription->base);
 801365c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801365e:	693a      	ldr	r2, [r7, #16]
 8013660:	429a      	cmp	r2, r3
 8013662:	d006      	beq.n	8013672 <canardRxSubscribe+0xa6>
 8013664:	4b0c      	ldr	r3, [pc, #48]	@ (8013698 <canardRxSubscribe+0xcc>)
 8013666:	4a0d      	ldr	r2, [pc, #52]	@ (801369c <canardRxSubscribe+0xd0>)
 8013668:	f44f 6192 	mov.w	r1, #1168	@ 0x490
 801366c:	480c      	ldr	r0, [pc, #48]	@ (80136a0 <canardRxSubscribe+0xd4>)
 801366e:	f000 f92d 	bl	80138cc <__assert_func>
            out = (out > 0) ? 0 : 1;
 8013672:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8013676:	2b00      	cmp	r3, #0
 8013678:	bfd4      	ite	le
 801367a:	2301      	movle	r3, #1
 801367c:	2300      	movgt	r3, #0
 801367e:	b2db      	uxtb	r3, r3
 8013680:	77fb      	strb	r3, [r7, #31]
        }
    }
    return out;
 8013682:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8013686:	4618      	mov	r0, r3
 8013688:	3720      	adds	r7, #32
 801368a:	46bd      	mov	sp, r7
 801368c:	bd80      	pop	{r7, pc}
 801368e:	bf00      	nop
 8013690:	080119a9 	.word	0x080119a9
 8013694:	08013255 	.word	0x08013255
 8013698:	080189f8 	.word	0x080189f8
 801369c:	08019188 	.word	0x08019188
 80136a0:	080181f8 	.word	0x080181f8

080136a4 <canardRxUnsubscribe>:

int8_t canardRxUnsubscribe(CanardInstance* const    ins,
                           const CanardTransferKind transfer_kind,
                           const CanardPortID       port_id)
{
 80136a4:	b580      	push	{r7, lr}
 80136a6:	b088      	sub	sp, #32
 80136a8:	af00      	add	r7, sp, #0
 80136aa:	6078      	str	r0, [r7, #4]
 80136ac:	460b      	mov	r3, r1
 80136ae:	70fb      	strb	r3, [r7, #3]
 80136b0:	4613      	mov	r3, r2
 80136b2:	803b      	strh	r3, [r7, #0]
    int8_t       out = -CANARD_ERROR_INVALID_ARGUMENT;
 80136b4:	23fe      	movs	r3, #254	@ 0xfe
 80136b6:	77fb      	strb	r3, [r7, #31]
    const size_t tk  = (size_t) transfer_kind;
 80136b8:	78fb      	ldrb	r3, [r7, #3]
 80136ba:	617b      	str	r3, [r7, #20]
    if ((ins != NULL) && (tk < CANARD_NUM_TRANSFER_KINDS))
 80136bc:	687b      	ldr	r3, [r7, #4]
 80136be:	2b00      	cmp	r3, #0
 80136c0:	d05f      	beq.n	8013782 <canardRxUnsubscribe+0xde>
 80136c2:	697b      	ldr	r3, [r7, #20]
 80136c4:	2b02      	cmp	r3, #2
 80136c6:	d85c      	bhi.n	8013782 <canardRxUnsubscribe+0xde>
    {
        CanardPortID                port_id_mutable = port_id;
 80136c8:	883b      	ldrh	r3, [r7, #0]
 80136ca:	81fb      	strh	r3, [r7, #14]
        CanardRxSubscription* const sub             = (CanardRxSubscription*)
            cavlSearch(&ins->rx_subscriptions[tk], &port_id_mutable, &rxSubscriptionPredicateOnPortID, NULL);
 80136cc:	697b      	ldr	r3, [r7, #20]
 80136ce:	3304      	adds	r3, #4
 80136d0:	009b      	lsls	r3, r3, #2
 80136d2:	687a      	ldr	r2, [r7, #4]
 80136d4:	18d0      	adds	r0, r2, r3
 80136d6:	f107 010e 	add.w	r1, r7, #14
 80136da:	2300      	movs	r3, #0
 80136dc:	4a2c      	ldr	r2, [pc, #176]	@ (8013790 <canardRxUnsubscribe+0xec>)
 80136de:	f7fd ffb3 	bl	8011648 <cavlSearch>
 80136e2:	6138      	str	r0, [r7, #16]
        if (sub != NULL)
 80136e4:	693b      	ldr	r3, [r7, #16]
 80136e6:	2b00      	cmp	r3, #0
 80136e8:	d049      	beq.n	801377e <canardRxUnsubscribe+0xda>
        {
            cavlRemove(&ins->rx_subscriptions[tk], &sub->base);
 80136ea:	697b      	ldr	r3, [r7, #20]
 80136ec:	3304      	adds	r3, #4
 80136ee:	009b      	lsls	r3, r3, #2
 80136f0:	687a      	ldr	r2, [r7, #4]
 80136f2:	4413      	add	r3, r2
 80136f4:	693a      	ldr	r2, [r7, #16]
 80136f6:	4611      	mov	r1, r2
 80136f8:	4618      	mov	r0, r3
 80136fa:	f7fe f823 	bl	8011744 <cavlRemove>
            CANARD_ASSERT(sub->port_id == port_id);
 80136fe:	693b      	ldr	r3, [r7, #16]
 8013700:	8b9b      	ldrh	r3, [r3, #28]
 8013702:	883a      	ldrh	r2, [r7, #0]
 8013704:	429a      	cmp	r2, r3
 8013706:	d006      	beq.n	8013716 <canardRxUnsubscribe+0x72>
 8013708:	4b22      	ldr	r3, [pc, #136]	@ (8013794 <canardRxUnsubscribe+0xf0>)
 801370a:	4a23      	ldr	r2, [pc, #140]	@ (8013798 <canardRxUnsubscribe+0xf4>)
 801370c:	f240 41a5 	movw	r1, #1189	@ 0x4a5
 8013710:	4822      	ldr	r0, [pc, #136]	@ (801379c <canardRxUnsubscribe+0xf8>)
 8013712:	f000 f8db 	bl	80138cc <__assert_func>
            out = 1;
 8013716:	2301      	movs	r3, #1
 8013718:	77fb      	strb	r3, [r7, #31]
            for (size_t i = 0; i < RX_SESSIONS_PER_SUBSCRIPTION; i++)
 801371a:	2300      	movs	r3, #0
 801371c:	61bb      	str	r3, [r7, #24]
 801371e:	e02a      	b.n	8013776 <canardRxUnsubscribe+0xd2>
            {
                ins->memory_free(ins, (sub->sessions[i] != NULL) ? sub->sessions[i]->payload : NULL);
 8013720:	687b      	ldr	r3, [r7, #4]
 8013722:	68da      	ldr	r2, [r3, #12]
 8013724:	6939      	ldr	r1, [r7, #16]
 8013726:	69bb      	ldr	r3, [r7, #24]
 8013728:	3308      	adds	r3, #8
 801372a:	009b      	lsls	r3, r3, #2
 801372c:	440b      	add	r3, r1
 801372e:	685b      	ldr	r3, [r3, #4]
 8013730:	2b00      	cmp	r3, #0
 8013732:	d007      	beq.n	8013744 <canardRxUnsubscribe+0xa0>
 8013734:	6939      	ldr	r1, [r7, #16]
 8013736:	69bb      	ldr	r3, [r7, #24]
 8013738:	3308      	adds	r3, #8
 801373a:	009b      	lsls	r3, r3, #2
 801373c:	440b      	add	r3, r1
 801373e:	685b      	ldr	r3, [r3, #4]
 8013740:	691b      	ldr	r3, [r3, #16]
 8013742:	e000      	b.n	8013746 <canardRxUnsubscribe+0xa2>
 8013744:	2300      	movs	r3, #0
 8013746:	4619      	mov	r1, r3
 8013748:	6878      	ldr	r0, [r7, #4]
 801374a:	4790      	blx	r2
                ins->memory_free(ins, sub->sessions[i]);
 801374c:	687b      	ldr	r3, [r7, #4]
 801374e:	68da      	ldr	r2, [r3, #12]
 8013750:	6939      	ldr	r1, [r7, #16]
 8013752:	69bb      	ldr	r3, [r7, #24]
 8013754:	3308      	adds	r3, #8
 8013756:	009b      	lsls	r3, r3, #2
 8013758:	440b      	add	r3, r1
 801375a:	685b      	ldr	r3, [r3, #4]
 801375c:	4619      	mov	r1, r3
 801375e:	6878      	ldr	r0, [r7, #4]
 8013760:	4790      	blx	r2
                sub->sessions[i] = NULL;
 8013762:	693a      	ldr	r2, [r7, #16]
 8013764:	69bb      	ldr	r3, [r7, #24]
 8013766:	3308      	adds	r3, #8
 8013768:	009b      	lsls	r3, r3, #2
 801376a:	4413      	add	r3, r2
 801376c:	2200      	movs	r2, #0
 801376e:	605a      	str	r2, [r3, #4]
            for (size_t i = 0; i < RX_SESSIONS_PER_SUBSCRIPTION; i++)
 8013770:	69bb      	ldr	r3, [r7, #24]
 8013772:	3301      	adds	r3, #1
 8013774:	61bb      	str	r3, [r7, #24]
 8013776:	69bb      	ldr	r3, [r7, #24]
 8013778:	2b7f      	cmp	r3, #127	@ 0x7f
 801377a:	d9d1      	bls.n	8013720 <canardRxUnsubscribe+0x7c>
 801377c:	e001      	b.n	8013782 <canardRxUnsubscribe+0xde>
            }
        }
        else
        {
            out = 0;
 801377e:	2300      	movs	r3, #0
 8013780:	77fb      	strb	r3, [r7, #31]
        }
    }
    return out;
 8013782:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8013786:	4618      	mov	r0, r3
 8013788:	3720      	adds	r7, #32
 801378a:	46bd      	mov	sp, r7
 801378c:	bd80      	pop	{r7, pc}
 801378e:	bf00      	nop
 8013790:	0801320d 	.word	0x0801320d
 8013794:	08018a18 	.word	0x08018a18
 8013798:	0801919c 	.word	0x0801919c
 801379c:	080181f8 	.word	0x080181f8

080137a0 <canardMakeFilterForSubject>:

CanardFilter canardMakeFilterForSubject(const CanardPortID subject_id)
{
 80137a0:	b480      	push	{r7}
 80137a2:	b085      	sub	sp, #20
 80137a4:	af00      	add	r7, sp, #0
 80137a6:	6078      	str	r0, [r7, #4]
 80137a8:	460b      	mov	r3, r1
 80137aa:	807b      	strh	r3, [r7, #2]
    CanardFilter out = {0};
 80137ac:	f107 0308 	add.w	r3, r7, #8
 80137b0:	2200      	movs	r2, #0
 80137b2:	601a      	str	r2, [r3, #0]
 80137b4:	605a      	str	r2, [r3, #4]

    out.extended_can_id = ((uint32_t) subject_id) << OFFSET_SUBJECT_ID;
 80137b6:	887b      	ldrh	r3, [r7, #2]
 80137b8:	021b      	lsls	r3, r3, #8
 80137ba:	60bb      	str	r3, [r7, #8]
    out.extended_mask   = FLAG_SERVICE_NOT_MESSAGE | FLAG_RESERVED_07 | (CANARD_SUBJECT_ID_MAX << OFFSET_SUBJECT_ID);
 80137bc:	4b07      	ldr	r3, [pc, #28]	@ (80137dc <canardMakeFilterForSubject+0x3c>)
 80137be:	60fb      	str	r3, [r7, #12]

    return out;
 80137c0:	687b      	ldr	r3, [r7, #4]
 80137c2:	461a      	mov	r2, r3
 80137c4:	f107 0308 	add.w	r3, r7, #8
 80137c8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80137cc:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80137d0:	6878      	ldr	r0, [r7, #4]
 80137d2:	3714      	adds	r7, #20
 80137d4:	46bd      	mov	sp, r7
 80137d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137da:	4770      	bx	lr
 80137dc:	021fff80 	.word	0x021fff80

080137e0 <canardMakeFilterForServices>:

    return out;
}

CanardFilter canardMakeFilterForServices(const CanardNodeID local_node_id)
{
 80137e0:	b480      	push	{r7}
 80137e2:	b085      	sub	sp, #20
 80137e4:	af00      	add	r7, sp, #0
 80137e6:	6078      	str	r0, [r7, #4]
 80137e8:	460b      	mov	r3, r1
 80137ea:	70fb      	strb	r3, [r7, #3]
    CanardFilter out = {0};
 80137ec:	f107 0308 	add.w	r3, r7, #8
 80137f0:	2200      	movs	r2, #0
 80137f2:	601a      	str	r2, [r3, #0]
 80137f4:	605a      	str	r2, [r3, #4]

    out.extended_can_id = FLAG_SERVICE_NOT_MESSAGE | (((uint32_t) local_node_id) << OFFSET_DST_NODE_ID);
 80137f6:	78fb      	ldrb	r3, [r7, #3]
 80137f8:	01db      	lsls	r3, r3, #7
 80137fa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80137fe:	60bb      	str	r3, [r7, #8]
    out.extended_mask   = FLAG_SERVICE_NOT_MESSAGE | FLAG_RESERVED_23 | (CANARD_NODE_ID_MAX << OFFSET_DST_NODE_ID);
 8013800:	4b07      	ldr	r3, [pc, #28]	@ (8013820 <canardMakeFilterForServices+0x40>)
 8013802:	60fb      	str	r3, [r7, #12]

    return out;
 8013804:	687b      	ldr	r3, [r7, #4]
 8013806:	461a      	mov	r2, r3
 8013808:	f107 0308 	add.w	r3, r7, #8
 801380c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8013810:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8013814:	6878      	ldr	r0, [r7, #4]
 8013816:	3714      	adds	r7, #20
 8013818:	46bd      	mov	sp, r7
 801381a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801381e:	4770      	bx	lr
 8013820:	02803f80 	.word	0x02803f80

08013824 <canardConsolidateFilters>:

CanardFilter canardConsolidateFilters(const CanardFilter* a, const CanardFilter* b)
{
 8013824:	b480      	push	{r7}
 8013826:	b087      	sub	sp, #28
 8013828:	af00      	add	r7, sp, #0
 801382a:	60f8      	str	r0, [r7, #12]
 801382c:	60b9      	str	r1, [r7, #8]
 801382e:	607a      	str	r2, [r7, #4]
    CanardFilter out = {0};
 8013830:	f107 0310 	add.w	r3, r7, #16
 8013834:	2200      	movs	r2, #0
 8013836:	601a      	str	r2, [r3, #0]
 8013838:	605a      	str	r2, [r3, #4]

    out.extended_mask   = a->extended_mask & b->extended_mask & ~(a->extended_can_id ^ b->extended_can_id);
 801383a:	68bb      	ldr	r3, [r7, #8]
 801383c:	685a      	ldr	r2, [r3, #4]
 801383e:	687b      	ldr	r3, [r7, #4]
 8013840:	685b      	ldr	r3, [r3, #4]
 8013842:	401a      	ands	r2, r3
 8013844:	68bb      	ldr	r3, [r7, #8]
 8013846:	6819      	ldr	r1, [r3, #0]
 8013848:	687b      	ldr	r3, [r7, #4]
 801384a:	681b      	ldr	r3, [r3, #0]
 801384c:	404b      	eors	r3, r1
 801384e:	43db      	mvns	r3, r3
 8013850:	4013      	ands	r3, r2
 8013852:	617b      	str	r3, [r7, #20]
    out.extended_can_id = a->extended_can_id & out.extended_mask;
 8013854:	68bb      	ldr	r3, [r7, #8]
 8013856:	681a      	ldr	r2, [r3, #0]
 8013858:	697b      	ldr	r3, [r7, #20]
 801385a:	4013      	ands	r3, r2
 801385c:	613b      	str	r3, [r7, #16]

    return out;
 801385e:	68fb      	ldr	r3, [r7, #12]
 8013860:	461a      	mov	r2, r3
 8013862:	f107 0310 	add.w	r3, r7, #16
 8013866:	e893 0003 	ldmia.w	r3, {r0, r1}
 801386a:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801386e:	68f8      	ldr	r0, [r7, #12]
 8013870:	371c      	adds	r7, #28
 8013872:	46bd      	mov	sp, r7
 8013874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013878:	4770      	bx	lr

0801387a <_ZdlPvj>:
 801387a:	f000 b814 	b.w	80138a6 <_ZdlPv>

0801387e <_Znwj>:
 801387e:	2801      	cmp	r0, #1
 8013880:	bf38      	it	cc
 8013882:	2001      	movcc	r0, #1
 8013884:	b510      	push	{r4, lr}
 8013886:	4604      	mov	r4, r0
 8013888:	4620      	mov	r0, r4
 801388a:	f000 f84f 	bl	801392c <malloc>
 801388e:	b100      	cbz	r0, 8013892 <_Znwj+0x14>
 8013890:	bd10      	pop	{r4, pc}
 8013892:	f000 f80b 	bl	80138ac <_ZSt15get_new_handlerv>
 8013896:	b908      	cbnz	r0, 801389c <_Znwj+0x1e>
 8013898:	f000 f810 	bl	80138bc <abort>
 801389c:	4780      	blx	r0
 801389e:	e7f3      	b.n	8013888 <_Znwj+0xa>

080138a0 <_ZSt25__throw_bad_function_callv>:
 80138a0:	b508      	push	{r3, lr}
 80138a2:	f000 f80b 	bl	80138bc <abort>

080138a6 <_ZdlPv>:
 80138a6:	f000 b849 	b.w	801393c <free>
	...

080138ac <_ZSt15get_new_handlerv>:
 80138ac:	4b02      	ldr	r3, [pc, #8]	@ (80138b8 <_ZSt15get_new_handlerv+0xc>)
 80138ae:	6818      	ldr	r0, [r3, #0]
 80138b0:	f3bf 8f5b 	dmb	ish
 80138b4:	4770      	bx	lr
 80138b6:	bf00      	nop
 80138b8:	200009c4 	.word	0x200009c4

080138bc <abort>:
 80138bc:	b508      	push	{r3, lr}
 80138be:	2006      	movs	r0, #6
 80138c0:	f001 f902 	bl	8014ac8 <raise>
 80138c4:	2001      	movs	r0, #1
 80138c6:	f7f5 fffd 	bl	80098c4 <_exit>
	...

080138cc <__assert_func>:
 80138cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80138ce:	4614      	mov	r4, r2
 80138d0:	461a      	mov	r2, r3
 80138d2:	4b09      	ldr	r3, [pc, #36]	@ (80138f8 <__assert_func+0x2c>)
 80138d4:	681b      	ldr	r3, [r3, #0]
 80138d6:	4605      	mov	r5, r0
 80138d8:	68d8      	ldr	r0, [r3, #12]
 80138da:	b954      	cbnz	r4, 80138f2 <__assert_func+0x26>
 80138dc:	4b07      	ldr	r3, [pc, #28]	@ (80138fc <__assert_func+0x30>)
 80138de:	461c      	mov	r4, r3
 80138e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80138e4:	9100      	str	r1, [sp, #0]
 80138e6:	462b      	mov	r3, r5
 80138e8:	4905      	ldr	r1, [pc, #20]	@ (8013900 <__assert_func+0x34>)
 80138ea:	f000 ffed 	bl	80148c8 <fiprintf>
 80138ee:	f7ff ffe5 	bl	80138bc <abort>
 80138f2:	4b04      	ldr	r3, [pc, #16]	@ (8013904 <__assert_func+0x38>)
 80138f4:	e7f4      	b.n	80138e0 <__assert_func+0x14>
 80138f6:	bf00      	nop
 80138f8:	20000090 	.word	0x20000090
 80138fc:	080191eb 	.word	0x080191eb
 8013900:	080191bd 	.word	0x080191bd
 8013904:	080191b0 	.word	0x080191b0

08013908 <exit>:
 8013908:	b508      	push	{r3, lr}
 801390a:	4b06      	ldr	r3, [pc, #24]	@ (8013924 <exit+0x1c>)
 801390c:	4604      	mov	r4, r0
 801390e:	b113      	cbz	r3, 8013916 <exit+0xe>
 8013910:	2100      	movs	r1, #0
 8013912:	f3af 8000 	nop.w
 8013916:	4b04      	ldr	r3, [pc, #16]	@ (8013928 <exit+0x20>)
 8013918:	681b      	ldr	r3, [r3, #0]
 801391a:	b103      	cbz	r3, 801391e <exit+0x16>
 801391c:	4798      	blx	r3
 801391e:	4620      	mov	r0, r4
 8013920:	f7f5 ffd0 	bl	80098c4 <_exit>
 8013924:	00000000 	.word	0x00000000
 8013928:	20000b08 	.word	0x20000b08

0801392c <malloc>:
 801392c:	4b02      	ldr	r3, [pc, #8]	@ (8013938 <malloc+0xc>)
 801392e:	4601      	mov	r1, r0
 8013930:	6818      	ldr	r0, [r3, #0]
 8013932:	f000 b82d 	b.w	8013990 <_malloc_r>
 8013936:	bf00      	nop
 8013938:	20000090 	.word	0x20000090

0801393c <free>:
 801393c:	4b02      	ldr	r3, [pc, #8]	@ (8013948 <free+0xc>)
 801393e:	4601      	mov	r1, r0
 8013940:	6818      	ldr	r0, [r3, #0]
 8013942:	f001 bfc5 	b.w	80158d0 <_free_r>
 8013946:	bf00      	nop
 8013948:	20000090 	.word	0x20000090

0801394c <sbrk_aligned>:
 801394c:	b570      	push	{r4, r5, r6, lr}
 801394e:	4e0f      	ldr	r6, [pc, #60]	@ (801398c <sbrk_aligned+0x40>)
 8013950:	460c      	mov	r4, r1
 8013952:	6831      	ldr	r1, [r6, #0]
 8013954:	4605      	mov	r5, r0
 8013956:	b911      	cbnz	r1, 801395e <sbrk_aligned+0x12>
 8013958:	f001 f90a 	bl	8014b70 <_sbrk_r>
 801395c:	6030      	str	r0, [r6, #0]
 801395e:	4621      	mov	r1, r4
 8013960:	4628      	mov	r0, r5
 8013962:	f001 f905 	bl	8014b70 <_sbrk_r>
 8013966:	1c43      	adds	r3, r0, #1
 8013968:	d103      	bne.n	8013972 <sbrk_aligned+0x26>
 801396a:	f04f 34ff 	mov.w	r4, #4294967295
 801396e:	4620      	mov	r0, r4
 8013970:	bd70      	pop	{r4, r5, r6, pc}
 8013972:	1cc4      	adds	r4, r0, #3
 8013974:	f024 0403 	bic.w	r4, r4, #3
 8013978:	42a0      	cmp	r0, r4
 801397a:	d0f8      	beq.n	801396e <sbrk_aligned+0x22>
 801397c:	1a21      	subs	r1, r4, r0
 801397e:	4628      	mov	r0, r5
 8013980:	f001 f8f6 	bl	8014b70 <_sbrk_r>
 8013984:	3001      	adds	r0, #1
 8013986:	d1f2      	bne.n	801396e <sbrk_aligned+0x22>
 8013988:	e7ef      	b.n	801396a <sbrk_aligned+0x1e>
 801398a:	bf00      	nop
 801398c:	200009c8 	.word	0x200009c8

08013990 <_malloc_r>:
 8013990:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013994:	1ccd      	adds	r5, r1, #3
 8013996:	f025 0503 	bic.w	r5, r5, #3
 801399a:	3508      	adds	r5, #8
 801399c:	2d0c      	cmp	r5, #12
 801399e:	bf38      	it	cc
 80139a0:	250c      	movcc	r5, #12
 80139a2:	2d00      	cmp	r5, #0
 80139a4:	4606      	mov	r6, r0
 80139a6:	db01      	blt.n	80139ac <_malloc_r+0x1c>
 80139a8:	42a9      	cmp	r1, r5
 80139aa:	d904      	bls.n	80139b6 <_malloc_r+0x26>
 80139ac:	230c      	movs	r3, #12
 80139ae:	6033      	str	r3, [r6, #0]
 80139b0:	2000      	movs	r0, #0
 80139b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80139b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8013a8c <_malloc_r+0xfc>
 80139ba:	f000 f869 	bl	8013a90 <__malloc_lock>
 80139be:	f8d8 3000 	ldr.w	r3, [r8]
 80139c2:	461c      	mov	r4, r3
 80139c4:	bb44      	cbnz	r4, 8013a18 <_malloc_r+0x88>
 80139c6:	4629      	mov	r1, r5
 80139c8:	4630      	mov	r0, r6
 80139ca:	f7ff ffbf 	bl	801394c <sbrk_aligned>
 80139ce:	1c43      	adds	r3, r0, #1
 80139d0:	4604      	mov	r4, r0
 80139d2:	d158      	bne.n	8013a86 <_malloc_r+0xf6>
 80139d4:	f8d8 4000 	ldr.w	r4, [r8]
 80139d8:	4627      	mov	r7, r4
 80139da:	2f00      	cmp	r7, #0
 80139dc:	d143      	bne.n	8013a66 <_malloc_r+0xd6>
 80139de:	2c00      	cmp	r4, #0
 80139e0:	d04b      	beq.n	8013a7a <_malloc_r+0xea>
 80139e2:	6823      	ldr	r3, [r4, #0]
 80139e4:	4639      	mov	r1, r7
 80139e6:	4630      	mov	r0, r6
 80139e8:	eb04 0903 	add.w	r9, r4, r3
 80139ec:	f001 f8c0 	bl	8014b70 <_sbrk_r>
 80139f0:	4581      	cmp	r9, r0
 80139f2:	d142      	bne.n	8013a7a <_malloc_r+0xea>
 80139f4:	6821      	ldr	r1, [r4, #0]
 80139f6:	1a6d      	subs	r5, r5, r1
 80139f8:	4629      	mov	r1, r5
 80139fa:	4630      	mov	r0, r6
 80139fc:	f7ff ffa6 	bl	801394c <sbrk_aligned>
 8013a00:	3001      	adds	r0, #1
 8013a02:	d03a      	beq.n	8013a7a <_malloc_r+0xea>
 8013a04:	6823      	ldr	r3, [r4, #0]
 8013a06:	442b      	add	r3, r5
 8013a08:	6023      	str	r3, [r4, #0]
 8013a0a:	f8d8 3000 	ldr.w	r3, [r8]
 8013a0e:	685a      	ldr	r2, [r3, #4]
 8013a10:	bb62      	cbnz	r2, 8013a6c <_malloc_r+0xdc>
 8013a12:	f8c8 7000 	str.w	r7, [r8]
 8013a16:	e00f      	b.n	8013a38 <_malloc_r+0xa8>
 8013a18:	6822      	ldr	r2, [r4, #0]
 8013a1a:	1b52      	subs	r2, r2, r5
 8013a1c:	d420      	bmi.n	8013a60 <_malloc_r+0xd0>
 8013a1e:	2a0b      	cmp	r2, #11
 8013a20:	d917      	bls.n	8013a52 <_malloc_r+0xc2>
 8013a22:	1961      	adds	r1, r4, r5
 8013a24:	42a3      	cmp	r3, r4
 8013a26:	6025      	str	r5, [r4, #0]
 8013a28:	bf18      	it	ne
 8013a2a:	6059      	strne	r1, [r3, #4]
 8013a2c:	6863      	ldr	r3, [r4, #4]
 8013a2e:	bf08      	it	eq
 8013a30:	f8c8 1000 	streq.w	r1, [r8]
 8013a34:	5162      	str	r2, [r4, r5]
 8013a36:	604b      	str	r3, [r1, #4]
 8013a38:	4630      	mov	r0, r6
 8013a3a:	f000 f82f 	bl	8013a9c <__malloc_unlock>
 8013a3e:	f104 000b 	add.w	r0, r4, #11
 8013a42:	1d23      	adds	r3, r4, #4
 8013a44:	f020 0007 	bic.w	r0, r0, #7
 8013a48:	1ac2      	subs	r2, r0, r3
 8013a4a:	bf1c      	itt	ne
 8013a4c:	1a1b      	subne	r3, r3, r0
 8013a4e:	50a3      	strne	r3, [r4, r2]
 8013a50:	e7af      	b.n	80139b2 <_malloc_r+0x22>
 8013a52:	6862      	ldr	r2, [r4, #4]
 8013a54:	42a3      	cmp	r3, r4
 8013a56:	bf0c      	ite	eq
 8013a58:	f8c8 2000 	streq.w	r2, [r8]
 8013a5c:	605a      	strne	r2, [r3, #4]
 8013a5e:	e7eb      	b.n	8013a38 <_malloc_r+0xa8>
 8013a60:	4623      	mov	r3, r4
 8013a62:	6864      	ldr	r4, [r4, #4]
 8013a64:	e7ae      	b.n	80139c4 <_malloc_r+0x34>
 8013a66:	463c      	mov	r4, r7
 8013a68:	687f      	ldr	r7, [r7, #4]
 8013a6a:	e7b6      	b.n	80139da <_malloc_r+0x4a>
 8013a6c:	461a      	mov	r2, r3
 8013a6e:	685b      	ldr	r3, [r3, #4]
 8013a70:	42a3      	cmp	r3, r4
 8013a72:	d1fb      	bne.n	8013a6c <_malloc_r+0xdc>
 8013a74:	2300      	movs	r3, #0
 8013a76:	6053      	str	r3, [r2, #4]
 8013a78:	e7de      	b.n	8013a38 <_malloc_r+0xa8>
 8013a7a:	230c      	movs	r3, #12
 8013a7c:	6033      	str	r3, [r6, #0]
 8013a7e:	4630      	mov	r0, r6
 8013a80:	f000 f80c 	bl	8013a9c <__malloc_unlock>
 8013a84:	e794      	b.n	80139b0 <_malloc_r+0x20>
 8013a86:	6005      	str	r5, [r0, #0]
 8013a88:	e7d6      	b.n	8013a38 <_malloc_r+0xa8>
 8013a8a:	bf00      	nop
 8013a8c:	200009cc 	.word	0x200009cc

08013a90 <__malloc_lock>:
 8013a90:	4801      	ldr	r0, [pc, #4]	@ (8013a98 <__malloc_lock+0x8>)
 8013a92:	f001 b8ba 	b.w	8014c0a <__retarget_lock_acquire_recursive>
 8013a96:	bf00      	nop
 8013a98:	20000b10 	.word	0x20000b10

08013a9c <__malloc_unlock>:
 8013a9c:	4801      	ldr	r0, [pc, #4]	@ (8013aa4 <__malloc_unlock+0x8>)
 8013a9e:	f001 b8b5 	b.w	8014c0c <__retarget_lock_release_recursive>
 8013aa2:	bf00      	nop
 8013aa4:	20000b10 	.word	0x20000b10

08013aa8 <__cvt>:
 8013aa8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013aac:	ec57 6b10 	vmov	r6, r7, d0
 8013ab0:	2f00      	cmp	r7, #0
 8013ab2:	460c      	mov	r4, r1
 8013ab4:	4619      	mov	r1, r3
 8013ab6:	463b      	mov	r3, r7
 8013ab8:	bfbb      	ittet	lt
 8013aba:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8013abe:	461f      	movlt	r7, r3
 8013ac0:	2300      	movge	r3, #0
 8013ac2:	232d      	movlt	r3, #45	@ 0x2d
 8013ac4:	700b      	strb	r3, [r1, #0]
 8013ac6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013ac8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8013acc:	4691      	mov	r9, r2
 8013ace:	f023 0820 	bic.w	r8, r3, #32
 8013ad2:	bfbc      	itt	lt
 8013ad4:	4632      	movlt	r2, r6
 8013ad6:	4616      	movlt	r6, r2
 8013ad8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8013adc:	d005      	beq.n	8013aea <__cvt+0x42>
 8013ade:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8013ae2:	d100      	bne.n	8013ae6 <__cvt+0x3e>
 8013ae4:	3401      	adds	r4, #1
 8013ae6:	2102      	movs	r1, #2
 8013ae8:	e000      	b.n	8013aec <__cvt+0x44>
 8013aea:	2103      	movs	r1, #3
 8013aec:	ab03      	add	r3, sp, #12
 8013aee:	9301      	str	r3, [sp, #4]
 8013af0:	ab02      	add	r3, sp, #8
 8013af2:	9300      	str	r3, [sp, #0]
 8013af4:	ec47 6b10 	vmov	d0, r6, r7
 8013af8:	4653      	mov	r3, sl
 8013afa:	4622      	mov	r2, r4
 8013afc:	f001 f924 	bl	8014d48 <_dtoa_r>
 8013b00:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8013b04:	4605      	mov	r5, r0
 8013b06:	d119      	bne.n	8013b3c <__cvt+0x94>
 8013b08:	f019 0f01 	tst.w	r9, #1
 8013b0c:	d00e      	beq.n	8013b2c <__cvt+0x84>
 8013b0e:	eb00 0904 	add.w	r9, r0, r4
 8013b12:	2200      	movs	r2, #0
 8013b14:	2300      	movs	r3, #0
 8013b16:	4630      	mov	r0, r6
 8013b18:	4639      	mov	r1, r7
 8013b1a:	f7ec fffd 	bl	8000b18 <__aeabi_dcmpeq>
 8013b1e:	b108      	cbz	r0, 8013b24 <__cvt+0x7c>
 8013b20:	f8cd 900c 	str.w	r9, [sp, #12]
 8013b24:	2230      	movs	r2, #48	@ 0x30
 8013b26:	9b03      	ldr	r3, [sp, #12]
 8013b28:	454b      	cmp	r3, r9
 8013b2a:	d31e      	bcc.n	8013b6a <__cvt+0xc2>
 8013b2c:	9b03      	ldr	r3, [sp, #12]
 8013b2e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013b30:	1b5b      	subs	r3, r3, r5
 8013b32:	4628      	mov	r0, r5
 8013b34:	6013      	str	r3, [r2, #0]
 8013b36:	b004      	add	sp, #16
 8013b38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013b3c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8013b40:	eb00 0904 	add.w	r9, r0, r4
 8013b44:	d1e5      	bne.n	8013b12 <__cvt+0x6a>
 8013b46:	7803      	ldrb	r3, [r0, #0]
 8013b48:	2b30      	cmp	r3, #48	@ 0x30
 8013b4a:	d10a      	bne.n	8013b62 <__cvt+0xba>
 8013b4c:	2200      	movs	r2, #0
 8013b4e:	2300      	movs	r3, #0
 8013b50:	4630      	mov	r0, r6
 8013b52:	4639      	mov	r1, r7
 8013b54:	f7ec ffe0 	bl	8000b18 <__aeabi_dcmpeq>
 8013b58:	b918      	cbnz	r0, 8013b62 <__cvt+0xba>
 8013b5a:	f1c4 0401 	rsb	r4, r4, #1
 8013b5e:	f8ca 4000 	str.w	r4, [sl]
 8013b62:	f8da 3000 	ldr.w	r3, [sl]
 8013b66:	4499      	add	r9, r3
 8013b68:	e7d3      	b.n	8013b12 <__cvt+0x6a>
 8013b6a:	1c59      	adds	r1, r3, #1
 8013b6c:	9103      	str	r1, [sp, #12]
 8013b6e:	701a      	strb	r2, [r3, #0]
 8013b70:	e7d9      	b.n	8013b26 <__cvt+0x7e>

08013b72 <__exponent>:
 8013b72:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013b74:	2900      	cmp	r1, #0
 8013b76:	bfba      	itte	lt
 8013b78:	4249      	neglt	r1, r1
 8013b7a:	232d      	movlt	r3, #45	@ 0x2d
 8013b7c:	232b      	movge	r3, #43	@ 0x2b
 8013b7e:	2909      	cmp	r1, #9
 8013b80:	7002      	strb	r2, [r0, #0]
 8013b82:	7043      	strb	r3, [r0, #1]
 8013b84:	dd29      	ble.n	8013bda <__exponent+0x68>
 8013b86:	f10d 0307 	add.w	r3, sp, #7
 8013b8a:	461d      	mov	r5, r3
 8013b8c:	270a      	movs	r7, #10
 8013b8e:	461a      	mov	r2, r3
 8013b90:	fbb1 f6f7 	udiv	r6, r1, r7
 8013b94:	fb07 1416 	mls	r4, r7, r6, r1
 8013b98:	3430      	adds	r4, #48	@ 0x30
 8013b9a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8013b9e:	460c      	mov	r4, r1
 8013ba0:	2c63      	cmp	r4, #99	@ 0x63
 8013ba2:	f103 33ff 	add.w	r3, r3, #4294967295
 8013ba6:	4631      	mov	r1, r6
 8013ba8:	dcf1      	bgt.n	8013b8e <__exponent+0x1c>
 8013baa:	3130      	adds	r1, #48	@ 0x30
 8013bac:	1e94      	subs	r4, r2, #2
 8013bae:	f803 1c01 	strb.w	r1, [r3, #-1]
 8013bb2:	1c41      	adds	r1, r0, #1
 8013bb4:	4623      	mov	r3, r4
 8013bb6:	42ab      	cmp	r3, r5
 8013bb8:	d30a      	bcc.n	8013bd0 <__exponent+0x5e>
 8013bba:	f10d 0309 	add.w	r3, sp, #9
 8013bbe:	1a9b      	subs	r3, r3, r2
 8013bc0:	42ac      	cmp	r4, r5
 8013bc2:	bf88      	it	hi
 8013bc4:	2300      	movhi	r3, #0
 8013bc6:	3302      	adds	r3, #2
 8013bc8:	4403      	add	r3, r0
 8013bca:	1a18      	subs	r0, r3, r0
 8013bcc:	b003      	add	sp, #12
 8013bce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013bd0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8013bd4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8013bd8:	e7ed      	b.n	8013bb6 <__exponent+0x44>
 8013bda:	2330      	movs	r3, #48	@ 0x30
 8013bdc:	3130      	adds	r1, #48	@ 0x30
 8013bde:	7083      	strb	r3, [r0, #2]
 8013be0:	70c1      	strb	r1, [r0, #3]
 8013be2:	1d03      	adds	r3, r0, #4
 8013be4:	e7f1      	b.n	8013bca <__exponent+0x58>
	...

08013be8 <_printf_float>:
 8013be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013bec:	b08d      	sub	sp, #52	@ 0x34
 8013bee:	460c      	mov	r4, r1
 8013bf0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8013bf4:	4616      	mov	r6, r2
 8013bf6:	461f      	mov	r7, r3
 8013bf8:	4605      	mov	r5, r0
 8013bfa:	f000 ff6d 	bl	8014ad8 <_localeconv_r>
 8013bfe:	6803      	ldr	r3, [r0, #0]
 8013c00:	9304      	str	r3, [sp, #16]
 8013c02:	4618      	mov	r0, r3
 8013c04:	f7ec fb5c 	bl	80002c0 <strlen>
 8013c08:	2300      	movs	r3, #0
 8013c0a:	930a      	str	r3, [sp, #40]	@ 0x28
 8013c0c:	f8d8 3000 	ldr.w	r3, [r8]
 8013c10:	9005      	str	r0, [sp, #20]
 8013c12:	3307      	adds	r3, #7
 8013c14:	f023 0307 	bic.w	r3, r3, #7
 8013c18:	f103 0208 	add.w	r2, r3, #8
 8013c1c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8013c20:	f8d4 b000 	ldr.w	fp, [r4]
 8013c24:	f8c8 2000 	str.w	r2, [r8]
 8013c28:	e9d3 8900 	ldrd	r8, r9, [r3]
 8013c2c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8013c30:	9307      	str	r3, [sp, #28]
 8013c32:	f8cd 8018 	str.w	r8, [sp, #24]
 8013c36:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8013c3a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013c3e:	4b9c      	ldr	r3, [pc, #624]	@ (8013eb0 <_printf_float+0x2c8>)
 8013c40:	f04f 32ff 	mov.w	r2, #4294967295
 8013c44:	f7ec ff9a 	bl	8000b7c <__aeabi_dcmpun>
 8013c48:	bb70      	cbnz	r0, 8013ca8 <_printf_float+0xc0>
 8013c4a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013c4e:	4b98      	ldr	r3, [pc, #608]	@ (8013eb0 <_printf_float+0x2c8>)
 8013c50:	f04f 32ff 	mov.w	r2, #4294967295
 8013c54:	f7ec ff74 	bl	8000b40 <__aeabi_dcmple>
 8013c58:	bb30      	cbnz	r0, 8013ca8 <_printf_float+0xc0>
 8013c5a:	2200      	movs	r2, #0
 8013c5c:	2300      	movs	r3, #0
 8013c5e:	4640      	mov	r0, r8
 8013c60:	4649      	mov	r1, r9
 8013c62:	f7ec ff63 	bl	8000b2c <__aeabi_dcmplt>
 8013c66:	b110      	cbz	r0, 8013c6e <_printf_float+0x86>
 8013c68:	232d      	movs	r3, #45	@ 0x2d
 8013c6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013c6e:	4a91      	ldr	r2, [pc, #580]	@ (8013eb4 <_printf_float+0x2cc>)
 8013c70:	4b91      	ldr	r3, [pc, #580]	@ (8013eb8 <_printf_float+0x2d0>)
 8013c72:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8013c76:	bf94      	ite	ls
 8013c78:	4690      	movls	r8, r2
 8013c7a:	4698      	movhi	r8, r3
 8013c7c:	2303      	movs	r3, #3
 8013c7e:	6123      	str	r3, [r4, #16]
 8013c80:	f02b 0304 	bic.w	r3, fp, #4
 8013c84:	6023      	str	r3, [r4, #0]
 8013c86:	f04f 0900 	mov.w	r9, #0
 8013c8a:	9700      	str	r7, [sp, #0]
 8013c8c:	4633      	mov	r3, r6
 8013c8e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8013c90:	4621      	mov	r1, r4
 8013c92:	4628      	mov	r0, r5
 8013c94:	f000 f9d2 	bl	801403c <_printf_common>
 8013c98:	3001      	adds	r0, #1
 8013c9a:	f040 808d 	bne.w	8013db8 <_printf_float+0x1d0>
 8013c9e:	f04f 30ff 	mov.w	r0, #4294967295
 8013ca2:	b00d      	add	sp, #52	@ 0x34
 8013ca4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013ca8:	4642      	mov	r2, r8
 8013caa:	464b      	mov	r3, r9
 8013cac:	4640      	mov	r0, r8
 8013cae:	4649      	mov	r1, r9
 8013cb0:	f7ec ff64 	bl	8000b7c <__aeabi_dcmpun>
 8013cb4:	b140      	cbz	r0, 8013cc8 <_printf_float+0xe0>
 8013cb6:	464b      	mov	r3, r9
 8013cb8:	2b00      	cmp	r3, #0
 8013cba:	bfbc      	itt	lt
 8013cbc:	232d      	movlt	r3, #45	@ 0x2d
 8013cbe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8013cc2:	4a7e      	ldr	r2, [pc, #504]	@ (8013ebc <_printf_float+0x2d4>)
 8013cc4:	4b7e      	ldr	r3, [pc, #504]	@ (8013ec0 <_printf_float+0x2d8>)
 8013cc6:	e7d4      	b.n	8013c72 <_printf_float+0x8a>
 8013cc8:	6863      	ldr	r3, [r4, #4]
 8013cca:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8013cce:	9206      	str	r2, [sp, #24]
 8013cd0:	1c5a      	adds	r2, r3, #1
 8013cd2:	d13b      	bne.n	8013d4c <_printf_float+0x164>
 8013cd4:	2306      	movs	r3, #6
 8013cd6:	6063      	str	r3, [r4, #4]
 8013cd8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8013cdc:	2300      	movs	r3, #0
 8013cde:	6022      	str	r2, [r4, #0]
 8013ce0:	9303      	str	r3, [sp, #12]
 8013ce2:	ab0a      	add	r3, sp, #40	@ 0x28
 8013ce4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8013ce8:	ab09      	add	r3, sp, #36	@ 0x24
 8013cea:	9300      	str	r3, [sp, #0]
 8013cec:	6861      	ldr	r1, [r4, #4]
 8013cee:	ec49 8b10 	vmov	d0, r8, r9
 8013cf2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8013cf6:	4628      	mov	r0, r5
 8013cf8:	f7ff fed6 	bl	8013aa8 <__cvt>
 8013cfc:	9b06      	ldr	r3, [sp, #24]
 8013cfe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013d00:	2b47      	cmp	r3, #71	@ 0x47
 8013d02:	4680      	mov	r8, r0
 8013d04:	d129      	bne.n	8013d5a <_printf_float+0x172>
 8013d06:	1cc8      	adds	r0, r1, #3
 8013d08:	db02      	blt.n	8013d10 <_printf_float+0x128>
 8013d0a:	6863      	ldr	r3, [r4, #4]
 8013d0c:	4299      	cmp	r1, r3
 8013d0e:	dd41      	ble.n	8013d94 <_printf_float+0x1ac>
 8013d10:	f1aa 0a02 	sub.w	sl, sl, #2
 8013d14:	fa5f fa8a 	uxtb.w	sl, sl
 8013d18:	3901      	subs	r1, #1
 8013d1a:	4652      	mov	r2, sl
 8013d1c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8013d20:	9109      	str	r1, [sp, #36]	@ 0x24
 8013d22:	f7ff ff26 	bl	8013b72 <__exponent>
 8013d26:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013d28:	1813      	adds	r3, r2, r0
 8013d2a:	2a01      	cmp	r2, #1
 8013d2c:	4681      	mov	r9, r0
 8013d2e:	6123      	str	r3, [r4, #16]
 8013d30:	dc02      	bgt.n	8013d38 <_printf_float+0x150>
 8013d32:	6822      	ldr	r2, [r4, #0]
 8013d34:	07d2      	lsls	r2, r2, #31
 8013d36:	d501      	bpl.n	8013d3c <_printf_float+0x154>
 8013d38:	3301      	adds	r3, #1
 8013d3a:	6123      	str	r3, [r4, #16]
 8013d3c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8013d40:	2b00      	cmp	r3, #0
 8013d42:	d0a2      	beq.n	8013c8a <_printf_float+0xa2>
 8013d44:	232d      	movs	r3, #45	@ 0x2d
 8013d46:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013d4a:	e79e      	b.n	8013c8a <_printf_float+0xa2>
 8013d4c:	9a06      	ldr	r2, [sp, #24]
 8013d4e:	2a47      	cmp	r2, #71	@ 0x47
 8013d50:	d1c2      	bne.n	8013cd8 <_printf_float+0xf0>
 8013d52:	2b00      	cmp	r3, #0
 8013d54:	d1c0      	bne.n	8013cd8 <_printf_float+0xf0>
 8013d56:	2301      	movs	r3, #1
 8013d58:	e7bd      	b.n	8013cd6 <_printf_float+0xee>
 8013d5a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8013d5e:	d9db      	bls.n	8013d18 <_printf_float+0x130>
 8013d60:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8013d64:	d118      	bne.n	8013d98 <_printf_float+0x1b0>
 8013d66:	2900      	cmp	r1, #0
 8013d68:	6863      	ldr	r3, [r4, #4]
 8013d6a:	dd0b      	ble.n	8013d84 <_printf_float+0x19c>
 8013d6c:	6121      	str	r1, [r4, #16]
 8013d6e:	b913      	cbnz	r3, 8013d76 <_printf_float+0x18e>
 8013d70:	6822      	ldr	r2, [r4, #0]
 8013d72:	07d0      	lsls	r0, r2, #31
 8013d74:	d502      	bpl.n	8013d7c <_printf_float+0x194>
 8013d76:	3301      	adds	r3, #1
 8013d78:	440b      	add	r3, r1
 8013d7a:	6123      	str	r3, [r4, #16]
 8013d7c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8013d7e:	f04f 0900 	mov.w	r9, #0
 8013d82:	e7db      	b.n	8013d3c <_printf_float+0x154>
 8013d84:	b913      	cbnz	r3, 8013d8c <_printf_float+0x1a4>
 8013d86:	6822      	ldr	r2, [r4, #0]
 8013d88:	07d2      	lsls	r2, r2, #31
 8013d8a:	d501      	bpl.n	8013d90 <_printf_float+0x1a8>
 8013d8c:	3302      	adds	r3, #2
 8013d8e:	e7f4      	b.n	8013d7a <_printf_float+0x192>
 8013d90:	2301      	movs	r3, #1
 8013d92:	e7f2      	b.n	8013d7a <_printf_float+0x192>
 8013d94:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8013d98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013d9a:	4299      	cmp	r1, r3
 8013d9c:	db05      	blt.n	8013daa <_printf_float+0x1c2>
 8013d9e:	6823      	ldr	r3, [r4, #0]
 8013da0:	6121      	str	r1, [r4, #16]
 8013da2:	07d8      	lsls	r0, r3, #31
 8013da4:	d5ea      	bpl.n	8013d7c <_printf_float+0x194>
 8013da6:	1c4b      	adds	r3, r1, #1
 8013da8:	e7e7      	b.n	8013d7a <_printf_float+0x192>
 8013daa:	2900      	cmp	r1, #0
 8013dac:	bfd4      	ite	le
 8013dae:	f1c1 0202 	rsble	r2, r1, #2
 8013db2:	2201      	movgt	r2, #1
 8013db4:	4413      	add	r3, r2
 8013db6:	e7e0      	b.n	8013d7a <_printf_float+0x192>
 8013db8:	6823      	ldr	r3, [r4, #0]
 8013dba:	055a      	lsls	r2, r3, #21
 8013dbc:	d407      	bmi.n	8013dce <_printf_float+0x1e6>
 8013dbe:	6923      	ldr	r3, [r4, #16]
 8013dc0:	4642      	mov	r2, r8
 8013dc2:	4631      	mov	r1, r6
 8013dc4:	4628      	mov	r0, r5
 8013dc6:	47b8      	blx	r7
 8013dc8:	3001      	adds	r0, #1
 8013dca:	d12b      	bne.n	8013e24 <_printf_float+0x23c>
 8013dcc:	e767      	b.n	8013c9e <_printf_float+0xb6>
 8013dce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8013dd2:	f240 80dd 	bls.w	8013f90 <_printf_float+0x3a8>
 8013dd6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8013dda:	2200      	movs	r2, #0
 8013ddc:	2300      	movs	r3, #0
 8013dde:	f7ec fe9b 	bl	8000b18 <__aeabi_dcmpeq>
 8013de2:	2800      	cmp	r0, #0
 8013de4:	d033      	beq.n	8013e4e <_printf_float+0x266>
 8013de6:	4a37      	ldr	r2, [pc, #220]	@ (8013ec4 <_printf_float+0x2dc>)
 8013de8:	2301      	movs	r3, #1
 8013dea:	4631      	mov	r1, r6
 8013dec:	4628      	mov	r0, r5
 8013dee:	47b8      	blx	r7
 8013df0:	3001      	adds	r0, #1
 8013df2:	f43f af54 	beq.w	8013c9e <_printf_float+0xb6>
 8013df6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8013dfa:	4543      	cmp	r3, r8
 8013dfc:	db02      	blt.n	8013e04 <_printf_float+0x21c>
 8013dfe:	6823      	ldr	r3, [r4, #0]
 8013e00:	07d8      	lsls	r0, r3, #31
 8013e02:	d50f      	bpl.n	8013e24 <_printf_float+0x23c>
 8013e04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013e08:	4631      	mov	r1, r6
 8013e0a:	4628      	mov	r0, r5
 8013e0c:	47b8      	blx	r7
 8013e0e:	3001      	adds	r0, #1
 8013e10:	f43f af45 	beq.w	8013c9e <_printf_float+0xb6>
 8013e14:	f04f 0900 	mov.w	r9, #0
 8013e18:	f108 38ff 	add.w	r8, r8, #4294967295
 8013e1c:	f104 0a1a 	add.w	sl, r4, #26
 8013e20:	45c8      	cmp	r8, r9
 8013e22:	dc09      	bgt.n	8013e38 <_printf_float+0x250>
 8013e24:	6823      	ldr	r3, [r4, #0]
 8013e26:	079b      	lsls	r3, r3, #30
 8013e28:	f100 8103 	bmi.w	8014032 <_printf_float+0x44a>
 8013e2c:	68e0      	ldr	r0, [r4, #12]
 8013e2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013e30:	4298      	cmp	r0, r3
 8013e32:	bfb8      	it	lt
 8013e34:	4618      	movlt	r0, r3
 8013e36:	e734      	b.n	8013ca2 <_printf_float+0xba>
 8013e38:	2301      	movs	r3, #1
 8013e3a:	4652      	mov	r2, sl
 8013e3c:	4631      	mov	r1, r6
 8013e3e:	4628      	mov	r0, r5
 8013e40:	47b8      	blx	r7
 8013e42:	3001      	adds	r0, #1
 8013e44:	f43f af2b 	beq.w	8013c9e <_printf_float+0xb6>
 8013e48:	f109 0901 	add.w	r9, r9, #1
 8013e4c:	e7e8      	b.n	8013e20 <_printf_float+0x238>
 8013e4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013e50:	2b00      	cmp	r3, #0
 8013e52:	dc39      	bgt.n	8013ec8 <_printf_float+0x2e0>
 8013e54:	4a1b      	ldr	r2, [pc, #108]	@ (8013ec4 <_printf_float+0x2dc>)
 8013e56:	2301      	movs	r3, #1
 8013e58:	4631      	mov	r1, r6
 8013e5a:	4628      	mov	r0, r5
 8013e5c:	47b8      	blx	r7
 8013e5e:	3001      	adds	r0, #1
 8013e60:	f43f af1d 	beq.w	8013c9e <_printf_float+0xb6>
 8013e64:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8013e68:	ea59 0303 	orrs.w	r3, r9, r3
 8013e6c:	d102      	bne.n	8013e74 <_printf_float+0x28c>
 8013e6e:	6823      	ldr	r3, [r4, #0]
 8013e70:	07d9      	lsls	r1, r3, #31
 8013e72:	d5d7      	bpl.n	8013e24 <_printf_float+0x23c>
 8013e74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013e78:	4631      	mov	r1, r6
 8013e7a:	4628      	mov	r0, r5
 8013e7c:	47b8      	blx	r7
 8013e7e:	3001      	adds	r0, #1
 8013e80:	f43f af0d 	beq.w	8013c9e <_printf_float+0xb6>
 8013e84:	f04f 0a00 	mov.w	sl, #0
 8013e88:	f104 0b1a 	add.w	fp, r4, #26
 8013e8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013e8e:	425b      	negs	r3, r3
 8013e90:	4553      	cmp	r3, sl
 8013e92:	dc01      	bgt.n	8013e98 <_printf_float+0x2b0>
 8013e94:	464b      	mov	r3, r9
 8013e96:	e793      	b.n	8013dc0 <_printf_float+0x1d8>
 8013e98:	2301      	movs	r3, #1
 8013e9a:	465a      	mov	r2, fp
 8013e9c:	4631      	mov	r1, r6
 8013e9e:	4628      	mov	r0, r5
 8013ea0:	47b8      	blx	r7
 8013ea2:	3001      	adds	r0, #1
 8013ea4:	f43f aefb 	beq.w	8013c9e <_printf_float+0xb6>
 8013ea8:	f10a 0a01 	add.w	sl, sl, #1
 8013eac:	e7ee      	b.n	8013e8c <_printf_float+0x2a4>
 8013eae:	bf00      	nop
 8013eb0:	7fefffff 	.word	0x7fefffff
 8013eb4:	080191ec 	.word	0x080191ec
 8013eb8:	080191f0 	.word	0x080191f0
 8013ebc:	080191f4 	.word	0x080191f4
 8013ec0:	080191f8 	.word	0x080191f8
 8013ec4:	080191fc 	.word	0x080191fc
 8013ec8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8013eca:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8013ece:	4553      	cmp	r3, sl
 8013ed0:	bfa8      	it	ge
 8013ed2:	4653      	movge	r3, sl
 8013ed4:	2b00      	cmp	r3, #0
 8013ed6:	4699      	mov	r9, r3
 8013ed8:	dc36      	bgt.n	8013f48 <_printf_float+0x360>
 8013eda:	f04f 0b00 	mov.w	fp, #0
 8013ede:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013ee2:	f104 021a 	add.w	r2, r4, #26
 8013ee6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8013ee8:	9306      	str	r3, [sp, #24]
 8013eea:	eba3 0309 	sub.w	r3, r3, r9
 8013eee:	455b      	cmp	r3, fp
 8013ef0:	dc31      	bgt.n	8013f56 <_printf_float+0x36e>
 8013ef2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013ef4:	459a      	cmp	sl, r3
 8013ef6:	dc3a      	bgt.n	8013f6e <_printf_float+0x386>
 8013ef8:	6823      	ldr	r3, [r4, #0]
 8013efa:	07da      	lsls	r2, r3, #31
 8013efc:	d437      	bmi.n	8013f6e <_printf_float+0x386>
 8013efe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013f00:	ebaa 0903 	sub.w	r9, sl, r3
 8013f04:	9b06      	ldr	r3, [sp, #24]
 8013f06:	ebaa 0303 	sub.w	r3, sl, r3
 8013f0a:	4599      	cmp	r9, r3
 8013f0c:	bfa8      	it	ge
 8013f0e:	4699      	movge	r9, r3
 8013f10:	f1b9 0f00 	cmp.w	r9, #0
 8013f14:	dc33      	bgt.n	8013f7e <_printf_float+0x396>
 8013f16:	f04f 0800 	mov.w	r8, #0
 8013f1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013f1e:	f104 0b1a 	add.w	fp, r4, #26
 8013f22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013f24:	ebaa 0303 	sub.w	r3, sl, r3
 8013f28:	eba3 0309 	sub.w	r3, r3, r9
 8013f2c:	4543      	cmp	r3, r8
 8013f2e:	f77f af79 	ble.w	8013e24 <_printf_float+0x23c>
 8013f32:	2301      	movs	r3, #1
 8013f34:	465a      	mov	r2, fp
 8013f36:	4631      	mov	r1, r6
 8013f38:	4628      	mov	r0, r5
 8013f3a:	47b8      	blx	r7
 8013f3c:	3001      	adds	r0, #1
 8013f3e:	f43f aeae 	beq.w	8013c9e <_printf_float+0xb6>
 8013f42:	f108 0801 	add.w	r8, r8, #1
 8013f46:	e7ec      	b.n	8013f22 <_printf_float+0x33a>
 8013f48:	4642      	mov	r2, r8
 8013f4a:	4631      	mov	r1, r6
 8013f4c:	4628      	mov	r0, r5
 8013f4e:	47b8      	blx	r7
 8013f50:	3001      	adds	r0, #1
 8013f52:	d1c2      	bne.n	8013eda <_printf_float+0x2f2>
 8013f54:	e6a3      	b.n	8013c9e <_printf_float+0xb6>
 8013f56:	2301      	movs	r3, #1
 8013f58:	4631      	mov	r1, r6
 8013f5a:	4628      	mov	r0, r5
 8013f5c:	9206      	str	r2, [sp, #24]
 8013f5e:	47b8      	blx	r7
 8013f60:	3001      	adds	r0, #1
 8013f62:	f43f ae9c 	beq.w	8013c9e <_printf_float+0xb6>
 8013f66:	9a06      	ldr	r2, [sp, #24]
 8013f68:	f10b 0b01 	add.w	fp, fp, #1
 8013f6c:	e7bb      	b.n	8013ee6 <_printf_float+0x2fe>
 8013f6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013f72:	4631      	mov	r1, r6
 8013f74:	4628      	mov	r0, r5
 8013f76:	47b8      	blx	r7
 8013f78:	3001      	adds	r0, #1
 8013f7a:	d1c0      	bne.n	8013efe <_printf_float+0x316>
 8013f7c:	e68f      	b.n	8013c9e <_printf_float+0xb6>
 8013f7e:	9a06      	ldr	r2, [sp, #24]
 8013f80:	464b      	mov	r3, r9
 8013f82:	4442      	add	r2, r8
 8013f84:	4631      	mov	r1, r6
 8013f86:	4628      	mov	r0, r5
 8013f88:	47b8      	blx	r7
 8013f8a:	3001      	adds	r0, #1
 8013f8c:	d1c3      	bne.n	8013f16 <_printf_float+0x32e>
 8013f8e:	e686      	b.n	8013c9e <_printf_float+0xb6>
 8013f90:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8013f94:	f1ba 0f01 	cmp.w	sl, #1
 8013f98:	dc01      	bgt.n	8013f9e <_printf_float+0x3b6>
 8013f9a:	07db      	lsls	r3, r3, #31
 8013f9c:	d536      	bpl.n	801400c <_printf_float+0x424>
 8013f9e:	2301      	movs	r3, #1
 8013fa0:	4642      	mov	r2, r8
 8013fa2:	4631      	mov	r1, r6
 8013fa4:	4628      	mov	r0, r5
 8013fa6:	47b8      	blx	r7
 8013fa8:	3001      	adds	r0, #1
 8013faa:	f43f ae78 	beq.w	8013c9e <_printf_float+0xb6>
 8013fae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013fb2:	4631      	mov	r1, r6
 8013fb4:	4628      	mov	r0, r5
 8013fb6:	47b8      	blx	r7
 8013fb8:	3001      	adds	r0, #1
 8013fba:	f43f ae70 	beq.w	8013c9e <_printf_float+0xb6>
 8013fbe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8013fc2:	2200      	movs	r2, #0
 8013fc4:	2300      	movs	r3, #0
 8013fc6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013fca:	f7ec fda5 	bl	8000b18 <__aeabi_dcmpeq>
 8013fce:	b9c0      	cbnz	r0, 8014002 <_printf_float+0x41a>
 8013fd0:	4653      	mov	r3, sl
 8013fd2:	f108 0201 	add.w	r2, r8, #1
 8013fd6:	4631      	mov	r1, r6
 8013fd8:	4628      	mov	r0, r5
 8013fda:	47b8      	blx	r7
 8013fdc:	3001      	adds	r0, #1
 8013fde:	d10c      	bne.n	8013ffa <_printf_float+0x412>
 8013fe0:	e65d      	b.n	8013c9e <_printf_float+0xb6>
 8013fe2:	2301      	movs	r3, #1
 8013fe4:	465a      	mov	r2, fp
 8013fe6:	4631      	mov	r1, r6
 8013fe8:	4628      	mov	r0, r5
 8013fea:	47b8      	blx	r7
 8013fec:	3001      	adds	r0, #1
 8013fee:	f43f ae56 	beq.w	8013c9e <_printf_float+0xb6>
 8013ff2:	f108 0801 	add.w	r8, r8, #1
 8013ff6:	45d0      	cmp	r8, sl
 8013ff8:	dbf3      	blt.n	8013fe2 <_printf_float+0x3fa>
 8013ffa:	464b      	mov	r3, r9
 8013ffc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8014000:	e6df      	b.n	8013dc2 <_printf_float+0x1da>
 8014002:	f04f 0800 	mov.w	r8, #0
 8014006:	f104 0b1a 	add.w	fp, r4, #26
 801400a:	e7f4      	b.n	8013ff6 <_printf_float+0x40e>
 801400c:	2301      	movs	r3, #1
 801400e:	4642      	mov	r2, r8
 8014010:	e7e1      	b.n	8013fd6 <_printf_float+0x3ee>
 8014012:	2301      	movs	r3, #1
 8014014:	464a      	mov	r2, r9
 8014016:	4631      	mov	r1, r6
 8014018:	4628      	mov	r0, r5
 801401a:	47b8      	blx	r7
 801401c:	3001      	adds	r0, #1
 801401e:	f43f ae3e 	beq.w	8013c9e <_printf_float+0xb6>
 8014022:	f108 0801 	add.w	r8, r8, #1
 8014026:	68e3      	ldr	r3, [r4, #12]
 8014028:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801402a:	1a5b      	subs	r3, r3, r1
 801402c:	4543      	cmp	r3, r8
 801402e:	dcf0      	bgt.n	8014012 <_printf_float+0x42a>
 8014030:	e6fc      	b.n	8013e2c <_printf_float+0x244>
 8014032:	f04f 0800 	mov.w	r8, #0
 8014036:	f104 0919 	add.w	r9, r4, #25
 801403a:	e7f4      	b.n	8014026 <_printf_float+0x43e>

0801403c <_printf_common>:
 801403c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014040:	4616      	mov	r6, r2
 8014042:	4698      	mov	r8, r3
 8014044:	688a      	ldr	r2, [r1, #8]
 8014046:	690b      	ldr	r3, [r1, #16]
 8014048:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801404c:	4293      	cmp	r3, r2
 801404e:	bfb8      	it	lt
 8014050:	4613      	movlt	r3, r2
 8014052:	6033      	str	r3, [r6, #0]
 8014054:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8014058:	4607      	mov	r7, r0
 801405a:	460c      	mov	r4, r1
 801405c:	b10a      	cbz	r2, 8014062 <_printf_common+0x26>
 801405e:	3301      	adds	r3, #1
 8014060:	6033      	str	r3, [r6, #0]
 8014062:	6823      	ldr	r3, [r4, #0]
 8014064:	0699      	lsls	r1, r3, #26
 8014066:	bf42      	ittt	mi
 8014068:	6833      	ldrmi	r3, [r6, #0]
 801406a:	3302      	addmi	r3, #2
 801406c:	6033      	strmi	r3, [r6, #0]
 801406e:	6825      	ldr	r5, [r4, #0]
 8014070:	f015 0506 	ands.w	r5, r5, #6
 8014074:	d106      	bne.n	8014084 <_printf_common+0x48>
 8014076:	f104 0a19 	add.w	sl, r4, #25
 801407a:	68e3      	ldr	r3, [r4, #12]
 801407c:	6832      	ldr	r2, [r6, #0]
 801407e:	1a9b      	subs	r3, r3, r2
 8014080:	42ab      	cmp	r3, r5
 8014082:	dc26      	bgt.n	80140d2 <_printf_common+0x96>
 8014084:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8014088:	6822      	ldr	r2, [r4, #0]
 801408a:	3b00      	subs	r3, #0
 801408c:	bf18      	it	ne
 801408e:	2301      	movne	r3, #1
 8014090:	0692      	lsls	r2, r2, #26
 8014092:	d42b      	bmi.n	80140ec <_printf_common+0xb0>
 8014094:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8014098:	4641      	mov	r1, r8
 801409a:	4638      	mov	r0, r7
 801409c:	47c8      	blx	r9
 801409e:	3001      	adds	r0, #1
 80140a0:	d01e      	beq.n	80140e0 <_printf_common+0xa4>
 80140a2:	6823      	ldr	r3, [r4, #0]
 80140a4:	6922      	ldr	r2, [r4, #16]
 80140a6:	f003 0306 	and.w	r3, r3, #6
 80140aa:	2b04      	cmp	r3, #4
 80140ac:	bf02      	ittt	eq
 80140ae:	68e5      	ldreq	r5, [r4, #12]
 80140b0:	6833      	ldreq	r3, [r6, #0]
 80140b2:	1aed      	subeq	r5, r5, r3
 80140b4:	68a3      	ldr	r3, [r4, #8]
 80140b6:	bf0c      	ite	eq
 80140b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80140bc:	2500      	movne	r5, #0
 80140be:	4293      	cmp	r3, r2
 80140c0:	bfc4      	itt	gt
 80140c2:	1a9b      	subgt	r3, r3, r2
 80140c4:	18ed      	addgt	r5, r5, r3
 80140c6:	2600      	movs	r6, #0
 80140c8:	341a      	adds	r4, #26
 80140ca:	42b5      	cmp	r5, r6
 80140cc:	d11a      	bne.n	8014104 <_printf_common+0xc8>
 80140ce:	2000      	movs	r0, #0
 80140d0:	e008      	b.n	80140e4 <_printf_common+0xa8>
 80140d2:	2301      	movs	r3, #1
 80140d4:	4652      	mov	r2, sl
 80140d6:	4641      	mov	r1, r8
 80140d8:	4638      	mov	r0, r7
 80140da:	47c8      	blx	r9
 80140dc:	3001      	adds	r0, #1
 80140de:	d103      	bne.n	80140e8 <_printf_common+0xac>
 80140e0:	f04f 30ff 	mov.w	r0, #4294967295
 80140e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80140e8:	3501      	adds	r5, #1
 80140ea:	e7c6      	b.n	801407a <_printf_common+0x3e>
 80140ec:	18e1      	adds	r1, r4, r3
 80140ee:	1c5a      	adds	r2, r3, #1
 80140f0:	2030      	movs	r0, #48	@ 0x30
 80140f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80140f6:	4422      	add	r2, r4
 80140f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80140fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8014100:	3302      	adds	r3, #2
 8014102:	e7c7      	b.n	8014094 <_printf_common+0x58>
 8014104:	2301      	movs	r3, #1
 8014106:	4622      	mov	r2, r4
 8014108:	4641      	mov	r1, r8
 801410a:	4638      	mov	r0, r7
 801410c:	47c8      	blx	r9
 801410e:	3001      	adds	r0, #1
 8014110:	d0e6      	beq.n	80140e0 <_printf_common+0xa4>
 8014112:	3601      	adds	r6, #1
 8014114:	e7d9      	b.n	80140ca <_printf_common+0x8e>
	...

08014118 <_printf_i>:
 8014118:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801411c:	7e0f      	ldrb	r7, [r1, #24]
 801411e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8014120:	2f78      	cmp	r7, #120	@ 0x78
 8014122:	4691      	mov	r9, r2
 8014124:	4680      	mov	r8, r0
 8014126:	460c      	mov	r4, r1
 8014128:	469a      	mov	sl, r3
 801412a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801412e:	d807      	bhi.n	8014140 <_printf_i+0x28>
 8014130:	2f62      	cmp	r7, #98	@ 0x62
 8014132:	d80a      	bhi.n	801414a <_printf_i+0x32>
 8014134:	2f00      	cmp	r7, #0
 8014136:	f000 80d2 	beq.w	80142de <_printf_i+0x1c6>
 801413a:	2f58      	cmp	r7, #88	@ 0x58
 801413c:	f000 80b9 	beq.w	80142b2 <_printf_i+0x19a>
 8014140:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8014144:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8014148:	e03a      	b.n	80141c0 <_printf_i+0xa8>
 801414a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801414e:	2b15      	cmp	r3, #21
 8014150:	d8f6      	bhi.n	8014140 <_printf_i+0x28>
 8014152:	a101      	add	r1, pc, #4	@ (adr r1, 8014158 <_printf_i+0x40>)
 8014154:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8014158:	080141b1 	.word	0x080141b1
 801415c:	080141c5 	.word	0x080141c5
 8014160:	08014141 	.word	0x08014141
 8014164:	08014141 	.word	0x08014141
 8014168:	08014141 	.word	0x08014141
 801416c:	08014141 	.word	0x08014141
 8014170:	080141c5 	.word	0x080141c5
 8014174:	08014141 	.word	0x08014141
 8014178:	08014141 	.word	0x08014141
 801417c:	08014141 	.word	0x08014141
 8014180:	08014141 	.word	0x08014141
 8014184:	080142c5 	.word	0x080142c5
 8014188:	080141ef 	.word	0x080141ef
 801418c:	0801427f 	.word	0x0801427f
 8014190:	08014141 	.word	0x08014141
 8014194:	08014141 	.word	0x08014141
 8014198:	080142e7 	.word	0x080142e7
 801419c:	08014141 	.word	0x08014141
 80141a0:	080141ef 	.word	0x080141ef
 80141a4:	08014141 	.word	0x08014141
 80141a8:	08014141 	.word	0x08014141
 80141ac:	08014287 	.word	0x08014287
 80141b0:	6833      	ldr	r3, [r6, #0]
 80141b2:	1d1a      	adds	r2, r3, #4
 80141b4:	681b      	ldr	r3, [r3, #0]
 80141b6:	6032      	str	r2, [r6, #0]
 80141b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80141bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80141c0:	2301      	movs	r3, #1
 80141c2:	e09d      	b.n	8014300 <_printf_i+0x1e8>
 80141c4:	6833      	ldr	r3, [r6, #0]
 80141c6:	6820      	ldr	r0, [r4, #0]
 80141c8:	1d19      	adds	r1, r3, #4
 80141ca:	6031      	str	r1, [r6, #0]
 80141cc:	0606      	lsls	r6, r0, #24
 80141ce:	d501      	bpl.n	80141d4 <_printf_i+0xbc>
 80141d0:	681d      	ldr	r5, [r3, #0]
 80141d2:	e003      	b.n	80141dc <_printf_i+0xc4>
 80141d4:	0645      	lsls	r5, r0, #25
 80141d6:	d5fb      	bpl.n	80141d0 <_printf_i+0xb8>
 80141d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80141dc:	2d00      	cmp	r5, #0
 80141de:	da03      	bge.n	80141e8 <_printf_i+0xd0>
 80141e0:	232d      	movs	r3, #45	@ 0x2d
 80141e2:	426d      	negs	r5, r5
 80141e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80141e8:	4859      	ldr	r0, [pc, #356]	@ (8014350 <_printf_i+0x238>)
 80141ea:	230a      	movs	r3, #10
 80141ec:	e011      	b.n	8014212 <_printf_i+0xfa>
 80141ee:	6821      	ldr	r1, [r4, #0]
 80141f0:	6833      	ldr	r3, [r6, #0]
 80141f2:	0608      	lsls	r0, r1, #24
 80141f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80141f8:	d402      	bmi.n	8014200 <_printf_i+0xe8>
 80141fa:	0649      	lsls	r1, r1, #25
 80141fc:	bf48      	it	mi
 80141fe:	b2ad      	uxthmi	r5, r5
 8014200:	2f6f      	cmp	r7, #111	@ 0x6f
 8014202:	4853      	ldr	r0, [pc, #332]	@ (8014350 <_printf_i+0x238>)
 8014204:	6033      	str	r3, [r6, #0]
 8014206:	bf14      	ite	ne
 8014208:	230a      	movne	r3, #10
 801420a:	2308      	moveq	r3, #8
 801420c:	2100      	movs	r1, #0
 801420e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8014212:	6866      	ldr	r6, [r4, #4]
 8014214:	60a6      	str	r6, [r4, #8]
 8014216:	2e00      	cmp	r6, #0
 8014218:	bfa2      	ittt	ge
 801421a:	6821      	ldrge	r1, [r4, #0]
 801421c:	f021 0104 	bicge.w	r1, r1, #4
 8014220:	6021      	strge	r1, [r4, #0]
 8014222:	b90d      	cbnz	r5, 8014228 <_printf_i+0x110>
 8014224:	2e00      	cmp	r6, #0
 8014226:	d04b      	beq.n	80142c0 <_printf_i+0x1a8>
 8014228:	4616      	mov	r6, r2
 801422a:	fbb5 f1f3 	udiv	r1, r5, r3
 801422e:	fb03 5711 	mls	r7, r3, r1, r5
 8014232:	5dc7      	ldrb	r7, [r0, r7]
 8014234:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8014238:	462f      	mov	r7, r5
 801423a:	42bb      	cmp	r3, r7
 801423c:	460d      	mov	r5, r1
 801423e:	d9f4      	bls.n	801422a <_printf_i+0x112>
 8014240:	2b08      	cmp	r3, #8
 8014242:	d10b      	bne.n	801425c <_printf_i+0x144>
 8014244:	6823      	ldr	r3, [r4, #0]
 8014246:	07df      	lsls	r7, r3, #31
 8014248:	d508      	bpl.n	801425c <_printf_i+0x144>
 801424a:	6923      	ldr	r3, [r4, #16]
 801424c:	6861      	ldr	r1, [r4, #4]
 801424e:	4299      	cmp	r1, r3
 8014250:	bfde      	ittt	le
 8014252:	2330      	movle	r3, #48	@ 0x30
 8014254:	f806 3c01 	strble.w	r3, [r6, #-1]
 8014258:	f106 36ff 	addle.w	r6, r6, #4294967295
 801425c:	1b92      	subs	r2, r2, r6
 801425e:	6122      	str	r2, [r4, #16]
 8014260:	f8cd a000 	str.w	sl, [sp]
 8014264:	464b      	mov	r3, r9
 8014266:	aa03      	add	r2, sp, #12
 8014268:	4621      	mov	r1, r4
 801426a:	4640      	mov	r0, r8
 801426c:	f7ff fee6 	bl	801403c <_printf_common>
 8014270:	3001      	adds	r0, #1
 8014272:	d14a      	bne.n	801430a <_printf_i+0x1f2>
 8014274:	f04f 30ff 	mov.w	r0, #4294967295
 8014278:	b004      	add	sp, #16
 801427a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801427e:	6823      	ldr	r3, [r4, #0]
 8014280:	f043 0320 	orr.w	r3, r3, #32
 8014284:	6023      	str	r3, [r4, #0]
 8014286:	4833      	ldr	r0, [pc, #204]	@ (8014354 <_printf_i+0x23c>)
 8014288:	2778      	movs	r7, #120	@ 0x78
 801428a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801428e:	6823      	ldr	r3, [r4, #0]
 8014290:	6831      	ldr	r1, [r6, #0]
 8014292:	061f      	lsls	r7, r3, #24
 8014294:	f851 5b04 	ldr.w	r5, [r1], #4
 8014298:	d402      	bmi.n	80142a0 <_printf_i+0x188>
 801429a:	065f      	lsls	r7, r3, #25
 801429c:	bf48      	it	mi
 801429e:	b2ad      	uxthmi	r5, r5
 80142a0:	6031      	str	r1, [r6, #0]
 80142a2:	07d9      	lsls	r1, r3, #31
 80142a4:	bf44      	itt	mi
 80142a6:	f043 0320 	orrmi.w	r3, r3, #32
 80142aa:	6023      	strmi	r3, [r4, #0]
 80142ac:	b11d      	cbz	r5, 80142b6 <_printf_i+0x19e>
 80142ae:	2310      	movs	r3, #16
 80142b0:	e7ac      	b.n	801420c <_printf_i+0xf4>
 80142b2:	4827      	ldr	r0, [pc, #156]	@ (8014350 <_printf_i+0x238>)
 80142b4:	e7e9      	b.n	801428a <_printf_i+0x172>
 80142b6:	6823      	ldr	r3, [r4, #0]
 80142b8:	f023 0320 	bic.w	r3, r3, #32
 80142bc:	6023      	str	r3, [r4, #0]
 80142be:	e7f6      	b.n	80142ae <_printf_i+0x196>
 80142c0:	4616      	mov	r6, r2
 80142c2:	e7bd      	b.n	8014240 <_printf_i+0x128>
 80142c4:	6833      	ldr	r3, [r6, #0]
 80142c6:	6825      	ldr	r5, [r4, #0]
 80142c8:	6961      	ldr	r1, [r4, #20]
 80142ca:	1d18      	adds	r0, r3, #4
 80142cc:	6030      	str	r0, [r6, #0]
 80142ce:	062e      	lsls	r6, r5, #24
 80142d0:	681b      	ldr	r3, [r3, #0]
 80142d2:	d501      	bpl.n	80142d8 <_printf_i+0x1c0>
 80142d4:	6019      	str	r1, [r3, #0]
 80142d6:	e002      	b.n	80142de <_printf_i+0x1c6>
 80142d8:	0668      	lsls	r0, r5, #25
 80142da:	d5fb      	bpl.n	80142d4 <_printf_i+0x1bc>
 80142dc:	8019      	strh	r1, [r3, #0]
 80142de:	2300      	movs	r3, #0
 80142e0:	6123      	str	r3, [r4, #16]
 80142e2:	4616      	mov	r6, r2
 80142e4:	e7bc      	b.n	8014260 <_printf_i+0x148>
 80142e6:	6833      	ldr	r3, [r6, #0]
 80142e8:	1d1a      	adds	r2, r3, #4
 80142ea:	6032      	str	r2, [r6, #0]
 80142ec:	681e      	ldr	r6, [r3, #0]
 80142ee:	6862      	ldr	r2, [r4, #4]
 80142f0:	2100      	movs	r1, #0
 80142f2:	4630      	mov	r0, r6
 80142f4:	f7eb ff94 	bl	8000220 <memchr>
 80142f8:	b108      	cbz	r0, 80142fe <_printf_i+0x1e6>
 80142fa:	1b80      	subs	r0, r0, r6
 80142fc:	6060      	str	r0, [r4, #4]
 80142fe:	6863      	ldr	r3, [r4, #4]
 8014300:	6123      	str	r3, [r4, #16]
 8014302:	2300      	movs	r3, #0
 8014304:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014308:	e7aa      	b.n	8014260 <_printf_i+0x148>
 801430a:	6923      	ldr	r3, [r4, #16]
 801430c:	4632      	mov	r2, r6
 801430e:	4649      	mov	r1, r9
 8014310:	4640      	mov	r0, r8
 8014312:	47d0      	blx	sl
 8014314:	3001      	adds	r0, #1
 8014316:	d0ad      	beq.n	8014274 <_printf_i+0x15c>
 8014318:	6823      	ldr	r3, [r4, #0]
 801431a:	079b      	lsls	r3, r3, #30
 801431c:	d413      	bmi.n	8014346 <_printf_i+0x22e>
 801431e:	68e0      	ldr	r0, [r4, #12]
 8014320:	9b03      	ldr	r3, [sp, #12]
 8014322:	4298      	cmp	r0, r3
 8014324:	bfb8      	it	lt
 8014326:	4618      	movlt	r0, r3
 8014328:	e7a6      	b.n	8014278 <_printf_i+0x160>
 801432a:	2301      	movs	r3, #1
 801432c:	4632      	mov	r2, r6
 801432e:	4649      	mov	r1, r9
 8014330:	4640      	mov	r0, r8
 8014332:	47d0      	blx	sl
 8014334:	3001      	adds	r0, #1
 8014336:	d09d      	beq.n	8014274 <_printf_i+0x15c>
 8014338:	3501      	adds	r5, #1
 801433a:	68e3      	ldr	r3, [r4, #12]
 801433c:	9903      	ldr	r1, [sp, #12]
 801433e:	1a5b      	subs	r3, r3, r1
 8014340:	42ab      	cmp	r3, r5
 8014342:	dcf2      	bgt.n	801432a <_printf_i+0x212>
 8014344:	e7eb      	b.n	801431e <_printf_i+0x206>
 8014346:	2500      	movs	r5, #0
 8014348:	f104 0619 	add.w	r6, r4, #25
 801434c:	e7f5      	b.n	801433a <_printf_i+0x222>
 801434e:	bf00      	nop
 8014350:	080191fe 	.word	0x080191fe
 8014354:	0801920f 	.word	0x0801920f

08014358 <_scanf_float>:
 8014358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801435c:	b087      	sub	sp, #28
 801435e:	4617      	mov	r7, r2
 8014360:	9303      	str	r3, [sp, #12]
 8014362:	688b      	ldr	r3, [r1, #8]
 8014364:	1e5a      	subs	r2, r3, #1
 8014366:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801436a:	bf81      	itttt	hi
 801436c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8014370:	eb03 0b05 	addhi.w	fp, r3, r5
 8014374:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8014378:	608b      	strhi	r3, [r1, #8]
 801437a:	680b      	ldr	r3, [r1, #0]
 801437c:	460a      	mov	r2, r1
 801437e:	f04f 0500 	mov.w	r5, #0
 8014382:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8014386:	f842 3b1c 	str.w	r3, [r2], #28
 801438a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801438e:	4680      	mov	r8, r0
 8014390:	460c      	mov	r4, r1
 8014392:	bf98      	it	ls
 8014394:	f04f 0b00 	movls.w	fp, #0
 8014398:	9201      	str	r2, [sp, #4]
 801439a:	4616      	mov	r6, r2
 801439c:	46aa      	mov	sl, r5
 801439e:	46a9      	mov	r9, r5
 80143a0:	9502      	str	r5, [sp, #8]
 80143a2:	68a2      	ldr	r2, [r4, #8]
 80143a4:	b152      	cbz	r2, 80143bc <_scanf_float+0x64>
 80143a6:	683b      	ldr	r3, [r7, #0]
 80143a8:	781b      	ldrb	r3, [r3, #0]
 80143aa:	2b4e      	cmp	r3, #78	@ 0x4e
 80143ac:	d864      	bhi.n	8014478 <_scanf_float+0x120>
 80143ae:	2b40      	cmp	r3, #64	@ 0x40
 80143b0:	d83c      	bhi.n	801442c <_scanf_float+0xd4>
 80143b2:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80143b6:	b2c8      	uxtb	r0, r1
 80143b8:	280e      	cmp	r0, #14
 80143ba:	d93a      	bls.n	8014432 <_scanf_float+0xda>
 80143bc:	f1b9 0f00 	cmp.w	r9, #0
 80143c0:	d003      	beq.n	80143ca <_scanf_float+0x72>
 80143c2:	6823      	ldr	r3, [r4, #0]
 80143c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80143c8:	6023      	str	r3, [r4, #0]
 80143ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80143ce:	f1ba 0f01 	cmp.w	sl, #1
 80143d2:	f200 8117 	bhi.w	8014604 <_scanf_float+0x2ac>
 80143d6:	9b01      	ldr	r3, [sp, #4]
 80143d8:	429e      	cmp	r6, r3
 80143da:	f200 8108 	bhi.w	80145ee <_scanf_float+0x296>
 80143de:	2001      	movs	r0, #1
 80143e0:	b007      	add	sp, #28
 80143e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80143e6:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80143ea:	2a0d      	cmp	r2, #13
 80143ec:	d8e6      	bhi.n	80143bc <_scanf_float+0x64>
 80143ee:	a101      	add	r1, pc, #4	@ (adr r1, 80143f4 <_scanf_float+0x9c>)
 80143f0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80143f4:	0801453b 	.word	0x0801453b
 80143f8:	080143bd 	.word	0x080143bd
 80143fc:	080143bd 	.word	0x080143bd
 8014400:	080143bd 	.word	0x080143bd
 8014404:	0801459b 	.word	0x0801459b
 8014408:	08014573 	.word	0x08014573
 801440c:	080143bd 	.word	0x080143bd
 8014410:	080143bd 	.word	0x080143bd
 8014414:	08014549 	.word	0x08014549
 8014418:	080143bd 	.word	0x080143bd
 801441c:	080143bd 	.word	0x080143bd
 8014420:	080143bd 	.word	0x080143bd
 8014424:	080143bd 	.word	0x080143bd
 8014428:	08014501 	.word	0x08014501
 801442c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8014430:	e7db      	b.n	80143ea <_scanf_float+0x92>
 8014432:	290e      	cmp	r1, #14
 8014434:	d8c2      	bhi.n	80143bc <_scanf_float+0x64>
 8014436:	a001      	add	r0, pc, #4	@ (adr r0, 801443c <_scanf_float+0xe4>)
 8014438:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801443c:	080144f1 	.word	0x080144f1
 8014440:	080143bd 	.word	0x080143bd
 8014444:	080144f1 	.word	0x080144f1
 8014448:	08014587 	.word	0x08014587
 801444c:	080143bd 	.word	0x080143bd
 8014450:	08014499 	.word	0x08014499
 8014454:	080144d7 	.word	0x080144d7
 8014458:	080144d7 	.word	0x080144d7
 801445c:	080144d7 	.word	0x080144d7
 8014460:	080144d7 	.word	0x080144d7
 8014464:	080144d7 	.word	0x080144d7
 8014468:	080144d7 	.word	0x080144d7
 801446c:	080144d7 	.word	0x080144d7
 8014470:	080144d7 	.word	0x080144d7
 8014474:	080144d7 	.word	0x080144d7
 8014478:	2b6e      	cmp	r3, #110	@ 0x6e
 801447a:	d809      	bhi.n	8014490 <_scanf_float+0x138>
 801447c:	2b60      	cmp	r3, #96	@ 0x60
 801447e:	d8b2      	bhi.n	80143e6 <_scanf_float+0x8e>
 8014480:	2b54      	cmp	r3, #84	@ 0x54
 8014482:	d07b      	beq.n	801457c <_scanf_float+0x224>
 8014484:	2b59      	cmp	r3, #89	@ 0x59
 8014486:	d199      	bne.n	80143bc <_scanf_float+0x64>
 8014488:	2d07      	cmp	r5, #7
 801448a:	d197      	bne.n	80143bc <_scanf_float+0x64>
 801448c:	2508      	movs	r5, #8
 801448e:	e02c      	b.n	80144ea <_scanf_float+0x192>
 8014490:	2b74      	cmp	r3, #116	@ 0x74
 8014492:	d073      	beq.n	801457c <_scanf_float+0x224>
 8014494:	2b79      	cmp	r3, #121	@ 0x79
 8014496:	e7f6      	b.n	8014486 <_scanf_float+0x12e>
 8014498:	6821      	ldr	r1, [r4, #0]
 801449a:	05c8      	lsls	r0, r1, #23
 801449c:	d51b      	bpl.n	80144d6 <_scanf_float+0x17e>
 801449e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80144a2:	6021      	str	r1, [r4, #0]
 80144a4:	f109 0901 	add.w	r9, r9, #1
 80144a8:	f1bb 0f00 	cmp.w	fp, #0
 80144ac:	d003      	beq.n	80144b6 <_scanf_float+0x15e>
 80144ae:	3201      	adds	r2, #1
 80144b0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80144b4:	60a2      	str	r2, [r4, #8]
 80144b6:	68a3      	ldr	r3, [r4, #8]
 80144b8:	3b01      	subs	r3, #1
 80144ba:	60a3      	str	r3, [r4, #8]
 80144bc:	6923      	ldr	r3, [r4, #16]
 80144be:	3301      	adds	r3, #1
 80144c0:	6123      	str	r3, [r4, #16]
 80144c2:	687b      	ldr	r3, [r7, #4]
 80144c4:	3b01      	subs	r3, #1
 80144c6:	2b00      	cmp	r3, #0
 80144c8:	607b      	str	r3, [r7, #4]
 80144ca:	f340 8087 	ble.w	80145dc <_scanf_float+0x284>
 80144ce:	683b      	ldr	r3, [r7, #0]
 80144d0:	3301      	adds	r3, #1
 80144d2:	603b      	str	r3, [r7, #0]
 80144d4:	e765      	b.n	80143a2 <_scanf_float+0x4a>
 80144d6:	eb1a 0105 	adds.w	r1, sl, r5
 80144da:	f47f af6f 	bne.w	80143bc <_scanf_float+0x64>
 80144de:	6822      	ldr	r2, [r4, #0]
 80144e0:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80144e4:	6022      	str	r2, [r4, #0]
 80144e6:	460d      	mov	r5, r1
 80144e8:	468a      	mov	sl, r1
 80144ea:	f806 3b01 	strb.w	r3, [r6], #1
 80144ee:	e7e2      	b.n	80144b6 <_scanf_float+0x15e>
 80144f0:	6822      	ldr	r2, [r4, #0]
 80144f2:	0610      	lsls	r0, r2, #24
 80144f4:	f57f af62 	bpl.w	80143bc <_scanf_float+0x64>
 80144f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80144fc:	6022      	str	r2, [r4, #0]
 80144fe:	e7f4      	b.n	80144ea <_scanf_float+0x192>
 8014500:	f1ba 0f00 	cmp.w	sl, #0
 8014504:	d10e      	bne.n	8014524 <_scanf_float+0x1cc>
 8014506:	f1b9 0f00 	cmp.w	r9, #0
 801450a:	d10e      	bne.n	801452a <_scanf_float+0x1d2>
 801450c:	6822      	ldr	r2, [r4, #0]
 801450e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8014512:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8014516:	d108      	bne.n	801452a <_scanf_float+0x1d2>
 8014518:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801451c:	6022      	str	r2, [r4, #0]
 801451e:	f04f 0a01 	mov.w	sl, #1
 8014522:	e7e2      	b.n	80144ea <_scanf_float+0x192>
 8014524:	f1ba 0f02 	cmp.w	sl, #2
 8014528:	d055      	beq.n	80145d6 <_scanf_float+0x27e>
 801452a:	2d01      	cmp	r5, #1
 801452c:	d002      	beq.n	8014534 <_scanf_float+0x1dc>
 801452e:	2d04      	cmp	r5, #4
 8014530:	f47f af44 	bne.w	80143bc <_scanf_float+0x64>
 8014534:	3501      	adds	r5, #1
 8014536:	b2ed      	uxtb	r5, r5
 8014538:	e7d7      	b.n	80144ea <_scanf_float+0x192>
 801453a:	f1ba 0f01 	cmp.w	sl, #1
 801453e:	f47f af3d 	bne.w	80143bc <_scanf_float+0x64>
 8014542:	f04f 0a02 	mov.w	sl, #2
 8014546:	e7d0      	b.n	80144ea <_scanf_float+0x192>
 8014548:	b97d      	cbnz	r5, 801456a <_scanf_float+0x212>
 801454a:	f1b9 0f00 	cmp.w	r9, #0
 801454e:	f47f af38 	bne.w	80143c2 <_scanf_float+0x6a>
 8014552:	6822      	ldr	r2, [r4, #0]
 8014554:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8014558:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801455c:	f040 8108 	bne.w	8014770 <_scanf_float+0x418>
 8014560:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8014564:	6022      	str	r2, [r4, #0]
 8014566:	2501      	movs	r5, #1
 8014568:	e7bf      	b.n	80144ea <_scanf_float+0x192>
 801456a:	2d03      	cmp	r5, #3
 801456c:	d0e2      	beq.n	8014534 <_scanf_float+0x1dc>
 801456e:	2d05      	cmp	r5, #5
 8014570:	e7de      	b.n	8014530 <_scanf_float+0x1d8>
 8014572:	2d02      	cmp	r5, #2
 8014574:	f47f af22 	bne.w	80143bc <_scanf_float+0x64>
 8014578:	2503      	movs	r5, #3
 801457a:	e7b6      	b.n	80144ea <_scanf_float+0x192>
 801457c:	2d06      	cmp	r5, #6
 801457e:	f47f af1d 	bne.w	80143bc <_scanf_float+0x64>
 8014582:	2507      	movs	r5, #7
 8014584:	e7b1      	b.n	80144ea <_scanf_float+0x192>
 8014586:	6822      	ldr	r2, [r4, #0]
 8014588:	0591      	lsls	r1, r2, #22
 801458a:	f57f af17 	bpl.w	80143bc <_scanf_float+0x64>
 801458e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8014592:	6022      	str	r2, [r4, #0]
 8014594:	f8cd 9008 	str.w	r9, [sp, #8]
 8014598:	e7a7      	b.n	80144ea <_scanf_float+0x192>
 801459a:	6822      	ldr	r2, [r4, #0]
 801459c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80145a0:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80145a4:	d006      	beq.n	80145b4 <_scanf_float+0x25c>
 80145a6:	0550      	lsls	r0, r2, #21
 80145a8:	f57f af08 	bpl.w	80143bc <_scanf_float+0x64>
 80145ac:	f1b9 0f00 	cmp.w	r9, #0
 80145b0:	f000 80de 	beq.w	8014770 <_scanf_float+0x418>
 80145b4:	0591      	lsls	r1, r2, #22
 80145b6:	bf58      	it	pl
 80145b8:	9902      	ldrpl	r1, [sp, #8]
 80145ba:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80145be:	bf58      	it	pl
 80145c0:	eba9 0101 	subpl.w	r1, r9, r1
 80145c4:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80145c8:	bf58      	it	pl
 80145ca:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80145ce:	6022      	str	r2, [r4, #0]
 80145d0:	f04f 0900 	mov.w	r9, #0
 80145d4:	e789      	b.n	80144ea <_scanf_float+0x192>
 80145d6:	f04f 0a03 	mov.w	sl, #3
 80145da:	e786      	b.n	80144ea <_scanf_float+0x192>
 80145dc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80145e0:	4639      	mov	r1, r7
 80145e2:	4640      	mov	r0, r8
 80145e4:	4798      	blx	r3
 80145e6:	2800      	cmp	r0, #0
 80145e8:	f43f aedb 	beq.w	80143a2 <_scanf_float+0x4a>
 80145ec:	e6e6      	b.n	80143bc <_scanf_float+0x64>
 80145ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80145f2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80145f6:	463a      	mov	r2, r7
 80145f8:	4640      	mov	r0, r8
 80145fa:	4798      	blx	r3
 80145fc:	6923      	ldr	r3, [r4, #16]
 80145fe:	3b01      	subs	r3, #1
 8014600:	6123      	str	r3, [r4, #16]
 8014602:	e6e8      	b.n	80143d6 <_scanf_float+0x7e>
 8014604:	1e6b      	subs	r3, r5, #1
 8014606:	2b06      	cmp	r3, #6
 8014608:	d824      	bhi.n	8014654 <_scanf_float+0x2fc>
 801460a:	2d02      	cmp	r5, #2
 801460c:	d836      	bhi.n	801467c <_scanf_float+0x324>
 801460e:	9b01      	ldr	r3, [sp, #4]
 8014610:	429e      	cmp	r6, r3
 8014612:	f67f aee4 	bls.w	80143de <_scanf_float+0x86>
 8014616:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801461a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801461e:	463a      	mov	r2, r7
 8014620:	4640      	mov	r0, r8
 8014622:	4798      	blx	r3
 8014624:	6923      	ldr	r3, [r4, #16]
 8014626:	3b01      	subs	r3, #1
 8014628:	6123      	str	r3, [r4, #16]
 801462a:	e7f0      	b.n	801460e <_scanf_float+0x2b6>
 801462c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014630:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8014634:	463a      	mov	r2, r7
 8014636:	4640      	mov	r0, r8
 8014638:	4798      	blx	r3
 801463a:	6923      	ldr	r3, [r4, #16]
 801463c:	3b01      	subs	r3, #1
 801463e:	6123      	str	r3, [r4, #16]
 8014640:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014644:	fa5f fa8a 	uxtb.w	sl, sl
 8014648:	f1ba 0f02 	cmp.w	sl, #2
 801464c:	d1ee      	bne.n	801462c <_scanf_float+0x2d4>
 801464e:	3d03      	subs	r5, #3
 8014650:	b2ed      	uxtb	r5, r5
 8014652:	1b76      	subs	r6, r6, r5
 8014654:	6823      	ldr	r3, [r4, #0]
 8014656:	05da      	lsls	r2, r3, #23
 8014658:	d530      	bpl.n	80146bc <_scanf_float+0x364>
 801465a:	055b      	lsls	r3, r3, #21
 801465c:	d511      	bpl.n	8014682 <_scanf_float+0x32a>
 801465e:	9b01      	ldr	r3, [sp, #4]
 8014660:	429e      	cmp	r6, r3
 8014662:	f67f aebc 	bls.w	80143de <_scanf_float+0x86>
 8014666:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801466a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801466e:	463a      	mov	r2, r7
 8014670:	4640      	mov	r0, r8
 8014672:	4798      	blx	r3
 8014674:	6923      	ldr	r3, [r4, #16]
 8014676:	3b01      	subs	r3, #1
 8014678:	6123      	str	r3, [r4, #16]
 801467a:	e7f0      	b.n	801465e <_scanf_float+0x306>
 801467c:	46aa      	mov	sl, r5
 801467e:	46b3      	mov	fp, r6
 8014680:	e7de      	b.n	8014640 <_scanf_float+0x2e8>
 8014682:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8014686:	6923      	ldr	r3, [r4, #16]
 8014688:	2965      	cmp	r1, #101	@ 0x65
 801468a:	f103 33ff 	add.w	r3, r3, #4294967295
 801468e:	f106 35ff 	add.w	r5, r6, #4294967295
 8014692:	6123      	str	r3, [r4, #16]
 8014694:	d00c      	beq.n	80146b0 <_scanf_float+0x358>
 8014696:	2945      	cmp	r1, #69	@ 0x45
 8014698:	d00a      	beq.n	80146b0 <_scanf_float+0x358>
 801469a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801469e:	463a      	mov	r2, r7
 80146a0:	4640      	mov	r0, r8
 80146a2:	4798      	blx	r3
 80146a4:	6923      	ldr	r3, [r4, #16]
 80146a6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80146aa:	3b01      	subs	r3, #1
 80146ac:	1eb5      	subs	r5, r6, #2
 80146ae:	6123      	str	r3, [r4, #16]
 80146b0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80146b4:	463a      	mov	r2, r7
 80146b6:	4640      	mov	r0, r8
 80146b8:	4798      	blx	r3
 80146ba:	462e      	mov	r6, r5
 80146bc:	6822      	ldr	r2, [r4, #0]
 80146be:	f012 0210 	ands.w	r2, r2, #16
 80146c2:	d001      	beq.n	80146c8 <_scanf_float+0x370>
 80146c4:	2000      	movs	r0, #0
 80146c6:	e68b      	b.n	80143e0 <_scanf_float+0x88>
 80146c8:	7032      	strb	r2, [r6, #0]
 80146ca:	6823      	ldr	r3, [r4, #0]
 80146cc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80146d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80146d4:	d11c      	bne.n	8014710 <_scanf_float+0x3b8>
 80146d6:	9b02      	ldr	r3, [sp, #8]
 80146d8:	454b      	cmp	r3, r9
 80146da:	eba3 0209 	sub.w	r2, r3, r9
 80146de:	d123      	bne.n	8014728 <_scanf_float+0x3d0>
 80146e0:	9901      	ldr	r1, [sp, #4]
 80146e2:	2200      	movs	r2, #0
 80146e4:	4640      	mov	r0, r8
 80146e6:	f002 fbf3 	bl	8016ed0 <_strtod_r>
 80146ea:	9b03      	ldr	r3, [sp, #12]
 80146ec:	6821      	ldr	r1, [r4, #0]
 80146ee:	681b      	ldr	r3, [r3, #0]
 80146f0:	f011 0f02 	tst.w	r1, #2
 80146f4:	ec57 6b10 	vmov	r6, r7, d0
 80146f8:	f103 0204 	add.w	r2, r3, #4
 80146fc:	d01f      	beq.n	801473e <_scanf_float+0x3e6>
 80146fe:	9903      	ldr	r1, [sp, #12]
 8014700:	600a      	str	r2, [r1, #0]
 8014702:	681b      	ldr	r3, [r3, #0]
 8014704:	e9c3 6700 	strd	r6, r7, [r3]
 8014708:	68e3      	ldr	r3, [r4, #12]
 801470a:	3301      	adds	r3, #1
 801470c:	60e3      	str	r3, [r4, #12]
 801470e:	e7d9      	b.n	80146c4 <_scanf_float+0x36c>
 8014710:	9b04      	ldr	r3, [sp, #16]
 8014712:	2b00      	cmp	r3, #0
 8014714:	d0e4      	beq.n	80146e0 <_scanf_float+0x388>
 8014716:	9905      	ldr	r1, [sp, #20]
 8014718:	230a      	movs	r3, #10
 801471a:	3101      	adds	r1, #1
 801471c:	4640      	mov	r0, r8
 801471e:	f002 fc57 	bl	8016fd0 <_strtol_r>
 8014722:	9b04      	ldr	r3, [sp, #16]
 8014724:	9e05      	ldr	r6, [sp, #20]
 8014726:	1ac2      	subs	r2, r0, r3
 8014728:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 801472c:	429e      	cmp	r6, r3
 801472e:	bf28      	it	cs
 8014730:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8014734:	4910      	ldr	r1, [pc, #64]	@ (8014778 <_scanf_float+0x420>)
 8014736:	4630      	mov	r0, r6
 8014738:	f000 f8f6 	bl	8014928 <siprintf>
 801473c:	e7d0      	b.n	80146e0 <_scanf_float+0x388>
 801473e:	f011 0f04 	tst.w	r1, #4
 8014742:	9903      	ldr	r1, [sp, #12]
 8014744:	600a      	str	r2, [r1, #0]
 8014746:	d1dc      	bne.n	8014702 <_scanf_float+0x3aa>
 8014748:	681d      	ldr	r5, [r3, #0]
 801474a:	4632      	mov	r2, r6
 801474c:	463b      	mov	r3, r7
 801474e:	4630      	mov	r0, r6
 8014750:	4639      	mov	r1, r7
 8014752:	f7ec fa13 	bl	8000b7c <__aeabi_dcmpun>
 8014756:	b128      	cbz	r0, 8014764 <_scanf_float+0x40c>
 8014758:	4808      	ldr	r0, [pc, #32]	@ (801477c <_scanf_float+0x424>)
 801475a:	f000 fa67 	bl	8014c2c <nanf>
 801475e:	ed85 0a00 	vstr	s0, [r5]
 8014762:	e7d1      	b.n	8014708 <_scanf_float+0x3b0>
 8014764:	4630      	mov	r0, r6
 8014766:	4639      	mov	r1, r7
 8014768:	f7ec fa66 	bl	8000c38 <__aeabi_d2f>
 801476c:	6028      	str	r0, [r5, #0]
 801476e:	e7cb      	b.n	8014708 <_scanf_float+0x3b0>
 8014770:	f04f 0900 	mov.w	r9, #0
 8014774:	e629      	b.n	80143ca <_scanf_float+0x72>
 8014776:	bf00      	nop
 8014778:	08019220 	.word	0x08019220
 801477c:	080191eb 	.word	0x080191eb

08014780 <std>:
 8014780:	2300      	movs	r3, #0
 8014782:	b510      	push	{r4, lr}
 8014784:	4604      	mov	r4, r0
 8014786:	e9c0 3300 	strd	r3, r3, [r0]
 801478a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801478e:	6083      	str	r3, [r0, #8]
 8014790:	8181      	strh	r1, [r0, #12]
 8014792:	6643      	str	r3, [r0, #100]	@ 0x64
 8014794:	81c2      	strh	r2, [r0, #14]
 8014796:	6183      	str	r3, [r0, #24]
 8014798:	4619      	mov	r1, r3
 801479a:	2208      	movs	r2, #8
 801479c:	305c      	adds	r0, #92	@ 0x5c
 801479e:	f000 f950 	bl	8014a42 <memset>
 80147a2:	4b0d      	ldr	r3, [pc, #52]	@ (80147d8 <std+0x58>)
 80147a4:	6263      	str	r3, [r4, #36]	@ 0x24
 80147a6:	4b0d      	ldr	r3, [pc, #52]	@ (80147dc <std+0x5c>)
 80147a8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80147aa:	4b0d      	ldr	r3, [pc, #52]	@ (80147e0 <std+0x60>)
 80147ac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80147ae:	4b0d      	ldr	r3, [pc, #52]	@ (80147e4 <std+0x64>)
 80147b0:	6323      	str	r3, [r4, #48]	@ 0x30
 80147b2:	4b0d      	ldr	r3, [pc, #52]	@ (80147e8 <std+0x68>)
 80147b4:	6224      	str	r4, [r4, #32]
 80147b6:	429c      	cmp	r4, r3
 80147b8:	d006      	beq.n	80147c8 <std+0x48>
 80147ba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80147be:	4294      	cmp	r4, r2
 80147c0:	d002      	beq.n	80147c8 <std+0x48>
 80147c2:	33d0      	adds	r3, #208	@ 0xd0
 80147c4:	429c      	cmp	r4, r3
 80147c6:	d105      	bne.n	80147d4 <std+0x54>
 80147c8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80147cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80147d0:	f000 ba1a 	b.w	8014c08 <__retarget_lock_init_recursive>
 80147d4:	bd10      	pop	{r4, pc}
 80147d6:	bf00      	nop
 80147d8:	08014969 	.word	0x08014969
 80147dc:	0801498b 	.word	0x0801498b
 80147e0:	080149c3 	.word	0x080149c3
 80147e4:	080149e7 	.word	0x080149e7
 80147e8:	200009d0 	.word	0x200009d0

080147ec <stdio_exit_handler>:
 80147ec:	4a02      	ldr	r2, [pc, #8]	@ (80147f8 <stdio_exit_handler+0xc>)
 80147ee:	4903      	ldr	r1, [pc, #12]	@ (80147fc <stdio_exit_handler+0x10>)
 80147f0:	4803      	ldr	r0, [pc, #12]	@ (8014800 <stdio_exit_handler+0x14>)
 80147f2:	f000 b87b 	b.w	80148ec <_fwalk_sglue>
 80147f6:	bf00      	nop
 80147f8:	20000084 	.word	0x20000084
 80147fc:	08017611 	.word	0x08017611
 8014800:	20000094 	.word	0x20000094

08014804 <cleanup_stdio>:
 8014804:	6841      	ldr	r1, [r0, #4]
 8014806:	4b0c      	ldr	r3, [pc, #48]	@ (8014838 <cleanup_stdio+0x34>)
 8014808:	4299      	cmp	r1, r3
 801480a:	b510      	push	{r4, lr}
 801480c:	4604      	mov	r4, r0
 801480e:	d001      	beq.n	8014814 <cleanup_stdio+0x10>
 8014810:	f002 fefe 	bl	8017610 <_fflush_r>
 8014814:	68a1      	ldr	r1, [r4, #8]
 8014816:	4b09      	ldr	r3, [pc, #36]	@ (801483c <cleanup_stdio+0x38>)
 8014818:	4299      	cmp	r1, r3
 801481a:	d002      	beq.n	8014822 <cleanup_stdio+0x1e>
 801481c:	4620      	mov	r0, r4
 801481e:	f002 fef7 	bl	8017610 <_fflush_r>
 8014822:	68e1      	ldr	r1, [r4, #12]
 8014824:	4b06      	ldr	r3, [pc, #24]	@ (8014840 <cleanup_stdio+0x3c>)
 8014826:	4299      	cmp	r1, r3
 8014828:	d004      	beq.n	8014834 <cleanup_stdio+0x30>
 801482a:	4620      	mov	r0, r4
 801482c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014830:	f002 beee 	b.w	8017610 <_fflush_r>
 8014834:	bd10      	pop	{r4, pc}
 8014836:	bf00      	nop
 8014838:	200009d0 	.word	0x200009d0
 801483c:	20000a38 	.word	0x20000a38
 8014840:	20000aa0 	.word	0x20000aa0

08014844 <global_stdio_init.part.0>:
 8014844:	b510      	push	{r4, lr}
 8014846:	4b0b      	ldr	r3, [pc, #44]	@ (8014874 <global_stdio_init.part.0+0x30>)
 8014848:	4c0b      	ldr	r4, [pc, #44]	@ (8014878 <global_stdio_init.part.0+0x34>)
 801484a:	4a0c      	ldr	r2, [pc, #48]	@ (801487c <global_stdio_init.part.0+0x38>)
 801484c:	601a      	str	r2, [r3, #0]
 801484e:	4620      	mov	r0, r4
 8014850:	2200      	movs	r2, #0
 8014852:	2104      	movs	r1, #4
 8014854:	f7ff ff94 	bl	8014780 <std>
 8014858:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801485c:	2201      	movs	r2, #1
 801485e:	2109      	movs	r1, #9
 8014860:	f7ff ff8e 	bl	8014780 <std>
 8014864:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8014868:	2202      	movs	r2, #2
 801486a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801486e:	2112      	movs	r1, #18
 8014870:	f7ff bf86 	b.w	8014780 <std>
 8014874:	20000b08 	.word	0x20000b08
 8014878:	200009d0 	.word	0x200009d0
 801487c:	080147ed 	.word	0x080147ed

08014880 <__sfp_lock_acquire>:
 8014880:	4801      	ldr	r0, [pc, #4]	@ (8014888 <__sfp_lock_acquire+0x8>)
 8014882:	f000 b9c2 	b.w	8014c0a <__retarget_lock_acquire_recursive>
 8014886:	bf00      	nop
 8014888:	20000b11 	.word	0x20000b11

0801488c <__sfp_lock_release>:
 801488c:	4801      	ldr	r0, [pc, #4]	@ (8014894 <__sfp_lock_release+0x8>)
 801488e:	f000 b9bd 	b.w	8014c0c <__retarget_lock_release_recursive>
 8014892:	bf00      	nop
 8014894:	20000b11 	.word	0x20000b11

08014898 <__sinit>:
 8014898:	b510      	push	{r4, lr}
 801489a:	4604      	mov	r4, r0
 801489c:	f7ff fff0 	bl	8014880 <__sfp_lock_acquire>
 80148a0:	6a23      	ldr	r3, [r4, #32]
 80148a2:	b11b      	cbz	r3, 80148ac <__sinit+0x14>
 80148a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80148a8:	f7ff bff0 	b.w	801488c <__sfp_lock_release>
 80148ac:	4b04      	ldr	r3, [pc, #16]	@ (80148c0 <__sinit+0x28>)
 80148ae:	6223      	str	r3, [r4, #32]
 80148b0:	4b04      	ldr	r3, [pc, #16]	@ (80148c4 <__sinit+0x2c>)
 80148b2:	681b      	ldr	r3, [r3, #0]
 80148b4:	2b00      	cmp	r3, #0
 80148b6:	d1f5      	bne.n	80148a4 <__sinit+0xc>
 80148b8:	f7ff ffc4 	bl	8014844 <global_stdio_init.part.0>
 80148bc:	e7f2      	b.n	80148a4 <__sinit+0xc>
 80148be:	bf00      	nop
 80148c0:	08014805 	.word	0x08014805
 80148c4:	20000b08 	.word	0x20000b08

080148c8 <fiprintf>:
 80148c8:	b40e      	push	{r1, r2, r3}
 80148ca:	b503      	push	{r0, r1, lr}
 80148cc:	4601      	mov	r1, r0
 80148ce:	ab03      	add	r3, sp, #12
 80148d0:	4805      	ldr	r0, [pc, #20]	@ (80148e8 <fiprintf+0x20>)
 80148d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80148d6:	6800      	ldr	r0, [r0, #0]
 80148d8:	9301      	str	r3, [sp, #4]
 80148da:	f002 fcfd 	bl	80172d8 <_vfiprintf_r>
 80148de:	b002      	add	sp, #8
 80148e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80148e4:	b003      	add	sp, #12
 80148e6:	4770      	bx	lr
 80148e8:	20000090 	.word	0x20000090

080148ec <_fwalk_sglue>:
 80148ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80148f0:	4607      	mov	r7, r0
 80148f2:	4688      	mov	r8, r1
 80148f4:	4614      	mov	r4, r2
 80148f6:	2600      	movs	r6, #0
 80148f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80148fc:	f1b9 0901 	subs.w	r9, r9, #1
 8014900:	d505      	bpl.n	801490e <_fwalk_sglue+0x22>
 8014902:	6824      	ldr	r4, [r4, #0]
 8014904:	2c00      	cmp	r4, #0
 8014906:	d1f7      	bne.n	80148f8 <_fwalk_sglue+0xc>
 8014908:	4630      	mov	r0, r6
 801490a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801490e:	89ab      	ldrh	r3, [r5, #12]
 8014910:	2b01      	cmp	r3, #1
 8014912:	d907      	bls.n	8014924 <_fwalk_sglue+0x38>
 8014914:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014918:	3301      	adds	r3, #1
 801491a:	d003      	beq.n	8014924 <_fwalk_sglue+0x38>
 801491c:	4629      	mov	r1, r5
 801491e:	4638      	mov	r0, r7
 8014920:	47c0      	blx	r8
 8014922:	4306      	orrs	r6, r0
 8014924:	3568      	adds	r5, #104	@ 0x68
 8014926:	e7e9      	b.n	80148fc <_fwalk_sglue+0x10>

08014928 <siprintf>:
 8014928:	b40e      	push	{r1, r2, r3}
 801492a:	b500      	push	{lr}
 801492c:	b09c      	sub	sp, #112	@ 0x70
 801492e:	ab1d      	add	r3, sp, #116	@ 0x74
 8014930:	9002      	str	r0, [sp, #8]
 8014932:	9006      	str	r0, [sp, #24]
 8014934:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8014938:	4809      	ldr	r0, [pc, #36]	@ (8014960 <siprintf+0x38>)
 801493a:	9107      	str	r1, [sp, #28]
 801493c:	9104      	str	r1, [sp, #16]
 801493e:	4909      	ldr	r1, [pc, #36]	@ (8014964 <siprintf+0x3c>)
 8014940:	f853 2b04 	ldr.w	r2, [r3], #4
 8014944:	9105      	str	r1, [sp, #20]
 8014946:	6800      	ldr	r0, [r0, #0]
 8014948:	9301      	str	r3, [sp, #4]
 801494a:	a902      	add	r1, sp, #8
 801494c:	f002 fb9e 	bl	801708c <_svfiprintf_r>
 8014950:	9b02      	ldr	r3, [sp, #8]
 8014952:	2200      	movs	r2, #0
 8014954:	701a      	strb	r2, [r3, #0]
 8014956:	b01c      	add	sp, #112	@ 0x70
 8014958:	f85d eb04 	ldr.w	lr, [sp], #4
 801495c:	b003      	add	sp, #12
 801495e:	4770      	bx	lr
 8014960:	20000090 	.word	0x20000090
 8014964:	ffff0208 	.word	0xffff0208

08014968 <__sread>:
 8014968:	b510      	push	{r4, lr}
 801496a:	460c      	mov	r4, r1
 801496c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014970:	f000 f8d8 	bl	8014b24 <_read_r>
 8014974:	2800      	cmp	r0, #0
 8014976:	bfab      	itete	ge
 8014978:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801497a:	89a3      	ldrhlt	r3, [r4, #12]
 801497c:	181b      	addge	r3, r3, r0
 801497e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8014982:	bfac      	ite	ge
 8014984:	6563      	strge	r3, [r4, #84]	@ 0x54
 8014986:	81a3      	strhlt	r3, [r4, #12]
 8014988:	bd10      	pop	{r4, pc}

0801498a <__swrite>:
 801498a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801498e:	461f      	mov	r7, r3
 8014990:	898b      	ldrh	r3, [r1, #12]
 8014992:	05db      	lsls	r3, r3, #23
 8014994:	4605      	mov	r5, r0
 8014996:	460c      	mov	r4, r1
 8014998:	4616      	mov	r6, r2
 801499a:	d505      	bpl.n	80149a8 <__swrite+0x1e>
 801499c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80149a0:	2302      	movs	r3, #2
 80149a2:	2200      	movs	r2, #0
 80149a4:	f000 f8ac 	bl	8014b00 <_lseek_r>
 80149a8:	89a3      	ldrh	r3, [r4, #12]
 80149aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80149ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80149b2:	81a3      	strh	r3, [r4, #12]
 80149b4:	4632      	mov	r2, r6
 80149b6:	463b      	mov	r3, r7
 80149b8:	4628      	mov	r0, r5
 80149ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80149be:	f000 b8e7 	b.w	8014b90 <_write_r>

080149c2 <__sseek>:
 80149c2:	b510      	push	{r4, lr}
 80149c4:	460c      	mov	r4, r1
 80149c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80149ca:	f000 f899 	bl	8014b00 <_lseek_r>
 80149ce:	1c43      	adds	r3, r0, #1
 80149d0:	89a3      	ldrh	r3, [r4, #12]
 80149d2:	bf15      	itete	ne
 80149d4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80149d6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80149da:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80149de:	81a3      	strheq	r3, [r4, #12]
 80149e0:	bf18      	it	ne
 80149e2:	81a3      	strhne	r3, [r4, #12]
 80149e4:	bd10      	pop	{r4, pc}

080149e6 <__sclose>:
 80149e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80149ea:	f000 b879 	b.w	8014ae0 <_close_r>

080149ee <memcmp>:
 80149ee:	b510      	push	{r4, lr}
 80149f0:	3901      	subs	r1, #1
 80149f2:	4402      	add	r2, r0
 80149f4:	4290      	cmp	r0, r2
 80149f6:	d101      	bne.n	80149fc <memcmp+0xe>
 80149f8:	2000      	movs	r0, #0
 80149fa:	e005      	b.n	8014a08 <memcmp+0x1a>
 80149fc:	7803      	ldrb	r3, [r0, #0]
 80149fe:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8014a02:	42a3      	cmp	r3, r4
 8014a04:	d001      	beq.n	8014a0a <memcmp+0x1c>
 8014a06:	1b18      	subs	r0, r3, r4
 8014a08:	bd10      	pop	{r4, pc}
 8014a0a:	3001      	adds	r0, #1
 8014a0c:	e7f2      	b.n	80149f4 <memcmp+0x6>

08014a0e <memmove>:
 8014a0e:	4288      	cmp	r0, r1
 8014a10:	b510      	push	{r4, lr}
 8014a12:	eb01 0402 	add.w	r4, r1, r2
 8014a16:	d902      	bls.n	8014a1e <memmove+0x10>
 8014a18:	4284      	cmp	r4, r0
 8014a1a:	4623      	mov	r3, r4
 8014a1c:	d807      	bhi.n	8014a2e <memmove+0x20>
 8014a1e:	1e43      	subs	r3, r0, #1
 8014a20:	42a1      	cmp	r1, r4
 8014a22:	d008      	beq.n	8014a36 <memmove+0x28>
 8014a24:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014a28:	f803 2f01 	strb.w	r2, [r3, #1]!
 8014a2c:	e7f8      	b.n	8014a20 <memmove+0x12>
 8014a2e:	4402      	add	r2, r0
 8014a30:	4601      	mov	r1, r0
 8014a32:	428a      	cmp	r2, r1
 8014a34:	d100      	bne.n	8014a38 <memmove+0x2a>
 8014a36:	bd10      	pop	{r4, pc}
 8014a38:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8014a3c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014a40:	e7f7      	b.n	8014a32 <memmove+0x24>

08014a42 <memset>:
 8014a42:	4402      	add	r2, r0
 8014a44:	4603      	mov	r3, r0
 8014a46:	4293      	cmp	r3, r2
 8014a48:	d100      	bne.n	8014a4c <memset+0xa>
 8014a4a:	4770      	bx	lr
 8014a4c:	f803 1b01 	strb.w	r1, [r3], #1
 8014a50:	e7f9      	b.n	8014a46 <memset+0x4>

08014a52 <strncpy>:
 8014a52:	b510      	push	{r4, lr}
 8014a54:	3901      	subs	r1, #1
 8014a56:	4603      	mov	r3, r0
 8014a58:	b132      	cbz	r2, 8014a68 <strncpy+0x16>
 8014a5a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8014a5e:	f803 4b01 	strb.w	r4, [r3], #1
 8014a62:	3a01      	subs	r2, #1
 8014a64:	2c00      	cmp	r4, #0
 8014a66:	d1f7      	bne.n	8014a58 <strncpy+0x6>
 8014a68:	441a      	add	r2, r3
 8014a6a:	2100      	movs	r1, #0
 8014a6c:	4293      	cmp	r3, r2
 8014a6e:	d100      	bne.n	8014a72 <strncpy+0x20>
 8014a70:	bd10      	pop	{r4, pc}
 8014a72:	f803 1b01 	strb.w	r1, [r3], #1
 8014a76:	e7f9      	b.n	8014a6c <strncpy+0x1a>

08014a78 <_raise_r>:
 8014a78:	291f      	cmp	r1, #31
 8014a7a:	b538      	push	{r3, r4, r5, lr}
 8014a7c:	4605      	mov	r5, r0
 8014a7e:	460c      	mov	r4, r1
 8014a80:	d904      	bls.n	8014a8c <_raise_r+0x14>
 8014a82:	2316      	movs	r3, #22
 8014a84:	6003      	str	r3, [r0, #0]
 8014a86:	f04f 30ff 	mov.w	r0, #4294967295
 8014a8a:	bd38      	pop	{r3, r4, r5, pc}
 8014a8c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8014a8e:	b112      	cbz	r2, 8014a96 <_raise_r+0x1e>
 8014a90:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014a94:	b94b      	cbnz	r3, 8014aaa <_raise_r+0x32>
 8014a96:	4628      	mov	r0, r5
 8014a98:	f000 f868 	bl	8014b6c <_getpid_r>
 8014a9c:	4622      	mov	r2, r4
 8014a9e:	4601      	mov	r1, r0
 8014aa0:	4628      	mov	r0, r5
 8014aa2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014aa6:	f000 b84f 	b.w	8014b48 <_kill_r>
 8014aaa:	2b01      	cmp	r3, #1
 8014aac:	d00a      	beq.n	8014ac4 <_raise_r+0x4c>
 8014aae:	1c59      	adds	r1, r3, #1
 8014ab0:	d103      	bne.n	8014aba <_raise_r+0x42>
 8014ab2:	2316      	movs	r3, #22
 8014ab4:	6003      	str	r3, [r0, #0]
 8014ab6:	2001      	movs	r0, #1
 8014ab8:	e7e7      	b.n	8014a8a <_raise_r+0x12>
 8014aba:	2100      	movs	r1, #0
 8014abc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8014ac0:	4620      	mov	r0, r4
 8014ac2:	4798      	blx	r3
 8014ac4:	2000      	movs	r0, #0
 8014ac6:	e7e0      	b.n	8014a8a <_raise_r+0x12>

08014ac8 <raise>:
 8014ac8:	4b02      	ldr	r3, [pc, #8]	@ (8014ad4 <raise+0xc>)
 8014aca:	4601      	mov	r1, r0
 8014acc:	6818      	ldr	r0, [r3, #0]
 8014ace:	f7ff bfd3 	b.w	8014a78 <_raise_r>
 8014ad2:	bf00      	nop
 8014ad4:	20000090 	.word	0x20000090

08014ad8 <_localeconv_r>:
 8014ad8:	4800      	ldr	r0, [pc, #0]	@ (8014adc <_localeconv_r+0x4>)
 8014ada:	4770      	bx	lr
 8014adc:	200001d0 	.word	0x200001d0

08014ae0 <_close_r>:
 8014ae0:	b538      	push	{r3, r4, r5, lr}
 8014ae2:	4d06      	ldr	r5, [pc, #24]	@ (8014afc <_close_r+0x1c>)
 8014ae4:	2300      	movs	r3, #0
 8014ae6:	4604      	mov	r4, r0
 8014ae8:	4608      	mov	r0, r1
 8014aea:	602b      	str	r3, [r5, #0]
 8014aec:	f7f4 ff2e 	bl	800994c <_close>
 8014af0:	1c43      	adds	r3, r0, #1
 8014af2:	d102      	bne.n	8014afa <_close_r+0x1a>
 8014af4:	682b      	ldr	r3, [r5, #0]
 8014af6:	b103      	cbz	r3, 8014afa <_close_r+0x1a>
 8014af8:	6023      	str	r3, [r4, #0]
 8014afa:	bd38      	pop	{r3, r4, r5, pc}
 8014afc:	20000b0c 	.word	0x20000b0c

08014b00 <_lseek_r>:
 8014b00:	b538      	push	{r3, r4, r5, lr}
 8014b02:	4d07      	ldr	r5, [pc, #28]	@ (8014b20 <_lseek_r+0x20>)
 8014b04:	4604      	mov	r4, r0
 8014b06:	4608      	mov	r0, r1
 8014b08:	4611      	mov	r1, r2
 8014b0a:	2200      	movs	r2, #0
 8014b0c:	602a      	str	r2, [r5, #0]
 8014b0e:	461a      	mov	r2, r3
 8014b10:	f7f4 ff43 	bl	800999a <_lseek>
 8014b14:	1c43      	adds	r3, r0, #1
 8014b16:	d102      	bne.n	8014b1e <_lseek_r+0x1e>
 8014b18:	682b      	ldr	r3, [r5, #0]
 8014b1a:	b103      	cbz	r3, 8014b1e <_lseek_r+0x1e>
 8014b1c:	6023      	str	r3, [r4, #0]
 8014b1e:	bd38      	pop	{r3, r4, r5, pc}
 8014b20:	20000b0c 	.word	0x20000b0c

08014b24 <_read_r>:
 8014b24:	b538      	push	{r3, r4, r5, lr}
 8014b26:	4d07      	ldr	r5, [pc, #28]	@ (8014b44 <_read_r+0x20>)
 8014b28:	4604      	mov	r4, r0
 8014b2a:	4608      	mov	r0, r1
 8014b2c:	4611      	mov	r1, r2
 8014b2e:	2200      	movs	r2, #0
 8014b30:	602a      	str	r2, [r5, #0]
 8014b32:	461a      	mov	r2, r3
 8014b34:	f7f4 fed1 	bl	80098da <_read>
 8014b38:	1c43      	adds	r3, r0, #1
 8014b3a:	d102      	bne.n	8014b42 <_read_r+0x1e>
 8014b3c:	682b      	ldr	r3, [r5, #0]
 8014b3e:	b103      	cbz	r3, 8014b42 <_read_r+0x1e>
 8014b40:	6023      	str	r3, [r4, #0]
 8014b42:	bd38      	pop	{r3, r4, r5, pc}
 8014b44:	20000b0c 	.word	0x20000b0c

08014b48 <_kill_r>:
 8014b48:	b538      	push	{r3, r4, r5, lr}
 8014b4a:	4d07      	ldr	r5, [pc, #28]	@ (8014b68 <_kill_r+0x20>)
 8014b4c:	2300      	movs	r3, #0
 8014b4e:	4604      	mov	r4, r0
 8014b50:	4608      	mov	r0, r1
 8014b52:	4611      	mov	r1, r2
 8014b54:	602b      	str	r3, [r5, #0]
 8014b56:	f7f4 fea5 	bl	80098a4 <_kill>
 8014b5a:	1c43      	adds	r3, r0, #1
 8014b5c:	d102      	bne.n	8014b64 <_kill_r+0x1c>
 8014b5e:	682b      	ldr	r3, [r5, #0]
 8014b60:	b103      	cbz	r3, 8014b64 <_kill_r+0x1c>
 8014b62:	6023      	str	r3, [r4, #0]
 8014b64:	bd38      	pop	{r3, r4, r5, pc}
 8014b66:	bf00      	nop
 8014b68:	20000b0c 	.word	0x20000b0c

08014b6c <_getpid_r>:
 8014b6c:	f7f4 be92 	b.w	8009894 <_getpid>

08014b70 <_sbrk_r>:
 8014b70:	b538      	push	{r3, r4, r5, lr}
 8014b72:	4d06      	ldr	r5, [pc, #24]	@ (8014b8c <_sbrk_r+0x1c>)
 8014b74:	2300      	movs	r3, #0
 8014b76:	4604      	mov	r4, r0
 8014b78:	4608      	mov	r0, r1
 8014b7a:	602b      	str	r3, [r5, #0]
 8014b7c:	f7f4 ff1a 	bl	80099b4 <_sbrk>
 8014b80:	1c43      	adds	r3, r0, #1
 8014b82:	d102      	bne.n	8014b8a <_sbrk_r+0x1a>
 8014b84:	682b      	ldr	r3, [r5, #0]
 8014b86:	b103      	cbz	r3, 8014b8a <_sbrk_r+0x1a>
 8014b88:	6023      	str	r3, [r4, #0]
 8014b8a:	bd38      	pop	{r3, r4, r5, pc}
 8014b8c:	20000b0c 	.word	0x20000b0c

08014b90 <_write_r>:
 8014b90:	b538      	push	{r3, r4, r5, lr}
 8014b92:	4d07      	ldr	r5, [pc, #28]	@ (8014bb0 <_write_r+0x20>)
 8014b94:	4604      	mov	r4, r0
 8014b96:	4608      	mov	r0, r1
 8014b98:	4611      	mov	r1, r2
 8014b9a:	2200      	movs	r2, #0
 8014b9c:	602a      	str	r2, [r5, #0]
 8014b9e:	461a      	mov	r2, r3
 8014ba0:	f7f4 feb8 	bl	8009914 <_write>
 8014ba4:	1c43      	adds	r3, r0, #1
 8014ba6:	d102      	bne.n	8014bae <_write_r+0x1e>
 8014ba8:	682b      	ldr	r3, [r5, #0]
 8014baa:	b103      	cbz	r3, 8014bae <_write_r+0x1e>
 8014bac:	6023      	str	r3, [r4, #0]
 8014bae:	bd38      	pop	{r3, r4, r5, pc}
 8014bb0:	20000b0c 	.word	0x20000b0c

08014bb4 <__errno>:
 8014bb4:	4b01      	ldr	r3, [pc, #4]	@ (8014bbc <__errno+0x8>)
 8014bb6:	6818      	ldr	r0, [r3, #0]
 8014bb8:	4770      	bx	lr
 8014bba:	bf00      	nop
 8014bbc:	20000090 	.word	0x20000090

08014bc0 <__libc_init_array>:
 8014bc0:	b570      	push	{r4, r5, r6, lr}
 8014bc2:	4d0d      	ldr	r5, [pc, #52]	@ (8014bf8 <__libc_init_array+0x38>)
 8014bc4:	4c0d      	ldr	r4, [pc, #52]	@ (8014bfc <__libc_init_array+0x3c>)
 8014bc6:	1b64      	subs	r4, r4, r5
 8014bc8:	10a4      	asrs	r4, r4, #2
 8014bca:	2600      	movs	r6, #0
 8014bcc:	42a6      	cmp	r6, r4
 8014bce:	d109      	bne.n	8014be4 <__libc_init_array+0x24>
 8014bd0:	4d0b      	ldr	r5, [pc, #44]	@ (8014c00 <__libc_init_array+0x40>)
 8014bd2:	4c0c      	ldr	r4, [pc, #48]	@ (8014c04 <__libc_init_array+0x44>)
 8014bd4:	f003 fa1a 	bl	801800c <_init>
 8014bd8:	1b64      	subs	r4, r4, r5
 8014bda:	10a4      	asrs	r4, r4, #2
 8014bdc:	2600      	movs	r6, #0
 8014bde:	42a6      	cmp	r6, r4
 8014be0:	d105      	bne.n	8014bee <__libc_init_array+0x2e>
 8014be2:	bd70      	pop	{r4, r5, r6, pc}
 8014be4:	f855 3b04 	ldr.w	r3, [r5], #4
 8014be8:	4798      	blx	r3
 8014bea:	3601      	adds	r6, #1
 8014bec:	e7ee      	b.n	8014bcc <__libc_init_array+0xc>
 8014bee:	f855 3b04 	ldr.w	r3, [r5], #4
 8014bf2:	4798      	blx	r3
 8014bf4:	3601      	adds	r6, #1
 8014bf6:	e7f2      	b.n	8014bde <__libc_init_array+0x1e>
 8014bf8:	080195e4 	.word	0x080195e4
 8014bfc:	080195e4 	.word	0x080195e4
 8014c00:	080195e4 	.word	0x080195e4
 8014c04:	080195f4 	.word	0x080195f4

08014c08 <__retarget_lock_init_recursive>:
 8014c08:	4770      	bx	lr

08014c0a <__retarget_lock_acquire_recursive>:
 8014c0a:	4770      	bx	lr

08014c0c <__retarget_lock_release_recursive>:
 8014c0c:	4770      	bx	lr

08014c0e <memcpy>:
 8014c0e:	440a      	add	r2, r1
 8014c10:	4291      	cmp	r1, r2
 8014c12:	f100 33ff 	add.w	r3, r0, #4294967295
 8014c16:	d100      	bne.n	8014c1a <memcpy+0xc>
 8014c18:	4770      	bx	lr
 8014c1a:	b510      	push	{r4, lr}
 8014c1c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014c20:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014c24:	4291      	cmp	r1, r2
 8014c26:	d1f9      	bne.n	8014c1c <memcpy+0xe>
 8014c28:	bd10      	pop	{r4, pc}
	...

08014c2c <nanf>:
 8014c2c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8014c34 <nanf+0x8>
 8014c30:	4770      	bx	lr
 8014c32:	bf00      	nop
 8014c34:	7fc00000 	.word	0x7fc00000

08014c38 <quorem>:
 8014c38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014c3c:	6903      	ldr	r3, [r0, #16]
 8014c3e:	690c      	ldr	r4, [r1, #16]
 8014c40:	42a3      	cmp	r3, r4
 8014c42:	4607      	mov	r7, r0
 8014c44:	db7e      	blt.n	8014d44 <quorem+0x10c>
 8014c46:	3c01      	subs	r4, #1
 8014c48:	f101 0814 	add.w	r8, r1, #20
 8014c4c:	00a3      	lsls	r3, r4, #2
 8014c4e:	f100 0514 	add.w	r5, r0, #20
 8014c52:	9300      	str	r3, [sp, #0]
 8014c54:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014c58:	9301      	str	r3, [sp, #4]
 8014c5a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8014c5e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014c62:	3301      	adds	r3, #1
 8014c64:	429a      	cmp	r2, r3
 8014c66:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8014c6a:	fbb2 f6f3 	udiv	r6, r2, r3
 8014c6e:	d32e      	bcc.n	8014cce <quorem+0x96>
 8014c70:	f04f 0a00 	mov.w	sl, #0
 8014c74:	46c4      	mov	ip, r8
 8014c76:	46ae      	mov	lr, r5
 8014c78:	46d3      	mov	fp, sl
 8014c7a:	f85c 3b04 	ldr.w	r3, [ip], #4
 8014c7e:	b298      	uxth	r0, r3
 8014c80:	fb06 a000 	mla	r0, r6, r0, sl
 8014c84:	0c02      	lsrs	r2, r0, #16
 8014c86:	0c1b      	lsrs	r3, r3, #16
 8014c88:	fb06 2303 	mla	r3, r6, r3, r2
 8014c8c:	f8de 2000 	ldr.w	r2, [lr]
 8014c90:	b280      	uxth	r0, r0
 8014c92:	b292      	uxth	r2, r2
 8014c94:	1a12      	subs	r2, r2, r0
 8014c96:	445a      	add	r2, fp
 8014c98:	f8de 0000 	ldr.w	r0, [lr]
 8014c9c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014ca0:	b29b      	uxth	r3, r3
 8014ca2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8014ca6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8014caa:	b292      	uxth	r2, r2
 8014cac:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8014cb0:	45e1      	cmp	r9, ip
 8014cb2:	f84e 2b04 	str.w	r2, [lr], #4
 8014cb6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8014cba:	d2de      	bcs.n	8014c7a <quorem+0x42>
 8014cbc:	9b00      	ldr	r3, [sp, #0]
 8014cbe:	58eb      	ldr	r3, [r5, r3]
 8014cc0:	b92b      	cbnz	r3, 8014cce <quorem+0x96>
 8014cc2:	9b01      	ldr	r3, [sp, #4]
 8014cc4:	3b04      	subs	r3, #4
 8014cc6:	429d      	cmp	r5, r3
 8014cc8:	461a      	mov	r2, r3
 8014cca:	d32f      	bcc.n	8014d2c <quorem+0xf4>
 8014ccc:	613c      	str	r4, [r7, #16]
 8014cce:	4638      	mov	r0, r7
 8014cd0:	f001 f90c 	bl	8015eec <__mcmp>
 8014cd4:	2800      	cmp	r0, #0
 8014cd6:	db25      	blt.n	8014d24 <quorem+0xec>
 8014cd8:	4629      	mov	r1, r5
 8014cda:	2000      	movs	r0, #0
 8014cdc:	f858 2b04 	ldr.w	r2, [r8], #4
 8014ce0:	f8d1 c000 	ldr.w	ip, [r1]
 8014ce4:	fa1f fe82 	uxth.w	lr, r2
 8014ce8:	fa1f f38c 	uxth.w	r3, ip
 8014cec:	eba3 030e 	sub.w	r3, r3, lr
 8014cf0:	4403      	add	r3, r0
 8014cf2:	0c12      	lsrs	r2, r2, #16
 8014cf4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8014cf8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8014cfc:	b29b      	uxth	r3, r3
 8014cfe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014d02:	45c1      	cmp	r9, r8
 8014d04:	f841 3b04 	str.w	r3, [r1], #4
 8014d08:	ea4f 4022 	mov.w	r0, r2, asr #16
 8014d0c:	d2e6      	bcs.n	8014cdc <quorem+0xa4>
 8014d0e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014d12:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014d16:	b922      	cbnz	r2, 8014d22 <quorem+0xea>
 8014d18:	3b04      	subs	r3, #4
 8014d1a:	429d      	cmp	r5, r3
 8014d1c:	461a      	mov	r2, r3
 8014d1e:	d30b      	bcc.n	8014d38 <quorem+0x100>
 8014d20:	613c      	str	r4, [r7, #16]
 8014d22:	3601      	adds	r6, #1
 8014d24:	4630      	mov	r0, r6
 8014d26:	b003      	add	sp, #12
 8014d28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014d2c:	6812      	ldr	r2, [r2, #0]
 8014d2e:	3b04      	subs	r3, #4
 8014d30:	2a00      	cmp	r2, #0
 8014d32:	d1cb      	bne.n	8014ccc <quorem+0x94>
 8014d34:	3c01      	subs	r4, #1
 8014d36:	e7c6      	b.n	8014cc6 <quorem+0x8e>
 8014d38:	6812      	ldr	r2, [r2, #0]
 8014d3a:	3b04      	subs	r3, #4
 8014d3c:	2a00      	cmp	r2, #0
 8014d3e:	d1ef      	bne.n	8014d20 <quorem+0xe8>
 8014d40:	3c01      	subs	r4, #1
 8014d42:	e7ea      	b.n	8014d1a <quorem+0xe2>
 8014d44:	2000      	movs	r0, #0
 8014d46:	e7ee      	b.n	8014d26 <quorem+0xee>

08014d48 <_dtoa_r>:
 8014d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014d4c:	69c7      	ldr	r7, [r0, #28]
 8014d4e:	b099      	sub	sp, #100	@ 0x64
 8014d50:	ed8d 0b02 	vstr	d0, [sp, #8]
 8014d54:	ec55 4b10 	vmov	r4, r5, d0
 8014d58:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8014d5a:	9109      	str	r1, [sp, #36]	@ 0x24
 8014d5c:	4683      	mov	fp, r0
 8014d5e:	920e      	str	r2, [sp, #56]	@ 0x38
 8014d60:	9313      	str	r3, [sp, #76]	@ 0x4c
 8014d62:	b97f      	cbnz	r7, 8014d84 <_dtoa_r+0x3c>
 8014d64:	2010      	movs	r0, #16
 8014d66:	f7fe fde1 	bl	801392c <malloc>
 8014d6a:	4602      	mov	r2, r0
 8014d6c:	f8cb 001c 	str.w	r0, [fp, #28]
 8014d70:	b920      	cbnz	r0, 8014d7c <_dtoa_r+0x34>
 8014d72:	4ba7      	ldr	r3, [pc, #668]	@ (8015010 <_dtoa_r+0x2c8>)
 8014d74:	21ef      	movs	r1, #239	@ 0xef
 8014d76:	48a7      	ldr	r0, [pc, #668]	@ (8015014 <_dtoa_r+0x2cc>)
 8014d78:	f7fe fda8 	bl	80138cc <__assert_func>
 8014d7c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8014d80:	6007      	str	r7, [r0, #0]
 8014d82:	60c7      	str	r7, [r0, #12]
 8014d84:	f8db 301c 	ldr.w	r3, [fp, #28]
 8014d88:	6819      	ldr	r1, [r3, #0]
 8014d8a:	b159      	cbz	r1, 8014da4 <_dtoa_r+0x5c>
 8014d8c:	685a      	ldr	r2, [r3, #4]
 8014d8e:	604a      	str	r2, [r1, #4]
 8014d90:	2301      	movs	r3, #1
 8014d92:	4093      	lsls	r3, r2
 8014d94:	608b      	str	r3, [r1, #8]
 8014d96:	4658      	mov	r0, fp
 8014d98:	f000 fe24 	bl	80159e4 <_Bfree>
 8014d9c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8014da0:	2200      	movs	r2, #0
 8014da2:	601a      	str	r2, [r3, #0]
 8014da4:	1e2b      	subs	r3, r5, #0
 8014da6:	bfb9      	ittee	lt
 8014da8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8014dac:	9303      	strlt	r3, [sp, #12]
 8014dae:	2300      	movge	r3, #0
 8014db0:	6033      	strge	r3, [r6, #0]
 8014db2:	9f03      	ldr	r7, [sp, #12]
 8014db4:	4b98      	ldr	r3, [pc, #608]	@ (8015018 <_dtoa_r+0x2d0>)
 8014db6:	bfbc      	itt	lt
 8014db8:	2201      	movlt	r2, #1
 8014dba:	6032      	strlt	r2, [r6, #0]
 8014dbc:	43bb      	bics	r3, r7
 8014dbe:	d112      	bne.n	8014de6 <_dtoa_r+0x9e>
 8014dc0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8014dc2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8014dc6:	6013      	str	r3, [r2, #0]
 8014dc8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8014dcc:	4323      	orrs	r3, r4
 8014dce:	f000 854d 	beq.w	801586c <_dtoa_r+0xb24>
 8014dd2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8014dd4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 801502c <_dtoa_r+0x2e4>
 8014dd8:	2b00      	cmp	r3, #0
 8014dda:	f000 854f 	beq.w	801587c <_dtoa_r+0xb34>
 8014dde:	f10a 0303 	add.w	r3, sl, #3
 8014de2:	f000 bd49 	b.w	8015878 <_dtoa_r+0xb30>
 8014de6:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014dea:	2200      	movs	r2, #0
 8014dec:	ec51 0b17 	vmov	r0, r1, d7
 8014df0:	2300      	movs	r3, #0
 8014df2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8014df6:	f7eb fe8f 	bl	8000b18 <__aeabi_dcmpeq>
 8014dfa:	4680      	mov	r8, r0
 8014dfc:	b158      	cbz	r0, 8014e16 <_dtoa_r+0xce>
 8014dfe:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8014e00:	2301      	movs	r3, #1
 8014e02:	6013      	str	r3, [r2, #0]
 8014e04:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8014e06:	b113      	cbz	r3, 8014e0e <_dtoa_r+0xc6>
 8014e08:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8014e0a:	4b84      	ldr	r3, [pc, #528]	@ (801501c <_dtoa_r+0x2d4>)
 8014e0c:	6013      	str	r3, [r2, #0]
 8014e0e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8015030 <_dtoa_r+0x2e8>
 8014e12:	f000 bd33 	b.w	801587c <_dtoa_r+0xb34>
 8014e16:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8014e1a:	aa16      	add	r2, sp, #88	@ 0x58
 8014e1c:	a917      	add	r1, sp, #92	@ 0x5c
 8014e1e:	4658      	mov	r0, fp
 8014e20:	f001 f984 	bl	801612c <__d2b>
 8014e24:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8014e28:	4681      	mov	r9, r0
 8014e2a:	2e00      	cmp	r6, #0
 8014e2c:	d077      	beq.n	8014f1e <_dtoa_r+0x1d6>
 8014e2e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014e30:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8014e34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014e38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014e3c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8014e40:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8014e44:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8014e48:	4619      	mov	r1, r3
 8014e4a:	2200      	movs	r2, #0
 8014e4c:	4b74      	ldr	r3, [pc, #464]	@ (8015020 <_dtoa_r+0x2d8>)
 8014e4e:	f7eb fa43 	bl	80002d8 <__aeabi_dsub>
 8014e52:	a369      	add	r3, pc, #420	@ (adr r3, 8014ff8 <_dtoa_r+0x2b0>)
 8014e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e58:	f7eb fbf6 	bl	8000648 <__aeabi_dmul>
 8014e5c:	a368      	add	r3, pc, #416	@ (adr r3, 8015000 <_dtoa_r+0x2b8>)
 8014e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e62:	f7eb fa3b 	bl	80002dc <__adddf3>
 8014e66:	4604      	mov	r4, r0
 8014e68:	4630      	mov	r0, r6
 8014e6a:	460d      	mov	r5, r1
 8014e6c:	f7eb fb82 	bl	8000574 <__aeabi_i2d>
 8014e70:	a365      	add	r3, pc, #404	@ (adr r3, 8015008 <_dtoa_r+0x2c0>)
 8014e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e76:	f7eb fbe7 	bl	8000648 <__aeabi_dmul>
 8014e7a:	4602      	mov	r2, r0
 8014e7c:	460b      	mov	r3, r1
 8014e7e:	4620      	mov	r0, r4
 8014e80:	4629      	mov	r1, r5
 8014e82:	f7eb fa2b 	bl	80002dc <__adddf3>
 8014e86:	4604      	mov	r4, r0
 8014e88:	460d      	mov	r5, r1
 8014e8a:	f7eb fe8d 	bl	8000ba8 <__aeabi_d2iz>
 8014e8e:	2200      	movs	r2, #0
 8014e90:	4607      	mov	r7, r0
 8014e92:	2300      	movs	r3, #0
 8014e94:	4620      	mov	r0, r4
 8014e96:	4629      	mov	r1, r5
 8014e98:	f7eb fe48 	bl	8000b2c <__aeabi_dcmplt>
 8014e9c:	b140      	cbz	r0, 8014eb0 <_dtoa_r+0x168>
 8014e9e:	4638      	mov	r0, r7
 8014ea0:	f7eb fb68 	bl	8000574 <__aeabi_i2d>
 8014ea4:	4622      	mov	r2, r4
 8014ea6:	462b      	mov	r3, r5
 8014ea8:	f7eb fe36 	bl	8000b18 <__aeabi_dcmpeq>
 8014eac:	b900      	cbnz	r0, 8014eb0 <_dtoa_r+0x168>
 8014eae:	3f01      	subs	r7, #1
 8014eb0:	2f16      	cmp	r7, #22
 8014eb2:	d851      	bhi.n	8014f58 <_dtoa_r+0x210>
 8014eb4:	4b5b      	ldr	r3, [pc, #364]	@ (8015024 <_dtoa_r+0x2dc>)
 8014eb6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8014eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ebe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014ec2:	f7eb fe33 	bl	8000b2c <__aeabi_dcmplt>
 8014ec6:	2800      	cmp	r0, #0
 8014ec8:	d048      	beq.n	8014f5c <_dtoa_r+0x214>
 8014eca:	3f01      	subs	r7, #1
 8014ecc:	2300      	movs	r3, #0
 8014ece:	9312      	str	r3, [sp, #72]	@ 0x48
 8014ed0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8014ed2:	1b9b      	subs	r3, r3, r6
 8014ed4:	1e5a      	subs	r2, r3, #1
 8014ed6:	bf44      	itt	mi
 8014ed8:	f1c3 0801 	rsbmi	r8, r3, #1
 8014edc:	2300      	movmi	r3, #0
 8014ede:	9208      	str	r2, [sp, #32]
 8014ee0:	bf54      	ite	pl
 8014ee2:	f04f 0800 	movpl.w	r8, #0
 8014ee6:	9308      	strmi	r3, [sp, #32]
 8014ee8:	2f00      	cmp	r7, #0
 8014eea:	db39      	blt.n	8014f60 <_dtoa_r+0x218>
 8014eec:	9b08      	ldr	r3, [sp, #32]
 8014eee:	970f      	str	r7, [sp, #60]	@ 0x3c
 8014ef0:	443b      	add	r3, r7
 8014ef2:	9308      	str	r3, [sp, #32]
 8014ef4:	2300      	movs	r3, #0
 8014ef6:	930a      	str	r3, [sp, #40]	@ 0x28
 8014ef8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014efa:	2b09      	cmp	r3, #9
 8014efc:	d864      	bhi.n	8014fc8 <_dtoa_r+0x280>
 8014efe:	2b05      	cmp	r3, #5
 8014f00:	bfc4      	itt	gt
 8014f02:	3b04      	subgt	r3, #4
 8014f04:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8014f06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014f08:	f1a3 0302 	sub.w	r3, r3, #2
 8014f0c:	bfcc      	ite	gt
 8014f0e:	2400      	movgt	r4, #0
 8014f10:	2401      	movle	r4, #1
 8014f12:	2b03      	cmp	r3, #3
 8014f14:	d863      	bhi.n	8014fde <_dtoa_r+0x296>
 8014f16:	e8df f003 	tbb	[pc, r3]
 8014f1a:	372a      	.short	0x372a
 8014f1c:	5535      	.short	0x5535
 8014f1e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8014f22:	441e      	add	r6, r3
 8014f24:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8014f28:	2b20      	cmp	r3, #32
 8014f2a:	bfc1      	itttt	gt
 8014f2c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8014f30:	409f      	lslgt	r7, r3
 8014f32:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8014f36:	fa24 f303 	lsrgt.w	r3, r4, r3
 8014f3a:	bfd6      	itet	le
 8014f3c:	f1c3 0320 	rsble	r3, r3, #32
 8014f40:	ea47 0003 	orrgt.w	r0, r7, r3
 8014f44:	fa04 f003 	lslle.w	r0, r4, r3
 8014f48:	f7eb fb04 	bl	8000554 <__aeabi_ui2d>
 8014f4c:	2201      	movs	r2, #1
 8014f4e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8014f52:	3e01      	subs	r6, #1
 8014f54:	9214      	str	r2, [sp, #80]	@ 0x50
 8014f56:	e777      	b.n	8014e48 <_dtoa_r+0x100>
 8014f58:	2301      	movs	r3, #1
 8014f5a:	e7b8      	b.n	8014ece <_dtoa_r+0x186>
 8014f5c:	9012      	str	r0, [sp, #72]	@ 0x48
 8014f5e:	e7b7      	b.n	8014ed0 <_dtoa_r+0x188>
 8014f60:	427b      	negs	r3, r7
 8014f62:	930a      	str	r3, [sp, #40]	@ 0x28
 8014f64:	2300      	movs	r3, #0
 8014f66:	eba8 0807 	sub.w	r8, r8, r7
 8014f6a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014f6c:	e7c4      	b.n	8014ef8 <_dtoa_r+0x1b0>
 8014f6e:	2300      	movs	r3, #0
 8014f70:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014f72:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014f74:	2b00      	cmp	r3, #0
 8014f76:	dc35      	bgt.n	8014fe4 <_dtoa_r+0x29c>
 8014f78:	2301      	movs	r3, #1
 8014f7a:	9300      	str	r3, [sp, #0]
 8014f7c:	9307      	str	r3, [sp, #28]
 8014f7e:	461a      	mov	r2, r3
 8014f80:	920e      	str	r2, [sp, #56]	@ 0x38
 8014f82:	e00b      	b.n	8014f9c <_dtoa_r+0x254>
 8014f84:	2301      	movs	r3, #1
 8014f86:	e7f3      	b.n	8014f70 <_dtoa_r+0x228>
 8014f88:	2300      	movs	r3, #0
 8014f8a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014f8c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014f8e:	18fb      	adds	r3, r7, r3
 8014f90:	9300      	str	r3, [sp, #0]
 8014f92:	3301      	adds	r3, #1
 8014f94:	2b01      	cmp	r3, #1
 8014f96:	9307      	str	r3, [sp, #28]
 8014f98:	bfb8      	it	lt
 8014f9a:	2301      	movlt	r3, #1
 8014f9c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8014fa0:	2100      	movs	r1, #0
 8014fa2:	2204      	movs	r2, #4
 8014fa4:	f102 0514 	add.w	r5, r2, #20
 8014fa8:	429d      	cmp	r5, r3
 8014faa:	d91f      	bls.n	8014fec <_dtoa_r+0x2a4>
 8014fac:	6041      	str	r1, [r0, #4]
 8014fae:	4658      	mov	r0, fp
 8014fb0:	f000 fcd8 	bl	8015964 <_Balloc>
 8014fb4:	4682      	mov	sl, r0
 8014fb6:	2800      	cmp	r0, #0
 8014fb8:	d13c      	bne.n	8015034 <_dtoa_r+0x2ec>
 8014fba:	4b1b      	ldr	r3, [pc, #108]	@ (8015028 <_dtoa_r+0x2e0>)
 8014fbc:	4602      	mov	r2, r0
 8014fbe:	f240 11af 	movw	r1, #431	@ 0x1af
 8014fc2:	e6d8      	b.n	8014d76 <_dtoa_r+0x2e>
 8014fc4:	2301      	movs	r3, #1
 8014fc6:	e7e0      	b.n	8014f8a <_dtoa_r+0x242>
 8014fc8:	2401      	movs	r4, #1
 8014fca:	2300      	movs	r3, #0
 8014fcc:	9309      	str	r3, [sp, #36]	@ 0x24
 8014fce:	940b      	str	r4, [sp, #44]	@ 0x2c
 8014fd0:	f04f 33ff 	mov.w	r3, #4294967295
 8014fd4:	9300      	str	r3, [sp, #0]
 8014fd6:	9307      	str	r3, [sp, #28]
 8014fd8:	2200      	movs	r2, #0
 8014fda:	2312      	movs	r3, #18
 8014fdc:	e7d0      	b.n	8014f80 <_dtoa_r+0x238>
 8014fde:	2301      	movs	r3, #1
 8014fe0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014fe2:	e7f5      	b.n	8014fd0 <_dtoa_r+0x288>
 8014fe4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014fe6:	9300      	str	r3, [sp, #0]
 8014fe8:	9307      	str	r3, [sp, #28]
 8014fea:	e7d7      	b.n	8014f9c <_dtoa_r+0x254>
 8014fec:	3101      	adds	r1, #1
 8014fee:	0052      	lsls	r2, r2, #1
 8014ff0:	e7d8      	b.n	8014fa4 <_dtoa_r+0x25c>
 8014ff2:	bf00      	nop
 8014ff4:	f3af 8000 	nop.w
 8014ff8:	636f4361 	.word	0x636f4361
 8014ffc:	3fd287a7 	.word	0x3fd287a7
 8015000:	8b60c8b3 	.word	0x8b60c8b3
 8015004:	3fc68a28 	.word	0x3fc68a28
 8015008:	509f79fb 	.word	0x509f79fb
 801500c:	3fd34413 	.word	0x3fd34413
 8015010:	08019232 	.word	0x08019232
 8015014:	08019249 	.word	0x08019249
 8015018:	7ff00000 	.word	0x7ff00000
 801501c:	080191fd 	.word	0x080191fd
 8015020:	3ff80000 	.word	0x3ff80000
 8015024:	08019340 	.word	0x08019340
 8015028:	080192a1 	.word	0x080192a1
 801502c:	0801922e 	.word	0x0801922e
 8015030:	080191fc 	.word	0x080191fc
 8015034:	f8db 301c 	ldr.w	r3, [fp, #28]
 8015038:	6018      	str	r0, [r3, #0]
 801503a:	9b07      	ldr	r3, [sp, #28]
 801503c:	2b0e      	cmp	r3, #14
 801503e:	f200 80a4 	bhi.w	801518a <_dtoa_r+0x442>
 8015042:	2c00      	cmp	r4, #0
 8015044:	f000 80a1 	beq.w	801518a <_dtoa_r+0x442>
 8015048:	2f00      	cmp	r7, #0
 801504a:	dd33      	ble.n	80150b4 <_dtoa_r+0x36c>
 801504c:	4bad      	ldr	r3, [pc, #692]	@ (8015304 <_dtoa_r+0x5bc>)
 801504e:	f007 020f 	and.w	r2, r7, #15
 8015052:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015056:	ed93 7b00 	vldr	d7, [r3]
 801505a:	05f8      	lsls	r0, r7, #23
 801505c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8015060:	ea4f 1427 	mov.w	r4, r7, asr #4
 8015064:	d516      	bpl.n	8015094 <_dtoa_r+0x34c>
 8015066:	4ba8      	ldr	r3, [pc, #672]	@ (8015308 <_dtoa_r+0x5c0>)
 8015068:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801506c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8015070:	f7eb fc14 	bl	800089c <__aeabi_ddiv>
 8015074:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015078:	f004 040f 	and.w	r4, r4, #15
 801507c:	2603      	movs	r6, #3
 801507e:	4da2      	ldr	r5, [pc, #648]	@ (8015308 <_dtoa_r+0x5c0>)
 8015080:	b954      	cbnz	r4, 8015098 <_dtoa_r+0x350>
 8015082:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015086:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801508a:	f7eb fc07 	bl	800089c <__aeabi_ddiv>
 801508e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015092:	e028      	b.n	80150e6 <_dtoa_r+0x39e>
 8015094:	2602      	movs	r6, #2
 8015096:	e7f2      	b.n	801507e <_dtoa_r+0x336>
 8015098:	07e1      	lsls	r1, r4, #31
 801509a:	d508      	bpl.n	80150ae <_dtoa_r+0x366>
 801509c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80150a0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80150a4:	f7eb fad0 	bl	8000648 <__aeabi_dmul>
 80150a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80150ac:	3601      	adds	r6, #1
 80150ae:	1064      	asrs	r4, r4, #1
 80150b0:	3508      	adds	r5, #8
 80150b2:	e7e5      	b.n	8015080 <_dtoa_r+0x338>
 80150b4:	f000 80d2 	beq.w	801525c <_dtoa_r+0x514>
 80150b8:	427c      	negs	r4, r7
 80150ba:	4b92      	ldr	r3, [pc, #584]	@ (8015304 <_dtoa_r+0x5bc>)
 80150bc:	4d92      	ldr	r5, [pc, #584]	@ (8015308 <_dtoa_r+0x5c0>)
 80150be:	f004 020f 	and.w	r2, r4, #15
 80150c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80150c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80150ca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80150ce:	f7eb fabb 	bl	8000648 <__aeabi_dmul>
 80150d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80150d6:	1124      	asrs	r4, r4, #4
 80150d8:	2300      	movs	r3, #0
 80150da:	2602      	movs	r6, #2
 80150dc:	2c00      	cmp	r4, #0
 80150de:	f040 80b2 	bne.w	8015246 <_dtoa_r+0x4fe>
 80150e2:	2b00      	cmp	r3, #0
 80150e4:	d1d3      	bne.n	801508e <_dtoa_r+0x346>
 80150e6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80150e8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80150ec:	2b00      	cmp	r3, #0
 80150ee:	f000 80b7 	beq.w	8015260 <_dtoa_r+0x518>
 80150f2:	4b86      	ldr	r3, [pc, #536]	@ (801530c <_dtoa_r+0x5c4>)
 80150f4:	2200      	movs	r2, #0
 80150f6:	4620      	mov	r0, r4
 80150f8:	4629      	mov	r1, r5
 80150fa:	f7eb fd17 	bl	8000b2c <__aeabi_dcmplt>
 80150fe:	2800      	cmp	r0, #0
 8015100:	f000 80ae 	beq.w	8015260 <_dtoa_r+0x518>
 8015104:	9b07      	ldr	r3, [sp, #28]
 8015106:	2b00      	cmp	r3, #0
 8015108:	f000 80aa 	beq.w	8015260 <_dtoa_r+0x518>
 801510c:	9b00      	ldr	r3, [sp, #0]
 801510e:	2b00      	cmp	r3, #0
 8015110:	dd37      	ble.n	8015182 <_dtoa_r+0x43a>
 8015112:	1e7b      	subs	r3, r7, #1
 8015114:	9304      	str	r3, [sp, #16]
 8015116:	4620      	mov	r0, r4
 8015118:	4b7d      	ldr	r3, [pc, #500]	@ (8015310 <_dtoa_r+0x5c8>)
 801511a:	2200      	movs	r2, #0
 801511c:	4629      	mov	r1, r5
 801511e:	f7eb fa93 	bl	8000648 <__aeabi_dmul>
 8015122:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015126:	9c00      	ldr	r4, [sp, #0]
 8015128:	3601      	adds	r6, #1
 801512a:	4630      	mov	r0, r6
 801512c:	f7eb fa22 	bl	8000574 <__aeabi_i2d>
 8015130:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015134:	f7eb fa88 	bl	8000648 <__aeabi_dmul>
 8015138:	4b76      	ldr	r3, [pc, #472]	@ (8015314 <_dtoa_r+0x5cc>)
 801513a:	2200      	movs	r2, #0
 801513c:	f7eb f8ce 	bl	80002dc <__adddf3>
 8015140:	4605      	mov	r5, r0
 8015142:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8015146:	2c00      	cmp	r4, #0
 8015148:	f040 808d 	bne.w	8015266 <_dtoa_r+0x51e>
 801514c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015150:	4b71      	ldr	r3, [pc, #452]	@ (8015318 <_dtoa_r+0x5d0>)
 8015152:	2200      	movs	r2, #0
 8015154:	f7eb f8c0 	bl	80002d8 <__aeabi_dsub>
 8015158:	4602      	mov	r2, r0
 801515a:	460b      	mov	r3, r1
 801515c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8015160:	462a      	mov	r2, r5
 8015162:	4633      	mov	r3, r6
 8015164:	f7eb fd00 	bl	8000b68 <__aeabi_dcmpgt>
 8015168:	2800      	cmp	r0, #0
 801516a:	f040 828b 	bne.w	8015684 <_dtoa_r+0x93c>
 801516e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015172:	462a      	mov	r2, r5
 8015174:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8015178:	f7eb fcd8 	bl	8000b2c <__aeabi_dcmplt>
 801517c:	2800      	cmp	r0, #0
 801517e:	f040 8128 	bne.w	80153d2 <_dtoa_r+0x68a>
 8015182:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8015186:	e9cd 3402 	strd	r3, r4, [sp, #8]
 801518a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801518c:	2b00      	cmp	r3, #0
 801518e:	f2c0 815a 	blt.w	8015446 <_dtoa_r+0x6fe>
 8015192:	2f0e      	cmp	r7, #14
 8015194:	f300 8157 	bgt.w	8015446 <_dtoa_r+0x6fe>
 8015198:	4b5a      	ldr	r3, [pc, #360]	@ (8015304 <_dtoa_r+0x5bc>)
 801519a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801519e:	ed93 7b00 	vldr	d7, [r3]
 80151a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80151a4:	2b00      	cmp	r3, #0
 80151a6:	ed8d 7b00 	vstr	d7, [sp]
 80151aa:	da03      	bge.n	80151b4 <_dtoa_r+0x46c>
 80151ac:	9b07      	ldr	r3, [sp, #28]
 80151ae:	2b00      	cmp	r3, #0
 80151b0:	f340 8101 	ble.w	80153b6 <_dtoa_r+0x66e>
 80151b4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80151b8:	4656      	mov	r6, sl
 80151ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 80151be:	4620      	mov	r0, r4
 80151c0:	4629      	mov	r1, r5
 80151c2:	f7eb fb6b 	bl	800089c <__aeabi_ddiv>
 80151c6:	f7eb fcef 	bl	8000ba8 <__aeabi_d2iz>
 80151ca:	4680      	mov	r8, r0
 80151cc:	f7eb f9d2 	bl	8000574 <__aeabi_i2d>
 80151d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80151d4:	f7eb fa38 	bl	8000648 <__aeabi_dmul>
 80151d8:	4602      	mov	r2, r0
 80151da:	460b      	mov	r3, r1
 80151dc:	4620      	mov	r0, r4
 80151de:	4629      	mov	r1, r5
 80151e0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80151e4:	f7eb f878 	bl	80002d8 <__aeabi_dsub>
 80151e8:	f806 4b01 	strb.w	r4, [r6], #1
 80151ec:	9d07      	ldr	r5, [sp, #28]
 80151ee:	eba6 040a 	sub.w	r4, r6, sl
 80151f2:	42a5      	cmp	r5, r4
 80151f4:	4602      	mov	r2, r0
 80151f6:	460b      	mov	r3, r1
 80151f8:	f040 8117 	bne.w	801542a <_dtoa_r+0x6e2>
 80151fc:	f7eb f86e 	bl	80002dc <__adddf3>
 8015200:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015204:	4604      	mov	r4, r0
 8015206:	460d      	mov	r5, r1
 8015208:	f7eb fcae 	bl	8000b68 <__aeabi_dcmpgt>
 801520c:	2800      	cmp	r0, #0
 801520e:	f040 80f9 	bne.w	8015404 <_dtoa_r+0x6bc>
 8015212:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015216:	4620      	mov	r0, r4
 8015218:	4629      	mov	r1, r5
 801521a:	f7eb fc7d 	bl	8000b18 <__aeabi_dcmpeq>
 801521e:	b118      	cbz	r0, 8015228 <_dtoa_r+0x4e0>
 8015220:	f018 0f01 	tst.w	r8, #1
 8015224:	f040 80ee 	bne.w	8015404 <_dtoa_r+0x6bc>
 8015228:	4649      	mov	r1, r9
 801522a:	4658      	mov	r0, fp
 801522c:	f000 fbda 	bl	80159e4 <_Bfree>
 8015230:	2300      	movs	r3, #0
 8015232:	7033      	strb	r3, [r6, #0]
 8015234:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8015236:	3701      	adds	r7, #1
 8015238:	601f      	str	r7, [r3, #0]
 801523a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801523c:	2b00      	cmp	r3, #0
 801523e:	f000 831d 	beq.w	801587c <_dtoa_r+0xb34>
 8015242:	601e      	str	r6, [r3, #0]
 8015244:	e31a      	b.n	801587c <_dtoa_r+0xb34>
 8015246:	07e2      	lsls	r2, r4, #31
 8015248:	d505      	bpl.n	8015256 <_dtoa_r+0x50e>
 801524a:	e9d5 2300 	ldrd	r2, r3, [r5]
 801524e:	f7eb f9fb 	bl	8000648 <__aeabi_dmul>
 8015252:	3601      	adds	r6, #1
 8015254:	2301      	movs	r3, #1
 8015256:	1064      	asrs	r4, r4, #1
 8015258:	3508      	adds	r5, #8
 801525a:	e73f      	b.n	80150dc <_dtoa_r+0x394>
 801525c:	2602      	movs	r6, #2
 801525e:	e742      	b.n	80150e6 <_dtoa_r+0x39e>
 8015260:	9c07      	ldr	r4, [sp, #28]
 8015262:	9704      	str	r7, [sp, #16]
 8015264:	e761      	b.n	801512a <_dtoa_r+0x3e2>
 8015266:	4b27      	ldr	r3, [pc, #156]	@ (8015304 <_dtoa_r+0x5bc>)
 8015268:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801526a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801526e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8015272:	4454      	add	r4, sl
 8015274:	2900      	cmp	r1, #0
 8015276:	d053      	beq.n	8015320 <_dtoa_r+0x5d8>
 8015278:	4928      	ldr	r1, [pc, #160]	@ (801531c <_dtoa_r+0x5d4>)
 801527a:	2000      	movs	r0, #0
 801527c:	f7eb fb0e 	bl	800089c <__aeabi_ddiv>
 8015280:	4633      	mov	r3, r6
 8015282:	462a      	mov	r2, r5
 8015284:	f7eb f828 	bl	80002d8 <__aeabi_dsub>
 8015288:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801528c:	4656      	mov	r6, sl
 801528e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015292:	f7eb fc89 	bl	8000ba8 <__aeabi_d2iz>
 8015296:	4605      	mov	r5, r0
 8015298:	f7eb f96c 	bl	8000574 <__aeabi_i2d>
 801529c:	4602      	mov	r2, r0
 801529e:	460b      	mov	r3, r1
 80152a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80152a4:	f7eb f818 	bl	80002d8 <__aeabi_dsub>
 80152a8:	3530      	adds	r5, #48	@ 0x30
 80152aa:	4602      	mov	r2, r0
 80152ac:	460b      	mov	r3, r1
 80152ae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80152b2:	f806 5b01 	strb.w	r5, [r6], #1
 80152b6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80152ba:	f7eb fc37 	bl	8000b2c <__aeabi_dcmplt>
 80152be:	2800      	cmp	r0, #0
 80152c0:	d171      	bne.n	80153a6 <_dtoa_r+0x65e>
 80152c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80152c6:	4911      	ldr	r1, [pc, #68]	@ (801530c <_dtoa_r+0x5c4>)
 80152c8:	2000      	movs	r0, #0
 80152ca:	f7eb f805 	bl	80002d8 <__aeabi_dsub>
 80152ce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80152d2:	f7eb fc2b 	bl	8000b2c <__aeabi_dcmplt>
 80152d6:	2800      	cmp	r0, #0
 80152d8:	f040 8095 	bne.w	8015406 <_dtoa_r+0x6be>
 80152dc:	42a6      	cmp	r6, r4
 80152de:	f43f af50 	beq.w	8015182 <_dtoa_r+0x43a>
 80152e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80152e6:	4b0a      	ldr	r3, [pc, #40]	@ (8015310 <_dtoa_r+0x5c8>)
 80152e8:	2200      	movs	r2, #0
 80152ea:	f7eb f9ad 	bl	8000648 <__aeabi_dmul>
 80152ee:	4b08      	ldr	r3, [pc, #32]	@ (8015310 <_dtoa_r+0x5c8>)
 80152f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80152f4:	2200      	movs	r2, #0
 80152f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80152fa:	f7eb f9a5 	bl	8000648 <__aeabi_dmul>
 80152fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015302:	e7c4      	b.n	801528e <_dtoa_r+0x546>
 8015304:	08019340 	.word	0x08019340
 8015308:	08019318 	.word	0x08019318
 801530c:	3ff00000 	.word	0x3ff00000
 8015310:	40240000 	.word	0x40240000
 8015314:	401c0000 	.word	0x401c0000
 8015318:	40140000 	.word	0x40140000
 801531c:	3fe00000 	.word	0x3fe00000
 8015320:	4631      	mov	r1, r6
 8015322:	4628      	mov	r0, r5
 8015324:	f7eb f990 	bl	8000648 <__aeabi_dmul>
 8015328:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801532c:	9415      	str	r4, [sp, #84]	@ 0x54
 801532e:	4656      	mov	r6, sl
 8015330:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015334:	f7eb fc38 	bl	8000ba8 <__aeabi_d2iz>
 8015338:	4605      	mov	r5, r0
 801533a:	f7eb f91b 	bl	8000574 <__aeabi_i2d>
 801533e:	4602      	mov	r2, r0
 8015340:	460b      	mov	r3, r1
 8015342:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015346:	f7ea ffc7 	bl	80002d8 <__aeabi_dsub>
 801534a:	3530      	adds	r5, #48	@ 0x30
 801534c:	f806 5b01 	strb.w	r5, [r6], #1
 8015350:	4602      	mov	r2, r0
 8015352:	460b      	mov	r3, r1
 8015354:	42a6      	cmp	r6, r4
 8015356:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801535a:	f04f 0200 	mov.w	r2, #0
 801535e:	d124      	bne.n	80153aa <_dtoa_r+0x662>
 8015360:	4bac      	ldr	r3, [pc, #688]	@ (8015614 <_dtoa_r+0x8cc>)
 8015362:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8015366:	f7ea ffb9 	bl	80002dc <__adddf3>
 801536a:	4602      	mov	r2, r0
 801536c:	460b      	mov	r3, r1
 801536e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015372:	f7eb fbf9 	bl	8000b68 <__aeabi_dcmpgt>
 8015376:	2800      	cmp	r0, #0
 8015378:	d145      	bne.n	8015406 <_dtoa_r+0x6be>
 801537a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801537e:	49a5      	ldr	r1, [pc, #660]	@ (8015614 <_dtoa_r+0x8cc>)
 8015380:	2000      	movs	r0, #0
 8015382:	f7ea ffa9 	bl	80002d8 <__aeabi_dsub>
 8015386:	4602      	mov	r2, r0
 8015388:	460b      	mov	r3, r1
 801538a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801538e:	f7eb fbcd 	bl	8000b2c <__aeabi_dcmplt>
 8015392:	2800      	cmp	r0, #0
 8015394:	f43f aef5 	beq.w	8015182 <_dtoa_r+0x43a>
 8015398:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 801539a:	1e73      	subs	r3, r6, #1
 801539c:	9315      	str	r3, [sp, #84]	@ 0x54
 801539e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80153a2:	2b30      	cmp	r3, #48	@ 0x30
 80153a4:	d0f8      	beq.n	8015398 <_dtoa_r+0x650>
 80153a6:	9f04      	ldr	r7, [sp, #16]
 80153a8:	e73e      	b.n	8015228 <_dtoa_r+0x4e0>
 80153aa:	4b9b      	ldr	r3, [pc, #620]	@ (8015618 <_dtoa_r+0x8d0>)
 80153ac:	f7eb f94c 	bl	8000648 <__aeabi_dmul>
 80153b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80153b4:	e7bc      	b.n	8015330 <_dtoa_r+0x5e8>
 80153b6:	d10c      	bne.n	80153d2 <_dtoa_r+0x68a>
 80153b8:	4b98      	ldr	r3, [pc, #608]	@ (801561c <_dtoa_r+0x8d4>)
 80153ba:	2200      	movs	r2, #0
 80153bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80153c0:	f7eb f942 	bl	8000648 <__aeabi_dmul>
 80153c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80153c8:	f7eb fbc4 	bl	8000b54 <__aeabi_dcmpge>
 80153cc:	2800      	cmp	r0, #0
 80153ce:	f000 8157 	beq.w	8015680 <_dtoa_r+0x938>
 80153d2:	2400      	movs	r4, #0
 80153d4:	4625      	mov	r5, r4
 80153d6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80153d8:	43db      	mvns	r3, r3
 80153da:	9304      	str	r3, [sp, #16]
 80153dc:	4656      	mov	r6, sl
 80153de:	2700      	movs	r7, #0
 80153e0:	4621      	mov	r1, r4
 80153e2:	4658      	mov	r0, fp
 80153e4:	f000 fafe 	bl	80159e4 <_Bfree>
 80153e8:	2d00      	cmp	r5, #0
 80153ea:	d0dc      	beq.n	80153a6 <_dtoa_r+0x65e>
 80153ec:	b12f      	cbz	r7, 80153fa <_dtoa_r+0x6b2>
 80153ee:	42af      	cmp	r7, r5
 80153f0:	d003      	beq.n	80153fa <_dtoa_r+0x6b2>
 80153f2:	4639      	mov	r1, r7
 80153f4:	4658      	mov	r0, fp
 80153f6:	f000 faf5 	bl	80159e4 <_Bfree>
 80153fa:	4629      	mov	r1, r5
 80153fc:	4658      	mov	r0, fp
 80153fe:	f000 faf1 	bl	80159e4 <_Bfree>
 8015402:	e7d0      	b.n	80153a6 <_dtoa_r+0x65e>
 8015404:	9704      	str	r7, [sp, #16]
 8015406:	4633      	mov	r3, r6
 8015408:	461e      	mov	r6, r3
 801540a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801540e:	2a39      	cmp	r2, #57	@ 0x39
 8015410:	d107      	bne.n	8015422 <_dtoa_r+0x6da>
 8015412:	459a      	cmp	sl, r3
 8015414:	d1f8      	bne.n	8015408 <_dtoa_r+0x6c0>
 8015416:	9a04      	ldr	r2, [sp, #16]
 8015418:	3201      	adds	r2, #1
 801541a:	9204      	str	r2, [sp, #16]
 801541c:	2230      	movs	r2, #48	@ 0x30
 801541e:	f88a 2000 	strb.w	r2, [sl]
 8015422:	781a      	ldrb	r2, [r3, #0]
 8015424:	3201      	adds	r2, #1
 8015426:	701a      	strb	r2, [r3, #0]
 8015428:	e7bd      	b.n	80153a6 <_dtoa_r+0x65e>
 801542a:	4b7b      	ldr	r3, [pc, #492]	@ (8015618 <_dtoa_r+0x8d0>)
 801542c:	2200      	movs	r2, #0
 801542e:	f7eb f90b 	bl	8000648 <__aeabi_dmul>
 8015432:	2200      	movs	r2, #0
 8015434:	2300      	movs	r3, #0
 8015436:	4604      	mov	r4, r0
 8015438:	460d      	mov	r5, r1
 801543a:	f7eb fb6d 	bl	8000b18 <__aeabi_dcmpeq>
 801543e:	2800      	cmp	r0, #0
 8015440:	f43f aebb 	beq.w	80151ba <_dtoa_r+0x472>
 8015444:	e6f0      	b.n	8015228 <_dtoa_r+0x4e0>
 8015446:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8015448:	2a00      	cmp	r2, #0
 801544a:	f000 80db 	beq.w	8015604 <_dtoa_r+0x8bc>
 801544e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015450:	2a01      	cmp	r2, #1
 8015452:	f300 80bf 	bgt.w	80155d4 <_dtoa_r+0x88c>
 8015456:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8015458:	2a00      	cmp	r2, #0
 801545a:	f000 80b7 	beq.w	80155cc <_dtoa_r+0x884>
 801545e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8015462:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8015464:	4646      	mov	r6, r8
 8015466:	9a08      	ldr	r2, [sp, #32]
 8015468:	2101      	movs	r1, #1
 801546a:	441a      	add	r2, r3
 801546c:	4658      	mov	r0, fp
 801546e:	4498      	add	r8, r3
 8015470:	9208      	str	r2, [sp, #32]
 8015472:	f000 fbb5 	bl	8015be0 <__i2b>
 8015476:	4605      	mov	r5, r0
 8015478:	b15e      	cbz	r6, 8015492 <_dtoa_r+0x74a>
 801547a:	9b08      	ldr	r3, [sp, #32]
 801547c:	2b00      	cmp	r3, #0
 801547e:	dd08      	ble.n	8015492 <_dtoa_r+0x74a>
 8015480:	42b3      	cmp	r3, r6
 8015482:	9a08      	ldr	r2, [sp, #32]
 8015484:	bfa8      	it	ge
 8015486:	4633      	movge	r3, r6
 8015488:	eba8 0803 	sub.w	r8, r8, r3
 801548c:	1af6      	subs	r6, r6, r3
 801548e:	1ad3      	subs	r3, r2, r3
 8015490:	9308      	str	r3, [sp, #32]
 8015492:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015494:	b1f3      	cbz	r3, 80154d4 <_dtoa_r+0x78c>
 8015496:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015498:	2b00      	cmp	r3, #0
 801549a:	f000 80b7 	beq.w	801560c <_dtoa_r+0x8c4>
 801549e:	b18c      	cbz	r4, 80154c4 <_dtoa_r+0x77c>
 80154a0:	4629      	mov	r1, r5
 80154a2:	4622      	mov	r2, r4
 80154a4:	4658      	mov	r0, fp
 80154a6:	f000 fc5b 	bl	8015d60 <__pow5mult>
 80154aa:	464a      	mov	r2, r9
 80154ac:	4601      	mov	r1, r0
 80154ae:	4605      	mov	r5, r0
 80154b0:	4658      	mov	r0, fp
 80154b2:	f000 fbab 	bl	8015c0c <__multiply>
 80154b6:	4649      	mov	r1, r9
 80154b8:	9004      	str	r0, [sp, #16]
 80154ba:	4658      	mov	r0, fp
 80154bc:	f000 fa92 	bl	80159e4 <_Bfree>
 80154c0:	9b04      	ldr	r3, [sp, #16]
 80154c2:	4699      	mov	r9, r3
 80154c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80154c6:	1b1a      	subs	r2, r3, r4
 80154c8:	d004      	beq.n	80154d4 <_dtoa_r+0x78c>
 80154ca:	4649      	mov	r1, r9
 80154cc:	4658      	mov	r0, fp
 80154ce:	f000 fc47 	bl	8015d60 <__pow5mult>
 80154d2:	4681      	mov	r9, r0
 80154d4:	2101      	movs	r1, #1
 80154d6:	4658      	mov	r0, fp
 80154d8:	f000 fb82 	bl	8015be0 <__i2b>
 80154dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80154de:	4604      	mov	r4, r0
 80154e0:	2b00      	cmp	r3, #0
 80154e2:	f000 81cf 	beq.w	8015884 <_dtoa_r+0xb3c>
 80154e6:	461a      	mov	r2, r3
 80154e8:	4601      	mov	r1, r0
 80154ea:	4658      	mov	r0, fp
 80154ec:	f000 fc38 	bl	8015d60 <__pow5mult>
 80154f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80154f2:	2b01      	cmp	r3, #1
 80154f4:	4604      	mov	r4, r0
 80154f6:	f300 8095 	bgt.w	8015624 <_dtoa_r+0x8dc>
 80154fa:	9b02      	ldr	r3, [sp, #8]
 80154fc:	2b00      	cmp	r3, #0
 80154fe:	f040 8087 	bne.w	8015610 <_dtoa_r+0x8c8>
 8015502:	9b03      	ldr	r3, [sp, #12]
 8015504:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015508:	2b00      	cmp	r3, #0
 801550a:	f040 8089 	bne.w	8015620 <_dtoa_r+0x8d8>
 801550e:	9b03      	ldr	r3, [sp, #12]
 8015510:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8015514:	0d1b      	lsrs	r3, r3, #20
 8015516:	051b      	lsls	r3, r3, #20
 8015518:	b12b      	cbz	r3, 8015526 <_dtoa_r+0x7de>
 801551a:	9b08      	ldr	r3, [sp, #32]
 801551c:	3301      	adds	r3, #1
 801551e:	9308      	str	r3, [sp, #32]
 8015520:	f108 0801 	add.w	r8, r8, #1
 8015524:	2301      	movs	r3, #1
 8015526:	930a      	str	r3, [sp, #40]	@ 0x28
 8015528:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801552a:	2b00      	cmp	r3, #0
 801552c:	f000 81b0 	beq.w	8015890 <_dtoa_r+0xb48>
 8015530:	6923      	ldr	r3, [r4, #16]
 8015532:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8015536:	6918      	ldr	r0, [r3, #16]
 8015538:	f000 fb06 	bl	8015b48 <__hi0bits>
 801553c:	f1c0 0020 	rsb	r0, r0, #32
 8015540:	9b08      	ldr	r3, [sp, #32]
 8015542:	4418      	add	r0, r3
 8015544:	f010 001f 	ands.w	r0, r0, #31
 8015548:	d077      	beq.n	801563a <_dtoa_r+0x8f2>
 801554a:	f1c0 0320 	rsb	r3, r0, #32
 801554e:	2b04      	cmp	r3, #4
 8015550:	dd6b      	ble.n	801562a <_dtoa_r+0x8e2>
 8015552:	9b08      	ldr	r3, [sp, #32]
 8015554:	f1c0 001c 	rsb	r0, r0, #28
 8015558:	4403      	add	r3, r0
 801555a:	4480      	add	r8, r0
 801555c:	4406      	add	r6, r0
 801555e:	9308      	str	r3, [sp, #32]
 8015560:	f1b8 0f00 	cmp.w	r8, #0
 8015564:	dd05      	ble.n	8015572 <_dtoa_r+0x82a>
 8015566:	4649      	mov	r1, r9
 8015568:	4642      	mov	r2, r8
 801556a:	4658      	mov	r0, fp
 801556c:	f000 fc52 	bl	8015e14 <__lshift>
 8015570:	4681      	mov	r9, r0
 8015572:	9b08      	ldr	r3, [sp, #32]
 8015574:	2b00      	cmp	r3, #0
 8015576:	dd05      	ble.n	8015584 <_dtoa_r+0x83c>
 8015578:	4621      	mov	r1, r4
 801557a:	461a      	mov	r2, r3
 801557c:	4658      	mov	r0, fp
 801557e:	f000 fc49 	bl	8015e14 <__lshift>
 8015582:	4604      	mov	r4, r0
 8015584:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8015586:	2b00      	cmp	r3, #0
 8015588:	d059      	beq.n	801563e <_dtoa_r+0x8f6>
 801558a:	4621      	mov	r1, r4
 801558c:	4648      	mov	r0, r9
 801558e:	f000 fcad 	bl	8015eec <__mcmp>
 8015592:	2800      	cmp	r0, #0
 8015594:	da53      	bge.n	801563e <_dtoa_r+0x8f6>
 8015596:	1e7b      	subs	r3, r7, #1
 8015598:	9304      	str	r3, [sp, #16]
 801559a:	4649      	mov	r1, r9
 801559c:	2300      	movs	r3, #0
 801559e:	220a      	movs	r2, #10
 80155a0:	4658      	mov	r0, fp
 80155a2:	f000 fa41 	bl	8015a28 <__multadd>
 80155a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80155a8:	4681      	mov	r9, r0
 80155aa:	2b00      	cmp	r3, #0
 80155ac:	f000 8172 	beq.w	8015894 <_dtoa_r+0xb4c>
 80155b0:	2300      	movs	r3, #0
 80155b2:	4629      	mov	r1, r5
 80155b4:	220a      	movs	r2, #10
 80155b6:	4658      	mov	r0, fp
 80155b8:	f000 fa36 	bl	8015a28 <__multadd>
 80155bc:	9b00      	ldr	r3, [sp, #0]
 80155be:	2b00      	cmp	r3, #0
 80155c0:	4605      	mov	r5, r0
 80155c2:	dc67      	bgt.n	8015694 <_dtoa_r+0x94c>
 80155c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80155c6:	2b02      	cmp	r3, #2
 80155c8:	dc41      	bgt.n	801564e <_dtoa_r+0x906>
 80155ca:	e063      	b.n	8015694 <_dtoa_r+0x94c>
 80155cc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80155ce:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80155d2:	e746      	b.n	8015462 <_dtoa_r+0x71a>
 80155d4:	9b07      	ldr	r3, [sp, #28]
 80155d6:	1e5c      	subs	r4, r3, #1
 80155d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80155da:	42a3      	cmp	r3, r4
 80155dc:	bfbf      	itttt	lt
 80155de:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80155e0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80155e2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80155e4:	1ae3      	sublt	r3, r4, r3
 80155e6:	bfb4      	ite	lt
 80155e8:	18d2      	addlt	r2, r2, r3
 80155ea:	1b1c      	subge	r4, r3, r4
 80155ec:	9b07      	ldr	r3, [sp, #28]
 80155ee:	bfbc      	itt	lt
 80155f0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80155f2:	2400      	movlt	r4, #0
 80155f4:	2b00      	cmp	r3, #0
 80155f6:	bfb5      	itete	lt
 80155f8:	eba8 0603 	sublt.w	r6, r8, r3
 80155fc:	9b07      	ldrge	r3, [sp, #28]
 80155fe:	2300      	movlt	r3, #0
 8015600:	4646      	movge	r6, r8
 8015602:	e730      	b.n	8015466 <_dtoa_r+0x71e>
 8015604:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8015606:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8015608:	4646      	mov	r6, r8
 801560a:	e735      	b.n	8015478 <_dtoa_r+0x730>
 801560c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801560e:	e75c      	b.n	80154ca <_dtoa_r+0x782>
 8015610:	2300      	movs	r3, #0
 8015612:	e788      	b.n	8015526 <_dtoa_r+0x7de>
 8015614:	3fe00000 	.word	0x3fe00000
 8015618:	40240000 	.word	0x40240000
 801561c:	40140000 	.word	0x40140000
 8015620:	9b02      	ldr	r3, [sp, #8]
 8015622:	e780      	b.n	8015526 <_dtoa_r+0x7de>
 8015624:	2300      	movs	r3, #0
 8015626:	930a      	str	r3, [sp, #40]	@ 0x28
 8015628:	e782      	b.n	8015530 <_dtoa_r+0x7e8>
 801562a:	d099      	beq.n	8015560 <_dtoa_r+0x818>
 801562c:	9a08      	ldr	r2, [sp, #32]
 801562e:	331c      	adds	r3, #28
 8015630:	441a      	add	r2, r3
 8015632:	4498      	add	r8, r3
 8015634:	441e      	add	r6, r3
 8015636:	9208      	str	r2, [sp, #32]
 8015638:	e792      	b.n	8015560 <_dtoa_r+0x818>
 801563a:	4603      	mov	r3, r0
 801563c:	e7f6      	b.n	801562c <_dtoa_r+0x8e4>
 801563e:	9b07      	ldr	r3, [sp, #28]
 8015640:	9704      	str	r7, [sp, #16]
 8015642:	2b00      	cmp	r3, #0
 8015644:	dc20      	bgt.n	8015688 <_dtoa_r+0x940>
 8015646:	9300      	str	r3, [sp, #0]
 8015648:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801564a:	2b02      	cmp	r3, #2
 801564c:	dd1e      	ble.n	801568c <_dtoa_r+0x944>
 801564e:	9b00      	ldr	r3, [sp, #0]
 8015650:	2b00      	cmp	r3, #0
 8015652:	f47f aec0 	bne.w	80153d6 <_dtoa_r+0x68e>
 8015656:	4621      	mov	r1, r4
 8015658:	2205      	movs	r2, #5
 801565a:	4658      	mov	r0, fp
 801565c:	f000 f9e4 	bl	8015a28 <__multadd>
 8015660:	4601      	mov	r1, r0
 8015662:	4604      	mov	r4, r0
 8015664:	4648      	mov	r0, r9
 8015666:	f000 fc41 	bl	8015eec <__mcmp>
 801566a:	2800      	cmp	r0, #0
 801566c:	f77f aeb3 	ble.w	80153d6 <_dtoa_r+0x68e>
 8015670:	4656      	mov	r6, sl
 8015672:	2331      	movs	r3, #49	@ 0x31
 8015674:	f806 3b01 	strb.w	r3, [r6], #1
 8015678:	9b04      	ldr	r3, [sp, #16]
 801567a:	3301      	adds	r3, #1
 801567c:	9304      	str	r3, [sp, #16]
 801567e:	e6ae      	b.n	80153de <_dtoa_r+0x696>
 8015680:	9c07      	ldr	r4, [sp, #28]
 8015682:	9704      	str	r7, [sp, #16]
 8015684:	4625      	mov	r5, r4
 8015686:	e7f3      	b.n	8015670 <_dtoa_r+0x928>
 8015688:	9b07      	ldr	r3, [sp, #28]
 801568a:	9300      	str	r3, [sp, #0]
 801568c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801568e:	2b00      	cmp	r3, #0
 8015690:	f000 8104 	beq.w	801589c <_dtoa_r+0xb54>
 8015694:	2e00      	cmp	r6, #0
 8015696:	dd05      	ble.n	80156a4 <_dtoa_r+0x95c>
 8015698:	4629      	mov	r1, r5
 801569a:	4632      	mov	r2, r6
 801569c:	4658      	mov	r0, fp
 801569e:	f000 fbb9 	bl	8015e14 <__lshift>
 80156a2:	4605      	mov	r5, r0
 80156a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80156a6:	2b00      	cmp	r3, #0
 80156a8:	d05a      	beq.n	8015760 <_dtoa_r+0xa18>
 80156aa:	6869      	ldr	r1, [r5, #4]
 80156ac:	4658      	mov	r0, fp
 80156ae:	f000 f959 	bl	8015964 <_Balloc>
 80156b2:	4606      	mov	r6, r0
 80156b4:	b928      	cbnz	r0, 80156c2 <_dtoa_r+0x97a>
 80156b6:	4b84      	ldr	r3, [pc, #528]	@ (80158c8 <_dtoa_r+0xb80>)
 80156b8:	4602      	mov	r2, r0
 80156ba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80156be:	f7ff bb5a 	b.w	8014d76 <_dtoa_r+0x2e>
 80156c2:	692a      	ldr	r2, [r5, #16]
 80156c4:	3202      	adds	r2, #2
 80156c6:	0092      	lsls	r2, r2, #2
 80156c8:	f105 010c 	add.w	r1, r5, #12
 80156cc:	300c      	adds	r0, #12
 80156ce:	f7ff fa9e 	bl	8014c0e <memcpy>
 80156d2:	2201      	movs	r2, #1
 80156d4:	4631      	mov	r1, r6
 80156d6:	4658      	mov	r0, fp
 80156d8:	f000 fb9c 	bl	8015e14 <__lshift>
 80156dc:	f10a 0301 	add.w	r3, sl, #1
 80156e0:	9307      	str	r3, [sp, #28]
 80156e2:	9b00      	ldr	r3, [sp, #0]
 80156e4:	4453      	add	r3, sl
 80156e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80156e8:	9b02      	ldr	r3, [sp, #8]
 80156ea:	f003 0301 	and.w	r3, r3, #1
 80156ee:	462f      	mov	r7, r5
 80156f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80156f2:	4605      	mov	r5, r0
 80156f4:	9b07      	ldr	r3, [sp, #28]
 80156f6:	4621      	mov	r1, r4
 80156f8:	3b01      	subs	r3, #1
 80156fa:	4648      	mov	r0, r9
 80156fc:	9300      	str	r3, [sp, #0]
 80156fe:	f7ff fa9b 	bl	8014c38 <quorem>
 8015702:	4639      	mov	r1, r7
 8015704:	9002      	str	r0, [sp, #8]
 8015706:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801570a:	4648      	mov	r0, r9
 801570c:	f000 fbee 	bl	8015eec <__mcmp>
 8015710:	462a      	mov	r2, r5
 8015712:	9008      	str	r0, [sp, #32]
 8015714:	4621      	mov	r1, r4
 8015716:	4658      	mov	r0, fp
 8015718:	f000 fc04 	bl	8015f24 <__mdiff>
 801571c:	68c2      	ldr	r2, [r0, #12]
 801571e:	4606      	mov	r6, r0
 8015720:	bb02      	cbnz	r2, 8015764 <_dtoa_r+0xa1c>
 8015722:	4601      	mov	r1, r0
 8015724:	4648      	mov	r0, r9
 8015726:	f000 fbe1 	bl	8015eec <__mcmp>
 801572a:	4602      	mov	r2, r0
 801572c:	4631      	mov	r1, r6
 801572e:	4658      	mov	r0, fp
 8015730:	920e      	str	r2, [sp, #56]	@ 0x38
 8015732:	f000 f957 	bl	80159e4 <_Bfree>
 8015736:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015738:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801573a:	9e07      	ldr	r6, [sp, #28]
 801573c:	ea43 0102 	orr.w	r1, r3, r2
 8015740:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015742:	4319      	orrs	r1, r3
 8015744:	d110      	bne.n	8015768 <_dtoa_r+0xa20>
 8015746:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801574a:	d029      	beq.n	80157a0 <_dtoa_r+0xa58>
 801574c:	9b08      	ldr	r3, [sp, #32]
 801574e:	2b00      	cmp	r3, #0
 8015750:	dd02      	ble.n	8015758 <_dtoa_r+0xa10>
 8015752:	9b02      	ldr	r3, [sp, #8]
 8015754:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8015758:	9b00      	ldr	r3, [sp, #0]
 801575a:	f883 8000 	strb.w	r8, [r3]
 801575e:	e63f      	b.n	80153e0 <_dtoa_r+0x698>
 8015760:	4628      	mov	r0, r5
 8015762:	e7bb      	b.n	80156dc <_dtoa_r+0x994>
 8015764:	2201      	movs	r2, #1
 8015766:	e7e1      	b.n	801572c <_dtoa_r+0x9e4>
 8015768:	9b08      	ldr	r3, [sp, #32]
 801576a:	2b00      	cmp	r3, #0
 801576c:	db04      	blt.n	8015778 <_dtoa_r+0xa30>
 801576e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8015770:	430b      	orrs	r3, r1
 8015772:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8015774:	430b      	orrs	r3, r1
 8015776:	d120      	bne.n	80157ba <_dtoa_r+0xa72>
 8015778:	2a00      	cmp	r2, #0
 801577a:	dded      	ble.n	8015758 <_dtoa_r+0xa10>
 801577c:	4649      	mov	r1, r9
 801577e:	2201      	movs	r2, #1
 8015780:	4658      	mov	r0, fp
 8015782:	f000 fb47 	bl	8015e14 <__lshift>
 8015786:	4621      	mov	r1, r4
 8015788:	4681      	mov	r9, r0
 801578a:	f000 fbaf 	bl	8015eec <__mcmp>
 801578e:	2800      	cmp	r0, #0
 8015790:	dc03      	bgt.n	801579a <_dtoa_r+0xa52>
 8015792:	d1e1      	bne.n	8015758 <_dtoa_r+0xa10>
 8015794:	f018 0f01 	tst.w	r8, #1
 8015798:	d0de      	beq.n	8015758 <_dtoa_r+0xa10>
 801579a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801579e:	d1d8      	bne.n	8015752 <_dtoa_r+0xa0a>
 80157a0:	9a00      	ldr	r2, [sp, #0]
 80157a2:	2339      	movs	r3, #57	@ 0x39
 80157a4:	7013      	strb	r3, [r2, #0]
 80157a6:	4633      	mov	r3, r6
 80157a8:	461e      	mov	r6, r3
 80157aa:	3b01      	subs	r3, #1
 80157ac:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80157b0:	2a39      	cmp	r2, #57	@ 0x39
 80157b2:	d052      	beq.n	801585a <_dtoa_r+0xb12>
 80157b4:	3201      	adds	r2, #1
 80157b6:	701a      	strb	r2, [r3, #0]
 80157b8:	e612      	b.n	80153e0 <_dtoa_r+0x698>
 80157ba:	2a00      	cmp	r2, #0
 80157bc:	dd07      	ble.n	80157ce <_dtoa_r+0xa86>
 80157be:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80157c2:	d0ed      	beq.n	80157a0 <_dtoa_r+0xa58>
 80157c4:	9a00      	ldr	r2, [sp, #0]
 80157c6:	f108 0301 	add.w	r3, r8, #1
 80157ca:	7013      	strb	r3, [r2, #0]
 80157cc:	e608      	b.n	80153e0 <_dtoa_r+0x698>
 80157ce:	9b07      	ldr	r3, [sp, #28]
 80157d0:	9a07      	ldr	r2, [sp, #28]
 80157d2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80157d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80157d8:	4293      	cmp	r3, r2
 80157da:	d028      	beq.n	801582e <_dtoa_r+0xae6>
 80157dc:	4649      	mov	r1, r9
 80157de:	2300      	movs	r3, #0
 80157e0:	220a      	movs	r2, #10
 80157e2:	4658      	mov	r0, fp
 80157e4:	f000 f920 	bl	8015a28 <__multadd>
 80157e8:	42af      	cmp	r7, r5
 80157ea:	4681      	mov	r9, r0
 80157ec:	f04f 0300 	mov.w	r3, #0
 80157f0:	f04f 020a 	mov.w	r2, #10
 80157f4:	4639      	mov	r1, r7
 80157f6:	4658      	mov	r0, fp
 80157f8:	d107      	bne.n	801580a <_dtoa_r+0xac2>
 80157fa:	f000 f915 	bl	8015a28 <__multadd>
 80157fe:	4607      	mov	r7, r0
 8015800:	4605      	mov	r5, r0
 8015802:	9b07      	ldr	r3, [sp, #28]
 8015804:	3301      	adds	r3, #1
 8015806:	9307      	str	r3, [sp, #28]
 8015808:	e774      	b.n	80156f4 <_dtoa_r+0x9ac>
 801580a:	f000 f90d 	bl	8015a28 <__multadd>
 801580e:	4629      	mov	r1, r5
 8015810:	4607      	mov	r7, r0
 8015812:	2300      	movs	r3, #0
 8015814:	220a      	movs	r2, #10
 8015816:	4658      	mov	r0, fp
 8015818:	f000 f906 	bl	8015a28 <__multadd>
 801581c:	4605      	mov	r5, r0
 801581e:	e7f0      	b.n	8015802 <_dtoa_r+0xaba>
 8015820:	9b00      	ldr	r3, [sp, #0]
 8015822:	2b00      	cmp	r3, #0
 8015824:	bfcc      	ite	gt
 8015826:	461e      	movgt	r6, r3
 8015828:	2601      	movle	r6, #1
 801582a:	4456      	add	r6, sl
 801582c:	2700      	movs	r7, #0
 801582e:	4649      	mov	r1, r9
 8015830:	2201      	movs	r2, #1
 8015832:	4658      	mov	r0, fp
 8015834:	f000 faee 	bl	8015e14 <__lshift>
 8015838:	4621      	mov	r1, r4
 801583a:	4681      	mov	r9, r0
 801583c:	f000 fb56 	bl	8015eec <__mcmp>
 8015840:	2800      	cmp	r0, #0
 8015842:	dcb0      	bgt.n	80157a6 <_dtoa_r+0xa5e>
 8015844:	d102      	bne.n	801584c <_dtoa_r+0xb04>
 8015846:	f018 0f01 	tst.w	r8, #1
 801584a:	d1ac      	bne.n	80157a6 <_dtoa_r+0xa5e>
 801584c:	4633      	mov	r3, r6
 801584e:	461e      	mov	r6, r3
 8015850:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8015854:	2a30      	cmp	r2, #48	@ 0x30
 8015856:	d0fa      	beq.n	801584e <_dtoa_r+0xb06>
 8015858:	e5c2      	b.n	80153e0 <_dtoa_r+0x698>
 801585a:	459a      	cmp	sl, r3
 801585c:	d1a4      	bne.n	80157a8 <_dtoa_r+0xa60>
 801585e:	9b04      	ldr	r3, [sp, #16]
 8015860:	3301      	adds	r3, #1
 8015862:	9304      	str	r3, [sp, #16]
 8015864:	2331      	movs	r3, #49	@ 0x31
 8015866:	f88a 3000 	strb.w	r3, [sl]
 801586a:	e5b9      	b.n	80153e0 <_dtoa_r+0x698>
 801586c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801586e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80158cc <_dtoa_r+0xb84>
 8015872:	b11b      	cbz	r3, 801587c <_dtoa_r+0xb34>
 8015874:	f10a 0308 	add.w	r3, sl, #8
 8015878:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801587a:	6013      	str	r3, [r2, #0]
 801587c:	4650      	mov	r0, sl
 801587e:	b019      	add	sp, #100	@ 0x64
 8015880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015884:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015886:	2b01      	cmp	r3, #1
 8015888:	f77f ae37 	ble.w	80154fa <_dtoa_r+0x7b2>
 801588c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801588e:	930a      	str	r3, [sp, #40]	@ 0x28
 8015890:	2001      	movs	r0, #1
 8015892:	e655      	b.n	8015540 <_dtoa_r+0x7f8>
 8015894:	9b00      	ldr	r3, [sp, #0]
 8015896:	2b00      	cmp	r3, #0
 8015898:	f77f aed6 	ble.w	8015648 <_dtoa_r+0x900>
 801589c:	4656      	mov	r6, sl
 801589e:	4621      	mov	r1, r4
 80158a0:	4648      	mov	r0, r9
 80158a2:	f7ff f9c9 	bl	8014c38 <quorem>
 80158a6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80158aa:	f806 8b01 	strb.w	r8, [r6], #1
 80158ae:	9b00      	ldr	r3, [sp, #0]
 80158b0:	eba6 020a 	sub.w	r2, r6, sl
 80158b4:	4293      	cmp	r3, r2
 80158b6:	ddb3      	ble.n	8015820 <_dtoa_r+0xad8>
 80158b8:	4649      	mov	r1, r9
 80158ba:	2300      	movs	r3, #0
 80158bc:	220a      	movs	r2, #10
 80158be:	4658      	mov	r0, fp
 80158c0:	f000 f8b2 	bl	8015a28 <__multadd>
 80158c4:	4681      	mov	r9, r0
 80158c6:	e7ea      	b.n	801589e <_dtoa_r+0xb56>
 80158c8:	080192a1 	.word	0x080192a1
 80158cc:	08019225 	.word	0x08019225

080158d0 <_free_r>:
 80158d0:	b538      	push	{r3, r4, r5, lr}
 80158d2:	4605      	mov	r5, r0
 80158d4:	2900      	cmp	r1, #0
 80158d6:	d041      	beq.n	801595c <_free_r+0x8c>
 80158d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80158dc:	1f0c      	subs	r4, r1, #4
 80158de:	2b00      	cmp	r3, #0
 80158e0:	bfb8      	it	lt
 80158e2:	18e4      	addlt	r4, r4, r3
 80158e4:	f7fe f8d4 	bl	8013a90 <__malloc_lock>
 80158e8:	4a1d      	ldr	r2, [pc, #116]	@ (8015960 <_free_r+0x90>)
 80158ea:	6813      	ldr	r3, [r2, #0]
 80158ec:	b933      	cbnz	r3, 80158fc <_free_r+0x2c>
 80158ee:	6063      	str	r3, [r4, #4]
 80158f0:	6014      	str	r4, [r2, #0]
 80158f2:	4628      	mov	r0, r5
 80158f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80158f8:	f7fe b8d0 	b.w	8013a9c <__malloc_unlock>
 80158fc:	42a3      	cmp	r3, r4
 80158fe:	d908      	bls.n	8015912 <_free_r+0x42>
 8015900:	6820      	ldr	r0, [r4, #0]
 8015902:	1821      	adds	r1, r4, r0
 8015904:	428b      	cmp	r3, r1
 8015906:	bf01      	itttt	eq
 8015908:	6819      	ldreq	r1, [r3, #0]
 801590a:	685b      	ldreq	r3, [r3, #4]
 801590c:	1809      	addeq	r1, r1, r0
 801590e:	6021      	streq	r1, [r4, #0]
 8015910:	e7ed      	b.n	80158ee <_free_r+0x1e>
 8015912:	461a      	mov	r2, r3
 8015914:	685b      	ldr	r3, [r3, #4]
 8015916:	b10b      	cbz	r3, 801591c <_free_r+0x4c>
 8015918:	42a3      	cmp	r3, r4
 801591a:	d9fa      	bls.n	8015912 <_free_r+0x42>
 801591c:	6811      	ldr	r1, [r2, #0]
 801591e:	1850      	adds	r0, r2, r1
 8015920:	42a0      	cmp	r0, r4
 8015922:	d10b      	bne.n	801593c <_free_r+0x6c>
 8015924:	6820      	ldr	r0, [r4, #0]
 8015926:	4401      	add	r1, r0
 8015928:	1850      	adds	r0, r2, r1
 801592a:	4283      	cmp	r3, r0
 801592c:	6011      	str	r1, [r2, #0]
 801592e:	d1e0      	bne.n	80158f2 <_free_r+0x22>
 8015930:	6818      	ldr	r0, [r3, #0]
 8015932:	685b      	ldr	r3, [r3, #4]
 8015934:	6053      	str	r3, [r2, #4]
 8015936:	4408      	add	r0, r1
 8015938:	6010      	str	r0, [r2, #0]
 801593a:	e7da      	b.n	80158f2 <_free_r+0x22>
 801593c:	d902      	bls.n	8015944 <_free_r+0x74>
 801593e:	230c      	movs	r3, #12
 8015940:	602b      	str	r3, [r5, #0]
 8015942:	e7d6      	b.n	80158f2 <_free_r+0x22>
 8015944:	6820      	ldr	r0, [r4, #0]
 8015946:	1821      	adds	r1, r4, r0
 8015948:	428b      	cmp	r3, r1
 801594a:	bf04      	itt	eq
 801594c:	6819      	ldreq	r1, [r3, #0]
 801594e:	685b      	ldreq	r3, [r3, #4]
 8015950:	6063      	str	r3, [r4, #4]
 8015952:	bf04      	itt	eq
 8015954:	1809      	addeq	r1, r1, r0
 8015956:	6021      	streq	r1, [r4, #0]
 8015958:	6054      	str	r4, [r2, #4]
 801595a:	e7ca      	b.n	80158f2 <_free_r+0x22>
 801595c:	bd38      	pop	{r3, r4, r5, pc}
 801595e:	bf00      	nop
 8015960:	200009cc 	.word	0x200009cc

08015964 <_Balloc>:
 8015964:	b570      	push	{r4, r5, r6, lr}
 8015966:	69c6      	ldr	r6, [r0, #28]
 8015968:	4604      	mov	r4, r0
 801596a:	460d      	mov	r5, r1
 801596c:	b976      	cbnz	r6, 801598c <_Balloc+0x28>
 801596e:	2010      	movs	r0, #16
 8015970:	f7fd ffdc 	bl	801392c <malloc>
 8015974:	4602      	mov	r2, r0
 8015976:	61e0      	str	r0, [r4, #28]
 8015978:	b920      	cbnz	r0, 8015984 <_Balloc+0x20>
 801597a:	4b18      	ldr	r3, [pc, #96]	@ (80159dc <_Balloc+0x78>)
 801597c:	4818      	ldr	r0, [pc, #96]	@ (80159e0 <_Balloc+0x7c>)
 801597e:	216b      	movs	r1, #107	@ 0x6b
 8015980:	f7fd ffa4 	bl	80138cc <__assert_func>
 8015984:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015988:	6006      	str	r6, [r0, #0]
 801598a:	60c6      	str	r6, [r0, #12]
 801598c:	69e6      	ldr	r6, [r4, #28]
 801598e:	68f3      	ldr	r3, [r6, #12]
 8015990:	b183      	cbz	r3, 80159b4 <_Balloc+0x50>
 8015992:	69e3      	ldr	r3, [r4, #28]
 8015994:	68db      	ldr	r3, [r3, #12]
 8015996:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801599a:	b9b8      	cbnz	r0, 80159cc <_Balloc+0x68>
 801599c:	2101      	movs	r1, #1
 801599e:	fa01 f605 	lsl.w	r6, r1, r5
 80159a2:	1d72      	adds	r2, r6, #5
 80159a4:	0092      	lsls	r2, r2, #2
 80159a6:	4620      	mov	r0, r4
 80159a8:	f001 ff0a 	bl	80177c0 <_calloc_r>
 80159ac:	b160      	cbz	r0, 80159c8 <_Balloc+0x64>
 80159ae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80159b2:	e00e      	b.n	80159d2 <_Balloc+0x6e>
 80159b4:	2221      	movs	r2, #33	@ 0x21
 80159b6:	2104      	movs	r1, #4
 80159b8:	4620      	mov	r0, r4
 80159ba:	f001 ff01 	bl	80177c0 <_calloc_r>
 80159be:	69e3      	ldr	r3, [r4, #28]
 80159c0:	60f0      	str	r0, [r6, #12]
 80159c2:	68db      	ldr	r3, [r3, #12]
 80159c4:	2b00      	cmp	r3, #0
 80159c6:	d1e4      	bne.n	8015992 <_Balloc+0x2e>
 80159c8:	2000      	movs	r0, #0
 80159ca:	bd70      	pop	{r4, r5, r6, pc}
 80159cc:	6802      	ldr	r2, [r0, #0]
 80159ce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80159d2:	2300      	movs	r3, #0
 80159d4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80159d8:	e7f7      	b.n	80159ca <_Balloc+0x66>
 80159da:	bf00      	nop
 80159dc:	08019232 	.word	0x08019232
 80159e0:	080192b2 	.word	0x080192b2

080159e4 <_Bfree>:
 80159e4:	b570      	push	{r4, r5, r6, lr}
 80159e6:	69c6      	ldr	r6, [r0, #28]
 80159e8:	4605      	mov	r5, r0
 80159ea:	460c      	mov	r4, r1
 80159ec:	b976      	cbnz	r6, 8015a0c <_Bfree+0x28>
 80159ee:	2010      	movs	r0, #16
 80159f0:	f7fd ff9c 	bl	801392c <malloc>
 80159f4:	4602      	mov	r2, r0
 80159f6:	61e8      	str	r0, [r5, #28]
 80159f8:	b920      	cbnz	r0, 8015a04 <_Bfree+0x20>
 80159fa:	4b09      	ldr	r3, [pc, #36]	@ (8015a20 <_Bfree+0x3c>)
 80159fc:	4809      	ldr	r0, [pc, #36]	@ (8015a24 <_Bfree+0x40>)
 80159fe:	218f      	movs	r1, #143	@ 0x8f
 8015a00:	f7fd ff64 	bl	80138cc <__assert_func>
 8015a04:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015a08:	6006      	str	r6, [r0, #0]
 8015a0a:	60c6      	str	r6, [r0, #12]
 8015a0c:	b13c      	cbz	r4, 8015a1e <_Bfree+0x3a>
 8015a0e:	69eb      	ldr	r3, [r5, #28]
 8015a10:	6862      	ldr	r2, [r4, #4]
 8015a12:	68db      	ldr	r3, [r3, #12]
 8015a14:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015a18:	6021      	str	r1, [r4, #0]
 8015a1a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8015a1e:	bd70      	pop	{r4, r5, r6, pc}
 8015a20:	08019232 	.word	0x08019232
 8015a24:	080192b2 	.word	0x080192b2

08015a28 <__multadd>:
 8015a28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015a2c:	690d      	ldr	r5, [r1, #16]
 8015a2e:	4607      	mov	r7, r0
 8015a30:	460c      	mov	r4, r1
 8015a32:	461e      	mov	r6, r3
 8015a34:	f101 0c14 	add.w	ip, r1, #20
 8015a38:	2000      	movs	r0, #0
 8015a3a:	f8dc 3000 	ldr.w	r3, [ip]
 8015a3e:	b299      	uxth	r1, r3
 8015a40:	fb02 6101 	mla	r1, r2, r1, r6
 8015a44:	0c1e      	lsrs	r6, r3, #16
 8015a46:	0c0b      	lsrs	r3, r1, #16
 8015a48:	fb02 3306 	mla	r3, r2, r6, r3
 8015a4c:	b289      	uxth	r1, r1
 8015a4e:	3001      	adds	r0, #1
 8015a50:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8015a54:	4285      	cmp	r5, r0
 8015a56:	f84c 1b04 	str.w	r1, [ip], #4
 8015a5a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8015a5e:	dcec      	bgt.n	8015a3a <__multadd+0x12>
 8015a60:	b30e      	cbz	r6, 8015aa6 <__multadd+0x7e>
 8015a62:	68a3      	ldr	r3, [r4, #8]
 8015a64:	42ab      	cmp	r3, r5
 8015a66:	dc19      	bgt.n	8015a9c <__multadd+0x74>
 8015a68:	6861      	ldr	r1, [r4, #4]
 8015a6a:	4638      	mov	r0, r7
 8015a6c:	3101      	adds	r1, #1
 8015a6e:	f7ff ff79 	bl	8015964 <_Balloc>
 8015a72:	4680      	mov	r8, r0
 8015a74:	b928      	cbnz	r0, 8015a82 <__multadd+0x5a>
 8015a76:	4602      	mov	r2, r0
 8015a78:	4b0c      	ldr	r3, [pc, #48]	@ (8015aac <__multadd+0x84>)
 8015a7a:	480d      	ldr	r0, [pc, #52]	@ (8015ab0 <__multadd+0x88>)
 8015a7c:	21ba      	movs	r1, #186	@ 0xba
 8015a7e:	f7fd ff25 	bl	80138cc <__assert_func>
 8015a82:	6922      	ldr	r2, [r4, #16]
 8015a84:	3202      	adds	r2, #2
 8015a86:	f104 010c 	add.w	r1, r4, #12
 8015a8a:	0092      	lsls	r2, r2, #2
 8015a8c:	300c      	adds	r0, #12
 8015a8e:	f7ff f8be 	bl	8014c0e <memcpy>
 8015a92:	4621      	mov	r1, r4
 8015a94:	4638      	mov	r0, r7
 8015a96:	f7ff ffa5 	bl	80159e4 <_Bfree>
 8015a9a:	4644      	mov	r4, r8
 8015a9c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015aa0:	3501      	adds	r5, #1
 8015aa2:	615e      	str	r6, [r3, #20]
 8015aa4:	6125      	str	r5, [r4, #16]
 8015aa6:	4620      	mov	r0, r4
 8015aa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015aac:	080192a1 	.word	0x080192a1
 8015ab0:	080192b2 	.word	0x080192b2

08015ab4 <__s2b>:
 8015ab4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015ab8:	460c      	mov	r4, r1
 8015aba:	4615      	mov	r5, r2
 8015abc:	461f      	mov	r7, r3
 8015abe:	2209      	movs	r2, #9
 8015ac0:	3308      	adds	r3, #8
 8015ac2:	4606      	mov	r6, r0
 8015ac4:	fb93 f3f2 	sdiv	r3, r3, r2
 8015ac8:	2100      	movs	r1, #0
 8015aca:	2201      	movs	r2, #1
 8015acc:	429a      	cmp	r2, r3
 8015ace:	db09      	blt.n	8015ae4 <__s2b+0x30>
 8015ad0:	4630      	mov	r0, r6
 8015ad2:	f7ff ff47 	bl	8015964 <_Balloc>
 8015ad6:	b940      	cbnz	r0, 8015aea <__s2b+0x36>
 8015ad8:	4602      	mov	r2, r0
 8015ada:	4b19      	ldr	r3, [pc, #100]	@ (8015b40 <__s2b+0x8c>)
 8015adc:	4819      	ldr	r0, [pc, #100]	@ (8015b44 <__s2b+0x90>)
 8015ade:	21d3      	movs	r1, #211	@ 0xd3
 8015ae0:	f7fd fef4 	bl	80138cc <__assert_func>
 8015ae4:	0052      	lsls	r2, r2, #1
 8015ae6:	3101      	adds	r1, #1
 8015ae8:	e7f0      	b.n	8015acc <__s2b+0x18>
 8015aea:	9b08      	ldr	r3, [sp, #32]
 8015aec:	6143      	str	r3, [r0, #20]
 8015aee:	2d09      	cmp	r5, #9
 8015af0:	f04f 0301 	mov.w	r3, #1
 8015af4:	6103      	str	r3, [r0, #16]
 8015af6:	dd16      	ble.n	8015b26 <__s2b+0x72>
 8015af8:	f104 0909 	add.w	r9, r4, #9
 8015afc:	46c8      	mov	r8, r9
 8015afe:	442c      	add	r4, r5
 8015b00:	f818 3b01 	ldrb.w	r3, [r8], #1
 8015b04:	4601      	mov	r1, r0
 8015b06:	3b30      	subs	r3, #48	@ 0x30
 8015b08:	220a      	movs	r2, #10
 8015b0a:	4630      	mov	r0, r6
 8015b0c:	f7ff ff8c 	bl	8015a28 <__multadd>
 8015b10:	45a0      	cmp	r8, r4
 8015b12:	d1f5      	bne.n	8015b00 <__s2b+0x4c>
 8015b14:	f1a5 0408 	sub.w	r4, r5, #8
 8015b18:	444c      	add	r4, r9
 8015b1a:	1b2d      	subs	r5, r5, r4
 8015b1c:	1963      	adds	r3, r4, r5
 8015b1e:	42bb      	cmp	r3, r7
 8015b20:	db04      	blt.n	8015b2c <__s2b+0x78>
 8015b22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015b26:	340a      	adds	r4, #10
 8015b28:	2509      	movs	r5, #9
 8015b2a:	e7f6      	b.n	8015b1a <__s2b+0x66>
 8015b2c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8015b30:	4601      	mov	r1, r0
 8015b32:	3b30      	subs	r3, #48	@ 0x30
 8015b34:	220a      	movs	r2, #10
 8015b36:	4630      	mov	r0, r6
 8015b38:	f7ff ff76 	bl	8015a28 <__multadd>
 8015b3c:	e7ee      	b.n	8015b1c <__s2b+0x68>
 8015b3e:	bf00      	nop
 8015b40:	080192a1 	.word	0x080192a1
 8015b44:	080192b2 	.word	0x080192b2

08015b48 <__hi0bits>:
 8015b48:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8015b4c:	4603      	mov	r3, r0
 8015b4e:	bf36      	itet	cc
 8015b50:	0403      	lslcc	r3, r0, #16
 8015b52:	2000      	movcs	r0, #0
 8015b54:	2010      	movcc	r0, #16
 8015b56:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8015b5a:	bf3c      	itt	cc
 8015b5c:	021b      	lslcc	r3, r3, #8
 8015b5e:	3008      	addcc	r0, #8
 8015b60:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8015b64:	bf3c      	itt	cc
 8015b66:	011b      	lslcc	r3, r3, #4
 8015b68:	3004      	addcc	r0, #4
 8015b6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8015b6e:	bf3c      	itt	cc
 8015b70:	009b      	lslcc	r3, r3, #2
 8015b72:	3002      	addcc	r0, #2
 8015b74:	2b00      	cmp	r3, #0
 8015b76:	db05      	blt.n	8015b84 <__hi0bits+0x3c>
 8015b78:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8015b7c:	f100 0001 	add.w	r0, r0, #1
 8015b80:	bf08      	it	eq
 8015b82:	2020      	moveq	r0, #32
 8015b84:	4770      	bx	lr

08015b86 <__lo0bits>:
 8015b86:	6803      	ldr	r3, [r0, #0]
 8015b88:	4602      	mov	r2, r0
 8015b8a:	f013 0007 	ands.w	r0, r3, #7
 8015b8e:	d00b      	beq.n	8015ba8 <__lo0bits+0x22>
 8015b90:	07d9      	lsls	r1, r3, #31
 8015b92:	d421      	bmi.n	8015bd8 <__lo0bits+0x52>
 8015b94:	0798      	lsls	r0, r3, #30
 8015b96:	bf49      	itett	mi
 8015b98:	085b      	lsrmi	r3, r3, #1
 8015b9a:	089b      	lsrpl	r3, r3, #2
 8015b9c:	2001      	movmi	r0, #1
 8015b9e:	6013      	strmi	r3, [r2, #0]
 8015ba0:	bf5c      	itt	pl
 8015ba2:	6013      	strpl	r3, [r2, #0]
 8015ba4:	2002      	movpl	r0, #2
 8015ba6:	4770      	bx	lr
 8015ba8:	b299      	uxth	r1, r3
 8015baa:	b909      	cbnz	r1, 8015bb0 <__lo0bits+0x2a>
 8015bac:	0c1b      	lsrs	r3, r3, #16
 8015bae:	2010      	movs	r0, #16
 8015bb0:	b2d9      	uxtb	r1, r3
 8015bb2:	b909      	cbnz	r1, 8015bb8 <__lo0bits+0x32>
 8015bb4:	3008      	adds	r0, #8
 8015bb6:	0a1b      	lsrs	r3, r3, #8
 8015bb8:	0719      	lsls	r1, r3, #28
 8015bba:	bf04      	itt	eq
 8015bbc:	091b      	lsreq	r3, r3, #4
 8015bbe:	3004      	addeq	r0, #4
 8015bc0:	0799      	lsls	r1, r3, #30
 8015bc2:	bf04      	itt	eq
 8015bc4:	089b      	lsreq	r3, r3, #2
 8015bc6:	3002      	addeq	r0, #2
 8015bc8:	07d9      	lsls	r1, r3, #31
 8015bca:	d403      	bmi.n	8015bd4 <__lo0bits+0x4e>
 8015bcc:	085b      	lsrs	r3, r3, #1
 8015bce:	f100 0001 	add.w	r0, r0, #1
 8015bd2:	d003      	beq.n	8015bdc <__lo0bits+0x56>
 8015bd4:	6013      	str	r3, [r2, #0]
 8015bd6:	4770      	bx	lr
 8015bd8:	2000      	movs	r0, #0
 8015bda:	4770      	bx	lr
 8015bdc:	2020      	movs	r0, #32
 8015bde:	4770      	bx	lr

08015be0 <__i2b>:
 8015be0:	b510      	push	{r4, lr}
 8015be2:	460c      	mov	r4, r1
 8015be4:	2101      	movs	r1, #1
 8015be6:	f7ff febd 	bl	8015964 <_Balloc>
 8015bea:	4602      	mov	r2, r0
 8015bec:	b928      	cbnz	r0, 8015bfa <__i2b+0x1a>
 8015bee:	4b05      	ldr	r3, [pc, #20]	@ (8015c04 <__i2b+0x24>)
 8015bf0:	4805      	ldr	r0, [pc, #20]	@ (8015c08 <__i2b+0x28>)
 8015bf2:	f240 1145 	movw	r1, #325	@ 0x145
 8015bf6:	f7fd fe69 	bl	80138cc <__assert_func>
 8015bfa:	2301      	movs	r3, #1
 8015bfc:	6144      	str	r4, [r0, #20]
 8015bfe:	6103      	str	r3, [r0, #16]
 8015c00:	bd10      	pop	{r4, pc}
 8015c02:	bf00      	nop
 8015c04:	080192a1 	.word	0x080192a1
 8015c08:	080192b2 	.word	0x080192b2

08015c0c <__multiply>:
 8015c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015c10:	4614      	mov	r4, r2
 8015c12:	690a      	ldr	r2, [r1, #16]
 8015c14:	6923      	ldr	r3, [r4, #16]
 8015c16:	429a      	cmp	r2, r3
 8015c18:	bfa8      	it	ge
 8015c1a:	4623      	movge	r3, r4
 8015c1c:	460f      	mov	r7, r1
 8015c1e:	bfa4      	itt	ge
 8015c20:	460c      	movge	r4, r1
 8015c22:	461f      	movge	r7, r3
 8015c24:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8015c28:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8015c2c:	68a3      	ldr	r3, [r4, #8]
 8015c2e:	6861      	ldr	r1, [r4, #4]
 8015c30:	eb0a 0609 	add.w	r6, sl, r9
 8015c34:	42b3      	cmp	r3, r6
 8015c36:	b085      	sub	sp, #20
 8015c38:	bfb8      	it	lt
 8015c3a:	3101      	addlt	r1, #1
 8015c3c:	f7ff fe92 	bl	8015964 <_Balloc>
 8015c40:	b930      	cbnz	r0, 8015c50 <__multiply+0x44>
 8015c42:	4602      	mov	r2, r0
 8015c44:	4b44      	ldr	r3, [pc, #272]	@ (8015d58 <__multiply+0x14c>)
 8015c46:	4845      	ldr	r0, [pc, #276]	@ (8015d5c <__multiply+0x150>)
 8015c48:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8015c4c:	f7fd fe3e 	bl	80138cc <__assert_func>
 8015c50:	f100 0514 	add.w	r5, r0, #20
 8015c54:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8015c58:	462b      	mov	r3, r5
 8015c5a:	2200      	movs	r2, #0
 8015c5c:	4543      	cmp	r3, r8
 8015c5e:	d321      	bcc.n	8015ca4 <__multiply+0x98>
 8015c60:	f107 0114 	add.w	r1, r7, #20
 8015c64:	f104 0214 	add.w	r2, r4, #20
 8015c68:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8015c6c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8015c70:	9302      	str	r3, [sp, #8]
 8015c72:	1b13      	subs	r3, r2, r4
 8015c74:	3b15      	subs	r3, #21
 8015c76:	f023 0303 	bic.w	r3, r3, #3
 8015c7a:	3304      	adds	r3, #4
 8015c7c:	f104 0715 	add.w	r7, r4, #21
 8015c80:	42ba      	cmp	r2, r7
 8015c82:	bf38      	it	cc
 8015c84:	2304      	movcc	r3, #4
 8015c86:	9301      	str	r3, [sp, #4]
 8015c88:	9b02      	ldr	r3, [sp, #8]
 8015c8a:	9103      	str	r1, [sp, #12]
 8015c8c:	428b      	cmp	r3, r1
 8015c8e:	d80c      	bhi.n	8015caa <__multiply+0x9e>
 8015c90:	2e00      	cmp	r6, #0
 8015c92:	dd03      	ble.n	8015c9c <__multiply+0x90>
 8015c94:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8015c98:	2b00      	cmp	r3, #0
 8015c9a:	d05b      	beq.n	8015d54 <__multiply+0x148>
 8015c9c:	6106      	str	r6, [r0, #16]
 8015c9e:	b005      	add	sp, #20
 8015ca0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015ca4:	f843 2b04 	str.w	r2, [r3], #4
 8015ca8:	e7d8      	b.n	8015c5c <__multiply+0x50>
 8015caa:	f8b1 a000 	ldrh.w	sl, [r1]
 8015cae:	f1ba 0f00 	cmp.w	sl, #0
 8015cb2:	d024      	beq.n	8015cfe <__multiply+0xf2>
 8015cb4:	f104 0e14 	add.w	lr, r4, #20
 8015cb8:	46a9      	mov	r9, r5
 8015cba:	f04f 0c00 	mov.w	ip, #0
 8015cbe:	f85e 7b04 	ldr.w	r7, [lr], #4
 8015cc2:	f8d9 3000 	ldr.w	r3, [r9]
 8015cc6:	fa1f fb87 	uxth.w	fp, r7
 8015cca:	b29b      	uxth	r3, r3
 8015ccc:	fb0a 330b 	mla	r3, sl, fp, r3
 8015cd0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8015cd4:	f8d9 7000 	ldr.w	r7, [r9]
 8015cd8:	4463      	add	r3, ip
 8015cda:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8015cde:	fb0a c70b 	mla	r7, sl, fp, ip
 8015ce2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8015ce6:	b29b      	uxth	r3, r3
 8015ce8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8015cec:	4572      	cmp	r2, lr
 8015cee:	f849 3b04 	str.w	r3, [r9], #4
 8015cf2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8015cf6:	d8e2      	bhi.n	8015cbe <__multiply+0xb2>
 8015cf8:	9b01      	ldr	r3, [sp, #4]
 8015cfa:	f845 c003 	str.w	ip, [r5, r3]
 8015cfe:	9b03      	ldr	r3, [sp, #12]
 8015d00:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8015d04:	3104      	adds	r1, #4
 8015d06:	f1b9 0f00 	cmp.w	r9, #0
 8015d0a:	d021      	beq.n	8015d50 <__multiply+0x144>
 8015d0c:	682b      	ldr	r3, [r5, #0]
 8015d0e:	f104 0c14 	add.w	ip, r4, #20
 8015d12:	46ae      	mov	lr, r5
 8015d14:	f04f 0a00 	mov.w	sl, #0
 8015d18:	f8bc b000 	ldrh.w	fp, [ip]
 8015d1c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8015d20:	fb09 770b 	mla	r7, r9, fp, r7
 8015d24:	4457      	add	r7, sl
 8015d26:	b29b      	uxth	r3, r3
 8015d28:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8015d2c:	f84e 3b04 	str.w	r3, [lr], #4
 8015d30:	f85c 3b04 	ldr.w	r3, [ip], #4
 8015d34:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015d38:	f8be 3000 	ldrh.w	r3, [lr]
 8015d3c:	fb09 330a 	mla	r3, r9, sl, r3
 8015d40:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8015d44:	4562      	cmp	r2, ip
 8015d46:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015d4a:	d8e5      	bhi.n	8015d18 <__multiply+0x10c>
 8015d4c:	9f01      	ldr	r7, [sp, #4]
 8015d4e:	51eb      	str	r3, [r5, r7]
 8015d50:	3504      	adds	r5, #4
 8015d52:	e799      	b.n	8015c88 <__multiply+0x7c>
 8015d54:	3e01      	subs	r6, #1
 8015d56:	e79b      	b.n	8015c90 <__multiply+0x84>
 8015d58:	080192a1 	.word	0x080192a1
 8015d5c:	080192b2 	.word	0x080192b2

08015d60 <__pow5mult>:
 8015d60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015d64:	4615      	mov	r5, r2
 8015d66:	f012 0203 	ands.w	r2, r2, #3
 8015d6a:	4607      	mov	r7, r0
 8015d6c:	460e      	mov	r6, r1
 8015d6e:	d007      	beq.n	8015d80 <__pow5mult+0x20>
 8015d70:	4c25      	ldr	r4, [pc, #148]	@ (8015e08 <__pow5mult+0xa8>)
 8015d72:	3a01      	subs	r2, #1
 8015d74:	2300      	movs	r3, #0
 8015d76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8015d7a:	f7ff fe55 	bl	8015a28 <__multadd>
 8015d7e:	4606      	mov	r6, r0
 8015d80:	10ad      	asrs	r5, r5, #2
 8015d82:	d03d      	beq.n	8015e00 <__pow5mult+0xa0>
 8015d84:	69fc      	ldr	r4, [r7, #28]
 8015d86:	b97c      	cbnz	r4, 8015da8 <__pow5mult+0x48>
 8015d88:	2010      	movs	r0, #16
 8015d8a:	f7fd fdcf 	bl	801392c <malloc>
 8015d8e:	4602      	mov	r2, r0
 8015d90:	61f8      	str	r0, [r7, #28]
 8015d92:	b928      	cbnz	r0, 8015da0 <__pow5mult+0x40>
 8015d94:	4b1d      	ldr	r3, [pc, #116]	@ (8015e0c <__pow5mult+0xac>)
 8015d96:	481e      	ldr	r0, [pc, #120]	@ (8015e10 <__pow5mult+0xb0>)
 8015d98:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8015d9c:	f7fd fd96 	bl	80138cc <__assert_func>
 8015da0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015da4:	6004      	str	r4, [r0, #0]
 8015da6:	60c4      	str	r4, [r0, #12]
 8015da8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8015dac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015db0:	b94c      	cbnz	r4, 8015dc6 <__pow5mult+0x66>
 8015db2:	f240 2171 	movw	r1, #625	@ 0x271
 8015db6:	4638      	mov	r0, r7
 8015db8:	f7ff ff12 	bl	8015be0 <__i2b>
 8015dbc:	2300      	movs	r3, #0
 8015dbe:	f8c8 0008 	str.w	r0, [r8, #8]
 8015dc2:	4604      	mov	r4, r0
 8015dc4:	6003      	str	r3, [r0, #0]
 8015dc6:	f04f 0900 	mov.w	r9, #0
 8015dca:	07eb      	lsls	r3, r5, #31
 8015dcc:	d50a      	bpl.n	8015de4 <__pow5mult+0x84>
 8015dce:	4631      	mov	r1, r6
 8015dd0:	4622      	mov	r2, r4
 8015dd2:	4638      	mov	r0, r7
 8015dd4:	f7ff ff1a 	bl	8015c0c <__multiply>
 8015dd8:	4631      	mov	r1, r6
 8015dda:	4680      	mov	r8, r0
 8015ddc:	4638      	mov	r0, r7
 8015dde:	f7ff fe01 	bl	80159e4 <_Bfree>
 8015de2:	4646      	mov	r6, r8
 8015de4:	106d      	asrs	r5, r5, #1
 8015de6:	d00b      	beq.n	8015e00 <__pow5mult+0xa0>
 8015de8:	6820      	ldr	r0, [r4, #0]
 8015dea:	b938      	cbnz	r0, 8015dfc <__pow5mult+0x9c>
 8015dec:	4622      	mov	r2, r4
 8015dee:	4621      	mov	r1, r4
 8015df0:	4638      	mov	r0, r7
 8015df2:	f7ff ff0b 	bl	8015c0c <__multiply>
 8015df6:	6020      	str	r0, [r4, #0]
 8015df8:	f8c0 9000 	str.w	r9, [r0]
 8015dfc:	4604      	mov	r4, r0
 8015dfe:	e7e4      	b.n	8015dca <__pow5mult+0x6a>
 8015e00:	4630      	mov	r0, r6
 8015e02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015e06:	bf00      	nop
 8015e08:	0801930c 	.word	0x0801930c
 8015e0c:	08019232 	.word	0x08019232
 8015e10:	080192b2 	.word	0x080192b2

08015e14 <__lshift>:
 8015e14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015e18:	460c      	mov	r4, r1
 8015e1a:	6849      	ldr	r1, [r1, #4]
 8015e1c:	6923      	ldr	r3, [r4, #16]
 8015e1e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8015e22:	68a3      	ldr	r3, [r4, #8]
 8015e24:	4607      	mov	r7, r0
 8015e26:	4691      	mov	r9, r2
 8015e28:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015e2c:	f108 0601 	add.w	r6, r8, #1
 8015e30:	42b3      	cmp	r3, r6
 8015e32:	db0b      	blt.n	8015e4c <__lshift+0x38>
 8015e34:	4638      	mov	r0, r7
 8015e36:	f7ff fd95 	bl	8015964 <_Balloc>
 8015e3a:	4605      	mov	r5, r0
 8015e3c:	b948      	cbnz	r0, 8015e52 <__lshift+0x3e>
 8015e3e:	4602      	mov	r2, r0
 8015e40:	4b28      	ldr	r3, [pc, #160]	@ (8015ee4 <__lshift+0xd0>)
 8015e42:	4829      	ldr	r0, [pc, #164]	@ (8015ee8 <__lshift+0xd4>)
 8015e44:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8015e48:	f7fd fd40 	bl	80138cc <__assert_func>
 8015e4c:	3101      	adds	r1, #1
 8015e4e:	005b      	lsls	r3, r3, #1
 8015e50:	e7ee      	b.n	8015e30 <__lshift+0x1c>
 8015e52:	2300      	movs	r3, #0
 8015e54:	f100 0114 	add.w	r1, r0, #20
 8015e58:	f100 0210 	add.w	r2, r0, #16
 8015e5c:	4618      	mov	r0, r3
 8015e5e:	4553      	cmp	r3, sl
 8015e60:	db33      	blt.n	8015eca <__lshift+0xb6>
 8015e62:	6920      	ldr	r0, [r4, #16]
 8015e64:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015e68:	f104 0314 	add.w	r3, r4, #20
 8015e6c:	f019 091f 	ands.w	r9, r9, #31
 8015e70:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015e74:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015e78:	d02b      	beq.n	8015ed2 <__lshift+0xbe>
 8015e7a:	f1c9 0e20 	rsb	lr, r9, #32
 8015e7e:	468a      	mov	sl, r1
 8015e80:	2200      	movs	r2, #0
 8015e82:	6818      	ldr	r0, [r3, #0]
 8015e84:	fa00 f009 	lsl.w	r0, r0, r9
 8015e88:	4310      	orrs	r0, r2
 8015e8a:	f84a 0b04 	str.w	r0, [sl], #4
 8015e8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8015e92:	459c      	cmp	ip, r3
 8015e94:	fa22 f20e 	lsr.w	r2, r2, lr
 8015e98:	d8f3      	bhi.n	8015e82 <__lshift+0x6e>
 8015e9a:	ebac 0304 	sub.w	r3, ip, r4
 8015e9e:	3b15      	subs	r3, #21
 8015ea0:	f023 0303 	bic.w	r3, r3, #3
 8015ea4:	3304      	adds	r3, #4
 8015ea6:	f104 0015 	add.w	r0, r4, #21
 8015eaa:	4584      	cmp	ip, r0
 8015eac:	bf38      	it	cc
 8015eae:	2304      	movcc	r3, #4
 8015eb0:	50ca      	str	r2, [r1, r3]
 8015eb2:	b10a      	cbz	r2, 8015eb8 <__lshift+0xa4>
 8015eb4:	f108 0602 	add.w	r6, r8, #2
 8015eb8:	3e01      	subs	r6, #1
 8015eba:	4638      	mov	r0, r7
 8015ebc:	612e      	str	r6, [r5, #16]
 8015ebe:	4621      	mov	r1, r4
 8015ec0:	f7ff fd90 	bl	80159e4 <_Bfree>
 8015ec4:	4628      	mov	r0, r5
 8015ec6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015eca:	f842 0f04 	str.w	r0, [r2, #4]!
 8015ece:	3301      	adds	r3, #1
 8015ed0:	e7c5      	b.n	8015e5e <__lshift+0x4a>
 8015ed2:	3904      	subs	r1, #4
 8015ed4:	f853 2b04 	ldr.w	r2, [r3], #4
 8015ed8:	f841 2f04 	str.w	r2, [r1, #4]!
 8015edc:	459c      	cmp	ip, r3
 8015ede:	d8f9      	bhi.n	8015ed4 <__lshift+0xc0>
 8015ee0:	e7ea      	b.n	8015eb8 <__lshift+0xa4>
 8015ee2:	bf00      	nop
 8015ee4:	080192a1 	.word	0x080192a1
 8015ee8:	080192b2 	.word	0x080192b2

08015eec <__mcmp>:
 8015eec:	690a      	ldr	r2, [r1, #16]
 8015eee:	4603      	mov	r3, r0
 8015ef0:	6900      	ldr	r0, [r0, #16]
 8015ef2:	1a80      	subs	r0, r0, r2
 8015ef4:	b530      	push	{r4, r5, lr}
 8015ef6:	d10e      	bne.n	8015f16 <__mcmp+0x2a>
 8015ef8:	3314      	adds	r3, #20
 8015efa:	3114      	adds	r1, #20
 8015efc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8015f00:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8015f04:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8015f08:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8015f0c:	4295      	cmp	r5, r2
 8015f0e:	d003      	beq.n	8015f18 <__mcmp+0x2c>
 8015f10:	d205      	bcs.n	8015f1e <__mcmp+0x32>
 8015f12:	f04f 30ff 	mov.w	r0, #4294967295
 8015f16:	bd30      	pop	{r4, r5, pc}
 8015f18:	42a3      	cmp	r3, r4
 8015f1a:	d3f3      	bcc.n	8015f04 <__mcmp+0x18>
 8015f1c:	e7fb      	b.n	8015f16 <__mcmp+0x2a>
 8015f1e:	2001      	movs	r0, #1
 8015f20:	e7f9      	b.n	8015f16 <__mcmp+0x2a>
	...

08015f24 <__mdiff>:
 8015f24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015f28:	4689      	mov	r9, r1
 8015f2a:	4606      	mov	r6, r0
 8015f2c:	4611      	mov	r1, r2
 8015f2e:	4648      	mov	r0, r9
 8015f30:	4614      	mov	r4, r2
 8015f32:	f7ff ffdb 	bl	8015eec <__mcmp>
 8015f36:	1e05      	subs	r5, r0, #0
 8015f38:	d112      	bne.n	8015f60 <__mdiff+0x3c>
 8015f3a:	4629      	mov	r1, r5
 8015f3c:	4630      	mov	r0, r6
 8015f3e:	f7ff fd11 	bl	8015964 <_Balloc>
 8015f42:	4602      	mov	r2, r0
 8015f44:	b928      	cbnz	r0, 8015f52 <__mdiff+0x2e>
 8015f46:	4b3f      	ldr	r3, [pc, #252]	@ (8016044 <__mdiff+0x120>)
 8015f48:	f240 2137 	movw	r1, #567	@ 0x237
 8015f4c:	483e      	ldr	r0, [pc, #248]	@ (8016048 <__mdiff+0x124>)
 8015f4e:	f7fd fcbd 	bl	80138cc <__assert_func>
 8015f52:	2301      	movs	r3, #1
 8015f54:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8015f58:	4610      	mov	r0, r2
 8015f5a:	b003      	add	sp, #12
 8015f5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015f60:	bfbc      	itt	lt
 8015f62:	464b      	movlt	r3, r9
 8015f64:	46a1      	movlt	r9, r4
 8015f66:	4630      	mov	r0, r6
 8015f68:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8015f6c:	bfba      	itte	lt
 8015f6e:	461c      	movlt	r4, r3
 8015f70:	2501      	movlt	r5, #1
 8015f72:	2500      	movge	r5, #0
 8015f74:	f7ff fcf6 	bl	8015964 <_Balloc>
 8015f78:	4602      	mov	r2, r0
 8015f7a:	b918      	cbnz	r0, 8015f84 <__mdiff+0x60>
 8015f7c:	4b31      	ldr	r3, [pc, #196]	@ (8016044 <__mdiff+0x120>)
 8015f7e:	f240 2145 	movw	r1, #581	@ 0x245
 8015f82:	e7e3      	b.n	8015f4c <__mdiff+0x28>
 8015f84:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8015f88:	6926      	ldr	r6, [r4, #16]
 8015f8a:	60c5      	str	r5, [r0, #12]
 8015f8c:	f109 0310 	add.w	r3, r9, #16
 8015f90:	f109 0514 	add.w	r5, r9, #20
 8015f94:	f104 0e14 	add.w	lr, r4, #20
 8015f98:	f100 0b14 	add.w	fp, r0, #20
 8015f9c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8015fa0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8015fa4:	9301      	str	r3, [sp, #4]
 8015fa6:	46d9      	mov	r9, fp
 8015fa8:	f04f 0c00 	mov.w	ip, #0
 8015fac:	9b01      	ldr	r3, [sp, #4]
 8015fae:	f85e 0b04 	ldr.w	r0, [lr], #4
 8015fb2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8015fb6:	9301      	str	r3, [sp, #4]
 8015fb8:	fa1f f38a 	uxth.w	r3, sl
 8015fbc:	4619      	mov	r1, r3
 8015fbe:	b283      	uxth	r3, r0
 8015fc0:	1acb      	subs	r3, r1, r3
 8015fc2:	0c00      	lsrs	r0, r0, #16
 8015fc4:	4463      	add	r3, ip
 8015fc6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8015fca:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8015fce:	b29b      	uxth	r3, r3
 8015fd0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8015fd4:	4576      	cmp	r6, lr
 8015fd6:	f849 3b04 	str.w	r3, [r9], #4
 8015fda:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8015fde:	d8e5      	bhi.n	8015fac <__mdiff+0x88>
 8015fe0:	1b33      	subs	r3, r6, r4
 8015fe2:	3b15      	subs	r3, #21
 8015fe4:	f023 0303 	bic.w	r3, r3, #3
 8015fe8:	3415      	adds	r4, #21
 8015fea:	3304      	adds	r3, #4
 8015fec:	42a6      	cmp	r6, r4
 8015fee:	bf38      	it	cc
 8015ff0:	2304      	movcc	r3, #4
 8015ff2:	441d      	add	r5, r3
 8015ff4:	445b      	add	r3, fp
 8015ff6:	461e      	mov	r6, r3
 8015ff8:	462c      	mov	r4, r5
 8015ffa:	4544      	cmp	r4, r8
 8015ffc:	d30e      	bcc.n	801601c <__mdiff+0xf8>
 8015ffe:	f108 0103 	add.w	r1, r8, #3
 8016002:	1b49      	subs	r1, r1, r5
 8016004:	f021 0103 	bic.w	r1, r1, #3
 8016008:	3d03      	subs	r5, #3
 801600a:	45a8      	cmp	r8, r5
 801600c:	bf38      	it	cc
 801600e:	2100      	movcc	r1, #0
 8016010:	440b      	add	r3, r1
 8016012:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8016016:	b191      	cbz	r1, 801603e <__mdiff+0x11a>
 8016018:	6117      	str	r7, [r2, #16]
 801601a:	e79d      	b.n	8015f58 <__mdiff+0x34>
 801601c:	f854 1b04 	ldr.w	r1, [r4], #4
 8016020:	46e6      	mov	lr, ip
 8016022:	0c08      	lsrs	r0, r1, #16
 8016024:	fa1c fc81 	uxtah	ip, ip, r1
 8016028:	4471      	add	r1, lr
 801602a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801602e:	b289      	uxth	r1, r1
 8016030:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8016034:	f846 1b04 	str.w	r1, [r6], #4
 8016038:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801603c:	e7dd      	b.n	8015ffa <__mdiff+0xd6>
 801603e:	3f01      	subs	r7, #1
 8016040:	e7e7      	b.n	8016012 <__mdiff+0xee>
 8016042:	bf00      	nop
 8016044:	080192a1 	.word	0x080192a1
 8016048:	080192b2 	.word	0x080192b2

0801604c <__ulp>:
 801604c:	b082      	sub	sp, #8
 801604e:	ed8d 0b00 	vstr	d0, [sp]
 8016052:	9a01      	ldr	r2, [sp, #4]
 8016054:	4b0f      	ldr	r3, [pc, #60]	@ (8016094 <__ulp+0x48>)
 8016056:	4013      	ands	r3, r2
 8016058:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801605c:	2b00      	cmp	r3, #0
 801605e:	dc08      	bgt.n	8016072 <__ulp+0x26>
 8016060:	425b      	negs	r3, r3
 8016062:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8016066:	ea4f 5223 	mov.w	r2, r3, asr #20
 801606a:	da04      	bge.n	8016076 <__ulp+0x2a>
 801606c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8016070:	4113      	asrs	r3, r2
 8016072:	2200      	movs	r2, #0
 8016074:	e008      	b.n	8016088 <__ulp+0x3c>
 8016076:	f1a2 0314 	sub.w	r3, r2, #20
 801607a:	2b1e      	cmp	r3, #30
 801607c:	bfda      	itte	le
 801607e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8016082:	40da      	lsrle	r2, r3
 8016084:	2201      	movgt	r2, #1
 8016086:	2300      	movs	r3, #0
 8016088:	4619      	mov	r1, r3
 801608a:	4610      	mov	r0, r2
 801608c:	ec41 0b10 	vmov	d0, r0, r1
 8016090:	b002      	add	sp, #8
 8016092:	4770      	bx	lr
 8016094:	7ff00000 	.word	0x7ff00000

08016098 <__b2d>:
 8016098:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801609c:	6906      	ldr	r6, [r0, #16]
 801609e:	f100 0814 	add.w	r8, r0, #20
 80160a2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80160a6:	1f37      	subs	r7, r6, #4
 80160a8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80160ac:	4610      	mov	r0, r2
 80160ae:	f7ff fd4b 	bl	8015b48 <__hi0bits>
 80160b2:	f1c0 0320 	rsb	r3, r0, #32
 80160b6:	280a      	cmp	r0, #10
 80160b8:	600b      	str	r3, [r1, #0]
 80160ba:	491b      	ldr	r1, [pc, #108]	@ (8016128 <__b2d+0x90>)
 80160bc:	dc15      	bgt.n	80160ea <__b2d+0x52>
 80160be:	f1c0 0c0b 	rsb	ip, r0, #11
 80160c2:	fa22 f30c 	lsr.w	r3, r2, ip
 80160c6:	45b8      	cmp	r8, r7
 80160c8:	ea43 0501 	orr.w	r5, r3, r1
 80160cc:	bf34      	ite	cc
 80160ce:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80160d2:	2300      	movcs	r3, #0
 80160d4:	3015      	adds	r0, #21
 80160d6:	fa02 f000 	lsl.w	r0, r2, r0
 80160da:	fa23 f30c 	lsr.w	r3, r3, ip
 80160de:	4303      	orrs	r3, r0
 80160e0:	461c      	mov	r4, r3
 80160e2:	ec45 4b10 	vmov	d0, r4, r5
 80160e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80160ea:	45b8      	cmp	r8, r7
 80160ec:	bf3a      	itte	cc
 80160ee:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80160f2:	f1a6 0708 	subcc.w	r7, r6, #8
 80160f6:	2300      	movcs	r3, #0
 80160f8:	380b      	subs	r0, #11
 80160fa:	d012      	beq.n	8016122 <__b2d+0x8a>
 80160fc:	f1c0 0120 	rsb	r1, r0, #32
 8016100:	fa23 f401 	lsr.w	r4, r3, r1
 8016104:	4082      	lsls	r2, r0
 8016106:	4322      	orrs	r2, r4
 8016108:	4547      	cmp	r7, r8
 801610a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801610e:	bf8c      	ite	hi
 8016110:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8016114:	2200      	movls	r2, #0
 8016116:	4083      	lsls	r3, r0
 8016118:	40ca      	lsrs	r2, r1
 801611a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801611e:	4313      	orrs	r3, r2
 8016120:	e7de      	b.n	80160e0 <__b2d+0x48>
 8016122:	ea42 0501 	orr.w	r5, r2, r1
 8016126:	e7db      	b.n	80160e0 <__b2d+0x48>
 8016128:	3ff00000 	.word	0x3ff00000

0801612c <__d2b>:
 801612c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016130:	460f      	mov	r7, r1
 8016132:	2101      	movs	r1, #1
 8016134:	ec59 8b10 	vmov	r8, r9, d0
 8016138:	4616      	mov	r6, r2
 801613a:	f7ff fc13 	bl	8015964 <_Balloc>
 801613e:	4604      	mov	r4, r0
 8016140:	b930      	cbnz	r0, 8016150 <__d2b+0x24>
 8016142:	4602      	mov	r2, r0
 8016144:	4b23      	ldr	r3, [pc, #140]	@ (80161d4 <__d2b+0xa8>)
 8016146:	4824      	ldr	r0, [pc, #144]	@ (80161d8 <__d2b+0xac>)
 8016148:	f240 310f 	movw	r1, #783	@ 0x30f
 801614c:	f7fd fbbe 	bl	80138cc <__assert_func>
 8016150:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8016154:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8016158:	b10d      	cbz	r5, 801615e <__d2b+0x32>
 801615a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801615e:	9301      	str	r3, [sp, #4]
 8016160:	f1b8 0300 	subs.w	r3, r8, #0
 8016164:	d023      	beq.n	80161ae <__d2b+0x82>
 8016166:	4668      	mov	r0, sp
 8016168:	9300      	str	r3, [sp, #0]
 801616a:	f7ff fd0c 	bl	8015b86 <__lo0bits>
 801616e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8016172:	b1d0      	cbz	r0, 80161aa <__d2b+0x7e>
 8016174:	f1c0 0320 	rsb	r3, r0, #32
 8016178:	fa02 f303 	lsl.w	r3, r2, r3
 801617c:	430b      	orrs	r3, r1
 801617e:	40c2      	lsrs	r2, r0
 8016180:	6163      	str	r3, [r4, #20]
 8016182:	9201      	str	r2, [sp, #4]
 8016184:	9b01      	ldr	r3, [sp, #4]
 8016186:	61a3      	str	r3, [r4, #24]
 8016188:	2b00      	cmp	r3, #0
 801618a:	bf0c      	ite	eq
 801618c:	2201      	moveq	r2, #1
 801618e:	2202      	movne	r2, #2
 8016190:	6122      	str	r2, [r4, #16]
 8016192:	b1a5      	cbz	r5, 80161be <__d2b+0x92>
 8016194:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8016198:	4405      	add	r5, r0
 801619a:	603d      	str	r5, [r7, #0]
 801619c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80161a0:	6030      	str	r0, [r6, #0]
 80161a2:	4620      	mov	r0, r4
 80161a4:	b003      	add	sp, #12
 80161a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80161aa:	6161      	str	r1, [r4, #20]
 80161ac:	e7ea      	b.n	8016184 <__d2b+0x58>
 80161ae:	a801      	add	r0, sp, #4
 80161b0:	f7ff fce9 	bl	8015b86 <__lo0bits>
 80161b4:	9b01      	ldr	r3, [sp, #4]
 80161b6:	6163      	str	r3, [r4, #20]
 80161b8:	3020      	adds	r0, #32
 80161ba:	2201      	movs	r2, #1
 80161bc:	e7e8      	b.n	8016190 <__d2b+0x64>
 80161be:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80161c2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80161c6:	6038      	str	r0, [r7, #0]
 80161c8:	6918      	ldr	r0, [r3, #16]
 80161ca:	f7ff fcbd 	bl	8015b48 <__hi0bits>
 80161ce:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80161d2:	e7e5      	b.n	80161a0 <__d2b+0x74>
 80161d4:	080192a1 	.word	0x080192a1
 80161d8:	080192b2 	.word	0x080192b2

080161dc <__ratio>:
 80161dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80161e0:	b085      	sub	sp, #20
 80161e2:	e9cd 1000 	strd	r1, r0, [sp]
 80161e6:	a902      	add	r1, sp, #8
 80161e8:	f7ff ff56 	bl	8016098 <__b2d>
 80161ec:	9800      	ldr	r0, [sp, #0]
 80161ee:	a903      	add	r1, sp, #12
 80161f0:	ec55 4b10 	vmov	r4, r5, d0
 80161f4:	f7ff ff50 	bl	8016098 <__b2d>
 80161f8:	9b01      	ldr	r3, [sp, #4]
 80161fa:	6919      	ldr	r1, [r3, #16]
 80161fc:	9b00      	ldr	r3, [sp, #0]
 80161fe:	691b      	ldr	r3, [r3, #16]
 8016200:	1ac9      	subs	r1, r1, r3
 8016202:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8016206:	1a9b      	subs	r3, r3, r2
 8016208:	ec5b ab10 	vmov	sl, fp, d0
 801620c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8016210:	2b00      	cmp	r3, #0
 8016212:	bfce      	itee	gt
 8016214:	462a      	movgt	r2, r5
 8016216:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801621a:	465a      	movle	r2, fp
 801621c:	462f      	mov	r7, r5
 801621e:	46d9      	mov	r9, fp
 8016220:	bfcc      	ite	gt
 8016222:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8016226:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801622a:	464b      	mov	r3, r9
 801622c:	4652      	mov	r2, sl
 801622e:	4620      	mov	r0, r4
 8016230:	4639      	mov	r1, r7
 8016232:	f7ea fb33 	bl	800089c <__aeabi_ddiv>
 8016236:	ec41 0b10 	vmov	d0, r0, r1
 801623a:	b005      	add	sp, #20
 801623c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016240 <__copybits>:
 8016240:	3901      	subs	r1, #1
 8016242:	b570      	push	{r4, r5, r6, lr}
 8016244:	1149      	asrs	r1, r1, #5
 8016246:	6914      	ldr	r4, [r2, #16]
 8016248:	3101      	adds	r1, #1
 801624a:	f102 0314 	add.w	r3, r2, #20
 801624e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8016252:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8016256:	1f05      	subs	r5, r0, #4
 8016258:	42a3      	cmp	r3, r4
 801625a:	d30c      	bcc.n	8016276 <__copybits+0x36>
 801625c:	1aa3      	subs	r3, r4, r2
 801625e:	3b11      	subs	r3, #17
 8016260:	f023 0303 	bic.w	r3, r3, #3
 8016264:	3211      	adds	r2, #17
 8016266:	42a2      	cmp	r2, r4
 8016268:	bf88      	it	hi
 801626a:	2300      	movhi	r3, #0
 801626c:	4418      	add	r0, r3
 801626e:	2300      	movs	r3, #0
 8016270:	4288      	cmp	r0, r1
 8016272:	d305      	bcc.n	8016280 <__copybits+0x40>
 8016274:	bd70      	pop	{r4, r5, r6, pc}
 8016276:	f853 6b04 	ldr.w	r6, [r3], #4
 801627a:	f845 6f04 	str.w	r6, [r5, #4]!
 801627e:	e7eb      	b.n	8016258 <__copybits+0x18>
 8016280:	f840 3b04 	str.w	r3, [r0], #4
 8016284:	e7f4      	b.n	8016270 <__copybits+0x30>

08016286 <__any_on>:
 8016286:	f100 0214 	add.w	r2, r0, #20
 801628a:	6900      	ldr	r0, [r0, #16]
 801628c:	114b      	asrs	r3, r1, #5
 801628e:	4298      	cmp	r0, r3
 8016290:	b510      	push	{r4, lr}
 8016292:	db11      	blt.n	80162b8 <__any_on+0x32>
 8016294:	dd0a      	ble.n	80162ac <__any_on+0x26>
 8016296:	f011 011f 	ands.w	r1, r1, #31
 801629a:	d007      	beq.n	80162ac <__any_on+0x26>
 801629c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80162a0:	fa24 f001 	lsr.w	r0, r4, r1
 80162a4:	fa00 f101 	lsl.w	r1, r0, r1
 80162a8:	428c      	cmp	r4, r1
 80162aa:	d10b      	bne.n	80162c4 <__any_on+0x3e>
 80162ac:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80162b0:	4293      	cmp	r3, r2
 80162b2:	d803      	bhi.n	80162bc <__any_on+0x36>
 80162b4:	2000      	movs	r0, #0
 80162b6:	bd10      	pop	{r4, pc}
 80162b8:	4603      	mov	r3, r0
 80162ba:	e7f7      	b.n	80162ac <__any_on+0x26>
 80162bc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80162c0:	2900      	cmp	r1, #0
 80162c2:	d0f5      	beq.n	80162b0 <__any_on+0x2a>
 80162c4:	2001      	movs	r0, #1
 80162c6:	e7f6      	b.n	80162b6 <__any_on+0x30>

080162c8 <sulp>:
 80162c8:	b570      	push	{r4, r5, r6, lr}
 80162ca:	4604      	mov	r4, r0
 80162cc:	460d      	mov	r5, r1
 80162ce:	ec45 4b10 	vmov	d0, r4, r5
 80162d2:	4616      	mov	r6, r2
 80162d4:	f7ff feba 	bl	801604c <__ulp>
 80162d8:	ec51 0b10 	vmov	r0, r1, d0
 80162dc:	b17e      	cbz	r6, 80162fe <sulp+0x36>
 80162de:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80162e2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80162e6:	2b00      	cmp	r3, #0
 80162e8:	dd09      	ble.n	80162fe <sulp+0x36>
 80162ea:	051b      	lsls	r3, r3, #20
 80162ec:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80162f0:	2400      	movs	r4, #0
 80162f2:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80162f6:	4622      	mov	r2, r4
 80162f8:	462b      	mov	r3, r5
 80162fa:	f7ea f9a5 	bl	8000648 <__aeabi_dmul>
 80162fe:	ec41 0b10 	vmov	d0, r0, r1
 8016302:	bd70      	pop	{r4, r5, r6, pc}
 8016304:	0000      	movs	r0, r0
	...

08016308 <_strtod_l>:
 8016308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801630c:	b09f      	sub	sp, #124	@ 0x7c
 801630e:	460c      	mov	r4, r1
 8016310:	9217      	str	r2, [sp, #92]	@ 0x5c
 8016312:	2200      	movs	r2, #0
 8016314:	921a      	str	r2, [sp, #104]	@ 0x68
 8016316:	9005      	str	r0, [sp, #20]
 8016318:	f04f 0a00 	mov.w	sl, #0
 801631c:	f04f 0b00 	mov.w	fp, #0
 8016320:	460a      	mov	r2, r1
 8016322:	9219      	str	r2, [sp, #100]	@ 0x64
 8016324:	7811      	ldrb	r1, [r2, #0]
 8016326:	292b      	cmp	r1, #43	@ 0x2b
 8016328:	d04a      	beq.n	80163c0 <_strtod_l+0xb8>
 801632a:	d838      	bhi.n	801639e <_strtod_l+0x96>
 801632c:	290d      	cmp	r1, #13
 801632e:	d832      	bhi.n	8016396 <_strtod_l+0x8e>
 8016330:	2908      	cmp	r1, #8
 8016332:	d832      	bhi.n	801639a <_strtod_l+0x92>
 8016334:	2900      	cmp	r1, #0
 8016336:	d03b      	beq.n	80163b0 <_strtod_l+0xa8>
 8016338:	2200      	movs	r2, #0
 801633a:	920b      	str	r2, [sp, #44]	@ 0x2c
 801633c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 801633e:	782a      	ldrb	r2, [r5, #0]
 8016340:	2a30      	cmp	r2, #48	@ 0x30
 8016342:	f040 80b3 	bne.w	80164ac <_strtod_l+0x1a4>
 8016346:	786a      	ldrb	r2, [r5, #1]
 8016348:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801634c:	2a58      	cmp	r2, #88	@ 0x58
 801634e:	d16e      	bne.n	801642e <_strtod_l+0x126>
 8016350:	9302      	str	r3, [sp, #8]
 8016352:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016354:	9301      	str	r3, [sp, #4]
 8016356:	ab1a      	add	r3, sp, #104	@ 0x68
 8016358:	9300      	str	r3, [sp, #0]
 801635a:	4a8e      	ldr	r2, [pc, #568]	@ (8016594 <_strtod_l+0x28c>)
 801635c:	9805      	ldr	r0, [sp, #20]
 801635e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8016360:	a919      	add	r1, sp, #100	@ 0x64
 8016362:	f001 faa9 	bl	80178b8 <__gethex>
 8016366:	f010 060f 	ands.w	r6, r0, #15
 801636a:	4604      	mov	r4, r0
 801636c:	d005      	beq.n	801637a <_strtod_l+0x72>
 801636e:	2e06      	cmp	r6, #6
 8016370:	d128      	bne.n	80163c4 <_strtod_l+0xbc>
 8016372:	3501      	adds	r5, #1
 8016374:	2300      	movs	r3, #0
 8016376:	9519      	str	r5, [sp, #100]	@ 0x64
 8016378:	930b      	str	r3, [sp, #44]	@ 0x2c
 801637a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801637c:	2b00      	cmp	r3, #0
 801637e:	f040 858e 	bne.w	8016e9e <_strtod_l+0xb96>
 8016382:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016384:	b1cb      	cbz	r3, 80163ba <_strtod_l+0xb2>
 8016386:	4652      	mov	r2, sl
 8016388:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 801638c:	ec43 2b10 	vmov	d0, r2, r3
 8016390:	b01f      	add	sp, #124	@ 0x7c
 8016392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016396:	2920      	cmp	r1, #32
 8016398:	d1ce      	bne.n	8016338 <_strtod_l+0x30>
 801639a:	3201      	adds	r2, #1
 801639c:	e7c1      	b.n	8016322 <_strtod_l+0x1a>
 801639e:	292d      	cmp	r1, #45	@ 0x2d
 80163a0:	d1ca      	bne.n	8016338 <_strtod_l+0x30>
 80163a2:	2101      	movs	r1, #1
 80163a4:	910b      	str	r1, [sp, #44]	@ 0x2c
 80163a6:	1c51      	adds	r1, r2, #1
 80163a8:	9119      	str	r1, [sp, #100]	@ 0x64
 80163aa:	7852      	ldrb	r2, [r2, #1]
 80163ac:	2a00      	cmp	r2, #0
 80163ae:	d1c5      	bne.n	801633c <_strtod_l+0x34>
 80163b0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80163b2:	9419      	str	r4, [sp, #100]	@ 0x64
 80163b4:	2b00      	cmp	r3, #0
 80163b6:	f040 8570 	bne.w	8016e9a <_strtod_l+0xb92>
 80163ba:	4652      	mov	r2, sl
 80163bc:	465b      	mov	r3, fp
 80163be:	e7e5      	b.n	801638c <_strtod_l+0x84>
 80163c0:	2100      	movs	r1, #0
 80163c2:	e7ef      	b.n	80163a4 <_strtod_l+0x9c>
 80163c4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80163c6:	b13a      	cbz	r2, 80163d8 <_strtod_l+0xd0>
 80163c8:	2135      	movs	r1, #53	@ 0x35
 80163ca:	a81c      	add	r0, sp, #112	@ 0x70
 80163cc:	f7ff ff38 	bl	8016240 <__copybits>
 80163d0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80163d2:	9805      	ldr	r0, [sp, #20]
 80163d4:	f7ff fb06 	bl	80159e4 <_Bfree>
 80163d8:	3e01      	subs	r6, #1
 80163da:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80163dc:	2e04      	cmp	r6, #4
 80163de:	d806      	bhi.n	80163ee <_strtod_l+0xe6>
 80163e0:	e8df f006 	tbb	[pc, r6]
 80163e4:	201d0314 	.word	0x201d0314
 80163e8:	14          	.byte	0x14
 80163e9:	00          	.byte	0x00
 80163ea:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80163ee:	05e1      	lsls	r1, r4, #23
 80163f0:	bf48      	it	mi
 80163f2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80163f6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80163fa:	0d1b      	lsrs	r3, r3, #20
 80163fc:	051b      	lsls	r3, r3, #20
 80163fe:	2b00      	cmp	r3, #0
 8016400:	d1bb      	bne.n	801637a <_strtod_l+0x72>
 8016402:	f7fe fbd7 	bl	8014bb4 <__errno>
 8016406:	2322      	movs	r3, #34	@ 0x22
 8016408:	6003      	str	r3, [r0, #0]
 801640a:	e7b6      	b.n	801637a <_strtod_l+0x72>
 801640c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8016410:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8016414:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8016418:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801641c:	e7e7      	b.n	80163ee <_strtod_l+0xe6>
 801641e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 801659c <_strtod_l+0x294>
 8016422:	e7e4      	b.n	80163ee <_strtod_l+0xe6>
 8016424:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8016428:	f04f 3aff 	mov.w	sl, #4294967295
 801642c:	e7df      	b.n	80163ee <_strtod_l+0xe6>
 801642e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016430:	1c5a      	adds	r2, r3, #1
 8016432:	9219      	str	r2, [sp, #100]	@ 0x64
 8016434:	785b      	ldrb	r3, [r3, #1]
 8016436:	2b30      	cmp	r3, #48	@ 0x30
 8016438:	d0f9      	beq.n	801642e <_strtod_l+0x126>
 801643a:	2b00      	cmp	r3, #0
 801643c:	d09d      	beq.n	801637a <_strtod_l+0x72>
 801643e:	2301      	movs	r3, #1
 8016440:	9309      	str	r3, [sp, #36]	@ 0x24
 8016442:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016444:	930c      	str	r3, [sp, #48]	@ 0x30
 8016446:	2300      	movs	r3, #0
 8016448:	9308      	str	r3, [sp, #32]
 801644a:	930a      	str	r3, [sp, #40]	@ 0x28
 801644c:	461f      	mov	r7, r3
 801644e:	220a      	movs	r2, #10
 8016450:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8016452:	7805      	ldrb	r5, [r0, #0]
 8016454:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8016458:	b2d9      	uxtb	r1, r3
 801645a:	2909      	cmp	r1, #9
 801645c:	d928      	bls.n	80164b0 <_strtod_l+0x1a8>
 801645e:	494e      	ldr	r1, [pc, #312]	@ (8016598 <_strtod_l+0x290>)
 8016460:	2201      	movs	r2, #1
 8016462:	f001 f991 	bl	8017788 <strncmp>
 8016466:	2800      	cmp	r0, #0
 8016468:	d032      	beq.n	80164d0 <_strtod_l+0x1c8>
 801646a:	2000      	movs	r0, #0
 801646c:	462a      	mov	r2, r5
 801646e:	4681      	mov	r9, r0
 8016470:	463d      	mov	r5, r7
 8016472:	4603      	mov	r3, r0
 8016474:	2a65      	cmp	r2, #101	@ 0x65
 8016476:	d001      	beq.n	801647c <_strtod_l+0x174>
 8016478:	2a45      	cmp	r2, #69	@ 0x45
 801647a:	d114      	bne.n	80164a6 <_strtod_l+0x19e>
 801647c:	b91d      	cbnz	r5, 8016486 <_strtod_l+0x17e>
 801647e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016480:	4302      	orrs	r2, r0
 8016482:	d095      	beq.n	80163b0 <_strtod_l+0xa8>
 8016484:	2500      	movs	r5, #0
 8016486:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8016488:	1c62      	adds	r2, r4, #1
 801648a:	9219      	str	r2, [sp, #100]	@ 0x64
 801648c:	7862      	ldrb	r2, [r4, #1]
 801648e:	2a2b      	cmp	r2, #43	@ 0x2b
 8016490:	d077      	beq.n	8016582 <_strtod_l+0x27a>
 8016492:	2a2d      	cmp	r2, #45	@ 0x2d
 8016494:	d07b      	beq.n	801658e <_strtod_l+0x286>
 8016496:	f04f 0c00 	mov.w	ip, #0
 801649a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801649e:	2909      	cmp	r1, #9
 80164a0:	f240 8082 	bls.w	80165a8 <_strtod_l+0x2a0>
 80164a4:	9419      	str	r4, [sp, #100]	@ 0x64
 80164a6:	f04f 0800 	mov.w	r8, #0
 80164aa:	e0a2      	b.n	80165f2 <_strtod_l+0x2ea>
 80164ac:	2300      	movs	r3, #0
 80164ae:	e7c7      	b.n	8016440 <_strtod_l+0x138>
 80164b0:	2f08      	cmp	r7, #8
 80164b2:	bfd5      	itete	le
 80164b4:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 80164b6:	9908      	ldrgt	r1, [sp, #32]
 80164b8:	fb02 3301 	mlale	r3, r2, r1, r3
 80164bc:	fb02 3301 	mlagt	r3, r2, r1, r3
 80164c0:	f100 0001 	add.w	r0, r0, #1
 80164c4:	bfd4      	ite	le
 80164c6:	930a      	strle	r3, [sp, #40]	@ 0x28
 80164c8:	9308      	strgt	r3, [sp, #32]
 80164ca:	3701      	adds	r7, #1
 80164cc:	9019      	str	r0, [sp, #100]	@ 0x64
 80164ce:	e7bf      	b.n	8016450 <_strtod_l+0x148>
 80164d0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80164d2:	1c5a      	adds	r2, r3, #1
 80164d4:	9219      	str	r2, [sp, #100]	@ 0x64
 80164d6:	785a      	ldrb	r2, [r3, #1]
 80164d8:	b37f      	cbz	r7, 801653a <_strtod_l+0x232>
 80164da:	4681      	mov	r9, r0
 80164dc:	463d      	mov	r5, r7
 80164de:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80164e2:	2b09      	cmp	r3, #9
 80164e4:	d912      	bls.n	801650c <_strtod_l+0x204>
 80164e6:	2301      	movs	r3, #1
 80164e8:	e7c4      	b.n	8016474 <_strtod_l+0x16c>
 80164ea:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80164ec:	1c5a      	adds	r2, r3, #1
 80164ee:	9219      	str	r2, [sp, #100]	@ 0x64
 80164f0:	785a      	ldrb	r2, [r3, #1]
 80164f2:	3001      	adds	r0, #1
 80164f4:	2a30      	cmp	r2, #48	@ 0x30
 80164f6:	d0f8      	beq.n	80164ea <_strtod_l+0x1e2>
 80164f8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80164fc:	2b08      	cmp	r3, #8
 80164fe:	f200 84d3 	bhi.w	8016ea8 <_strtod_l+0xba0>
 8016502:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016504:	930c      	str	r3, [sp, #48]	@ 0x30
 8016506:	4681      	mov	r9, r0
 8016508:	2000      	movs	r0, #0
 801650a:	4605      	mov	r5, r0
 801650c:	3a30      	subs	r2, #48	@ 0x30
 801650e:	f100 0301 	add.w	r3, r0, #1
 8016512:	d02a      	beq.n	801656a <_strtod_l+0x262>
 8016514:	4499      	add	r9, r3
 8016516:	eb00 0c05 	add.w	ip, r0, r5
 801651a:	462b      	mov	r3, r5
 801651c:	210a      	movs	r1, #10
 801651e:	4563      	cmp	r3, ip
 8016520:	d10d      	bne.n	801653e <_strtod_l+0x236>
 8016522:	1c69      	adds	r1, r5, #1
 8016524:	4401      	add	r1, r0
 8016526:	4428      	add	r0, r5
 8016528:	2808      	cmp	r0, #8
 801652a:	dc16      	bgt.n	801655a <_strtod_l+0x252>
 801652c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801652e:	230a      	movs	r3, #10
 8016530:	fb03 2300 	mla	r3, r3, r0, r2
 8016534:	930a      	str	r3, [sp, #40]	@ 0x28
 8016536:	2300      	movs	r3, #0
 8016538:	e018      	b.n	801656c <_strtod_l+0x264>
 801653a:	4638      	mov	r0, r7
 801653c:	e7da      	b.n	80164f4 <_strtod_l+0x1ec>
 801653e:	2b08      	cmp	r3, #8
 8016540:	f103 0301 	add.w	r3, r3, #1
 8016544:	dc03      	bgt.n	801654e <_strtod_l+0x246>
 8016546:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8016548:	434e      	muls	r6, r1
 801654a:	960a      	str	r6, [sp, #40]	@ 0x28
 801654c:	e7e7      	b.n	801651e <_strtod_l+0x216>
 801654e:	2b10      	cmp	r3, #16
 8016550:	bfde      	ittt	le
 8016552:	9e08      	ldrle	r6, [sp, #32]
 8016554:	434e      	mulle	r6, r1
 8016556:	9608      	strle	r6, [sp, #32]
 8016558:	e7e1      	b.n	801651e <_strtod_l+0x216>
 801655a:	280f      	cmp	r0, #15
 801655c:	dceb      	bgt.n	8016536 <_strtod_l+0x22e>
 801655e:	9808      	ldr	r0, [sp, #32]
 8016560:	230a      	movs	r3, #10
 8016562:	fb03 2300 	mla	r3, r3, r0, r2
 8016566:	9308      	str	r3, [sp, #32]
 8016568:	e7e5      	b.n	8016536 <_strtod_l+0x22e>
 801656a:	4629      	mov	r1, r5
 801656c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801656e:	1c50      	adds	r0, r2, #1
 8016570:	9019      	str	r0, [sp, #100]	@ 0x64
 8016572:	7852      	ldrb	r2, [r2, #1]
 8016574:	4618      	mov	r0, r3
 8016576:	460d      	mov	r5, r1
 8016578:	e7b1      	b.n	80164de <_strtod_l+0x1d6>
 801657a:	f04f 0900 	mov.w	r9, #0
 801657e:	2301      	movs	r3, #1
 8016580:	e77d      	b.n	801647e <_strtod_l+0x176>
 8016582:	f04f 0c00 	mov.w	ip, #0
 8016586:	1ca2      	adds	r2, r4, #2
 8016588:	9219      	str	r2, [sp, #100]	@ 0x64
 801658a:	78a2      	ldrb	r2, [r4, #2]
 801658c:	e785      	b.n	801649a <_strtod_l+0x192>
 801658e:	f04f 0c01 	mov.w	ip, #1
 8016592:	e7f8      	b.n	8016586 <_strtod_l+0x27e>
 8016594:	08019420 	.word	0x08019420
 8016598:	08019408 	.word	0x08019408
 801659c:	7ff00000 	.word	0x7ff00000
 80165a0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80165a2:	1c51      	adds	r1, r2, #1
 80165a4:	9119      	str	r1, [sp, #100]	@ 0x64
 80165a6:	7852      	ldrb	r2, [r2, #1]
 80165a8:	2a30      	cmp	r2, #48	@ 0x30
 80165aa:	d0f9      	beq.n	80165a0 <_strtod_l+0x298>
 80165ac:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80165b0:	2908      	cmp	r1, #8
 80165b2:	f63f af78 	bhi.w	80164a6 <_strtod_l+0x19e>
 80165b6:	3a30      	subs	r2, #48	@ 0x30
 80165b8:	920e      	str	r2, [sp, #56]	@ 0x38
 80165ba:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80165bc:	920f      	str	r2, [sp, #60]	@ 0x3c
 80165be:	f04f 080a 	mov.w	r8, #10
 80165c2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80165c4:	1c56      	adds	r6, r2, #1
 80165c6:	9619      	str	r6, [sp, #100]	@ 0x64
 80165c8:	7852      	ldrb	r2, [r2, #1]
 80165ca:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80165ce:	f1be 0f09 	cmp.w	lr, #9
 80165d2:	d939      	bls.n	8016648 <_strtod_l+0x340>
 80165d4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80165d6:	1a76      	subs	r6, r6, r1
 80165d8:	2e08      	cmp	r6, #8
 80165da:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80165de:	dc03      	bgt.n	80165e8 <_strtod_l+0x2e0>
 80165e0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80165e2:	4588      	cmp	r8, r1
 80165e4:	bfa8      	it	ge
 80165e6:	4688      	movge	r8, r1
 80165e8:	f1bc 0f00 	cmp.w	ip, #0
 80165ec:	d001      	beq.n	80165f2 <_strtod_l+0x2ea>
 80165ee:	f1c8 0800 	rsb	r8, r8, #0
 80165f2:	2d00      	cmp	r5, #0
 80165f4:	d14e      	bne.n	8016694 <_strtod_l+0x38c>
 80165f6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80165f8:	4308      	orrs	r0, r1
 80165fa:	f47f aebe 	bne.w	801637a <_strtod_l+0x72>
 80165fe:	2b00      	cmp	r3, #0
 8016600:	f47f aed6 	bne.w	80163b0 <_strtod_l+0xa8>
 8016604:	2a69      	cmp	r2, #105	@ 0x69
 8016606:	d028      	beq.n	801665a <_strtod_l+0x352>
 8016608:	dc25      	bgt.n	8016656 <_strtod_l+0x34e>
 801660a:	2a49      	cmp	r2, #73	@ 0x49
 801660c:	d025      	beq.n	801665a <_strtod_l+0x352>
 801660e:	2a4e      	cmp	r2, #78	@ 0x4e
 8016610:	f47f aece 	bne.w	80163b0 <_strtod_l+0xa8>
 8016614:	499b      	ldr	r1, [pc, #620]	@ (8016884 <_strtod_l+0x57c>)
 8016616:	a819      	add	r0, sp, #100	@ 0x64
 8016618:	f001 fb70 	bl	8017cfc <__match>
 801661c:	2800      	cmp	r0, #0
 801661e:	f43f aec7 	beq.w	80163b0 <_strtod_l+0xa8>
 8016622:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016624:	781b      	ldrb	r3, [r3, #0]
 8016626:	2b28      	cmp	r3, #40	@ 0x28
 8016628:	d12e      	bne.n	8016688 <_strtod_l+0x380>
 801662a:	4997      	ldr	r1, [pc, #604]	@ (8016888 <_strtod_l+0x580>)
 801662c:	aa1c      	add	r2, sp, #112	@ 0x70
 801662e:	a819      	add	r0, sp, #100	@ 0x64
 8016630:	f001 fb78 	bl	8017d24 <__hexnan>
 8016634:	2805      	cmp	r0, #5
 8016636:	d127      	bne.n	8016688 <_strtod_l+0x380>
 8016638:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801663a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 801663e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8016642:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8016646:	e698      	b.n	801637a <_strtod_l+0x72>
 8016648:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801664a:	fb08 2101 	mla	r1, r8, r1, r2
 801664e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8016652:	920e      	str	r2, [sp, #56]	@ 0x38
 8016654:	e7b5      	b.n	80165c2 <_strtod_l+0x2ba>
 8016656:	2a6e      	cmp	r2, #110	@ 0x6e
 8016658:	e7da      	b.n	8016610 <_strtod_l+0x308>
 801665a:	498c      	ldr	r1, [pc, #560]	@ (801688c <_strtod_l+0x584>)
 801665c:	a819      	add	r0, sp, #100	@ 0x64
 801665e:	f001 fb4d 	bl	8017cfc <__match>
 8016662:	2800      	cmp	r0, #0
 8016664:	f43f aea4 	beq.w	80163b0 <_strtod_l+0xa8>
 8016668:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801666a:	4989      	ldr	r1, [pc, #548]	@ (8016890 <_strtod_l+0x588>)
 801666c:	3b01      	subs	r3, #1
 801666e:	a819      	add	r0, sp, #100	@ 0x64
 8016670:	9319      	str	r3, [sp, #100]	@ 0x64
 8016672:	f001 fb43 	bl	8017cfc <__match>
 8016676:	b910      	cbnz	r0, 801667e <_strtod_l+0x376>
 8016678:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801667a:	3301      	adds	r3, #1
 801667c:	9319      	str	r3, [sp, #100]	@ 0x64
 801667e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 80168a0 <_strtod_l+0x598>
 8016682:	f04f 0a00 	mov.w	sl, #0
 8016686:	e678      	b.n	801637a <_strtod_l+0x72>
 8016688:	4882      	ldr	r0, [pc, #520]	@ (8016894 <_strtod_l+0x58c>)
 801668a:	f001 f891 	bl	80177b0 <nan>
 801668e:	ec5b ab10 	vmov	sl, fp, d0
 8016692:	e672      	b.n	801637a <_strtod_l+0x72>
 8016694:	eba8 0309 	sub.w	r3, r8, r9
 8016698:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801669a:	9309      	str	r3, [sp, #36]	@ 0x24
 801669c:	2f00      	cmp	r7, #0
 801669e:	bf08      	it	eq
 80166a0:	462f      	moveq	r7, r5
 80166a2:	2d10      	cmp	r5, #16
 80166a4:	462c      	mov	r4, r5
 80166a6:	bfa8      	it	ge
 80166a8:	2410      	movge	r4, #16
 80166aa:	f7e9 ff53 	bl	8000554 <__aeabi_ui2d>
 80166ae:	2d09      	cmp	r5, #9
 80166b0:	4682      	mov	sl, r0
 80166b2:	468b      	mov	fp, r1
 80166b4:	dc13      	bgt.n	80166de <_strtod_l+0x3d6>
 80166b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80166b8:	2b00      	cmp	r3, #0
 80166ba:	f43f ae5e 	beq.w	801637a <_strtod_l+0x72>
 80166be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80166c0:	dd78      	ble.n	80167b4 <_strtod_l+0x4ac>
 80166c2:	2b16      	cmp	r3, #22
 80166c4:	dc5f      	bgt.n	8016786 <_strtod_l+0x47e>
 80166c6:	4974      	ldr	r1, [pc, #464]	@ (8016898 <_strtod_l+0x590>)
 80166c8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80166cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80166d0:	4652      	mov	r2, sl
 80166d2:	465b      	mov	r3, fp
 80166d4:	f7e9 ffb8 	bl	8000648 <__aeabi_dmul>
 80166d8:	4682      	mov	sl, r0
 80166da:	468b      	mov	fp, r1
 80166dc:	e64d      	b.n	801637a <_strtod_l+0x72>
 80166de:	4b6e      	ldr	r3, [pc, #440]	@ (8016898 <_strtod_l+0x590>)
 80166e0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80166e4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80166e8:	f7e9 ffae 	bl	8000648 <__aeabi_dmul>
 80166ec:	4682      	mov	sl, r0
 80166ee:	9808      	ldr	r0, [sp, #32]
 80166f0:	468b      	mov	fp, r1
 80166f2:	f7e9 ff2f 	bl	8000554 <__aeabi_ui2d>
 80166f6:	4602      	mov	r2, r0
 80166f8:	460b      	mov	r3, r1
 80166fa:	4650      	mov	r0, sl
 80166fc:	4659      	mov	r1, fp
 80166fe:	f7e9 fded 	bl	80002dc <__adddf3>
 8016702:	2d0f      	cmp	r5, #15
 8016704:	4682      	mov	sl, r0
 8016706:	468b      	mov	fp, r1
 8016708:	ddd5      	ble.n	80166b6 <_strtod_l+0x3ae>
 801670a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801670c:	1b2c      	subs	r4, r5, r4
 801670e:	441c      	add	r4, r3
 8016710:	2c00      	cmp	r4, #0
 8016712:	f340 8096 	ble.w	8016842 <_strtod_l+0x53a>
 8016716:	f014 030f 	ands.w	r3, r4, #15
 801671a:	d00a      	beq.n	8016732 <_strtod_l+0x42a>
 801671c:	495e      	ldr	r1, [pc, #376]	@ (8016898 <_strtod_l+0x590>)
 801671e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8016722:	4652      	mov	r2, sl
 8016724:	465b      	mov	r3, fp
 8016726:	e9d1 0100 	ldrd	r0, r1, [r1]
 801672a:	f7e9 ff8d 	bl	8000648 <__aeabi_dmul>
 801672e:	4682      	mov	sl, r0
 8016730:	468b      	mov	fp, r1
 8016732:	f034 040f 	bics.w	r4, r4, #15
 8016736:	d073      	beq.n	8016820 <_strtod_l+0x518>
 8016738:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 801673c:	dd48      	ble.n	80167d0 <_strtod_l+0x4c8>
 801673e:	2400      	movs	r4, #0
 8016740:	46a0      	mov	r8, r4
 8016742:	940a      	str	r4, [sp, #40]	@ 0x28
 8016744:	46a1      	mov	r9, r4
 8016746:	9a05      	ldr	r2, [sp, #20]
 8016748:	f8df b154 	ldr.w	fp, [pc, #340]	@ 80168a0 <_strtod_l+0x598>
 801674c:	2322      	movs	r3, #34	@ 0x22
 801674e:	6013      	str	r3, [r2, #0]
 8016750:	f04f 0a00 	mov.w	sl, #0
 8016754:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016756:	2b00      	cmp	r3, #0
 8016758:	f43f ae0f 	beq.w	801637a <_strtod_l+0x72>
 801675c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801675e:	9805      	ldr	r0, [sp, #20]
 8016760:	f7ff f940 	bl	80159e4 <_Bfree>
 8016764:	9805      	ldr	r0, [sp, #20]
 8016766:	4649      	mov	r1, r9
 8016768:	f7ff f93c 	bl	80159e4 <_Bfree>
 801676c:	9805      	ldr	r0, [sp, #20]
 801676e:	4641      	mov	r1, r8
 8016770:	f7ff f938 	bl	80159e4 <_Bfree>
 8016774:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8016776:	9805      	ldr	r0, [sp, #20]
 8016778:	f7ff f934 	bl	80159e4 <_Bfree>
 801677c:	9805      	ldr	r0, [sp, #20]
 801677e:	4621      	mov	r1, r4
 8016780:	f7ff f930 	bl	80159e4 <_Bfree>
 8016784:	e5f9      	b.n	801637a <_strtod_l+0x72>
 8016786:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016788:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 801678c:	4293      	cmp	r3, r2
 801678e:	dbbc      	blt.n	801670a <_strtod_l+0x402>
 8016790:	4c41      	ldr	r4, [pc, #260]	@ (8016898 <_strtod_l+0x590>)
 8016792:	f1c5 050f 	rsb	r5, r5, #15
 8016796:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801679a:	4652      	mov	r2, sl
 801679c:	465b      	mov	r3, fp
 801679e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80167a2:	f7e9 ff51 	bl	8000648 <__aeabi_dmul>
 80167a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80167a8:	1b5d      	subs	r5, r3, r5
 80167aa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80167ae:	e9d4 2300 	ldrd	r2, r3, [r4]
 80167b2:	e78f      	b.n	80166d4 <_strtod_l+0x3cc>
 80167b4:	3316      	adds	r3, #22
 80167b6:	dba8      	blt.n	801670a <_strtod_l+0x402>
 80167b8:	4b37      	ldr	r3, [pc, #220]	@ (8016898 <_strtod_l+0x590>)
 80167ba:	eba9 0808 	sub.w	r8, r9, r8
 80167be:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80167c2:	e9d8 2300 	ldrd	r2, r3, [r8]
 80167c6:	4650      	mov	r0, sl
 80167c8:	4659      	mov	r1, fp
 80167ca:	f7ea f867 	bl	800089c <__aeabi_ddiv>
 80167ce:	e783      	b.n	80166d8 <_strtod_l+0x3d0>
 80167d0:	4b32      	ldr	r3, [pc, #200]	@ (801689c <_strtod_l+0x594>)
 80167d2:	9308      	str	r3, [sp, #32]
 80167d4:	2300      	movs	r3, #0
 80167d6:	1124      	asrs	r4, r4, #4
 80167d8:	4650      	mov	r0, sl
 80167da:	4659      	mov	r1, fp
 80167dc:	461e      	mov	r6, r3
 80167de:	2c01      	cmp	r4, #1
 80167e0:	dc21      	bgt.n	8016826 <_strtod_l+0x51e>
 80167e2:	b10b      	cbz	r3, 80167e8 <_strtod_l+0x4e0>
 80167e4:	4682      	mov	sl, r0
 80167e6:	468b      	mov	fp, r1
 80167e8:	492c      	ldr	r1, [pc, #176]	@ (801689c <_strtod_l+0x594>)
 80167ea:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80167ee:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80167f2:	4652      	mov	r2, sl
 80167f4:	465b      	mov	r3, fp
 80167f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80167fa:	f7e9 ff25 	bl	8000648 <__aeabi_dmul>
 80167fe:	4b28      	ldr	r3, [pc, #160]	@ (80168a0 <_strtod_l+0x598>)
 8016800:	460a      	mov	r2, r1
 8016802:	400b      	ands	r3, r1
 8016804:	4927      	ldr	r1, [pc, #156]	@ (80168a4 <_strtod_l+0x59c>)
 8016806:	428b      	cmp	r3, r1
 8016808:	4682      	mov	sl, r0
 801680a:	d898      	bhi.n	801673e <_strtod_l+0x436>
 801680c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8016810:	428b      	cmp	r3, r1
 8016812:	bf86      	itte	hi
 8016814:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 80168a8 <_strtod_l+0x5a0>
 8016818:	f04f 3aff 	movhi.w	sl, #4294967295
 801681c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8016820:	2300      	movs	r3, #0
 8016822:	9308      	str	r3, [sp, #32]
 8016824:	e07a      	b.n	801691c <_strtod_l+0x614>
 8016826:	07e2      	lsls	r2, r4, #31
 8016828:	d505      	bpl.n	8016836 <_strtod_l+0x52e>
 801682a:	9b08      	ldr	r3, [sp, #32]
 801682c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016830:	f7e9 ff0a 	bl	8000648 <__aeabi_dmul>
 8016834:	2301      	movs	r3, #1
 8016836:	9a08      	ldr	r2, [sp, #32]
 8016838:	3208      	adds	r2, #8
 801683a:	3601      	adds	r6, #1
 801683c:	1064      	asrs	r4, r4, #1
 801683e:	9208      	str	r2, [sp, #32]
 8016840:	e7cd      	b.n	80167de <_strtod_l+0x4d6>
 8016842:	d0ed      	beq.n	8016820 <_strtod_l+0x518>
 8016844:	4264      	negs	r4, r4
 8016846:	f014 020f 	ands.w	r2, r4, #15
 801684a:	d00a      	beq.n	8016862 <_strtod_l+0x55a>
 801684c:	4b12      	ldr	r3, [pc, #72]	@ (8016898 <_strtod_l+0x590>)
 801684e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8016852:	4650      	mov	r0, sl
 8016854:	4659      	mov	r1, fp
 8016856:	e9d3 2300 	ldrd	r2, r3, [r3]
 801685a:	f7ea f81f 	bl	800089c <__aeabi_ddiv>
 801685e:	4682      	mov	sl, r0
 8016860:	468b      	mov	fp, r1
 8016862:	1124      	asrs	r4, r4, #4
 8016864:	d0dc      	beq.n	8016820 <_strtod_l+0x518>
 8016866:	2c1f      	cmp	r4, #31
 8016868:	dd20      	ble.n	80168ac <_strtod_l+0x5a4>
 801686a:	2400      	movs	r4, #0
 801686c:	46a0      	mov	r8, r4
 801686e:	940a      	str	r4, [sp, #40]	@ 0x28
 8016870:	46a1      	mov	r9, r4
 8016872:	9a05      	ldr	r2, [sp, #20]
 8016874:	2322      	movs	r3, #34	@ 0x22
 8016876:	f04f 0a00 	mov.w	sl, #0
 801687a:	f04f 0b00 	mov.w	fp, #0
 801687e:	6013      	str	r3, [r2, #0]
 8016880:	e768      	b.n	8016754 <_strtod_l+0x44c>
 8016882:	bf00      	nop
 8016884:	080191f9 	.word	0x080191f9
 8016888:	0801940c 	.word	0x0801940c
 801688c:	080191f1 	.word	0x080191f1
 8016890:	08019228 	.word	0x08019228
 8016894:	080191eb 	.word	0x080191eb
 8016898:	08019340 	.word	0x08019340
 801689c:	08019318 	.word	0x08019318
 80168a0:	7ff00000 	.word	0x7ff00000
 80168a4:	7ca00000 	.word	0x7ca00000
 80168a8:	7fefffff 	.word	0x7fefffff
 80168ac:	f014 0310 	ands.w	r3, r4, #16
 80168b0:	bf18      	it	ne
 80168b2:	236a      	movne	r3, #106	@ 0x6a
 80168b4:	4ea9      	ldr	r6, [pc, #676]	@ (8016b5c <_strtod_l+0x854>)
 80168b6:	9308      	str	r3, [sp, #32]
 80168b8:	4650      	mov	r0, sl
 80168ba:	4659      	mov	r1, fp
 80168bc:	2300      	movs	r3, #0
 80168be:	07e2      	lsls	r2, r4, #31
 80168c0:	d504      	bpl.n	80168cc <_strtod_l+0x5c4>
 80168c2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80168c6:	f7e9 febf 	bl	8000648 <__aeabi_dmul>
 80168ca:	2301      	movs	r3, #1
 80168cc:	1064      	asrs	r4, r4, #1
 80168ce:	f106 0608 	add.w	r6, r6, #8
 80168d2:	d1f4      	bne.n	80168be <_strtod_l+0x5b6>
 80168d4:	b10b      	cbz	r3, 80168da <_strtod_l+0x5d2>
 80168d6:	4682      	mov	sl, r0
 80168d8:	468b      	mov	fp, r1
 80168da:	9b08      	ldr	r3, [sp, #32]
 80168dc:	b1b3      	cbz	r3, 801690c <_strtod_l+0x604>
 80168de:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80168e2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80168e6:	2b00      	cmp	r3, #0
 80168e8:	4659      	mov	r1, fp
 80168ea:	dd0f      	ble.n	801690c <_strtod_l+0x604>
 80168ec:	2b1f      	cmp	r3, #31
 80168ee:	dd55      	ble.n	801699c <_strtod_l+0x694>
 80168f0:	2b34      	cmp	r3, #52	@ 0x34
 80168f2:	bfde      	ittt	le
 80168f4:	f04f 33ff 	movle.w	r3, #4294967295
 80168f8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80168fc:	4093      	lslle	r3, r2
 80168fe:	f04f 0a00 	mov.w	sl, #0
 8016902:	bfcc      	ite	gt
 8016904:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8016908:	ea03 0b01 	andle.w	fp, r3, r1
 801690c:	2200      	movs	r2, #0
 801690e:	2300      	movs	r3, #0
 8016910:	4650      	mov	r0, sl
 8016912:	4659      	mov	r1, fp
 8016914:	f7ea f900 	bl	8000b18 <__aeabi_dcmpeq>
 8016918:	2800      	cmp	r0, #0
 801691a:	d1a6      	bne.n	801686a <_strtod_l+0x562>
 801691c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801691e:	9300      	str	r3, [sp, #0]
 8016920:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8016922:	9805      	ldr	r0, [sp, #20]
 8016924:	462b      	mov	r3, r5
 8016926:	463a      	mov	r2, r7
 8016928:	f7ff f8c4 	bl	8015ab4 <__s2b>
 801692c:	900a      	str	r0, [sp, #40]	@ 0x28
 801692e:	2800      	cmp	r0, #0
 8016930:	f43f af05 	beq.w	801673e <_strtod_l+0x436>
 8016934:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016936:	2a00      	cmp	r2, #0
 8016938:	eba9 0308 	sub.w	r3, r9, r8
 801693c:	bfa8      	it	ge
 801693e:	2300      	movge	r3, #0
 8016940:	9312      	str	r3, [sp, #72]	@ 0x48
 8016942:	2400      	movs	r4, #0
 8016944:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8016948:	9316      	str	r3, [sp, #88]	@ 0x58
 801694a:	46a0      	mov	r8, r4
 801694c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801694e:	9805      	ldr	r0, [sp, #20]
 8016950:	6859      	ldr	r1, [r3, #4]
 8016952:	f7ff f807 	bl	8015964 <_Balloc>
 8016956:	4681      	mov	r9, r0
 8016958:	2800      	cmp	r0, #0
 801695a:	f43f aef4 	beq.w	8016746 <_strtod_l+0x43e>
 801695e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016960:	691a      	ldr	r2, [r3, #16]
 8016962:	3202      	adds	r2, #2
 8016964:	f103 010c 	add.w	r1, r3, #12
 8016968:	0092      	lsls	r2, r2, #2
 801696a:	300c      	adds	r0, #12
 801696c:	f7fe f94f 	bl	8014c0e <memcpy>
 8016970:	ec4b ab10 	vmov	d0, sl, fp
 8016974:	9805      	ldr	r0, [sp, #20]
 8016976:	aa1c      	add	r2, sp, #112	@ 0x70
 8016978:	a91b      	add	r1, sp, #108	@ 0x6c
 801697a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 801697e:	f7ff fbd5 	bl	801612c <__d2b>
 8016982:	901a      	str	r0, [sp, #104]	@ 0x68
 8016984:	2800      	cmp	r0, #0
 8016986:	f43f aede 	beq.w	8016746 <_strtod_l+0x43e>
 801698a:	9805      	ldr	r0, [sp, #20]
 801698c:	2101      	movs	r1, #1
 801698e:	f7ff f927 	bl	8015be0 <__i2b>
 8016992:	4680      	mov	r8, r0
 8016994:	b948      	cbnz	r0, 80169aa <_strtod_l+0x6a2>
 8016996:	f04f 0800 	mov.w	r8, #0
 801699a:	e6d4      	b.n	8016746 <_strtod_l+0x43e>
 801699c:	f04f 32ff 	mov.w	r2, #4294967295
 80169a0:	fa02 f303 	lsl.w	r3, r2, r3
 80169a4:	ea03 0a0a 	and.w	sl, r3, sl
 80169a8:	e7b0      	b.n	801690c <_strtod_l+0x604>
 80169aa:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80169ac:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80169ae:	2d00      	cmp	r5, #0
 80169b0:	bfab      	itete	ge
 80169b2:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80169b4:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80169b6:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80169b8:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80169ba:	bfac      	ite	ge
 80169bc:	18ef      	addge	r7, r5, r3
 80169be:	1b5e      	sublt	r6, r3, r5
 80169c0:	9b08      	ldr	r3, [sp, #32]
 80169c2:	1aed      	subs	r5, r5, r3
 80169c4:	4415      	add	r5, r2
 80169c6:	4b66      	ldr	r3, [pc, #408]	@ (8016b60 <_strtod_l+0x858>)
 80169c8:	3d01      	subs	r5, #1
 80169ca:	429d      	cmp	r5, r3
 80169cc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80169d0:	da50      	bge.n	8016a74 <_strtod_l+0x76c>
 80169d2:	1b5b      	subs	r3, r3, r5
 80169d4:	2b1f      	cmp	r3, #31
 80169d6:	eba2 0203 	sub.w	r2, r2, r3
 80169da:	f04f 0101 	mov.w	r1, #1
 80169de:	dc3d      	bgt.n	8016a5c <_strtod_l+0x754>
 80169e0:	fa01 f303 	lsl.w	r3, r1, r3
 80169e4:	9313      	str	r3, [sp, #76]	@ 0x4c
 80169e6:	2300      	movs	r3, #0
 80169e8:	9310      	str	r3, [sp, #64]	@ 0x40
 80169ea:	18bd      	adds	r5, r7, r2
 80169ec:	9b08      	ldr	r3, [sp, #32]
 80169ee:	42af      	cmp	r7, r5
 80169f0:	4416      	add	r6, r2
 80169f2:	441e      	add	r6, r3
 80169f4:	463b      	mov	r3, r7
 80169f6:	bfa8      	it	ge
 80169f8:	462b      	movge	r3, r5
 80169fa:	42b3      	cmp	r3, r6
 80169fc:	bfa8      	it	ge
 80169fe:	4633      	movge	r3, r6
 8016a00:	2b00      	cmp	r3, #0
 8016a02:	bfc2      	ittt	gt
 8016a04:	1aed      	subgt	r5, r5, r3
 8016a06:	1af6      	subgt	r6, r6, r3
 8016a08:	1aff      	subgt	r7, r7, r3
 8016a0a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8016a0c:	2b00      	cmp	r3, #0
 8016a0e:	dd16      	ble.n	8016a3e <_strtod_l+0x736>
 8016a10:	4641      	mov	r1, r8
 8016a12:	9805      	ldr	r0, [sp, #20]
 8016a14:	461a      	mov	r2, r3
 8016a16:	f7ff f9a3 	bl	8015d60 <__pow5mult>
 8016a1a:	4680      	mov	r8, r0
 8016a1c:	2800      	cmp	r0, #0
 8016a1e:	d0ba      	beq.n	8016996 <_strtod_l+0x68e>
 8016a20:	4601      	mov	r1, r0
 8016a22:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8016a24:	9805      	ldr	r0, [sp, #20]
 8016a26:	f7ff f8f1 	bl	8015c0c <__multiply>
 8016a2a:	900e      	str	r0, [sp, #56]	@ 0x38
 8016a2c:	2800      	cmp	r0, #0
 8016a2e:	f43f ae8a 	beq.w	8016746 <_strtod_l+0x43e>
 8016a32:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8016a34:	9805      	ldr	r0, [sp, #20]
 8016a36:	f7fe ffd5 	bl	80159e4 <_Bfree>
 8016a3a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016a3c:	931a      	str	r3, [sp, #104]	@ 0x68
 8016a3e:	2d00      	cmp	r5, #0
 8016a40:	dc1d      	bgt.n	8016a7e <_strtod_l+0x776>
 8016a42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016a44:	2b00      	cmp	r3, #0
 8016a46:	dd23      	ble.n	8016a90 <_strtod_l+0x788>
 8016a48:	4649      	mov	r1, r9
 8016a4a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8016a4c:	9805      	ldr	r0, [sp, #20]
 8016a4e:	f7ff f987 	bl	8015d60 <__pow5mult>
 8016a52:	4681      	mov	r9, r0
 8016a54:	b9e0      	cbnz	r0, 8016a90 <_strtod_l+0x788>
 8016a56:	f04f 0900 	mov.w	r9, #0
 8016a5a:	e674      	b.n	8016746 <_strtod_l+0x43e>
 8016a5c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8016a60:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8016a64:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8016a68:	35e2      	adds	r5, #226	@ 0xe2
 8016a6a:	fa01 f305 	lsl.w	r3, r1, r5
 8016a6e:	9310      	str	r3, [sp, #64]	@ 0x40
 8016a70:	9113      	str	r1, [sp, #76]	@ 0x4c
 8016a72:	e7ba      	b.n	80169ea <_strtod_l+0x6e2>
 8016a74:	2300      	movs	r3, #0
 8016a76:	9310      	str	r3, [sp, #64]	@ 0x40
 8016a78:	2301      	movs	r3, #1
 8016a7a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8016a7c:	e7b5      	b.n	80169ea <_strtod_l+0x6e2>
 8016a7e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8016a80:	9805      	ldr	r0, [sp, #20]
 8016a82:	462a      	mov	r2, r5
 8016a84:	f7ff f9c6 	bl	8015e14 <__lshift>
 8016a88:	901a      	str	r0, [sp, #104]	@ 0x68
 8016a8a:	2800      	cmp	r0, #0
 8016a8c:	d1d9      	bne.n	8016a42 <_strtod_l+0x73a>
 8016a8e:	e65a      	b.n	8016746 <_strtod_l+0x43e>
 8016a90:	2e00      	cmp	r6, #0
 8016a92:	dd07      	ble.n	8016aa4 <_strtod_l+0x79c>
 8016a94:	4649      	mov	r1, r9
 8016a96:	9805      	ldr	r0, [sp, #20]
 8016a98:	4632      	mov	r2, r6
 8016a9a:	f7ff f9bb 	bl	8015e14 <__lshift>
 8016a9e:	4681      	mov	r9, r0
 8016aa0:	2800      	cmp	r0, #0
 8016aa2:	d0d8      	beq.n	8016a56 <_strtod_l+0x74e>
 8016aa4:	2f00      	cmp	r7, #0
 8016aa6:	dd08      	ble.n	8016aba <_strtod_l+0x7b2>
 8016aa8:	4641      	mov	r1, r8
 8016aaa:	9805      	ldr	r0, [sp, #20]
 8016aac:	463a      	mov	r2, r7
 8016aae:	f7ff f9b1 	bl	8015e14 <__lshift>
 8016ab2:	4680      	mov	r8, r0
 8016ab4:	2800      	cmp	r0, #0
 8016ab6:	f43f ae46 	beq.w	8016746 <_strtod_l+0x43e>
 8016aba:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8016abc:	9805      	ldr	r0, [sp, #20]
 8016abe:	464a      	mov	r2, r9
 8016ac0:	f7ff fa30 	bl	8015f24 <__mdiff>
 8016ac4:	4604      	mov	r4, r0
 8016ac6:	2800      	cmp	r0, #0
 8016ac8:	f43f ae3d 	beq.w	8016746 <_strtod_l+0x43e>
 8016acc:	68c3      	ldr	r3, [r0, #12]
 8016ace:	930f      	str	r3, [sp, #60]	@ 0x3c
 8016ad0:	2300      	movs	r3, #0
 8016ad2:	60c3      	str	r3, [r0, #12]
 8016ad4:	4641      	mov	r1, r8
 8016ad6:	f7ff fa09 	bl	8015eec <__mcmp>
 8016ada:	2800      	cmp	r0, #0
 8016adc:	da46      	bge.n	8016b6c <_strtod_l+0x864>
 8016ade:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016ae0:	ea53 030a 	orrs.w	r3, r3, sl
 8016ae4:	d16c      	bne.n	8016bc0 <_strtod_l+0x8b8>
 8016ae6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016aea:	2b00      	cmp	r3, #0
 8016aec:	d168      	bne.n	8016bc0 <_strtod_l+0x8b8>
 8016aee:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8016af2:	0d1b      	lsrs	r3, r3, #20
 8016af4:	051b      	lsls	r3, r3, #20
 8016af6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8016afa:	d961      	bls.n	8016bc0 <_strtod_l+0x8b8>
 8016afc:	6963      	ldr	r3, [r4, #20]
 8016afe:	b913      	cbnz	r3, 8016b06 <_strtod_l+0x7fe>
 8016b00:	6923      	ldr	r3, [r4, #16]
 8016b02:	2b01      	cmp	r3, #1
 8016b04:	dd5c      	ble.n	8016bc0 <_strtod_l+0x8b8>
 8016b06:	4621      	mov	r1, r4
 8016b08:	2201      	movs	r2, #1
 8016b0a:	9805      	ldr	r0, [sp, #20]
 8016b0c:	f7ff f982 	bl	8015e14 <__lshift>
 8016b10:	4641      	mov	r1, r8
 8016b12:	4604      	mov	r4, r0
 8016b14:	f7ff f9ea 	bl	8015eec <__mcmp>
 8016b18:	2800      	cmp	r0, #0
 8016b1a:	dd51      	ble.n	8016bc0 <_strtod_l+0x8b8>
 8016b1c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8016b20:	9a08      	ldr	r2, [sp, #32]
 8016b22:	0d1b      	lsrs	r3, r3, #20
 8016b24:	051b      	lsls	r3, r3, #20
 8016b26:	2a00      	cmp	r2, #0
 8016b28:	d06b      	beq.n	8016c02 <_strtod_l+0x8fa>
 8016b2a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8016b2e:	d868      	bhi.n	8016c02 <_strtod_l+0x8fa>
 8016b30:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8016b34:	f67f ae9d 	bls.w	8016872 <_strtod_l+0x56a>
 8016b38:	4b0a      	ldr	r3, [pc, #40]	@ (8016b64 <_strtod_l+0x85c>)
 8016b3a:	4650      	mov	r0, sl
 8016b3c:	4659      	mov	r1, fp
 8016b3e:	2200      	movs	r2, #0
 8016b40:	f7e9 fd82 	bl	8000648 <__aeabi_dmul>
 8016b44:	4b08      	ldr	r3, [pc, #32]	@ (8016b68 <_strtod_l+0x860>)
 8016b46:	400b      	ands	r3, r1
 8016b48:	4682      	mov	sl, r0
 8016b4a:	468b      	mov	fp, r1
 8016b4c:	2b00      	cmp	r3, #0
 8016b4e:	f47f ae05 	bne.w	801675c <_strtod_l+0x454>
 8016b52:	9a05      	ldr	r2, [sp, #20]
 8016b54:	2322      	movs	r3, #34	@ 0x22
 8016b56:	6013      	str	r3, [r2, #0]
 8016b58:	e600      	b.n	801675c <_strtod_l+0x454>
 8016b5a:	bf00      	nop
 8016b5c:	08019438 	.word	0x08019438
 8016b60:	fffffc02 	.word	0xfffffc02
 8016b64:	39500000 	.word	0x39500000
 8016b68:	7ff00000 	.word	0x7ff00000
 8016b6c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8016b70:	d165      	bne.n	8016c3e <_strtod_l+0x936>
 8016b72:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8016b74:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016b78:	b35a      	cbz	r2, 8016bd2 <_strtod_l+0x8ca>
 8016b7a:	4a9f      	ldr	r2, [pc, #636]	@ (8016df8 <_strtod_l+0xaf0>)
 8016b7c:	4293      	cmp	r3, r2
 8016b7e:	d12b      	bne.n	8016bd8 <_strtod_l+0x8d0>
 8016b80:	9b08      	ldr	r3, [sp, #32]
 8016b82:	4651      	mov	r1, sl
 8016b84:	b303      	cbz	r3, 8016bc8 <_strtod_l+0x8c0>
 8016b86:	4b9d      	ldr	r3, [pc, #628]	@ (8016dfc <_strtod_l+0xaf4>)
 8016b88:	465a      	mov	r2, fp
 8016b8a:	4013      	ands	r3, r2
 8016b8c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8016b90:	f04f 32ff 	mov.w	r2, #4294967295
 8016b94:	d81b      	bhi.n	8016bce <_strtod_l+0x8c6>
 8016b96:	0d1b      	lsrs	r3, r3, #20
 8016b98:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8016b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8016ba0:	4299      	cmp	r1, r3
 8016ba2:	d119      	bne.n	8016bd8 <_strtod_l+0x8d0>
 8016ba4:	4b96      	ldr	r3, [pc, #600]	@ (8016e00 <_strtod_l+0xaf8>)
 8016ba6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8016ba8:	429a      	cmp	r2, r3
 8016baa:	d102      	bne.n	8016bb2 <_strtod_l+0x8aa>
 8016bac:	3101      	adds	r1, #1
 8016bae:	f43f adca 	beq.w	8016746 <_strtod_l+0x43e>
 8016bb2:	4b92      	ldr	r3, [pc, #584]	@ (8016dfc <_strtod_l+0xaf4>)
 8016bb4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8016bb6:	401a      	ands	r2, r3
 8016bb8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8016bbc:	f04f 0a00 	mov.w	sl, #0
 8016bc0:	9b08      	ldr	r3, [sp, #32]
 8016bc2:	2b00      	cmp	r3, #0
 8016bc4:	d1b8      	bne.n	8016b38 <_strtod_l+0x830>
 8016bc6:	e5c9      	b.n	801675c <_strtod_l+0x454>
 8016bc8:	f04f 33ff 	mov.w	r3, #4294967295
 8016bcc:	e7e8      	b.n	8016ba0 <_strtod_l+0x898>
 8016bce:	4613      	mov	r3, r2
 8016bd0:	e7e6      	b.n	8016ba0 <_strtod_l+0x898>
 8016bd2:	ea53 030a 	orrs.w	r3, r3, sl
 8016bd6:	d0a1      	beq.n	8016b1c <_strtod_l+0x814>
 8016bd8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8016bda:	b1db      	cbz	r3, 8016c14 <_strtod_l+0x90c>
 8016bdc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8016bde:	4213      	tst	r3, r2
 8016be0:	d0ee      	beq.n	8016bc0 <_strtod_l+0x8b8>
 8016be2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016be4:	9a08      	ldr	r2, [sp, #32]
 8016be6:	4650      	mov	r0, sl
 8016be8:	4659      	mov	r1, fp
 8016bea:	b1bb      	cbz	r3, 8016c1c <_strtod_l+0x914>
 8016bec:	f7ff fb6c 	bl	80162c8 <sulp>
 8016bf0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8016bf4:	ec53 2b10 	vmov	r2, r3, d0
 8016bf8:	f7e9 fb70 	bl	80002dc <__adddf3>
 8016bfc:	4682      	mov	sl, r0
 8016bfe:	468b      	mov	fp, r1
 8016c00:	e7de      	b.n	8016bc0 <_strtod_l+0x8b8>
 8016c02:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8016c06:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8016c0a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8016c0e:	f04f 3aff 	mov.w	sl, #4294967295
 8016c12:	e7d5      	b.n	8016bc0 <_strtod_l+0x8b8>
 8016c14:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8016c16:	ea13 0f0a 	tst.w	r3, sl
 8016c1a:	e7e1      	b.n	8016be0 <_strtod_l+0x8d8>
 8016c1c:	f7ff fb54 	bl	80162c8 <sulp>
 8016c20:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8016c24:	ec53 2b10 	vmov	r2, r3, d0
 8016c28:	f7e9 fb56 	bl	80002d8 <__aeabi_dsub>
 8016c2c:	2200      	movs	r2, #0
 8016c2e:	2300      	movs	r3, #0
 8016c30:	4682      	mov	sl, r0
 8016c32:	468b      	mov	fp, r1
 8016c34:	f7e9 ff70 	bl	8000b18 <__aeabi_dcmpeq>
 8016c38:	2800      	cmp	r0, #0
 8016c3a:	d0c1      	beq.n	8016bc0 <_strtod_l+0x8b8>
 8016c3c:	e619      	b.n	8016872 <_strtod_l+0x56a>
 8016c3e:	4641      	mov	r1, r8
 8016c40:	4620      	mov	r0, r4
 8016c42:	f7ff facb 	bl	80161dc <__ratio>
 8016c46:	ec57 6b10 	vmov	r6, r7, d0
 8016c4a:	2200      	movs	r2, #0
 8016c4c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8016c50:	4630      	mov	r0, r6
 8016c52:	4639      	mov	r1, r7
 8016c54:	f7e9 ff74 	bl	8000b40 <__aeabi_dcmple>
 8016c58:	2800      	cmp	r0, #0
 8016c5a:	d06f      	beq.n	8016d3c <_strtod_l+0xa34>
 8016c5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016c5e:	2b00      	cmp	r3, #0
 8016c60:	d17a      	bne.n	8016d58 <_strtod_l+0xa50>
 8016c62:	f1ba 0f00 	cmp.w	sl, #0
 8016c66:	d158      	bne.n	8016d1a <_strtod_l+0xa12>
 8016c68:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016c6a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016c6e:	2b00      	cmp	r3, #0
 8016c70:	d15a      	bne.n	8016d28 <_strtod_l+0xa20>
 8016c72:	4b64      	ldr	r3, [pc, #400]	@ (8016e04 <_strtod_l+0xafc>)
 8016c74:	2200      	movs	r2, #0
 8016c76:	4630      	mov	r0, r6
 8016c78:	4639      	mov	r1, r7
 8016c7a:	f7e9 ff57 	bl	8000b2c <__aeabi_dcmplt>
 8016c7e:	2800      	cmp	r0, #0
 8016c80:	d159      	bne.n	8016d36 <_strtod_l+0xa2e>
 8016c82:	4630      	mov	r0, r6
 8016c84:	4639      	mov	r1, r7
 8016c86:	4b60      	ldr	r3, [pc, #384]	@ (8016e08 <_strtod_l+0xb00>)
 8016c88:	2200      	movs	r2, #0
 8016c8a:	f7e9 fcdd 	bl	8000648 <__aeabi_dmul>
 8016c8e:	4606      	mov	r6, r0
 8016c90:	460f      	mov	r7, r1
 8016c92:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8016c96:	9606      	str	r6, [sp, #24]
 8016c98:	9307      	str	r3, [sp, #28]
 8016c9a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8016c9e:	4d57      	ldr	r5, [pc, #348]	@ (8016dfc <_strtod_l+0xaf4>)
 8016ca0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8016ca4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016ca6:	401d      	ands	r5, r3
 8016ca8:	4b58      	ldr	r3, [pc, #352]	@ (8016e0c <_strtod_l+0xb04>)
 8016caa:	429d      	cmp	r5, r3
 8016cac:	f040 80b2 	bne.w	8016e14 <_strtod_l+0xb0c>
 8016cb0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016cb2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8016cb6:	ec4b ab10 	vmov	d0, sl, fp
 8016cba:	f7ff f9c7 	bl	801604c <__ulp>
 8016cbe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8016cc2:	ec51 0b10 	vmov	r0, r1, d0
 8016cc6:	f7e9 fcbf 	bl	8000648 <__aeabi_dmul>
 8016cca:	4652      	mov	r2, sl
 8016ccc:	465b      	mov	r3, fp
 8016cce:	f7e9 fb05 	bl	80002dc <__adddf3>
 8016cd2:	460b      	mov	r3, r1
 8016cd4:	4949      	ldr	r1, [pc, #292]	@ (8016dfc <_strtod_l+0xaf4>)
 8016cd6:	4a4e      	ldr	r2, [pc, #312]	@ (8016e10 <_strtod_l+0xb08>)
 8016cd8:	4019      	ands	r1, r3
 8016cda:	4291      	cmp	r1, r2
 8016cdc:	4682      	mov	sl, r0
 8016cde:	d942      	bls.n	8016d66 <_strtod_l+0xa5e>
 8016ce0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8016ce2:	4b47      	ldr	r3, [pc, #284]	@ (8016e00 <_strtod_l+0xaf8>)
 8016ce4:	429a      	cmp	r2, r3
 8016ce6:	d103      	bne.n	8016cf0 <_strtod_l+0x9e8>
 8016ce8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8016cea:	3301      	adds	r3, #1
 8016cec:	f43f ad2b 	beq.w	8016746 <_strtod_l+0x43e>
 8016cf0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8016e00 <_strtod_l+0xaf8>
 8016cf4:	f04f 3aff 	mov.w	sl, #4294967295
 8016cf8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8016cfa:	9805      	ldr	r0, [sp, #20]
 8016cfc:	f7fe fe72 	bl	80159e4 <_Bfree>
 8016d00:	9805      	ldr	r0, [sp, #20]
 8016d02:	4649      	mov	r1, r9
 8016d04:	f7fe fe6e 	bl	80159e4 <_Bfree>
 8016d08:	9805      	ldr	r0, [sp, #20]
 8016d0a:	4641      	mov	r1, r8
 8016d0c:	f7fe fe6a 	bl	80159e4 <_Bfree>
 8016d10:	9805      	ldr	r0, [sp, #20]
 8016d12:	4621      	mov	r1, r4
 8016d14:	f7fe fe66 	bl	80159e4 <_Bfree>
 8016d18:	e618      	b.n	801694c <_strtod_l+0x644>
 8016d1a:	f1ba 0f01 	cmp.w	sl, #1
 8016d1e:	d103      	bne.n	8016d28 <_strtod_l+0xa20>
 8016d20:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016d22:	2b00      	cmp	r3, #0
 8016d24:	f43f ada5 	beq.w	8016872 <_strtod_l+0x56a>
 8016d28:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8016dd8 <_strtod_l+0xad0>
 8016d2c:	4f35      	ldr	r7, [pc, #212]	@ (8016e04 <_strtod_l+0xafc>)
 8016d2e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8016d32:	2600      	movs	r6, #0
 8016d34:	e7b1      	b.n	8016c9a <_strtod_l+0x992>
 8016d36:	4f34      	ldr	r7, [pc, #208]	@ (8016e08 <_strtod_l+0xb00>)
 8016d38:	2600      	movs	r6, #0
 8016d3a:	e7aa      	b.n	8016c92 <_strtod_l+0x98a>
 8016d3c:	4b32      	ldr	r3, [pc, #200]	@ (8016e08 <_strtod_l+0xb00>)
 8016d3e:	4630      	mov	r0, r6
 8016d40:	4639      	mov	r1, r7
 8016d42:	2200      	movs	r2, #0
 8016d44:	f7e9 fc80 	bl	8000648 <__aeabi_dmul>
 8016d48:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016d4a:	4606      	mov	r6, r0
 8016d4c:	460f      	mov	r7, r1
 8016d4e:	2b00      	cmp	r3, #0
 8016d50:	d09f      	beq.n	8016c92 <_strtod_l+0x98a>
 8016d52:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8016d56:	e7a0      	b.n	8016c9a <_strtod_l+0x992>
 8016d58:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8016de0 <_strtod_l+0xad8>
 8016d5c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8016d60:	ec57 6b17 	vmov	r6, r7, d7
 8016d64:	e799      	b.n	8016c9a <_strtod_l+0x992>
 8016d66:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8016d6a:	9b08      	ldr	r3, [sp, #32]
 8016d6c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8016d70:	2b00      	cmp	r3, #0
 8016d72:	d1c1      	bne.n	8016cf8 <_strtod_l+0x9f0>
 8016d74:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8016d78:	0d1b      	lsrs	r3, r3, #20
 8016d7a:	051b      	lsls	r3, r3, #20
 8016d7c:	429d      	cmp	r5, r3
 8016d7e:	d1bb      	bne.n	8016cf8 <_strtod_l+0x9f0>
 8016d80:	4630      	mov	r0, r6
 8016d82:	4639      	mov	r1, r7
 8016d84:	f7e9 ffc0 	bl	8000d08 <__aeabi_d2lz>
 8016d88:	f7e9 fc30 	bl	80005ec <__aeabi_l2d>
 8016d8c:	4602      	mov	r2, r0
 8016d8e:	460b      	mov	r3, r1
 8016d90:	4630      	mov	r0, r6
 8016d92:	4639      	mov	r1, r7
 8016d94:	f7e9 faa0 	bl	80002d8 <__aeabi_dsub>
 8016d98:	460b      	mov	r3, r1
 8016d9a:	4602      	mov	r2, r0
 8016d9c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8016da0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8016da4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016da6:	ea46 060a 	orr.w	r6, r6, sl
 8016daa:	431e      	orrs	r6, r3
 8016dac:	d06f      	beq.n	8016e8e <_strtod_l+0xb86>
 8016dae:	a30e      	add	r3, pc, #56	@ (adr r3, 8016de8 <_strtod_l+0xae0>)
 8016db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016db4:	f7e9 feba 	bl	8000b2c <__aeabi_dcmplt>
 8016db8:	2800      	cmp	r0, #0
 8016dba:	f47f accf 	bne.w	801675c <_strtod_l+0x454>
 8016dbe:	a30c      	add	r3, pc, #48	@ (adr r3, 8016df0 <_strtod_l+0xae8>)
 8016dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016dc4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8016dc8:	f7e9 fece 	bl	8000b68 <__aeabi_dcmpgt>
 8016dcc:	2800      	cmp	r0, #0
 8016dce:	d093      	beq.n	8016cf8 <_strtod_l+0x9f0>
 8016dd0:	e4c4      	b.n	801675c <_strtod_l+0x454>
 8016dd2:	bf00      	nop
 8016dd4:	f3af 8000 	nop.w
 8016dd8:	00000000 	.word	0x00000000
 8016ddc:	bff00000 	.word	0xbff00000
 8016de0:	00000000 	.word	0x00000000
 8016de4:	3ff00000 	.word	0x3ff00000
 8016de8:	94a03595 	.word	0x94a03595
 8016dec:	3fdfffff 	.word	0x3fdfffff
 8016df0:	35afe535 	.word	0x35afe535
 8016df4:	3fe00000 	.word	0x3fe00000
 8016df8:	000fffff 	.word	0x000fffff
 8016dfc:	7ff00000 	.word	0x7ff00000
 8016e00:	7fefffff 	.word	0x7fefffff
 8016e04:	3ff00000 	.word	0x3ff00000
 8016e08:	3fe00000 	.word	0x3fe00000
 8016e0c:	7fe00000 	.word	0x7fe00000
 8016e10:	7c9fffff 	.word	0x7c9fffff
 8016e14:	9b08      	ldr	r3, [sp, #32]
 8016e16:	b323      	cbz	r3, 8016e62 <_strtod_l+0xb5a>
 8016e18:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8016e1c:	d821      	bhi.n	8016e62 <_strtod_l+0xb5a>
 8016e1e:	a328      	add	r3, pc, #160	@ (adr r3, 8016ec0 <_strtod_l+0xbb8>)
 8016e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016e24:	4630      	mov	r0, r6
 8016e26:	4639      	mov	r1, r7
 8016e28:	f7e9 fe8a 	bl	8000b40 <__aeabi_dcmple>
 8016e2c:	b1a0      	cbz	r0, 8016e58 <_strtod_l+0xb50>
 8016e2e:	4639      	mov	r1, r7
 8016e30:	4630      	mov	r0, r6
 8016e32:	f7e9 fee1 	bl	8000bf8 <__aeabi_d2uiz>
 8016e36:	2801      	cmp	r0, #1
 8016e38:	bf38      	it	cc
 8016e3a:	2001      	movcc	r0, #1
 8016e3c:	f7e9 fb8a 	bl	8000554 <__aeabi_ui2d>
 8016e40:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016e42:	4606      	mov	r6, r0
 8016e44:	460f      	mov	r7, r1
 8016e46:	b9fb      	cbnz	r3, 8016e88 <_strtod_l+0xb80>
 8016e48:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8016e4c:	9014      	str	r0, [sp, #80]	@ 0x50
 8016e4e:	9315      	str	r3, [sp, #84]	@ 0x54
 8016e50:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8016e54:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8016e58:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8016e5a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8016e5e:	1b5b      	subs	r3, r3, r5
 8016e60:	9311      	str	r3, [sp, #68]	@ 0x44
 8016e62:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8016e66:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8016e6a:	f7ff f8ef 	bl	801604c <__ulp>
 8016e6e:	4650      	mov	r0, sl
 8016e70:	ec53 2b10 	vmov	r2, r3, d0
 8016e74:	4659      	mov	r1, fp
 8016e76:	f7e9 fbe7 	bl	8000648 <__aeabi_dmul>
 8016e7a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8016e7e:	f7e9 fa2d 	bl	80002dc <__adddf3>
 8016e82:	4682      	mov	sl, r0
 8016e84:	468b      	mov	fp, r1
 8016e86:	e770      	b.n	8016d6a <_strtod_l+0xa62>
 8016e88:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8016e8c:	e7e0      	b.n	8016e50 <_strtod_l+0xb48>
 8016e8e:	a30e      	add	r3, pc, #56	@ (adr r3, 8016ec8 <_strtod_l+0xbc0>)
 8016e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016e94:	f7e9 fe4a 	bl	8000b2c <__aeabi_dcmplt>
 8016e98:	e798      	b.n	8016dcc <_strtod_l+0xac4>
 8016e9a:	2300      	movs	r3, #0
 8016e9c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8016e9e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8016ea0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016ea2:	6013      	str	r3, [r2, #0]
 8016ea4:	f7ff ba6d 	b.w	8016382 <_strtod_l+0x7a>
 8016ea8:	2a65      	cmp	r2, #101	@ 0x65
 8016eaa:	f43f ab66 	beq.w	801657a <_strtod_l+0x272>
 8016eae:	2a45      	cmp	r2, #69	@ 0x45
 8016eb0:	f43f ab63 	beq.w	801657a <_strtod_l+0x272>
 8016eb4:	2301      	movs	r3, #1
 8016eb6:	f7ff bb9e 	b.w	80165f6 <_strtod_l+0x2ee>
 8016eba:	bf00      	nop
 8016ebc:	f3af 8000 	nop.w
 8016ec0:	ffc00000 	.word	0xffc00000
 8016ec4:	41dfffff 	.word	0x41dfffff
 8016ec8:	94a03595 	.word	0x94a03595
 8016ecc:	3fcfffff 	.word	0x3fcfffff

08016ed0 <_strtod_r>:
 8016ed0:	4b01      	ldr	r3, [pc, #4]	@ (8016ed8 <_strtod_r+0x8>)
 8016ed2:	f7ff ba19 	b.w	8016308 <_strtod_l>
 8016ed6:	bf00      	nop
 8016ed8:	200000e0 	.word	0x200000e0

08016edc <_strtol_l.constprop.0>:
 8016edc:	2b24      	cmp	r3, #36	@ 0x24
 8016ede:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016ee2:	4686      	mov	lr, r0
 8016ee4:	4690      	mov	r8, r2
 8016ee6:	d801      	bhi.n	8016eec <_strtol_l.constprop.0+0x10>
 8016ee8:	2b01      	cmp	r3, #1
 8016eea:	d106      	bne.n	8016efa <_strtol_l.constprop.0+0x1e>
 8016eec:	f7fd fe62 	bl	8014bb4 <__errno>
 8016ef0:	2316      	movs	r3, #22
 8016ef2:	6003      	str	r3, [r0, #0]
 8016ef4:	2000      	movs	r0, #0
 8016ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016efa:	4834      	ldr	r0, [pc, #208]	@ (8016fcc <_strtol_l.constprop.0+0xf0>)
 8016efc:	460d      	mov	r5, r1
 8016efe:	462a      	mov	r2, r5
 8016f00:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016f04:	5d06      	ldrb	r6, [r0, r4]
 8016f06:	f016 0608 	ands.w	r6, r6, #8
 8016f0a:	d1f8      	bne.n	8016efe <_strtol_l.constprop.0+0x22>
 8016f0c:	2c2d      	cmp	r4, #45	@ 0x2d
 8016f0e:	d12d      	bne.n	8016f6c <_strtol_l.constprop.0+0x90>
 8016f10:	782c      	ldrb	r4, [r5, #0]
 8016f12:	2601      	movs	r6, #1
 8016f14:	1c95      	adds	r5, r2, #2
 8016f16:	f033 0210 	bics.w	r2, r3, #16
 8016f1a:	d109      	bne.n	8016f30 <_strtol_l.constprop.0+0x54>
 8016f1c:	2c30      	cmp	r4, #48	@ 0x30
 8016f1e:	d12a      	bne.n	8016f76 <_strtol_l.constprop.0+0x9a>
 8016f20:	782a      	ldrb	r2, [r5, #0]
 8016f22:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8016f26:	2a58      	cmp	r2, #88	@ 0x58
 8016f28:	d125      	bne.n	8016f76 <_strtol_l.constprop.0+0x9a>
 8016f2a:	786c      	ldrb	r4, [r5, #1]
 8016f2c:	2310      	movs	r3, #16
 8016f2e:	3502      	adds	r5, #2
 8016f30:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8016f34:	f10c 3cff 	add.w	ip, ip, #4294967295
 8016f38:	2200      	movs	r2, #0
 8016f3a:	fbbc f9f3 	udiv	r9, ip, r3
 8016f3e:	4610      	mov	r0, r2
 8016f40:	fb03 ca19 	mls	sl, r3, r9, ip
 8016f44:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8016f48:	2f09      	cmp	r7, #9
 8016f4a:	d81b      	bhi.n	8016f84 <_strtol_l.constprop.0+0xa8>
 8016f4c:	463c      	mov	r4, r7
 8016f4e:	42a3      	cmp	r3, r4
 8016f50:	dd27      	ble.n	8016fa2 <_strtol_l.constprop.0+0xc6>
 8016f52:	1c57      	adds	r7, r2, #1
 8016f54:	d007      	beq.n	8016f66 <_strtol_l.constprop.0+0x8a>
 8016f56:	4581      	cmp	r9, r0
 8016f58:	d320      	bcc.n	8016f9c <_strtol_l.constprop.0+0xc0>
 8016f5a:	d101      	bne.n	8016f60 <_strtol_l.constprop.0+0x84>
 8016f5c:	45a2      	cmp	sl, r4
 8016f5e:	db1d      	blt.n	8016f9c <_strtol_l.constprop.0+0xc0>
 8016f60:	fb00 4003 	mla	r0, r0, r3, r4
 8016f64:	2201      	movs	r2, #1
 8016f66:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016f6a:	e7eb      	b.n	8016f44 <_strtol_l.constprop.0+0x68>
 8016f6c:	2c2b      	cmp	r4, #43	@ 0x2b
 8016f6e:	bf04      	itt	eq
 8016f70:	782c      	ldrbeq	r4, [r5, #0]
 8016f72:	1c95      	addeq	r5, r2, #2
 8016f74:	e7cf      	b.n	8016f16 <_strtol_l.constprop.0+0x3a>
 8016f76:	2b00      	cmp	r3, #0
 8016f78:	d1da      	bne.n	8016f30 <_strtol_l.constprop.0+0x54>
 8016f7a:	2c30      	cmp	r4, #48	@ 0x30
 8016f7c:	bf0c      	ite	eq
 8016f7e:	2308      	moveq	r3, #8
 8016f80:	230a      	movne	r3, #10
 8016f82:	e7d5      	b.n	8016f30 <_strtol_l.constprop.0+0x54>
 8016f84:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8016f88:	2f19      	cmp	r7, #25
 8016f8a:	d801      	bhi.n	8016f90 <_strtol_l.constprop.0+0xb4>
 8016f8c:	3c37      	subs	r4, #55	@ 0x37
 8016f8e:	e7de      	b.n	8016f4e <_strtol_l.constprop.0+0x72>
 8016f90:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8016f94:	2f19      	cmp	r7, #25
 8016f96:	d804      	bhi.n	8016fa2 <_strtol_l.constprop.0+0xc6>
 8016f98:	3c57      	subs	r4, #87	@ 0x57
 8016f9a:	e7d8      	b.n	8016f4e <_strtol_l.constprop.0+0x72>
 8016f9c:	f04f 32ff 	mov.w	r2, #4294967295
 8016fa0:	e7e1      	b.n	8016f66 <_strtol_l.constprop.0+0x8a>
 8016fa2:	1c53      	adds	r3, r2, #1
 8016fa4:	d108      	bne.n	8016fb8 <_strtol_l.constprop.0+0xdc>
 8016fa6:	2322      	movs	r3, #34	@ 0x22
 8016fa8:	f8ce 3000 	str.w	r3, [lr]
 8016fac:	4660      	mov	r0, ip
 8016fae:	f1b8 0f00 	cmp.w	r8, #0
 8016fb2:	d0a0      	beq.n	8016ef6 <_strtol_l.constprop.0+0x1a>
 8016fb4:	1e69      	subs	r1, r5, #1
 8016fb6:	e006      	b.n	8016fc6 <_strtol_l.constprop.0+0xea>
 8016fb8:	b106      	cbz	r6, 8016fbc <_strtol_l.constprop.0+0xe0>
 8016fba:	4240      	negs	r0, r0
 8016fbc:	f1b8 0f00 	cmp.w	r8, #0
 8016fc0:	d099      	beq.n	8016ef6 <_strtol_l.constprop.0+0x1a>
 8016fc2:	2a00      	cmp	r2, #0
 8016fc4:	d1f6      	bne.n	8016fb4 <_strtol_l.constprop.0+0xd8>
 8016fc6:	f8c8 1000 	str.w	r1, [r8]
 8016fca:	e794      	b.n	8016ef6 <_strtol_l.constprop.0+0x1a>
 8016fcc:	08019461 	.word	0x08019461

08016fd0 <_strtol_r>:
 8016fd0:	f7ff bf84 	b.w	8016edc <_strtol_l.constprop.0>

08016fd4 <__ssputs_r>:
 8016fd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016fd8:	688e      	ldr	r6, [r1, #8]
 8016fda:	461f      	mov	r7, r3
 8016fdc:	42be      	cmp	r6, r7
 8016fde:	680b      	ldr	r3, [r1, #0]
 8016fe0:	4682      	mov	sl, r0
 8016fe2:	460c      	mov	r4, r1
 8016fe4:	4690      	mov	r8, r2
 8016fe6:	d82d      	bhi.n	8017044 <__ssputs_r+0x70>
 8016fe8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016fec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8016ff0:	d026      	beq.n	8017040 <__ssputs_r+0x6c>
 8016ff2:	6965      	ldr	r5, [r4, #20]
 8016ff4:	6909      	ldr	r1, [r1, #16]
 8016ff6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016ffa:	eba3 0901 	sub.w	r9, r3, r1
 8016ffe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8017002:	1c7b      	adds	r3, r7, #1
 8017004:	444b      	add	r3, r9
 8017006:	106d      	asrs	r5, r5, #1
 8017008:	429d      	cmp	r5, r3
 801700a:	bf38      	it	cc
 801700c:	461d      	movcc	r5, r3
 801700e:	0553      	lsls	r3, r2, #21
 8017010:	d527      	bpl.n	8017062 <__ssputs_r+0x8e>
 8017012:	4629      	mov	r1, r5
 8017014:	f7fc fcbc 	bl	8013990 <_malloc_r>
 8017018:	4606      	mov	r6, r0
 801701a:	b360      	cbz	r0, 8017076 <__ssputs_r+0xa2>
 801701c:	6921      	ldr	r1, [r4, #16]
 801701e:	464a      	mov	r2, r9
 8017020:	f7fd fdf5 	bl	8014c0e <memcpy>
 8017024:	89a3      	ldrh	r3, [r4, #12]
 8017026:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801702a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801702e:	81a3      	strh	r3, [r4, #12]
 8017030:	6126      	str	r6, [r4, #16]
 8017032:	6165      	str	r5, [r4, #20]
 8017034:	444e      	add	r6, r9
 8017036:	eba5 0509 	sub.w	r5, r5, r9
 801703a:	6026      	str	r6, [r4, #0]
 801703c:	60a5      	str	r5, [r4, #8]
 801703e:	463e      	mov	r6, r7
 8017040:	42be      	cmp	r6, r7
 8017042:	d900      	bls.n	8017046 <__ssputs_r+0x72>
 8017044:	463e      	mov	r6, r7
 8017046:	6820      	ldr	r0, [r4, #0]
 8017048:	4632      	mov	r2, r6
 801704a:	4641      	mov	r1, r8
 801704c:	f7fd fcdf 	bl	8014a0e <memmove>
 8017050:	68a3      	ldr	r3, [r4, #8]
 8017052:	1b9b      	subs	r3, r3, r6
 8017054:	60a3      	str	r3, [r4, #8]
 8017056:	6823      	ldr	r3, [r4, #0]
 8017058:	4433      	add	r3, r6
 801705a:	6023      	str	r3, [r4, #0]
 801705c:	2000      	movs	r0, #0
 801705e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017062:	462a      	mov	r2, r5
 8017064:	f000 ff0b 	bl	8017e7e <_realloc_r>
 8017068:	4606      	mov	r6, r0
 801706a:	2800      	cmp	r0, #0
 801706c:	d1e0      	bne.n	8017030 <__ssputs_r+0x5c>
 801706e:	6921      	ldr	r1, [r4, #16]
 8017070:	4650      	mov	r0, sl
 8017072:	f7fe fc2d 	bl	80158d0 <_free_r>
 8017076:	230c      	movs	r3, #12
 8017078:	f8ca 3000 	str.w	r3, [sl]
 801707c:	89a3      	ldrh	r3, [r4, #12]
 801707e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017082:	81a3      	strh	r3, [r4, #12]
 8017084:	f04f 30ff 	mov.w	r0, #4294967295
 8017088:	e7e9      	b.n	801705e <__ssputs_r+0x8a>
	...

0801708c <_svfiprintf_r>:
 801708c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017090:	4698      	mov	r8, r3
 8017092:	898b      	ldrh	r3, [r1, #12]
 8017094:	061b      	lsls	r3, r3, #24
 8017096:	b09d      	sub	sp, #116	@ 0x74
 8017098:	4607      	mov	r7, r0
 801709a:	460d      	mov	r5, r1
 801709c:	4614      	mov	r4, r2
 801709e:	d510      	bpl.n	80170c2 <_svfiprintf_r+0x36>
 80170a0:	690b      	ldr	r3, [r1, #16]
 80170a2:	b973      	cbnz	r3, 80170c2 <_svfiprintf_r+0x36>
 80170a4:	2140      	movs	r1, #64	@ 0x40
 80170a6:	f7fc fc73 	bl	8013990 <_malloc_r>
 80170aa:	6028      	str	r0, [r5, #0]
 80170ac:	6128      	str	r0, [r5, #16]
 80170ae:	b930      	cbnz	r0, 80170be <_svfiprintf_r+0x32>
 80170b0:	230c      	movs	r3, #12
 80170b2:	603b      	str	r3, [r7, #0]
 80170b4:	f04f 30ff 	mov.w	r0, #4294967295
 80170b8:	b01d      	add	sp, #116	@ 0x74
 80170ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80170be:	2340      	movs	r3, #64	@ 0x40
 80170c0:	616b      	str	r3, [r5, #20]
 80170c2:	2300      	movs	r3, #0
 80170c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80170c6:	2320      	movs	r3, #32
 80170c8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80170cc:	f8cd 800c 	str.w	r8, [sp, #12]
 80170d0:	2330      	movs	r3, #48	@ 0x30
 80170d2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8017270 <_svfiprintf_r+0x1e4>
 80170d6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80170da:	f04f 0901 	mov.w	r9, #1
 80170de:	4623      	mov	r3, r4
 80170e0:	469a      	mov	sl, r3
 80170e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80170e6:	b10a      	cbz	r2, 80170ec <_svfiprintf_r+0x60>
 80170e8:	2a25      	cmp	r2, #37	@ 0x25
 80170ea:	d1f9      	bne.n	80170e0 <_svfiprintf_r+0x54>
 80170ec:	ebba 0b04 	subs.w	fp, sl, r4
 80170f0:	d00b      	beq.n	801710a <_svfiprintf_r+0x7e>
 80170f2:	465b      	mov	r3, fp
 80170f4:	4622      	mov	r2, r4
 80170f6:	4629      	mov	r1, r5
 80170f8:	4638      	mov	r0, r7
 80170fa:	f7ff ff6b 	bl	8016fd4 <__ssputs_r>
 80170fe:	3001      	adds	r0, #1
 8017100:	f000 80a7 	beq.w	8017252 <_svfiprintf_r+0x1c6>
 8017104:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017106:	445a      	add	r2, fp
 8017108:	9209      	str	r2, [sp, #36]	@ 0x24
 801710a:	f89a 3000 	ldrb.w	r3, [sl]
 801710e:	2b00      	cmp	r3, #0
 8017110:	f000 809f 	beq.w	8017252 <_svfiprintf_r+0x1c6>
 8017114:	2300      	movs	r3, #0
 8017116:	f04f 32ff 	mov.w	r2, #4294967295
 801711a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801711e:	f10a 0a01 	add.w	sl, sl, #1
 8017122:	9304      	str	r3, [sp, #16]
 8017124:	9307      	str	r3, [sp, #28]
 8017126:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801712a:	931a      	str	r3, [sp, #104]	@ 0x68
 801712c:	4654      	mov	r4, sl
 801712e:	2205      	movs	r2, #5
 8017130:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017134:	484e      	ldr	r0, [pc, #312]	@ (8017270 <_svfiprintf_r+0x1e4>)
 8017136:	f7e9 f873 	bl	8000220 <memchr>
 801713a:	9a04      	ldr	r2, [sp, #16]
 801713c:	b9d8      	cbnz	r0, 8017176 <_svfiprintf_r+0xea>
 801713e:	06d0      	lsls	r0, r2, #27
 8017140:	bf44      	itt	mi
 8017142:	2320      	movmi	r3, #32
 8017144:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017148:	0711      	lsls	r1, r2, #28
 801714a:	bf44      	itt	mi
 801714c:	232b      	movmi	r3, #43	@ 0x2b
 801714e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017152:	f89a 3000 	ldrb.w	r3, [sl]
 8017156:	2b2a      	cmp	r3, #42	@ 0x2a
 8017158:	d015      	beq.n	8017186 <_svfiprintf_r+0xfa>
 801715a:	9a07      	ldr	r2, [sp, #28]
 801715c:	4654      	mov	r4, sl
 801715e:	2000      	movs	r0, #0
 8017160:	f04f 0c0a 	mov.w	ip, #10
 8017164:	4621      	mov	r1, r4
 8017166:	f811 3b01 	ldrb.w	r3, [r1], #1
 801716a:	3b30      	subs	r3, #48	@ 0x30
 801716c:	2b09      	cmp	r3, #9
 801716e:	d94b      	bls.n	8017208 <_svfiprintf_r+0x17c>
 8017170:	b1b0      	cbz	r0, 80171a0 <_svfiprintf_r+0x114>
 8017172:	9207      	str	r2, [sp, #28]
 8017174:	e014      	b.n	80171a0 <_svfiprintf_r+0x114>
 8017176:	eba0 0308 	sub.w	r3, r0, r8
 801717a:	fa09 f303 	lsl.w	r3, r9, r3
 801717e:	4313      	orrs	r3, r2
 8017180:	9304      	str	r3, [sp, #16]
 8017182:	46a2      	mov	sl, r4
 8017184:	e7d2      	b.n	801712c <_svfiprintf_r+0xa0>
 8017186:	9b03      	ldr	r3, [sp, #12]
 8017188:	1d19      	adds	r1, r3, #4
 801718a:	681b      	ldr	r3, [r3, #0]
 801718c:	9103      	str	r1, [sp, #12]
 801718e:	2b00      	cmp	r3, #0
 8017190:	bfbb      	ittet	lt
 8017192:	425b      	neglt	r3, r3
 8017194:	f042 0202 	orrlt.w	r2, r2, #2
 8017198:	9307      	strge	r3, [sp, #28]
 801719a:	9307      	strlt	r3, [sp, #28]
 801719c:	bfb8      	it	lt
 801719e:	9204      	strlt	r2, [sp, #16]
 80171a0:	7823      	ldrb	r3, [r4, #0]
 80171a2:	2b2e      	cmp	r3, #46	@ 0x2e
 80171a4:	d10a      	bne.n	80171bc <_svfiprintf_r+0x130>
 80171a6:	7863      	ldrb	r3, [r4, #1]
 80171a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80171aa:	d132      	bne.n	8017212 <_svfiprintf_r+0x186>
 80171ac:	9b03      	ldr	r3, [sp, #12]
 80171ae:	1d1a      	adds	r2, r3, #4
 80171b0:	681b      	ldr	r3, [r3, #0]
 80171b2:	9203      	str	r2, [sp, #12]
 80171b4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80171b8:	3402      	adds	r4, #2
 80171ba:	9305      	str	r3, [sp, #20]
 80171bc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8017280 <_svfiprintf_r+0x1f4>
 80171c0:	7821      	ldrb	r1, [r4, #0]
 80171c2:	2203      	movs	r2, #3
 80171c4:	4650      	mov	r0, sl
 80171c6:	f7e9 f82b 	bl	8000220 <memchr>
 80171ca:	b138      	cbz	r0, 80171dc <_svfiprintf_r+0x150>
 80171cc:	9b04      	ldr	r3, [sp, #16]
 80171ce:	eba0 000a 	sub.w	r0, r0, sl
 80171d2:	2240      	movs	r2, #64	@ 0x40
 80171d4:	4082      	lsls	r2, r0
 80171d6:	4313      	orrs	r3, r2
 80171d8:	3401      	adds	r4, #1
 80171da:	9304      	str	r3, [sp, #16]
 80171dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80171e0:	4824      	ldr	r0, [pc, #144]	@ (8017274 <_svfiprintf_r+0x1e8>)
 80171e2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80171e6:	2206      	movs	r2, #6
 80171e8:	f7e9 f81a 	bl	8000220 <memchr>
 80171ec:	2800      	cmp	r0, #0
 80171ee:	d036      	beq.n	801725e <_svfiprintf_r+0x1d2>
 80171f0:	4b21      	ldr	r3, [pc, #132]	@ (8017278 <_svfiprintf_r+0x1ec>)
 80171f2:	bb1b      	cbnz	r3, 801723c <_svfiprintf_r+0x1b0>
 80171f4:	9b03      	ldr	r3, [sp, #12]
 80171f6:	3307      	adds	r3, #7
 80171f8:	f023 0307 	bic.w	r3, r3, #7
 80171fc:	3308      	adds	r3, #8
 80171fe:	9303      	str	r3, [sp, #12]
 8017200:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017202:	4433      	add	r3, r6
 8017204:	9309      	str	r3, [sp, #36]	@ 0x24
 8017206:	e76a      	b.n	80170de <_svfiprintf_r+0x52>
 8017208:	fb0c 3202 	mla	r2, ip, r2, r3
 801720c:	460c      	mov	r4, r1
 801720e:	2001      	movs	r0, #1
 8017210:	e7a8      	b.n	8017164 <_svfiprintf_r+0xd8>
 8017212:	2300      	movs	r3, #0
 8017214:	3401      	adds	r4, #1
 8017216:	9305      	str	r3, [sp, #20]
 8017218:	4619      	mov	r1, r3
 801721a:	f04f 0c0a 	mov.w	ip, #10
 801721e:	4620      	mov	r0, r4
 8017220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017224:	3a30      	subs	r2, #48	@ 0x30
 8017226:	2a09      	cmp	r2, #9
 8017228:	d903      	bls.n	8017232 <_svfiprintf_r+0x1a6>
 801722a:	2b00      	cmp	r3, #0
 801722c:	d0c6      	beq.n	80171bc <_svfiprintf_r+0x130>
 801722e:	9105      	str	r1, [sp, #20]
 8017230:	e7c4      	b.n	80171bc <_svfiprintf_r+0x130>
 8017232:	fb0c 2101 	mla	r1, ip, r1, r2
 8017236:	4604      	mov	r4, r0
 8017238:	2301      	movs	r3, #1
 801723a:	e7f0      	b.n	801721e <_svfiprintf_r+0x192>
 801723c:	ab03      	add	r3, sp, #12
 801723e:	9300      	str	r3, [sp, #0]
 8017240:	462a      	mov	r2, r5
 8017242:	4b0e      	ldr	r3, [pc, #56]	@ (801727c <_svfiprintf_r+0x1f0>)
 8017244:	a904      	add	r1, sp, #16
 8017246:	4638      	mov	r0, r7
 8017248:	f7fc fcce 	bl	8013be8 <_printf_float>
 801724c:	1c42      	adds	r2, r0, #1
 801724e:	4606      	mov	r6, r0
 8017250:	d1d6      	bne.n	8017200 <_svfiprintf_r+0x174>
 8017252:	89ab      	ldrh	r3, [r5, #12]
 8017254:	065b      	lsls	r3, r3, #25
 8017256:	f53f af2d 	bmi.w	80170b4 <_svfiprintf_r+0x28>
 801725a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801725c:	e72c      	b.n	80170b8 <_svfiprintf_r+0x2c>
 801725e:	ab03      	add	r3, sp, #12
 8017260:	9300      	str	r3, [sp, #0]
 8017262:	462a      	mov	r2, r5
 8017264:	4b05      	ldr	r3, [pc, #20]	@ (801727c <_svfiprintf_r+0x1f0>)
 8017266:	a904      	add	r1, sp, #16
 8017268:	4638      	mov	r0, r7
 801726a:	f7fc ff55 	bl	8014118 <_printf_i>
 801726e:	e7ed      	b.n	801724c <_svfiprintf_r+0x1c0>
 8017270:	08019561 	.word	0x08019561
 8017274:	0801956b 	.word	0x0801956b
 8017278:	08013be9 	.word	0x08013be9
 801727c:	08016fd5 	.word	0x08016fd5
 8017280:	08019567 	.word	0x08019567

08017284 <__sfputc_r>:
 8017284:	6893      	ldr	r3, [r2, #8]
 8017286:	3b01      	subs	r3, #1
 8017288:	2b00      	cmp	r3, #0
 801728a:	b410      	push	{r4}
 801728c:	6093      	str	r3, [r2, #8]
 801728e:	da08      	bge.n	80172a2 <__sfputc_r+0x1e>
 8017290:	6994      	ldr	r4, [r2, #24]
 8017292:	42a3      	cmp	r3, r4
 8017294:	db01      	blt.n	801729a <__sfputc_r+0x16>
 8017296:	290a      	cmp	r1, #10
 8017298:	d103      	bne.n	80172a2 <__sfputc_r+0x1e>
 801729a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801729e:	f000 b9df 	b.w	8017660 <__swbuf_r>
 80172a2:	6813      	ldr	r3, [r2, #0]
 80172a4:	1c58      	adds	r0, r3, #1
 80172a6:	6010      	str	r0, [r2, #0]
 80172a8:	7019      	strb	r1, [r3, #0]
 80172aa:	4608      	mov	r0, r1
 80172ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80172b0:	4770      	bx	lr

080172b2 <__sfputs_r>:
 80172b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80172b4:	4606      	mov	r6, r0
 80172b6:	460f      	mov	r7, r1
 80172b8:	4614      	mov	r4, r2
 80172ba:	18d5      	adds	r5, r2, r3
 80172bc:	42ac      	cmp	r4, r5
 80172be:	d101      	bne.n	80172c4 <__sfputs_r+0x12>
 80172c0:	2000      	movs	r0, #0
 80172c2:	e007      	b.n	80172d4 <__sfputs_r+0x22>
 80172c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80172c8:	463a      	mov	r2, r7
 80172ca:	4630      	mov	r0, r6
 80172cc:	f7ff ffda 	bl	8017284 <__sfputc_r>
 80172d0:	1c43      	adds	r3, r0, #1
 80172d2:	d1f3      	bne.n	80172bc <__sfputs_r+0xa>
 80172d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080172d8 <_vfiprintf_r>:
 80172d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80172dc:	460d      	mov	r5, r1
 80172de:	b09d      	sub	sp, #116	@ 0x74
 80172e0:	4614      	mov	r4, r2
 80172e2:	4698      	mov	r8, r3
 80172e4:	4606      	mov	r6, r0
 80172e6:	b118      	cbz	r0, 80172f0 <_vfiprintf_r+0x18>
 80172e8:	6a03      	ldr	r3, [r0, #32]
 80172ea:	b90b      	cbnz	r3, 80172f0 <_vfiprintf_r+0x18>
 80172ec:	f7fd fad4 	bl	8014898 <__sinit>
 80172f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80172f2:	07d9      	lsls	r1, r3, #31
 80172f4:	d405      	bmi.n	8017302 <_vfiprintf_r+0x2a>
 80172f6:	89ab      	ldrh	r3, [r5, #12]
 80172f8:	059a      	lsls	r2, r3, #22
 80172fa:	d402      	bmi.n	8017302 <_vfiprintf_r+0x2a>
 80172fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80172fe:	f7fd fc84 	bl	8014c0a <__retarget_lock_acquire_recursive>
 8017302:	89ab      	ldrh	r3, [r5, #12]
 8017304:	071b      	lsls	r3, r3, #28
 8017306:	d501      	bpl.n	801730c <_vfiprintf_r+0x34>
 8017308:	692b      	ldr	r3, [r5, #16]
 801730a:	b99b      	cbnz	r3, 8017334 <_vfiprintf_r+0x5c>
 801730c:	4629      	mov	r1, r5
 801730e:	4630      	mov	r0, r6
 8017310:	f000 f9e4 	bl	80176dc <__swsetup_r>
 8017314:	b170      	cbz	r0, 8017334 <_vfiprintf_r+0x5c>
 8017316:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017318:	07dc      	lsls	r4, r3, #31
 801731a:	d504      	bpl.n	8017326 <_vfiprintf_r+0x4e>
 801731c:	f04f 30ff 	mov.w	r0, #4294967295
 8017320:	b01d      	add	sp, #116	@ 0x74
 8017322:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017326:	89ab      	ldrh	r3, [r5, #12]
 8017328:	0598      	lsls	r0, r3, #22
 801732a:	d4f7      	bmi.n	801731c <_vfiprintf_r+0x44>
 801732c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801732e:	f7fd fc6d 	bl	8014c0c <__retarget_lock_release_recursive>
 8017332:	e7f3      	b.n	801731c <_vfiprintf_r+0x44>
 8017334:	2300      	movs	r3, #0
 8017336:	9309      	str	r3, [sp, #36]	@ 0x24
 8017338:	2320      	movs	r3, #32
 801733a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801733e:	f8cd 800c 	str.w	r8, [sp, #12]
 8017342:	2330      	movs	r3, #48	@ 0x30
 8017344:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80174f4 <_vfiprintf_r+0x21c>
 8017348:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801734c:	f04f 0901 	mov.w	r9, #1
 8017350:	4623      	mov	r3, r4
 8017352:	469a      	mov	sl, r3
 8017354:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017358:	b10a      	cbz	r2, 801735e <_vfiprintf_r+0x86>
 801735a:	2a25      	cmp	r2, #37	@ 0x25
 801735c:	d1f9      	bne.n	8017352 <_vfiprintf_r+0x7a>
 801735e:	ebba 0b04 	subs.w	fp, sl, r4
 8017362:	d00b      	beq.n	801737c <_vfiprintf_r+0xa4>
 8017364:	465b      	mov	r3, fp
 8017366:	4622      	mov	r2, r4
 8017368:	4629      	mov	r1, r5
 801736a:	4630      	mov	r0, r6
 801736c:	f7ff ffa1 	bl	80172b2 <__sfputs_r>
 8017370:	3001      	adds	r0, #1
 8017372:	f000 80a7 	beq.w	80174c4 <_vfiprintf_r+0x1ec>
 8017376:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017378:	445a      	add	r2, fp
 801737a:	9209      	str	r2, [sp, #36]	@ 0x24
 801737c:	f89a 3000 	ldrb.w	r3, [sl]
 8017380:	2b00      	cmp	r3, #0
 8017382:	f000 809f 	beq.w	80174c4 <_vfiprintf_r+0x1ec>
 8017386:	2300      	movs	r3, #0
 8017388:	f04f 32ff 	mov.w	r2, #4294967295
 801738c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017390:	f10a 0a01 	add.w	sl, sl, #1
 8017394:	9304      	str	r3, [sp, #16]
 8017396:	9307      	str	r3, [sp, #28]
 8017398:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801739c:	931a      	str	r3, [sp, #104]	@ 0x68
 801739e:	4654      	mov	r4, sl
 80173a0:	2205      	movs	r2, #5
 80173a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80173a6:	4853      	ldr	r0, [pc, #332]	@ (80174f4 <_vfiprintf_r+0x21c>)
 80173a8:	f7e8 ff3a 	bl	8000220 <memchr>
 80173ac:	9a04      	ldr	r2, [sp, #16]
 80173ae:	b9d8      	cbnz	r0, 80173e8 <_vfiprintf_r+0x110>
 80173b0:	06d1      	lsls	r1, r2, #27
 80173b2:	bf44      	itt	mi
 80173b4:	2320      	movmi	r3, #32
 80173b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80173ba:	0713      	lsls	r3, r2, #28
 80173bc:	bf44      	itt	mi
 80173be:	232b      	movmi	r3, #43	@ 0x2b
 80173c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80173c4:	f89a 3000 	ldrb.w	r3, [sl]
 80173c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80173ca:	d015      	beq.n	80173f8 <_vfiprintf_r+0x120>
 80173cc:	9a07      	ldr	r2, [sp, #28]
 80173ce:	4654      	mov	r4, sl
 80173d0:	2000      	movs	r0, #0
 80173d2:	f04f 0c0a 	mov.w	ip, #10
 80173d6:	4621      	mov	r1, r4
 80173d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80173dc:	3b30      	subs	r3, #48	@ 0x30
 80173de:	2b09      	cmp	r3, #9
 80173e0:	d94b      	bls.n	801747a <_vfiprintf_r+0x1a2>
 80173e2:	b1b0      	cbz	r0, 8017412 <_vfiprintf_r+0x13a>
 80173e4:	9207      	str	r2, [sp, #28]
 80173e6:	e014      	b.n	8017412 <_vfiprintf_r+0x13a>
 80173e8:	eba0 0308 	sub.w	r3, r0, r8
 80173ec:	fa09 f303 	lsl.w	r3, r9, r3
 80173f0:	4313      	orrs	r3, r2
 80173f2:	9304      	str	r3, [sp, #16]
 80173f4:	46a2      	mov	sl, r4
 80173f6:	e7d2      	b.n	801739e <_vfiprintf_r+0xc6>
 80173f8:	9b03      	ldr	r3, [sp, #12]
 80173fa:	1d19      	adds	r1, r3, #4
 80173fc:	681b      	ldr	r3, [r3, #0]
 80173fe:	9103      	str	r1, [sp, #12]
 8017400:	2b00      	cmp	r3, #0
 8017402:	bfbb      	ittet	lt
 8017404:	425b      	neglt	r3, r3
 8017406:	f042 0202 	orrlt.w	r2, r2, #2
 801740a:	9307      	strge	r3, [sp, #28]
 801740c:	9307      	strlt	r3, [sp, #28]
 801740e:	bfb8      	it	lt
 8017410:	9204      	strlt	r2, [sp, #16]
 8017412:	7823      	ldrb	r3, [r4, #0]
 8017414:	2b2e      	cmp	r3, #46	@ 0x2e
 8017416:	d10a      	bne.n	801742e <_vfiprintf_r+0x156>
 8017418:	7863      	ldrb	r3, [r4, #1]
 801741a:	2b2a      	cmp	r3, #42	@ 0x2a
 801741c:	d132      	bne.n	8017484 <_vfiprintf_r+0x1ac>
 801741e:	9b03      	ldr	r3, [sp, #12]
 8017420:	1d1a      	adds	r2, r3, #4
 8017422:	681b      	ldr	r3, [r3, #0]
 8017424:	9203      	str	r2, [sp, #12]
 8017426:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801742a:	3402      	adds	r4, #2
 801742c:	9305      	str	r3, [sp, #20]
 801742e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8017504 <_vfiprintf_r+0x22c>
 8017432:	7821      	ldrb	r1, [r4, #0]
 8017434:	2203      	movs	r2, #3
 8017436:	4650      	mov	r0, sl
 8017438:	f7e8 fef2 	bl	8000220 <memchr>
 801743c:	b138      	cbz	r0, 801744e <_vfiprintf_r+0x176>
 801743e:	9b04      	ldr	r3, [sp, #16]
 8017440:	eba0 000a 	sub.w	r0, r0, sl
 8017444:	2240      	movs	r2, #64	@ 0x40
 8017446:	4082      	lsls	r2, r0
 8017448:	4313      	orrs	r3, r2
 801744a:	3401      	adds	r4, #1
 801744c:	9304      	str	r3, [sp, #16]
 801744e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017452:	4829      	ldr	r0, [pc, #164]	@ (80174f8 <_vfiprintf_r+0x220>)
 8017454:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8017458:	2206      	movs	r2, #6
 801745a:	f7e8 fee1 	bl	8000220 <memchr>
 801745e:	2800      	cmp	r0, #0
 8017460:	d03f      	beq.n	80174e2 <_vfiprintf_r+0x20a>
 8017462:	4b26      	ldr	r3, [pc, #152]	@ (80174fc <_vfiprintf_r+0x224>)
 8017464:	bb1b      	cbnz	r3, 80174ae <_vfiprintf_r+0x1d6>
 8017466:	9b03      	ldr	r3, [sp, #12]
 8017468:	3307      	adds	r3, #7
 801746a:	f023 0307 	bic.w	r3, r3, #7
 801746e:	3308      	adds	r3, #8
 8017470:	9303      	str	r3, [sp, #12]
 8017472:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017474:	443b      	add	r3, r7
 8017476:	9309      	str	r3, [sp, #36]	@ 0x24
 8017478:	e76a      	b.n	8017350 <_vfiprintf_r+0x78>
 801747a:	fb0c 3202 	mla	r2, ip, r2, r3
 801747e:	460c      	mov	r4, r1
 8017480:	2001      	movs	r0, #1
 8017482:	e7a8      	b.n	80173d6 <_vfiprintf_r+0xfe>
 8017484:	2300      	movs	r3, #0
 8017486:	3401      	adds	r4, #1
 8017488:	9305      	str	r3, [sp, #20]
 801748a:	4619      	mov	r1, r3
 801748c:	f04f 0c0a 	mov.w	ip, #10
 8017490:	4620      	mov	r0, r4
 8017492:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017496:	3a30      	subs	r2, #48	@ 0x30
 8017498:	2a09      	cmp	r2, #9
 801749a:	d903      	bls.n	80174a4 <_vfiprintf_r+0x1cc>
 801749c:	2b00      	cmp	r3, #0
 801749e:	d0c6      	beq.n	801742e <_vfiprintf_r+0x156>
 80174a0:	9105      	str	r1, [sp, #20]
 80174a2:	e7c4      	b.n	801742e <_vfiprintf_r+0x156>
 80174a4:	fb0c 2101 	mla	r1, ip, r1, r2
 80174a8:	4604      	mov	r4, r0
 80174aa:	2301      	movs	r3, #1
 80174ac:	e7f0      	b.n	8017490 <_vfiprintf_r+0x1b8>
 80174ae:	ab03      	add	r3, sp, #12
 80174b0:	9300      	str	r3, [sp, #0]
 80174b2:	462a      	mov	r2, r5
 80174b4:	4b12      	ldr	r3, [pc, #72]	@ (8017500 <_vfiprintf_r+0x228>)
 80174b6:	a904      	add	r1, sp, #16
 80174b8:	4630      	mov	r0, r6
 80174ba:	f7fc fb95 	bl	8013be8 <_printf_float>
 80174be:	4607      	mov	r7, r0
 80174c0:	1c78      	adds	r0, r7, #1
 80174c2:	d1d6      	bne.n	8017472 <_vfiprintf_r+0x19a>
 80174c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80174c6:	07d9      	lsls	r1, r3, #31
 80174c8:	d405      	bmi.n	80174d6 <_vfiprintf_r+0x1fe>
 80174ca:	89ab      	ldrh	r3, [r5, #12]
 80174cc:	059a      	lsls	r2, r3, #22
 80174ce:	d402      	bmi.n	80174d6 <_vfiprintf_r+0x1fe>
 80174d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80174d2:	f7fd fb9b 	bl	8014c0c <__retarget_lock_release_recursive>
 80174d6:	89ab      	ldrh	r3, [r5, #12]
 80174d8:	065b      	lsls	r3, r3, #25
 80174da:	f53f af1f 	bmi.w	801731c <_vfiprintf_r+0x44>
 80174de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80174e0:	e71e      	b.n	8017320 <_vfiprintf_r+0x48>
 80174e2:	ab03      	add	r3, sp, #12
 80174e4:	9300      	str	r3, [sp, #0]
 80174e6:	462a      	mov	r2, r5
 80174e8:	4b05      	ldr	r3, [pc, #20]	@ (8017500 <_vfiprintf_r+0x228>)
 80174ea:	a904      	add	r1, sp, #16
 80174ec:	4630      	mov	r0, r6
 80174ee:	f7fc fe13 	bl	8014118 <_printf_i>
 80174f2:	e7e4      	b.n	80174be <_vfiprintf_r+0x1e6>
 80174f4:	08019561 	.word	0x08019561
 80174f8:	0801956b 	.word	0x0801956b
 80174fc:	08013be9 	.word	0x08013be9
 8017500:	080172b3 	.word	0x080172b3
 8017504:	08019567 	.word	0x08019567

08017508 <__sflush_r>:
 8017508:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801750c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017510:	0716      	lsls	r6, r2, #28
 8017512:	4605      	mov	r5, r0
 8017514:	460c      	mov	r4, r1
 8017516:	d454      	bmi.n	80175c2 <__sflush_r+0xba>
 8017518:	684b      	ldr	r3, [r1, #4]
 801751a:	2b00      	cmp	r3, #0
 801751c:	dc02      	bgt.n	8017524 <__sflush_r+0x1c>
 801751e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8017520:	2b00      	cmp	r3, #0
 8017522:	dd48      	ble.n	80175b6 <__sflush_r+0xae>
 8017524:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017526:	2e00      	cmp	r6, #0
 8017528:	d045      	beq.n	80175b6 <__sflush_r+0xae>
 801752a:	2300      	movs	r3, #0
 801752c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8017530:	682f      	ldr	r7, [r5, #0]
 8017532:	6a21      	ldr	r1, [r4, #32]
 8017534:	602b      	str	r3, [r5, #0]
 8017536:	d030      	beq.n	801759a <__sflush_r+0x92>
 8017538:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801753a:	89a3      	ldrh	r3, [r4, #12]
 801753c:	0759      	lsls	r1, r3, #29
 801753e:	d505      	bpl.n	801754c <__sflush_r+0x44>
 8017540:	6863      	ldr	r3, [r4, #4]
 8017542:	1ad2      	subs	r2, r2, r3
 8017544:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8017546:	b10b      	cbz	r3, 801754c <__sflush_r+0x44>
 8017548:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801754a:	1ad2      	subs	r2, r2, r3
 801754c:	2300      	movs	r3, #0
 801754e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017550:	6a21      	ldr	r1, [r4, #32]
 8017552:	4628      	mov	r0, r5
 8017554:	47b0      	blx	r6
 8017556:	1c43      	adds	r3, r0, #1
 8017558:	89a3      	ldrh	r3, [r4, #12]
 801755a:	d106      	bne.n	801756a <__sflush_r+0x62>
 801755c:	6829      	ldr	r1, [r5, #0]
 801755e:	291d      	cmp	r1, #29
 8017560:	d82b      	bhi.n	80175ba <__sflush_r+0xb2>
 8017562:	4a2a      	ldr	r2, [pc, #168]	@ (801760c <__sflush_r+0x104>)
 8017564:	410a      	asrs	r2, r1
 8017566:	07d6      	lsls	r6, r2, #31
 8017568:	d427      	bmi.n	80175ba <__sflush_r+0xb2>
 801756a:	2200      	movs	r2, #0
 801756c:	6062      	str	r2, [r4, #4]
 801756e:	04d9      	lsls	r1, r3, #19
 8017570:	6922      	ldr	r2, [r4, #16]
 8017572:	6022      	str	r2, [r4, #0]
 8017574:	d504      	bpl.n	8017580 <__sflush_r+0x78>
 8017576:	1c42      	adds	r2, r0, #1
 8017578:	d101      	bne.n	801757e <__sflush_r+0x76>
 801757a:	682b      	ldr	r3, [r5, #0]
 801757c:	b903      	cbnz	r3, 8017580 <__sflush_r+0x78>
 801757e:	6560      	str	r0, [r4, #84]	@ 0x54
 8017580:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8017582:	602f      	str	r7, [r5, #0]
 8017584:	b1b9      	cbz	r1, 80175b6 <__sflush_r+0xae>
 8017586:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801758a:	4299      	cmp	r1, r3
 801758c:	d002      	beq.n	8017594 <__sflush_r+0x8c>
 801758e:	4628      	mov	r0, r5
 8017590:	f7fe f99e 	bl	80158d0 <_free_r>
 8017594:	2300      	movs	r3, #0
 8017596:	6363      	str	r3, [r4, #52]	@ 0x34
 8017598:	e00d      	b.n	80175b6 <__sflush_r+0xae>
 801759a:	2301      	movs	r3, #1
 801759c:	4628      	mov	r0, r5
 801759e:	47b0      	blx	r6
 80175a0:	4602      	mov	r2, r0
 80175a2:	1c50      	adds	r0, r2, #1
 80175a4:	d1c9      	bne.n	801753a <__sflush_r+0x32>
 80175a6:	682b      	ldr	r3, [r5, #0]
 80175a8:	2b00      	cmp	r3, #0
 80175aa:	d0c6      	beq.n	801753a <__sflush_r+0x32>
 80175ac:	2b1d      	cmp	r3, #29
 80175ae:	d001      	beq.n	80175b4 <__sflush_r+0xac>
 80175b0:	2b16      	cmp	r3, #22
 80175b2:	d11e      	bne.n	80175f2 <__sflush_r+0xea>
 80175b4:	602f      	str	r7, [r5, #0]
 80175b6:	2000      	movs	r0, #0
 80175b8:	e022      	b.n	8017600 <__sflush_r+0xf8>
 80175ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80175be:	b21b      	sxth	r3, r3
 80175c0:	e01b      	b.n	80175fa <__sflush_r+0xf2>
 80175c2:	690f      	ldr	r7, [r1, #16]
 80175c4:	2f00      	cmp	r7, #0
 80175c6:	d0f6      	beq.n	80175b6 <__sflush_r+0xae>
 80175c8:	0793      	lsls	r3, r2, #30
 80175ca:	680e      	ldr	r6, [r1, #0]
 80175cc:	bf08      	it	eq
 80175ce:	694b      	ldreq	r3, [r1, #20]
 80175d0:	600f      	str	r7, [r1, #0]
 80175d2:	bf18      	it	ne
 80175d4:	2300      	movne	r3, #0
 80175d6:	eba6 0807 	sub.w	r8, r6, r7
 80175da:	608b      	str	r3, [r1, #8]
 80175dc:	f1b8 0f00 	cmp.w	r8, #0
 80175e0:	dde9      	ble.n	80175b6 <__sflush_r+0xae>
 80175e2:	6a21      	ldr	r1, [r4, #32]
 80175e4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80175e6:	4643      	mov	r3, r8
 80175e8:	463a      	mov	r2, r7
 80175ea:	4628      	mov	r0, r5
 80175ec:	47b0      	blx	r6
 80175ee:	2800      	cmp	r0, #0
 80175f0:	dc08      	bgt.n	8017604 <__sflush_r+0xfc>
 80175f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80175f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80175fa:	81a3      	strh	r3, [r4, #12]
 80175fc:	f04f 30ff 	mov.w	r0, #4294967295
 8017600:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017604:	4407      	add	r7, r0
 8017606:	eba8 0800 	sub.w	r8, r8, r0
 801760a:	e7e7      	b.n	80175dc <__sflush_r+0xd4>
 801760c:	dfbffffe 	.word	0xdfbffffe

08017610 <_fflush_r>:
 8017610:	b538      	push	{r3, r4, r5, lr}
 8017612:	690b      	ldr	r3, [r1, #16]
 8017614:	4605      	mov	r5, r0
 8017616:	460c      	mov	r4, r1
 8017618:	b913      	cbnz	r3, 8017620 <_fflush_r+0x10>
 801761a:	2500      	movs	r5, #0
 801761c:	4628      	mov	r0, r5
 801761e:	bd38      	pop	{r3, r4, r5, pc}
 8017620:	b118      	cbz	r0, 801762a <_fflush_r+0x1a>
 8017622:	6a03      	ldr	r3, [r0, #32]
 8017624:	b90b      	cbnz	r3, 801762a <_fflush_r+0x1a>
 8017626:	f7fd f937 	bl	8014898 <__sinit>
 801762a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801762e:	2b00      	cmp	r3, #0
 8017630:	d0f3      	beq.n	801761a <_fflush_r+0xa>
 8017632:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8017634:	07d0      	lsls	r0, r2, #31
 8017636:	d404      	bmi.n	8017642 <_fflush_r+0x32>
 8017638:	0599      	lsls	r1, r3, #22
 801763a:	d402      	bmi.n	8017642 <_fflush_r+0x32>
 801763c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801763e:	f7fd fae4 	bl	8014c0a <__retarget_lock_acquire_recursive>
 8017642:	4628      	mov	r0, r5
 8017644:	4621      	mov	r1, r4
 8017646:	f7ff ff5f 	bl	8017508 <__sflush_r>
 801764a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801764c:	07da      	lsls	r2, r3, #31
 801764e:	4605      	mov	r5, r0
 8017650:	d4e4      	bmi.n	801761c <_fflush_r+0xc>
 8017652:	89a3      	ldrh	r3, [r4, #12]
 8017654:	059b      	lsls	r3, r3, #22
 8017656:	d4e1      	bmi.n	801761c <_fflush_r+0xc>
 8017658:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801765a:	f7fd fad7 	bl	8014c0c <__retarget_lock_release_recursive>
 801765e:	e7dd      	b.n	801761c <_fflush_r+0xc>

08017660 <__swbuf_r>:
 8017660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017662:	460e      	mov	r6, r1
 8017664:	4614      	mov	r4, r2
 8017666:	4605      	mov	r5, r0
 8017668:	b118      	cbz	r0, 8017672 <__swbuf_r+0x12>
 801766a:	6a03      	ldr	r3, [r0, #32]
 801766c:	b90b      	cbnz	r3, 8017672 <__swbuf_r+0x12>
 801766e:	f7fd f913 	bl	8014898 <__sinit>
 8017672:	69a3      	ldr	r3, [r4, #24]
 8017674:	60a3      	str	r3, [r4, #8]
 8017676:	89a3      	ldrh	r3, [r4, #12]
 8017678:	071a      	lsls	r2, r3, #28
 801767a:	d501      	bpl.n	8017680 <__swbuf_r+0x20>
 801767c:	6923      	ldr	r3, [r4, #16]
 801767e:	b943      	cbnz	r3, 8017692 <__swbuf_r+0x32>
 8017680:	4621      	mov	r1, r4
 8017682:	4628      	mov	r0, r5
 8017684:	f000 f82a 	bl	80176dc <__swsetup_r>
 8017688:	b118      	cbz	r0, 8017692 <__swbuf_r+0x32>
 801768a:	f04f 37ff 	mov.w	r7, #4294967295
 801768e:	4638      	mov	r0, r7
 8017690:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017692:	6823      	ldr	r3, [r4, #0]
 8017694:	6922      	ldr	r2, [r4, #16]
 8017696:	1a98      	subs	r0, r3, r2
 8017698:	6963      	ldr	r3, [r4, #20]
 801769a:	b2f6      	uxtb	r6, r6
 801769c:	4283      	cmp	r3, r0
 801769e:	4637      	mov	r7, r6
 80176a0:	dc05      	bgt.n	80176ae <__swbuf_r+0x4e>
 80176a2:	4621      	mov	r1, r4
 80176a4:	4628      	mov	r0, r5
 80176a6:	f7ff ffb3 	bl	8017610 <_fflush_r>
 80176aa:	2800      	cmp	r0, #0
 80176ac:	d1ed      	bne.n	801768a <__swbuf_r+0x2a>
 80176ae:	68a3      	ldr	r3, [r4, #8]
 80176b0:	3b01      	subs	r3, #1
 80176b2:	60a3      	str	r3, [r4, #8]
 80176b4:	6823      	ldr	r3, [r4, #0]
 80176b6:	1c5a      	adds	r2, r3, #1
 80176b8:	6022      	str	r2, [r4, #0]
 80176ba:	701e      	strb	r6, [r3, #0]
 80176bc:	6962      	ldr	r2, [r4, #20]
 80176be:	1c43      	adds	r3, r0, #1
 80176c0:	429a      	cmp	r2, r3
 80176c2:	d004      	beq.n	80176ce <__swbuf_r+0x6e>
 80176c4:	89a3      	ldrh	r3, [r4, #12]
 80176c6:	07db      	lsls	r3, r3, #31
 80176c8:	d5e1      	bpl.n	801768e <__swbuf_r+0x2e>
 80176ca:	2e0a      	cmp	r6, #10
 80176cc:	d1df      	bne.n	801768e <__swbuf_r+0x2e>
 80176ce:	4621      	mov	r1, r4
 80176d0:	4628      	mov	r0, r5
 80176d2:	f7ff ff9d 	bl	8017610 <_fflush_r>
 80176d6:	2800      	cmp	r0, #0
 80176d8:	d0d9      	beq.n	801768e <__swbuf_r+0x2e>
 80176da:	e7d6      	b.n	801768a <__swbuf_r+0x2a>

080176dc <__swsetup_r>:
 80176dc:	b538      	push	{r3, r4, r5, lr}
 80176de:	4b29      	ldr	r3, [pc, #164]	@ (8017784 <__swsetup_r+0xa8>)
 80176e0:	4605      	mov	r5, r0
 80176e2:	6818      	ldr	r0, [r3, #0]
 80176e4:	460c      	mov	r4, r1
 80176e6:	b118      	cbz	r0, 80176f0 <__swsetup_r+0x14>
 80176e8:	6a03      	ldr	r3, [r0, #32]
 80176ea:	b90b      	cbnz	r3, 80176f0 <__swsetup_r+0x14>
 80176ec:	f7fd f8d4 	bl	8014898 <__sinit>
 80176f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80176f4:	0719      	lsls	r1, r3, #28
 80176f6:	d422      	bmi.n	801773e <__swsetup_r+0x62>
 80176f8:	06da      	lsls	r2, r3, #27
 80176fa:	d407      	bmi.n	801770c <__swsetup_r+0x30>
 80176fc:	2209      	movs	r2, #9
 80176fe:	602a      	str	r2, [r5, #0]
 8017700:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017704:	81a3      	strh	r3, [r4, #12]
 8017706:	f04f 30ff 	mov.w	r0, #4294967295
 801770a:	e033      	b.n	8017774 <__swsetup_r+0x98>
 801770c:	0758      	lsls	r0, r3, #29
 801770e:	d512      	bpl.n	8017736 <__swsetup_r+0x5a>
 8017710:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8017712:	b141      	cbz	r1, 8017726 <__swsetup_r+0x4a>
 8017714:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8017718:	4299      	cmp	r1, r3
 801771a:	d002      	beq.n	8017722 <__swsetup_r+0x46>
 801771c:	4628      	mov	r0, r5
 801771e:	f7fe f8d7 	bl	80158d0 <_free_r>
 8017722:	2300      	movs	r3, #0
 8017724:	6363      	str	r3, [r4, #52]	@ 0x34
 8017726:	89a3      	ldrh	r3, [r4, #12]
 8017728:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801772c:	81a3      	strh	r3, [r4, #12]
 801772e:	2300      	movs	r3, #0
 8017730:	6063      	str	r3, [r4, #4]
 8017732:	6923      	ldr	r3, [r4, #16]
 8017734:	6023      	str	r3, [r4, #0]
 8017736:	89a3      	ldrh	r3, [r4, #12]
 8017738:	f043 0308 	orr.w	r3, r3, #8
 801773c:	81a3      	strh	r3, [r4, #12]
 801773e:	6923      	ldr	r3, [r4, #16]
 8017740:	b94b      	cbnz	r3, 8017756 <__swsetup_r+0x7a>
 8017742:	89a3      	ldrh	r3, [r4, #12]
 8017744:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8017748:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801774c:	d003      	beq.n	8017756 <__swsetup_r+0x7a>
 801774e:	4621      	mov	r1, r4
 8017750:	4628      	mov	r0, r5
 8017752:	f000 fbf5 	bl	8017f40 <__smakebuf_r>
 8017756:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801775a:	f013 0201 	ands.w	r2, r3, #1
 801775e:	d00a      	beq.n	8017776 <__swsetup_r+0x9a>
 8017760:	2200      	movs	r2, #0
 8017762:	60a2      	str	r2, [r4, #8]
 8017764:	6962      	ldr	r2, [r4, #20]
 8017766:	4252      	negs	r2, r2
 8017768:	61a2      	str	r2, [r4, #24]
 801776a:	6922      	ldr	r2, [r4, #16]
 801776c:	b942      	cbnz	r2, 8017780 <__swsetup_r+0xa4>
 801776e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8017772:	d1c5      	bne.n	8017700 <__swsetup_r+0x24>
 8017774:	bd38      	pop	{r3, r4, r5, pc}
 8017776:	0799      	lsls	r1, r3, #30
 8017778:	bf58      	it	pl
 801777a:	6962      	ldrpl	r2, [r4, #20]
 801777c:	60a2      	str	r2, [r4, #8]
 801777e:	e7f4      	b.n	801776a <__swsetup_r+0x8e>
 8017780:	2000      	movs	r0, #0
 8017782:	e7f7      	b.n	8017774 <__swsetup_r+0x98>
 8017784:	20000090 	.word	0x20000090

08017788 <strncmp>:
 8017788:	b510      	push	{r4, lr}
 801778a:	b16a      	cbz	r2, 80177a8 <strncmp+0x20>
 801778c:	3901      	subs	r1, #1
 801778e:	1884      	adds	r4, r0, r2
 8017790:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017794:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8017798:	429a      	cmp	r2, r3
 801779a:	d103      	bne.n	80177a4 <strncmp+0x1c>
 801779c:	42a0      	cmp	r0, r4
 801779e:	d001      	beq.n	80177a4 <strncmp+0x1c>
 80177a0:	2a00      	cmp	r2, #0
 80177a2:	d1f5      	bne.n	8017790 <strncmp+0x8>
 80177a4:	1ad0      	subs	r0, r2, r3
 80177a6:	bd10      	pop	{r4, pc}
 80177a8:	4610      	mov	r0, r2
 80177aa:	e7fc      	b.n	80177a6 <strncmp+0x1e>
 80177ac:	0000      	movs	r0, r0
	...

080177b0 <nan>:
 80177b0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80177b8 <nan+0x8>
 80177b4:	4770      	bx	lr
 80177b6:	bf00      	nop
 80177b8:	00000000 	.word	0x00000000
 80177bc:	7ff80000 	.word	0x7ff80000

080177c0 <_calloc_r>:
 80177c0:	b570      	push	{r4, r5, r6, lr}
 80177c2:	fba1 5402 	umull	r5, r4, r1, r2
 80177c6:	b93c      	cbnz	r4, 80177d8 <_calloc_r+0x18>
 80177c8:	4629      	mov	r1, r5
 80177ca:	f7fc f8e1 	bl	8013990 <_malloc_r>
 80177ce:	4606      	mov	r6, r0
 80177d0:	b928      	cbnz	r0, 80177de <_calloc_r+0x1e>
 80177d2:	2600      	movs	r6, #0
 80177d4:	4630      	mov	r0, r6
 80177d6:	bd70      	pop	{r4, r5, r6, pc}
 80177d8:	220c      	movs	r2, #12
 80177da:	6002      	str	r2, [r0, #0]
 80177dc:	e7f9      	b.n	80177d2 <_calloc_r+0x12>
 80177de:	462a      	mov	r2, r5
 80177e0:	4621      	mov	r1, r4
 80177e2:	f7fd f92e 	bl	8014a42 <memset>
 80177e6:	e7f5      	b.n	80177d4 <_calloc_r+0x14>

080177e8 <rshift>:
 80177e8:	6903      	ldr	r3, [r0, #16]
 80177ea:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80177ee:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80177f2:	ea4f 1261 	mov.w	r2, r1, asr #5
 80177f6:	f100 0414 	add.w	r4, r0, #20
 80177fa:	dd45      	ble.n	8017888 <rshift+0xa0>
 80177fc:	f011 011f 	ands.w	r1, r1, #31
 8017800:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8017804:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8017808:	d10c      	bne.n	8017824 <rshift+0x3c>
 801780a:	f100 0710 	add.w	r7, r0, #16
 801780e:	4629      	mov	r1, r5
 8017810:	42b1      	cmp	r1, r6
 8017812:	d334      	bcc.n	801787e <rshift+0x96>
 8017814:	1a9b      	subs	r3, r3, r2
 8017816:	009b      	lsls	r3, r3, #2
 8017818:	1eea      	subs	r2, r5, #3
 801781a:	4296      	cmp	r6, r2
 801781c:	bf38      	it	cc
 801781e:	2300      	movcc	r3, #0
 8017820:	4423      	add	r3, r4
 8017822:	e015      	b.n	8017850 <rshift+0x68>
 8017824:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8017828:	f1c1 0820 	rsb	r8, r1, #32
 801782c:	40cf      	lsrs	r7, r1
 801782e:	f105 0e04 	add.w	lr, r5, #4
 8017832:	46a1      	mov	r9, r4
 8017834:	4576      	cmp	r6, lr
 8017836:	46f4      	mov	ip, lr
 8017838:	d815      	bhi.n	8017866 <rshift+0x7e>
 801783a:	1a9a      	subs	r2, r3, r2
 801783c:	0092      	lsls	r2, r2, #2
 801783e:	3a04      	subs	r2, #4
 8017840:	3501      	adds	r5, #1
 8017842:	42ae      	cmp	r6, r5
 8017844:	bf38      	it	cc
 8017846:	2200      	movcc	r2, #0
 8017848:	18a3      	adds	r3, r4, r2
 801784a:	50a7      	str	r7, [r4, r2]
 801784c:	b107      	cbz	r7, 8017850 <rshift+0x68>
 801784e:	3304      	adds	r3, #4
 8017850:	1b1a      	subs	r2, r3, r4
 8017852:	42a3      	cmp	r3, r4
 8017854:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8017858:	bf08      	it	eq
 801785a:	2300      	moveq	r3, #0
 801785c:	6102      	str	r2, [r0, #16]
 801785e:	bf08      	it	eq
 8017860:	6143      	streq	r3, [r0, #20]
 8017862:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017866:	f8dc c000 	ldr.w	ip, [ip]
 801786a:	fa0c fc08 	lsl.w	ip, ip, r8
 801786e:	ea4c 0707 	orr.w	r7, ip, r7
 8017872:	f849 7b04 	str.w	r7, [r9], #4
 8017876:	f85e 7b04 	ldr.w	r7, [lr], #4
 801787a:	40cf      	lsrs	r7, r1
 801787c:	e7da      	b.n	8017834 <rshift+0x4c>
 801787e:	f851 cb04 	ldr.w	ip, [r1], #4
 8017882:	f847 cf04 	str.w	ip, [r7, #4]!
 8017886:	e7c3      	b.n	8017810 <rshift+0x28>
 8017888:	4623      	mov	r3, r4
 801788a:	e7e1      	b.n	8017850 <rshift+0x68>

0801788c <__hexdig_fun>:
 801788c:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8017890:	2b09      	cmp	r3, #9
 8017892:	d802      	bhi.n	801789a <__hexdig_fun+0xe>
 8017894:	3820      	subs	r0, #32
 8017896:	b2c0      	uxtb	r0, r0
 8017898:	4770      	bx	lr
 801789a:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801789e:	2b05      	cmp	r3, #5
 80178a0:	d801      	bhi.n	80178a6 <__hexdig_fun+0x1a>
 80178a2:	3847      	subs	r0, #71	@ 0x47
 80178a4:	e7f7      	b.n	8017896 <__hexdig_fun+0xa>
 80178a6:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80178aa:	2b05      	cmp	r3, #5
 80178ac:	d801      	bhi.n	80178b2 <__hexdig_fun+0x26>
 80178ae:	3827      	subs	r0, #39	@ 0x27
 80178b0:	e7f1      	b.n	8017896 <__hexdig_fun+0xa>
 80178b2:	2000      	movs	r0, #0
 80178b4:	4770      	bx	lr
	...

080178b8 <__gethex>:
 80178b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80178bc:	b085      	sub	sp, #20
 80178be:	468a      	mov	sl, r1
 80178c0:	9302      	str	r3, [sp, #8]
 80178c2:	680b      	ldr	r3, [r1, #0]
 80178c4:	9001      	str	r0, [sp, #4]
 80178c6:	4690      	mov	r8, r2
 80178c8:	1c9c      	adds	r4, r3, #2
 80178ca:	46a1      	mov	r9, r4
 80178cc:	f814 0b01 	ldrb.w	r0, [r4], #1
 80178d0:	2830      	cmp	r0, #48	@ 0x30
 80178d2:	d0fa      	beq.n	80178ca <__gethex+0x12>
 80178d4:	eba9 0303 	sub.w	r3, r9, r3
 80178d8:	f1a3 0b02 	sub.w	fp, r3, #2
 80178dc:	f7ff ffd6 	bl	801788c <__hexdig_fun>
 80178e0:	4605      	mov	r5, r0
 80178e2:	2800      	cmp	r0, #0
 80178e4:	d168      	bne.n	80179b8 <__gethex+0x100>
 80178e6:	49a0      	ldr	r1, [pc, #640]	@ (8017b68 <__gethex+0x2b0>)
 80178e8:	2201      	movs	r2, #1
 80178ea:	4648      	mov	r0, r9
 80178ec:	f7ff ff4c 	bl	8017788 <strncmp>
 80178f0:	4607      	mov	r7, r0
 80178f2:	2800      	cmp	r0, #0
 80178f4:	d167      	bne.n	80179c6 <__gethex+0x10e>
 80178f6:	f899 0001 	ldrb.w	r0, [r9, #1]
 80178fa:	4626      	mov	r6, r4
 80178fc:	f7ff ffc6 	bl	801788c <__hexdig_fun>
 8017900:	2800      	cmp	r0, #0
 8017902:	d062      	beq.n	80179ca <__gethex+0x112>
 8017904:	4623      	mov	r3, r4
 8017906:	7818      	ldrb	r0, [r3, #0]
 8017908:	2830      	cmp	r0, #48	@ 0x30
 801790a:	4699      	mov	r9, r3
 801790c:	f103 0301 	add.w	r3, r3, #1
 8017910:	d0f9      	beq.n	8017906 <__gethex+0x4e>
 8017912:	f7ff ffbb 	bl	801788c <__hexdig_fun>
 8017916:	fab0 f580 	clz	r5, r0
 801791a:	096d      	lsrs	r5, r5, #5
 801791c:	f04f 0b01 	mov.w	fp, #1
 8017920:	464a      	mov	r2, r9
 8017922:	4616      	mov	r6, r2
 8017924:	3201      	adds	r2, #1
 8017926:	7830      	ldrb	r0, [r6, #0]
 8017928:	f7ff ffb0 	bl	801788c <__hexdig_fun>
 801792c:	2800      	cmp	r0, #0
 801792e:	d1f8      	bne.n	8017922 <__gethex+0x6a>
 8017930:	498d      	ldr	r1, [pc, #564]	@ (8017b68 <__gethex+0x2b0>)
 8017932:	2201      	movs	r2, #1
 8017934:	4630      	mov	r0, r6
 8017936:	f7ff ff27 	bl	8017788 <strncmp>
 801793a:	2800      	cmp	r0, #0
 801793c:	d13f      	bne.n	80179be <__gethex+0x106>
 801793e:	b944      	cbnz	r4, 8017952 <__gethex+0x9a>
 8017940:	1c74      	adds	r4, r6, #1
 8017942:	4622      	mov	r2, r4
 8017944:	4616      	mov	r6, r2
 8017946:	3201      	adds	r2, #1
 8017948:	7830      	ldrb	r0, [r6, #0]
 801794a:	f7ff ff9f 	bl	801788c <__hexdig_fun>
 801794e:	2800      	cmp	r0, #0
 8017950:	d1f8      	bne.n	8017944 <__gethex+0x8c>
 8017952:	1ba4      	subs	r4, r4, r6
 8017954:	00a7      	lsls	r7, r4, #2
 8017956:	7833      	ldrb	r3, [r6, #0]
 8017958:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 801795c:	2b50      	cmp	r3, #80	@ 0x50
 801795e:	d13e      	bne.n	80179de <__gethex+0x126>
 8017960:	7873      	ldrb	r3, [r6, #1]
 8017962:	2b2b      	cmp	r3, #43	@ 0x2b
 8017964:	d033      	beq.n	80179ce <__gethex+0x116>
 8017966:	2b2d      	cmp	r3, #45	@ 0x2d
 8017968:	d034      	beq.n	80179d4 <__gethex+0x11c>
 801796a:	1c71      	adds	r1, r6, #1
 801796c:	2400      	movs	r4, #0
 801796e:	7808      	ldrb	r0, [r1, #0]
 8017970:	f7ff ff8c 	bl	801788c <__hexdig_fun>
 8017974:	1e43      	subs	r3, r0, #1
 8017976:	b2db      	uxtb	r3, r3
 8017978:	2b18      	cmp	r3, #24
 801797a:	d830      	bhi.n	80179de <__gethex+0x126>
 801797c:	f1a0 0210 	sub.w	r2, r0, #16
 8017980:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8017984:	f7ff ff82 	bl	801788c <__hexdig_fun>
 8017988:	f100 3cff 	add.w	ip, r0, #4294967295
 801798c:	fa5f fc8c 	uxtb.w	ip, ip
 8017990:	f1bc 0f18 	cmp.w	ip, #24
 8017994:	f04f 030a 	mov.w	r3, #10
 8017998:	d91e      	bls.n	80179d8 <__gethex+0x120>
 801799a:	b104      	cbz	r4, 801799e <__gethex+0xe6>
 801799c:	4252      	negs	r2, r2
 801799e:	4417      	add	r7, r2
 80179a0:	f8ca 1000 	str.w	r1, [sl]
 80179a4:	b1ed      	cbz	r5, 80179e2 <__gethex+0x12a>
 80179a6:	f1bb 0f00 	cmp.w	fp, #0
 80179aa:	bf0c      	ite	eq
 80179ac:	2506      	moveq	r5, #6
 80179ae:	2500      	movne	r5, #0
 80179b0:	4628      	mov	r0, r5
 80179b2:	b005      	add	sp, #20
 80179b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80179b8:	2500      	movs	r5, #0
 80179ba:	462c      	mov	r4, r5
 80179bc:	e7b0      	b.n	8017920 <__gethex+0x68>
 80179be:	2c00      	cmp	r4, #0
 80179c0:	d1c7      	bne.n	8017952 <__gethex+0x9a>
 80179c2:	4627      	mov	r7, r4
 80179c4:	e7c7      	b.n	8017956 <__gethex+0x9e>
 80179c6:	464e      	mov	r6, r9
 80179c8:	462f      	mov	r7, r5
 80179ca:	2501      	movs	r5, #1
 80179cc:	e7c3      	b.n	8017956 <__gethex+0x9e>
 80179ce:	2400      	movs	r4, #0
 80179d0:	1cb1      	adds	r1, r6, #2
 80179d2:	e7cc      	b.n	801796e <__gethex+0xb6>
 80179d4:	2401      	movs	r4, #1
 80179d6:	e7fb      	b.n	80179d0 <__gethex+0x118>
 80179d8:	fb03 0002 	mla	r0, r3, r2, r0
 80179dc:	e7ce      	b.n	801797c <__gethex+0xc4>
 80179de:	4631      	mov	r1, r6
 80179e0:	e7de      	b.n	80179a0 <__gethex+0xe8>
 80179e2:	eba6 0309 	sub.w	r3, r6, r9
 80179e6:	3b01      	subs	r3, #1
 80179e8:	4629      	mov	r1, r5
 80179ea:	2b07      	cmp	r3, #7
 80179ec:	dc0a      	bgt.n	8017a04 <__gethex+0x14c>
 80179ee:	9801      	ldr	r0, [sp, #4]
 80179f0:	f7fd ffb8 	bl	8015964 <_Balloc>
 80179f4:	4604      	mov	r4, r0
 80179f6:	b940      	cbnz	r0, 8017a0a <__gethex+0x152>
 80179f8:	4b5c      	ldr	r3, [pc, #368]	@ (8017b6c <__gethex+0x2b4>)
 80179fa:	4602      	mov	r2, r0
 80179fc:	21e4      	movs	r1, #228	@ 0xe4
 80179fe:	485c      	ldr	r0, [pc, #368]	@ (8017b70 <__gethex+0x2b8>)
 8017a00:	f7fb ff64 	bl	80138cc <__assert_func>
 8017a04:	3101      	adds	r1, #1
 8017a06:	105b      	asrs	r3, r3, #1
 8017a08:	e7ef      	b.n	80179ea <__gethex+0x132>
 8017a0a:	f100 0a14 	add.w	sl, r0, #20
 8017a0e:	2300      	movs	r3, #0
 8017a10:	4655      	mov	r5, sl
 8017a12:	469b      	mov	fp, r3
 8017a14:	45b1      	cmp	r9, r6
 8017a16:	d337      	bcc.n	8017a88 <__gethex+0x1d0>
 8017a18:	f845 bb04 	str.w	fp, [r5], #4
 8017a1c:	eba5 050a 	sub.w	r5, r5, sl
 8017a20:	10ad      	asrs	r5, r5, #2
 8017a22:	6125      	str	r5, [r4, #16]
 8017a24:	4658      	mov	r0, fp
 8017a26:	f7fe f88f 	bl	8015b48 <__hi0bits>
 8017a2a:	016d      	lsls	r5, r5, #5
 8017a2c:	f8d8 6000 	ldr.w	r6, [r8]
 8017a30:	1a2d      	subs	r5, r5, r0
 8017a32:	42b5      	cmp	r5, r6
 8017a34:	dd54      	ble.n	8017ae0 <__gethex+0x228>
 8017a36:	1bad      	subs	r5, r5, r6
 8017a38:	4629      	mov	r1, r5
 8017a3a:	4620      	mov	r0, r4
 8017a3c:	f7fe fc23 	bl	8016286 <__any_on>
 8017a40:	4681      	mov	r9, r0
 8017a42:	b178      	cbz	r0, 8017a64 <__gethex+0x1ac>
 8017a44:	1e6b      	subs	r3, r5, #1
 8017a46:	1159      	asrs	r1, r3, #5
 8017a48:	f003 021f 	and.w	r2, r3, #31
 8017a4c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8017a50:	f04f 0901 	mov.w	r9, #1
 8017a54:	fa09 f202 	lsl.w	r2, r9, r2
 8017a58:	420a      	tst	r2, r1
 8017a5a:	d003      	beq.n	8017a64 <__gethex+0x1ac>
 8017a5c:	454b      	cmp	r3, r9
 8017a5e:	dc36      	bgt.n	8017ace <__gethex+0x216>
 8017a60:	f04f 0902 	mov.w	r9, #2
 8017a64:	4629      	mov	r1, r5
 8017a66:	4620      	mov	r0, r4
 8017a68:	f7ff febe 	bl	80177e8 <rshift>
 8017a6c:	442f      	add	r7, r5
 8017a6e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8017a72:	42bb      	cmp	r3, r7
 8017a74:	da42      	bge.n	8017afc <__gethex+0x244>
 8017a76:	9801      	ldr	r0, [sp, #4]
 8017a78:	4621      	mov	r1, r4
 8017a7a:	f7fd ffb3 	bl	80159e4 <_Bfree>
 8017a7e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8017a80:	2300      	movs	r3, #0
 8017a82:	6013      	str	r3, [r2, #0]
 8017a84:	25a3      	movs	r5, #163	@ 0xa3
 8017a86:	e793      	b.n	80179b0 <__gethex+0xf8>
 8017a88:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8017a8c:	2a2e      	cmp	r2, #46	@ 0x2e
 8017a8e:	d012      	beq.n	8017ab6 <__gethex+0x1fe>
 8017a90:	2b20      	cmp	r3, #32
 8017a92:	d104      	bne.n	8017a9e <__gethex+0x1e6>
 8017a94:	f845 bb04 	str.w	fp, [r5], #4
 8017a98:	f04f 0b00 	mov.w	fp, #0
 8017a9c:	465b      	mov	r3, fp
 8017a9e:	7830      	ldrb	r0, [r6, #0]
 8017aa0:	9303      	str	r3, [sp, #12]
 8017aa2:	f7ff fef3 	bl	801788c <__hexdig_fun>
 8017aa6:	9b03      	ldr	r3, [sp, #12]
 8017aa8:	f000 000f 	and.w	r0, r0, #15
 8017aac:	4098      	lsls	r0, r3
 8017aae:	ea4b 0b00 	orr.w	fp, fp, r0
 8017ab2:	3304      	adds	r3, #4
 8017ab4:	e7ae      	b.n	8017a14 <__gethex+0x15c>
 8017ab6:	45b1      	cmp	r9, r6
 8017ab8:	d8ea      	bhi.n	8017a90 <__gethex+0x1d8>
 8017aba:	492b      	ldr	r1, [pc, #172]	@ (8017b68 <__gethex+0x2b0>)
 8017abc:	9303      	str	r3, [sp, #12]
 8017abe:	2201      	movs	r2, #1
 8017ac0:	4630      	mov	r0, r6
 8017ac2:	f7ff fe61 	bl	8017788 <strncmp>
 8017ac6:	9b03      	ldr	r3, [sp, #12]
 8017ac8:	2800      	cmp	r0, #0
 8017aca:	d1e1      	bne.n	8017a90 <__gethex+0x1d8>
 8017acc:	e7a2      	b.n	8017a14 <__gethex+0x15c>
 8017ace:	1ea9      	subs	r1, r5, #2
 8017ad0:	4620      	mov	r0, r4
 8017ad2:	f7fe fbd8 	bl	8016286 <__any_on>
 8017ad6:	2800      	cmp	r0, #0
 8017ad8:	d0c2      	beq.n	8017a60 <__gethex+0x1a8>
 8017ada:	f04f 0903 	mov.w	r9, #3
 8017ade:	e7c1      	b.n	8017a64 <__gethex+0x1ac>
 8017ae0:	da09      	bge.n	8017af6 <__gethex+0x23e>
 8017ae2:	1b75      	subs	r5, r6, r5
 8017ae4:	4621      	mov	r1, r4
 8017ae6:	9801      	ldr	r0, [sp, #4]
 8017ae8:	462a      	mov	r2, r5
 8017aea:	f7fe f993 	bl	8015e14 <__lshift>
 8017aee:	1b7f      	subs	r7, r7, r5
 8017af0:	4604      	mov	r4, r0
 8017af2:	f100 0a14 	add.w	sl, r0, #20
 8017af6:	f04f 0900 	mov.w	r9, #0
 8017afa:	e7b8      	b.n	8017a6e <__gethex+0x1b6>
 8017afc:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8017b00:	42bd      	cmp	r5, r7
 8017b02:	dd6f      	ble.n	8017be4 <__gethex+0x32c>
 8017b04:	1bed      	subs	r5, r5, r7
 8017b06:	42ae      	cmp	r6, r5
 8017b08:	dc34      	bgt.n	8017b74 <__gethex+0x2bc>
 8017b0a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8017b0e:	2b02      	cmp	r3, #2
 8017b10:	d022      	beq.n	8017b58 <__gethex+0x2a0>
 8017b12:	2b03      	cmp	r3, #3
 8017b14:	d024      	beq.n	8017b60 <__gethex+0x2a8>
 8017b16:	2b01      	cmp	r3, #1
 8017b18:	d115      	bne.n	8017b46 <__gethex+0x28e>
 8017b1a:	42ae      	cmp	r6, r5
 8017b1c:	d113      	bne.n	8017b46 <__gethex+0x28e>
 8017b1e:	2e01      	cmp	r6, #1
 8017b20:	d10b      	bne.n	8017b3a <__gethex+0x282>
 8017b22:	9a02      	ldr	r2, [sp, #8]
 8017b24:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8017b28:	6013      	str	r3, [r2, #0]
 8017b2a:	2301      	movs	r3, #1
 8017b2c:	6123      	str	r3, [r4, #16]
 8017b2e:	f8ca 3000 	str.w	r3, [sl]
 8017b32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8017b34:	2562      	movs	r5, #98	@ 0x62
 8017b36:	601c      	str	r4, [r3, #0]
 8017b38:	e73a      	b.n	80179b0 <__gethex+0xf8>
 8017b3a:	1e71      	subs	r1, r6, #1
 8017b3c:	4620      	mov	r0, r4
 8017b3e:	f7fe fba2 	bl	8016286 <__any_on>
 8017b42:	2800      	cmp	r0, #0
 8017b44:	d1ed      	bne.n	8017b22 <__gethex+0x26a>
 8017b46:	9801      	ldr	r0, [sp, #4]
 8017b48:	4621      	mov	r1, r4
 8017b4a:	f7fd ff4b 	bl	80159e4 <_Bfree>
 8017b4e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8017b50:	2300      	movs	r3, #0
 8017b52:	6013      	str	r3, [r2, #0]
 8017b54:	2550      	movs	r5, #80	@ 0x50
 8017b56:	e72b      	b.n	80179b0 <__gethex+0xf8>
 8017b58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017b5a:	2b00      	cmp	r3, #0
 8017b5c:	d1f3      	bne.n	8017b46 <__gethex+0x28e>
 8017b5e:	e7e0      	b.n	8017b22 <__gethex+0x26a>
 8017b60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017b62:	2b00      	cmp	r3, #0
 8017b64:	d1dd      	bne.n	8017b22 <__gethex+0x26a>
 8017b66:	e7ee      	b.n	8017b46 <__gethex+0x28e>
 8017b68:	08019408 	.word	0x08019408
 8017b6c:	080192a1 	.word	0x080192a1
 8017b70:	0801957a 	.word	0x0801957a
 8017b74:	1e6f      	subs	r7, r5, #1
 8017b76:	f1b9 0f00 	cmp.w	r9, #0
 8017b7a:	d130      	bne.n	8017bde <__gethex+0x326>
 8017b7c:	b127      	cbz	r7, 8017b88 <__gethex+0x2d0>
 8017b7e:	4639      	mov	r1, r7
 8017b80:	4620      	mov	r0, r4
 8017b82:	f7fe fb80 	bl	8016286 <__any_on>
 8017b86:	4681      	mov	r9, r0
 8017b88:	117a      	asrs	r2, r7, #5
 8017b8a:	2301      	movs	r3, #1
 8017b8c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8017b90:	f007 071f 	and.w	r7, r7, #31
 8017b94:	40bb      	lsls	r3, r7
 8017b96:	4213      	tst	r3, r2
 8017b98:	4629      	mov	r1, r5
 8017b9a:	4620      	mov	r0, r4
 8017b9c:	bf18      	it	ne
 8017b9e:	f049 0902 	orrne.w	r9, r9, #2
 8017ba2:	f7ff fe21 	bl	80177e8 <rshift>
 8017ba6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8017baa:	1b76      	subs	r6, r6, r5
 8017bac:	2502      	movs	r5, #2
 8017bae:	f1b9 0f00 	cmp.w	r9, #0
 8017bb2:	d047      	beq.n	8017c44 <__gethex+0x38c>
 8017bb4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8017bb8:	2b02      	cmp	r3, #2
 8017bba:	d015      	beq.n	8017be8 <__gethex+0x330>
 8017bbc:	2b03      	cmp	r3, #3
 8017bbe:	d017      	beq.n	8017bf0 <__gethex+0x338>
 8017bc0:	2b01      	cmp	r3, #1
 8017bc2:	d109      	bne.n	8017bd8 <__gethex+0x320>
 8017bc4:	f019 0f02 	tst.w	r9, #2
 8017bc8:	d006      	beq.n	8017bd8 <__gethex+0x320>
 8017bca:	f8da 3000 	ldr.w	r3, [sl]
 8017bce:	ea49 0903 	orr.w	r9, r9, r3
 8017bd2:	f019 0f01 	tst.w	r9, #1
 8017bd6:	d10e      	bne.n	8017bf6 <__gethex+0x33e>
 8017bd8:	f045 0510 	orr.w	r5, r5, #16
 8017bdc:	e032      	b.n	8017c44 <__gethex+0x38c>
 8017bde:	f04f 0901 	mov.w	r9, #1
 8017be2:	e7d1      	b.n	8017b88 <__gethex+0x2d0>
 8017be4:	2501      	movs	r5, #1
 8017be6:	e7e2      	b.n	8017bae <__gethex+0x2f6>
 8017be8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017bea:	f1c3 0301 	rsb	r3, r3, #1
 8017bee:	930f      	str	r3, [sp, #60]	@ 0x3c
 8017bf0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017bf2:	2b00      	cmp	r3, #0
 8017bf4:	d0f0      	beq.n	8017bd8 <__gethex+0x320>
 8017bf6:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8017bfa:	f104 0314 	add.w	r3, r4, #20
 8017bfe:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8017c02:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8017c06:	f04f 0c00 	mov.w	ip, #0
 8017c0a:	4618      	mov	r0, r3
 8017c0c:	f853 2b04 	ldr.w	r2, [r3], #4
 8017c10:	f1b2 3fff 	cmp.w	r2, #4294967295
 8017c14:	d01b      	beq.n	8017c4e <__gethex+0x396>
 8017c16:	3201      	adds	r2, #1
 8017c18:	6002      	str	r2, [r0, #0]
 8017c1a:	2d02      	cmp	r5, #2
 8017c1c:	f104 0314 	add.w	r3, r4, #20
 8017c20:	d13c      	bne.n	8017c9c <__gethex+0x3e4>
 8017c22:	f8d8 2000 	ldr.w	r2, [r8]
 8017c26:	3a01      	subs	r2, #1
 8017c28:	42b2      	cmp	r2, r6
 8017c2a:	d109      	bne.n	8017c40 <__gethex+0x388>
 8017c2c:	1171      	asrs	r1, r6, #5
 8017c2e:	2201      	movs	r2, #1
 8017c30:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8017c34:	f006 061f 	and.w	r6, r6, #31
 8017c38:	fa02 f606 	lsl.w	r6, r2, r6
 8017c3c:	421e      	tst	r6, r3
 8017c3e:	d13a      	bne.n	8017cb6 <__gethex+0x3fe>
 8017c40:	f045 0520 	orr.w	r5, r5, #32
 8017c44:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8017c46:	601c      	str	r4, [r3, #0]
 8017c48:	9b02      	ldr	r3, [sp, #8]
 8017c4a:	601f      	str	r7, [r3, #0]
 8017c4c:	e6b0      	b.n	80179b0 <__gethex+0xf8>
 8017c4e:	4299      	cmp	r1, r3
 8017c50:	f843 cc04 	str.w	ip, [r3, #-4]
 8017c54:	d8d9      	bhi.n	8017c0a <__gethex+0x352>
 8017c56:	68a3      	ldr	r3, [r4, #8]
 8017c58:	459b      	cmp	fp, r3
 8017c5a:	db17      	blt.n	8017c8c <__gethex+0x3d4>
 8017c5c:	6861      	ldr	r1, [r4, #4]
 8017c5e:	9801      	ldr	r0, [sp, #4]
 8017c60:	3101      	adds	r1, #1
 8017c62:	f7fd fe7f 	bl	8015964 <_Balloc>
 8017c66:	4681      	mov	r9, r0
 8017c68:	b918      	cbnz	r0, 8017c72 <__gethex+0x3ba>
 8017c6a:	4b1a      	ldr	r3, [pc, #104]	@ (8017cd4 <__gethex+0x41c>)
 8017c6c:	4602      	mov	r2, r0
 8017c6e:	2184      	movs	r1, #132	@ 0x84
 8017c70:	e6c5      	b.n	80179fe <__gethex+0x146>
 8017c72:	6922      	ldr	r2, [r4, #16]
 8017c74:	3202      	adds	r2, #2
 8017c76:	f104 010c 	add.w	r1, r4, #12
 8017c7a:	0092      	lsls	r2, r2, #2
 8017c7c:	300c      	adds	r0, #12
 8017c7e:	f7fc ffc6 	bl	8014c0e <memcpy>
 8017c82:	4621      	mov	r1, r4
 8017c84:	9801      	ldr	r0, [sp, #4]
 8017c86:	f7fd fead 	bl	80159e4 <_Bfree>
 8017c8a:	464c      	mov	r4, r9
 8017c8c:	6923      	ldr	r3, [r4, #16]
 8017c8e:	1c5a      	adds	r2, r3, #1
 8017c90:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8017c94:	6122      	str	r2, [r4, #16]
 8017c96:	2201      	movs	r2, #1
 8017c98:	615a      	str	r2, [r3, #20]
 8017c9a:	e7be      	b.n	8017c1a <__gethex+0x362>
 8017c9c:	6922      	ldr	r2, [r4, #16]
 8017c9e:	455a      	cmp	r2, fp
 8017ca0:	dd0b      	ble.n	8017cba <__gethex+0x402>
 8017ca2:	2101      	movs	r1, #1
 8017ca4:	4620      	mov	r0, r4
 8017ca6:	f7ff fd9f 	bl	80177e8 <rshift>
 8017caa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8017cae:	3701      	adds	r7, #1
 8017cb0:	42bb      	cmp	r3, r7
 8017cb2:	f6ff aee0 	blt.w	8017a76 <__gethex+0x1be>
 8017cb6:	2501      	movs	r5, #1
 8017cb8:	e7c2      	b.n	8017c40 <__gethex+0x388>
 8017cba:	f016 061f 	ands.w	r6, r6, #31
 8017cbe:	d0fa      	beq.n	8017cb6 <__gethex+0x3fe>
 8017cc0:	4453      	add	r3, sl
 8017cc2:	f1c6 0620 	rsb	r6, r6, #32
 8017cc6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8017cca:	f7fd ff3d 	bl	8015b48 <__hi0bits>
 8017cce:	42b0      	cmp	r0, r6
 8017cd0:	dbe7      	blt.n	8017ca2 <__gethex+0x3ea>
 8017cd2:	e7f0      	b.n	8017cb6 <__gethex+0x3fe>
 8017cd4:	080192a1 	.word	0x080192a1

08017cd8 <L_shift>:
 8017cd8:	f1c2 0208 	rsb	r2, r2, #8
 8017cdc:	0092      	lsls	r2, r2, #2
 8017cde:	b570      	push	{r4, r5, r6, lr}
 8017ce0:	f1c2 0620 	rsb	r6, r2, #32
 8017ce4:	6843      	ldr	r3, [r0, #4]
 8017ce6:	6804      	ldr	r4, [r0, #0]
 8017ce8:	fa03 f506 	lsl.w	r5, r3, r6
 8017cec:	432c      	orrs	r4, r5
 8017cee:	40d3      	lsrs	r3, r2
 8017cf0:	6004      	str	r4, [r0, #0]
 8017cf2:	f840 3f04 	str.w	r3, [r0, #4]!
 8017cf6:	4288      	cmp	r0, r1
 8017cf8:	d3f4      	bcc.n	8017ce4 <L_shift+0xc>
 8017cfa:	bd70      	pop	{r4, r5, r6, pc}

08017cfc <__match>:
 8017cfc:	b530      	push	{r4, r5, lr}
 8017cfe:	6803      	ldr	r3, [r0, #0]
 8017d00:	3301      	adds	r3, #1
 8017d02:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017d06:	b914      	cbnz	r4, 8017d0e <__match+0x12>
 8017d08:	6003      	str	r3, [r0, #0]
 8017d0a:	2001      	movs	r0, #1
 8017d0c:	bd30      	pop	{r4, r5, pc}
 8017d0e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017d12:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8017d16:	2d19      	cmp	r5, #25
 8017d18:	bf98      	it	ls
 8017d1a:	3220      	addls	r2, #32
 8017d1c:	42a2      	cmp	r2, r4
 8017d1e:	d0f0      	beq.n	8017d02 <__match+0x6>
 8017d20:	2000      	movs	r0, #0
 8017d22:	e7f3      	b.n	8017d0c <__match+0x10>

08017d24 <__hexnan>:
 8017d24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017d28:	680b      	ldr	r3, [r1, #0]
 8017d2a:	6801      	ldr	r1, [r0, #0]
 8017d2c:	115e      	asrs	r6, r3, #5
 8017d2e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8017d32:	f013 031f 	ands.w	r3, r3, #31
 8017d36:	b087      	sub	sp, #28
 8017d38:	bf18      	it	ne
 8017d3a:	3604      	addne	r6, #4
 8017d3c:	2500      	movs	r5, #0
 8017d3e:	1f37      	subs	r7, r6, #4
 8017d40:	4682      	mov	sl, r0
 8017d42:	4690      	mov	r8, r2
 8017d44:	9301      	str	r3, [sp, #4]
 8017d46:	f846 5c04 	str.w	r5, [r6, #-4]
 8017d4a:	46b9      	mov	r9, r7
 8017d4c:	463c      	mov	r4, r7
 8017d4e:	9502      	str	r5, [sp, #8]
 8017d50:	46ab      	mov	fp, r5
 8017d52:	784a      	ldrb	r2, [r1, #1]
 8017d54:	1c4b      	adds	r3, r1, #1
 8017d56:	9303      	str	r3, [sp, #12]
 8017d58:	b342      	cbz	r2, 8017dac <__hexnan+0x88>
 8017d5a:	4610      	mov	r0, r2
 8017d5c:	9105      	str	r1, [sp, #20]
 8017d5e:	9204      	str	r2, [sp, #16]
 8017d60:	f7ff fd94 	bl	801788c <__hexdig_fun>
 8017d64:	2800      	cmp	r0, #0
 8017d66:	d151      	bne.n	8017e0c <__hexnan+0xe8>
 8017d68:	9a04      	ldr	r2, [sp, #16]
 8017d6a:	9905      	ldr	r1, [sp, #20]
 8017d6c:	2a20      	cmp	r2, #32
 8017d6e:	d818      	bhi.n	8017da2 <__hexnan+0x7e>
 8017d70:	9b02      	ldr	r3, [sp, #8]
 8017d72:	459b      	cmp	fp, r3
 8017d74:	dd13      	ble.n	8017d9e <__hexnan+0x7a>
 8017d76:	454c      	cmp	r4, r9
 8017d78:	d206      	bcs.n	8017d88 <__hexnan+0x64>
 8017d7a:	2d07      	cmp	r5, #7
 8017d7c:	dc04      	bgt.n	8017d88 <__hexnan+0x64>
 8017d7e:	462a      	mov	r2, r5
 8017d80:	4649      	mov	r1, r9
 8017d82:	4620      	mov	r0, r4
 8017d84:	f7ff ffa8 	bl	8017cd8 <L_shift>
 8017d88:	4544      	cmp	r4, r8
 8017d8a:	d952      	bls.n	8017e32 <__hexnan+0x10e>
 8017d8c:	2300      	movs	r3, #0
 8017d8e:	f1a4 0904 	sub.w	r9, r4, #4
 8017d92:	f844 3c04 	str.w	r3, [r4, #-4]
 8017d96:	f8cd b008 	str.w	fp, [sp, #8]
 8017d9a:	464c      	mov	r4, r9
 8017d9c:	461d      	mov	r5, r3
 8017d9e:	9903      	ldr	r1, [sp, #12]
 8017da0:	e7d7      	b.n	8017d52 <__hexnan+0x2e>
 8017da2:	2a29      	cmp	r2, #41	@ 0x29
 8017da4:	d157      	bne.n	8017e56 <__hexnan+0x132>
 8017da6:	3102      	adds	r1, #2
 8017da8:	f8ca 1000 	str.w	r1, [sl]
 8017dac:	f1bb 0f00 	cmp.w	fp, #0
 8017db0:	d051      	beq.n	8017e56 <__hexnan+0x132>
 8017db2:	454c      	cmp	r4, r9
 8017db4:	d206      	bcs.n	8017dc4 <__hexnan+0xa0>
 8017db6:	2d07      	cmp	r5, #7
 8017db8:	dc04      	bgt.n	8017dc4 <__hexnan+0xa0>
 8017dba:	462a      	mov	r2, r5
 8017dbc:	4649      	mov	r1, r9
 8017dbe:	4620      	mov	r0, r4
 8017dc0:	f7ff ff8a 	bl	8017cd8 <L_shift>
 8017dc4:	4544      	cmp	r4, r8
 8017dc6:	d936      	bls.n	8017e36 <__hexnan+0x112>
 8017dc8:	f1a8 0204 	sub.w	r2, r8, #4
 8017dcc:	4623      	mov	r3, r4
 8017dce:	f853 1b04 	ldr.w	r1, [r3], #4
 8017dd2:	f842 1f04 	str.w	r1, [r2, #4]!
 8017dd6:	429f      	cmp	r7, r3
 8017dd8:	d2f9      	bcs.n	8017dce <__hexnan+0xaa>
 8017dda:	1b3b      	subs	r3, r7, r4
 8017ddc:	f023 0303 	bic.w	r3, r3, #3
 8017de0:	3304      	adds	r3, #4
 8017de2:	3401      	adds	r4, #1
 8017de4:	3e03      	subs	r6, #3
 8017de6:	42b4      	cmp	r4, r6
 8017de8:	bf88      	it	hi
 8017dea:	2304      	movhi	r3, #4
 8017dec:	4443      	add	r3, r8
 8017dee:	2200      	movs	r2, #0
 8017df0:	f843 2b04 	str.w	r2, [r3], #4
 8017df4:	429f      	cmp	r7, r3
 8017df6:	d2fb      	bcs.n	8017df0 <__hexnan+0xcc>
 8017df8:	683b      	ldr	r3, [r7, #0]
 8017dfa:	b91b      	cbnz	r3, 8017e04 <__hexnan+0xe0>
 8017dfc:	4547      	cmp	r7, r8
 8017dfe:	d128      	bne.n	8017e52 <__hexnan+0x12e>
 8017e00:	2301      	movs	r3, #1
 8017e02:	603b      	str	r3, [r7, #0]
 8017e04:	2005      	movs	r0, #5
 8017e06:	b007      	add	sp, #28
 8017e08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017e0c:	3501      	adds	r5, #1
 8017e0e:	2d08      	cmp	r5, #8
 8017e10:	f10b 0b01 	add.w	fp, fp, #1
 8017e14:	dd06      	ble.n	8017e24 <__hexnan+0x100>
 8017e16:	4544      	cmp	r4, r8
 8017e18:	d9c1      	bls.n	8017d9e <__hexnan+0x7a>
 8017e1a:	2300      	movs	r3, #0
 8017e1c:	f844 3c04 	str.w	r3, [r4, #-4]
 8017e20:	2501      	movs	r5, #1
 8017e22:	3c04      	subs	r4, #4
 8017e24:	6822      	ldr	r2, [r4, #0]
 8017e26:	f000 000f 	and.w	r0, r0, #15
 8017e2a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8017e2e:	6020      	str	r0, [r4, #0]
 8017e30:	e7b5      	b.n	8017d9e <__hexnan+0x7a>
 8017e32:	2508      	movs	r5, #8
 8017e34:	e7b3      	b.n	8017d9e <__hexnan+0x7a>
 8017e36:	9b01      	ldr	r3, [sp, #4]
 8017e38:	2b00      	cmp	r3, #0
 8017e3a:	d0dd      	beq.n	8017df8 <__hexnan+0xd4>
 8017e3c:	f1c3 0320 	rsb	r3, r3, #32
 8017e40:	f04f 32ff 	mov.w	r2, #4294967295
 8017e44:	40da      	lsrs	r2, r3
 8017e46:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8017e4a:	4013      	ands	r3, r2
 8017e4c:	f846 3c04 	str.w	r3, [r6, #-4]
 8017e50:	e7d2      	b.n	8017df8 <__hexnan+0xd4>
 8017e52:	3f04      	subs	r7, #4
 8017e54:	e7d0      	b.n	8017df8 <__hexnan+0xd4>
 8017e56:	2004      	movs	r0, #4
 8017e58:	e7d5      	b.n	8017e06 <__hexnan+0xe2>

08017e5a <__ascii_mbtowc>:
 8017e5a:	b082      	sub	sp, #8
 8017e5c:	b901      	cbnz	r1, 8017e60 <__ascii_mbtowc+0x6>
 8017e5e:	a901      	add	r1, sp, #4
 8017e60:	b142      	cbz	r2, 8017e74 <__ascii_mbtowc+0x1a>
 8017e62:	b14b      	cbz	r3, 8017e78 <__ascii_mbtowc+0x1e>
 8017e64:	7813      	ldrb	r3, [r2, #0]
 8017e66:	600b      	str	r3, [r1, #0]
 8017e68:	7812      	ldrb	r2, [r2, #0]
 8017e6a:	1e10      	subs	r0, r2, #0
 8017e6c:	bf18      	it	ne
 8017e6e:	2001      	movne	r0, #1
 8017e70:	b002      	add	sp, #8
 8017e72:	4770      	bx	lr
 8017e74:	4610      	mov	r0, r2
 8017e76:	e7fb      	b.n	8017e70 <__ascii_mbtowc+0x16>
 8017e78:	f06f 0001 	mvn.w	r0, #1
 8017e7c:	e7f8      	b.n	8017e70 <__ascii_mbtowc+0x16>

08017e7e <_realloc_r>:
 8017e7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017e82:	4680      	mov	r8, r0
 8017e84:	4615      	mov	r5, r2
 8017e86:	460c      	mov	r4, r1
 8017e88:	b921      	cbnz	r1, 8017e94 <_realloc_r+0x16>
 8017e8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017e8e:	4611      	mov	r1, r2
 8017e90:	f7fb bd7e 	b.w	8013990 <_malloc_r>
 8017e94:	b92a      	cbnz	r2, 8017ea2 <_realloc_r+0x24>
 8017e96:	f7fd fd1b 	bl	80158d0 <_free_r>
 8017e9a:	2400      	movs	r4, #0
 8017e9c:	4620      	mov	r0, r4
 8017e9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017ea2:	f000 f8ab 	bl	8017ffc <_malloc_usable_size_r>
 8017ea6:	4285      	cmp	r5, r0
 8017ea8:	4606      	mov	r6, r0
 8017eaa:	d802      	bhi.n	8017eb2 <_realloc_r+0x34>
 8017eac:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8017eb0:	d8f4      	bhi.n	8017e9c <_realloc_r+0x1e>
 8017eb2:	4629      	mov	r1, r5
 8017eb4:	4640      	mov	r0, r8
 8017eb6:	f7fb fd6b 	bl	8013990 <_malloc_r>
 8017eba:	4607      	mov	r7, r0
 8017ebc:	2800      	cmp	r0, #0
 8017ebe:	d0ec      	beq.n	8017e9a <_realloc_r+0x1c>
 8017ec0:	42b5      	cmp	r5, r6
 8017ec2:	462a      	mov	r2, r5
 8017ec4:	4621      	mov	r1, r4
 8017ec6:	bf28      	it	cs
 8017ec8:	4632      	movcs	r2, r6
 8017eca:	f7fc fea0 	bl	8014c0e <memcpy>
 8017ece:	4621      	mov	r1, r4
 8017ed0:	4640      	mov	r0, r8
 8017ed2:	f7fd fcfd 	bl	80158d0 <_free_r>
 8017ed6:	463c      	mov	r4, r7
 8017ed8:	e7e0      	b.n	8017e9c <_realloc_r+0x1e>

08017eda <__ascii_wctomb>:
 8017eda:	4603      	mov	r3, r0
 8017edc:	4608      	mov	r0, r1
 8017ede:	b141      	cbz	r1, 8017ef2 <__ascii_wctomb+0x18>
 8017ee0:	2aff      	cmp	r2, #255	@ 0xff
 8017ee2:	d904      	bls.n	8017eee <__ascii_wctomb+0x14>
 8017ee4:	228a      	movs	r2, #138	@ 0x8a
 8017ee6:	601a      	str	r2, [r3, #0]
 8017ee8:	f04f 30ff 	mov.w	r0, #4294967295
 8017eec:	4770      	bx	lr
 8017eee:	700a      	strb	r2, [r1, #0]
 8017ef0:	2001      	movs	r0, #1
 8017ef2:	4770      	bx	lr

08017ef4 <__swhatbuf_r>:
 8017ef4:	b570      	push	{r4, r5, r6, lr}
 8017ef6:	460c      	mov	r4, r1
 8017ef8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017efc:	2900      	cmp	r1, #0
 8017efe:	b096      	sub	sp, #88	@ 0x58
 8017f00:	4615      	mov	r5, r2
 8017f02:	461e      	mov	r6, r3
 8017f04:	da0d      	bge.n	8017f22 <__swhatbuf_r+0x2e>
 8017f06:	89a3      	ldrh	r3, [r4, #12]
 8017f08:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8017f0c:	f04f 0100 	mov.w	r1, #0
 8017f10:	bf14      	ite	ne
 8017f12:	2340      	movne	r3, #64	@ 0x40
 8017f14:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8017f18:	2000      	movs	r0, #0
 8017f1a:	6031      	str	r1, [r6, #0]
 8017f1c:	602b      	str	r3, [r5, #0]
 8017f1e:	b016      	add	sp, #88	@ 0x58
 8017f20:	bd70      	pop	{r4, r5, r6, pc}
 8017f22:	466a      	mov	r2, sp
 8017f24:	f000 f848 	bl	8017fb8 <_fstat_r>
 8017f28:	2800      	cmp	r0, #0
 8017f2a:	dbec      	blt.n	8017f06 <__swhatbuf_r+0x12>
 8017f2c:	9901      	ldr	r1, [sp, #4]
 8017f2e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8017f32:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8017f36:	4259      	negs	r1, r3
 8017f38:	4159      	adcs	r1, r3
 8017f3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8017f3e:	e7eb      	b.n	8017f18 <__swhatbuf_r+0x24>

08017f40 <__smakebuf_r>:
 8017f40:	898b      	ldrh	r3, [r1, #12]
 8017f42:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8017f44:	079d      	lsls	r5, r3, #30
 8017f46:	4606      	mov	r6, r0
 8017f48:	460c      	mov	r4, r1
 8017f4a:	d507      	bpl.n	8017f5c <__smakebuf_r+0x1c>
 8017f4c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8017f50:	6023      	str	r3, [r4, #0]
 8017f52:	6123      	str	r3, [r4, #16]
 8017f54:	2301      	movs	r3, #1
 8017f56:	6163      	str	r3, [r4, #20]
 8017f58:	b003      	add	sp, #12
 8017f5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017f5c:	ab01      	add	r3, sp, #4
 8017f5e:	466a      	mov	r2, sp
 8017f60:	f7ff ffc8 	bl	8017ef4 <__swhatbuf_r>
 8017f64:	9f00      	ldr	r7, [sp, #0]
 8017f66:	4605      	mov	r5, r0
 8017f68:	4639      	mov	r1, r7
 8017f6a:	4630      	mov	r0, r6
 8017f6c:	f7fb fd10 	bl	8013990 <_malloc_r>
 8017f70:	b948      	cbnz	r0, 8017f86 <__smakebuf_r+0x46>
 8017f72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017f76:	059a      	lsls	r2, r3, #22
 8017f78:	d4ee      	bmi.n	8017f58 <__smakebuf_r+0x18>
 8017f7a:	f023 0303 	bic.w	r3, r3, #3
 8017f7e:	f043 0302 	orr.w	r3, r3, #2
 8017f82:	81a3      	strh	r3, [r4, #12]
 8017f84:	e7e2      	b.n	8017f4c <__smakebuf_r+0xc>
 8017f86:	89a3      	ldrh	r3, [r4, #12]
 8017f88:	6020      	str	r0, [r4, #0]
 8017f8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017f8e:	81a3      	strh	r3, [r4, #12]
 8017f90:	9b01      	ldr	r3, [sp, #4]
 8017f92:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8017f96:	b15b      	cbz	r3, 8017fb0 <__smakebuf_r+0x70>
 8017f98:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017f9c:	4630      	mov	r0, r6
 8017f9e:	f000 f81d 	bl	8017fdc <_isatty_r>
 8017fa2:	b128      	cbz	r0, 8017fb0 <__smakebuf_r+0x70>
 8017fa4:	89a3      	ldrh	r3, [r4, #12]
 8017fa6:	f023 0303 	bic.w	r3, r3, #3
 8017faa:	f043 0301 	orr.w	r3, r3, #1
 8017fae:	81a3      	strh	r3, [r4, #12]
 8017fb0:	89a3      	ldrh	r3, [r4, #12]
 8017fb2:	431d      	orrs	r5, r3
 8017fb4:	81a5      	strh	r5, [r4, #12]
 8017fb6:	e7cf      	b.n	8017f58 <__smakebuf_r+0x18>

08017fb8 <_fstat_r>:
 8017fb8:	b538      	push	{r3, r4, r5, lr}
 8017fba:	4d07      	ldr	r5, [pc, #28]	@ (8017fd8 <_fstat_r+0x20>)
 8017fbc:	2300      	movs	r3, #0
 8017fbe:	4604      	mov	r4, r0
 8017fc0:	4608      	mov	r0, r1
 8017fc2:	4611      	mov	r1, r2
 8017fc4:	602b      	str	r3, [r5, #0]
 8017fc6:	f7f1 fccd 	bl	8009964 <_fstat>
 8017fca:	1c43      	adds	r3, r0, #1
 8017fcc:	d102      	bne.n	8017fd4 <_fstat_r+0x1c>
 8017fce:	682b      	ldr	r3, [r5, #0]
 8017fd0:	b103      	cbz	r3, 8017fd4 <_fstat_r+0x1c>
 8017fd2:	6023      	str	r3, [r4, #0]
 8017fd4:	bd38      	pop	{r3, r4, r5, pc}
 8017fd6:	bf00      	nop
 8017fd8:	20000b0c 	.word	0x20000b0c

08017fdc <_isatty_r>:
 8017fdc:	b538      	push	{r3, r4, r5, lr}
 8017fde:	4d06      	ldr	r5, [pc, #24]	@ (8017ff8 <_isatty_r+0x1c>)
 8017fe0:	2300      	movs	r3, #0
 8017fe2:	4604      	mov	r4, r0
 8017fe4:	4608      	mov	r0, r1
 8017fe6:	602b      	str	r3, [r5, #0]
 8017fe8:	f7f1 fccc 	bl	8009984 <_isatty>
 8017fec:	1c43      	adds	r3, r0, #1
 8017fee:	d102      	bne.n	8017ff6 <_isatty_r+0x1a>
 8017ff0:	682b      	ldr	r3, [r5, #0]
 8017ff2:	b103      	cbz	r3, 8017ff6 <_isatty_r+0x1a>
 8017ff4:	6023      	str	r3, [r4, #0]
 8017ff6:	bd38      	pop	{r3, r4, r5, pc}
 8017ff8:	20000b0c 	.word	0x20000b0c

08017ffc <_malloc_usable_size_r>:
 8017ffc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018000:	1f18      	subs	r0, r3, #4
 8018002:	2b00      	cmp	r3, #0
 8018004:	bfbc      	itt	lt
 8018006:	580b      	ldrlt	r3, [r1, r0]
 8018008:	18c0      	addlt	r0, r0, r3
 801800a:	4770      	bx	lr

0801800c <_init>:
 801800c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801800e:	bf00      	nop
 8018010:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018012:	bc08      	pop	{r3}
 8018014:	469e      	mov	lr, r3
 8018016:	4770      	bx	lr

08018018 <_fini>:
 8018018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801801a:	bf00      	nop
 801801c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801801e:	bc08      	pop	{r3}
 8018020:	469e      	mov	lr, r3
 8018022:	4770      	bx	lr
