
--------------------------
 Variant Name: LoadsTwoLoadPartsCascodeGCCMixedPmos
 Number of circuits: 7
--------------------------
📁Load[p, 1][#instances=2,#ports=7]: [InnerGCC(/innerGCC),InnerLoad2(/innerLoad2),Out1(/out1),Out2(/out2),SourceGCC1(/sourceGCC1),SourceGCC2(/sourceGCC2),SourceLoad2(/sourceLoad2)]
├── LoadPart1[#ports=5]: [Inner(/innerGCC),Out1(/out1),Out2(/out2),Source1(/sourceGCC1),Source2(/sourceGCC2)]
│   └── 📁LoadPart[p, 1][#instances=2,#ports=5]: [Inner(/inner),Out1(/out1),Out2(/out2),Source1(/source1),Source2(/source2)]
│       ├── TransistorStack1[#ports=3]: [In(/inner),Out(/out1),Source(/source1)]
│       │   └── 📁CurrentBias[p, 1][#instances=1,#ports=3]: [In(/in),Out(/out),Source(/source)]
│       │       └── Transistor[#ports=3]: [Drain(/out),Gate(/in),Source(/source)]
│       │           └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│       └── TransistorStack2[#ports=3]: [In(/inner),Out(/out2),Source(/source2)]
│           └── 📁CurrentBias[p, 1][#instances=1,#ports=3]: [In(/in),Out(/out),Source(/source)]
│               └── Transistor[#ports=3]: [Drain(/out),Gate(/in),Source(/source)]
│                   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
└── LoadPart2[#ports=4]: [Inner(/innerLoad2),Out1(/out1),Out2(/out2),Source(/sourceLoad2)]
    └── 📁LoadPart[n, 1][#instances=2,#ports=4]: [Inner(/inner),Out1(/out1),Out2(/out2),Source(/source)]
        ├── TransistorStack1[#ports=3]: [In(/out1),Out(/inner),Source(/source)]
        │   └── 📁VoltageBias[n, 2][#instances=1,#ports=3]: [In(/in),Out(/out),Source(/source)]
        │       └── Transistor[#ports=3]: [Drain(/in),Gate(/out),Source(/source)]
        │           └── 📁DiodeTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]
        └── TransistorStack2[#ports=3]: [In(/inner),Out(/out2),Source(/source)]
            └── 📁CurrentBias[n, 1][#instances=1,#ports=3]: [In(/in),Out(/out),Source(/source)]
                └── Transistor[#ports=3]: [Drain(/out),Gate(/in),Source(/source)]
                    └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]

++++++++++++++++++++++++
📁Load[p, 2][#instances=2,#ports=8]: [InnerGCC(/innerGCC),InnerSourceLoad2(/innerSourceLoad2),InnerTransistorStack2Load2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),SourceGCC1(/sourceGCC1),SourceGCC2(/sourceGCC2),SourceLoad2(/sourceLoad2)]
├── LoadPart1[#ports=5]: [Inner(/innerGCC),Out1(/out1),Out2(/out2),Source1(/sourceGCC1),Source2(/sourceGCC2)]
│   └── 📁LoadPart[p, 1][#instances=2,#ports=5]: [Inner(/inner),Out1(/out1),Out2(/out2),Source1(/source1),Source2(/source2)]
│       ├── TransistorStack1[#ports=3]: [In(/inner),Out(/out1),Source(/source1)]
│       │   └── 📁CurrentBias[p, 1][#instances=1,#ports=3]: [In(/in),Out(/out),Source(/source)]
│       │       └── Transistor[#ports=3]: [Drain(/out),Gate(/in),Source(/source)]
│       │           └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│       └── TransistorStack2[#ports=3]: [In(/inner),Out(/out2),Source(/source2)]
│           └── 📁CurrentBias[p, 1][#instances=1,#ports=3]: [In(/in),Out(/out),Source(/source)]
│               └── Transistor[#ports=3]: [Drain(/out),Gate(/in),Source(/source)]
│                   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
└── LoadPart2[#ports=5]: [InnerSource(/innerSourceLoad2),InnerTransistorStack2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),Source(/sourceLoad2)]
    └── 📁LoadPart[n, 2][#instances=2,#ports=5]: [InnerSource(/innerSource),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
        ├── TransistorStack1[#ports=3]: [In(/out1),Out(/innerSource),Source(/source)]
        │   └── 📁VoltageBias[n, 1][#instances=1,#ports=3]: [In(/in),Out(/out),Source(/source)]
        │       └── Transistor[#ports=3]: [Drain(/in),Gate(/out),Source(/source)]
        │           └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
        └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/out1),inSource(/innerSource),inner(/innerTransistorStack2)]
            └── 📁CurrentBias[n, 3][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
                ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
                │   └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
                └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
                    └── 📁DiodeTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]

++++++++++++++++++++++++
📁Load[p, 3][#instances=2,#ports=9]: [InnerGCC(/innerGCC),InnerOutputLoad2(/innerOutputLoad2),InnerSourceLoad2(/innerSourceLoad2),InnerTransistorStack2Load2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),SourceGCC1(/sourceGCC1),SourceGCC2(/sourceGCC2),SourceLoad2(/sourceLoad2)]
├── LoadPart1[#ports=5]: [Inner(/innerGCC),Out1(/out1),Out2(/out2),Source1(/sourceGCC1),Source2(/sourceGCC2)]
│   └── 📁LoadPart[p, 1][#instances=2,#ports=5]: [Inner(/inner),Out1(/out1),Out2(/out2),Source1(/source1),Source2(/source2)]
│       ├── TransistorStack1[#ports=3]: [In(/inner),Out(/out1),Source(/source1)]
│       │   └── 📁CurrentBias[p, 1][#instances=1,#ports=3]: [In(/in),Out(/out),Source(/source)]
│       │       └── Transistor[#ports=3]: [Drain(/out),Gate(/in),Source(/source)]
│       │           └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│       └── TransistorStack2[#ports=3]: [In(/inner),Out(/out2),Source(/source2)]
│           └── 📁CurrentBias[p, 1][#instances=1,#ports=3]: [In(/in),Out(/out),Source(/source)]
│               └── Transistor[#ports=3]: [Drain(/out),Gate(/in),Source(/source)]
│                   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
└── LoadPart2[#ports=6]: [InnerOutput(/innerOutputLoad2),InnerSource(/innerSourceLoad2),InnerTransistorStack2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),Source(/sourceLoad2)]
    └── 📁LoadPart[n, 3][#instances=2,#ports=6]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
        ├── TransistorStack1[#ports=3]: [In(/out1),Out(/innerSource),Source(/source)]
        │   └── 📁VoltageBias[n, 2][#instances=1,#ports=3]: [In(/in),Out(/out),Source(/source)]
        │       └── Transistor[#ports=3]: [Drain(/in),Gate(/out),Source(/source)]
        │           └── 📁DiodeTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]
        └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
            └── 📁CurrentBias[n, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
                ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
                │   └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
                └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
                    └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]

++++++++++++++++++++++++
📁Load[p, 4][#instances=2,#ports=10]: [InnerGCC(/innerGCC),InnerOutputLoad2(/innerOutputLoad2),InnerSourceLoad2(/innerSourceLoad2),InnerTransistorStack1Load2(/innerTransistorStack1Load2),InnerTransistorStack2Load2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),SourceGCC1(/sourceGCC1),SourceGCC2(/sourceGCC2),SourceLoad2(/sourceLoad2)]
├── LoadPart1[#ports=5]: [Inner(/innerGCC),Out1(/out1),Out2(/out2),Source1(/sourceGCC1),Source2(/sourceGCC2)]
│   └── 📁LoadPart[p, 1][#instances=2,#ports=5]: [Inner(/inner),Out1(/out1),Out2(/out2),Source1(/source1),Source2(/source2)]
│       ├── TransistorStack1[#ports=3]: [In(/inner),Out(/out1),Source(/source1)]
│       │   └── 📁CurrentBias[p, 1][#instances=1,#ports=3]: [In(/in),Out(/out),Source(/source)]
│       │       └── Transistor[#ports=3]: [Drain(/out),Gate(/in),Source(/source)]
│       │           └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│       └── TransistorStack2[#ports=3]: [In(/inner),Out(/out2),Source(/source2)]
│           └── 📁CurrentBias[p, 1][#instances=1,#ports=3]: [In(/in),Out(/out),Source(/source)]
│               └── Transistor[#ports=3]: [Drain(/out),Gate(/in),Source(/source)]
│                   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
└── LoadPart2[#ports=7]: [InnerOutput(/innerOutputLoad2),InnerSource(/innerSourceLoad2),InnerTransistorStack1(/innerTransistorStack1Load2),InnerTransistorStack2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),Source(/sourceLoad2)]
    └── 📁LoadPart[n, 4][#instances=2,#ports=7]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack1(/innerTransistorStack1),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
        ├── TransistorStack1[#ports=5]: [In(/out1),Inner(/innerTransistorStack1),OutInput(/innerOutput),OutSource(/innerSource),Source(/source)]
        │   └── 📁VoltageBias[n, 3][#instances=2,#ports=5]: [In(/in),Inner(/inner),OutInput(/outInput),OutSource(/outSource),Source(/source)]
        │       ├── OutputTransistor[#ports=3]: [Drain(/in),Gate(/outInput),Source(/inner)]
        │       │   └── 📁DiodeTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]
        │       └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/outSource),Source(/source)]
        │           └── 📁DiodeTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]
        └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
            └── 📁CurrentBias[n, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
                ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
                │   └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
                └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
                    └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]

++++++++++++++++++++++++
📁Load[p, 5][#instances=2,#ports=10]: [InnerGCC(/innerGCC),InnerOutputLoad2(/innerOutputLoad2),InnerSourceLoad2(/innerSourceLoad2),InnerTransistorStack1Load2(/innerTransistorStack1Load2),InnerTransistorStack2Load2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),SourceGCC1(/sourceGCC1),SourceGCC2(/sourceGCC2),SourceLoad2(/sourceLoad2)]
├── LoadPart1[#ports=5]: [Inner(/innerGCC),Out1(/out1),Out2(/out2),Source1(/sourceGCC1),Source2(/sourceGCC2)]
│   └── 📁LoadPart[p, 1][#instances=2,#ports=5]: [Inner(/inner),Out1(/out1),Out2(/out2),Source1(/source1),Source2(/source2)]
│       ├── TransistorStack1[#ports=3]: [In(/inner),Out(/out1),Source(/source1)]
│       │   └── 📁CurrentBias[p, 1][#instances=1,#ports=3]: [In(/in),Out(/out),Source(/source)]
│       │       └── Transistor[#ports=3]: [Drain(/out),Gate(/in),Source(/source)]
│       │           └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│       └── TransistorStack2[#ports=3]: [In(/inner),Out(/out2),Source(/source2)]
│           └── 📁CurrentBias[p, 1][#instances=1,#ports=3]: [In(/in),Out(/out),Source(/source)]
│               └── Transistor[#ports=3]: [Drain(/out),Gate(/in),Source(/source)]
│                   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
└── LoadPart2[#ports=7]: [InnerOutput(/innerOutputLoad2),InnerSource(/innerSourceLoad2),InnerTransistorStack1(/innerTransistorStack1Load2),InnerTransistorStack2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),Source(/sourceLoad2)]
    └── 📁LoadPart[n, 5][#instances=2,#ports=7]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack1(/innerTransistorStack1),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
        ├── TransistorStack1[#ports=5]: [In(/out1),Inner(/innerTransistorStack1),OutInput(/innerOutput),OutSource(/innerSource),Source(/source)]
        │   └── 📁VoltageBias[n, 4][#instances=2,#ports=5]: [In(/in),Inner(/inner),OutInput(/outInput),OutSource(/in),Source(/source)]
        │       ├── OutputTransistor[#ports=3]: [Drain(/in),Gate(/outInput),Source(/inner)]
        │       │   └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
        │       └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/in),Source(/source)]
        │           └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
        └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
            └── 📁CurrentBias[n, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
                ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
                │   └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
                └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
                    └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]

++++++++++++++++++++++++
📁Load[p, 6][#instances=2,#ports=10]: [InnerGCC(/innerGCC),InnerOutputLoad2(/innerOutputLoad2),InnerSourceLoad2(/innerSourceLoad2),InnerTransistorStack1Load2(/innerTransistorStack1Load2),InnerTransistorStack2Load2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),SourceGCC1(/sourceGCC1),SourceGCC2(/sourceGCC2),SourceLoad2(/sourceLoad2)]
├── LoadPart1[#ports=5]: [Inner(/innerGCC),Out1(/out1),Out2(/out2),Source1(/sourceGCC1),Source2(/sourceGCC2)]
│   └── 📁LoadPart[p, 1][#instances=2,#ports=5]: [Inner(/inner),Out1(/out1),Out2(/out2),Source1(/source1),Source2(/source2)]
│       ├── TransistorStack1[#ports=3]: [In(/inner),Out(/out1),Source(/source1)]
│       │   └── 📁CurrentBias[p, 1][#instances=1,#ports=3]: [In(/in),Out(/out),Source(/source)]
│       │       └── Transistor[#ports=3]: [Drain(/out),Gate(/in),Source(/source)]
│       │           └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│       └── TransistorStack2[#ports=3]: [In(/inner),Out(/out2),Source(/source2)]
│           └── 📁CurrentBias[p, 1][#instances=1,#ports=3]: [In(/in),Out(/out),Source(/source)]
│               └── Transistor[#ports=3]: [Drain(/out),Gate(/in),Source(/source)]
│                   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
└── LoadPart2[#ports=7]: [InnerOutput(/innerOutputLoad2),InnerSource(/innerSourceLoad2),InnerTransistorStack1(/innerTransistorStack1Load2),InnerTransistorStack2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),Source(/sourceLoad2)]
    └── 📁LoadPart[n, 6][#instances=2,#ports=7]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack1(/innerTransistorStack1),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
        ├── TransistorStack1[#ports=5]: [In(/out1),Inner(/innerTransistorStack1),OutInput(/innerOutput),OutSource(/innerSource),Source(/source)]
        │   └── 📁VoltageBias[n, 5][#instances=2,#ports=5]: [In(/in),Inner(/inner),OutInput(/outInput),OutSource(/outSource),Source(/source)]
        │       ├── OutputTransistor[#ports=3]: [Drain(/in),Gate(/outInput),Source(/inner)]
        │       │   └── 📁DiodeTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]
        │       └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/outSource),Source(/source)]
        │           └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
        └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
            └── 📁CurrentBias[n, 3][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
                ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
                │   └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
                └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
                    └── 📁DiodeTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]

++++++++++++++++++++++++
📁Load[p, 7][#instances=2,#ports=10]: [InnerGCC(/innerGCC),InnerOutputLoad2(/innerOutputLoad2),InnerSourceLoad2(/innerSourceLoad2),InnerTransistorStack1Load2(/innerTransistorStack1Load2),InnerTransistorStack2Load2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),SourceGCC1(/sourceGCC1),SourceGCC2(/sourceGCC2),SourceLoad2(/sourceLoad2)]
├── LoadPart1[#ports=5]: [Inner(/innerGCC),Out1(/out1),Out2(/out2),Source1(/sourceGCC1),Source2(/sourceGCC2)]
│   └── 📁LoadPart[p, 1][#instances=2,#ports=5]: [Inner(/inner),Out1(/out1),Out2(/out2),Source1(/source1),Source2(/source2)]
│       ├── TransistorStack1[#ports=3]: [In(/inner),Out(/out1),Source(/source1)]
│       │   └── 📁CurrentBias[p, 1][#instances=1,#ports=3]: [In(/in),Out(/out),Source(/source)]
│       │       └── Transistor[#ports=3]: [Drain(/out),Gate(/in),Source(/source)]
│       │           └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│       └── TransistorStack2[#ports=3]: [In(/inner),Out(/out2),Source(/source2)]
│           └── 📁CurrentBias[p, 1][#instances=1,#ports=3]: [In(/in),Out(/out),Source(/source)]
│               └── Transistor[#ports=3]: [Drain(/out),Gate(/in),Source(/source)]
│                   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
└── LoadPart2[#ports=7]: [InnerOutput(/innerOutputLoad2),InnerSource(/innerSourceLoad2),InnerTransistorStack1(/innerTransistorStack1Load2),InnerTransistorStack2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),Source(/sourceLoad2)]
    └── 📁LoadPart[n, 7][#instances=2,#ports=7]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack1(/innerTransistorStack1),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
        ├── TransistorStack1[#ports=5]: [In(/out1),Inner(/innerTransistorStack1),OutInput(/innerOutput),OutSource(/innerSource),Source(/source)]
        │   └── 📁VoltageBias[n, 6][#instances=2,#ports=5]: [In(/in),Inner(/inner),OutInput(/outInput),OutSource(/in),Source(/source)]
        │       ├── OutputTransistor[#ports=3]: [Drain(/in),Gate(/outInput),Source(/inner)]
        │       │   └── 📁DiodeTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]
        │       └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/in),Source(/source)]
        │           └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
        └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
            └── 📁CurrentBias[n, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
                ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
                │   └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
                └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
                    └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]

++++++++++++++++++++++++
********************************************************************************************************