Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Jan 20 16:40:04 2026
| Host         : b62735633045 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file clk_delay_timing_summary_routed.rpt -pb clk_delay_timing_summary_routed.pb -rpx clk_delay_timing_summary_routed.rpx -warn_on_violation
| Design       : clk_delay
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11)
5. checking no_input_delay (8)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: counter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11)
-------------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   17          inf        0.000                      0                   17           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nreset
                            (input port)
  Destination:            pin_control_oe
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.083ns  (logic 3.648ns (51.504%)  route 3.435ns (48.496%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  nreset (IN)
                         net (fo=0)                   0.000     0.000    nreset
    T12                  IBUF (Prop_ibuf_I_O)         0.922     0.922 r  nreset_IBUF_inst/O
                         net (fo=5, routed)           1.568     2.490    nreset_IBUF
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.124     2.614 r  pin_control_oe_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.867     4.481    pin_control_oe_OBUF
    V16                  OBUF (Prop_obuf_I_O)         2.602     7.083 r  pin_control_oe_OBUF_inst/O
                         net (fo=0)                   0.000     7.083    pin_control_oe
    V16                                                               r  pin_control_oe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iorq_Tw_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hold_clk_iorq
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.125ns  (logic 3.590ns (58.613%)  route 2.535ns (41.387%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  iorq_Tw_reg/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.631     0.631 r  iorq_Tw_reg/Q
                         net (fo=1, routed)           0.661     1.292    iorq_Tw_OBUF
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.152     1.444 r  hold_clk_iorq_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.874     3.318    hold_clk_iorq_OBUF
    V14                  OBUF (Prop_obuf_I_O)         2.807     6.125 r  hold_clk_iorq_OBUF_inst/O
                         net (fo=0)                   0.000     6.125    hold_clk_iorq
    V14                                                               r  hold_clk_iorq (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hold_clk_busrq_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            busack
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.820ns  (logic 3.586ns (61.613%)  route 2.234ns (38.387%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  hold_clk_busrq_reg/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.631     0.631 r  hold_clk_busrq_reg/Q
                         net (fo=4, routed)           0.534     1.165    hold_clk_busrq_OBUF
    SLICE_X0Y7           LUT2 (Prop_lut2_I1_O)        0.150     1.315 r  busack_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.700     3.015    busack_OBUF
    U12                  OBUF (Prop_obuf_I_O)         2.805     5.820 r  busack_OBUF_inst/O
                         net (fo=0)                   0.000     5.820    busack
    U12                                                               r  busack (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hold_clk_wait_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hold_clk_wait
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.088ns  (logic 3.224ns (63.374%)  route 1.863ns (36.626%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE                         0.000     0.000 r  hold_clk_wait_reg/C
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.634     0.634 r  hold_clk_wait_reg/Q
                         net (fo=2, routed)           1.863     2.497    hold_clk_wait_OBUF
    R13                  OBUF (Prop_obuf_I_O)         2.590     5.088 r  hold_clk_wait_OBUF_inst/O
                         net (fo=0)                   0.000     5.088    hold_clk_wait
    R13                                                               r  hold_clk_wait (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iorq_Tw_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            iorq_Tw
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.942ns  (logic 3.225ns (65.267%)  route 1.716ns (34.733%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  iorq_Tw_reg_lopt_replica/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.631     0.631 r  iorq_Tw_reg_lopt_replica/Q
                         net (fo=1, routed)           1.716     2.347    iorq_Tw_reg_lopt_replica_1
    P13                  OBUF (Prop_obuf_I_O)         2.594     4.942 r  iorq_Tw_OBUF_inst/O
                         net (fo=0)                   0.000     4.942    iorq_Tw
    P13                                                               r  iorq_Tw (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hold_clk_busrq_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hold_clk_busrq
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.929ns  (logic 3.230ns (65.533%)  route 1.699ns (34.467%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  hold_clk_busrq_reg/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.631     0.631 r  hold_clk_busrq_reg/Q
                         net (fo=4, routed)           1.699     2.330    hold_clk_busrq_OBUF
    V15                  OBUF (Prop_obuf_I_O)         2.599     4.929 r  hold_clk_busrq_OBUF_inst/O
                         net (fo=0)                   0.000     4.929    hold_clk_busrq
    V15                                                               r  hold_clk_busrq (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nreset
                            (input port)
  Destination:            iorq_Tw_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.214ns  (logic 1.046ns (32.547%)  route 2.168ns (67.453%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  nreset (IN)
                         net (fo=0)                   0.000     0.000    nreset
    T12                  IBUF (Prop_ibuf_I_O)         0.922     0.922 r  nreset_IBUF_inst/O
                         net (fo=5, routed)           1.510     2.431    nreset_IBUF
    SLICE_X0Y7           LUT2 (Prop_lut2_I1_O)        0.124     2.555 r  iorq_Tw_i_1/O
                         net (fo=2, routed)           0.658     3.214    iorq_Tw_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  iorq_Tw_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nreset
                            (input port)
  Destination:            a2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.981ns  (logic 1.074ns (36.020%)  route 1.908ns (63.980%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  nreset (IN)
                         net (fo=0)                   0.000     0.000    nreset
    T12                  IBUF (Prop_ibuf_I_O)         0.922     0.922 r  nreset_IBUF_inst/O
                         net (fo=5, routed)           1.568     2.490    nreset_IBUF
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.152     2.642 r  a2_i_1/O
                         net (fo=1, routed)           0.339     2.981    a2_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  a2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latch_wait
                            (input port)
  Destination:            hold_clk_wait_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.715ns  (logic 1.060ns (39.028%)  route 1.655ns (60.972%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 r  latch_wait (IN)
                         net (fo=0)                   0.000     0.000    latch_wait
    R11                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  latch_wait_IBUF_inst/O
                         net (fo=1, routed)           1.136     2.072    latch_wait_IBUF
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     2.196 r  hold_clk_wait_i_2/O
                         net (fo=1, routed)           0.519     2.715    hold_clk_wait_ena
    SLICE_X1Y5           FDRE                                         r  hold_clk_wait_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nreset
                            (input port)
  Destination:            hold_clk_busrq_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.713ns  (logic 1.046ns (38.546%)  route 1.668ns (61.454%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  nreset (IN)
                         net (fo=0)                   0.000     0.000    nreset
    T12                  IBUF (Prop_ibuf_I_O)         0.922     0.922 r  nreset_IBUF_inst/O
                         net (fo=5, routed)           1.668     2.589    nreset_IBUF
    SLICE_X0Y7           LUT4 (Prop_lut4_I3_O)        0.124     2.713 r  hold_clk_busrq_i_1/O
                         net (fo=1, routed)           0.000     2.713    hold_clk_busrq_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  hold_clk_busrq_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.156     0.297    counter_reg_n_0_[0]
    SLICE_X1Y6           LUT2 (Prop_lut2_I0_O)        0.042     0.339 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.339    p_0_in[1]
    SLICE_X1Y6           FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  counter_reg[0]/Q
                         net (fo=2, routed)           0.156     0.297    counter_reg_n_0_[0]
    SLICE_X1Y6           LUT1 (Prop_lut1_I0_O)        0.045     0.342 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.342    p_0_in[0]
    SLICE_X1Y6           FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            iorq_Tw_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.240ns (60.376%)  route 0.158ns (39.624%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  a2_reg/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.195     0.195 r  a2_reg/Q
                         net (fo=2, routed)           0.158     0.353    a2
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.045     0.398 r  iorq_Tw_i_1/O
                         net (fo=2, routed)           0.000     0.398    iorq_Tw_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  iorq_Tw_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hold_clk_busrq_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.245ns (60.382%)  route 0.161ns (39.618%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  b1_reg/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.200     0.200 r  b1_reg/Q
                         net (fo=2, routed)           0.161     0.361    b1
    SLICE_X0Y7           LUT4 (Prop_lut4_I2_O)        0.045     0.406 r  hold_clk_busrq_i_1/O
                         net (fo=1, routed)           0.000     0.406    hold_clk_busrq_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  hold_clk_busrq_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mwait
                            (input port)
  Destination:            hold_clk_wait_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.152ns (34.149%)  route 0.294ns (65.851%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  mwait (IN)
                         net (fo=0)                   0.000     0.000    mwait
    T13                  IBUF (Prop_ibuf_I_O)         0.152     0.152 r  mwait_IBUF_inst/O
                         net (fo=1, routed)           0.294     0.446    mwait_IBUF
    SLICE_X1Y5           FDRE                                         r  hold_clk_wait_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 busrq
                            (input port)
  Destination:            b1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.535ns  (logic 0.160ns (29.925%)  route 0.375ns (70.075%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  busrq (IN)
                         net (fo=0)                   0.000     0.000    busrq
    U11                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  busrq_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.535    busrq_IBUF
    SLICE_X0Y5           FDRE                                         r  b1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hold_clk_wait_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hold_clk_wait_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.585ns  (logic 0.245ns (41.889%)  route 0.340ns (58.111%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE                         0.000     0.000 r  hold_clk_wait_reg/C
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.200     0.200 r  hold_clk_wait_reg/Q
                         net (fo=2, routed)           0.170     0.370    hold_clk_wait_OBUF
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.045     0.415 r  hold_clk_wait_i_2/O
                         net (fo=1, routed)           0.169     0.585    hold_clk_wait_ena
    SLICE_X1Y5           FDRE                                         r  hold_clk_wait_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_intr
                            (input port)
  Destination:            a2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.706ns  (logic 0.215ns (30.507%)  route 0.490ns (69.493%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  in_intr (IN)
                         net (fo=0)                   0.000     0.000    in_intr
    T11                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  in_intr_IBUF_inst/O
                         net (fo=1, routed)           0.371     0.538    in_intr_IBUF
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.048     0.586 r  a2_i_1/O
                         net (fo=1, routed)           0.119     0.706    a2_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  a2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            iorq_Tw_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.727ns  (logic 0.240ns (33.027%)  route 0.487ns (66.973%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  a2_reg/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.195     0.195 r  a2_reg/Q
                         net (fo=2, routed)           0.158     0.353    a2
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.045     0.398 r  iorq_Tw_i_1/O
                         net (fo=2, routed)           0.329     0.727    iorq_Tw_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  iorq_Tw_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nreset
                            (input port)
  Destination:            hold_clk_wait_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.906ns  (logic 0.196ns (21.660%)  route 0.710ns (78.340%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  nreset (IN)
                         net (fo=0)                   0.000     0.000    nreset
    T12                  IBUF (Prop_ibuf_I_O)         0.151     0.151 f  nreset_IBUF_inst/O
                         net (fo=5, routed)           0.367     0.518    nreset_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.045     0.563 r  hold_clk_wait_i_1/O
                         net (fo=2, routed)           0.343     0.906    hold_clk_wait_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  hold_clk_wait_reg/R
  -------------------------------------------------------------------    -------------------





