#Build: Fabric Compiler 2023.2-SP1, Build 147282, Jun 03 13:26 2024
#Install: D:\Pango\PDS_2023.2-SP1\bin
#Application name: pds_shell.exe
#OS: Windows 11 10.0.22631
#Hostname: WORK_BOIKOV
Generated by Fabric Compiler (version 2023.2-SP1 build 147282) at Tue Jun 11 15:52:22 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling place grid timing.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
place strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
W: ConstraintEditor-4040: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 4)] Port sfp_1_tx_dis has been placed at location V19, whose type is share pin.
W: ConstraintEditor-4040: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 5)] Port txd has been placed at location P22, whose type is share pin.
W: ConstraintEditor-4040: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 12)] Port rxd has been placed at location P21, whose type is share pin.
C: ConstraintEditor-2001: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 13)] Object 'sfp_1_loss' is dangling, which has no connection. it will be ignored.
C: ConstraintEditor-2012: The U_HSSTHP_COMMON of HSSTHP_664_918 have a top priority when you constraints HSSTHP. Please check your constraint file.
W: ConstraintEditor-4019: Port 'sfp_1_rx_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sfp_1_rx_p' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sfp_1_tx_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sfp_1_tx_p' unspecified I/O constraint.
Found 0 error(s), 2 critical warning(s), 7 warning(s), out of 13 constraint(s)
Constraint check end.
Total time(hh:mm:ss) of constraint check : 00:00:00
Elaborate the liberty model.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Write file layers.txt end
Placement Logic Optimization "Enable".
LUT6D Packing Strategy "3".
Collected 497 lut, soft packing 224.
Mapping instance GRS_INST/grs_ccs to CCS_87_622.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_88_618.
Phase 1.1 Base clock placement started.
Mapping instance LinkMain/CLKBUFX_u0/clkbufc_inst to HCKB_357_2016.
Mapping instance LinkMain/CLKBUFX_u1/clkbufc_inst to HCKB_357_2017.
Mapping instance clkbufg_3/gopclkbufg to USCM_359_930.
Mapping instance Pll_50mhz/u_gpll/gpll_inst to GPLL_7_769.
Mapping instance clkbufg_4/gopclkbufg to USCM_359_882.
Mapping instance Debug/u_gpll/gpll_inst to GPLL_7_463.
Mapping instance clkbufg_5/gopclkbufg to USCM_359_885.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_88_618 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_6/gopclkbufg to USCM_359_888.
Base clock placement takes 0.02 sec.

Design Utilization : 1%.
Phase 1.2 1st GP placement started.
[GP] Placement Decongestion Mode 1.
[GP] Recovery Analysis in GP "Disable".
Init coarse delay table.
Read place coarse delay table takes 0.03 sec.
Build SRB system takes 0.22 sec.
[GP] Init timing API takes 6.90 sec.
[GP] Init GP graph takes 7.45 sec.
Device graph total memory: 124.67246056 MB
[GP] GP graph memory: 427.81633663 MB
[GP] Read position from netlist take 0 msec
[GP] Total node move: 278956.52, average node move: 204.21
[GP] SA handle 1 clusters.
[GP] SA init_cost=337332.521429 final_cost=306665.928571 final_cost/init_cost=0.909091 occupied region_num=1
[GP] SA Optimize take time: 0.001000 sec.
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Place thread size: 4
[GP] Node size: 60309, net size: 1944
[GP] Design graph total memory: 220.39953899 MB
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 0 take 0.143 secs: WL=5077.74 OF=0.850213
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 1 take 0.882 secs: WL=5749.59 OF=0.818704
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 2 take 0.878 secs: WL=6872.45 OF=0.749141
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 3 take 0.884 secs: WL=7513.10 OF=0.631940
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 4 take 0.670 secs: WL=7347.03 OF=0.560623
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 5 take 0.681 secs: WL=7277.14 OF=0.512698
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 6 take 0.664 secs: WL=7210.36 OF=0.452453
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 7 take 0.688 secs: WL=7336.78 OF=0.390074
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 8 take 0.675 secs: WL=7454.39 OF=0.326914
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 9 take 0.666 secs: WL=7564.69 OF=0.258152
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 10 take 0.668 secs: WL=7713.48 OF=0.192238
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 11 take 0.658 secs: WL=7900.74 OF=0.139604
[GP] Best WL=8012.297282 OF=0.100499, take 8.622000 secs.
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Total node move: 76887.10, average node move: 56.29
[GP] Placer use memory: 41.30484390 MB
[GP] GP graph memory: 440.04672718 MB
Wirelength after clock region global placement is 7463 and checksum is 1E677D974E0371C.
1st GP placement takes 2.53 sec.

Wirelength after Pre Global Placement is 7463 and checksum is 1E677D974E0371C.
Pre global placement takes 2.59 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst Debug/u_buf1/opit_2 on IOLHR_16_1692.
Placed fixed group with base inst LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_spadp on SPAD_663_1837.
Placed fixed group with base inst fan_obuf/opit_1 on IOLHR_16_6.
Placed fixed group with base inst fpga_rst_n_ibuf/opit_1 on IOLHR_16_786.
Placed fixed group with base inst i_clk_50_ibuf/opit_1 on IOLHR_16_774.
Placed fixed group with base inst rxd_ibuf/opit_1 on IOLHR_16_954.
Placed fixed group with base inst sfp_1_tx_dis_obuf/opit_1 on IOLHR_16_684.
Placed fixed group with base inst txd_obuf/opit_1 on IOLHR_16_948.
Placed fixed instance LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane on HSSTHP_664_1836.
Placed fixed instance LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/U_HPLL/gatehsst_hpll on HSSTHP_664_1836.
Placed fixed instance Debug/u_gpll/gpll_inst on GPLL_7_463.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_622.
Placed fixed instance LinkMain/CLKBUFX_u0/clkbufc_inst on HCKB_357_2016.
Placed fixed instance LinkMain/CLKBUFX_u1/clkbufc_inst on HCKB_357_2017.
Placed fixed instance Pll_50mhz/u_gpll/gpll_inst on GPLL_7_769.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_359_930.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_359_882.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_359_885.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_359_888.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_88_618.
Placed fixed instance BKCL_auto_0 on BKCL_1_1564.
Placed fixed instance BKCL_auto_1 on BKCL_1_952.
Placed fixed instance BKCL_auto_2 on BKCL_1_646.
Placed fixed instance BKCL_auto_3 on BKCL_1_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
DRC Placement Start.
DRC final successful.
DRC Placement Process takes 0.00 sec.
DRC Placement End.
DRCP end, takes 0.002 secs.
Process placement takes 0.08 sec.

Phase 2.3 IO placement started.
The average distance in IO place is 0.000000.
IO placement takes 0.00 sec.

Phase 2.4 Post Process placement started.
Post Process placement takes 0.00 sec.

Planning Before Place "Enable".
PBM start.
First map gop timing takes 0.00 sec
PBM of GP end, takes 0.00 sec.
Design Utilization : 1%.
Phase 2.5 2nd GP placement started.
Wirelength before global placement is 7463 and checksum is B60B6E054D9DBD1D.
[GP] Init timing API takes 0.00 sec.
[GP] Init GP graph takes 0.29 sec.
Device graph total memory: 124.67246056 MB
[GP] GP graph memory: 434.19364643 MB
[GP] Read position from netlist take 0 msec
[GP] Total node move: 44899.41, average node move: 32.87
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Place thread size: 4
[GP] Node size: 60309, net size: 1944
[GP] Design graph total memory: 226.77684879 MB
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 0 take 0.138 secs: WL=5369.02 OF=0.794834
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 1 take 0.869 secs: WL=5906.46 OF=0.769111
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 2 take 0.868 secs: WL=6776.13 OF=0.703285
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 3 take 0.851 secs: WL=7134.58 OF=0.610119
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 4 take 0.863 secs: WL=7150.75 OF=0.542073
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 5 take 0.861 secs: WL=7280.35 OF=0.496735
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 6 take 0.873 secs: WL=7362.01 OF=0.437828
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 7 take 0.858 secs: WL=7465.86 OF=0.383999
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 8 take 0.865 secs: WL=7602.63 OF=0.323617
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 9 take 0.858 secs: WL=7740.90 OF=0.253913
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 10 take 0.869 secs: WL=7866.06 OF=0.184193
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 11 take 0.880 secs: WL=8282.57 OF=0.121573
[GP] Best WL=8329.412713 OF=0.095891, take 9.993000 secs.
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Total node move: 9558.09, average node move: 7.00
[GP] Placer use memory: 41.52025986 MB
[GP] GP graph memory: 440.12263966 MB
2nd GP placement takes 2.75 sec.

Wirelength after global placement is 7803 and checksum is C7CC89D525F0073A.
Global placement takes 2.86 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Early Place Macro "Global".
Auto Dispose Macro Object "Enable".
Wirelength after macro cell placement is 7803 and checksum is 3E833170B8A02B8D.
Macro cell placement takes 0.02 sec.

PBM start.
PBM of PostGP end, takes 0.00 sec.
Design Utilization : 1%.
Phase 3.2 3rd GP placement started.
Wirelength before post global placement is 7803 and checksum is 3E833170B8A02B8D.
[GP] Init timing API takes 0.00 sec.
[GP] Init GP graph takes 0.29 sec.
Device graph total memory: 124.67246056 MB
[GP] GP graph memory: 434.12563801 MB
[GP] Read position from netlist take 0 msec
[GP] Place thread size: 4
[GP] Node size: 60301, net size: 1944
[GP] Design graph total memory: 226.70884037 MB
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 0 take 0.130 secs: WL=8407.63 OF=0.097938
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 1 take 0.675 secs: WL=8190.50 OF=0.131185
[GP] Best WL=8287.805282 OF=0.098156, take 1.215000 secs.
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Total node move: 777.01, average node move: 0.57
[GP] Placer use memory: 40.94678116 MB
[GP] GP graph memory: 440.05463123 MB
3rd GP placement takes 0.41 sec.

Wirelength after post global placement is 7768 and checksum is 8CC6621C2FB9DA94.
I: Soft packing 248 LUT6D, real packing 232(93.36%) LUT6D.
The total number of packing LUT6D is 232.
Worst slack after packing LUT6D is 14993.
Wirelength after packing LUT6D is 7768 and checksum is C16CF338DBAF7E71.
Packing LUT6D takes 0.05 sec.
Post global placement takes 0.59 sec.

Optimize timing started.
Start lp timing optimize, WNS: 14993, TNS: 0.
End lp timing optimize, WNS: 14993, TNS: 0.
Timing driven place optimize takes 0.02 sec.
Wirelength after timing drive place optimize is 7768 and checksum is C16CF338DBAF7E71.
Phase 4 Legalization started.
The average distance in LP is 0.182206.
Wirelength after legalization is 8316 and checksum is 5FD27F0BB6D5E52F.
Legalization takes 0.11 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Design Cells Duplication "Enable".
Recovery Analysis in RP "Disable".
Worst slack before Replication Place is 15053, TNS before Replication Place is 0. 
Replication placement takes 0.03 sec.

Wirelength after replication placement is 8316 and checksum is 5FD27F0BB6D5E52F.
Recovery Analysis in DP "Disable".
RefinePlacement Mode "Swap".
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 15053, TNS before detailed placement is 0. 
RefinePlacement Iteration "20".
Worst slack after detailed placement is 15053, TNS after detailed placement is 0. 
Swapping placement takes 0.02 sec.

Wirelength after detailed placement is 8316 and checksum is 5FD27F0BB6D5E52F.
Timing-driven detailed placement takes 0.05 sec.

Worst slack is 15067, TNS after placement is 0.

Congestion analysis started.
Congestion analysis takes 0.06 sec.



Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 840           | 0                  
| Use of BKCL                 | 4        | 7             | 58                 
| Use of BKCLHP               | 0        | 3             | 0                  
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 336      | 42050         | 1                  
|   FF                        | 1036     | 336400        | 1                  
|   LUT                       | 698      | 168200        | 1                  
|   LUT-FF pairs              | 451      | 168200        | 1                  
|   LUT-CONST                 | 0        | 168200        | 0                  
| Use of CLMS                 | 129      | 18850         | 1                  
|   FF                        | 353      | 150800        | 1                  
|   LUT                       | 268      | 75400         | 1                  
|   LUT-FF pairs              | 151      | 75400         | 1                  
|   LUT-CONST                 | 0        | 75400         | 0                  
|   Distributed RAM           | 8        | 75400         | 1                  
| Use of DDRPHY_CPD           | 0        | 17            | 0                  
| Use of DDRPHY_CPD_HP        | 0        | 3             | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 10            | 0                  
| Use of DDR_PHY              | 0        | 28            | 0                  
| Use of DDR_PHY_R            | 0        | 12            | 0                  
| Use of DRM                  | 0.5      | 480           | 1                  
| Use of GCLK_INBUF_SYN       | 0        | 40            | 0                  
| Use of GPLL                 | 2        | 10            | 20                 
| Use of GSEB                 | 0        | 746           | 0                  
| Use of HARD0                | 0        | 36600         | 0                  
| Use of HCKB                 | 2        | 168           | 2                  
|  HCKB dataused              | 1        | 168           | 1                  
|  HCKB-BYPASS                | 0        | 168           | 0                  
| Use of HSSTHP               | 1        | 4             | 25                 
|   HSST_LANE                 | 1        | 16            | 7                  
|   HSST_PLL                  | 1        | 4             | 25                 
| Use of HSSTHP_BUFDS         | 1        | 8             | 13                 
| Use of IO                   | 8        | 500           | 2                  
|   IOBD                      | 5        | 168           | 3                  
|   IOBDHP                    | 0        | 72            | 0                  
|   IOBS                      | 3        | 182           | 2                  
|   IOBSHP                    | 0        | 78            | 0                  
| Use of IOCKB                | 0        | 40            | 0                  
| Use of IOLHP                | 0        | 150           | 0                  
| Use of IOLHP_FIFO           | 0        | 12            | 0                  
|  IOLHP_FIFO-BYPASS          | 0        | 12            | 0                  
| Use of IOLHR                | 7        | 350           | 2                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 20            | 0                  
| Use of PCIEGEN3             | 0        | 1             | 0                  
| Use of PPLL                 | 0        | 10            | 0                  
| Use of RCKB                 | 0        | 40            | 0                  
|  RCKB dataused              | 0        | 40            | 0                  
|  RCKB-BYPASS                | 0        | 40            | 0                  
| Use of RESCAL               | 0        | 3             | 0                  
| Use of SCANCHAIN            | 1        | 1             | 100                
| Use of SPAD                 | 2        | 16            | 13                 
| Use of TSERDES              | 0        | 56            | 0                  
| Use of USCM                 | 4        | 32            | 13                 
|  USCM dataused              | 1        | 32            | 4                  
|  USCM-BYPASS                | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Action place: Export DB successfully.
Placement done.
Total placement takes 6.61 sec.
Finished placement.
Design 'Main' has been placed successfully.
Action place: Real time elapsed is 0h:0m:47s
Action place: CPU time elapsed is 0h:0m:8s
Action place: Process CPU time elapsed is 0h:0m:20s
Action place: Peak memory pool usage is 3,110 MB

Current time: Tue Jun 11 15:53:07 2024
