<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>Zed_SPI_PL_SPI_Parallel_41B2_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>s00_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s00_axi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">6</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">Zed_SPI_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>o_SPI_Clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_SPI_Clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.O_SPI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.O_SPI_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.O_SPI_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.O_SPI_CLK.CLK_DOMAIN">Zed_SPI_PL_SPI_Parallel_41B2_0_0_o_SPI_Clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.O_SPI_CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.O_SPI_CLK.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.O_SPI_CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.O_SPI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_BUSIF">s00_axi</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.CLK_DOMAIN">Zed_SPI_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>i_CMOS_Clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_CMOS_Clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.I_CMOS_CLK.FREQ_HZ">250000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.I_CMOS_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.I_CMOS_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.I_CMOS_CLK.CLK_DOMAIN">/clk_wiz_1_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.I_CMOS_CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.I_CMOS_CLK.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.I_CMOS_CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.I_CMOS_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s00_axi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4096</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>PL_SPI_Parallel_41B29_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jan 06 07:40:24 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:67c90669</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:67c90669</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Zed_SPI_PL_SPI_Parallel_41B2_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jan 06 07:40:24 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:67c90669</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>PL_SPI_Parallel_41B29_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jan 06 07:40:24 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:71d4fdcc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Zed_SPI_PL_SPI_Parallel_41B2_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jan 06 07:42:34 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:71d4fdcc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jan 06 07:44:30 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:67c90669</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>o_SPI_Clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_SPI_MISO</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_SPI_MOSI</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_SPI_CS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_CMOS_Clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_CMOS_Data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">13</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH">6</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/7c85/src/PL_SPI_41B29.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/7c85/hdl/PL_SPI_Parallel_41B29_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/7c85/hdl/PL_SPI_Parallel_41B29_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/Zed_SPI_PL_SPI_Parallel_41B2_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/7c85/src/PL_SPI_41B29.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/7c85/hdl/PL_SPI_Parallel_41B29_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/7c85/hdl/PL_SPI_Parallel_41B29_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/Zed_SPI_PL_SPI_Parallel_41B2_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>Zed_SPI_PL_SPI_Parallel_41B2_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Zed_SPI_PL_SPI_Parallel_41B2_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Zed_SPI_PL_SPI_Parallel_41B2_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Zed_SPI_PL_SPI_Parallel_41B2_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Zed_SPI_PL_SPI_Parallel_41B2_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>PL_SPI_Parallel_41B29_v1_0_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH">6</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Zed_SPI_PL_SPI_Parallel_41B2_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>PL_SPI_Parallel_41B29_v1_0_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>19</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@636ecff8_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@203a9d66_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fca63de_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3cd09658_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4303c252_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7939398d_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4abd8d4f_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e67f583_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50b1da2a_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@112a18c5_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4928390f_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@597fa346_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@214f0d23_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56ab1ec0_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@708b5a1c_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f4e6408_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1be1c80a_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74d127ff_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65da068a_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5079a4d5_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15d81ed0_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31cce787_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@518f6912_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1119868d_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a4305d3_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65d44fcd_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e7cc11f_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b003577_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54f6e0ea_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d8be0ee_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21aff759_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41b69432_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78531de8_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26d8b68_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@660c8500_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a890285_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3413e6ab_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ac2bf4c_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5049d526_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28579285_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d77bdb8_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d7b207c_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7507eac4_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@262bf0cd_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56354899_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2cc3bf41_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72519dac_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5747e41_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38665552_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4520a5c8_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bb90d4f_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@216fe762_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f8701e8_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@254bee89_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3433f127_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@507e503d_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62701c22_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1dbeb516_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@239cb764_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@113668c0_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a5d3497_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bb63007_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52e62c74_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@cc08ca3_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c489e44_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64ed4057_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b1d04f5_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b6f5a36_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11cea072_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c776ebb_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77ceaab2_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b8afe84_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29a20e13_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78153d85_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b1e4e58_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@466f02c2_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2669e1c7_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6309494b_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fa5c78d_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5111a89a_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36e3fa2d_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49518e65_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e54a52e_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59898813_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@130d58c0_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d494829_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7bd5f311_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7843063_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f2f9932_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@717c642_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e993c6e_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25f88a0a_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67a163da_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b10b155_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14149931_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@465ce436_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f8f3651_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52600ce_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@717f895c_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37ccf253_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3544503b_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@415a4db9_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56700949_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@736ce846_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f247e6b_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fa3359e_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@106e33e1_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6abbd694_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18068e54_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71bc83e_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fcfd8fc_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@314137b9_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51aa893e_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51b256_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c452a75_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b0373d2_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44a41567_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57b38f1d_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39f6d51c_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@104f16cf_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f94594f_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44d0d66_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@304a4c39_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28ec8835_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69c75468_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e8c622a_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57c0ae9b_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@223b4fde_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35b11671_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@559be5ae_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b9cdc3_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@aba8c8e_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59e00bdd_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27903b92_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fde111e_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2084b06e_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@783ee454_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c81aaa7_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@291ace90_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f469e1b_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c1fa2e_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@913e7d5_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a21d980_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7904106e_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48214046_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64f67e7a_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@334fb500_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@369bcabb_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@125e47d4_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cf30f50_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f6d7ad6_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@745329c2_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1cc0c855_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38aa1dec_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76500756_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bd6b085_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c395d0f_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f079b69_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65fd586c_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8f99971_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a93ce9d_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57538b09_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c9a4267_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@519908b3_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33b4ad9f_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@690da454_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15b2eb1d_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78e30674_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b5ba298_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68c95b0b_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33eac9a5_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f22d139_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fae8205_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64a65461_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c987cac_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58a50a3d_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49a0e65f_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@195fd8c1_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@400ced8a_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3592157e_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e68fa3_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18c30d05_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67e6ec0_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6881e964_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a5a26dd_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60f84f23_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c6ec2c_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c358f40_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ab9abdf_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d82fac5_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fc6b2c_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@514fccdb_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78cd3c1a_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39f6a39f_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f454c9_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5daabe_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71fa9a19_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f72203b_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@362a5606_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c98d11e_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@174aa9b7_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ef7e758_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@da951ce_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47c73a6a_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67e0bfe8_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5213d85d_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60ee93ff_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12ca3ca7_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@715ba530_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27e41cf6_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@270f0d1f_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13a2b2e9_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d4c52fe_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bb7bcc2_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7286166e_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@307683f0_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29131dd4_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12bb920b_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4eb6e51f_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4224dafe_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@715eb346_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@454b1db6_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@436f80ce_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42a4c3fa_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f1f1776_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fd1cd00_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f4bdbd1_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68dc3f1c_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5584f550_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42b5291e_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7644ddcf_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@314c2ce9_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5196901d_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@da0c100_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e97c585_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4db28c0d_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@404de417_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b846b19_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24afc8d5_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27b56b4d_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d743d0b_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e245892_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c61e67a_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38c3a980_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a8bb455_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38b1ed0c_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e2fecf7_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12b6e890_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6371e21b_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8c77ca6_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30c1607b_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51689f6a_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28c296fe_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46f7843_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e228423_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2dee2d2b_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e7e32cd_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44e7a9b5_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15997258_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@700f1527_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f5d33a3_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64a7f32d_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@705980db_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21ec7ca9_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33b81d49_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50acad1b_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f4a2ba7_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e91d62c_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47c3d7fb_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60381678_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@267457c0_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1af7919d_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61c51c98_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@728b11f5_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1908f11e_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_Parallel_41B29_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.I_CMOS_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.I_CMOS_CLK.ASSOCIATED_PORT" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.I_CMOS_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.I_CMOS_CLK.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.I_CMOS_CLK.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.I_CMOS_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.I_CMOS_CLK.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.O_SPI_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.O_SPI_CLK.ASSOCIATED_PORT" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.O_SPI_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.O_SPI_CLK.CLK_DOMAIN" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.O_SPI_CLK.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.O_SPI_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.O_SPI_CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_PORT" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_ACLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_ACLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_ACLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_ACLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_ARESETN.POLARITY" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="8fd0eab5"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="871c369d"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="c64eb883"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="4f218368"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="e9c11669"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="fdb93908"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
